
Micromouse-Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c480  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001fe4  0800c620  0800c620  0000d620  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e604  0800e604  000101fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e604  0800e604  0000f604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e60c  0800e60c  000101fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e60c  0800e60c  0000f60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e610  0800e610  0000f610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  0800e614  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d34  200001fc  0800e810  000101fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001f30  0800e810  00010f30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000173b4  00000000  00000000  0001022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038e0  00000000  00000000  000275e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001488  00000000  00000000  0002aec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000101b  00000000  00000000  0002c348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aa75  00000000  00000000  0002d363  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000194ca  00000000  00000000  00047dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a065f  00000000  00000000  000612a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00101901  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006838  00000000  00000000  00101944  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0010817c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001fc 	.word	0x200001fc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c608 	.word	0x0800c608

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000200 	.word	0x20000200
 80001dc:	0800c608 	.word	0x0800c608

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <play_tone>:

/**
 * @brief Play a tone of specific frequency and duration
 */
void play_tone(uint16_t frequency, uint16_t duration_ms)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	460a      	mov	r2, r1
 8000eee:	80fb      	strh	r3, [r7, #6]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	80bb      	strh	r3, [r7, #4]
    if (frequency == 0) {
 8000ef4:	88fb      	ldrh	r3, [r7, #6]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d106      	bne.n	8000f08 <play_tone+0x24>
        speaker_off();
 8000efa:	f000 f837 	bl	8000f6c <speaker_off>
        HAL_Delay(duration_ms);
 8000efe:	88bb      	ldrh	r3, [r7, #4]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f004 f92f 	bl	8005164 <HAL_Delay>
        return;
 8000f06:	e02a      	b.n	8000f5e <play_tone+0x7a>
    }

    // Calculate period for desired frequency
    // Timer freq = 84MHz / (prescaler + 1) = 84MHz / 21 = 4MHz
    // Period = Timer_freq / desired_freq = 4000000 / frequency
    uint32_t period = 4000000 / frequency;
 8000f08:	88fb      	ldrh	r3, [r7, #6]
 8000f0a:	4a16      	ldr	r2, [pc, #88]	@ (8000f64 <play_tone+0x80>)
 8000f0c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f10:	60fb      	str	r3, [r7, #12]
    if (period > 65535) period = 65535; // Clamp to 16-bit
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f18:	d302      	bcc.n	8000f20 <play_tone+0x3c>
 8000f1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f1e:	60fb      	str	r3, [r7, #12]
    if (period < 20) period = 20;       // Minimum period
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	2b13      	cmp	r3, #19
 8000f24:	d801      	bhi.n	8000f2a <play_tone+0x46>
 8000f26:	2314      	movs	r3, #20
 8000f28:	60fb      	str	r3, [r7, #12]

    // Update timer period
    __HAL_TIM_SET_AUTORELOAD(&htim1, period - 1);
 8000f2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f68 <play_tone+0x84>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	68fa      	ldr	r2, [r7, #12]
 8000f30:	3a01      	subs	r2, #1
 8000f32:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	3b01      	subs	r3, #1
 8000f38:	4a0b      	ldr	r2, [pc, #44]	@ (8000f68 <play_tone+0x84>)
 8000f3a:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, period / 2); // 50% duty cycle
 8000f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f68 <play_tone+0x84>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	0852      	lsrs	r2, r2, #1
 8000f44:	63da      	str	r2, [r3, #60]	@ 0x3c

    // Start PWM
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000f46:	2108      	movs	r1, #8
 8000f48:	4807      	ldr	r0, [pc, #28]	@ (8000f68 <play_tone+0x84>)
 8000f4a:	f006 fb67 	bl	800761c <HAL_TIM_PWM_Start>

    // Play for specified duration
    HAL_Delay(duration_ms);
 8000f4e:	88bb      	ldrh	r3, [r7, #4]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f004 f907 	bl	8005164 <HAL_Delay>

    // Stop PWM
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000f56:	2108      	movs	r1, #8
 8000f58:	4803      	ldr	r0, [pc, #12]	@ (8000f68 <play_tone+0x84>)
 8000f5a:	f006 fc0f 	bl	800777c <HAL_TIM_PWM_Stop>
}
 8000f5e:	3710      	adds	r7, #16
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	003d0900 	.word	0x003d0900
 8000f68:	200002c8 	.word	0x200002c8

08000f6c <speaker_off>:

/**
 * @brief Turn off speaker
 */
void speaker_off(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000f70:	2108      	movs	r1, #8
 8000f72:	4802      	ldr	r0, [pc, #8]	@ (8000f7c <speaker_off+0x10>)
 8000f74:	f006 fc02 	bl	800777c <HAL_TIM_PWM_Stop>
}
 8000f78:	bf00      	nop
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	200002c8 	.word	0x200002c8

08000f80 <play_startup_tone>:

/**
 * @brief Play startup tone sequence
 */
void play_startup_tone(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
    play_tone(523, 200);  // C5
 8000f84:	21c8      	movs	r1, #200	@ 0xc8
 8000f86:	f240 200b 	movw	r0, #523	@ 0x20b
 8000f8a:	f7ff ffab 	bl	8000ee4 <play_tone>
    play_tone(0, 50);     // Pause
 8000f8e:	2132      	movs	r1, #50	@ 0x32
 8000f90:	2000      	movs	r0, #0
 8000f92:	f7ff ffa7 	bl	8000ee4 <play_tone>
    play_tone(659, 200);  // E5
 8000f96:	21c8      	movs	r1, #200	@ 0xc8
 8000f98:	f240 2093 	movw	r0, #659	@ 0x293
 8000f9c:	f7ff ffa2 	bl	8000ee4 <play_tone>
    play_tone(0, 50);     // Pause
 8000fa0:	2132      	movs	r1, #50	@ 0x32
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f7ff ff9e 	bl	8000ee4 <play_tone>
    play_tone(784, 300);  // G5
 8000fa8:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8000fac:	f44f 7044 	mov.w	r0, #784	@ 0x310
 8000fb0:	f7ff ff98 	bl	8000ee4 <play_tone>
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <play_confirmation_tone>:

/**
 * @brief Play confirmation tone
 */
void play_confirmation_tone(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
    play_tone(784, 150);  // G5
 8000fbc:	2196      	movs	r1, #150	@ 0x96
 8000fbe:	f44f 7044 	mov.w	r0, #784	@ 0x310
 8000fc2:	f7ff ff8f 	bl	8000ee4 <play_tone>
    play_tone(0, 50);     // Pause
 8000fc6:	2132      	movs	r1, #50	@ 0x32
 8000fc8:	2000      	movs	r0, #0
 8000fca:	f7ff ff8b 	bl	8000ee4 <play_tone>
    play_tone(1047, 200); // C6
 8000fce:	21c8      	movs	r1, #200	@ 0xc8
 8000fd0:	f240 4017 	movw	r0, #1047	@ 0x417
 8000fd4:	f7ff ff86 	bl	8000ee4 <play_tone>
}
 8000fd8:	bf00      	nop
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <play_success_tone>:

/**
 * @brief Play success tone sequence
 */
void play_success_tone(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
    play_tone(523, 100);  // C5
 8000fe0:	2164      	movs	r1, #100	@ 0x64
 8000fe2:	f240 200b 	movw	r0, #523	@ 0x20b
 8000fe6:	f7ff ff7d 	bl	8000ee4 <play_tone>
    play_tone(659, 100);  // E5
 8000fea:	2164      	movs	r1, #100	@ 0x64
 8000fec:	f240 2093 	movw	r0, #659	@ 0x293
 8000ff0:	f7ff ff78 	bl	8000ee4 <play_tone>
    play_tone(784, 100);  // G5
 8000ff4:	2164      	movs	r1, #100	@ 0x64
 8000ff6:	f44f 7044 	mov.w	r0, #784	@ 0x310
 8000ffa:	f7ff ff73 	bl	8000ee4 <play_tone>
    play_tone(1047, 200); // C6
 8000ffe:	21c8      	movs	r1, #200	@ 0xc8
 8001000:	f240 4017 	movw	r0, #1047	@ 0x417
 8001004:	f7ff ff6e 	bl	8000ee4 <play_tone>
    play_tone(0, 100);    // Pause
 8001008:	2164      	movs	r1, #100	@ 0x64
 800100a:	2000      	movs	r0, #0
 800100c:	f7ff ff6a 	bl	8000ee4 <play_tone>
    play_tone(1047, 100); // C6
 8001010:	2164      	movs	r1, #100	@ 0x64
 8001012:	f240 4017 	movw	r0, #1047	@ 0x417
 8001016:	f7ff ff65 	bl	8000ee4 <play_tone>
    play_tone(784, 100);  // G5
 800101a:	2164      	movs	r1, #100	@ 0x64
 800101c:	f44f 7044 	mov.w	r0, #784	@ 0x310
 8001020:	f7ff ff60 	bl	8000ee4 <play_tone>
    play_tone(1047, 300); // C6
 8001024:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001028:	f240 4017 	movw	r0, #1047	@ 0x417
 800102c:	f7ff ff5a 	bl	8000ee4 <play_tone>
}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}

08001034 <play_error_tone>:

/**
 * @brief Play error tone sequence
 */
void play_error_tone(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
    for (int i = 0; i < 3; i++) {
 800103a:	2300      	movs	r3, #0
 800103c:	607b      	str	r3, [r7, #4]
 800103e:	e00a      	b.n	8001056 <play_error_tone+0x22>
        play_tone(220, 200);  // A3
 8001040:	21c8      	movs	r1, #200	@ 0xc8
 8001042:	20dc      	movs	r0, #220	@ 0xdc
 8001044:	f7ff ff4e 	bl	8000ee4 <play_tone>
        play_tone(0, 100);    // Pause
 8001048:	2164      	movs	r1, #100	@ 0x64
 800104a:	2000      	movs	r0, #0
 800104c:	f7ff ff4a 	bl	8000ee4 <play_tone>
    for (int i = 0; i < 3; i++) {
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3301      	adds	r3, #1
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2b02      	cmp	r3, #2
 800105a:	ddf1      	ble.n	8001040 <play_error_tone+0xc>
    }
}
 800105c:	bf00      	nop
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <play_wall_beep>:

/**
 * @brief Play wall detection beep
 */
void play_wall_beep(void)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	af00      	add	r7, sp, #0
    play_tone(1000, 50);
 800106a:	2132      	movs	r1, #50	@ 0x32
 800106c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001070:	f7ff ff38 	bl	8000ee4 <play_tone>
}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}

08001078 <play_turn_beep>:

/**
 * @brief Play turn signal beep
 */
void play_turn_beep(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
    play_tone(800, 30);
 800107c:	211e      	movs	r1, #30
 800107e:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001082:	f7ff ff2f 	bl	8000ee4 <play_tone>
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <send_bluetooth_message>:
#include <string.h>
/**
 * @brief Send message via Bluetooth
 */
void send_bluetooth_message(const char* message)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart6, (uint8_t*)message, strlen(message), 1000);
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff f8f3 	bl	8000280 <strlen>
 800109a:	4603      	mov	r3, r0
 800109c:	b29a      	uxth	r2, r3
 800109e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010a2:	6879      	ldr	r1, [r7, #4]
 80010a4:	4803      	ldr	r0, [pc, #12]	@ (80010b4 <send_bluetooth_message+0x28>)
 80010a6:	f007 fba3 	bl	80087f0 <HAL_UART_Transmit>
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	200003e8 	.word	0x200003e8

080010b8 <send_bluetooth_printf>:

/**
 * @brief Send formatted message via Bluetooth
 */
void send_bluetooth_printf(const char* format, ...)
{
 80010b8:	b40f      	push	{r0, r1, r2, r3}
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b0c2      	sub	sp, #264	@ 0x108
 80010be:	af00      	add	r7, sp, #0
    char buffer[256];
    va_list args;
    va_start(args, format);
 80010c0:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80010c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80010c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80010cc:	601a      	str	r2, [r3, #0]
    vsnprintf(buffer, sizeof(buffer), format, args);
 80010ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80010d2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80010d6:	f107 0008 	add.w	r0, r7, #8
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80010e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010e4:	f009 f8f8 	bl	800a2d8 <vsniprintf>
    va_end(args);

    send_bluetooth_message(buffer);
 80010e8:	f107 0308 	add.w	r3, r7, #8
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ffcd 	bl	800108c <send_bluetooth_message>
}
 80010f2:	bf00      	nop
 80010f4:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80010f8:	46bd      	mov	sp, r7
 80010fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010fe:	b004      	add	sp, #16
 8001100:	4770      	bx	lr
	...

08001104 <send_maze_state>:

/**
 * @brief Send current maze state
 */
void send_maze_state(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b094      	sub	sp, #80	@ 0x50
 8001108:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n=== MAZE STATE ===\r\n");
 800110a:	4844      	ldr	r0, [pc, #272]	@ (800121c <send_maze_state+0x118>)
 800110c:	f7ff ffbe 	bl	800108c <send_bluetooth_message>

    // Send maze in ASCII format
    for (int y = MAZE_SIZE - 1; y >= 0; y--) {
 8001110:	230f      	movs	r3, #15
 8001112:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001114:	e058      	b.n	80011c8 <send_maze_state+0xc4>
        char line[64] = "";
 8001116:	463b      	mov	r3, r7
 8001118:	2240      	movs	r2, #64	@ 0x40
 800111a:	2100      	movs	r1, #0
 800111c:	4618      	mov	r0, r3
 800111e:	f009 f8e9 	bl	800a2f4 <memset>
        for (int x = 0; x < MAZE_SIZE; x++) {
 8001122:	2300      	movs	r3, #0
 8001124:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001126:	e038      	b.n	800119a <send_maze_state+0x96>
            char cell[8];
            if (maze[x][y].visited) {
 8001128:	493d      	ldr	r1, [pc, #244]	@ (8001220 <send_maze_state+0x11c>)
 800112a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800112c:	011a      	lsls	r2, r3, #4
 800112e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001130:	4413      	add	r3, r2
 8001132:	011b      	lsls	r3, r3, #4
 8001134:	440b      	add	r3, r1
 8001136:	3304      	adds	r3, #4
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d01d      	beq.n	800117a <send_maze_state+0x76>
                sprintf(cell, "%3d ", maze[x][y].distance < MAX_DISTANCE ? maze[x][y].distance : 999);
 800113e:	4938      	ldr	r1, [pc, #224]	@ (8001220 <send_maze_state+0x11c>)
 8001140:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001142:	011a      	lsls	r2, r3, #4
 8001144:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001146:	4413      	add	r3, r2
 8001148:	011b      	lsls	r3, r3, #4
 800114a:	440b      	add	r3, r1
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f242 720e 	movw	r2, #9998	@ 0x270e
 8001152:	4293      	cmp	r3, r2
 8001154:	dc08      	bgt.n	8001168 <send_maze_state+0x64>
 8001156:	4932      	ldr	r1, [pc, #200]	@ (8001220 <send_maze_state+0x11c>)
 8001158:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800115a:	011a      	lsls	r2, r3, #4
 800115c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800115e:	4413      	add	r3, r2
 8001160:	011b      	lsls	r3, r3, #4
 8001162:	440b      	add	r3, r1
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	e001      	b.n	800116c <send_maze_state+0x68>
 8001168:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800116c:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8001170:	461a      	mov	r2, r3
 8001172:	492c      	ldr	r1, [pc, #176]	@ (8001224 <send_maze_state+0x120>)
 8001174:	f009 f81c 	bl	800a1b0 <siprintf>
 8001178:	e005      	b.n	8001186 <send_maze_state+0x82>
            } else {
                sprintf(cell, " -- ");
 800117a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800117e:	492a      	ldr	r1, [pc, #168]	@ (8001228 <send_maze_state+0x124>)
 8001180:	4618      	mov	r0, r3
 8001182:	f009 f815 	bl	800a1b0 <siprintf>
            }
            strcat(line, cell);
 8001186:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800118a:	463b      	mov	r3, r7
 800118c:	4611      	mov	r1, r2
 800118e:	4618      	mov	r0, r3
 8001190:	f009 f8b8 	bl	800a304 <strcat>
        for (int x = 0; x < MAZE_SIZE; x++) {
 8001194:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001196:	3301      	adds	r3, #1
 8001198:	64bb      	str	r3, [r7, #72]	@ 0x48
 800119a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800119c:	2b0f      	cmp	r3, #15
 800119e:	ddc3      	ble.n	8001128 <send_maze_state+0x24>
        }
        strcat(line, "\r\n");
 80011a0:	463b      	mov	r3, r7
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff f86c 	bl	8000280 <strlen>
 80011a8:	4603      	mov	r3, r0
 80011aa:	461a      	mov	r2, r3
 80011ac:	463b      	mov	r3, r7
 80011ae:	4413      	add	r3, r2
 80011b0:	4a1e      	ldr	r2, [pc, #120]	@ (800122c <send_maze_state+0x128>)
 80011b2:	8811      	ldrh	r1, [r2, #0]
 80011b4:	7892      	ldrb	r2, [r2, #2]
 80011b6:	8019      	strh	r1, [r3, #0]
 80011b8:	709a      	strb	r2, [r3, #2]
        send_bluetooth_message(line);
 80011ba:	463b      	mov	r3, r7
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff65 	bl	800108c <send_bluetooth_message>
    for (int y = MAZE_SIZE - 1; y >= 0; y--) {
 80011c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011c4:	3b01      	subs	r3, #1
 80011c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80011c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	daa3      	bge.n	8001116 <send_maze_state+0x12>
    }

    send_bluetooth_printf("Robot Position: (%d,%d) Direction: %d\r\n",
 80011ce:	4b18      	ldr	r3, [pc, #96]	@ (8001230 <send_maze_state+0x12c>)
 80011d0:	6819      	ldr	r1, [r3, #0]
 80011d2:	4b17      	ldr	r3, [pc, #92]	@ (8001230 <send_maze_state+0x12c>)
 80011d4:	685a      	ldr	r2, [r3, #4]
 80011d6:	4b16      	ldr	r3, [pc, #88]	@ (8001230 <send_maze_state+0x12c>)
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	4816      	ldr	r0, [pc, #88]	@ (8001234 <send_maze_state+0x130>)
 80011dc:	f7ff ff6c 	bl	80010b8 <send_bluetooth_printf>
                         robot.x, robot.y, robot.direction);
    send_bluetooth_printf("Center Reached: %s\r\n", robot.center_reached ? "YES" : "NO");
 80011e0:	4b13      	ldr	r3, [pc, #76]	@ (8001230 <send_maze_state+0x12c>)
 80011e2:	7b1b      	ldrb	r3, [r3, #12]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <send_maze_state+0xe8>
 80011e8:	4b13      	ldr	r3, [pc, #76]	@ (8001238 <send_maze_state+0x134>)
 80011ea:	e000      	b.n	80011ee <send_maze_state+0xea>
 80011ec:	4b13      	ldr	r3, [pc, #76]	@ (800123c <send_maze_state+0x138>)
 80011ee:	4619      	mov	r1, r3
 80011f0:	4813      	ldr	r0, [pc, #76]	@ (8001240 <send_maze_state+0x13c>)
 80011f2:	f7ff ff61 	bl	80010b8 <send_bluetooth_printf>
    send_bluetooth_printf("Returned to Start: %s\r\n", robot.returned_to_start ? "YES" : "NO");
 80011f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001230 <send_maze_state+0x12c>)
 80011f8:	7b5b      	ldrb	r3, [r3, #13]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <send_maze_state+0xfe>
 80011fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001238 <send_maze_state+0x134>)
 8001200:	e000      	b.n	8001204 <send_maze_state+0x100>
 8001202:	4b0e      	ldr	r3, [pc, #56]	@ (800123c <send_maze_state+0x138>)
 8001204:	4619      	mov	r1, r3
 8001206:	480f      	ldr	r0, [pc, #60]	@ (8001244 <send_maze_state+0x140>)
 8001208:	f7ff ff56 	bl	80010b8 <send_bluetooth_printf>
    send_bluetooth_message("==================\r\n");
 800120c:	480e      	ldr	r0, [pc, #56]	@ (8001248 <send_maze_state+0x144>)
 800120e:	f7ff ff3d 	bl	800108c <send_bluetooth_message>
}
 8001212:	bf00      	nop
 8001214:	3750      	adds	r7, #80	@ 0x50
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	0800c620 	.word	0x0800c620
 8001220:	20000430 	.word	0x20000430
 8001224:	0800c638 	.word	0x0800c638
 8001228:	0800c640 	.word	0x0800c640
 800122c:	0800c648 	.word	0x0800c648
 8001230:	20001430 	.word	0x20001430
 8001234:	0800c64c 	.word	0x0800c64c
 8001238:	0800c674 	.word	0x0800c674
 800123c:	0800c678 	.word	0x0800c678
 8001240:	0800c67c 	.word	0x0800c67c
 8001244:	0800c694 	.word	0x0800c694
 8001248:	0800c6ac 	.word	0x0800c6ac

0800124c <send_sensor_data>:

/**
 * @brief Send current sensor data
 */
void send_sensor_data(void)
{
 800124c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800124e:	b087      	sub	sp, #28
 8001250:	af06      	add	r7, sp, #24
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
                         sensors.battery, sensors.front_left, sensors.front_right,
 8001252:	4b13      	ldr	r3, [pc, #76]	@ (80012a0 <send_sensor_data+0x54>)
 8001254:	881b      	ldrh	r3, [r3, #0]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 8001256:	461d      	mov	r5, r3
                         sensors.battery, sensors.front_left, sensors.front_right,
 8001258:	4b11      	ldr	r3, [pc, #68]	@ (80012a0 <send_sensor_data+0x54>)
 800125a:	891b      	ldrh	r3, [r3, #8]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 800125c:	461e      	mov	r6, r3
                         sensors.battery, sensors.front_left, sensors.front_right,
 800125e:	4b10      	ldr	r3, [pc, #64]	@ (80012a0 <send_sensor_data+0x54>)
 8001260:	885b      	ldrh	r3, [r3, #2]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 8001262:	469c      	mov	ip, r3
                         sensors.side_left, sensors.side_right,
 8001264:	4b0e      	ldr	r3, [pc, #56]	@ (80012a0 <send_sensor_data+0x54>)
 8001266:	88db      	ldrh	r3, [r3, #6]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 8001268:	461a      	mov	r2, r3
                         sensors.side_left, sensors.side_right,
 800126a:	4b0d      	ldr	r3, [pc, #52]	@ (80012a0 <send_sensor_data+0x54>)
 800126c:	889b      	ldrh	r3, [r3, #4]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 800126e:	4619      	mov	r1, r3
                         sensors.wall_front ? 1 : 0, sensors.wall_left ? 1 : 0, sensors.wall_right ? 1 : 0);
 8001270:	4b0b      	ldr	r3, [pc, #44]	@ (80012a0 <send_sensor_data+0x54>)
 8001272:	7a9b      	ldrb	r3, [r3, #10]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 8001274:	4618      	mov	r0, r3
                         sensors.wall_front ? 1 : 0, sensors.wall_left ? 1 : 0, sensors.wall_right ? 1 : 0);
 8001276:	4b0a      	ldr	r3, [pc, #40]	@ (80012a0 <send_sensor_data+0x54>)
 8001278:	7adb      	ldrb	r3, [r3, #11]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 800127a:	461c      	mov	r4, r3
                         sensors.wall_front ? 1 : 0, sensors.wall_left ? 1 : 0, sensors.wall_right ? 1 : 0);
 800127c:	4b08      	ldr	r3, [pc, #32]	@ (80012a0 <send_sensor_data+0x54>)
 800127e:	7b1b      	ldrb	r3, [r3, #12]
    send_bluetooth_printf("SENSORS - Battery:%d FL:%d FR:%d SL:%d SR:%d Walls:F%d L%d R%d\r\n",
 8001280:	9304      	str	r3, [sp, #16]
 8001282:	9403      	str	r4, [sp, #12]
 8001284:	9002      	str	r0, [sp, #8]
 8001286:	9101      	str	r1, [sp, #4]
 8001288:	9200      	str	r2, [sp, #0]
 800128a:	4663      	mov	r3, ip
 800128c:	4632      	mov	r2, r6
 800128e:	4629      	mov	r1, r5
 8001290:	4804      	ldr	r0, [pc, #16]	@ (80012a4 <send_sensor_data+0x58>)
 8001292:	f7ff ff11 	bl	80010b8 <send_bluetooth_printf>
}
 8001296:	bf00      	nop
 8001298:	3704      	adds	r7, #4
 800129a:	46bd      	mov	sp, r7
 800129c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800129e:	bf00      	nop
 80012a0:	20001444 	.word	0x20001444
 80012a4:	0800c6c4 	.word	0x0800c6c4

080012a8 <send_position_data>:

/**
 * @brief Send current position and encoder data
 */
void send_position_data(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af02      	add	r7, sp, #8
    int32_t left_count = (int32_t)__HAL_TIM_GET_COUNTER(&htim2) - 32768;
 80012ae:	4b0f      	ldr	r3, [pc, #60]	@ (80012ec <send_position_data+0x44>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012b4:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 80012b8:	607b      	str	r3, [r7, #4]
    int32_t right_count = (int32_t)__HAL_TIM_GET_COUNTER(&htim4) - 32768;
 80012ba:	4b0d      	ldr	r3, [pc, #52]	@ (80012f0 <send_position_data+0x48>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012c0:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 80012c4:	603b      	str	r3, [r7, #0]

    send_bluetooth_printf("POSITION - X:%d Y:%d Dir:%d EncL:%ld EncR:%ld\r\n",
 80012c6:	4b0b      	ldr	r3, [pc, #44]	@ (80012f4 <send_position_data+0x4c>)
 80012c8:	6819      	ldr	r1, [r3, #0]
 80012ca:	4b0a      	ldr	r3, [pc, #40]	@ (80012f4 <send_position_data+0x4c>)
 80012cc:	685a      	ldr	r2, [r3, #4]
 80012ce:	4b09      	ldr	r3, [pc, #36]	@ (80012f4 <send_position_data+0x4c>)
 80012d0:	6898      	ldr	r0, [r3, #8]
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	9301      	str	r3, [sp, #4]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	9300      	str	r3, [sp, #0]
 80012da:	4603      	mov	r3, r0
 80012dc:	4806      	ldr	r0, [pc, #24]	@ (80012f8 <send_position_data+0x50>)
 80012de:	f7ff feeb 	bl	80010b8 <send_bluetooth_printf>
                         robot.x, robot.y, robot.direction, left_count, right_count);
}
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20000310 	.word	0x20000310
 80012f0:	200003a0 	.word	0x200003a0
 80012f4:	20001430 	.word	0x20001430
 80012f8:	0800c708 	.word	0x0800c708

080012fc <send_performance_metrics>:

/**
 * @brief Send performance metrics
 */
void send_performance_metrics(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
    float efficiency = get_exploration_efficiency();  // make functions
 8001302:	f001 ffb9 	bl	8003278 <get_exploration_efficiency>
 8001306:	ed87 0a01 	vstr	s0, [r7, #4]
    int optimal_distance = get_optimal_distance();		// make functions
 800130a:	f002 f805 	bl	8003318 <get_optimal_distance>
 800130e:	6038      	str	r0, [r7, #0]

    send_bluetooth_message("\r\n=== PERFORMANCE METRICS ===\r\n");
 8001310:	4824      	ldr	r0, [pc, #144]	@ (80013a4 <send_performance_metrics+0xa8>)
 8001312:	f7ff febb 	bl	800108c <send_bluetooth_message>
    send_bluetooth_printf("Exploration Steps: %d\r\n", robot.exploration_steps);
 8001316:	4b24      	ldr	r3, [pc, #144]	@ (80013a8 <send_performance_metrics+0xac>)
 8001318:	691b      	ldr	r3, [r3, #16]
 800131a:	4619      	mov	r1, r3
 800131c:	4823      	ldr	r0, [pc, #140]	@ (80013ac <send_performance_metrics+0xb0>)
 800131e:	f7ff fecb 	bl	80010b8 <send_bluetooth_printf>
    send_bluetooth_printf("Exploration Efficiency: %.1f%%\r\n", efficiency);
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff f918 	bl	8000558 <__aeabi_f2d>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	4820      	ldr	r0, [pc, #128]	@ (80013b0 <send_performance_metrics+0xb4>)
 800132e:	f7ff fec3 	bl	80010b8 <send_bluetooth_printf>
    send_bluetooth_printf("Optimal Path Distance: %d steps\r\n", optimal_distance);
 8001332:	6839      	ldr	r1, [r7, #0]
 8001334:	481f      	ldr	r0, [pc, #124]	@ (80013b4 <send_performance_metrics+0xb8>)
 8001336:	f7ff febf 	bl	80010b8 <send_bluetooth_printf>

    // Performance rating
    if (efficiency <= 50.0f && optimal_distance > 0) {
 800133a:	edd7 7a01 	vldr	s15, [r7, #4]
 800133e:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80013b8 <send_performance_metrics+0xbc>
 8001342:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134a:	d806      	bhi.n	800135a <send_performance_metrics+0x5e>
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	2b00      	cmp	r3, #0
 8001350:	dd03      	ble.n	800135a <send_performance_metrics+0x5e>
        send_bluetooth_message("Rating:  LEVEL\r\n");
 8001352:	481a      	ldr	r0, [pc, #104]	@ (80013bc <send_performance_metrics+0xc0>)
 8001354:	f7ff fe9a 	bl	800108c <send_bluetooth_message>
 8001358:	e01c      	b.n	8001394 <send_performance_metrics+0x98>
    } else if (efficiency <= 65.0f) {
 800135a:	edd7 7a01 	vldr	s15, [r7, #4]
 800135e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80013c0 <send_performance_metrics+0xc4>
 8001362:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136a:	d803      	bhi.n	8001374 <send_performance_metrics+0x78>
        send_bluetooth_message("Rating:  COMPETITION READY\r\n");
 800136c:	4815      	ldr	r0, [pc, #84]	@ (80013c4 <send_performance_metrics+0xc8>)
 800136e:	f7ff fe8d 	bl	800108c <send_bluetooth_message>
 8001372:	e00f      	b.n	8001394 <send_performance_metrics+0x98>
    } else if (efficiency <= 80.0f) {
 8001374:	edd7 7a01 	vldr	s15, [r7, #4]
 8001378:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80013c8 <send_performance_metrics+0xcc>
 800137c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001384:	d803      	bhi.n	800138e <send_performance_metrics+0x92>
        send_bluetooth_message("Rating:  GOOD PERFORMANCE\r\n");
 8001386:	4811      	ldr	r0, [pc, #68]	@ (80013cc <send_performance_metrics+0xd0>)
 8001388:	f7ff fe80 	bl	800108c <send_bluetooth_message>
 800138c:	e002      	b.n	8001394 <send_performance_metrics+0x98>
    } else {
        send_bluetooth_message("Rating:  NEEDS OPTIMIZATION\r\n");
 800138e:	4810      	ldr	r0, [pc, #64]	@ (80013d0 <send_performance_metrics+0xd4>)
 8001390:	f7ff fe7c 	bl	800108c <send_bluetooth_message>
    }
    send_bluetooth_message("===========================\r\n");
 8001394:	480f      	ldr	r0, [pc, #60]	@ (80013d4 <send_performance_metrics+0xd8>)
 8001396:	f7ff fe79 	bl	800108c <send_bluetooth_message>
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	0800c738 	.word	0x0800c738
 80013a8:	20001430 	.word	0x20001430
 80013ac:	0800c758 	.word	0x0800c758
 80013b0:	0800c770 	.word	0x0800c770
 80013b4:	0800c794 	.word	0x0800c794
 80013b8:	42480000 	.word	0x42480000
 80013bc:	0800c7b8 	.word	0x0800c7b8
 80013c0:	42820000 	.word	0x42820000
 80013c4:	0800c7d8 	.word	0x0800c7d8
 80013c8:	42a00000 	.word	0x42a00000
 80013cc:	0800c804 	.word	0x0800c804
 80013d0:	0800c82c 	.word	0x0800c82c
 80013d4:	0800c850 	.word	0x0800c850

080013d8 <send_battery_status>:

/**
 * @brief Send battery status
 */
void send_battery_status(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af02      	add	r7, sp, #8
    // Convert ADC reading to voltage (assuming 3.3V reference)
    float voltage = (sensors.battery * 3.3f) / 4096.0f;
 80013de:	4b16      	ldr	r3, [pc, #88]	@ (8001438 <send_battery_status+0x60>)
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	ee07 3a90 	vmov	s15, r3
 80013e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ea:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800143c <send_battery_status+0x64>
 80013ee:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013f2:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001440 <send_battery_status+0x68>
 80013f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013fa:	edc7 7a01 	vstr	s15, [r7, #4]

    send_bluetooth_printf("Battery: %.2fV (ADC:%d)", voltage, sensors.battery);
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f7ff f8aa 	bl	8000558 <__aeabi_f2d>
 8001404:	4602      	mov	r2, r0
 8001406:	460b      	mov	r3, r1
 8001408:	490b      	ldr	r1, [pc, #44]	@ (8001438 <send_battery_status+0x60>)
 800140a:	8809      	ldrh	r1, [r1, #0]
 800140c:	9100      	str	r1, [sp, #0]
 800140e:	480d      	ldr	r0, [pc, #52]	@ (8001444 <send_battery_status+0x6c>)
 8001410:	f7ff fe52 	bl	80010b8 <send_bluetooth_printf>

    if (sensors.battery < BATTERY_LOW_THRESHOLD) {
 8001414:	4b08      	ldr	r3, [pc, #32]	@ (8001438 <send_battery_status+0x60>)
 8001416:	881b      	ldrh	r3, [r3, #0]
 8001418:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800141c:	4293      	cmp	r3, r2
 800141e:	d803      	bhi.n	8001428 <send_battery_status+0x50>
        send_bluetooth_message(" - LOW BATTERY WARNING!\r\n");
 8001420:	4809      	ldr	r0, [pc, #36]	@ (8001448 <send_battery_status+0x70>)
 8001422:	f7ff fe33 	bl	800108c <send_bluetooth_message>
    } else {
        send_bluetooth_message(" - OK\r\n");
    }
}
 8001426:	e002      	b.n	800142e <send_battery_status+0x56>
        send_bluetooth_message(" - OK\r\n");
 8001428:	4808      	ldr	r0, [pc, #32]	@ (800144c <send_battery_status+0x74>)
 800142a:	f7ff fe2f 	bl	800108c <send_bluetooth_message>
}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20001444 	.word	0x20001444
 800143c:	40533333 	.word	0x40533333
 8001440:	45800000 	.word	0x45800000
 8001444:	0800c870 	.word	0x0800c870
 8001448:	0800c888 	.word	0x0800c888
 800144c:	0800c8a4 	.word	0x0800c8a4

08001450 <mpu9250_read_register>:

/**
 * @brief Read register from MPU9250
 */
uint8_t mpu9250_read_register(uint8_t reg)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	71fb      	strb	r3, [r7, #7]
    uint8_t tx_data = reg | 0x80; // Set read bit
 800145a:	79fb      	ldrb	r3, [r7, #7]
 800145c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001460:	b2db      	uxtb	r3, r3
 8001462:	737b      	strb	r3, [r7, #13]
    uint8_t rx_data = 0;
 8001464:	2300      	movs	r3, #0
 8001466:	733b      	strb	r3, [r7, #12]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001468:	2200      	movs	r2, #0
 800146a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800146e:	4817      	ldr	r0, [pc, #92]	@ (80014cc <mpu9250_read_register+0x7c>)
 8001470:	f004 fdb6 	bl	8005fe0 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef status1 = HAL_SPI_Transmit(&hspi2, &tx_data, 1, 100);
 8001474:	f107 010d 	add.w	r1, r7, #13
 8001478:	2364      	movs	r3, #100	@ 0x64
 800147a:	2201      	movs	r2, #1
 800147c:	4814      	ldr	r0, [pc, #80]	@ (80014d0 <mpu9250_read_register+0x80>)
 800147e:	f005 fadc 	bl	8006a3a <HAL_SPI_Transmit>
 8001482:	4603      	mov	r3, r0
 8001484:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef status2 = HAL_SPI_Receive(&hspi2, &rx_data, 1, 100);
 8001486:	f107 010c 	add.w	r1, r7, #12
 800148a:	2364      	movs	r3, #100	@ 0x64
 800148c:	2201      	movs	r2, #1
 800148e:	4810      	ldr	r0, [pc, #64]	@ (80014d0 <mpu9250_read_register+0x80>)
 8001490:	f005 fc17 	bl	8006cc2 <HAL_SPI_Receive>
 8001494:	4603      	mov	r3, r0
 8001496:	73bb      	strb	r3, [r7, #14]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8001498:	2201      	movs	r2, #1
 800149a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800149e:	480b      	ldr	r0, [pc, #44]	@ (80014cc <mpu9250_read_register+0x7c>)
 80014a0:	f004 fd9e 	bl	8005fe0 <HAL_GPIO_WritePin>

    // Check for SPI errors
    if (status1 != HAL_OK || status2 != HAL_OK) {
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d102      	bne.n	80014b0 <mpu9250_read_register+0x60>
 80014aa:	7bbb      	ldrb	r3, [r7, #14]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d007      	beq.n	80014c0 <mpu9250_read_register+0x70>
        send_bluetooth_message(" SPI error in register read\r\n");
 80014b0:	4808      	ldr	r0, [pc, #32]	@ (80014d4 <mpu9250_read_register+0x84>)
 80014b2:	f7ff fdeb 	bl	800108c <send_bluetooth_message>
        mpu9250_initialized = false; // Mark gyro as failed
 80014b6:	4b08      	ldr	r3, [pc, #32]	@ (80014d8 <mpu9250_read_register+0x88>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	701a      	strb	r2, [r3, #0]
        return 0xFF; // Invalid register value
 80014bc:	23ff      	movs	r3, #255	@ 0xff
 80014be:	e000      	b.n	80014c2 <mpu9250_read_register+0x72>
    }

    return rx_data;
 80014c0:	7b3b      	ldrb	r3, [r7, #12]
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40020400 	.word	0x40020400
 80014d0:	20000270 	.word	0x20000270
 80014d4:	0800c9c4 	.word	0x0800c9c4
 80014d8:	20000218 	.word	0x20000218

080014dc <mpu9250_write_register>:

/**
 * @brief Write register to MPU9250
 */
void mpu9250_write_register(uint8_t reg, uint8_t data)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4603      	mov	r3, r0
 80014e4:	460a      	mov	r2, r1
 80014e6:	71fb      	strb	r3, [r7, #7]
 80014e8:	4613      	mov	r3, r2
 80014ea:	71bb      	strb	r3, [r7, #6]
    uint8_t tx_data[2] = {reg, data};
 80014ec:	79fb      	ldrb	r3, [r7, #7]
 80014ee:	733b      	strb	r3, [r7, #12]
 80014f0:	79bb      	ldrb	r3, [r7, #6]
 80014f2:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 80014f4:	2200      	movs	r2, #0
 80014f6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014fa:	4811      	ldr	r0, [pc, #68]	@ (8001540 <mpu9250_write_register+0x64>)
 80014fc:	f004 fd70 	bl	8005fe0 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi2, tx_data, 2, 100);
 8001500:	f107 010c 	add.w	r1, r7, #12
 8001504:	2364      	movs	r3, #100	@ 0x64
 8001506:	2202      	movs	r2, #2
 8001508:	480e      	ldr	r0, [pc, #56]	@ (8001544 <mpu9250_write_register+0x68>)
 800150a:	f005 fa96 	bl	8006a3a <HAL_SPI_Transmit>
 800150e:	4603      	mov	r3, r0
 8001510:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8001512:	2201      	movs	r2, #1
 8001514:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001518:	4809      	ldr	r0, [pc, #36]	@ (8001540 <mpu9250_write_register+0x64>)
 800151a:	f004 fd61 	bl	8005fe0 <HAL_GPIO_WritePin>

    if (status != HAL_OK) {
 800151e:	7bfb      	ldrb	r3, [r7, #15]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d005      	beq.n	8001530 <mpu9250_write_register+0x54>
        send_bluetooth_message(" SPI error in register write\r\n");
 8001524:	4808      	ldr	r0, [pc, #32]	@ (8001548 <mpu9250_write_register+0x6c>)
 8001526:	f7ff fdb1 	bl	800108c <send_bluetooth_message>
        mpu9250_initialized = false; // Mark gyro as failed
 800152a:	4b08      	ldr	r3, [pc, #32]	@ (800154c <mpu9250_write_register+0x70>)
 800152c:	2200      	movs	r2, #0
 800152e:	701a      	strb	r2, [r3, #0]
    }

    HAL_Delay(1); // Small delay for register write
 8001530:	2001      	movs	r0, #1
 8001532:	f003 fe17 	bl	8005164 <HAL_Delay>
}
 8001536:	bf00      	nop
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40020400 	.word	0x40020400
 8001544:	20000270 	.word	0x20000270
 8001548:	0800c9e8 	.word	0x0800c9e8
 800154c:	20000218 	.word	0x20000218

08001550 <mpu9250_init>:


/**
 * @brief Corrected MPU9250 initialization with optimal settings
 */
bool mpu9250_init(void) {
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
    send_bluetooth_message("Initializing MPU9250 (robust sequence)...\r\n");
 8001556:	483c      	ldr	r0, [pc, #240]	@ (8001648 <mpu9250_init+0xf8>)
 8001558:	f7ff fd98 	bl	800108c <send_bluetooth_message>
    HAL_Delay(200);
 800155c:	20c8      	movs	r0, #200	@ 0xc8
 800155e:	f003 fe01 	bl	8005164 <HAL_Delay>

    // Reset device
    mpu9250_write_register(MPU9250_PWR_MGMT_1, 0x80); // reset
 8001562:	2180      	movs	r1, #128	@ 0x80
 8001564:	206b      	movs	r0, #107	@ 0x6b
 8001566:	f7ff ffb9 	bl	80014dc <mpu9250_write_register>
    HAL_Delay(250); // wait long after reset
 800156a:	20fa      	movs	r0, #250	@ 0xfa
 800156c:	f003 fdfa 	bl	8005164 <HAL_Delay>

    // Wake device (clear sleep)
    mpu9250_write_register(MPU9250_PWR_MGMT_1, 0x00);
 8001570:	2100      	movs	r1, #0
 8001572:	206b      	movs	r0, #107	@ 0x6b
 8001574:	f7ff ffb2 	bl	80014dc <mpu9250_write_register>
    HAL_Delay(50);
 8001578:	2032      	movs	r0, #50	@ 0x32
 800157a:	f003 fdf3 	bl	8005164 <HAL_Delay>

    // Select PLL with X axis as clock source (more stable)
    mpu9250_write_register(MPU9250_PWR_MGMT_1, 0x01);
 800157e:	2101      	movs	r1, #1
 8001580:	206b      	movs	r0, #107	@ 0x6b
 8001582:	f7ff ffab 	bl	80014dc <mpu9250_write_register>
    HAL_Delay(50);
 8001586:	2032      	movs	r0, #50	@ 0x32
 8001588:	f003 fdec 	bl	8005164 <HAL_Delay>

    // Enable all axes
    mpu9250_write_register(MPU9250_PWR_MGMT_2, 0x00);
 800158c:	2100      	movs	r1, #0
 800158e:	206c      	movs	r0, #108	@ 0x6c
 8001590:	f7ff ffa4 	bl	80014dc <mpu9250_write_register>
    HAL_Delay(10);
 8001594:	200a      	movs	r0, #10
 8001596:	f003 fde5 	bl	8005164 <HAL_Delay>

    // for disable I2C:
     uint8_t user_ctrl = mpu9250_read_register(MPU9250_USER_CTRL);
 800159a:	206a      	movs	r0, #106	@ 0x6a
 800159c:	f7ff ff58 	bl	8001450 <mpu9250_read_register>
 80015a0:	4603      	mov	r3, r0
 80015a2:	71fb      	strb	r3, [r7, #7]
     user_ctrl |= 0x10; // I2C_IF_DIS
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	f043 0310 	orr.w	r3, r3, #16
 80015aa:	71fb      	strb	r3, [r7, #7]
     mpu9250_write_register(MPU9250_USER_CTRL, user_ctrl);
 80015ac:	79fb      	ldrb	r3, [r7, #7]
 80015ae:	4619      	mov	r1, r3
 80015b0:	206a      	movs	r0, #106	@ 0x6a
 80015b2:	f7ff ff93 	bl	80014dc <mpu9250_write_register>
     HAL_Delay(10);
 80015b6:	200a      	movs	r0, #10
 80015b8:	f003 fdd4 	bl	8005164 <HAL_Delay>

    // Sample rate: 1000/(1+div). For 200Hz use 4.
    mpu9250_write_register(MPU9250_SMPLRT_DIV, 0x04);
 80015bc:	2104      	movs	r1, #4
 80015be:	2019      	movs	r0, #25
 80015c0:	f7ff ff8c 	bl	80014dc <mpu9250_write_register>
    HAL_Delay(10);
 80015c4:	200a      	movs	r0, #10
 80015c6:	f003 fdcd 	bl	8005164 <HAL_Delay>

    // CONFIG: DLPF (use value matching desired BW)
    mpu9250_write_register(MPU9250_CONFIG, 0x02);
 80015ca:	2102      	movs	r1, #2
 80015cc:	201a      	movs	r0, #26
 80015ce:	f7ff ff85 	bl	80014dc <mpu9250_write_register>
    HAL_Delay(10);
 80015d2:	200a      	movs	r0, #10
 80015d4:	f003 fdc6 	bl	8005164 <HAL_Delay>

    // Gyro / Accel full scale
    mpu9250_write_register(MPU9250_GYRO_CONFIG, 0x08);  // 500 dps
 80015d8:	2108      	movs	r1, #8
 80015da:	201b      	movs	r0, #27
 80015dc:	f7ff ff7e 	bl	80014dc <mpu9250_write_register>
    HAL_Delay(10);
 80015e0:	200a      	movs	r0, #10
 80015e2:	f003 fdbf 	bl	8005164 <HAL_Delay>
    mpu9250_write_register(MPU9250_ACCEL_CONFIG, 0x08); // 4g
 80015e6:	2108      	movs	r1, #8
 80015e8:	201c      	movs	r0, #28
 80015ea:	f7ff ff77 	bl	80014dc <mpu9250_write_register>
    HAL_Delay(10);
 80015ee:	200a      	movs	r0, #10
 80015f0:	f003 fdb8 	bl	8005164 <HAL_Delay>
    mpu9250_write_register(MPU9250_ACCEL_CONFIG_2, 0x02); // accel DLPF
 80015f4:	2102      	movs	r1, #2
 80015f6:	201d      	movs	r0, #29
 80015f8:	f7ff ff70 	bl	80014dc <mpu9250_write_register>
    HAL_Delay(10);
 80015fc:	200a      	movs	r0, #10
 80015fe:	f003 fdb1 	bl	8005164 <HAL_Delay>

    uint8_t who = mpu9250_read_register(MPU9250_WHO_AM_I);
 8001602:	2075      	movs	r0, #117	@ 0x75
 8001604:	f7ff ff24 	bl	8001450 <mpu9250_read_register>
 8001608:	4603      	mov	r3, r0
 800160a:	71bb      	strb	r3, [r7, #6]
    send_bluetooth_printf("WHO_AM_I = 0x%02X\r\n", who);
 800160c:	79bb      	ldrb	r3, [r7, #6]
 800160e:	4619      	mov	r1, r3
 8001610:	480e      	ldr	r0, [pc, #56]	@ (800164c <mpu9250_init+0xfc>)
 8001612:	f7ff fd51 	bl	80010b8 <send_bluetooth_printf>
    if (who != MPU9250_WHO_AM_I_RESPONSE) {
 8001616:	79bb      	ldrb	r3, [r7, #6]
 8001618:	2b70      	cmp	r3, #112	@ 0x70
 800161a:	d009      	beq.n	8001630 <mpu9250_init+0xe0>
        send_bluetooth_printf("MPU9250 detection failed! Got 0x%02X\r\n", who);
 800161c:	79bb      	ldrb	r3, [r7, #6]
 800161e:	4619      	mov	r1, r3
 8001620:	480b      	ldr	r0, [pc, #44]	@ (8001650 <mpu9250_init+0x100>)
 8001622:	f7ff fd49 	bl	80010b8 <send_bluetooth_printf>
        mpu9250_initialized=false;
 8001626:	4b0b      	ldr	r3, [pc, #44]	@ (8001654 <mpu9250_init+0x104>)
 8001628:	2200      	movs	r2, #0
 800162a:	701a      	strb	r2, [r3, #0]
        return false;
 800162c:	2300      	movs	r3, #0
 800162e:	e006      	b.n	800163e <mpu9250_init+0xee>
    }

    send_bluetooth_message("MPU9250 init OK\r\n");
 8001630:	4809      	ldr	r0, [pc, #36]	@ (8001658 <mpu9250_init+0x108>)
 8001632:	f7ff fd2b 	bl	800108c <send_bluetooth_message>
    mpu9250_initialized=true;
 8001636:	4b07      	ldr	r3, [pc, #28]	@ (8001654 <mpu9250_init+0x104>)
 8001638:	2201      	movs	r2, #1
 800163a:	701a      	strb	r2, [r3, #0]
    return true;
 800163c:	2301      	movs	r3, #1
}
 800163e:	4618      	mov	r0, r3
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	0800ca10 	.word	0x0800ca10
 800164c:	0800ca3c 	.word	0x0800ca3c
 8001650:	0800ca50 	.word	0x0800ca50
 8001654:	20000218 	.word	0x20000218
 8001658:	0800ca78 	.word	0x0800ca78

0800165c <mpu9250_calibrate_bias>:


/**
 * @brief Calibrate gyro bias (call during startup when robot is stationary)
 */
void mpu9250_calibrate_bias(void) {
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
    if (!mpu9250_initialized) {
 8001662:	4b27      	ldr	r3, [pc, #156]	@ (8001700 <mpu9250_calibrate_bias+0xa4>)
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	f083 0301 	eor.w	r3, r3, #1
 800166a:	b2db      	uxtb	r3, r3
 800166c:	2b00      	cmp	r3, #0
 800166e:	d003      	beq.n	8001678 <mpu9250_calibrate_bias+0x1c>
        send_bluetooth_message("Cannot calibrate - gyro not initialized\r\n");
 8001670:	4824      	ldr	r0, [pc, #144]	@ (8001704 <mpu9250_calibrate_bias+0xa8>)
 8001672:	f7ff fd0b 	bl	800108c <send_bluetooth_message>
        return;
 8001676:	e03f      	b.n	80016f8 <mpu9250_calibrate_bias+0x9c>
    }

    send_bluetooth_message("Calibrating gyro bias... Keep robot stationary!\r\n");
 8001678:	4823      	ldr	r0, [pc, #140]	@ (8001708 <mpu9250_calibrate_bias+0xac>)
 800167a:	f7ff fd07 	bl	800108c <send_bluetooth_message>

    enhanced_gyro.calibration_samples = 100;
 800167e:	4b23      	ldr	r3, [pc, #140]	@ (800170c <mpu9250_calibrate_bias+0xb0>)
 8001680:	2264      	movs	r2, #100	@ 0x64
 8001682:	609a      	str	r2, [r3, #8]
    //float sum_x = 0, sum_y = 0, sum_z = 0;
    float sum_z = 0;
 8001684:	f04f 0300 	mov.w	r3, #0
 8001688:	607b      	str	r3, [r7, #4]

    for(int i = 0; i < enhanced_gyro.calibration_samples; i++) {
 800168a:	2300      	movs	r3, #0
 800168c:	603b      	str	r3, [r7, #0]
 800168e:	e014      	b.n	80016ba <mpu9250_calibrate_bias+0x5e>
        mpu9250_read_gyro();
 8001690:	f000 f870 	bl	8001774 <mpu9250_read_gyro>
        //sum_x += gyro.gyro_x;
        //sum_y += gyro.gyro_y;
        sum_z += gyro.gyro_z;
 8001694:	4b1e      	ldr	r3, [pc, #120]	@ (8001710 <mpu9250_calibrate_bias+0xb4>)
 8001696:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800169a:	ee07 3a90 	vmov	s15, r3
 800169e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016a2:	ed97 7a01 	vldr	s14, [r7, #4]
 80016a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016aa:	edc7 7a01 	vstr	s15, [r7, #4]
        HAL_Delay(3); // 333Hz sampling for stable bias
 80016ae:	2003      	movs	r0, #3
 80016b0:	f003 fd58 	bl	8005164 <HAL_Delay>
    for(int i = 0; i < enhanced_gyro.calibration_samples; i++) {
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	3301      	adds	r3, #1
 80016b8:	603b      	str	r3, [r7, #0]
 80016ba:	4b14      	ldr	r3, [pc, #80]	@ (800170c <mpu9250_calibrate_bias+0xb0>)
 80016bc:	689a      	ldr	r2, [r3, #8]
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d8e5      	bhi.n	8001690 <mpu9250_calibrate_bias+0x34>
    }

    //enhanced_gyro.gyro_bias_x = sum_x / enhanced_gyro.calibration_samples;
    //enhanced_gyro.gyro_bias_y = sum_y / enhanced_gyro.calibration_samples;
    enhanced_gyro.gyro_bias_z = sum_z / enhanced_gyro.calibration_samples;
 80016c4:	4b11      	ldr	r3, [pc, #68]	@ (800170c <mpu9250_calibrate_bias+0xb0>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	ee07 3a90 	vmov	s15, r3
 80016cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016d0:	edd7 6a01 	vldr	s13, [r7, #4]
 80016d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016d8:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <mpu9250_calibrate_bias+0xb0>)
 80016da:	edc3 7a00 	vstr	s15, [r3]
    enhanced_gyro.calibrated = true;
 80016de:	4b0b      	ldr	r3, [pc, #44]	@ (800170c <mpu9250_calibrate_bias+0xb0>)
 80016e0:	2201      	movs	r2, #1
 80016e2:	711a      	strb	r2, [r3, #4]

//    send_bluetooth_printf("Gyro bias calibrated: X:%.1f Y:%.1f Z:%.1f\r\n",
//                         enhanced_gyro.gyro_bias_x, enhanced_gyro.gyro_bias_y, enhanced_gyro.gyro_bias_z);
    send_bluetooth_printf("Gyro bias calibrated: Z:%.1f\r\n", enhanced_gyro.gyro_bias_z);
 80016e4:	4b09      	ldr	r3, [pc, #36]	@ (800170c <mpu9250_calibrate_bias+0xb0>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7fe ff35 	bl	8000558 <__aeabi_f2d>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	4808      	ldr	r0, [pc, #32]	@ (8001714 <mpu9250_calibrate_bias+0xb8>)
 80016f4:	f7ff fce0 	bl	80010b8 <send_bluetooth_printf>
}
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20000218 	.word	0x20000218
 8001704:	0800ca8c 	.word	0x0800ca8c
 8001708:	0800cab8 	.word	0x0800cab8
 800170c:	2000021c 	.word	0x2000021c
 8001710:	20001454 	.word	0x20001454
 8001714:	0800caec 	.word	0x0800caec

08001718 <mpu9250_get_gyro_z_compensated>:

/**
 * @brief Get bias-compensated gyro Z value in degrees per second
 */
float mpu9250_get_gyro_z_compensated(void) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
    if (!enhanced_gyro.calibrated) {
 800171e:	4b12      	ldr	r3, [pc, #72]	@ (8001768 <mpu9250_get_gyro_z_compensated+0x50>)
 8001720:	791b      	ldrb	r3, [r3, #4]
 8001722:	f083 0301 	eor.w	r3, r3, #1
 8001726:	b2db      	uxtb	r3, r3
 8001728:	2b00      	cmp	r3, #0
 800172a:	d004      	beq.n	8001736 <mpu9250_get_gyro_z_compensated+0x1e>
        return mpu9250_get_gyro_z_dps(); // Fall back to uncompensated
 800172c:	f000 f87e 	bl	800182c <mpu9250_get_gyro_z_dps>
 8001730:	eef0 7a40 	vmov.f32	s15, s0
 8001734:	e013      	b.n	800175e <mpu9250_get_gyro_z_compensated+0x46>
    }

    float raw_z_dps = (float)(gyro.gyro_z - enhanced_gyro.gyro_bias_z) / 65.5f;
 8001736:	4b0d      	ldr	r3, [pc, #52]	@ (800176c <mpu9250_get_gyro_z_compensated+0x54>)
 8001738:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800173c:	ee07 3a90 	vmov	s15, r3
 8001740:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001744:	4b08      	ldr	r3, [pc, #32]	@ (8001768 <mpu9250_get_gyro_z_compensated+0x50>)
 8001746:	edd3 7a00 	vldr	s15, [r3]
 800174a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800174e:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001770 <mpu9250_get_gyro_z_compensated+0x58>
 8001752:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001756:	edc7 7a01 	vstr	s15, [r7, #4]
    return raw_z_dps;
 800175a:	edd7 7a01 	vldr	s15, [r7, #4]
}
 800175e:	eeb0 0a67 	vmov.f32	s0, s15
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	2000021c 	.word	0x2000021c
 800176c:	20001454 	.word	0x20001454
 8001770:	42830000 	.word	0x42830000

08001774 <mpu9250_read_gyro>:

/**
 * @brief Read raw gyroscope data - FIXED with error checking
 */
void mpu9250_read_gyro(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
    if (!mpu9250_initialized) {
 800177a:	4b25      	ldr	r3, [pc, #148]	@ (8001810 <mpu9250_read_gyro+0x9c>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	f083 0301 	eor.w	r3, r3, #1
 8001782:	b2db      	uxtb	r3, r3
 8001784:	2b00      	cmp	r3, #0
 8001786:	d003      	beq.n	8001790 <mpu9250_read_gyro+0x1c>
        send_bluetooth_message(" MPU9250 not initialized - cannot read gyro\r\n");
 8001788:	4822      	ldr	r0, [pc, #136]	@ (8001814 <mpu9250_read_gyro+0xa0>)
 800178a:	f7ff fc7f 	bl	800108c <send_bluetooth_message>
        return;
 800178e:	e03c      	b.n	800180a <mpu9250_read_gyro+0x96>
    }

    uint8_t raw_data[6];
    uint8_t reg = MPU9250_GYRO_XOUT_H | 0x80; // Set read bit
 8001790:	23c3      	movs	r3, #195	@ 0xc3
 8001792:	71fb      	strb	r3, [r7, #7]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001794:	2200      	movs	r2, #0
 8001796:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800179a:	481f      	ldr	r0, [pc, #124]	@ (8001818 <mpu9250_read_gyro+0xa4>)
 800179c:	f004 fc20 	bl	8005fe0 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef spi_status = HAL_SPI_Transmit(&hspi2, &reg, 1, 100);
 80017a0:	1df9      	adds	r1, r7, #7
 80017a2:	2364      	movs	r3, #100	@ 0x64
 80017a4:	2201      	movs	r2, #1
 80017a6:	481d      	ldr	r0, [pc, #116]	@ (800181c <mpu9250_read_gyro+0xa8>)
 80017a8:	f005 f947 	bl	8006a3a <HAL_SPI_Transmit>
 80017ac:	4603      	mov	r3, r0
 80017ae:	73fb      	strb	r3, [r7, #15]
    if (spi_status != HAL_OK) {
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d009      	beq.n	80017ca <mpu9250_read_gyro+0x56>
        HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 80017b6:	2201      	movs	r2, #1
 80017b8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017bc:	4816      	ldr	r0, [pc, #88]	@ (8001818 <mpu9250_read_gyro+0xa4>)
 80017be:	f004 fc0f 	bl	8005fe0 <HAL_GPIO_WritePin>
        send_bluetooth_message("SPI transmit error in gyro read\r\n");
 80017c2:	4817      	ldr	r0, [pc, #92]	@ (8001820 <mpu9250_read_gyro+0xac>)
 80017c4:	f7ff fc62 	bl	800108c <send_bluetooth_message>
        return;
 80017c8:	e01f      	b.n	800180a <mpu9250_read_gyro+0x96>
    }

    spi_status = HAL_SPI_Receive(&hspi2, raw_data, 6, 100);
 80017ca:	f107 0108 	add.w	r1, r7, #8
 80017ce:	2364      	movs	r3, #100	@ 0x64
 80017d0:	2206      	movs	r2, #6
 80017d2:	4812      	ldr	r0, [pc, #72]	@ (800181c <mpu9250_read_gyro+0xa8>)
 80017d4:	f005 fa75 	bl	8006cc2 <HAL_SPI_Receive>
 80017d8:	4603      	mov	r3, r0
 80017da:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 80017dc:	2201      	movs	r2, #1
 80017de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017e2:	480d      	ldr	r0, [pc, #52]	@ (8001818 <mpu9250_read_gyro+0xa4>)
 80017e4:	f004 fbfc 	bl	8005fe0 <HAL_GPIO_WritePin>

    if (spi_status != HAL_OK) {
 80017e8:	7bfb      	ldrb	r3, [r7, #15]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d003      	beq.n	80017f6 <mpu9250_read_gyro+0x82>
        send_bluetooth_message("SPI receive error in gyro read\r\n");
 80017ee:	480d      	ldr	r0, [pc, #52]	@ (8001824 <mpu9250_read_gyro+0xb0>)
 80017f0:	f7ff fc4c 	bl	800108c <send_bluetooth_message>
        return;
 80017f4:	e009      	b.n	800180a <mpu9250_read_gyro+0x96>
    }

    // Convert to signed 16-bit values
    //gyro.gyro_x = (int16_t)((raw_data[0] << 8) | raw_data[1]);
    //gyro.gyro_y = (int16_t)((raw_data[2] << 8) | raw_data[3]);
    gyro.gyro_z = (int16_t)((raw_data[4] << 8) | raw_data[5]);
 80017f6:	7b3b      	ldrb	r3, [r7, #12]
 80017f8:	b21b      	sxth	r3, r3
 80017fa:	021b      	lsls	r3, r3, #8
 80017fc:	b21a      	sxth	r2, r3
 80017fe:	7b7b      	ldrb	r3, [r7, #13]
 8001800:	b21b      	sxth	r3, r3
 8001802:	4313      	orrs	r3, r2
 8001804:	b21a      	sxth	r2, r3
 8001806:	4b08      	ldr	r3, [pc, #32]	@ (8001828 <mpu9250_read_gyro+0xb4>)
 8001808:	809a      	strh	r2, [r3, #4]
}
 800180a:	3710      	adds	r7, #16
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	20000218 	.word	0x20000218
 8001814:	0800cb0c 	.word	0x0800cb0c
 8001818:	40020400 	.word	0x40020400
 800181c:	20000270 	.word	0x20000270
 8001820:	0800cb40 	.word	0x0800cb40
 8001824:	0800cb64 	.word	0x0800cb64
 8001828:	20001454 	.word	0x20001454

0800182c <mpu9250_get_gyro_z_dps>:

/**
 * @brief Get gyro Z-axis in degrees per second
 */
float mpu9250_get_gyro_z_dps(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
    // 500 dps range, 16-bit resolution
    // Sensitivity: 65.5 LSB/(dps)

    return (float)gyro.gyro_z / 65.5f;
 8001830:	4b09      	ldr	r3, [pc, #36]	@ (8001858 <mpu9250_get_gyro_z_dps+0x2c>)
 8001832:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001836:	ee07 3a90 	vmov	s15, r3
 800183a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800183e:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800185c <mpu9250_get_gyro_z_dps+0x30>
 8001842:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001846:	eef0 7a66 	vmov.f32	s15, s13
}
 800184a:	eeb0 0a67 	vmov.f32	s0, s15
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	20001454 	.word	0x20001454
 800185c:	42830000 	.word	0x42830000

08001860 <initialize_hardware_systems>:


/**
 * @brief Initialize all hardware systems and perform diagnostics
 */
static void initialize_hardware_systems(void) {
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
    //send_bluetooth_message("\r\n" "="*60 "\r\n");
    send_bluetooth_message(" CHAMPIONSHIP MICROMOUSE INITIALIZATION \r\n");
 8001864:	4828      	ldr	r0, [pc, #160]	@ (8001908 <initialize_hardware_systems+0xa8>)
 8001866:	f7ff fc11 	bl	800108c <send_bluetooth_message>
    //send_bluetooth_message("="*60 "\r\n");

    // Initialize PWM for motors
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // PA6 (MOTOR_IN1)
 800186a:	2100      	movs	r1, #0
 800186c:	4827      	ldr	r0, [pc, #156]	@ (800190c <initialize_hardware_systems+0xac>)
 800186e:	f005 fed5 	bl	800761c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // PA7 (MOTOR_IN2)
 8001872:	2104      	movs	r1, #4
 8001874:	4825      	ldr	r0, [pc, #148]	@ (800190c <initialize_hardware_systems+0xac>)
 8001876:	f005 fed1 	bl	800761c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); // PB0 (MOTOR_IN3)
 800187a:	2108      	movs	r1, #8
 800187c:	4823      	ldr	r0, [pc, #140]	@ (800190c <initialize_hardware_systems+0xac>)
 800187e:	f005 fecd 	bl	800761c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // PB1 (MOTOR_IN4)
 8001882:	210c      	movs	r1, #12
 8001884:	4821      	ldr	r0, [pc, #132]	@ (800190c <initialize_hardware_systems+0xac>)
 8001886:	f005 fec9 	bl	800761c <HAL_TIM_PWM_Start>
    HAL_GPIO_WritePin(MOTOR_STBY_GPIO_Port, MOTOR_STBY_Pin, GPIO_PIN_SET); // Enable DRV8833
 800188a:	2201      	movs	r2, #1
 800188c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001890:	481f      	ldr	r0, [pc, #124]	@ (8001910 <initialize_hardware_systems+0xb0>)
 8001892:	f004 fba5 	bl	8005fe0 <HAL_GPIO_WritePin>

    // Verify ADC GPIO configuration
    verify_adc_gpio_configuration();
 8001896:	f000 fd3f 	bl	8002318 <verify_adc_gpio_configuration>
    adc_system_diagnostics();
 800189a:	f002 fd09 	bl	80042b0 <adc_system_diagnostics>

    // Initialize and test MPU9250 gyroscope
    if (mpu9250_init()) {
 800189e:	f7ff fe57 	bl	8001550 <mpu9250_init>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d00f      	beq.n	80018c8 <initialize_hardware_systems+0x68>
        send_bluetooth_message(" MPU9250 gyroscope initialized successfully\r\n");
 80018a8:	481a      	ldr	r0, [pc, #104]	@ (8001914 <initialize_hardware_systems+0xb4>)
 80018aa:	f7ff fbef 	bl	800108c <send_bluetooth_message>
        send_bluetooth_message(" KEEP ROBOT STATIONARY during gyro calibration!\r\n");
 80018ae:	481a      	ldr	r0, [pc, #104]	@ (8001918 <initialize_hardware_systems+0xb8>)
 80018b0:	f7ff fbec 	bl	800108c <send_bluetooth_message>
        HAL_Delay(2000);
 80018b4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80018b8:	f003 fc54 	bl	8005164 <HAL_Delay>
        mpu9250_calibrate_bias();
 80018bc:	f7ff fece 	bl	800165c <mpu9250_calibrate_bias>
        send_bluetooth_message(" Gyro calibration complete\r\n");
 80018c0:	4816      	ldr	r0, [pc, #88]	@ (800191c <initialize_hardware_systems+0xbc>)
 80018c2:	f7ff fbe3 	bl	800108c <send_bluetooth_message>
 80018c6:	e002      	b.n	80018ce <initialize_hardware_systems+0x6e>
    } else {
        send_bluetooth_message(" Gyro initialization failed - using basic movement\r\n");
 80018c8:	4815      	ldr	r0, [pc, #84]	@ (8001920 <initialize_hardware_systems+0xc0>)
 80018ca:	f7ff fbdf 	bl	800108c <send_bluetooth_message>
    }

    // Initialize encoders
    start_encoders();
 80018ce:	f001 fdab 	bl	8003428 <start_encoders>
    HAL_Delay(100);
 80018d2:	2064      	movs	r0, #100	@ 0x64
 80018d4:	f003 fc46 	bl	8005164 <HAL_Delay>

    // Test encoder functionality
    if (get_left_encoder_total() == 0 && get_right_encoder_total() == 0) {
 80018d8:	f001 fd6c 	bl	80033b4 <get_left_encoder_total>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d108      	bne.n	80018f4 <initialize_hardware_systems+0x94>
 80018e2:	f001 fd71 	bl	80033c8 <get_right_encoder_total>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d103      	bne.n	80018f4 <initialize_hardware_systems+0x94>
        send_bluetooth_message(" WARNING: Encoders may not be working properly\r\n");
 80018ec:	480d      	ldr	r0, [pc, #52]	@ (8001924 <initialize_hardware_systems+0xc4>)
 80018ee:	f7ff fbcd 	bl	800108c <send_bluetooth_message>
 80018f2:	e002      	b.n	80018fa <initialize_hardware_systems+0x9a>
    } else {
        send_bluetooth_message(" Encoders initialized and responding\r\n");
 80018f4:	480c      	ldr	r0, [pc, #48]	@ (8001928 <initialize_hardware_systems+0xc8>)
 80018f6:	f7ff fbc9 	bl	800108c <send_bluetooth_message>
    }

    // Initialize maze exploration system
    initialize_maze_exploration();
 80018fa:	f000 fe0b 	bl	8002514 <initialize_maze_exploration>

    send_bluetooth_message(" All systems initialized successfully!\r\n");
 80018fe:	480b      	ldr	r0, [pc, #44]	@ (800192c <initialize_hardware_systems+0xcc>)
 8001900:	f7ff fbc4 	bl	800108c <send_bluetooth_message>
}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}
 8001908:	0800ccb8 	.word	0x0800ccb8
 800190c:	20000358 	.word	0x20000358
 8001910:	40020800 	.word	0x40020800
 8001914:	0800ccec 	.word	0x0800ccec
 8001918:	0800cd20 	.word	0x0800cd20
 800191c:	0800cd58 	.word	0x0800cd58
 8001920:	0800cd78 	.word	0x0800cd78
 8001924:	0800cdb4 	.word	0x0800cdb4
 8001928:	0800cdec 	.word	0x0800cdec
 800192c:	0800ce18 	.word	0x0800ce18

08001930 <send_periodic_status>:


/**
 * @brief Send periodic status updates
 */
static void send_periodic_status(void) {
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 8001936:	f003 fc09 	bl	800514c <HAL_GetTick>
 800193a:	6078      	str	r0, [r7, #4]

    // Send status every 10 seconds when not exploring
    if (current_time - last_status_time > 10000 && !exploration_started) {
 800193c:	4b1c      	ldr	r3, [pc, #112]	@ (80019b0 <send_periodic_status+0x80>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001948:	4293      	cmp	r3, r2
 800194a:	d916      	bls.n	800197a <send_periodic_status+0x4a>
 800194c:	4b19      	ldr	r3, [pc, #100]	@ (80019b4 <send_periodic_status+0x84>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	f083 0301 	eor.w	r3, r3, #1
 8001954:	b2db      	uxtb	r3, r3
 8001956:	2b00      	cmp	r3, #0
 8001958:	d00f      	beq.n	800197a <send_periodic_status+0x4a>
        send_battery_status();
 800195a:	f7ff fd3d 	bl	80013d8 <send_battery_status>

        if (system_ready) {
 800195e:	4b16      	ldr	r3, [pc, #88]	@ (80019b8 <send_periodic_status+0x88>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d003      	beq.n	800196e <send_periodic_status+0x3e>
            send_bluetooth_message(" System ready - Press LEFT button to start exploration\r\n");
 8001966:	4815      	ldr	r0, [pc, #84]	@ (80019bc <send_periodic_status+0x8c>)
 8001968:	f7ff fb90 	bl	800108c <send_bluetooth_message>
 800196c:	e002      	b.n	8001974 <send_periodic_status+0x44>
        } else {
            send_bluetooth_message(" System not ready - Check diagnostics\r\n");
 800196e:	4814      	ldr	r0, [pc, #80]	@ (80019c0 <send_periodic_status+0x90>)
 8001970:	f7ff fb8c 	bl	800108c <send_bluetooth_message>
        }

        last_status_time = current_time;
 8001974:	4a0e      	ldr	r2, [pc, #56]	@ (80019b0 <send_periodic_status+0x80>)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6013      	str	r3, [r2, #0]
    }

    // Blink LED to show system is alive
    if (current_time - last_blink_time > 2000) {
 800197a:	4b12      	ldr	r3, [pc, #72]	@ (80019c4 <send_periodic_status+0x94>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001986:	d90f      	bls.n	80019a8 <send_periodic_status+0x78>
        if (system_ready) {
 8001988:	4b0b      	ldr	r3, [pc, #44]	@ (80019b8 <send_periodic_status+0x88>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d004      	beq.n	800199a <send_periodic_status+0x6a>
            HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 8001990:	2110      	movs	r1, #16
 8001992:	480d      	ldr	r0, [pc, #52]	@ (80019c8 <send_periodic_status+0x98>)
 8001994:	f004 fb3d 	bl	8006012 <HAL_GPIO_TogglePin>
 8001998:	e003      	b.n	80019a2 <send_periodic_status+0x72>
        } else {
            // Fast blink if system not ready
            HAL_GPIO_TogglePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin);
 800199a:	2120      	movs	r1, #32
 800199c:	480a      	ldr	r0, [pc, #40]	@ (80019c8 <send_periodic_status+0x98>)
 800199e:	f004 fb38 	bl	8006012 <HAL_GPIO_TogglePin>
        }
        last_blink_time = current_time;
 80019a2:	4a08      	ldr	r2, [pc, #32]	@ (80019c4 <send_periodic_status+0x94>)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6013      	str	r3, [r2, #0]
    }
}
 80019a8:	bf00      	nop
 80019aa:	3708      	adds	r7, #8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	2000147c 	.word	0x2000147c
 80019b4:	2000147b 	.word	0x2000147b
 80019b8:	2000147a 	.word	0x2000147a
 80019bc:	0800cf4c 	.word	0x0800cf4c
 80019c0:	0800cf8c 	.word	0x0800cf8c
 80019c4:	20001480 	.word	0x20001480
 80019c8:	40020400 	.word	0x40020400

080019cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019d0:	f003 fb56 	bl	8005080 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019d4:	f000 f8c4 	bl	8001b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019d8:	f000 fbbc 	bl	8002154 <MX_GPIO_Init>
  MX_ADC1_Init();
 80019dc:	f000 f928 	bl	8001c30 <MX_ADC1_Init>
  MX_SPI2_Init();
 80019e0:	f000 f978 	bl	8001cd4 <MX_SPI2_Init>
  MX_TIM1_Init();
 80019e4:	f000 f9ac 	bl	8001d40 <MX_TIM1_Init>
  MX_TIM2_Init();
 80019e8:	f000 fa4a 	bl	8001e80 <MX_TIM2_Init>
  MX_TIM4_Init();
 80019ec:	f000 fb34 	bl	8002058 <MX_TIM4_Init>
  MX_USART6_UART_Init();
 80019f0:	f000 fb86 	bl	8002100 <MX_USART6_UART_Init>
  MX_TIM3_Init();
 80019f4:	f000 fa98 	bl	8001f28 <MX_TIM3_Init>


  // main.c  after SystemClock_Config();


  dwt_delay_init(HAL_RCC_GetHCLKFreq());
 80019f8:	f004 ff62 	bl	80068c0 <HAL_RCC_GetHCLKFreq>
 80019fc:	4603      	mov	r3, r0
 80019fe:	4618      	mov	r0, r3
 8001a00:	f000 fd62 	bl	80024c8 <dwt_delay_init>


  /* USER CODE BEGIN 2 */
  // Initialize all hardware systems
  initialize_hardware_systems();
 8001a04:	f7ff ff2c 	bl	8001860 <initialize_hardware_systems>

  // Run system diagnostics
  //run_system_diagnostics();

  // Play startup sequence
  play_startup_tone();
 8001a08:	f7ff faba 	bl	8000f80 <play_startup_tone>
  led_sequence_startup();
 8001a0c:	f003 f8b0 	bl	8004b70 <led_sequence_startup>

  // Send startup message
  send_bluetooth_message("\r\n MICROMOUSE CONTROL READY \r\n");
 8001a10:	4845      	ldr	r0, [pc, #276]	@ (8001b28 <main+0x15c>)
 8001a12:	f7ff fb3b 	bl	800108c <send_bluetooth_message>
  send_bluetooth_message("LEFT button: Start exploration\r\n");
 8001a16:	4845      	ldr	r0, [pc, #276]	@ (8001b2c <main+0x160>)
 8001a18:	f7ff fb38 	bl	800108c <send_bluetooth_message>
  send_bluetooth_message("RIGHT button: Status/Emergency stop\r\n");
 8001a1c:	4844      	ldr	r0, [pc, #272]	@ (8001b30 <main+0x164>)
 8001a1e:	f7ff fb35 	bl	800108c <send_bluetooth_message>
  send_bluetooth_message("Waiting for user input...\r\n");
 8001a22:	4844      	ldr	r0, [pc, #272]	@ (8001b34 <main+0x168>)
 8001a24:	f7ff fb32 	bl	800108c <send_bluetooth_message>

    // Initial status
  last_status_time = HAL_GetTick();
 8001a28:	f003 fb90 	bl	800514c <HAL_GetTick>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	4a42      	ldr	r2, [pc, #264]	@ (8001b38 <main+0x16c>)
 8001a30:	6013      	str	r3, [r2, #0]
  last_blink_time = HAL_GetTick();
 8001a32:	f003 fb8b 	bl	800514c <HAL_GetTick>
 8001a36:	4603      	mov	r3, r0
 8001a38:	4a40      	ldr	r2, [pc, #256]	@ (8001b3c <main+0x170>)
 8001a3a:	6013      	str	r3, [r2, #0]
  //  run_wall_lateral_step_test(
  //      /*base_pwm=*/500,   /*delta_pwm=*/150,
  //      /*step_delay_ms=*/1000, /*step_duration_ms=*/2000,
  //      /*sample_ms=*/10,   /*total_ms=*/6000);

  turn_left();
 8001a3c:	f001 fd30 	bl	80034a0 <turn_left>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	// Handle button events
	if (button_pressed == 1) {
 8001a40:	4b3f      	ldr	r3, [pc, #252]	@ (8001b40 <main+0x174>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d133      	bne.n	8001ab2 <main+0xe6>
		button_pressed = 0;
 8001a4a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b40 <main+0x174>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	701a      	strb	r2, [r3, #0]

		if (!exploration_started && system_ready) {
 8001a50:	4b3c      	ldr	r3, [pc, #240]	@ (8001b44 <main+0x178>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	f083 0301 	eor.w	r3, r3, #1
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d012      	beq.n	8001a84 <main+0xb8>
 8001a5e:	4b3a      	ldr	r3, [pc, #232]	@ (8001b48 <main+0x17c>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d00e      	beq.n	8001a84 <main+0xb8>
			send_bluetooth_message("\r\n STARTING MAZE EXPLORATION! \r\n");
 8001a66:	4839      	ldr	r0, [pc, #228]	@ (8001b4c <main+0x180>)
 8001a68:	f7ff fb10 	bl	800108c <send_bluetooth_message>
			play_confirmation_tone();
 8001a6c:	f7ff faa4 	bl	8000fb8 <play_confirmation_tone>
			HAL_Delay(1000);
 8001a70:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a74:	f003 fb76 	bl	8005164 <HAL_Delay>

			exploration_started = true;
 8001a78:	4b32      	ldr	r3, [pc, #200]	@ (8001b44 <main+0x178>)
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	701a      	strb	r2, [r3, #0]
			run_maze_exploration_sequence();
 8001a7e:	f001 fb57 	bl	8003130 <run_maze_exploration_sequence>
 8001a82:	e016      	b.n	8001ab2 <main+0xe6>

		} else if (is_exploration_complete()) {
 8001a84:	f001 fbe8 	bl	8003258 <is_exploration_complete>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d005      	beq.n	8001a9a <main+0xce>
			send_bluetooth_message("\r\n EXPLORATION COMPLETE - Ready for speed run! \r\n");
 8001a8e:	4830      	ldr	r0, [pc, #192]	@ (8001b50 <main+0x184>)
 8001a90:	f7ff fafc 	bl	800108c <send_bluetooth_message>
			send_performance_metrics();
 8001a94:	f7ff fc32 	bl	80012fc <send_performance_metrics>
 8001a98:	e00b      	b.n	8001ab2 <main+0xe6>

		} else if (!system_ready) {
 8001a9a:	4b2b      	ldr	r3, [pc, #172]	@ (8001b48 <main+0x17c>)
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	f083 0301 	eor.w	r3, r3, #1
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d004      	beq.n	8001ab2 <main+0xe6>
			send_bluetooth_message(" System not ready - check diagnostics!\r\n");
 8001aa8:	482a      	ldr	r0, [pc, #168]	@ (8001b54 <main+0x188>)
 8001aaa:	f7ff faef 	bl	800108c <send_bluetooth_message>
			play_error_tone();
 8001aae:	f7ff fac1 	bl	8001034 <play_error_tone>
		}
	}

	if (button_pressed == 2) {
 8001ab2:	4b23      	ldr	r3, [pc, #140]	@ (8001b40 <main+0x174>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d128      	bne.n	8001b0e <main+0x142>
		button_pressed = 0;
 8001abc:	4b20      	ldr	r3, [pc, #128]	@ (8001b40 <main+0x174>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	701a      	strb	r2, [r3, #0]

		// Right button - emergency stop or reset
		if (exploration_started && !is_exploration_complete()) {
 8001ac2:	4b20      	ldr	r3, [pc, #128]	@ (8001b44 <main+0x178>)
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d012      	beq.n	8001af0 <main+0x124>
 8001aca:	f001 fbc5 	bl	8003258 <is_exploration_complete>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	f083 0301 	eor.w	r3, r3, #1
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d00a      	beq.n	8001af0 <main+0x124>
			send_bluetooth_message(" EMERGENCY STOP!\r\n");
 8001ada:	481f      	ldr	r0, [pc, #124]	@ (8001b58 <main+0x18c>)
 8001adc:	f7ff fad6 	bl	800108c <send_bluetooth_message>
			stop_motors();
 8001ae0:	f001 fd26 	bl	8003530 <stop_motors>
			play_error_tone();
 8001ae4:	f7ff faa6 	bl	8001034 <play_error_tone>
			exploration_started = false;
 8001ae8:	4b16      	ldr	r3, [pc, #88]	@ (8001b44 <main+0x178>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	701a      	strb	r2, [r3, #0]
 8001aee:	e00e      	b.n	8001b0e <main+0x142>
		} else {
			// Send detailed status
			send_bluetooth_message("\r\n DETAILED STATUS REPORT \r\n");
 8001af0:	481a      	ldr	r0, [pc, #104]	@ (8001b5c <main+0x190>)
 8001af2:	f7ff facb 	bl	800108c <send_bluetooth_message>
			send_maze_state();
 8001af6:	f7ff fb05 	bl	8001104 <send_maze_state>
			send_sensor_data();
 8001afa:	f7ff fba7 	bl	800124c <send_sensor_data>
			send_position_data();
 8001afe:	f7ff fbd3 	bl	80012a8 <send_position_data>
			if (exploration_started) {
 8001b02:	4b10      	ldr	r3, [pc, #64]	@ (8001b44 <main+0x178>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <main+0x142>
				send_performance_metrics();
 8001b0a:	f7ff fbf7 	bl	80012fc <send_performance_metrics>
			}
		}
	}

	// Send periodic status updates
	send_periodic_status();
 8001b0e:	f7ff ff0f 	bl	8001930 <send_periodic_status>

	// If exploration is running, let it continue
	if (exploration_started && !is_exploration_complete()) {
 8001b12:	4b0c      	ldr	r3, [pc, #48]	@ (8001b44 <main+0x178>)
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <main+0x152>
 8001b1a:	f001 fb9d 	bl	8003258 <is_exploration_complete>
		// The exploration runs in run_maze_exploration_sequence()
		// and handles its own loop until complete
	}

	// Small delay to prevent overwhelming the system
	HAL_Delay(50);
 8001b1e:	2032      	movs	r0, #50	@ 0x32
 8001b20:	f003 fb20 	bl	8005164 <HAL_Delay>
	if (button_pressed == 1) {
 8001b24:	e78c      	b.n	8001a40 <main+0x74>
 8001b26:	bf00      	nop
 8001b28:	0800cfb8 	.word	0x0800cfb8
 8001b2c:	0800cfe0 	.word	0x0800cfe0
 8001b30:	0800d004 	.word	0x0800d004
 8001b34:	0800d02c 	.word	0x0800d02c
 8001b38:	2000147c 	.word	0x2000147c
 8001b3c:	20001480 	.word	0x20001480
 8001b40:	20001478 	.word	0x20001478
 8001b44:	2000147b 	.word	0x2000147b
 8001b48:	2000147a 	.word	0x2000147a
 8001b4c:	0800d048 	.word	0x0800d048
 8001b50:	0800d074 	.word	0x0800d074
 8001b54:	0800d0b0 	.word	0x0800d0b0
 8001b58:	0800d0e0 	.word	0x0800d0e0
 8001b5c:	0800d0f8 	.word	0x0800d0f8

08001b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b094      	sub	sp, #80	@ 0x50
 8001b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b66:	f107 0320 	add.w	r3, r7, #32
 8001b6a:	2230      	movs	r2, #48	@ 0x30
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f008 fbc0 	bl	800a2f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b74:	f107 030c 	add.w	r3, r7, #12
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	609a      	str	r2, [r3, #8]
 8001b80:	60da      	str	r2, [r3, #12]
 8001b82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b84:	2300      	movs	r3, #0
 8001b86:	60bb      	str	r3, [r7, #8]
 8001b88:	4b27      	ldr	r3, [pc, #156]	@ (8001c28 <SystemClock_Config+0xc8>)
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8c:	4a26      	ldr	r2, [pc, #152]	@ (8001c28 <SystemClock_Config+0xc8>)
 8001b8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b92:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b94:	4b24      	ldr	r3, [pc, #144]	@ (8001c28 <SystemClock_Config+0xc8>)
 8001b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b9c:	60bb      	str	r3, [r7, #8]
 8001b9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	4b21      	ldr	r3, [pc, #132]	@ (8001c2c <SystemClock_Config+0xcc>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a20      	ldr	r2, [pc, #128]	@ (8001c2c <SystemClock_Config+0xcc>)
 8001baa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001bae:	6013      	str	r3, [r2, #0]
 8001bb0:	4b1e      	ldr	r3, [pc, #120]	@ (8001c2c <SystemClock_Config+0xcc>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001bb8:	607b      	str	r3, [r7, #4]
 8001bba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bc4:	2310      	movs	r3, #16
 8001bc6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001bd0:	2310      	movs	r3, #16
 8001bd2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001bd4:	23a8      	movs	r3, #168	@ 0xa8
 8001bd6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001bdc:	2304      	movs	r3, #4
 8001bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001be0:	f107 0320 	add.w	r3, r7, #32
 8001be4:	4618      	mov	r0, r3
 8001be6:	f004 fa47 	bl	8006078 <HAL_RCC_OscConfig>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001bf0:	f000 fbce 	bl	8002390 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bf4:	230f      	movs	r3, #15
 8001bf6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c04:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c06:	2300      	movs	r3, #0
 8001c08:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c0a:	f107 030c 	add.w	r3, r7, #12
 8001c0e:	2102      	movs	r1, #2
 8001c10:	4618      	mov	r0, r3
 8001c12:	f004 fca9 	bl	8006568 <HAL_RCC_ClockConfig>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001c1c:	f000 fbb8 	bl	8002390 <Error_Handler>
  }
}
 8001c20:	bf00      	nop
 8001c22:	3750      	adds	r7, #80	@ 0x50
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	40007000 	.word	0x40007000

08001c30 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c36:	463b      	mov	r3, r7
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	605a      	str	r2, [r3, #4]
 8001c3e:	609a      	str	r2, [r3, #8]
 8001c40:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001c42:	4b21      	ldr	r3, [pc, #132]	@ (8001cc8 <MX_ADC1_Init+0x98>)
 8001c44:	4a21      	ldr	r2, [pc, #132]	@ (8001ccc <MX_ADC1_Init+0x9c>)
 8001c46:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c48:	4b1f      	ldr	r3, [pc, #124]	@ (8001cc8 <MX_ADC1_Init+0x98>)
 8001c4a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001c4e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c50:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc8 <MX_ADC1_Init+0x98>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001c56:	4b1c      	ldr	r3, [pc, #112]	@ (8001cc8 <MX_ADC1_Init+0x98>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc8 <MX_ADC1_Init+0x98>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c62:	4b19      	ldr	r3, [pc, #100]	@ (8001cc8 <MX_ADC1_Init+0x98>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c6a:	4b17      	ldr	r3, [pc, #92]	@ (8001cc8 <MX_ADC1_Init+0x98>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c70:	4b15      	ldr	r3, [pc, #84]	@ (8001cc8 <MX_ADC1_Init+0x98>)
 8001c72:	4a17      	ldr	r2, [pc, #92]	@ (8001cd0 <MX_ADC1_Init+0xa0>)
 8001c74:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c76:	4b14      	ldr	r3, [pc, #80]	@ (8001cc8 <MX_ADC1_Init+0x98>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001c7c:	4b12      	ldr	r3, [pc, #72]	@ (8001cc8 <MX_ADC1_Init+0x98>)
 8001c7e:	2201      	movs	r2, #1
 8001c80:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c82:	4b11      	ldr	r3, [pc, #68]	@ (8001cc8 <MX_ADC1_Init+0x98>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc8 <MX_ADC1_Init+0x98>)
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c90:	480d      	ldr	r0, [pc, #52]	@ (8001cc8 <MX_ADC1_Init+0x98>)
 8001c92:	f003 fa8b 	bl	80051ac <HAL_ADC_Init>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001c9c:	f000 fb78 	bl	8002390 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001ca8:	2304      	movs	r3, #4
 8001caa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cac:	463b      	mov	r3, r7
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4805      	ldr	r0, [pc, #20]	@ (8001cc8 <MX_ADC1_Init+0x98>)
 8001cb2:	f003 fc3f 	bl	8005534 <HAL_ADC_ConfigChannel>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001cbc:	f000 fb68 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001cc0:	bf00      	nop
 8001cc2:	3710      	adds	r7, #16
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	20000228 	.word	0x20000228
 8001ccc:	40012000 	.word	0x40012000
 8001cd0:	0f000001 	.word	0x0f000001

08001cd4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001cd8:	4b17      	ldr	r3, [pc, #92]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001cda:	4a18      	ldr	r2, [pc, #96]	@ (8001d3c <MX_SPI2_Init+0x68>)
 8001cdc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001cde:	4b16      	ldr	r3, [pc, #88]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001ce0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ce4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001ce6:	4b14      	ldr	r3, [pc, #80]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cec:	4b12      	ldr	r3, [pc, #72]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cf2:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001cfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001d00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d04:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001d06:	4b0c      	ldr	r3, [pc, #48]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001d08:	2230      	movs	r2, #48	@ 0x30
 8001d0a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d12:	4b09      	ldr	r3, [pc, #36]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d18:	4b07      	ldr	r3, [pc, #28]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001d1e:	4b06      	ldr	r3, [pc, #24]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001d20:	220a      	movs	r2, #10
 8001d22:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001d24:	4804      	ldr	r0, [pc, #16]	@ (8001d38 <MX_SPI2_Init+0x64>)
 8001d26:	f004 fdff 	bl	8006928 <HAL_SPI_Init>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001d30:	f000 fb2e 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001d34:	bf00      	nop
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	20000270 	.word	0x20000270
 8001d3c:	40003800 	.word	0x40003800

08001d40 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b096      	sub	sp, #88	@ 0x58
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d46:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	605a      	str	r2, [r3, #4]
 8001d50:	609a      	str	r2, [r3, #8]
 8001d52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d54:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	605a      	str	r2, [r3, #4]
 8001d68:	609a      	str	r2, [r3, #8]
 8001d6a:	60da      	str	r2, [r3, #12]
 8001d6c:	611a      	str	r2, [r3, #16]
 8001d6e:	615a      	str	r2, [r3, #20]
 8001d70:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d72:	1d3b      	adds	r3, r7, #4
 8001d74:	2220      	movs	r2, #32
 8001d76:	2100      	movs	r1, #0
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f008 fabb 	bl	800a2f4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d7e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e78 <MX_TIM1_Init+0x138>)
 8001d80:	4a3e      	ldr	r2, [pc, #248]	@ (8001e7c <MX_TIM1_Init+0x13c>)
 8001d82:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20;
 8001d84:	4b3c      	ldr	r3, [pc, #240]	@ (8001e78 <MX_TIM1_Init+0x138>)
 8001d86:	2214      	movs	r2, #20
 8001d88:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d8a:	4b3b      	ldr	r3, [pc, #236]	@ (8001e78 <MX_TIM1_Init+0x138>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 8001d90:	4b39      	ldr	r3, [pc, #228]	@ (8001e78 <MX_TIM1_Init+0x138>)
 8001d92:	22c8      	movs	r2, #200	@ 0xc8
 8001d94:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d96:	4b38      	ldr	r3, [pc, #224]	@ (8001e78 <MX_TIM1_Init+0x138>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d9c:	4b36      	ldr	r3, [pc, #216]	@ (8001e78 <MX_TIM1_Init+0x138>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001da2:	4b35      	ldr	r3, [pc, #212]	@ (8001e78 <MX_TIM1_Init+0x138>)
 8001da4:	2280      	movs	r2, #128	@ 0x80
 8001da6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001da8:	4833      	ldr	r0, [pc, #204]	@ (8001e78 <MX_TIM1_Init+0x138>)
 8001daa:	f005 fb8f 	bl	80074cc <HAL_TIM_Base_Init>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001db4:	f000 faec 	bl	8002390 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001db8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dbc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001dbe:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	482c      	ldr	r0, [pc, #176]	@ (8001e78 <MX_TIM1_Init+0x138>)
 8001dc6:	f006 f823 	bl	8007e10 <HAL_TIM_ConfigClockSource>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001dd0:	f000 fade 	bl	8002390 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001dd4:	4828      	ldr	r0, [pc, #160]	@ (8001e78 <MX_TIM1_Init+0x138>)
 8001dd6:	f005 fbc8 	bl	800756a <HAL_TIM_PWM_Init>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001de0:	f000 fad6 	bl	8002390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001de4:	2300      	movs	r3, #0
 8001de6:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de8:	2300      	movs	r3, #0
 8001dea:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001dec:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001df0:	4619      	mov	r1, r3
 8001df2:	4821      	ldr	r0, [pc, #132]	@ (8001e78 <MX_TIM1_Init+0x138>)
 8001df4:	f006 fbd8 	bl	80085a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001dfe:	f000 fac7 	bl	8002390 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e02:	2360      	movs	r3, #96	@ 0x60
 8001e04:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 100;
 8001e06:	2364      	movs	r3, #100	@ 0x64
 8001e08:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e12:	2300      	movs	r3, #0
 8001e14:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e16:	2300      	movs	r3, #0
 8001e18:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e22:	2208      	movs	r2, #8
 8001e24:	4619      	mov	r1, r3
 8001e26:	4814      	ldr	r0, [pc, #80]	@ (8001e78 <MX_TIM1_Init+0x138>)
 8001e28:	f005 ff30 	bl	8007c8c <HAL_TIM_PWM_ConfigChannel>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001e32:	f000 faad 	bl	8002390 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e36:	2300      	movs	r3, #0
 8001e38:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e42:	2300      	movs	r3, #0
 8001e44:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e46:	2300      	movs	r3, #0
 8001e48:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e4a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e4e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e50:	2300      	movs	r3, #0
 8001e52:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e54:	1d3b      	adds	r3, r7, #4
 8001e56:	4619      	mov	r1, r3
 8001e58:	4807      	ldr	r0, [pc, #28]	@ (8001e78 <MX_TIM1_Init+0x138>)
 8001e5a:	f006 fc13 	bl	8008684 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001e64:	f000 fa94 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001e68:	4803      	ldr	r0, [pc, #12]	@ (8001e78 <MX_TIM1_Init+0x138>)
 8001e6a:	f002 fc63 	bl	8004734 <HAL_TIM_MspPostInit>

}
 8001e6e:	bf00      	nop
 8001e70:	3758      	adds	r7, #88	@ 0x58
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	200002c8 	.word	0x200002c8
 8001e7c:	40010000 	.word	0x40010000

08001e80 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b08c      	sub	sp, #48	@ 0x30
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e86:	f107 030c 	add.w	r3, r7, #12
 8001e8a:	2224      	movs	r2, #36	@ 0x24
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f008 fa30 	bl	800a2f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e9c:	4b21      	ldr	r3, [pc, #132]	@ (8001f24 <MX_TIM2_Init+0xa4>)
 8001e9e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ea2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001ea4:	4b1f      	ldr	r3, [pc, #124]	@ (8001f24 <MX_TIM2_Init+0xa4>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eaa:	4b1e      	ldr	r3, [pc, #120]	@ (8001f24 <MX_TIM2_Init+0xa4>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001eb0:	4b1c      	ldr	r3, [pc, #112]	@ (8001f24 <MX_TIM2_Init+0xa4>)
 8001eb2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001eb6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eb8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f24 <MX_TIM2_Init+0xa4>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ebe:	4b19      	ldr	r3, [pc, #100]	@ (8001f24 <MX_TIM2_Init+0xa4>)
 8001ec0:	2280      	movs	r2, #128	@ 0x80
 8001ec2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001edc:	2301      	movs	r3, #1
 8001ede:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001ee8:	f107 030c 	add.w	r3, r7, #12
 8001eec:	4619      	mov	r1, r3
 8001eee:	480d      	ldr	r0, [pc, #52]	@ (8001f24 <MX_TIM2_Init+0xa4>)
 8001ef0:	f005 fca8 	bl	8007844 <HAL_TIM_Encoder_Init>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001efa:	f000 fa49 	bl	8002390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001efe:	2300      	movs	r3, #0
 8001f00:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f02:	2300      	movs	r3, #0
 8001f04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f06:	1d3b      	adds	r3, r7, #4
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4806      	ldr	r0, [pc, #24]	@ (8001f24 <MX_TIM2_Init+0xa4>)
 8001f0c:	f006 fb4c 	bl	80085a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001f16:	f000 fa3b 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f1a:	bf00      	nop
 8001f1c:	3730      	adds	r7, #48	@ 0x30
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	20000310 	.word	0x20000310

08001f28 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b08e      	sub	sp, #56	@ 0x38
 8001f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f2e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f32:	2200      	movs	r2, #0
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	605a      	str	r2, [r3, #4]
 8001f38:	609a      	str	r2, [r3, #8]
 8001f3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f3c:	f107 0320 	add.w	r3, r7, #32
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f46:	1d3b      	adds	r3, r7, #4
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
 8001f54:	615a      	str	r2, [r3, #20]
 8001f56:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f58:	4b3d      	ldr	r3, [pc, #244]	@ (8002050 <MX_TIM3_Init+0x128>)
 8001f5a:	4a3e      	ldr	r2, [pc, #248]	@ (8002054 <MX_TIM3_Init+0x12c>)
 8001f5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 8001f5e:	4b3c      	ldr	r3, [pc, #240]	@ (8002050 <MX_TIM3_Init+0x128>)
 8001f60:	2204      	movs	r2, #4
 8001f62:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f64:	4b3a      	ldr	r3, [pc, #232]	@ (8002050 <MX_TIM3_Init+0x128>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 838;
 8001f6a:	4b39      	ldr	r3, [pc, #228]	@ (8002050 <MX_TIM3_Init+0x128>)
 8001f6c:	f240 3246 	movw	r2, #838	@ 0x346
 8001f70:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f72:	4b37      	ldr	r3, [pc, #220]	@ (8002050 <MX_TIM3_Init+0x128>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f78:	4b35      	ldr	r3, [pc, #212]	@ (8002050 <MX_TIM3_Init+0x128>)
 8001f7a:	2280      	movs	r2, #128	@ 0x80
 8001f7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f7e:	4834      	ldr	r0, [pc, #208]	@ (8002050 <MX_TIM3_Init+0x128>)
 8001f80:	f005 faa4 	bl	80074cc <HAL_TIM_Base_Init>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001f8a:	f000 fa01 	bl	8002390 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f92:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f94:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f98:	4619      	mov	r1, r3
 8001f9a:	482d      	ldr	r0, [pc, #180]	@ (8002050 <MX_TIM3_Init+0x128>)
 8001f9c:	f005 ff38 	bl	8007e10 <HAL_TIM_ConfigClockSource>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001fa6:	f000 f9f3 	bl	8002390 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001faa:	4829      	ldr	r0, [pc, #164]	@ (8002050 <MX_TIM3_Init+0x128>)
 8001fac:	f005 fadd 	bl	800756a <HAL_TIM_PWM_Init>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001fb6:	f000 f9eb 	bl	8002390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fc2:	f107 0320 	add.w	r3, r7, #32
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	4821      	ldr	r0, [pc, #132]	@ (8002050 <MX_TIM3_Init+0x128>)
 8001fca:	f006 faed 	bl	80085a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001fd4:	f000 f9dc 	bl	8002390 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fd8:	2360      	movs	r3, #96	@ 0x60
 8001fda:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fe8:	1d3b      	adds	r3, r7, #4
 8001fea:	2200      	movs	r2, #0
 8001fec:	4619      	mov	r1, r3
 8001fee:	4818      	ldr	r0, [pc, #96]	@ (8002050 <MX_TIM3_Init+0x128>)
 8001ff0:	f005 fe4c 	bl	8007c8c <HAL_TIM_PWM_ConfigChannel>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001ffa:	f000 f9c9 	bl	8002390 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ffe:	1d3b      	adds	r3, r7, #4
 8002000:	2204      	movs	r2, #4
 8002002:	4619      	mov	r1, r3
 8002004:	4812      	ldr	r0, [pc, #72]	@ (8002050 <MX_TIM3_Init+0x128>)
 8002006:	f005 fe41 	bl	8007c8c <HAL_TIM_PWM_ConfigChannel>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002010:	f000 f9be 	bl	8002390 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002014:	1d3b      	adds	r3, r7, #4
 8002016:	2208      	movs	r2, #8
 8002018:	4619      	mov	r1, r3
 800201a:	480d      	ldr	r0, [pc, #52]	@ (8002050 <MX_TIM3_Init+0x128>)
 800201c:	f005 fe36 	bl	8007c8c <HAL_TIM_PWM_ConfigChannel>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8002026:	f000 f9b3 	bl	8002390 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800202a:	1d3b      	adds	r3, r7, #4
 800202c:	220c      	movs	r2, #12
 800202e:	4619      	mov	r1, r3
 8002030:	4807      	ldr	r0, [pc, #28]	@ (8002050 <MX_TIM3_Init+0x128>)
 8002032:	f005 fe2b 	bl	8007c8c <HAL_TIM_PWM_ConfigChannel>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 800203c:	f000 f9a8 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002040:	4803      	ldr	r0, [pc, #12]	@ (8002050 <MX_TIM3_Init+0x128>)
 8002042:	f002 fb77 	bl	8004734 <HAL_TIM_MspPostInit>

}
 8002046:	bf00      	nop
 8002048:	3738      	adds	r7, #56	@ 0x38
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20000358 	.word	0x20000358
 8002054:	40000400 	.word	0x40000400

08002058 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b08c      	sub	sp, #48	@ 0x30
 800205c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800205e:	f107 030c 	add.w	r3, r7, #12
 8002062:	2224      	movs	r2, #36	@ 0x24
 8002064:	2100      	movs	r1, #0
 8002066:	4618      	mov	r0, r3
 8002068:	f008 f944 	bl	800a2f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800206c:	1d3b      	adds	r3, r7, #4
 800206e:	2200      	movs	r2, #0
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002074:	4b20      	ldr	r3, [pc, #128]	@ (80020f8 <MX_TIM4_Init+0xa0>)
 8002076:	4a21      	ldr	r2, [pc, #132]	@ (80020fc <MX_TIM4_Init+0xa4>)
 8002078:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800207a:	4b1f      	ldr	r3, [pc, #124]	@ (80020f8 <MX_TIM4_Init+0xa0>)
 800207c:	2200      	movs	r2, #0
 800207e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002080:	4b1d      	ldr	r3, [pc, #116]	@ (80020f8 <MX_TIM4_Init+0xa0>)
 8002082:	2200      	movs	r2, #0
 8002084:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002086:	4b1c      	ldr	r3, [pc, #112]	@ (80020f8 <MX_TIM4_Init+0xa0>)
 8002088:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800208c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800208e:	4b1a      	ldr	r3, [pc, #104]	@ (80020f8 <MX_TIM4_Init+0xa0>)
 8002090:	2200      	movs	r2, #0
 8002092:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002094:	4b18      	ldr	r3, [pc, #96]	@ (80020f8 <MX_TIM4_Init+0xa0>)
 8002096:	2280      	movs	r2, #128	@ 0x80
 8002098:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800209a:	2303      	movs	r3, #3
 800209c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800209e:	2300      	movs	r3, #0
 80020a0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020a2:	2301      	movs	r3, #1
 80020a4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020a6:	2300      	movs	r3, #0
 80020a8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80020aa:	2300      	movs	r3, #0
 80020ac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020ae:	2300      	movs	r3, #0
 80020b0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80020b2:	2301      	movs	r3, #1
 80020b4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80020b6:	2300      	movs	r3, #0
 80020b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80020ba:	2300      	movs	r3, #0
 80020bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80020be:	f107 030c 	add.w	r3, r7, #12
 80020c2:	4619      	mov	r1, r3
 80020c4:	480c      	ldr	r0, [pc, #48]	@ (80020f8 <MX_TIM4_Init+0xa0>)
 80020c6:	f005 fbbd 	bl	8007844 <HAL_TIM_Encoder_Init>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80020d0:	f000 f95e 	bl	8002390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020d4:	2300      	movs	r3, #0
 80020d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020d8:	2300      	movs	r3, #0
 80020da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80020dc:	1d3b      	adds	r3, r7, #4
 80020de:	4619      	mov	r1, r3
 80020e0:	4805      	ldr	r0, [pc, #20]	@ (80020f8 <MX_TIM4_Init+0xa0>)
 80020e2:	f006 fa61 	bl	80085a8 <HAL_TIMEx_MasterConfigSynchronization>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80020ec:	f000 f950 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80020f0:	bf00      	nop
 80020f2:	3730      	adds	r7, #48	@ 0x30
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	200003a0 	.word	0x200003a0
 80020fc:	40000800 	.word	0x40000800

08002100 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002104:	4b11      	ldr	r3, [pc, #68]	@ (800214c <MX_USART6_UART_Init+0x4c>)
 8002106:	4a12      	ldr	r2, [pc, #72]	@ (8002150 <MX_USART6_UART_Init+0x50>)
 8002108:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800210a:	4b10      	ldr	r3, [pc, #64]	@ (800214c <MX_USART6_UART_Init+0x4c>)
 800210c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002110:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002112:	4b0e      	ldr	r3, [pc, #56]	@ (800214c <MX_USART6_UART_Init+0x4c>)
 8002114:	2200      	movs	r2, #0
 8002116:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002118:	4b0c      	ldr	r3, [pc, #48]	@ (800214c <MX_USART6_UART_Init+0x4c>)
 800211a:	2200      	movs	r2, #0
 800211c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800211e:	4b0b      	ldr	r3, [pc, #44]	@ (800214c <MX_USART6_UART_Init+0x4c>)
 8002120:	2200      	movs	r2, #0
 8002122:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002124:	4b09      	ldr	r3, [pc, #36]	@ (800214c <MX_USART6_UART_Init+0x4c>)
 8002126:	220c      	movs	r2, #12
 8002128:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800212a:	4b08      	ldr	r3, [pc, #32]	@ (800214c <MX_USART6_UART_Init+0x4c>)
 800212c:	2200      	movs	r2, #0
 800212e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002130:	4b06      	ldr	r3, [pc, #24]	@ (800214c <MX_USART6_UART_Init+0x4c>)
 8002132:	2200      	movs	r2, #0
 8002134:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002136:	4805      	ldr	r0, [pc, #20]	@ (800214c <MX_USART6_UART_Init+0x4c>)
 8002138:	f006 fb0a 	bl	8008750 <HAL_UART_Init>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002142:	f000 f925 	bl	8002390 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	200003e8 	.word	0x200003e8
 8002150:	40011400 	.word	0x40011400

08002154 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b088      	sub	sp, #32
 8002158:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800215a:	f107 030c 	add.w	r3, r7, #12
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
 8002162:	605a      	str	r2, [r3, #4]
 8002164:	609a      	str	r2, [r3, #8]
 8002166:	60da      	str	r2, [r3, #12]
 8002168:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	60bb      	str	r3, [r7, #8]
 800216e:	4b4b      	ldr	r3, [pc, #300]	@ (800229c <MX_GPIO_Init+0x148>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002172:	4a4a      	ldr	r2, [pc, #296]	@ (800229c <MX_GPIO_Init+0x148>)
 8002174:	f043 0304 	orr.w	r3, r3, #4
 8002178:	6313      	str	r3, [r2, #48]	@ 0x30
 800217a:	4b48      	ldr	r3, [pc, #288]	@ (800229c <MX_GPIO_Init+0x148>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217e:	f003 0304 	and.w	r3, r3, #4
 8002182:	60bb      	str	r3, [r7, #8]
 8002184:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	607b      	str	r3, [r7, #4]
 800218a:	4b44      	ldr	r3, [pc, #272]	@ (800229c <MX_GPIO_Init+0x148>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218e:	4a43      	ldr	r2, [pc, #268]	@ (800229c <MX_GPIO_Init+0x148>)
 8002190:	f043 0301 	orr.w	r3, r3, #1
 8002194:	6313      	str	r3, [r2, #48]	@ 0x30
 8002196:	4b41      	ldr	r3, [pc, #260]	@ (800229c <MX_GPIO_Init+0x148>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	607b      	str	r3, [r7, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	603b      	str	r3, [r7, #0]
 80021a6:	4b3d      	ldr	r3, [pc, #244]	@ (800229c <MX_GPIO_Init+0x148>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021aa:	4a3c      	ldr	r2, [pc, #240]	@ (800229c <MX_GPIO_Init+0x148>)
 80021ac:	f043 0302 	orr.w	r3, r3, #2
 80021b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b2:	4b3a      	ldr	r3, [pc, #232]	@ (800229c <MX_GPIO_Init+0x148>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	603b      	str	r3, [r7, #0]
 80021bc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_STBY_GPIO_Port, MOTOR_STBY_Pin, GPIO_PIN_RESET);
 80021be:	2200      	movs	r2, #0
 80021c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80021c4:	4836      	ldr	r0, [pc, #216]	@ (80022a0 <MX_GPIO_Init+0x14c>)
 80021c6:	f003 ff0b 	bl	8005fe0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Chip_Select_Pin|LED_LEFT_Pin|LED_RIGHT_Pin|EMIT_SIDE_RIGHT_Pin
 80021ca:	2200      	movs	r2, #0
 80021cc:	f241 3130 	movw	r1, #4912	@ 0x1330
 80021d0:	4834      	ldr	r0, [pc, #208]	@ (80022a4 <MX_GPIO_Init+0x150>)
 80021d2:	f003 ff05 	bl	8005fe0 <HAL_GPIO_WritePin>
                          |EMIT_FRONT_LEFT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EMIT_FRONT_RIGHT_Pin|EMIT_SIDE_LEFT_Pin, GPIO_PIN_RESET);
 80021d6:	2200      	movs	r2, #0
 80021d8:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80021dc:	4832      	ldr	r0, [pc, #200]	@ (80022a8 <MX_GPIO_Init+0x154>)
 80021de:	f003 feff 	bl	8005fe0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MOTOR_STBY_Pin */
  GPIO_InitStruct.Pin = MOTOR_STBY_Pin;
 80021e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021e8:	2301      	movs	r3, #1
 80021ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	2300      	movs	r3, #0
 80021ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f0:	2300      	movs	r3, #0
 80021f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MOTOR_STBY_GPIO_Port, &GPIO_InitStruct);
 80021f4:	f107 030c 	add.w	r3, r7, #12
 80021f8:	4619      	mov	r1, r3
 80021fa:	4829      	ldr	r0, [pc, #164]	@ (80022a0 <MX_GPIO_Init+0x14c>)
 80021fc:	f003 fd6c 	bl	8005cd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LEFT_Pin */
  GPIO_InitStruct.Pin = BTN_LEFT_Pin;
 8002200:	2302      	movs	r3, #2
 8002202:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002204:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002208:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220a:	2300      	movs	r3, #0
 800220c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_LEFT_GPIO_Port, &GPIO_InitStruct);
 800220e:	f107 030c 	add.w	r3, r7, #12
 8002212:	4619      	mov	r1, r3
 8002214:	4824      	ldr	r0, [pc, #144]	@ (80022a8 <MX_GPIO_Init+0x154>)
 8002216:	f003 fd5f 	bl	8005cd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_RIGHT_Pin */
  GPIO_InitStruct.Pin = BTN_RIGHT_Pin;
 800221a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800221e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002220:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002224:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_RIGHT_GPIO_Port, &GPIO_InitStruct);
 800222a:	f107 030c 	add.w	r3, r7, #12
 800222e:	4619      	mov	r1, r3
 8002230:	481c      	ldr	r0, [pc, #112]	@ (80022a4 <MX_GPIO_Init+0x150>)
 8002232:	f003 fd51 	bl	8005cd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Chip_Select_Pin LED_LEFT_Pin LED_RIGHT_Pin EMIT_SIDE_RIGHT_Pin
                           EMIT_FRONT_LEFT_Pin */
  GPIO_InitStruct.Pin = Chip_Select_Pin|LED_LEFT_Pin|LED_RIGHT_Pin|EMIT_SIDE_RIGHT_Pin
 8002236:	f241 3330 	movw	r3, #4912	@ 0x1330
 800223a:	60fb      	str	r3, [r7, #12]
                          |EMIT_FRONT_LEFT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800223c:	2301      	movs	r3, #1
 800223e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002244:	2300      	movs	r3, #0
 8002246:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002248:	f107 030c 	add.w	r3, r7, #12
 800224c:	4619      	mov	r1, r3
 800224e:	4815      	ldr	r0, [pc, #84]	@ (80022a4 <MX_GPIO_Init+0x150>)
 8002250:	f003 fd42 	bl	8005cd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : EMIT_FRONT_RIGHT_Pin EMIT_SIDE_LEFT_Pin */
  GPIO_InitStruct.Pin = EMIT_FRONT_RIGHT_Pin|EMIT_SIDE_LEFT_Pin;
 8002254:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002258:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800225a:	2301      	movs	r3, #1
 800225c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002262:	2300      	movs	r3, #0
 8002264:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002266:	f107 030c 	add.w	r3, r7, #12
 800226a:	4619      	mov	r1, r3
 800226c:	480e      	ldr	r0, [pc, #56]	@ (80022a8 <MX_GPIO_Init+0x154>)
 800226e:	f003 fd33 	bl	8005cd8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8002272:	2200      	movs	r2, #0
 8002274:	2105      	movs	r1, #5
 8002276:	2007      	movs	r0, #7
 8002278:	f003 fc65 	bl	8005b46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800227c:	2007      	movs	r0, #7
 800227e:	f003 fc7e 	bl	8005b7e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002282:	2200      	movs	r2, #0
 8002284:	2105      	movs	r1, #5
 8002286:	2028      	movs	r0, #40	@ 0x28
 8002288:	f003 fc5d 	bl	8005b46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800228c:	2028      	movs	r0, #40	@ 0x28
 800228e:	f003 fc76 	bl	8005b7e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002292:	bf00      	nop
 8002294:	3720      	adds	r7, #32
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40023800 	.word	0x40023800
 80022a0:	40020800 	.word	0x40020800
 80022a4:	40020400 	.word	0x40020400
 80022a8:	40020000 	.word	0x40020000

080022ac <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	80fb      	strh	r3, [r7, #6]
    static uint32_t last_press = 0;
    uint32_t current_time = HAL_GetTick();
 80022b6:	f002 ff49 	bl	800514c <HAL_GetTick>
 80022ba:	60f8      	str	r0, [r7, #12]

    // Debounce - ignore presses within 200ms
    if ((current_time - last_press) > 200) {
 80022bc:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <HAL_GPIO_EXTI_Callback+0x58>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	2bc8      	cmp	r3, #200	@ 0xc8
 80022c6:	d919      	bls.n	80022fc <HAL_GPIO_EXTI_Callback+0x50>
        if (GPIO_Pin == BTN_LEFT_Pin) {
 80022c8:	88fb      	ldrh	r3, [r7, #6]
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d109      	bne.n	80022e2 <HAL_GPIO_EXTI_Callback+0x36>
            button_pressed = 1;
 80022ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002308 <HAL_GPIO_EXTI_Callback+0x5c>)
 80022d0:	2201      	movs	r2, #1
 80022d2:	701a      	strb	r2, [r3, #0]
            start_flag = 1;  // Allow system to start
 80022d4:	4b0d      	ldr	r3, [pc, #52]	@ (800230c <HAL_GPIO_EXTI_Callback+0x60>)
 80022d6:	2201      	movs	r2, #1
 80022d8:	701a      	strb	r2, [r3, #0]
            send_bluetooth_message("Left button pressed\r\n");
 80022da:	480d      	ldr	r0, [pc, #52]	@ (8002310 <HAL_GPIO_EXTI_Callback+0x64>)
 80022dc:	f7fe fed6 	bl	800108c <send_bluetooth_message>
 80022e0:	e009      	b.n	80022f6 <HAL_GPIO_EXTI_Callback+0x4a>
        } else if (GPIO_Pin == BTN_RIGHT_Pin) {
 80022e2:	88fb      	ldrh	r3, [r7, #6]
 80022e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022e8:	d105      	bne.n	80022f6 <HAL_GPIO_EXTI_Callback+0x4a>
            button_pressed = 2;
 80022ea:	4b07      	ldr	r3, [pc, #28]	@ (8002308 <HAL_GPIO_EXTI_Callback+0x5c>)
 80022ec:	2202      	movs	r2, #2
 80022ee:	701a      	strb	r2, [r3, #0]
            send_bluetooth_message("Right button pressed\r\n");
 80022f0:	4808      	ldr	r0, [pc, #32]	@ (8002314 <HAL_GPIO_EXTI_Callback+0x68>)
 80022f2:	f7fe fecb 	bl	800108c <send_bluetooth_message>
        }
        last_press = current_time;
 80022f6:	4a03      	ldr	r2, [pc, #12]	@ (8002304 <HAL_GPIO_EXTI_Callback+0x58>)
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6013      	str	r3, [r2, #0]
    }
}
 80022fc:	bf00      	nop
 80022fe:	3710      	adds	r7, #16
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	20001484 	.word	0x20001484
 8002308:	20001478 	.word	0x20001478
 800230c:	20001479 	.word	0x20001479
 8002310:	0800d120 	.word	0x0800d120
 8002314:	0800d138 	.word	0x0800d138

08002318 <verify_adc_gpio_configuration>:

// Add this function to main.c after MX_GPIO_Init()
void verify_adc_gpio_configuration(void) {
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231e:	1d3b      	adds	r3, r7, #4
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
 800232a:	611a      	str	r2, [r3, #16]

    // Ensure all ADC pins are in analog mode
    // PA0 (ADC_CHANNEL_0) - Battery
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800232c:	2301      	movs	r3, #1
 800232e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002330:	2303      	movs	r3, #3
 8002332:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002334:	2300      	movs	r3, #0
 8002336:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002338:	1d3b      	adds	r3, r7, #4
 800233a:	4619      	mov	r1, r3
 800233c:	4812      	ldr	r0, [pc, #72]	@ (8002388 <verify_adc_gpio_configuration+0x70>)
 800233e:	f003 fccb 	bl	8005cd8 <HAL_GPIO_Init>

    // PA2 (ADC_CHANNEL_2) - Front Right
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002342:	2304      	movs	r3, #4
 8002344:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002346:	1d3b      	adds	r3, r7, #4
 8002348:	4619      	mov	r1, r3
 800234a:	480f      	ldr	r0, [pc, #60]	@ (8002388 <verify_adc_gpio_configuration+0x70>)
 800234c:	f003 fcc4 	bl	8005cd8 <HAL_GPIO_Init>

    // PA3 (ADC_CHANNEL_3) - Side Right
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002350:	2308      	movs	r3, #8
 8002352:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002354:	1d3b      	adds	r3, r7, #4
 8002356:	4619      	mov	r1, r3
 8002358:	480b      	ldr	r0, [pc, #44]	@ (8002388 <verify_adc_gpio_configuration+0x70>)
 800235a:	f003 fcbd 	bl	8005cd8 <HAL_GPIO_Init>

    // PA4 (ADC_CHANNEL_4) - Side Left
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800235e:	2310      	movs	r3, #16
 8002360:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002362:	1d3b      	adds	r3, r7, #4
 8002364:	4619      	mov	r1, r3
 8002366:	4808      	ldr	r0, [pc, #32]	@ (8002388 <verify_adc_gpio_configuration+0x70>)
 8002368:	f003 fcb6 	bl	8005cd8 <HAL_GPIO_Init>

    // PA5 (ADC_CHANNEL_5) - Front Left
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800236c:	2320      	movs	r3, #32
 800236e:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002370:	1d3b      	adds	r3, r7, #4
 8002372:	4619      	mov	r1, r3
 8002374:	4804      	ldr	r0, [pc, #16]	@ (8002388 <verify_adc_gpio_configuration+0x70>)
 8002376:	f003 fcaf 	bl	8005cd8 <HAL_GPIO_Init>

    send_bluetooth_message(" ADC GPIO configuration verified\r\n");
 800237a:	4804      	ldr	r0, [pc, #16]	@ (800238c <verify_adc_gpio_configuration+0x74>)
 800237c:	f7fe fe86 	bl	800108c <send_bluetooth_message>
}
 8002380:	bf00      	nop
 8002382:	3718      	adds	r7, #24
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40020000 	.word	0x40020000
 800238c:	0800d150 	.word	0x0800d150

08002390 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002394:	b672      	cpsid	i
}
 8002396:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
      HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 8002398:	2110      	movs	r1, #16
 800239a:	4806      	ldr	r0, [pc, #24]	@ (80023b4 <Error_Handler+0x24>)
 800239c:	f003 fe39 	bl	8006012 <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin);
 80023a0:	2120      	movs	r1, #32
 80023a2:	4804      	ldr	r0, [pc, #16]	@ (80023b4 <Error_Handler+0x24>)
 80023a4:	f003 fe35 	bl	8006012 <HAL_GPIO_TogglePin>
      HAL_Delay(100);
 80023a8:	2064      	movs	r0, #100	@ 0x64
 80023aa:	f002 fedb 	bl	8005164 <HAL_Delay>
      HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 80023ae:	bf00      	nop
 80023b0:	e7f2      	b.n	8002398 <Error_Handler+0x8>
 80023b2:	bf00      	nop
 80023b4:	40020400 	.word	0x40020400

080023b8 <queue_init>:
} BFSQueue;

static BFSQueue bfs_queue;

/* Queue Operations */
static void queue_init(BFSQueue* q) {
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
    q->head = q->tail = 0;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f8c3 2884 	str.w	r2, [r3, #2180]	@ 0x884
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f8d3 2884 	ldr.w	r2, [r3, #2180]	@ 0x884
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f8c3 2880 	str.w	r2, [r3, #2176]	@ 0x880
}
 80023d4:	bf00      	nop
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <queue_empty>:

static int queue_empty(BFSQueue* q) {
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
    return q->head == q->tail;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f8d3 2880 	ldr.w	r2, [r3, #2176]	@ 0x880
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f8d3 3884 	ldr.w	r3, [r3, #2180]	@ 0x884
 80023f4:	429a      	cmp	r2, r3
 80023f6:	bf0c      	ite	eq
 80023f8:	2301      	moveq	r3, #1
 80023fa:	2300      	movne	r3, #0
 80023fc:	b2db      	uxtb	r3, r3
}
 80023fe:	4618      	mov	r0, r3
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <queue_push>:

static void queue_push(BFSQueue* q, Position pos) {
 800240a:	b480      	push	{r7}
 800240c:	b085      	sub	sp, #20
 800240e:	af00      	add	r7, sp, #0
 8002410:	60f8      	str	r0, [r7, #12]
 8002412:	1d3b      	adds	r3, r7, #4
 8002414:	e883 0006 	stmia.w	r3, {r1, r2}
    if (q->tail < QUEUE_MAX_SIZE) {
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f8d3 3884 	ldr.w	r3, [r3, #2180]	@ 0x884
 800241e:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8002422:	da0e      	bge.n	8002442 <queue_push+0x38>
        q->queue[q->tail++] = pos;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f8d3 3884 	ldr.w	r3, [r3, #2180]	@ 0x884
 800242a:	1c59      	adds	r1, r3, #1
 800242c:	68fa      	ldr	r2, [r7, #12]
 800242e:	f8c2 1884 	str.w	r1, [r2, #2180]	@ 0x884
 8002432:	68fa      	ldr	r2, [r7, #12]
 8002434:	00db      	lsls	r3, r3, #3
 8002436:	4413      	add	r3, r2
 8002438:	1d3a      	adds	r2, r7, #4
 800243a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800243e:	e883 0003 	stmia.w	r3, {r0, r1}
    }
}
 8002442:	bf00      	nop
 8002444:	3714      	adds	r7, #20
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <queue_pop>:

static Position queue_pop(BFSQueue* q) {
 800244e:	b490      	push	{r4, r7}
 8002450:	b082      	sub	sp, #8
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
 8002456:	6039      	str	r1, [r7, #0]
    return q->queue[q->head++];
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
 800245e:	1c59      	adds	r1, r3, #1
 8002460:	683a      	ldr	r2, [r7, #0]
 8002462:	f8c2 1880 	str.w	r1, [r2, #2176]	@ 0x880
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	460c      	mov	r4, r1
 800246c:	00db      	lsls	r3, r3, #3
 800246e:	4413      	add	r3, r2
 8002470:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002474:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	3708      	adds	r7, #8
 800247c:	46bd      	mov	sp, r7
 800247e:	bc90      	pop	{r4, r7}
 8002480:	4770      	bx	lr
	...

08002484 <dwt_delay_us>:
static uint32_t dwt_cycles_per_us;

void dwt_delay_us(uint32_t us) {
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 800248c:	4b0c      	ldr	r3, [pc, #48]	@ (80024c0 <dwt_delay_us+0x3c>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * dwt_cycles_per_us;
 8002492:	4b0c      	ldr	r3, [pc, #48]	@ (80024c4 <dwt_delay_us+0x40>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	fb02 f303 	mul.w	r3, r2, r3
 800249c:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < ticks) { __NOP(); }
 800249e:	e000      	b.n	80024a2 <dwt_delay_us+0x1e>
 80024a0:	bf00      	nop
 80024a2:	4b07      	ldr	r3, [pc, #28]	@ (80024c0 <dwt_delay_us+0x3c>)
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d8f7      	bhi.n	80024a0 <dwt_delay_us+0x1c>
}
 80024b0:	bf00      	nop
 80024b2:	bf00      	nop
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	e0001000 	.word	0xe0001000
 80024c4:	20001d28 	.word	0x20001d28

080024c8 <dwt_delay_init>:
void dwt_delay_init(uint32_t cpu_hz) {
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80024d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002504 <dwt_delay_init+0x3c>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	4a0b      	ldr	r2, [pc, #44]	@ (8002504 <dwt_delay_init+0x3c>)
 80024d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024da:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80024dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002508 <dwt_delay_init+0x40>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a09      	ldr	r2, [pc, #36]	@ (8002508 <dwt_delay_init+0x40>)
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	6013      	str	r3, [r2, #0]
    dwt_cycles_per_us = cpu_hz / 1000000U; // e.g., 84 for 84 MHz
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4a08      	ldr	r2, [pc, #32]	@ (800250c <dwt_delay_init+0x44>)
 80024ec:	fba2 2303 	umull	r2, r3, r2, r3
 80024f0:	0c9b      	lsrs	r3, r3, #18
 80024f2:	4a07      	ldr	r2, [pc, #28]	@ (8002510 <dwt_delay_init+0x48>)
 80024f4:	6013      	str	r3, [r2, #0]
}
 80024f6:	bf00      	nop
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	e000edf0 	.word	0xe000edf0
 8002508:	e0001000 	.word	0xe0001000
 800250c:	431bde83 	.word	0x431bde83
 8002510:	20001d28 	.word	0x20001d28

08002514 <initialize_maze_exploration>:


/**
 * @brief Initialize maze for exploration
 */
void initialize_maze_exploration(void) {
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af02      	add	r7, sp, #8
    send_bluetooth_message("\r\n=== INITIALIZING MAZE EXPLORATION ===\r\n");
 800251a:	485a      	ldr	r0, [pc, #360]	@ (8002684 <initialize_maze_exploration+0x170>)
 800251c:	f7fe fdb6 	bl	800108c <send_bluetooth_message>

    // Initialize maze structure
    for (int x = 0; x < MAZE_SIZE; x++) {
 8002520:	2300      	movs	r3, #0
 8002522:	60fb      	str	r3, [r7, #12]
 8002524:	e03e      	b.n	80025a4 <initialize_maze_exploration+0x90>
        for (int y = 0; y < MAZE_SIZE; y++) {
 8002526:	2300      	movs	r3, #0
 8002528:	60bb      	str	r3, [r7, #8]
 800252a:	e035      	b.n	8002598 <initialize_maze_exploration+0x84>
            maze[x][y].distance = MAX_DISTANCE;
 800252c:	4956      	ldr	r1, [pc, #344]	@ (8002688 <initialize_maze_exploration+0x174>)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	011a      	lsls	r2, r3, #4
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	4413      	add	r3, r2
 8002536:	011b      	lsls	r3, r3, #4
 8002538:	440b      	add	r3, r1
 800253a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800253e:	601a      	str	r2, [r3, #0]
            maze[x][y].visited = false;
 8002540:	4951      	ldr	r1, [pc, #324]	@ (8002688 <initialize_maze_exploration+0x174>)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	011a      	lsls	r2, r3, #4
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	4413      	add	r3, r2
 800254a:	011b      	lsls	r3, r3, #4
 800254c:	440b      	add	r3, r1
 800254e:	3304      	adds	r3, #4
 8002550:	2200      	movs	r2, #0
 8002552:	701a      	strb	r2, [r3, #0]
            maze[x][y].visit_count = 0;
 8002554:	494c      	ldr	r1, [pc, #304]	@ (8002688 <initialize_maze_exploration+0x174>)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	011a      	lsls	r2, r3, #4
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	4413      	add	r3, r2
 800255e:	011b      	lsls	r3, r3, #4
 8002560:	440b      	add	r3, r1
 8002562:	330c      	adds	r3, #12
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]

            // Initialize all walls as unknown (false)
            for (int dir = 0; dir < 4; dir++) {
 8002568:	2300      	movs	r3, #0
 800256a:	607b      	str	r3, [r7, #4]
 800256c:	e00e      	b.n	800258c <initialize_maze_exploration+0x78>
                maze[x][y].walls[dir] = false;
 800256e:	4946      	ldr	r1, [pc, #280]	@ (8002688 <initialize_maze_exploration+0x174>)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	011a      	lsls	r2, r3, #4
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	4413      	add	r3, r2
 8002578:	011b      	lsls	r3, r3, #4
 800257a:	18ca      	adds	r2, r1, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	4413      	add	r3, r2
 8002580:	3305      	adds	r3, #5
 8002582:	2200      	movs	r2, #0
 8002584:	701a      	strb	r2, [r3, #0]
            for (int dir = 0; dir < 4; dir++) {
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	3301      	adds	r3, #1
 800258a:	607b      	str	r3, [r7, #4]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b03      	cmp	r3, #3
 8002590:	dded      	ble.n	800256e <initialize_maze_exploration+0x5a>
        for (int y = 0; y < MAZE_SIZE; y++) {
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	3301      	adds	r3, #1
 8002596:	60bb      	str	r3, [r7, #8]
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	2b0f      	cmp	r3, #15
 800259c:	ddc6      	ble.n	800252c <initialize_maze_exploration+0x18>
    for (int x = 0; x < MAZE_SIZE; x++) {
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	3301      	adds	r3, #1
 80025a2:	60fb      	str	r3, [r7, #12]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2b0f      	cmp	r3, #15
 80025a8:	ddbd      	ble.n	8002526 <initialize_maze_exploration+0x12>
            }
        }
    }

    // Set boundary walls
    for (int i = 0; i < MAZE_SIZE; i++) {
 80025aa:	2300      	movs	r3, #0
 80025ac:	603b      	str	r3, [r7, #0]
 80025ae:	e01f      	b.n	80025f0 <initialize_maze_exploration+0xdc>
        maze[i][0].walls[SOUTH] = true;                    // Bottom boundary
 80025b0:	4a35      	ldr	r2, [pc, #212]	@ (8002688 <initialize_maze_exploration+0x174>)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	021b      	lsls	r3, r3, #8
 80025b6:	4413      	add	r3, r2
 80025b8:	3307      	adds	r3, #7
 80025ba:	2201      	movs	r2, #1
 80025bc:	701a      	strb	r2, [r3, #0]
        maze[i][MAZE_SIZE-1].walls[NORTH] = true;          // Top boundary
 80025be:	4a32      	ldr	r2, [pc, #200]	@ (8002688 <initialize_maze_exploration+0x174>)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	021b      	lsls	r3, r3, #8
 80025c4:	4413      	add	r3, r2
 80025c6:	33f5      	adds	r3, #245	@ 0xf5
 80025c8:	2201      	movs	r2, #1
 80025ca:	701a      	strb	r2, [r3, #0]
        maze[0][i].walls[WEST] = true;                     // Left boundary
 80025cc:	4a2e      	ldr	r2, [pc, #184]	@ (8002688 <initialize_maze_exploration+0x174>)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	011b      	lsls	r3, r3, #4
 80025d2:	4413      	add	r3, r2
 80025d4:	3308      	adds	r3, #8
 80025d6:	2201      	movs	r2, #1
 80025d8:	701a      	strb	r2, [r3, #0]
        maze[MAZE_SIZE-1][i].walls[EAST] = true;           // Right boundary
 80025da:	4a2b      	ldr	r2, [pc, #172]	@ (8002688 <initialize_maze_exploration+0x174>)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	011b      	lsls	r3, r3, #4
 80025e0:	4413      	add	r3, r2
 80025e2:	f603 7306 	addw	r3, r3, #3846	@ 0xf06
 80025e6:	2201      	movs	r2, #1
 80025e8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < MAZE_SIZE; i++) {
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	3301      	adds	r3, #1
 80025ee:	603b      	str	r3, [r7, #0]
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	2b0f      	cmp	r3, #15
 80025f4:	dddc      	ble.n	80025b0 <initialize_maze_exploration+0x9c>
    }

    // Set maze center coordinates
    maze_center_x1 = MAZE_SIZE / 2 - 1;
 80025f6:	4b25      	ldr	r3, [pc, #148]	@ (800268c <initialize_maze_exploration+0x178>)
 80025f8:	2207      	movs	r2, #7
 80025fa:	601a      	str	r2, [r3, #0]
    maze_center_y1 = MAZE_SIZE / 2 - 1;
 80025fc:	4b24      	ldr	r3, [pc, #144]	@ (8002690 <initialize_maze_exploration+0x17c>)
 80025fe:	2207      	movs	r2, #7
 8002600:	601a      	str	r2, [r3, #0]
    maze_center_x2 = MAZE_SIZE / 2;
 8002602:	4b24      	ldr	r3, [pc, #144]	@ (8002694 <initialize_maze_exploration+0x180>)
 8002604:	2208      	movs	r2, #8
 8002606:	601a      	str	r2, [r3, #0]
    maze_center_y2 = MAZE_SIZE / 2;
 8002608:	4b23      	ldr	r3, [pc, #140]	@ (8002698 <initialize_maze_exploration+0x184>)
 800260a:	2208      	movs	r2, #8
 800260c:	601a      	str	r2, [r3, #0]

    // Initialize robot state
    robot.x = 0;
 800260e:	4b23      	ldr	r3, [pc, #140]	@ (800269c <initialize_maze_exploration+0x188>)
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
    robot.y = 0;
 8002614:	4b21      	ldr	r3, [pc, #132]	@ (800269c <initialize_maze_exploration+0x188>)
 8002616:	2200      	movs	r2, #0
 8002618:	605a      	str	r2, [r3, #4]
    robot.direction = NORTH;
 800261a:	4b20      	ldr	r3, [pc, #128]	@ (800269c <initialize_maze_exploration+0x188>)
 800261c:	2200      	movs	r2, #0
 800261e:	609a      	str	r2, [r3, #8]
    robot.center_reached = false;
 8002620:	4b1e      	ldr	r3, [pc, #120]	@ (800269c <initialize_maze_exploration+0x188>)
 8002622:	2200      	movs	r2, #0
 8002624:	731a      	strb	r2, [r3, #12]
    robot.returned_to_start = false;
 8002626:	4b1d      	ldr	r3, [pc, #116]	@ (800269c <initialize_maze_exploration+0x188>)
 8002628:	2200      	movs	r2, #0
 800262a:	735a      	strb	r2, [r3, #13]
    robot.exploration_steps = 0;
 800262c:	4b1b      	ldr	r3, [pc, #108]	@ (800269c <initialize_maze_exploration+0x188>)
 800262e:	2200      	movs	r2, #0
 8002630:	611a      	str	r2, [r3, #16]

    // Mark starting position
    maze[0][0].visited = true;
 8002632:	4b15      	ldr	r3, [pc, #84]	@ (8002688 <initialize_maze_exploration+0x174>)
 8002634:	2201      	movs	r2, #1
 8002636:	711a      	strb	r2, [r3, #4]
    maze[0][0].visit_count = 1;
 8002638:	4b13      	ldr	r3, [pc, #76]	@ (8002688 <initialize_maze_exploration+0x174>)
 800263a:	2201      	movs	r2, #1
 800263c:	60da      	str	r2, [r3, #12]

    // Reset exploration flags
    exploration_completed = 0;
 800263e:	4b18      	ldr	r3, [pc, #96]	@ (80026a0 <initialize_maze_exploration+0x18c>)
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
    optimal_path_calculated = 0;
 8002644:	4b17      	ldr	r3, [pc, #92]	@ (80026a4 <initialize_maze_exploration+0x190>)
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]

    send_bluetooth_printf("Maze Size: %dx%d\r\n", MAZE_SIZE, MAZE_SIZE);
 800264a:	2210      	movs	r2, #16
 800264c:	2110      	movs	r1, #16
 800264e:	4816      	ldr	r0, [pc, #88]	@ (80026a8 <initialize_maze_exploration+0x194>)
 8002650:	f7fe fd32 	bl	80010b8 <send_bluetooth_printf>
    send_bluetooth_printf("Center: (%d,%d) to (%d,%d)\r\n",
 8002654:	4b0d      	ldr	r3, [pc, #52]	@ (800268c <initialize_maze_exploration+0x178>)
 8002656:	6819      	ldr	r1, [r3, #0]
 8002658:	4b0d      	ldr	r3, [pc, #52]	@ (8002690 <initialize_maze_exploration+0x17c>)
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	4b0d      	ldr	r3, [pc, #52]	@ (8002694 <initialize_maze_exploration+0x180>)
 800265e:	6818      	ldr	r0, [r3, #0]
 8002660:	4b0d      	ldr	r3, [pc, #52]	@ (8002698 <initialize_maze_exploration+0x184>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	9300      	str	r3, [sp, #0]
 8002666:	4603      	mov	r3, r0
 8002668:	4810      	ldr	r0, [pc, #64]	@ (80026ac <initialize_maze_exploration+0x198>)
 800266a:	f7fe fd25 	bl	80010b8 <send_bluetooth_printf>
                         maze_center_x1, maze_center_y1, maze_center_x2, maze_center_y2);
    send_bluetooth_message("Maze exploration initialized successfully!\r\n");
 800266e:	4810      	ldr	r0, [pc, #64]	@ (80026b0 <initialize_maze_exploration+0x19c>)
 8002670:	f7fe fd0c 	bl	800108c <send_bluetooth_message>
    send_bluetooth_message("==========================================\r\n");
 8002674:	480f      	ldr	r0, [pc, #60]	@ (80026b4 <initialize_maze_exploration+0x1a0>)
 8002676:	f7fe fd09 	bl	800108c <send_bluetooth_message>
}
 800267a:	bf00      	nop
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	0800d178 	.word	0x0800d178
 8002688:	20000430 	.word	0x20000430
 800268c:	20001488 	.word	0x20001488
 8002690:	2000148c 	.word	0x2000148c
 8002694:	20001490 	.word	0x20001490
 8002698:	20001494 	.word	0x20001494
 800269c:	20001430 	.word	0x20001430
 80026a0:	20001498 	.word	0x20001498
 80026a4:	2000149c 	.word	0x2000149c
 80026a8:	0800d1a4 	.word	0x0800d1a4
 80026ac:	0800d1b8 	.word	0x0800d1b8
 80026b0:	0800d1d8 	.word	0x0800d1d8
 80026b4:	0800d208 	.word	0x0800d208

080026b8 <flood_fill_algorithm>:

/**
 * @brief Flood fill algorithm implementation
 */
void flood_fill_algorithm(void) {
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b098      	sub	sp, #96	@ 0x60
 80026bc:	af00      	add	r7, sp, #0
    // Initialize all distances to MAX_DISTANCE
    for (int x = 0; x < MAZE_SIZE; x++) {
 80026be:	2300      	movs	r3, #0
 80026c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80026c2:	e015      	b.n	80026f0 <flood_fill_algorithm+0x38>
        for (int y = 0; y < MAZE_SIZE; y++) {
 80026c4:	2300      	movs	r3, #0
 80026c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80026c8:	e00c      	b.n	80026e4 <flood_fill_algorithm+0x2c>
            maze[x][y].distance = MAX_DISTANCE;
 80026ca:	4984      	ldr	r1, [pc, #528]	@ (80028dc <flood_fill_algorithm+0x224>)
 80026cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026ce:	011a      	lsls	r2, r3, #4
 80026d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026d2:	4413      	add	r3, r2
 80026d4:	011b      	lsls	r3, r3, #4
 80026d6:	440b      	add	r3, r1
 80026d8:	f242 720f 	movw	r2, #9999	@ 0x270f
 80026dc:	601a      	str	r2, [r3, #0]
        for (int y = 0; y < MAZE_SIZE; y++) {
 80026de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026e0:	3301      	adds	r3, #1
 80026e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80026e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026e6:	2b0f      	cmp	r3, #15
 80026e8:	ddef      	ble.n	80026ca <flood_fill_algorithm+0x12>
    for (int x = 0; x < MAZE_SIZE; x++) {
 80026ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026ec:	3301      	adds	r3, #1
 80026ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80026f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026f2:	2b0f      	cmp	r3, #15
 80026f4:	dde6      	ble.n	80026c4 <flood_fill_algorithm+0xc>
        }
    }

    // Initialize queue
    queue_init(&bfs_queue);
 80026f6:	487a      	ldr	r0, [pc, #488]	@ (80028e0 <flood_fill_algorithm+0x228>)
 80026f8:	f7ff fe5e 	bl	80023b8 <queue_init>

    // Set goal distances and add to queue
    if (!robot.center_reached) {
 80026fc:	4b79      	ldr	r3, [pc, #484]	@ (80028e4 <flood_fill_algorithm+0x22c>)
 80026fe:	7b1b      	ldrb	r3, [r3, #12]
 8002700:	f083 0301 	eor.w	r3, r3, #1
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d060      	beq.n	80027cc <flood_fill_algorithm+0x114>
        // Heading to center
        maze[maze_center_x1][maze_center_y1].distance = 0;
 800270a:	4b77      	ldr	r3, [pc, #476]	@ (80028e8 <flood_fill_algorithm+0x230>)
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	4b77      	ldr	r3, [pc, #476]	@ (80028ec <flood_fill_algorithm+0x234>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4972      	ldr	r1, [pc, #456]	@ (80028dc <flood_fill_algorithm+0x224>)
 8002714:	0112      	lsls	r2, r2, #4
 8002716:	4413      	add	r3, r2
 8002718:	011b      	lsls	r3, r3, #4
 800271a:	440b      	add	r3, r1
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
        maze[maze_center_x2][maze_center_y1].distance = 0;
 8002720:	4b73      	ldr	r3, [pc, #460]	@ (80028f0 <flood_fill_algorithm+0x238>)
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	4b71      	ldr	r3, [pc, #452]	@ (80028ec <flood_fill_algorithm+0x234>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	496c      	ldr	r1, [pc, #432]	@ (80028dc <flood_fill_algorithm+0x224>)
 800272a:	0112      	lsls	r2, r2, #4
 800272c:	4413      	add	r3, r2
 800272e:	011b      	lsls	r3, r3, #4
 8002730:	440b      	add	r3, r1
 8002732:	2200      	movs	r2, #0
 8002734:	601a      	str	r2, [r3, #0]
        maze[maze_center_x1][maze_center_y2].distance = 0;
 8002736:	4b6c      	ldr	r3, [pc, #432]	@ (80028e8 <flood_fill_algorithm+0x230>)
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	4b6e      	ldr	r3, [pc, #440]	@ (80028f4 <flood_fill_algorithm+0x23c>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4967      	ldr	r1, [pc, #412]	@ (80028dc <flood_fill_algorithm+0x224>)
 8002740:	0112      	lsls	r2, r2, #4
 8002742:	4413      	add	r3, r2
 8002744:	011b      	lsls	r3, r3, #4
 8002746:	440b      	add	r3, r1
 8002748:	2200      	movs	r2, #0
 800274a:	601a      	str	r2, [r3, #0]
        maze[maze_center_x2][maze_center_y2].distance = 0;
 800274c:	4b68      	ldr	r3, [pc, #416]	@ (80028f0 <flood_fill_algorithm+0x238>)
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	4b68      	ldr	r3, [pc, #416]	@ (80028f4 <flood_fill_algorithm+0x23c>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4961      	ldr	r1, [pc, #388]	@ (80028dc <flood_fill_algorithm+0x224>)
 8002756:	0112      	lsls	r2, r2, #4
 8002758:	4413      	add	r3, r2
 800275a:	011b      	lsls	r3, r3, #4
 800275c:	440b      	add	r3, r1
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]

        queue_push(&bfs_queue, (Position){maze_center_x1, maze_center_y1});
 8002762:	4b61      	ldr	r3, [pc, #388]	@ (80028e8 <flood_fill_algorithm+0x230>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	637b      	str	r3, [r7, #52]	@ 0x34
 8002768:	4b60      	ldr	r3, [pc, #384]	@ (80028ec <flood_fill_algorithm+0x234>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800276e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002772:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002776:	485a      	ldr	r0, [pc, #360]	@ (80028e0 <flood_fill_algorithm+0x228>)
 8002778:	f7ff fe47 	bl	800240a <queue_push>
        queue_push(&bfs_queue, (Position){maze_center_x2, maze_center_y1});
 800277c:	4b5c      	ldr	r3, [pc, #368]	@ (80028f0 <flood_fill_algorithm+0x238>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002782:	4b5a      	ldr	r3, [pc, #360]	@ (80028ec <flood_fill_algorithm+0x234>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	633b      	str	r3, [r7, #48]	@ 0x30
 8002788:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800278c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002790:	4853      	ldr	r0, [pc, #332]	@ (80028e0 <flood_fill_algorithm+0x228>)
 8002792:	f7ff fe3a 	bl	800240a <queue_push>
        queue_push(&bfs_queue, (Position){maze_center_x1, maze_center_y2});
 8002796:	4b54      	ldr	r3, [pc, #336]	@ (80028e8 <flood_fill_algorithm+0x230>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	627b      	str	r3, [r7, #36]	@ 0x24
 800279c:	4b55      	ldr	r3, [pc, #340]	@ (80028f4 <flood_fill_algorithm+0x23c>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027a6:	e893 0006 	ldmia.w	r3, {r1, r2}
 80027aa:	484d      	ldr	r0, [pc, #308]	@ (80028e0 <flood_fill_algorithm+0x228>)
 80027ac:	f7ff fe2d 	bl	800240a <queue_push>
        queue_push(&bfs_queue, (Position){maze_center_x2, maze_center_y2});
 80027b0:	4b4f      	ldr	r3, [pc, #316]	@ (80028f0 <flood_fill_algorithm+0x238>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	61fb      	str	r3, [r7, #28]
 80027b6:	4b4f      	ldr	r3, [pc, #316]	@ (80028f4 <flood_fill_algorithm+0x23c>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	623b      	str	r3, [r7, #32]
 80027bc:	f107 031c 	add.w	r3, r7, #28
 80027c0:	e893 0006 	ldmia.w	r3, {r1, r2}
 80027c4:	4846      	ldr	r0, [pc, #280]	@ (80028e0 <flood_fill_algorithm+0x228>)
 80027c6:	f7ff fe20 	bl	800240a <queue_push>
 80027ca:	e00d      	b.n	80027e8 <flood_fill_algorithm+0x130>
    } else {
        // Returning to start
        maze[0][0].distance = 0;
 80027cc:	4b43      	ldr	r3, [pc, #268]	@ (80028dc <flood_fill_algorithm+0x224>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	601a      	str	r2, [r3, #0]
        queue_push(&bfs_queue, (Position){0, 0});
 80027d2:	2300      	movs	r3, #0
 80027d4:	617b      	str	r3, [r7, #20]
 80027d6:	2300      	movs	r3, #0
 80027d8:	61bb      	str	r3, [r7, #24]
 80027da:	f107 0314 	add.w	r3, r7, #20
 80027de:	e893 0006 	ldmia.w	r3, {r1, r2}
 80027e2:	483f      	ldr	r0, [pc, #252]	@ (80028e0 <flood_fill_algorithm+0x228>)
 80027e4:	f7ff fe11 	bl	800240a <queue_push>
    }

    // Flood fill propagation
    int updates = 0;
 80027e8:	2300      	movs	r3, #0
 80027ea:	657b      	str	r3, [r7, #84]	@ 0x54
    while (!queue_empty(&bfs_queue)) {
 80027ec:	e068      	b.n	80028c0 <flood_fill_algorithm+0x208>
        Position current = queue_pop(&bfs_queue);
 80027ee:	f107 030c 	add.w	r3, r7, #12
 80027f2:	493b      	ldr	r1, [pc, #236]	@ (80028e0 <flood_fill_algorithm+0x228>)
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff fe2a 	bl	800244e <queue_pop>
        int x = current.x;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
        int y = current.y;
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	64bb      	str	r3, [r7, #72]	@ 0x48

        // Check all four directions
        for (int dir = 0; dir < 4; dir++) {
 8002802:	2300      	movs	r3, #0
 8002804:	653b      	str	r3, [r7, #80]	@ 0x50
 8002806:	e058      	b.n	80028ba <flood_fill_algorithm+0x202>
            if (maze[x][y].walls[dir]) continue; // Wall blocks this direction
 8002808:	4934      	ldr	r1, [pc, #208]	@ (80028dc <flood_fill_algorithm+0x224>)
 800280a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800280c:	011a      	lsls	r2, r3, #4
 800280e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002810:	4413      	add	r3, r2
 8002812:	011b      	lsls	r3, r3, #4
 8002814:	18ca      	adds	r2, r1, r3
 8002816:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002818:	4413      	add	r3, r2
 800281a:	3305      	adds	r3, #5
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d145      	bne.n	80028ae <flood_fill_algorithm+0x1f6>

            int nx = x + dx[dir];
 8002822:	4a35      	ldr	r2, [pc, #212]	@ (80028f8 <flood_fill_algorithm+0x240>)
 8002824:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800282a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800282c:	4413      	add	r3, r2
 800282e:	647b      	str	r3, [r7, #68]	@ 0x44
            int ny = y + dy[dir];
 8002830:	4a32      	ldr	r2, [pc, #200]	@ (80028fc <flood_fill_algorithm+0x244>)
 8002832:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002838:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800283a:	4413      	add	r3, r2
 800283c:	643b      	str	r3, [r7, #64]	@ 0x40

            // Check bounds
            if (nx < 0 || nx >= MAZE_SIZE || ny < 0 || ny >= MAZE_SIZE) continue;
 800283e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002840:	2b00      	cmp	r3, #0
 8002842:	db36      	blt.n	80028b2 <flood_fill_algorithm+0x1fa>
 8002844:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002846:	2b0f      	cmp	r3, #15
 8002848:	dc33      	bgt.n	80028b2 <flood_fill_algorithm+0x1fa>
 800284a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800284c:	2b00      	cmp	r3, #0
 800284e:	db30      	blt.n	80028b2 <flood_fill_algorithm+0x1fa>
 8002850:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002852:	2b0f      	cmp	r3, #15
 8002854:	dc2d      	bgt.n	80028b2 <flood_fill_algorithm+0x1fa>

            int new_distance = maze[x][y].distance + 1;
 8002856:	4921      	ldr	r1, [pc, #132]	@ (80028dc <flood_fill_algorithm+0x224>)
 8002858:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800285a:	011a      	lsls	r2, r3, #4
 800285c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800285e:	4413      	add	r3, r2
 8002860:	011b      	lsls	r3, r3, #4
 8002862:	440b      	add	r3, r1
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	3301      	adds	r3, #1
 8002868:	63fb      	str	r3, [r7, #60]	@ 0x3c
            if (new_distance < maze[nx][ny].distance) {
 800286a:	491c      	ldr	r1, [pc, #112]	@ (80028dc <flood_fill_algorithm+0x224>)
 800286c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800286e:	011a      	lsls	r2, r3, #4
 8002870:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002872:	4413      	add	r3, r2
 8002874:	011b      	lsls	r3, r3, #4
 8002876:	440b      	add	r3, r1
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800287c:	429a      	cmp	r2, r3
 800287e:	da19      	bge.n	80028b4 <flood_fill_algorithm+0x1fc>
                maze[nx][ny].distance = new_distance;
 8002880:	4916      	ldr	r1, [pc, #88]	@ (80028dc <flood_fill_algorithm+0x224>)
 8002882:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002884:	011a      	lsls	r2, r3, #4
 8002886:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002888:	4413      	add	r3, r2
 800288a:	011b      	lsls	r3, r3, #4
 800288c:	440b      	add	r3, r1
 800288e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002890:	601a      	str	r2, [r3, #0]
                queue_push(&bfs_queue, (Position){nx, ny});
 8002892:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002894:	607b      	str	r3, [r7, #4]
 8002896:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002898:	60bb      	str	r3, [r7, #8]
 800289a:	1d3b      	adds	r3, r7, #4
 800289c:	e893 0006 	ldmia.w	r3, {r1, r2}
 80028a0:	480f      	ldr	r0, [pc, #60]	@ (80028e0 <flood_fill_algorithm+0x228>)
 80028a2:	f7ff fdb2 	bl	800240a <queue_push>
                updates++;
 80028a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028a8:	3301      	adds	r3, #1
 80028aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80028ac:	e002      	b.n	80028b4 <flood_fill_algorithm+0x1fc>
            if (maze[x][y].walls[dir]) continue; // Wall blocks this direction
 80028ae:	bf00      	nop
 80028b0:	e000      	b.n	80028b4 <flood_fill_algorithm+0x1fc>
            if (nx < 0 || nx >= MAZE_SIZE || ny < 0 || ny >= MAZE_SIZE) continue;
 80028b2:	bf00      	nop
        for (int dir = 0; dir < 4; dir++) {
 80028b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028b6:	3301      	adds	r3, #1
 80028b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80028ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028bc:	2b03      	cmp	r3, #3
 80028be:	dda3      	ble.n	8002808 <flood_fill_algorithm+0x150>
    while (!queue_empty(&bfs_queue)) {
 80028c0:	4807      	ldr	r0, [pc, #28]	@ (80028e0 <flood_fill_algorithm+0x228>)
 80028c2:	f7ff fd8d 	bl	80023e0 <queue_empty>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d090      	beq.n	80027ee <flood_fill_algorithm+0x136>
            }
        }
    }

    send_bluetooth_printf("Flood fill complete: %d updates\r\n", updates);
 80028cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80028ce:	480c      	ldr	r0, [pc, #48]	@ (8002900 <flood_fill_algorithm+0x248>)
 80028d0:	f7fe fbf2 	bl	80010b8 <send_bluetooth_printf>
}
 80028d4:	bf00      	nop
 80028d6:	3760      	adds	r7, #96	@ 0x60
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	20000430 	.word	0x20000430
 80028e0:	200014a0 	.word	0x200014a0
 80028e4:	20001430 	.word	0x20001430
 80028e8:	20001488 	.word	0x20001488
 80028ec:	2000148c 	.word	0x2000148c
 80028f0:	20001490 	.word	0x20001490
 80028f4:	20001494 	.word	0x20001494
 80028f8:	0800e258 	.word	0x0800e258
 80028fc:	0800e268 	.word	0x0800e268
 8002900:	0800d238 	.word	0x0800d238

08002904 <get_best_direction>:

/**
 * @brief Get best direction to move based on flood fill values
 */
int get_best_direction(void) {
 8002904:	b480      	push	{r7}
 8002906:	b093      	sub	sp, #76	@ 0x4c
 8002908:	af00      	add	r7, sp, #0
    int best_dir = robot.direction;
 800290a:	4b89      	ldr	r3, [pc, #548]	@ (8002b30 <get_best_direction+0x22c>)
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	647b      	str	r3, [r7, #68]	@ 0x44
    int min_distance = MAX_DISTANCE;
 8002910:	f242 730f 	movw	r3, #9999	@ 0x270f
 8002914:	643b      	str	r3, [r7, #64]	@ 0x40
    int min_visits = 999;
 8002916:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800291a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    bool found_unvisited = false;
 800291c:	2300      	movs	r3, #0
 800291e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    // Direction priority: forward, right, left, backward
    int priority[4];
    priority[0] = robot.direction;                    // Forward
 8002922:	4b83      	ldr	r3, [pc, #524]	@ (8002b30 <get_best_direction+0x22c>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	603b      	str	r3, [r7, #0]
    priority[1] = (robot.direction + 1) % 4;         // Right
 8002928:	4b81      	ldr	r3, [pc, #516]	@ (8002b30 <get_best_direction+0x22c>)
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	3301      	adds	r3, #1
 800292e:	425a      	negs	r2, r3
 8002930:	f003 0303 	and.w	r3, r3, #3
 8002934:	f002 0203 	and.w	r2, r2, #3
 8002938:	bf58      	it	pl
 800293a:	4253      	negpl	r3, r2
 800293c:	607b      	str	r3, [r7, #4]
    priority[2] = (robot.direction + 3) % 4;         // Left
 800293e:	4b7c      	ldr	r3, [pc, #496]	@ (8002b30 <get_best_direction+0x22c>)
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	3303      	adds	r3, #3
 8002944:	425a      	negs	r2, r3
 8002946:	f003 0303 	and.w	r3, r3, #3
 800294a:	f002 0203 	and.w	r2, r2, #3
 800294e:	bf58      	it	pl
 8002950:	4253      	negpl	r3, r2
 8002952:	60bb      	str	r3, [r7, #8]
    priority[3] = (robot.direction + 2) % 4;         // Backward
 8002954:	4b76      	ldr	r3, [pc, #472]	@ (8002b30 <get_best_direction+0x22c>)
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	3302      	adds	r3, #2
 800295a:	425a      	negs	r2, r3
 800295c:	f003 0303 	and.w	r3, r3, #3
 8002960:	f002 0203 	and.w	r2, r2, #3
 8002964:	bf58      	it	pl
 8002966:	4253      	negpl	r3, r2
 8002968:	60fb      	str	r3, [r7, #12]

    // First pass: prioritize unvisited cells
    for (int p = 0; p < 4; p++) {
 800296a:	2300      	movs	r3, #0
 800296c:	637b      	str	r3, [r7, #52]	@ 0x34
 800296e:	e05c      	b.n	8002a2a <get_best_direction+0x126>
        int dir = priority[p];
 8002970:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	3348      	adds	r3, #72	@ 0x48
 8002976:	443b      	add	r3, r7
 8002978:	f853 3c48 	ldr.w	r3, [r3, #-72]
 800297c:	61bb      	str	r3, [r7, #24]

        // Check if there's a wall in this direction
        if (maze[robot.x][robot.y].walls[dir]) continue;
 800297e:	4b6c      	ldr	r3, [pc, #432]	@ (8002b30 <get_best_direction+0x22c>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	4b6b      	ldr	r3, [pc, #428]	@ (8002b30 <get_best_direction+0x22c>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	496b      	ldr	r1, [pc, #428]	@ (8002b34 <get_best_direction+0x230>)
 8002988:	0112      	lsls	r2, r2, #4
 800298a:	4413      	add	r3, r2
 800298c:	011b      	lsls	r3, r3, #4
 800298e:	18ca      	adds	r2, r1, r3
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	4413      	add	r3, r2
 8002994:	3305      	adds	r3, #5
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d140      	bne.n	8002a1e <get_best_direction+0x11a>

        int nx = robot.x + dx[dir];
 800299c:	4b64      	ldr	r3, [pc, #400]	@ (8002b30 <get_best_direction+0x22c>)
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	4965      	ldr	r1, [pc, #404]	@ (8002b38 <get_best_direction+0x234>)
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80029a8:	4413      	add	r3, r2
 80029aa:	617b      	str	r3, [r7, #20]
        int ny = robot.y + dy[dir];
 80029ac:	4b60      	ldr	r3, [pc, #384]	@ (8002b30 <get_best_direction+0x22c>)
 80029ae:	685a      	ldr	r2, [r3, #4]
 80029b0:	4962      	ldr	r1, [pc, #392]	@ (8002b3c <get_best_direction+0x238>)
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80029b8:	4413      	add	r3, r2
 80029ba:	613b      	str	r3, [r7, #16]

        // Check bounds
        if (nx < 0 || nx >= MAZE_SIZE || ny < 0 || ny >= MAZE_SIZE) continue;
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	db2f      	blt.n	8002a22 <get_best_direction+0x11e>
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	2b0f      	cmp	r3, #15
 80029c6:	dc2c      	bgt.n	8002a22 <get_best_direction+0x11e>
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	db29      	blt.n	8002a22 <get_best_direction+0x11e>
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	2b0f      	cmp	r3, #15
 80029d2:	dc26      	bgt.n	8002a22 <get_best_direction+0x11e>

        // Prioritize unvisited cells
        if (maze[nx][ny].visit_count == 0) {
 80029d4:	4957      	ldr	r1, [pc, #348]	@ (8002b34 <get_best_direction+0x230>)
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	011a      	lsls	r2, r3, #4
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	4413      	add	r3, r2
 80029de:	011b      	lsls	r3, r3, #4
 80029e0:	440b      	add	r3, r1
 80029e2:	330c      	adds	r3, #12
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d11c      	bne.n	8002a24 <get_best_direction+0x120>
            found_unvisited = true;
 80029ea:	2301      	movs	r3, #1
 80029ec:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            if (maze[nx][ny].distance < min_distance) {
 80029f0:	4950      	ldr	r1, [pc, #320]	@ (8002b34 <get_best_direction+0x230>)
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	011a      	lsls	r2, r3, #4
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	4413      	add	r3, r2
 80029fa:	011b      	lsls	r3, r3, #4
 80029fc:	440b      	add	r3, r1
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002a02:	429a      	cmp	r2, r3
 8002a04:	dd0e      	ble.n	8002a24 <get_best_direction+0x120>
                min_distance = maze[nx][ny].distance;
 8002a06:	494b      	ldr	r1, [pc, #300]	@ (8002b34 <get_best_direction+0x230>)
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	011a      	lsls	r2, r3, #4
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	4413      	add	r3, r2
 8002a10:	011b      	lsls	r3, r3, #4
 8002a12:	440b      	add	r3, r1
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	643b      	str	r3, [r7, #64]	@ 0x40
                best_dir = dir;
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a1c:	e002      	b.n	8002a24 <get_best_direction+0x120>
        if (maze[robot.x][robot.y].walls[dir]) continue;
 8002a1e:	bf00      	nop
 8002a20:	e000      	b.n	8002a24 <get_best_direction+0x120>
        if (nx < 0 || nx >= MAZE_SIZE || ny < 0 || ny >= MAZE_SIZE) continue;
 8002a22:	bf00      	nop
    for (int p = 0; p < 4; p++) {
 8002a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a26:	3301      	adds	r3, #1
 8002a28:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a2c:	2b03      	cmp	r3, #3
 8002a2e:	dd9f      	ble.n	8002970 <get_best_direction+0x6c>
            }
        }
    }

    // Second pass: if no unvisited cells, choose based on distance and visit count
    if (!found_unvisited) {
 8002a30:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002a34:	f083 0301 	eor.w	r3, r3, #1
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d070      	beq.n	8002b20 <get_best_direction+0x21c>
        for (int p = 0; p < 4; p++) {
 8002a3e:	2300      	movs	r3, #0
 8002a40:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a42:	e06a      	b.n	8002b1a <get_best_direction+0x216>
            int dir = priority[p];
 8002a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	3348      	adds	r3, #72	@ 0x48
 8002a4a:	443b      	add	r3, r7
 8002a4c:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8002a50:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (maze[robot.x][robot.y].walls[dir]) continue;
 8002a52:	4b37      	ldr	r3, [pc, #220]	@ (8002b30 <get_best_direction+0x22c>)
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	4b36      	ldr	r3, [pc, #216]	@ (8002b30 <get_best_direction+0x22c>)
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	4936      	ldr	r1, [pc, #216]	@ (8002b34 <get_best_direction+0x230>)
 8002a5c:	0112      	lsls	r2, r2, #4
 8002a5e:	4413      	add	r3, r2
 8002a60:	011b      	lsls	r3, r3, #4
 8002a62:	18ca      	adds	r2, r1, r3
 8002a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a66:	4413      	add	r3, r2
 8002a68:	3305      	adds	r3, #5
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d14e      	bne.n	8002b0e <get_best_direction+0x20a>

            int nx = robot.x + dx[dir];
 8002a70:	4b2f      	ldr	r3, [pc, #188]	@ (8002b30 <get_best_direction+0x22c>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	4930      	ldr	r1, [pc, #192]	@ (8002b38 <get_best_direction+0x234>)
 8002a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a78:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002a7c:	4413      	add	r3, r2
 8002a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
            int ny = robot.y + dy[dir];
 8002a80:	4b2b      	ldr	r3, [pc, #172]	@ (8002b30 <get_best_direction+0x22c>)
 8002a82:	685a      	ldr	r2, [r3, #4]
 8002a84:	492d      	ldr	r1, [pc, #180]	@ (8002b3c <get_best_direction+0x238>)
 8002a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a88:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	627b      	str	r3, [r7, #36]	@ 0x24

            if (nx < 0 || nx >= MAZE_SIZE || ny < 0 || ny >= MAZE_SIZE) continue;
 8002a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	db3d      	blt.n	8002b12 <get_best_direction+0x20e>
 8002a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a98:	2b0f      	cmp	r3, #15
 8002a9a:	dc3a      	bgt.n	8002b12 <get_best_direction+0x20e>
 8002a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	db37      	blt.n	8002b12 <get_best_direction+0x20e>
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa4:	2b0f      	cmp	r3, #15
 8002aa6:	dc34      	bgt.n	8002b12 <get_best_direction+0x20e>

            int nd = maze[nx][ny].distance;
 8002aa8:	4922      	ldr	r1, [pc, #136]	@ (8002b34 <get_best_direction+0x230>)
 8002aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aac:	011a      	lsls	r2, r3, #4
 8002aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab0:	4413      	add	r3, r2
 8002ab2:	011b      	lsls	r3, r3, #4
 8002ab4:	440b      	add	r3, r1
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	623b      	str	r3, [r7, #32]
            int nv = maze[nx][ny].visit_count;
 8002aba:	491e      	ldr	r1, [pc, #120]	@ (8002b34 <get_best_direction+0x230>)
 8002abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002abe:	011a      	lsls	r2, r3, #4
 8002ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac2:	4413      	add	r3, r2
 8002ac4:	011b      	lsls	r3, r3, #4
 8002ac6:	440b      	add	r3, r1
 8002ac8:	330c      	adds	r3, #12
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	61fb      	str	r3, [r7, #28]

            // Choose cell with minimum distance, then minimum visits, then prefer forward
            if (nd < min_distance ||
 8002ace:	6a3a      	ldr	r2, [r7, #32]
 8002ad0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	db14      	blt.n	8002b00 <get_best_direction+0x1fc>
 8002ad6:	6a3a      	ldr	r2, [r7, #32]
 8002ad8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d103      	bne.n	8002ae6 <get_best_direction+0x1e2>
                (nd == min_distance && nv < min_visits) ||
 8002ade:	69fa      	ldr	r2, [r7, #28]
 8002ae0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	db0c      	blt.n	8002b00 <get_best_direction+0x1fc>
 8002ae6:	6a3a      	ldr	r2, [r7, #32]
 8002ae8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d112      	bne.n	8002b14 <get_best_direction+0x210>
                (nd == min_distance && nv == min_visits && dir == robot.direction)) {
 8002aee:	69fa      	ldr	r2, [r7, #28]
 8002af0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d10e      	bne.n	8002b14 <get_best_direction+0x210>
 8002af6:	4b0e      	ldr	r3, [pc, #56]	@ (8002b30 <get_best_direction+0x22c>)
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d109      	bne.n	8002b14 <get_best_direction+0x210>
                min_distance = nd;
 8002b00:	6a3b      	ldr	r3, [r7, #32]
 8002b02:	643b      	str	r3, [r7, #64]	@ 0x40
                min_visits = nv;
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
                best_dir = dir;
 8002b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b0a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b0c:	e002      	b.n	8002b14 <get_best_direction+0x210>
            if (maze[robot.x][robot.y].walls[dir]) continue;
 8002b0e:	bf00      	nop
 8002b10:	e000      	b.n	8002b14 <get_best_direction+0x210>
            if (nx < 0 || nx >= MAZE_SIZE || ny < 0 || ny >= MAZE_SIZE) continue;
 8002b12:	bf00      	nop
        for (int p = 0; p < 4; p++) {
 8002b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b16:	3301      	adds	r3, #1
 8002b18:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b1c:	2b03      	cmp	r3, #3
 8002b1e:	dd91      	ble.n	8002a44 <get_best_direction+0x140>
            }
        }
    }

    return best_dir;
 8002b20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	374c      	adds	r7, #76	@ 0x4c
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	20001430 	.word	0x20001430
 8002b34:	20000430 	.word	0x20000430
 8002b38:	0800e258 	.word	0x0800e258
 8002b3c:	0800e268 	.word	0x0800e268

08002b40 <turn_to_direction>:

/**
 * @brief Turn robot to face the specified direction
 */
void turn_to_direction(int target_direction) {
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
    int current_dir = robot.direction;
 8002b48:	4b1e      	ldr	r3, [pc, #120]	@ (8002bc4 <turn_to_direction+0x84>)
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	60fb      	str	r3, [r7, #12]
    int turn_diff = (target_direction - current_dir + 4) % 4;
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	3304      	adds	r3, #4
 8002b56:	425a      	negs	r2, r3
 8002b58:	f003 0303 	and.w	r3, r3, #3
 8002b5c:	f002 0203 	and.w	r2, r2, #3
 8002b60:	bf58      	it	pl
 8002b62:	4253      	negpl	r3, r2
 8002b64:	60bb      	str	r3, [r7, #8]

    switch (turn_diff) {
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	2b03      	cmp	r3, #3
 8002b6a:	d823      	bhi.n	8002bb4 <turn_to_direction+0x74>
 8002b6c:	a201      	add	r2, pc, #4	@ (adr r2, 8002b74 <turn_to_direction+0x34>)
 8002b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b72:	bf00      	nop
 8002b74:	08002bb5 	.word	0x08002bb5
 8002b78:	08002b85 	.word	0x08002b85
 8002b7c:	08002b95 	.word	0x08002b95
 8002b80:	08002ba5 	.word	0x08002ba5
        case 0:
            // Already facing correct direction
            break;
        case 1:
            // Turn right (90 degrees clockwise)
            send_bluetooth_message("Turning RIGHT...\r\n");
 8002b84:	4810      	ldr	r0, [pc, #64]	@ (8002bc8 <turn_to_direction+0x88>)
 8002b86:	f7fe fa81 	bl	800108c <send_bluetooth_message>
            turn_right();
 8002b8a:	f000 fcad 	bl	80034e8 <turn_right>
            play_turn_beep();
 8002b8e:	f7fe fa73 	bl	8001078 <play_turn_beep>
            break;
 8002b92:	e00f      	b.n	8002bb4 <turn_to_direction+0x74>
        case 2:
            // Turn around (180 degrees)
            send_bluetooth_message("Turning AROUND...\r\n");
 8002b94:	480d      	ldr	r0, [pc, #52]	@ (8002bcc <turn_to_direction+0x8c>)
 8002b96:	f7fe fa79 	bl	800108c <send_bluetooth_message>
            turn_around();
 8002b9a:	f000 fcc1 	bl	8003520 <turn_around>
            play_turn_beep();
 8002b9e:	f7fe fa6b 	bl	8001078 <play_turn_beep>
            break;
 8002ba2:	e007      	b.n	8002bb4 <turn_to_direction+0x74>
        case 3:
            // Turn left (90 degrees counter-clockwise)
            send_bluetooth_message("Turning LEFT...\r\n");
 8002ba4:	480a      	ldr	r0, [pc, #40]	@ (8002bd0 <turn_to_direction+0x90>)
 8002ba6:	f7fe fa71 	bl	800108c <send_bluetooth_message>
            turn_left();
 8002baa:	f000 fc79 	bl	80034a0 <turn_left>
            play_turn_beep();
 8002bae:	f7fe fa63 	bl	8001078 <play_turn_beep>
            break;
 8002bb2:	bf00      	nop
    }

    robot.direction = target_direction;
 8002bb4:	4a03      	ldr	r2, [pc, #12]	@ (8002bc4 <turn_to_direction+0x84>)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6093      	str	r3, [r2, #8]
}
 8002bba:	bf00      	nop
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	20001430 	.word	0x20001430
 8002bc8:	0800d25c 	.word	0x0800d25c
 8002bcc:	0800d270 	.word	0x0800d270
 8002bd0:	0800d284 	.word	0x0800d284

08002bd4 <move_forward_one_cell>:

/**
 * @brief Move forward one cell with precise control
 */
bool move_forward_one_cell(void) {
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
    send_bluetooth_printf("Moving forward from (%d,%d) to ", robot.x, robot.y);
 8002bda:	4b32      	ldr	r3, [pc, #200]	@ (8002ca4 <move_forward_one_cell+0xd0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a31      	ldr	r2, [pc, #196]	@ (8002ca4 <move_forward_one_cell+0xd0>)
 8002be0:	6852      	ldr	r2, [r2, #4]
 8002be2:	4619      	mov	r1, r3
 8002be4:	4830      	ldr	r0, [pc, #192]	@ (8002ca8 <move_forward_one_cell+0xd4>)
 8002be6:	f7fe fa67 	bl	80010b8 <send_bluetooth_printf>

    // Calculate new position
    int new_x = robot.x + dx[robot.direction];
 8002bea:	4b2e      	ldr	r3, [pc, #184]	@ (8002ca4 <move_forward_one_cell+0xd0>)
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	4b2d      	ldr	r3, [pc, #180]	@ (8002ca4 <move_forward_one_cell+0xd0>)
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	492e      	ldr	r1, [pc, #184]	@ (8002cac <move_forward_one_cell+0xd8>)
 8002bf4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002bf8:	4413      	add	r3, r2
 8002bfa:	607b      	str	r3, [r7, #4]
    int new_y = robot.y + dy[robot.direction];
 8002bfc:	4b29      	ldr	r3, [pc, #164]	@ (8002ca4 <move_forward_one_cell+0xd0>)
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	4b28      	ldr	r3, [pc, #160]	@ (8002ca4 <move_forward_one_cell+0xd0>)
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	492a      	ldr	r1, [pc, #168]	@ (8002cb0 <move_forward_one_cell+0xdc>)
 8002c06:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	603b      	str	r3, [r7, #0]

    // Check bounds
    if (new_x < 0 || new_x >= MAZE_SIZE || new_y < 0 || new_y >= MAZE_SIZE) {
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	db08      	blt.n	8002c26 <move_forward_one_cell+0x52>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b0f      	cmp	r3, #15
 8002c18:	dc05      	bgt.n	8002c26 <move_forward_one_cell+0x52>
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	db02      	blt.n	8002c26 <move_forward_one_cell+0x52>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	2b0f      	cmp	r3, #15
 8002c24:	dd04      	ble.n	8002c30 <move_forward_one_cell+0x5c>
        send_bluetooth_message("BLOCKED - Out of bounds!\r\n");
 8002c26:	4823      	ldr	r0, [pc, #140]	@ (8002cb4 <move_forward_one_cell+0xe0>)
 8002c28:	f7fe fa30 	bl	800108c <send_bluetooth_message>
        return false;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	e035      	b.n	8002c9c <move_forward_one_cell+0xc8>
    }

    send_bluetooth_printf("(%d,%d)\r\n", new_x, new_y);
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	6879      	ldr	r1, [r7, #4]
 8002c34:	4820      	ldr	r0, [pc, #128]	@ (8002cb8 <move_forward_one_cell+0xe4>)
 8002c36:	f7fe fa3f 	bl	80010b8 <send_bluetooth_printf>

    // Reset PID controllers
    moveStraightGyroPID_Reset();
 8002c3a:	f000 fd5d 	bl	80036f8 <moveStraightGyroPID_Reset>

    // Use precise encoder-based movement
    move_forward_distance(ENCODER_COUNTS_PER_CELL);
 8002c3e:	f240 50b5 	movw	r0, #1461	@ 0x5b5
 8002c42:	f000 fcaf 	bl	80035a4 <move_forward_distance>

    // Update robot position
    robot.x = new_x;
 8002c46:	4a17      	ldr	r2, [pc, #92]	@ (8002ca4 <move_forward_one_cell+0xd0>)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6013      	str	r3, [r2, #0]
    robot.y = new_y;
 8002c4c:	4a15      	ldr	r2, [pc, #84]	@ (8002ca4 <move_forward_one_cell+0xd0>)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	6053      	str	r3, [r2, #4]
    robot.exploration_steps++;
 8002c52:	4b14      	ldr	r3, [pc, #80]	@ (8002ca4 <move_forward_one_cell+0xd0>)
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	3301      	adds	r3, #1
 8002c58:	4a12      	ldr	r2, [pc, #72]	@ (8002ca4 <move_forward_one_cell+0xd0>)
 8002c5a:	6113      	str	r3, [r2, #16]

    // Mark cell as visited
    maze[robot.x][robot.y].visited = true;
 8002c5c:	4b11      	ldr	r3, [pc, #68]	@ (8002ca4 <move_forward_one_cell+0xd0>)
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	4b10      	ldr	r3, [pc, #64]	@ (8002ca4 <move_forward_one_cell+0xd0>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	4915      	ldr	r1, [pc, #84]	@ (8002cbc <move_forward_one_cell+0xe8>)
 8002c66:	0112      	lsls	r2, r2, #4
 8002c68:	4413      	add	r3, r2
 8002c6a:	011b      	lsls	r3, r3, #4
 8002c6c:	440b      	add	r3, r1
 8002c6e:	3304      	adds	r3, #4
 8002c70:	2201      	movs	r2, #1
 8002c72:	701a      	strb	r2, [r3, #0]
    maze[robot.x][robot.y].visit_count++;
 8002c74:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca4 <move_forward_one_cell+0xd0>)
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca4 <move_forward_one_cell+0xd0>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	480f      	ldr	r0, [pc, #60]	@ (8002cbc <move_forward_one_cell+0xe8>)
 8002c7e:	0111      	lsls	r1, r2, #4
 8002c80:	4419      	add	r1, r3
 8002c82:	0109      	lsls	r1, r1, #4
 8002c84:	4401      	add	r1, r0
 8002c86:	310c      	adds	r1, #12
 8002c88:	6809      	ldr	r1, [r1, #0]
 8002c8a:	3101      	adds	r1, #1
 8002c8c:	480b      	ldr	r0, [pc, #44]	@ (8002cbc <move_forward_one_cell+0xe8>)
 8002c8e:	0112      	lsls	r2, r2, #4
 8002c90:	4413      	add	r3, r2
 8002c92:	011b      	lsls	r3, r3, #4
 8002c94:	4403      	add	r3, r0
 8002c96:	330c      	adds	r3, #12
 8002c98:	6019      	str	r1, [r3, #0]

    return true;
 8002c9a:	2301      	movs	r3, #1
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3708      	adds	r7, #8
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	20001430 	.word	0x20001430
 8002ca8:	0800d298 	.word	0x0800d298
 8002cac:	0800e258 	.word	0x0800e258
 8002cb0:	0800e268 	.word	0x0800e268
 8002cb4:	0800d2b8 	.word	0x0800d2b8
 8002cb8:	0800d2d4 	.word	0x0800d2d4
 8002cbc:	20000430 	.word	0x20000430

08002cc0 <is_at_goal>:

/**
 * @brief Check if robot is at goal position
 */
bool is_at_goal(void) {
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
    if (!robot.center_reached) {
 8002cc4:	4b1c      	ldr	r3, [pc, #112]	@ (8002d38 <is_at_goal+0x78>)
 8002cc6:	7b1b      	ldrb	r3, [r3, #12]
 8002cc8:	f083 0301 	eor.w	r3, r3, #1
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d01e      	beq.n	8002d10 <is_at_goal+0x50>
        // Check if at center
        return ((robot.x == maze_center_x1 || robot.x == maze_center_x2) &&
 8002cd2:	4b19      	ldr	r3, [pc, #100]	@ (8002d38 <is_at_goal+0x78>)
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	4b19      	ldr	r3, [pc, #100]	@ (8002d3c <is_at_goal+0x7c>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d005      	beq.n	8002cea <is_at_goal+0x2a>
 8002cde:	4b16      	ldr	r3, [pc, #88]	@ (8002d38 <is_at_goal+0x78>)
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	4b17      	ldr	r3, [pc, #92]	@ (8002d40 <is_at_goal+0x80>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d10d      	bne.n	8002d06 <is_at_goal+0x46>
                (robot.y == maze_center_y1 || robot.y == maze_center_y2));
 8002cea:	4b13      	ldr	r3, [pc, #76]	@ (8002d38 <is_at_goal+0x78>)
 8002cec:	685a      	ldr	r2, [r3, #4]
 8002cee:	4b15      	ldr	r3, [pc, #84]	@ (8002d44 <is_at_goal+0x84>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
        return ((robot.x == maze_center_x1 || robot.x == maze_center_x2) &&
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d005      	beq.n	8002d02 <is_at_goal+0x42>
                (robot.y == maze_center_y1 || robot.y == maze_center_y2));
 8002cf6:	4b10      	ldr	r3, [pc, #64]	@ (8002d38 <is_at_goal+0x78>)
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	4b13      	ldr	r3, [pc, #76]	@ (8002d48 <is_at_goal+0x88>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d101      	bne.n	8002d06 <is_at_goal+0x46>
        return ((robot.x == maze_center_x1 || robot.x == maze_center_x2) &&
 8002d02:	2301      	movs	r3, #1
 8002d04:	e000      	b.n	8002d08 <is_at_goal+0x48>
 8002d06:	2300      	movs	r3, #0
 8002d08:	f003 0301 	and.w	r3, r3, #1
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	e00d      	b.n	8002d2c <is_at_goal+0x6c>
    } else {
        // Check if returned to start
        return (robot.x == 0 && robot.y == 0);
 8002d10:	4b09      	ldr	r3, [pc, #36]	@ (8002d38 <is_at_goal+0x78>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d105      	bne.n	8002d24 <is_at_goal+0x64>
 8002d18:	4b07      	ldr	r3, [pc, #28]	@ (8002d38 <is_at_goal+0x78>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d101      	bne.n	8002d24 <is_at_goal+0x64>
 8002d20:	2301      	movs	r3, #1
 8002d22:	e000      	b.n	8002d26 <is_at_goal+0x66>
 8002d24:	2300      	movs	r3, #0
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	b2db      	uxtb	r3, r3
    }
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	20001430 	.word	0x20001430
 8002d3c:	20001488 	.word	0x20001488
 8002d40:	20001490 	.word	0x20001490
 8002d44:	2000148c 	.word	0x2000148c
 8002d48:	20001494 	.word	0x20001494

08002d4c <update_maze_walls>:

/**
 * @brief Update walls based on sensor readings
 */
void update_maze_walls(void) {
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b088      	sub	sp, #32
 8002d50:	af00      	add	r7, sp, #0
    // Update sensors first
    update_sensors();
 8002d52:	f001 f8d5 	bl	8003f00 <update_sensors>

    // Update wall information based on current direction and sensor readings
    if (sensors.wall_front) {
 8002d56:	4b85      	ldr	r3, [pc, #532]	@ (8002f6c <update_maze_walls+0x220>)
 8002d58:	7a9b      	ldrb	r3, [r3, #10]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d041      	beq.n	8002de2 <update_maze_walls+0x96>
        maze[robot.x][robot.y].walls[robot.direction] = true;
 8002d5e:	4b84      	ldr	r3, [pc, #528]	@ (8002f70 <update_maze_walls+0x224>)
 8002d60:	6819      	ldr	r1, [r3, #0]
 8002d62:	4b83      	ldr	r3, [pc, #524]	@ (8002f70 <update_maze_walls+0x224>)
 8002d64:	685a      	ldr	r2, [r3, #4]
 8002d66:	4b82      	ldr	r3, [pc, #520]	@ (8002f70 <update_maze_walls+0x224>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	4882      	ldr	r0, [pc, #520]	@ (8002f74 <update_maze_walls+0x228>)
 8002d6c:	0109      	lsls	r1, r1, #4
 8002d6e:	440a      	add	r2, r1
 8002d70:	0112      	lsls	r2, r2, #4
 8002d72:	4402      	add	r2, r0
 8002d74:	4413      	add	r3, r2
 8002d76:	3305      	adds	r3, #5
 8002d78:	2201      	movs	r2, #1
 8002d7a:	701a      	strb	r2, [r3, #0]

        // Update opposite wall in neighbor cell
        int nx = robot.x + dx[robot.direction];
 8002d7c:	4b7c      	ldr	r3, [pc, #496]	@ (8002f70 <update_maze_walls+0x224>)
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	4b7b      	ldr	r3, [pc, #492]	@ (8002f70 <update_maze_walls+0x224>)
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	497c      	ldr	r1, [pc, #496]	@ (8002f78 <update_maze_walls+0x22c>)
 8002d86:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002d8a:	4413      	add	r3, r2
 8002d8c:	61fb      	str	r3, [r7, #28]
        int ny = robot.y + dy[robot.direction];
 8002d8e:	4b78      	ldr	r3, [pc, #480]	@ (8002f70 <update_maze_walls+0x224>)
 8002d90:	685a      	ldr	r2, [r3, #4]
 8002d92:	4b77      	ldr	r3, [pc, #476]	@ (8002f70 <update_maze_walls+0x224>)
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	4979      	ldr	r1, [pc, #484]	@ (8002f7c <update_maze_walls+0x230>)
 8002d98:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	61bb      	str	r3, [r7, #24]
        if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE) {
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	db1d      	blt.n	8002de2 <update_maze_walls+0x96>
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	2b0f      	cmp	r3, #15
 8002daa:	dc1a      	bgt.n	8002de2 <update_maze_walls+0x96>
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	db17      	blt.n	8002de2 <update_maze_walls+0x96>
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	2b0f      	cmp	r3, #15
 8002db6:	dc14      	bgt.n	8002de2 <update_maze_walls+0x96>
            maze[nx][ny].walls[(robot.direction + 2) % 4] = true;
 8002db8:	4b6d      	ldr	r3, [pc, #436]	@ (8002f70 <update_maze_walls+0x224>)
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	3302      	adds	r3, #2
 8002dbe:	425a      	negs	r2, r3
 8002dc0:	f003 0303 	and.w	r3, r3, #3
 8002dc4:	f002 0203 	and.w	r2, r2, #3
 8002dc8:	bf58      	it	pl
 8002dca:	4253      	negpl	r3, r2
 8002dcc:	4869      	ldr	r0, [pc, #420]	@ (8002f74 <update_maze_walls+0x228>)
 8002dce:	69fa      	ldr	r2, [r7, #28]
 8002dd0:	0111      	lsls	r1, r2, #4
 8002dd2:	69ba      	ldr	r2, [r7, #24]
 8002dd4:	440a      	add	r2, r1
 8002dd6:	0112      	lsls	r2, r2, #4
 8002dd8:	4402      	add	r2, r0
 8002dda:	4413      	add	r3, r2
 8002ddc:	3305      	adds	r3, #5
 8002dde:	2201      	movs	r2, #1
 8002de0:	701a      	strb	r2, [r3, #0]
        }
    }

    if (sensors.wall_left) {
 8002de2:	4b62      	ldr	r3, [pc, #392]	@ (8002f6c <update_maze_walls+0x220>)
 8002de4:	7adb      	ldrb	r3, [r3, #11]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d048      	beq.n	8002e7c <update_maze_walls+0x130>
        int left_dir = (robot.direction + 3) % 4;
 8002dea:	4b61      	ldr	r3, [pc, #388]	@ (8002f70 <update_maze_walls+0x224>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	3303      	adds	r3, #3
 8002df0:	425a      	negs	r2, r3
 8002df2:	f003 0303 	and.w	r3, r3, #3
 8002df6:	f002 0203 	and.w	r2, r2, #3
 8002dfa:	bf58      	it	pl
 8002dfc:	4253      	negpl	r3, r2
 8002dfe:	617b      	str	r3, [r7, #20]
        maze[robot.x][robot.y].walls[left_dir] = true;
 8002e00:	4b5b      	ldr	r3, [pc, #364]	@ (8002f70 <update_maze_walls+0x224>)
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	4b5a      	ldr	r3, [pc, #360]	@ (8002f70 <update_maze_walls+0x224>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	495a      	ldr	r1, [pc, #360]	@ (8002f74 <update_maze_walls+0x228>)
 8002e0a:	0112      	lsls	r2, r2, #4
 8002e0c:	4413      	add	r3, r2
 8002e0e:	011b      	lsls	r3, r3, #4
 8002e10:	18ca      	adds	r2, r1, r3
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	4413      	add	r3, r2
 8002e16:	3305      	adds	r3, #5
 8002e18:	2201      	movs	r2, #1
 8002e1a:	701a      	strb	r2, [r3, #0]

        int nx = robot.x + dx[left_dir];
 8002e1c:	4b54      	ldr	r3, [pc, #336]	@ (8002f70 <update_maze_walls+0x224>)
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	4955      	ldr	r1, [pc, #340]	@ (8002f78 <update_maze_walls+0x22c>)
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002e28:	4413      	add	r3, r2
 8002e2a:	613b      	str	r3, [r7, #16]
        int ny = robot.y + dy[left_dir];
 8002e2c:	4b50      	ldr	r3, [pc, #320]	@ (8002f70 <update_maze_walls+0x224>)
 8002e2e:	685a      	ldr	r2, [r3, #4]
 8002e30:	4952      	ldr	r1, [pc, #328]	@ (8002f7c <update_maze_walls+0x230>)
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002e38:	4413      	add	r3, r2
 8002e3a:	60fb      	str	r3, [r7, #12]
        if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE) {
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	db1c      	blt.n	8002e7c <update_maze_walls+0x130>
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	2b0f      	cmp	r3, #15
 8002e46:	dc19      	bgt.n	8002e7c <update_maze_walls+0x130>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	db16      	blt.n	8002e7c <update_maze_walls+0x130>
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2b0f      	cmp	r3, #15
 8002e52:	dc13      	bgt.n	8002e7c <update_maze_walls+0x130>
            maze[nx][ny].walls[(left_dir + 2) % 4] = true;
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	3302      	adds	r3, #2
 8002e58:	425a      	negs	r2, r3
 8002e5a:	f003 0303 	and.w	r3, r3, #3
 8002e5e:	f002 0203 	and.w	r2, r2, #3
 8002e62:	bf58      	it	pl
 8002e64:	4253      	negpl	r3, r2
 8002e66:	4843      	ldr	r0, [pc, #268]	@ (8002f74 <update_maze_walls+0x228>)
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	0111      	lsls	r1, r2, #4
 8002e6c:	68fa      	ldr	r2, [r7, #12]
 8002e6e:	440a      	add	r2, r1
 8002e70:	0112      	lsls	r2, r2, #4
 8002e72:	4402      	add	r2, r0
 8002e74:	4413      	add	r3, r2
 8002e76:	3305      	adds	r3, #5
 8002e78:	2201      	movs	r2, #1
 8002e7a:	701a      	strb	r2, [r3, #0]
        }
    }

    if (sensors.wall_right) {
 8002e7c:	4b3b      	ldr	r3, [pc, #236]	@ (8002f6c <update_maze_walls+0x220>)
 8002e7e:	7b1b      	ldrb	r3, [r3, #12]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d048      	beq.n	8002f16 <update_maze_walls+0x1ca>
        int right_dir = (robot.direction + 1) % 4;
 8002e84:	4b3a      	ldr	r3, [pc, #232]	@ (8002f70 <update_maze_walls+0x224>)
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	425a      	negs	r2, r3
 8002e8c:	f003 0303 	and.w	r3, r3, #3
 8002e90:	f002 0203 	and.w	r2, r2, #3
 8002e94:	bf58      	it	pl
 8002e96:	4253      	negpl	r3, r2
 8002e98:	60bb      	str	r3, [r7, #8]
        maze[robot.x][robot.y].walls[right_dir] = true;
 8002e9a:	4b35      	ldr	r3, [pc, #212]	@ (8002f70 <update_maze_walls+0x224>)
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	4b34      	ldr	r3, [pc, #208]	@ (8002f70 <update_maze_walls+0x224>)
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	4934      	ldr	r1, [pc, #208]	@ (8002f74 <update_maze_walls+0x228>)
 8002ea4:	0112      	lsls	r2, r2, #4
 8002ea6:	4413      	add	r3, r2
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	18ca      	adds	r2, r1, r3
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	4413      	add	r3, r2
 8002eb0:	3305      	adds	r3, #5
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	701a      	strb	r2, [r3, #0]

        int nx = robot.x + dx[right_dir];
 8002eb6:	4b2e      	ldr	r3, [pc, #184]	@ (8002f70 <update_maze_walls+0x224>)
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	492f      	ldr	r1, [pc, #188]	@ (8002f78 <update_maze_walls+0x22c>)
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	607b      	str	r3, [r7, #4]
        int ny = robot.y + dy[right_dir];
 8002ec6:	4b2a      	ldr	r3, [pc, #168]	@ (8002f70 <update_maze_walls+0x224>)
 8002ec8:	685a      	ldr	r2, [r3, #4]
 8002eca:	492c      	ldr	r1, [pc, #176]	@ (8002f7c <update_maze_walls+0x230>)
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	603b      	str	r3, [r7, #0]
        if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE) {
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	db1c      	blt.n	8002f16 <update_maze_walls+0x1ca>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b0f      	cmp	r3, #15
 8002ee0:	dc19      	bgt.n	8002f16 <update_maze_walls+0x1ca>
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	db16      	blt.n	8002f16 <update_maze_walls+0x1ca>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	2b0f      	cmp	r3, #15
 8002eec:	dc13      	bgt.n	8002f16 <update_maze_walls+0x1ca>
            maze[nx][ny].walls[(right_dir + 2) % 4] = true;
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	3302      	adds	r3, #2
 8002ef2:	425a      	negs	r2, r3
 8002ef4:	f003 0303 	and.w	r3, r3, #3
 8002ef8:	f002 0203 	and.w	r2, r2, #3
 8002efc:	bf58      	it	pl
 8002efe:	4253      	negpl	r3, r2
 8002f00:	481c      	ldr	r0, [pc, #112]	@ (8002f74 <update_maze_walls+0x228>)
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	0111      	lsls	r1, r2, #4
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	440a      	add	r2, r1
 8002f0a:	0112      	lsls	r2, r2, #4
 8002f0c:	4402      	add	r2, r0
 8002f0e:	4413      	add	r3, r2
 8002f10:	3305      	adds	r3, #5
 8002f12:	2201      	movs	r2, #1
 8002f14:	701a      	strb	r2, [r3, #0]
        }
    }

    // Send wall detection feedback
    if (sensors.wall_front || sensors.wall_left || sensors.wall_right) {
 8002f16:	4b15      	ldr	r3, [pc, #84]	@ (8002f6c <update_maze_walls+0x220>)
 8002f18:	7a9b      	ldrb	r3, [r3, #10]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d107      	bne.n	8002f2e <update_maze_walls+0x1e2>
 8002f1e:	4b13      	ldr	r3, [pc, #76]	@ (8002f6c <update_maze_walls+0x220>)
 8002f20:	7adb      	ldrb	r3, [r3, #11]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d103      	bne.n	8002f2e <update_maze_walls+0x1e2>
 8002f26:	4b11      	ldr	r3, [pc, #68]	@ (8002f6c <update_maze_walls+0x220>)
 8002f28:	7b1b      	ldrb	r3, [r3, #12]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d019      	beq.n	8002f62 <update_maze_walls+0x216>
        send_bluetooth_printf("Walls detected: F:%s L:%s R:%s\r\n",
                             sensors.wall_front ? "Y" : "N",
 8002f2e:	4b0f      	ldr	r3, [pc, #60]	@ (8002f6c <update_maze_walls+0x220>)
 8002f30:	7a9b      	ldrb	r3, [r3, #10]
        send_bluetooth_printf("Walls detected: F:%s L:%s R:%s\r\n",
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <update_maze_walls+0x1ee>
 8002f36:	4912      	ldr	r1, [pc, #72]	@ (8002f80 <update_maze_walls+0x234>)
 8002f38:	e000      	b.n	8002f3c <update_maze_walls+0x1f0>
 8002f3a:	4912      	ldr	r1, [pc, #72]	@ (8002f84 <update_maze_walls+0x238>)
                             sensors.wall_left ? "Y" : "N",
 8002f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f6c <update_maze_walls+0x220>)
 8002f3e:	7adb      	ldrb	r3, [r3, #11]
        send_bluetooth_printf("Walls detected: F:%s L:%s R:%s\r\n",
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d001      	beq.n	8002f48 <update_maze_walls+0x1fc>
 8002f44:	4a0e      	ldr	r2, [pc, #56]	@ (8002f80 <update_maze_walls+0x234>)
 8002f46:	e000      	b.n	8002f4a <update_maze_walls+0x1fe>
 8002f48:	4a0e      	ldr	r2, [pc, #56]	@ (8002f84 <update_maze_walls+0x238>)
                             sensors.wall_right ? "Y" : "N");
 8002f4a:	4b08      	ldr	r3, [pc, #32]	@ (8002f6c <update_maze_walls+0x220>)
 8002f4c:	7b1b      	ldrb	r3, [r3, #12]
        send_bluetooth_printf("Walls detected: F:%s L:%s R:%s\r\n",
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <update_maze_walls+0x20a>
 8002f52:	4b0b      	ldr	r3, [pc, #44]	@ (8002f80 <update_maze_walls+0x234>)
 8002f54:	e000      	b.n	8002f58 <update_maze_walls+0x20c>
 8002f56:	4b0b      	ldr	r3, [pc, #44]	@ (8002f84 <update_maze_walls+0x238>)
 8002f58:	480b      	ldr	r0, [pc, #44]	@ (8002f88 <update_maze_walls+0x23c>)
 8002f5a:	f7fe f8ad 	bl	80010b8 <send_bluetooth_printf>
        play_wall_beep();
 8002f5e:	f7fe f882 	bl	8001066 <play_wall_beep>
    }
}
 8002f62:	bf00      	nop
 8002f64:	3720      	adds	r7, #32
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	20001444 	.word	0x20001444
 8002f70:	20001430 	.word	0x20001430
 8002f74:	20000430 	.word	0x20000430
 8002f78:	0800e258 	.word	0x0800e258
 8002f7c:	0800e268 	.word	0x0800e268
 8002f80:	0800d2e0 	.word	0x0800d2e0
 8002f84:	0800d2e4 	.word	0x0800d2e4
 8002f88:	0800d2e8 	.word	0x0800d2e8

08002f8c <explore_maze>:

/**
 * @brief Main maze exploration function
 */
void explore_maze(void) {
 8002f8c:	b5b0      	push	{r4, r5, r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af02      	add	r7, sp, #8
    send_bluetooth_message("\r\n STARTING MAZE EXPLORATION \r\n");
 8002f92:	485b      	ldr	r0, [pc, #364]	@ (8003100 <explore_maze+0x174>)
 8002f94:	f7fe f87a 	bl	800108c <send_bluetooth_message>

    int max_steps = MAZE_SIZE * MAZE_SIZE * 3; // Safety limit
 8002f98:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002f9c:	607b      	str	r3, [r7, #4]
    int steps = 0;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60fb      	str	r3, [r7, #12]

    while (!is_at_goal() && steps < max_steps) {
 8002fa2:	e063      	b.n	800306c <explore_maze+0xe0>
        // Update wall information
        update_maze_walls();
 8002fa4:	f7ff fed2 	bl	8002d4c <update_maze_walls>

        // Run flood fill algorithm
        flood_fill_algorithm();
 8002fa8:	f7ff fb86 	bl	80026b8 <flood_fill_algorithm>

        // Get best direction to move
        int best_direction = get_best_direction();
 8002fac:	f7ff fcaa 	bl	8002904 <get_best_direction>
 8002fb0:	6038      	str	r0, [r7, #0]

        // Turn to face best direction
        turn_to_direction(best_direction);
 8002fb2:	6838      	ldr	r0, [r7, #0]
 8002fb4:	f7ff fdc4 	bl	8002b40 <turn_to_direction>

        // Move forward if possible
        if (!move_forward_one_cell()) {
 8002fb8:	f7ff fe0c 	bl	8002bd4 <move_forward_one_cell>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	f083 0301 	eor.w	r3, r3, #1
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d02b      	beq.n	8003020 <explore_maze+0x94>
            send_bluetooth_message(" Movement failed! Trying alternative...\r\n");
 8002fc8:	484e      	ldr	r0, [pc, #312]	@ (8003104 <explore_maze+0x178>)
 8002fca:	f7fe f85f 	bl	800108c <send_bluetooth_message>

            // Try alternative directions
            for (int alt_dir = 0; alt_dir < 4; alt_dir++) {
 8002fce:	2300      	movs	r3, #0
 8002fd0:	60bb      	str	r3, [r7, #8]
 8002fd2:	e020      	b.n	8003016 <explore_maze+0x8a>
                if (alt_dir != best_direction &&
 8002fd4:	68ba      	ldr	r2, [r7, #8]
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d019      	beq.n	8003010 <explore_maze+0x84>
                    !maze[robot.x][robot.y].walls[alt_dir]) {
 8002fdc:	4b4a      	ldr	r3, [pc, #296]	@ (8003108 <explore_maze+0x17c>)
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	4b49      	ldr	r3, [pc, #292]	@ (8003108 <explore_maze+0x17c>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	4949      	ldr	r1, [pc, #292]	@ (800310c <explore_maze+0x180>)
 8002fe6:	0112      	lsls	r2, r2, #4
 8002fe8:	4413      	add	r3, r2
 8002fea:	011b      	lsls	r3, r3, #4
 8002fec:	18ca      	adds	r2, r1, r3
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	4413      	add	r3, r2
 8002ff2:	3305      	adds	r3, #5
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	f083 0301 	eor.w	r3, r3, #1
 8002ffa:	b2db      	uxtb	r3, r3
                if (alt_dir != best_direction &&
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d007      	beq.n	8003010 <explore_maze+0x84>

                    turn_to_direction(alt_dir);
 8003000:	68b8      	ldr	r0, [r7, #8]
 8003002:	f7ff fd9d 	bl	8002b40 <turn_to_direction>
                    if (move_forward_one_cell()) {
 8003006:	f7ff fde5 	bl	8002bd4 <move_forward_one_cell>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d106      	bne.n	800301e <explore_maze+0x92>
            for (int alt_dir = 0; alt_dir < 4; alt_dir++) {
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	3301      	adds	r3, #1
 8003014:	60bb      	str	r3, [r7, #8]
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	2b03      	cmp	r3, #3
 800301a:	dddb      	ble.n	8002fd4 <explore_maze+0x48>
 800301c:	e000      	b.n	8003020 <explore_maze+0x94>
                        break;
 800301e:	bf00      	nop
                }
            }
        }

        // Send periodic status updates
        if (steps % 5 == 0) {
 8003020:	68f9      	ldr	r1, [r7, #12]
 8003022:	4b3b      	ldr	r3, [pc, #236]	@ (8003110 <explore_maze+0x184>)
 8003024:	fb83 2301 	smull	r2, r3, r3, r1
 8003028:	105a      	asrs	r2, r3, #1
 800302a:	17cb      	asrs	r3, r1, #31
 800302c:	1ad2      	subs	r2, r2, r3
 800302e:	4613      	mov	r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	4413      	add	r3, r2
 8003034:	1aca      	subs	r2, r1, r3
 8003036:	2a00      	cmp	r2, #0
 8003038:	d112      	bne.n	8003060 <explore_maze+0xd4>
            send_bluetooth_printf("Step %d: Position (%d,%d), Direction: %s\r\n",
 800303a:	4b33      	ldr	r3, [pc, #204]	@ (8003108 <explore_maze+0x17c>)
 800303c:	681c      	ldr	r4, [r3, #0]
 800303e:	4b32      	ldr	r3, [pc, #200]	@ (8003108 <explore_maze+0x17c>)
 8003040:	685d      	ldr	r5, [r3, #4]
 8003042:	4b31      	ldr	r3, [pc, #196]	@ (8003108 <explore_maze+0x17c>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	4618      	mov	r0, r3
 8003048:	f001 fe02 	bl	8004c50 <get_direction_name>
 800304c:	4603      	mov	r3, r0
 800304e:	9300      	str	r3, [sp, #0]
 8003050:	462b      	mov	r3, r5
 8003052:	4622      	mov	r2, r4
 8003054:	68f9      	ldr	r1, [r7, #12]
 8003056:	482f      	ldr	r0, [pc, #188]	@ (8003114 <explore_maze+0x188>)
 8003058:	f7fe f82e 	bl	80010b8 <send_bluetooth_printf>
                                 steps, robot.x, robot.y, get_direction_name(robot.direction));
            send_maze_state();
 800305c:	f7fe f852 	bl	8001104 <send_maze_state>
        }

        steps++;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	3301      	adds	r3, #1
 8003064:	60fb      	str	r3, [r7, #12]

        // Brief delay for stability
        HAL_Delay(100);
 8003066:	2064      	movs	r0, #100	@ 0x64
 8003068:	f002 f87c 	bl	8005164 <HAL_Delay>
    while (!is_at_goal() && steps < max_steps) {
 800306c:	f7ff fe28 	bl	8002cc0 <is_at_goal>
 8003070:	4603      	mov	r3, r0
 8003072:	f083 0301 	eor.w	r3, r3, #1
 8003076:	b2db      	uxtb	r3, r3
 8003078:	2b00      	cmp	r3, #0
 800307a:	d003      	beq.n	8003084 <explore_maze+0xf8>
 800307c:	68fa      	ldr	r2, [r7, #12]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	429a      	cmp	r2, r3
 8003082:	db8f      	blt.n	8002fa4 <explore_maze+0x18>
    }

    if (is_at_goal()) {
 8003084:	f7ff fe1c 	bl	8002cc0 <is_at_goal>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d026      	beq.n	80030dc <explore_maze+0x150>
        if (!robot.center_reached) {
 800308e:	4b1e      	ldr	r3, [pc, #120]	@ (8003108 <explore_maze+0x17c>)
 8003090:	7b1b      	ldrb	r3, [r3, #12]
 8003092:	f083 0301 	eor.w	r3, r3, #1
 8003096:	b2db      	uxtb	r3, r3
 8003098:	2b00      	cmp	r3, #0
 800309a:	d011      	beq.n	80030c0 <explore_maze+0x134>
            robot.center_reached = true;
 800309c:	4b1a      	ldr	r3, [pc, #104]	@ (8003108 <explore_maze+0x17c>)
 800309e:	2201      	movs	r2, #1
 80030a0:	731a      	strb	r2, [r3, #12]
            send_bluetooth_message(" CENTER REACHED! \r\n");
 80030a2:	481d      	ldr	r0, [pc, #116]	@ (8003118 <explore_maze+0x18c>)
 80030a4:	f7fd fff2 	bl	800108c <send_bluetooth_message>
            play_success_tone();
 80030a8:	f7fd ff98 	bl	8000fdc <play_success_tone>

            // Brief celebration
            led_sequence_complete();
 80030ac:	f001 fd92 	bl	8004bd4 <led_sequence_complete>
            HAL_Delay(2000);
 80030b0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80030b4:	f002 f856 	bl	8005164 <HAL_Delay>

            send_bluetooth_message("Now returning to start...\r\n");
 80030b8:	4818      	ldr	r0, [pc, #96]	@ (800311c <explore_maze+0x190>)
 80030ba:	f7fd ffe7 	bl	800108c <send_bluetooth_message>
 80030be:	e015      	b.n	80030ec <explore_maze+0x160>
        } else {
            robot.returned_to_start = true;
 80030c0:	4b11      	ldr	r3, [pc, #68]	@ (8003108 <explore_maze+0x17c>)
 80030c2:	2201      	movs	r2, #1
 80030c4:	735a      	strb	r2, [r3, #13]
            send_bluetooth_message(" RETURNED TO START! \r\n");
 80030c6:	4816      	ldr	r0, [pc, #88]	@ (8003120 <explore_maze+0x194>)
 80030c8:	f7fd ffe0 	bl	800108c <send_bluetooth_message>
            play_success_tone();
 80030cc:	f7fd ff86 	bl	8000fdc <play_success_tone>
            led_sequence_complete();
 80030d0:	f001 fd80 	bl	8004bd4 <led_sequence_complete>
            exploration_completed = 1;
 80030d4:	4b13      	ldr	r3, [pc, #76]	@ (8003124 <explore_maze+0x198>)
 80030d6:	2201      	movs	r2, #1
 80030d8:	601a      	str	r2, [r3, #0]
 80030da:	e007      	b.n	80030ec <explore_maze+0x160>
        }
    } else {
        send_bluetooth_printf(" Exploration incomplete after %d steps\r\n", max_steps);
 80030dc:	6879      	ldr	r1, [r7, #4]
 80030de:	4812      	ldr	r0, [pc, #72]	@ (8003128 <explore_maze+0x19c>)
 80030e0:	f7fd ffea 	bl	80010b8 <send_bluetooth_printf>
        play_error_tone();
 80030e4:	f7fd ffa6 	bl	8001034 <play_error_tone>
        led_sequence_error();
 80030e8:	f001 fd93 	bl	8004c12 <led_sequence_error>
    }

    send_bluetooth_printf("Total exploration steps: %d\r\n", robot.exploration_steps);
 80030ec:	4b06      	ldr	r3, [pc, #24]	@ (8003108 <explore_maze+0x17c>)
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	4619      	mov	r1, r3
 80030f2:	480e      	ldr	r0, [pc, #56]	@ (800312c <explore_maze+0x1a0>)
 80030f4:	f7fd ffe0 	bl	80010b8 <send_bluetooth_printf>
}
 80030f8:	bf00      	nop
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bdb0      	pop	{r4, r5, r7, pc}
 8003100:	0800d30c 	.word	0x0800d30c
 8003104:	0800d334 	.word	0x0800d334
 8003108:	20001430 	.word	0x20001430
 800310c:	20000430 	.word	0x20000430
 8003110:	66666667 	.word	0x66666667
 8003114:	0800d364 	.word	0x0800d364
 8003118:	0800d390 	.word	0x0800d390
 800311c:	0800d3ac 	.word	0x0800d3ac
 8003120:	0800d3c8 	.word	0x0800d3c8
 8003124:	20001498 	.word	0x20001498
 8003128:	0800d3e8 	.word	0x0800d3e8
 800312c:	0800d414 	.word	0x0800d414

08003130 <run_maze_exploration_sequence>:

/**
 * @brief Run complete maze exploration sequence
 */
void run_maze_exploration_sequence(void) {
 8003130:	b580      	push	{r7, lr}
 8003132:	b088      	sub	sp, #32
 8003134:	af02      	add	r7, sp, #8
    //send_bluetooth_message("\r\n" "=" * 50 "\r\n");
    send_bluetooth_message(" MICROMOUSE MAZE EXPLORATION \r\n");
 8003136:	483e      	ldr	r0, [pc, #248]	@ (8003230 <run_maze_exploration_sequence+0x100>)
 8003138:	f7fd ffa8 	bl	800108c <send_bluetooth_message>
    //send_bluetooth_message("=" * 50 "\r\n");

    // Phase 1: Exploration to center
    if (!robot.center_reached) {
 800313c:	4b3d      	ldr	r3, [pc, #244]	@ (8003234 <run_maze_exploration_sequence+0x104>)
 800313e:	7b1b      	ldrb	r3, [r3, #12]
 8003140:	f083 0301 	eor.w	r3, r3, #1
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d006      	beq.n	8003158 <run_maze_exploration_sequence+0x28>
        send_bluetooth_message("Phase 1: Exploring to center...\r\n");
 800314a:	483b      	ldr	r0, [pc, #236]	@ (8003238 <run_maze_exploration_sequence+0x108>)
 800314c:	f7fd ff9e 	bl	800108c <send_bluetooth_message>
        led_sequence_exploring();
 8003150:	f001 fd30 	bl	8004bb4 <led_sequence_exploring>
        explore_maze();
 8003154:	f7ff ff1a 	bl	8002f8c <explore_maze>
    }

    // Phase 2: Return to start
    if (robot.center_reached && !robot.returned_to_start) {
 8003158:	4b36      	ldr	r3, [pc, #216]	@ (8003234 <run_maze_exploration_sequence+0x104>)
 800315a:	7b1b      	ldrb	r3, [r3, #12]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d011      	beq.n	8003184 <run_maze_exploration_sequence+0x54>
 8003160:	4b34      	ldr	r3, [pc, #208]	@ (8003234 <run_maze_exploration_sequence+0x104>)
 8003162:	7b5b      	ldrb	r3, [r3, #13]
 8003164:	f083 0301 	eor.w	r3, r3, #1
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00a      	beq.n	8003184 <run_maze_exploration_sequence+0x54>
        send_bluetooth_message("Phase 2: Returning to start...\r\n");
 800316e:	4833      	ldr	r0, [pc, #204]	@ (800323c <run_maze_exploration_sequence+0x10c>)
 8003170:	f7fd ff8c 	bl	800108c <send_bluetooth_message>
        led_sequence_returning();
 8003174:	f001 fd26 	bl	8004bc4 <led_sequence_returning>
        HAL_Delay(1000);
 8003178:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800317c:	f001 fff2 	bl	8005164 <HAL_Delay>
        explore_maze();
 8003180:	f7ff ff04 	bl	8002f8c <explore_maze>
    }

    // Phase 3: Report results
    if (robot.returned_to_start) {
 8003184:	4b2b      	ldr	r3, [pc, #172]	@ (8003234 <run_maze_exploration_sequence+0x104>)
 8003186:	7b5b      	ldrb	r3, [r3, #13]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d04d      	beq.n	8003228 <run_maze_exploration_sequence+0xf8>
        send_bluetooth_message("\r\n" " EXPLORATION COMPLETE! " "\r\n");
 800318c:	482c      	ldr	r0, [pc, #176]	@ (8003240 <run_maze_exploration_sequence+0x110>)
 800318e:	f7fd ff7d 	bl	800108c <send_bluetooth_message>
        send_performance_metrics();
 8003192:	f7fe f8b3 	bl	80012fc <send_performance_metrics>

        // Calculate exploration efficiency
        int total_cells = MAZE_SIZE * MAZE_SIZE;
 8003196:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800319a:	60bb      	str	r3, [r7, #8]
        int visited_cells = 0;
 800319c:	2300      	movs	r3, #0
 800319e:	617b      	str	r3, [r7, #20]
        for (int x = 0; x < MAZE_SIZE; x++) {
 80031a0:	2300      	movs	r3, #0
 80031a2:	613b      	str	r3, [r7, #16]
 80031a4:	e019      	b.n	80031da <run_maze_exploration_sequence+0xaa>
            for (int y = 0; y < MAZE_SIZE; y++) {
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]
 80031aa:	e010      	b.n	80031ce <run_maze_exploration_sequence+0x9e>
                if (maze[x][y].visited) visited_cells++;
 80031ac:	4925      	ldr	r1, [pc, #148]	@ (8003244 <run_maze_exploration_sequence+0x114>)
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	011a      	lsls	r2, r3, #4
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	4413      	add	r3, r2
 80031b6:	011b      	lsls	r3, r3, #4
 80031b8:	440b      	add	r3, r1
 80031ba:	3304      	adds	r3, #4
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d002      	beq.n	80031c8 <run_maze_exploration_sequence+0x98>
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	3301      	adds	r3, #1
 80031c6:	617b      	str	r3, [r7, #20]
            for (int y = 0; y < MAZE_SIZE; y++) {
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	3301      	adds	r3, #1
 80031cc:	60fb      	str	r3, [r7, #12]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2b0f      	cmp	r3, #15
 80031d2:	ddeb      	ble.n	80031ac <run_maze_exploration_sequence+0x7c>
        for (int x = 0; x < MAZE_SIZE; x++) {
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	3301      	adds	r3, #1
 80031d8:	613b      	str	r3, [r7, #16]
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	2b0f      	cmp	r3, #15
 80031de:	dde2      	ble.n	80031a6 <run_maze_exploration_sequence+0x76>
            }
        }

        float exploration_percentage = (float)visited_cells / total_cells * 100.0f;
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	ee07 3a90 	vmov	s15, r3
 80031e6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	ee07 3a90 	vmov	s15, r3
 80031f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80031f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031f8:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8003248 <run_maze_exploration_sequence+0x118>
 80031fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003200:	edc7 7a01 	vstr	s15, [r7, #4]
        send_bluetooth_printf("Exploration Coverage: %d/%d cells (%.1f%%)\r\n",
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f7fd f9a7 	bl	8000558 <__aeabi_f2d>
 800320a:	4602      	mov	r2, r0
 800320c:	460b      	mov	r3, r1
 800320e:	e9cd 2300 	strd	r2, r3, [sp]
 8003212:	68ba      	ldr	r2, [r7, #8]
 8003214:	6979      	ldr	r1, [r7, #20]
 8003216:	480d      	ldr	r0, [pc, #52]	@ (800324c <run_maze_exploration_sequence+0x11c>)
 8003218:	f7fd ff4e 	bl	80010b8 <send_bluetooth_printf>
                             visited_cells, total_cells, exploration_percentage);

        // Ready for speed run (future implementation)
        send_bluetooth_message(" Ready for speed run optimization! \r\n");
 800321c:	480c      	ldr	r0, [pc, #48]	@ (8003250 <run_maze_exploration_sequence+0x120>)
 800321e:	f7fd ff35 	bl	800108c <send_bluetooth_message>

        exploration_completed = 1;
 8003222:	4b0c      	ldr	r3, [pc, #48]	@ (8003254 <run_maze_exploration_sequence+0x124>)
 8003224:	2201      	movs	r2, #1
 8003226:	601a      	str	r2, [r3, #0]
    }
}
 8003228:	bf00      	nop
 800322a:	3718      	adds	r7, #24
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	0800d434 	.word	0x0800d434
 8003234:	20001430 	.word	0x20001430
 8003238:	0800d45c 	.word	0x0800d45c
 800323c:	0800d480 	.word	0x0800d480
 8003240:	0800d4a4 	.word	0x0800d4a4
 8003244:	20000430 	.word	0x20000430
 8003248:	42c80000 	.word	0x42c80000
 800324c:	0800d4c8 	.word	0x0800d4c8
 8003250:	0800d4f8 	.word	0x0800d4f8
 8003254:	20001498 	.word	0x20001498

08003258 <is_exploration_complete>:

/**
 * @brief Check if exploration is complete
 */
bool is_exploration_complete(void) {
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
    return exploration_completed;
 800325c:	4b05      	ldr	r3, [pc, #20]	@ (8003274 <is_exploration_complete+0x1c>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	bf14      	ite	ne
 8003264:	2301      	movne	r3, #1
 8003266:	2300      	moveq	r3, #0
 8003268:	b2db      	uxtb	r3, r3
}
 800326a:	4618      	mov	r0, r3
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr
 8003274:	20001498 	.word	0x20001498

08003278 <get_exploration_efficiency>:

/**
 * @brief Get exploration efficiency
 */
float get_exploration_efficiency(void) {
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
    if (robot.exploration_steps == 0) return 0.0f;
 800327e:	4b21      	ldr	r3, [pc, #132]	@ (8003304 <get_exploration_efficiency+0x8c>)
 8003280:	691b      	ldr	r3, [r3, #16]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d102      	bne.n	800328c <get_exploration_efficiency+0x14>
 8003286:	eddf 7a20 	vldr	s15, [pc, #128]	@ 8003308 <get_exploration_efficiency+0x90>
 800328a:	e034      	b.n	80032f6 <get_exploration_efficiency+0x7e>

    // Calculate theoretical minimum (Manhattan distance)
    int min_to_center = abs(maze_center_x1) + abs(maze_center_y1);
 800328c:	4b1f      	ldr	r3, [pc, #124]	@ (800330c <get_exploration_efficiency+0x94>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8003294:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8003298:	4b1d      	ldr	r3, [pc, #116]	@ (8003310 <get_exploration_efficiency+0x98>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2b00      	cmp	r3, #0
 800329e:	bfb8      	it	lt
 80032a0:	425b      	neglt	r3, r3
 80032a2:	4413      	add	r3, r2
 80032a4:	60fb      	str	r3, [r7, #12]
    int min_to_start = abs(maze_center_x1 - 0) + abs(maze_center_y1 - 0);
 80032a6:	4b19      	ldr	r3, [pc, #100]	@ (800330c <get_exploration_efficiency+0x94>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80032ae:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80032b2:	4b17      	ldr	r3, [pc, #92]	@ (8003310 <get_exploration_efficiency+0x98>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	bfb8      	it	lt
 80032ba:	425b      	neglt	r3, r3
 80032bc:	4413      	add	r3, r2
 80032be:	60bb      	str	r3, [r7, #8]
    int theoretical_min = min_to_center + min_to_start;
 80032c0:	68fa      	ldr	r2, [r7, #12]
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	4413      	add	r3, r2
 80032c6:	607b      	str	r3, [r7, #4]

    if (theoretical_min == 0) return 100.0f;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d102      	bne.n	80032d4 <get_exploration_efficiency+0x5c>
 80032ce:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8003314 <get_exploration_efficiency+0x9c>
 80032d2:	e010      	b.n	80032f6 <get_exploration_efficiency+0x7e>

    return ((float)theoretical_min / robot.exploration_steps) * 100.0f;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	ee07 3a90 	vmov	s15, r3
 80032da:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80032de:	4b09      	ldr	r3, [pc, #36]	@ (8003304 <get_exploration_efficiency+0x8c>)
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	ee07 3a90 	vmov	s15, r3
 80032e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80032ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032ee:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8003314 <get_exploration_efficiency+0x9c>
 80032f2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80032f6:	eeb0 0a67 	vmov.f32	s0, s15
 80032fa:	3714      	adds	r7, #20
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	20001430 	.word	0x20001430
 8003308:	00000000 	.word	0x00000000
 800330c:	20001488 	.word	0x20001488
 8003310:	2000148c 	.word	0x2000148c
 8003314:	42c80000 	.word	0x42c80000

08003318 <get_optimal_distance>:

/**
 * @brief Get optimal distance for current maze knowledge
 */
int get_optimal_distance(void) {
 8003318:	b480      	push	{r7}
 800331a:	af00      	add	r7, sp, #0
    // This would implement A* or similar for optimal path calculation
    // For now, return the flood fill distance to center
    return maze[0][0].distance;
 800331c:	4b03      	ldr	r3, [pc, #12]	@ (800332c <get_optimal_distance+0x14>)
 800331e:	681b      	ldr	r3, [r3, #0]
}
 8003320:	4618      	mov	r0, r3
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	20000430 	.word	0x20000430

08003330 <update_encoder_totals>:

/**
 * @brief Update encoder totals with proper overflow handling - NEW FUNCTION
 */
void update_encoder_totals(void)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
    uint16_t current_left_raw = __HAL_TIM_GET_COUNTER(&htim2);
 8003336:	4b19      	ldr	r3, [pc, #100]	@ (800339c <update_encoder_totals+0x6c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333c:	80fb      	strh	r3, [r7, #6]
    uint16_t current_right_raw = __HAL_TIM_GET_COUNTER(&htim4);
 800333e:	4b18      	ldr	r3, [pc, #96]	@ (80033a0 <update_encoder_totals+0x70>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003344:	80bb      	strh	r3, [r7, #4]

    // Calculate differences accounting for 16-bit overflow
    int16_t left_diff = current_left_raw - last_left_count;
 8003346:	4b17      	ldr	r3, [pc, #92]	@ (80033a4 <update_encoder_totals+0x74>)
 8003348:	881b      	ldrh	r3, [r3, #0]
 800334a:	88fa      	ldrh	r2, [r7, #6]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	b29b      	uxth	r3, r3
 8003350:	807b      	strh	r3, [r7, #2]
    int16_t right_diff = current_right_raw - last_right_count;
 8003352:	4b15      	ldr	r3, [pc, #84]	@ (80033a8 <update_encoder_totals+0x78>)
 8003354:	881b      	ldrh	r3, [r3, #0]
 8003356:	88ba      	ldrh	r2, [r7, #4]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	b29b      	uxth	r3, r3
 800335c:	803b      	strh	r3, [r7, #0]

    // FIXED: Invert left encoder to match right encoder direction
    right_diff = -right_diff;  // Make left encoder positive for forward movement
 800335e:	883b      	ldrh	r3, [r7, #0]
 8003360:	425b      	negs	r3, r3
 8003362:	b29b      	uxth	r3, r3
 8003364:	803b      	strh	r3, [r7, #0]

    // Update totals
    left_total += left_diff;
 8003366:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800336a:	4b10      	ldr	r3, [pc, #64]	@ (80033ac <update_encoder_totals+0x7c>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4413      	add	r3, r2
 8003370:	4a0e      	ldr	r2, [pc, #56]	@ (80033ac <update_encoder_totals+0x7c>)
 8003372:	6013      	str	r3, [r2, #0]
    right_total += right_diff;
 8003374:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003378:	4b0d      	ldr	r3, [pc, #52]	@ (80033b0 <update_encoder_totals+0x80>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4413      	add	r3, r2
 800337e:	4a0c      	ldr	r2, [pc, #48]	@ (80033b0 <update_encoder_totals+0x80>)
 8003380:	6013      	str	r3, [r2, #0]

    // Update last counts
    last_left_count = current_left_raw;
 8003382:	4a08      	ldr	r2, [pc, #32]	@ (80033a4 <update_encoder_totals+0x74>)
 8003384:	88fb      	ldrh	r3, [r7, #6]
 8003386:	8013      	strh	r3, [r2, #0]
    last_right_count = current_right_raw;
 8003388:	4a07      	ldr	r2, [pc, #28]	@ (80033a8 <update_encoder_totals+0x78>)
 800338a:	88bb      	ldrh	r3, [r7, #4]
 800338c:	8013      	strh	r3, [r2, #0]
}
 800338e:	bf00      	nop
 8003390:	370c      	adds	r7, #12
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	20000310 	.word	0x20000310
 80033a0:	200003a0 	.word	0x200003a0
 80033a4:	20000000 	.word	0x20000000
 80033a8:	20000002 	.word	0x20000002
 80033ac:	20001d2c 	.word	0x20001d2c
 80033b0:	20001d30 	.word	0x20001d30

080033b4 <get_left_encoder_total>:

/**
 * @brief Get safe left encoder total - NEW FUNCTION
 */
int32_t get_left_encoder_total(void) {
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
    update_encoder_totals();
 80033b8:	f7ff ffba 	bl	8003330 <update_encoder_totals>
    return left_total;
 80033bc:	4b01      	ldr	r3, [pc, #4]	@ (80033c4 <get_left_encoder_total+0x10>)
 80033be:	681b      	ldr	r3, [r3, #0]
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	20001d2c 	.word	0x20001d2c

080033c8 <get_right_encoder_total>:

/**
 * @brief Get safe right encoder total - NEW FUNCTION
 */
int32_t get_right_encoder_total(void) {
 80033c8:	b580      	push	{r7, lr}
 80033ca:	af00      	add	r7, sp, #0
    update_encoder_totals();
 80033cc:	f7ff ffb0 	bl	8003330 <update_encoder_totals>
    return right_total;
 80033d0:	4b01      	ldr	r3, [pc, #4]	@ (80033d8 <get_right_encoder_total+0x10>)
 80033d2:	681b      	ldr	r3, [r3, #0]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	20001d30 	.word	0x20001d30

080033dc <reset_encoder_totals>:

/**
 * @brief Reset encoder totals - NEW FUNCTION
 */
void reset_encoder_totals(void) {
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0
    left_total = 0;
 80033e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003410 <reset_encoder_totals+0x34>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	601a      	str	r2, [r3, #0]
    right_total = 0;
 80033e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003414 <reset_encoder_totals+0x38>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]
    last_left_count = __HAL_TIM_GET_COUNTER(&htim2);
 80033ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003418 <reset_encoder_totals+0x3c>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	4b09      	ldr	r3, [pc, #36]	@ (800341c <reset_encoder_totals+0x40>)
 80033f6:	801a      	strh	r2, [r3, #0]
    last_right_count = __HAL_TIM_GET_COUNTER(&htim4);
 80033f8:	4b09      	ldr	r3, [pc, #36]	@ (8003420 <reset_encoder_totals+0x44>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fe:	b29a      	uxth	r2, r3
 8003400:	4b08      	ldr	r3, [pc, #32]	@ (8003424 <reset_encoder_totals+0x48>)
 8003402:	801a      	strh	r2, [r3, #0]
}
 8003404:	bf00      	nop
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	20001d2c 	.word	0x20001d2c
 8003414:	20001d30 	.word	0x20001d30
 8003418:	20000310 	.word	0x20000310
 800341c:	20000000 	.word	0x20000000
 8003420:	200003a0 	.word	0x200003a0
 8003424:	20000002 	.word	0x20000002

08003428 <start_encoders>:

/**
 * @brief Start encoder timers - FIXED VERSION
 */
void start_encoders(void) {
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); // Right encoder
 800342c:	213c      	movs	r1, #60	@ 0x3c
 800342e:	4815      	ldr	r0, [pc, #84]	@ (8003484 <start_encoders+0x5c>)
 8003430:	f004 faae 	bl	8007990 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Left encoder
 8003434:	213c      	movs	r1, #60	@ 0x3c
 8003436:	4814      	ldr	r0, [pc, #80]	@ (8003488 <start_encoders+0x60>)
 8003438:	f004 faaa 	bl	8007990 <HAL_TIM_Encoder_Start>

    // Reset encoder counts
    __HAL_TIM_SET_COUNTER(&htim4, 32768);
 800343c:	4b11      	ldr	r3, [pc, #68]	@ (8003484 <start_encoders+0x5c>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003444:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim2, 32768);
 8003446:	4b10      	ldr	r3, [pc, #64]	@ (8003488 <start_encoders+0x60>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800344e:	625a      	str	r2, [r3, #36]	@ 0x24

    HAL_Delay(1);
 8003450:	2001      	movs	r0, #1
 8003452:	f001 fe87 	bl	8005164 <HAL_Delay>
    // FIXED: Initialize our safe tracking variables
    last_left_count = 32768;
 8003456:	4b0d      	ldr	r3, [pc, #52]	@ (800348c <start_encoders+0x64>)
 8003458:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800345c:	801a      	strh	r2, [r3, #0]
    last_right_count = 32768;
 800345e:	4b0c      	ldr	r3, [pc, #48]	@ (8003490 <start_encoders+0x68>)
 8003460:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003464:	801a      	strh	r2, [r3, #0]
    left_total = 0;
 8003466:	4b0b      	ldr	r3, [pc, #44]	@ (8003494 <start_encoders+0x6c>)
 8003468:	2200      	movs	r2, #0
 800346a:	601a      	str	r2, [r3, #0]
    right_total = 0;
 800346c:	4b0a      	ldr	r3, [pc, #40]	@ (8003498 <start_encoders+0x70>)
 800346e:	2200      	movs	r2, #0
 8003470:	601a      	str	r2, [r3, #0]
    encoders.left_total = 0;
 8003472:	4b0a      	ldr	r3, [pc, #40]	@ (800349c <start_encoders+0x74>)
 8003474:	2200      	movs	r2, #0
 8003476:	609a      	str	r2, [r3, #8]
    encoders.right_total = 0;
 8003478:	4b08      	ldr	r3, [pc, #32]	@ (800349c <start_encoders+0x74>)
 800347a:	2200      	movs	r2, #0
 800347c:	60da      	str	r2, [r3, #12]
}
 800347e:	bf00      	nop
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	200003a0 	.word	0x200003a0
 8003488:	20000310 	.word	0x20000310
 800348c:	20000000 	.word	0x20000000
 8003490:	20000002 	.word	0x20000002
 8003494:	20001d2c 	.word	0x20001d2c
 8003498:	20001d30 	.word	0x20001d30
 800349c:	20001468 	.word	0x20001468

080034a0 <turn_left>:


extern bool align_front_to_wall(int base_pwm, uint32_t timeout_ms);

void turn_left(void) {
 80034a0:	b580      	push	{r7, lr}
 80034a2:	af00      	add	r7, sp, #0
    // turn 90 degrees left using gyro PID, 1200 ms timeout for safety
    align_front_to_wall(700,1500);
 80034a4:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80034a8:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 80034ac:	f001 fc14 	bl	8004cd8 <align_front_to_wall>
    gyro_turn_reset();
 80034b0:	f000 fa56 	bl	8003960 <gyro_turn_reset>
    turn_in_place_gyro(+90.0f, 520, 1200);
 80034b4:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 80034b8:	f44f 7002 	mov.w	r0, #520	@ 0x208
 80034bc:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80034e0 <turn_left+0x40>
 80034c0:	f000 fb2a 	bl	8003b18 <turn_in_place_gyro>
    robot.direction = (robot.direction + 3) % 4;
 80034c4:	4b07      	ldr	r3, [pc, #28]	@ (80034e4 <turn_left+0x44>)
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	3303      	adds	r3, #3
 80034ca:	425a      	negs	r2, r3
 80034cc:	f003 0303 	and.w	r3, r3, #3
 80034d0:	f002 0203 	and.w	r2, r2, #3
 80034d4:	bf58      	it	pl
 80034d6:	4253      	negpl	r3, r2
 80034d8:	4a02      	ldr	r2, [pc, #8]	@ (80034e4 <turn_left+0x44>)
 80034da:	6093      	str	r3, [r2, #8]

}
 80034dc:	bf00      	nop
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	42b40000 	.word	0x42b40000
 80034e4:	20001430 	.word	0x20001430

080034e8 <turn_right>:

void turn_right(void) {
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0
    turn_in_place_gyro(-90.0f, 520, 1200);
 80034ec:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 80034f0:	f44f 7002 	mov.w	r0, #520	@ 0x208
 80034f4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8003518 <turn_right+0x30>
 80034f8:	f000 fb0e 	bl	8003b18 <turn_in_place_gyro>
    robot.direction = (robot.direction + 1) % 4;
 80034fc:	4b07      	ldr	r3, [pc, #28]	@ (800351c <turn_right+0x34>)
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	3301      	adds	r3, #1
 8003502:	425a      	negs	r2, r3
 8003504:	f003 0303 	and.w	r3, r3, #3
 8003508:	f002 0203 	and.w	r2, r2, #3
 800350c:	bf58      	it	pl
 800350e:	4253      	negpl	r3, r2
 8003510:	4a02      	ldr	r2, [pc, #8]	@ (800351c <turn_right+0x34>)
 8003512:	6093      	str	r3, [r2, #8]
}
 8003514:	bf00      	nop
 8003516:	bd80      	pop	{r7, pc}
 8003518:	c2b40000 	.word	0xc2b40000
 800351c:	20001430 	.word	0x20001430

08003520 <turn_around>:

/**
 * @brief Turn around 180 degrees
 */
void turn_around(void) {
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
    turn_right();
 8003524:	f7ff ffe0 	bl	80034e8 <turn_right>
    turn_right();
 8003528:	f7ff ffde 	bl	80034e8 <turn_right>
}
 800352c:	bf00      	nop
 800352e:	bd80      	pop	{r7, pc}

08003530 <stop_motors>:

/**
 * @brief Stop both motors
 */
void stop_motors(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
    // Stop all PWM channels
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);  // Left motor PWM = 0
 8003534:	4b0a      	ldr	r3, [pc, #40]	@ (8003560 <stop_motors+0x30>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2200      	movs	r2, #0
 800353a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);  // Left motor direction = 0
 800353c:	4b08      	ldr	r3, [pc, #32]	@ (8003560 <stop_motors+0x30>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	2200      	movs	r2, #0
 8003542:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);  // Right motor PWM = 0
 8003544:	4b06      	ldr	r3, [pc, #24]	@ (8003560 <stop_motors+0x30>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2200      	movs	r2, #0
 800354a:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);  // Right motor direction = 0
 800354c:	4b04      	ldr	r3, [pc, #16]	@ (8003560 <stop_motors+0x30>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2200      	movs	r2, #0
 8003552:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003554:	bf00      	nop
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	20000358 	.word	0x20000358

08003564 <break_motors>:
void break_motors(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
    // Apply active braking by setting both inputs HIGH for each motor
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 1000);  // Left IN1 = HIGH
 8003568:	4b0d      	ldr	r3, [pc, #52]	@ (80035a0 <break_motors+0x3c>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003570:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1000);  // Left IN2 = HIGH
 8003572:	4b0b      	ldr	r3, [pc, #44]	@ (80035a0 <break_motors+0x3c>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800357a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);  // Right IN3 = HIGH
 800357c:	4b08      	ldr	r3, [pc, #32]	@ (80035a0 <break_motors+0x3c>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003584:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 1000);  // Right IN4 = HIGH
 8003586:	4b06      	ldr	r3, [pc, #24]	@ (80035a0 <break_motors+0x3c>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800358e:	641a      	str	r2, [r3, #64]	@ 0x40

    HAL_Delay(200);  // Hold brake briefly
 8003590:	20c8      	movs	r0, #200	@ 0xc8
 8003592:	f001 fde7 	bl	8005164 <HAL_Delay>
    stop_motors();   // Then coast
 8003596:	f7ff ffcb 	bl	8003530 <stop_motors>
}
 800359a:	bf00      	nop
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	20000358 	.word	0x20000358

080035a4 <move_forward_distance>:


/**
 * @brief Move forward a specific distance - FIXED VERSION
 */
void move_forward_distance(int target_counts) {		// CHECK////////////////////////////////////////
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b08a      	sub	sp, #40	@ 0x28
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]

    // FIXED: Use safe encoder reading
	reset_encoder_totals();
 80035ac:	f7ff ff16 	bl	80033dc <reset_encoder_totals>
    int32_t start_left = get_left_encoder_total();
 80035b0:	f7ff ff00 	bl	80033b4 <get_left_encoder_total>
 80035b4:	6278      	str	r0, [r7, #36]	@ 0x24
    int32_t start_right = get_right_encoder_total();
 80035b6:	f7ff ff07 	bl	80033c8 <get_right_encoder_total>
 80035ba:	6238      	str	r0, [r7, #32]


    while (1) {
    	mpu9250_read_gyro();
 80035bc:	f7fe f8da 	bl	8001774 <mpu9250_read_gyro>
    	moveStraightGyroPID();
 80035c0:	f000 f8be 	bl	8003740 <moveStraightGyroPID>


        int32_t current_left = get_left_encoder_total();
 80035c4:	f7ff fef6 	bl	80033b4 <get_left_encoder_total>
 80035c8:	61f8      	str	r0, [r7, #28]
        int32_t current_right = get_right_encoder_total();
 80035ca:	f7ff fefd 	bl	80033c8 <get_right_encoder_total>
 80035ce:	61b8      	str	r0, [r7, #24]
        int32_t left_traveled = current_left - start_left;
 80035d0:	69fa      	ldr	r2, [r7, #28]
 80035d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	617b      	str	r3, [r7, #20]
        int32_t right_traveled = current_right - start_right;
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	6a3b      	ldr	r3, [r7, #32]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	613b      	str	r3, [r7, #16]
        int32_t avg_traveled = (left_traveled + right_traveled) / 2;
 80035e0:	697a      	ldr	r2, [r7, #20]
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	4413      	add	r3, r2
 80035e6:	0fda      	lsrs	r2, r3, #31
 80035e8:	4413      	add	r3, r2
 80035ea:	105b      	asrs	r3, r3, #1
 80035ec:	60fb      	str	r3, [r7, #12]

        send_bluetooth_printf("L:%ld R:%ld\r\n",current_left,current_right);
 80035ee:	69ba      	ldr	r2, [r7, #24]
 80035f0:	69f9      	ldr	r1, [r7, #28]
 80035f2:	4809      	ldr	r0, [pc, #36]	@ (8003618 <move_forward_distance+0x74>)
 80035f4:	f7fd fd60 	bl	80010b8 <send_bluetooth_printf>

        if (avg_traveled >= target_counts) {
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	da03      	bge.n	8003608 <move_forward_distance+0x64>
            break;
        }
        HAL_Delay(1);
 8003600:	2001      	movs	r0, #1
 8003602:	f001 fdaf 	bl	8005164 <HAL_Delay>
    while (1) {
 8003606:	e7d9      	b.n	80035bc <move_forward_distance+0x18>
            break;
 8003608:	bf00      	nop
    }

    break_motors();		// use a S-curve to apply break/////////////////////
 800360a:	f7ff ffab 	bl	8003564 <break_motors>
}
 800360e:	bf00      	nop
 8003610:	3728      	adds	r7, #40	@ 0x28
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	0800d528 	.word	0x0800d528

0800361c <motor_set>:



// helper to set speed (01000 = 0100%)
// Fixed motor_set function for DRV8833
void motor_set(uint8_t motor, bool forward, uint16_t duty) {
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	4603      	mov	r3, r0
 8003624:	71fb      	strb	r3, [r7, #7]
 8003626:	460b      	mov	r3, r1
 8003628:	71bb      	strb	r3, [r7, #6]
 800362a:	4613      	mov	r3, r2
 800362c:	80bb      	strh	r3, [r7, #4]
    if (motor == 0) { // Left motor
 800362e:	79fb      	ldrb	r3, [r7, #7]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d115      	bne.n	8003660 <motor_set+0x44>
        if (forward) {
 8003634:	79bb      	ldrb	r3, [r7, #6]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d008      	beq.n	800364c <motor_set+0x30>
			// Left reverse: IN1=LOW, IN2=PWM
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, duty); // PA6 = PWM
 800363a:	4b17      	ldr	r3, [pc, #92]	@ (8003698 <motor_set+0x7c>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	88ba      	ldrh	r2, [r7, #4]
 8003640:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0); // PA7 = LOW
 8003642:	4b15      	ldr	r3, [pc, #84]	@ (8003698 <motor_set+0x7c>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2200      	movs	r2, #0
 8003648:	639a      	str	r2, [r3, #56]	@ 0x38
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0); // PB1 = LOW
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty); // PB0 = PWM

        }
    }
}
 800364a:	e020      	b.n	800368e <motor_set+0x72>
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, duty); // PA7 = PWM
 800364c:	4b12      	ldr	r3, [pc, #72]	@ (8003698 <motor_set+0x7c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	88ba      	ldrh	r2, [r7, #4]
 8003652:	639a      	str	r2, [r3, #56]	@ 0x38
        	HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_RESET); // PA6 = LOW
 8003654:	2200      	movs	r2, #0
 8003656:	2140      	movs	r1, #64	@ 0x40
 8003658:	4810      	ldr	r0, [pc, #64]	@ (800369c <motor_set+0x80>)
 800365a:	f002 fcc1 	bl	8005fe0 <HAL_GPIO_WritePin>
}
 800365e:	e016      	b.n	800368e <motor_set+0x72>
    	bool actual_forward = forward;  // invert direction
 8003660:	79bb      	ldrb	r3, [r7, #6]
 8003662:	73fb      	strb	r3, [r7, #15]
        if (actual_forward) {
 8003664:	7bfb      	ldrb	r3, [r7, #15]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d009      	beq.n	800367e <motor_set+0x62>
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, duty); // PB1 = PWM
 800366a:	4b0b      	ldr	r3, [pc, #44]	@ (8003698 <motor_set+0x7c>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	88ba      	ldrh	r2, [r7, #4]
 8003670:	641a      	str	r2, [r3, #64]	@ 0x40
        	HAL_GPIO_WritePin(MOTOR_IN3_GPIO_Port, MOTOR_IN3_Pin, GPIO_PIN_RESET); // PB0 = LOW
 8003672:	2200      	movs	r2, #0
 8003674:	2101      	movs	r1, #1
 8003676:	480a      	ldr	r0, [pc, #40]	@ (80036a0 <motor_set+0x84>)
 8003678:	f002 fcb2 	bl	8005fe0 <HAL_GPIO_WritePin>
}
 800367c:	e007      	b.n	800368e <motor_set+0x72>
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0); // PB1 = LOW
 800367e:	4b06      	ldr	r3, [pc, #24]	@ (8003698 <motor_set+0x7c>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2200      	movs	r2, #0
 8003684:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty); // PB0 = PWM
 8003686:	4b04      	ldr	r3, [pc, #16]	@ (8003698 <motor_set+0x7c>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	88ba      	ldrh	r2, [r7, #4]
 800368c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800368e:	bf00      	nop
 8003690:	3710      	adds	r7, #16
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	20000358 	.word	0x20000358
 800369c:	40020000 	.word	0x40020000
 80036a0:	40020400 	.word	0x40020400

080036a4 <clampf_local>:
static const int PWM_MIN = 0;
static const int PWM_MAX = 1000;
static const int PWM_MIN_MOVE = 40;                // optional min to overcome stiction

/* Helper clamp */
static inline float clampf_local(float v, float lo, float hi) {
 80036a4:	b480      	push	{r7}
 80036a6:	b085      	sub	sp, #20
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	ed87 0a03 	vstr	s0, [r7, #12]
 80036ae:	edc7 0a02 	vstr	s1, [r7, #8]
 80036b2:	ed87 1a01 	vstr	s2, [r7, #4]
    return (v < lo) ? lo : (v > hi) ? hi : v;
 80036b6:	ed97 7a03 	vldr	s14, [r7, #12]
 80036ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80036be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036c6:	d501      	bpl.n	80036cc <clampf_local+0x28>
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	e00b      	b.n	80036e4 <clampf_local+0x40>
 80036cc:	ed97 7a03 	vldr	s14, [r7, #12]
 80036d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80036d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036dc:	dd01      	ble.n	80036e2 <clampf_local+0x3e>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	e000      	b.n	80036e4 <clampf_local+0x40>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	ee07 3a90 	vmov	s15, r3
}
 80036e8:	eeb0 0a67 	vmov.f32	s0, s15
 80036ec:	3714      	adds	r7, #20
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
	...

080036f8 <moveStraightGyroPID_Reset>:
    if (v < lo) return lo;
    if (v > hi) return hi;
    return v;
}

void moveStraightGyroPID_Reset(void) {
 80036f8:	b580      	push	{r7, lr}
 80036fa:	af00      	add	r7, sp, #0
    pid_error_prev = 0.0f;
 80036fc:	4b0b      	ldr	r3, [pc, #44]	@ (800372c <moveStraightGyroPID_Reset+0x34>)
 80036fe:	f04f 0200 	mov.w	r2, #0
 8003702:	601a      	str	r2, [r3, #0]
    pid_integral = 0.0f;
 8003704:	4b0a      	ldr	r3, [pc, #40]	@ (8003730 <moveStraightGyroPID_Reset+0x38>)
 8003706:	f04f 0200 	mov.w	r2, #0
 800370a:	601a      	str	r2, [r3, #0]
    pid_deriv_filt = 0.0f;
 800370c:	4b09      	ldr	r3, [pc, #36]	@ (8003734 <moveStraightGyroPID_Reset+0x3c>)
 800370e:	f04f 0200 	mov.w	r2, #0
 8003712:	601a      	str	r2, [r3, #0]
    learn_cooldown = 0.0f;
 8003714:	4b08      	ldr	r3, [pc, #32]	@ (8003738 <moveStraightGyroPID_Reset+0x40>)
 8003716:	f04f 0200 	mov.w	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
    pid_last_ms = HAL_GetTick();
 800371c:	f001 fd16 	bl	800514c <HAL_GetTick>
 8003720:	4603      	mov	r3, r0
 8003722:	4a06      	ldr	r2, [pc, #24]	@ (800373c <moveStraightGyroPID_Reset+0x44>)
 8003724:	6013      	str	r3, [r2, #0]
}
 8003726:	bf00      	nop
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	20001d38 	.word	0x20001d38
 8003730:	20001d3c 	.word	0x20001d3c
 8003734:	20001d40 	.word	0x20001d40
 8003738:	20001d44 	.word	0x20001d44
 800373c:	20001d34 	.word	0x20001d34

08003740 <moveStraightGyroPID>:
    pid_error_prev = rate;
}



void moveStraightGyroPID(void) {
 8003740:	b580      	push	{r7, lr}
 8003742:	b088      	sub	sp, #32
 8003744:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8003746:	f001 fd01 	bl	800514c <HAL_GetTick>
 800374a:	6138      	str	r0, [r7, #16]
    float dt = (now - pid_last_ms) / 1000.0f;
 800374c:	4b6c      	ldr	r3, [pc, #432]	@ (8003900 <moveStraightGyroPID+0x1c0>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	693a      	ldr	r2, [r7, #16]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	ee07 3a90 	vmov	s15, r3
 8003758:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800375c:	eddf 6a69 	vldr	s13, [pc, #420]	@ 8003904 <moveStraightGyroPID+0x1c4>
 8003760:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003764:	edc7 7a07 	vstr	s15, [r7, #28]
    if (dt <= 0.0f) dt = 0.001f; // safety small dt if HAL tick didn't advance
 8003768:	edd7 7a07 	vldr	s15, [r7, #28]
 800376c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003774:	d801      	bhi.n	800377a <moveStraightGyroPID+0x3a>
 8003776:	4b64      	ldr	r3, [pc, #400]	@ (8003908 <moveStraightGyroPID+0x1c8>)
 8003778:	61fb      	str	r3, [r7, #28]
    pid_last_ms = now;
 800377a:	4a61      	ldr	r2, [pc, #388]	@ (8003900 <moveStraightGyroPID+0x1c0>)
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	6013      	str	r3, [r2, #0]

    /* READ: your gyro rate (deg/s). Keep original sign convention:
       original code used error_g = mpu9250_get_gyro_z_compensated();
       and motor1 = base - correction; motor2 = base + correction;
       so we preserve that mapping for compatibility. */
    float error = mpu9250_get_gyro_z_compensated();
 8003780:	f7fd ffca 	bl	8001718 <mpu9250_get_gyro_z_compensated>
 8003784:	ed87 0a03 	vstr	s0, [r7, #12]

    /* Integral (with dt) + anti-windup clamp */
    pid_integral += error * dt;
 8003788:	ed97 7a03 	vldr	s14, [r7, #12]
 800378c:	edd7 7a07 	vldr	s15, [r7, #28]
 8003790:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003794:	4b5d      	ldr	r3, [pc, #372]	@ (800390c <moveStraightGyroPID+0x1cc>)
 8003796:	edd3 7a00 	vldr	s15, [r3]
 800379a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800379e:	4b5b      	ldr	r3, [pc, #364]	@ (800390c <moveStraightGyroPID+0x1cc>)
 80037a0:	edc3 7a00 	vstr	s15, [r3]
    pid_integral = clampf_local(pid_integral, -INTEGRAL_LIMIT, INTEGRAL_LIMIT);
 80037a4:	4b59      	ldr	r3, [pc, #356]	@ (800390c <moveStraightGyroPID+0x1cc>)
 80037a6:	edd3 7a00 	vldr	s15, [r3]
 80037aa:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80037ae:	eeb1 7a47 	vneg.f32	s14, s14
 80037b2:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80037b6:	eeb0 1a66 	vmov.f32	s2, s13
 80037ba:	eef0 0a47 	vmov.f32	s1, s14
 80037be:	eeb0 0a67 	vmov.f32	s0, s15
 80037c2:	f7ff ff6f 	bl	80036a4 <clampf_local>
 80037c6:	eef0 7a40 	vmov.f32	s15, s0
 80037ca:	4b50      	ldr	r3, [pc, #320]	@ (800390c <moveStraightGyroPID+0x1cc>)
 80037cc:	edc3 7a00 	vstr	s15, [r3]

    /* Derivative (on error) and low-pass filter */
    float deriv_raw = (error - pid_error_prev) / dt;    // d(error)/dt
 80037d0:	4b4f      	ldr	r3, [pc, #316]	@ (8003910 <moveStraightGyroPID+0x1d0>)
 80037d2:	edd3 7a00 	vldr	s15, [r3]
 80037d6:	ed97 7a03 	vldr	s14, [r7, #12]
 80037da:	ee77 6a67 	vsub.f32	s13, s14, s15
 80037de:	ed97 7a07 	vldr	s14, [r7, #28]
 80037e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037e6:	edc7 7a02 	vstr	s15, [r7, #8]
    pid_deriv_filt = DERIV_FILTER_ALPHA * pid_deriv_filt + (1.0f - DERIV_FILTER_ALPHA) * deriv_raw;
 80037ea:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8003914 <moveStraightGyroPID+0x1d4>
 80037ee:	4b4a      	ldr	r3, [pc, #296]	@ (8003918 <moveStraightGyroPID+0x1d8>)
 80037f0:	edd3 7a00 	vldr	s15, [r3]
 80037f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037f8:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8003914 <moveStraightGyroPID+0x1d4>
 80037fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003800:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003804:	edd7 7a02 	vldr	s15, [r7, #8]
 8003808:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800380c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003810:	4b41      	ldr	r3, [pc, #260]	@ (8003918 <moveStraightGyroPID+0x1d8>)
 8003812:	edc3 7a00 	vstr	s15, [r3]

    /* PID output (correction) */
    float correction = (Kp_g * error) + (Ki_g * pid_integral) + (Kd_g * pid_deriv_filt);
 8003816:	4b41      	ldr	r3, [pc, #260]	@ (800391c <moveStraightGyroPID+0x1dc>)
 8003818:	ed93 7a00 	vldr	s14, [r3]
 800381c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003820:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003824:	4b3e      	ldr	r3, [pc, #248]	@ (8003920 <moveStraightGyroPID+0x1e0>)
 8003826:	edd3 6a00 	vldr	s13, [r3]
 800382a:	4b38      	ldr	r3, [pc, #224]	@ (800390c <moveStraightGyroPID+0x1cc>)
 800382c:	edd3 7a00 	vldr	s15, [r3]
 8003830:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003834:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003838:	4b3a      	ldr	r3, [pc, #232]	@ (8003924 <moveStraightGyroPID+0x1e4>)
 800383a:	edd3 6a00 	vldr	s13, [r3]
 800383e:	4b36      	ldr	r3, [pc, #216]	@ (8003918 <moveStraightGyroPID+0x1d8>)
 8003840:	edd3 7a00 	vldr	s15, [r3]
 8003844:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003848:	ee77 7a27 	vadd.f32	s15, s14, s15
 800384c:	edc7 7a01 	vstr	s15, [r7, #4]

    /* Base PWM for forward motion (adjust to your nominal cruising PWM) */
    const int base_pwm = 570;
 8003850:	f240 233a 	movw	r3, #570	@ 0x23a
 8003854:	603b      	str	r3, [r7, #0]

    int motor1Speed = (int)roundf((float)base_pwm - correction); // right wheel in your mapping
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	ee07 3a90 	vmov	s15, r3
 800385c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003860:	edd7 7a01 	vldr	s15, [r7, #4]
 8003864:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003868:	eeb0 0a67 	vmov.f32	s0, s15
 800386c:	f008 fea8 	bl	800c5c0 <roundf>
 8003870:	eef0 7a40 	vmov.f32	s15, s0
 8003874:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003878:	ee17 3a90 	vmov	r3, s15
 800387c:	61bb      	str	r3, [r7, #24]
    int motor2Speed = (int)roundf((float)base_pwm + correction); // left wheel
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	ee07 3a90 	vmov	s15, r3
 8003884:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003888:	edd7 7a01 	vldr	s15, [r7, #4]
 800388c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003890:	eeb0 0a67 	vmov.f32	s0, s15
 8003894:	f008 fe94 	bl	800c5c0 <roundf>
 8003898:	eef0 7a40 	vmov.f32	s15, s0
 800389c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038a0:	ee17 3a90 	vmov	r3, s15
 80038a4:	617b      	str	r3, [r7, #20]

    /* Clamp PWM outputs (and provide a safe top, not full 1000 if you prefer) */
    if (motor1Speed > 1200) motor1Speed = 1200;
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 80038ac:	dd02      	ble.n	80038b4 <moveStraightGyroPID+0x174>
 80038ae:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80038b2:	61bb      	str	r3, [r7, #24]
    if (motor2Speed > 1200) motor2Speed = 1200;
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 80038ba:	dd02      	ble.n	80038c2 <moveStraightGyroPID+0x182>
 80038bc:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80038c0:	617b      	str	r3, [r7, #20]
    if (motor1Speed < 0) motor1Speed = 0;
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	da01      	bge.n	80038cc <moveStraightGyroPID+0x18c>
 80038c8:	2300      	movs	r3, #0
 80038ca:	61bb      	str	r3, [r7, #24]
    if (motor2Speed < 0) motor2Speed = 0;
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	da01      	bge.n	80038d6 <moveStraightGyroPID+0x196>
 80038d2:	2300      	movs	r3, #0
 80038d4:	617b      	str	r3, [r7, #20]



    /* Set motors: adjust direction flags if your wiring uses opposite logic */
    motor_set(0, true, motor2Speed); // Left
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	b29b      	uxth	r3, r3
 80038da:	461a      	mov	r2, r3
 80038dc:	2101      	movs	r1, #1
 80038de:	2000      	movs	r0, #0
 80038e0:	f7ff fe9c 	bl	800361c <motor_set>
    motor_set(1, true, motor1Speed); // Right
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	461a      	mov	r2, r3
 80038ea:	2101      	movs	r1, #1
 80038ec:	2001      	movs	r0, #1
 80038ee:	f7ff fe95 	bl	800361c <motor_set>

    /* store previous error for next derivative computation */
    pid_error_prev = error;
 80038f2:	4a07      	ldr	r2, [pc, #28]	@ (8003910 <moveStraightGyroPID+0x1d0>)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6013      	str	r3, [r2, #0]
}
 80038f8:	bf00      	nop
 80038fa:	3720      	adds	r7, #32
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	20001d34 	.word	0x20001d34
 8003904:	447a0000 	.word	0x447a0000
 8003908:	3a83126f 	.word	0x3a83126f
 800390c:	20001d3c 	.word	0x20001d3c
 8003910:	20001d38 	.word	0x20001d38
 8003914:	3f6fd007 	.word	0x3f6fd007
 8003918:	20001d40 	.word	0x20001d40
 800391c:	20000004 	.word	0x20000004
 8003920:	20000008 	.word	0x20000008
 8003924:	2000000c 	.word	0x2000000c

08003928 <signf>:
static const float INTEGRAL_CLAMP = 10.0f;

// --- PID state ---
static float pid_int = 0.0f, pid_prev_err = 0.0f, pid_deriv_f = 0.0f;

static inline float signf(float x) { return (x >= 0.0f) ? 1.0f : -1.0f; }
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	ed87 0a01 	vstr	s0, [r7, #4]
 8003932:	edd7 7a01 	vldr	s15, [r7, #4]
 8003936:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800393a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800393e:	db02      	blt.n	8003946 <signf+0x1e>
 8003940:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003944:	e000      	b.n	8003948 <signf+0x20>
 8003946:	4b05      	ldr	r3, [pc, #20]	@ (800395c <signf+0x34>)
 8003948:	ee07 3a90 	vmov	s15, r3
 800394c:	eeb0 0a67 	vmov.f32	s0, s15
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	bf800000 	.word	0xbf800000

08003960 <gyro_turn_reset>:

void gyro_turn_reset(void) {
 8003960:	b580      	push	{r7, lr}
 8003962:	af00      	add	r7, sp, #0
    pid_int = 0.0f;
 8003964:	4b09      	ldr	r3, [pc, #36]	@ (800398c <gyro_turn_reset+0x2c>)
 8003966:	f04f 0200 	mov.w	r2, #0
 800396a:	601a      	str	r2, [r3, #0]
    pid_prev_err = 0.0f;
 800396c:	4b08      	ldr	r3, [pc, #32]	@ (8003990 <gyro_turn_reset+0x30>)
 800396e:	f04f 0200 	mov.w	r2, #0
 8003972:	601a      	str	r2, [r3, #0]
    pid_deriv_f = 0.0f;
 8003974:	4b07      	ldr	r3, [pc, #28]	@ (8003994 <gyro_turn_reset+0x34>)
 8003976:	f04f 0200 	mov.w	r2, #0
 800397a:	601a      	str	r2, [r3, #0]
    pid_last_ms = HAL_GetTick();
 800397c:	f001 fbe6 	bl	800514c <HAL_GetTick>
 8003980:	4603      	mov	r3, r0
 8003982:	4a05      	ldr	r2, [pc, #20]	@ (8003998 <gyro_turn_reset+0x38>)
 8003984:	6013      	str	r3, [r2, #0]
}
 8003986:	bf00      	nop
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	20001d48 	.word	0x20001d48
 8003990:	20001d4c 	.word	0x20001d4c
 8003994:	20001d50 	.word	0x20001d50
 8003998:	20001d34 	.word	0x20001d34

0800399c <gyro_rate_pid_step>:

static float gyro_rate_pid_step(float sp_dps, float meas_dps, float *p_dt) {
 800399c:	b580      	push	{r7, lr}
 800399e:	b088      	sub	sp, #32
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	ed87 0a03 	vstr	s0, [r7, #12]
 80039a6:	edc7 0a02 	vstr	s1, [r7, #8]
 80039aa:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 80039ac:	f001 fbce 	bl	800514c <HAL_GetTick>
 80039b0:	61b8      	str	r0, [r7, #24]
    float dt = (now - pid_last_ms) / 1000.0f;
 80039b2:	4b4e      	ldr	r3, [pc, #312]	@ (8003aec <gyro_rate_pid_step+0x150>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	ee07 3a90 	vmov	s15, r3
 80039be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80039c2:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8003af0 <gyro_rate_pid_step+0x154>
 80039c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80039ca:	edc7 7a07 	vstr	s15, [r7, #28]
    if (dt <= 0.0f) dt = 0.002f;
 80039ce:	edd7 7a07 	vldr	s15, [r7, #28]
 80039d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80039d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039da:	d801      	bhi.n	80039e0 <gyro_rate_pid_step+0x44>
 80039dc:	4b45      	ldr	r3, [pc, #276]	@ (8003af4 <gyro_rate_pid_step+0x158>)
 80039de:	61fb      	str	r3, [r7, #28]
    pid_last_ms = now;
 80039e0:	4a42      	ldr	r2, [pc, #264]	@ (8003aec <gyro_rate_pid_step+0x150>)
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	6013      	str	r3, [r2, #0]
    if (p_dt) *p_dt = dt;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <gyro_rate_pid_step+0x56>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	69fa      	ldr	r2, [r7, #28]
 80039f0:	601a      	str	r2, [r3, #0]

    float err = sp_dps - meas_dps;
 80039f2:	ed97 7a03 	vldr	s14, [r7, #12]
 80039f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80039fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039fe:	edc7 7a05 	vstr	s15, [r7, #20]

    // integral (anti-windup)
    pid_int += err * dt;
 8003a02:	ed97 7a05 	vldr	s14, [r7, #20]
 8003a06:	edd7 7a07 	vldr	s15, [r7, #28]
 8003a0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a0e:	4b3a      	ldr	r3, [pc, #232]	@ (8003af8 <gyro_rate_pid_step+0x15c>)
 8003a10:	edd3 7a00 	vldr	s15, [r3]
 8003a14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a18:	4b37      	ldr	r3, [pc, #220]	@ (8003af8 <gyro_rate_pid_step+0x15c>)
 8003a1a:	edc3 7a00 	vstr	s15, [r3]
    if (pid_int >  INTEGRAL_CLAMP) pid_int =  INTEGRAL_CLAMP;
 8003a1e:	4b36      	ldr	r3, [pc, #216]	@ (8003af8 <gyro_rate_pid_step+0x15c>)
 8003a20:	edd3 7a00 	vldr	s15, [r3]
 8003a24:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003a28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a30:	dd02      	ble.n	8003a38 <gyro_rate_pid_step+0x9c>
 8003a32:	4a32      	ldr	r2, [pc, #200]	@ (8003afc <gyro_rate_pid_step+0x160>)
 8003a34:	4b30      	ldr	r3, [pc, #192]	@ (8003af8 <gyro_rate_pid_step+0x15c>)
 8003a36:	601a      	str	r2, [r3, #0]
    if (pid_int < -INTEGRAL_CLAMP) pid_int = -INTEGRAL_CLAMP;
 8003a38:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 8003a3c:	eeb1 7a67 	vneg.f32	s14, s15
 8003a40:	4b2d      	ldr	r3, [pc, #180]	@ (8003af8 <gyro_rate_pid_step+0x15c>)
 8003a42:	edd3 7a00 	vldr	s15, [r3]
 8003a46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a4e:	dd06      	ble.n	8003a5e <gyro_rate_pid_step+0xc2>
 8003a50:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 8003a54:	eef1 7a67 	vneg.f32	s15, s15
 8003a58:	4b27      	ldr	r3, [pc, #156]	@ (8003af8 <gyro_rate_pid_step+0x15c>)
 8003a5a:	edc3 7a00 	vstr	s15, [r3]

    // derivative (filtered)
    float d_raw = (err - pid_prev_err) / dt;
 8003a5e:	4b28      	ldr	r3, [pc, #160]	@ (8003b00 <gyro_rate_pid_step+0x164>)
 8003a60:	edd3 7a00 	vldr	s15, [r3]
 8003a64:	ed97 7a05 	vldr	s14, [r7, #20]
 8003a68:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003a6c:	ed97 7a07 	vldr	s14, [r7, #28]
 8003a70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a74:	edc7 7a04 	vstr	s15, [r7, #16]
    pid_deriv_f = DERIV_ALPHA * pid_deriv_f + (1.0f - DERIV_ALPHA) * d_raw;
 8003a78:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8003b04 <gyro_rate_pid_step+0x168>
 8003a7c:	4b22      	ldr	r3, [pc, #136]	@ (8003b08 <gyro_rate_pid_step+0x16c>)
 8003a7e:	edd3 7a00 	vldr	s15, [r3]
 8003a82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a86:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8003b04 <gyro_rate_pid_step+0x168>
 8003a8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a8e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003a92:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8003b08 <gyro_rate_pid_step+0x16c>)
 8003aa0:	edc3 7a00 	vstr	s15, [r3]
    pid_prev_err = err;
 8003aa4:	4a16      	ldr	r2, [pc, #88]	@ (8003b00 <gyro_rate_pid_step+0x164>)
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	6013      	str	r3, [r2, #0]

    // PID  PWM (right - left)
    return Kp_g*err + Ki_g*pid_int + Kd_g*pid_deriv_f;
 8003aaa:	4b18      	ldr	r3, [pc, #96]	@ (8003b0c <gyro_rate_pid_step+0x170>)
 8003aac:	ed93 7a00 	vldr	s14, [r3]
 8003ab0:	edd7 7a05 	vldr	s15, [r7, #20]
 8003ab4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ab8:	4b15      	ldr	r3, [pc, #84]	@ (8003b10 <gyro_rate_pid_step+0x174>)
 8003aba:	edd3 6a00 	vldr	s13, [r3]
 8003abe:	4b0e      	ldr	r3, [pc, #56]	@ (8003af8 <gyro_rate_pid_step+0x15c>)
 8003ac0:	edd3 7a00 	vldr	s15, [r3]
 8003ac4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ac8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003acc:	4b11      	ldr	r3, [pc, #68]	@ (8003b14 <gyro_rate_pid_step+0x178>)
 8003ace:	edd3 6a00 	vldr	s13, [r3]
 8003ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8003b08 <gyro_rate_pid_step+0x16c>)
 8003ad4:	edd3 7a00 	vldr	s15, [r3]
 8003ad8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003adc:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8003ae0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ae4:	3720      	adds	r7, #32
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	20001d34 	.word	0x20001d34
 8003af0:	447a0000 	.word	0x447a0000
 8003af4:	3b03126f 	.word	0x3b03126f
 8003af8:	20001d48 	.word	0x20001d48
 8003afc:	41200000 	.word	0x41200000
 8003b00:	20001d4c 	.word	0x20001d4c
 8003b04:	3f666666 	.word	0x3f666666
 8003b08:	20001d50 	.word	0x20001d50
 8003b0c:	20000004 	.word	0x20000004
 8003b10:	20000008 	.word	0x20000008
 8003b14:	2000000c 	.word	0x2000000c

08003b18 <turn_in_place_gyro>:
/**
 * In-place turn by angle (deg). +angle = CCW/left, -angle = CW/right.
 * base_pwm = 80..250 is typical. timeout_ms is safety.
 */
void turn_in_place_gyro(float angle_deg, int base_pwm, uint32_t timeout_ms)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	ed2d 8b02 	vpush	{d8}
 8003b1e:	b098      	sub	sp, #96	@ 0x60
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	ed87 0a03 	vstr	s0, [r7, #12]
 8003b26:	60b8      	str	r0, [r7, #8]
 8003b28:	6079      	str	r1, [r7, #4]
    if (base_pwm < 60)  base_pwm = 60;
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	2b3b      	cmp	r3, #59	@ 0x3b
 8003b2e:	dc01      	bgt.n	8003b34 <turn_in_place_gyro+0x1c>
 8003b30:	233c      	movs	r3, #60	@ 0x3c
 8003b32:	60bb      	str	r3, [r7, #8]
    if (base_pwm > 400) base_pwm = 400;
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8003b3a:	dd02      	ble.n	8003b42 <turn_in_place_gyro+0x2a>
 8003b3c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8003b40:	60bb      	str	r3, [r7, #8]

    gyro_turn_reset();
 8003b42:	f7ff ff0d 	bl	8003960 <gyro_turn_reset>

    float yaw = 0.0f;                  // integrated heading (deg)
 8003b46:	f04f 0300 	mov.w	r3, #0
 8003b4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    const float target = angle_deg;    // signed target
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint32_t t0 = HAL_GetTick();
 8003b50:	f001 fafc 	bl	800514c <HAL_GetTick>
 8003b54:	63b8      	str	r0, [r7, #56]	@ 0x38
    uint32_t settle_start = 0;
 8003b56:	2300      	movs	r3, #0
 8003b58:	65bb      	str	r3, [r7, #88]	@ 0x58

    // last timestamp for yaw integration
    uint32_t last_ms = HAL_GetTick();
 8003b5a:	f001 faf7 	bl	800514c <HAL_GetTick>
 8003b5e:	6578      	str	r0, [r7, #84]	@ 0x54

    while (1) {
        // --- timing ---
        uint32_t now = HAL_GetTick();
 8003b60:	f001 faf4 	bl	800514c <HAL_GetTick>
 8003b64:	6378      	str	r0, [r7, #52]	@ 0x34
        float dt = (now - last_ms) / 1000.0f;
 8003b66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003b68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	ee07 3a90 	vmov	s15, r3
 8003b70:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b74:	eddf 6aa7 	vldr	s13, [pc, #668]	@ 8003e14 <turn_in_place_gyro+0x2fc>
 8003b78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b7c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
        if (dt <= 0.0f) dt = 0.001f;
 8003b80:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8003b84:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b8c:	d801      	bhi.n	8003b92 <turn_in_place_gyro+0x7a>
 8003b8e:	4ba2      	ldr	r3, [pc, #648]	@ (8003e18 <turn_in_place_gyro+0x300>)
 8003b90:	653b      	str	r3, [r7, #80]	@ 0x50
        last_ms = now;
 8003b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b94:	657b      	str	r3, [r7, #84]	@ 0x54
        mpu9250_read_gyro();
 8003b96:	f7fd fded 	bl	8001774 <mpu9250_read_gyro>
        // --- sensors ---
        float gz = mpu9250_get_gyro_z_compensated();  // deg/s
 8003b9a:	f7fd fdbd 	bl	8001718 <mpu9250_get_gyro_z_compensated>
 8003b9e:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30

        // --- integrate heading (keep sign!) ---
        yaw += gz * dt;
 8003ba2:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003ba6:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8003baa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bae:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8003bb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bb6:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c

        // signed angle error (THIS FIXES THE MAIN BUG)
        float ang_err = target - yaw;
 8003bba:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8003bbe:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003bc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bc6:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

        // desired rate with braking law (changes sign if you overshoot)
        float omega_brake = sqrtf(fmaxf(0.0f, 2.0f * ALPHA_MAX_DPS2 * fabsf(ang_err)));
 8003bca:	4b94      	ldr	r3, [pc, #592]	@ (8003e1c <turn_in_place_gyro+0x304>)
 8003bcc:	edd3 7a00 	vldr	s15, [r3]
 8003bd0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003bd4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003bd8:	eef0 7ae7 	vabs.f32	s15, s15
 8003bdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003be0:	eddf 0a8f 	vldr	s1, [pc, #572]	@ 8003e20 <turn_in_place_gyro+0x308>
 8003be4:	eeb0 0a67 	vmov.f32	s0, s15
 8003be8:	f008 fc80 	bl	800c4ec <fmaxf>
 8003bec:	eef0 7a40 	vmov.f32	s15, s0
 8003bf0:	eeb0 0a67 	vmov.f32	s0, s15
 8003bf4:	f008 fc5c 	bl	800c4b0 <sqrtf>
 8003bf8:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
        float omega_des = clampf_local(omega_brake, 0.0f, OMEGA_MAX_DPS) * signf(ang_err);
 8003bfc:	4b89      	ldr	r3, [pc, #548]	@ (8003e24 <turn_in_place_gyro+0x30c>)
 8003bfe:	edd3 7a00 	vldr	s15, [r3]
 8003c02:	eeb0 1a67 	vmov.f32	s2, s15
 8003c06:	eddf 0a86 	vldr	s1, [pc, #536]	@ 8003e20 <turn_in_place_gyro+0x308>
 8003c0a:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8003c0e:	f7ff fd49 	bl	80036a4 <clampf_local>
 8003c12:	eeb0 8a40 	vmov.f32	s16, s0
 8003c16:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8003c1a:	f7ff fe85 	bl	8003928 <signf>
 8003c1e:	eef0 7a40 	vmov.f32	s15, s0
 8003c22:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003c26:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

        // small deadband on command (avoid micro twitch)
        if (fabsf(omega_des) < OMEGA_CMD_DEADBAND) omega_des = 0.0f;
 8003c2a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8003c2e:	eeb0 7ae7 	vabs.f32	s14, s15
 8003c32:	4b7d      	ldr	r3, [pc, #500]	@ (8003e28 <turn_in_place_gyro+0x310>)
 8003c34:	edd3 7a00 	vldr	s15, [r3]
 8003c38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c40:	d502      	bpl.n	8003c48 <turn_in_place_gyro+0x130>
 8003c42:	f04f 0300 	mov.w	r3, #0
 8003c46:	64fb      	str	r3, [r7, #76]	@ 0x4c

        // --- inner rate loop ---
        float pid_dt = 0.0f;
 8003c48:	f04f 0300 	mov.w	r3, #0
 8003c4c:	613b      	str	r3, [r7, #16]
        float dPWM_pid = gyro_rate_pid_step(omega_des, gz, &pid_dt);  // PWM from PID
 8003c4e:	f107 0310 	add.w	r3, r7, #16
 8003c52:	4618      	mov	r0, r3
 8003c54:	edd7 0a0c 	vldr	s1, [r7, #48]	@ 0x30
 8003c58:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 8003c5c:	f7ff fe9e 	bl	800399c <gyro_rate_pid_step>
 8003c60:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
        float dPWM_ff  = (fabsf(omega_des) > 0.0f) ? (omega_des / GYRO_K_DPS_PER_DPWM) : 0.0f;
 8003c64:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8003c68:	eef0 7ae7 	vabs.f32	s15, s15
 8003c6c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c74:	dd06      	ble.n	8003c84 <turn_in_place_gyro+0x16c>
 8003c76:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003c7a:	eddf 6a6c 	vldr	s13, [pc, #432]	@ 8003e2c <turn_in_place_gyro+0x314>
 8003c7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003c82:	e001      	b.n	8003c88 <turn_in_place_gyro+0x170>
 8003c84:	eddf 7a66 	vldr	s15, [pc, #408]	@ 8003e20 <turn_in_place_gyro+0x308>
 8003c88:	edc7 7a08 	vstr	s15, [r7, #32]
        float dPWM     = dPWM_ff + dPWM_pid;   // total PWM (right - left), signed
 8003c8c:	ed97 7a08 	vldr	s14, [r7, #32]
 8003c90:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003c94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c98:	edc7 7a07 	vstr	s15, [r7, #28]

        // split PWM around base so both sides get torque
        float right_mag = (float)base_pwm + 0.5f * fabsf(dPWM);
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	ee07 3a90 	vmov	s15, r3
 8003ca2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ca6:	edd7 7a07 	vldr	s15, [r7, #28]
 8003caa:	eef0 7ae7 	vabs.f32	s15, s15
 8003cae:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003cb2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003cb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cba:	edc7 7a06 	vstr	s15, [r7, #24]
        float left_mag  = (float)base_pwm + 0.5f * fabsf(dPWM);
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	ee07 3a90 	vmov	s15, r3
 8003cc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003cc8:	edd7 7a07 	vldr	s15, [r7, #28]
 8003ccc:	eef0 7ae7 	vabs.f32	s15, s15
 8003cd0:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003cd4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003cd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cdc:	edc7 7a05 	vstr	s15, [r7, #20]

        // decide directions from CURRENT command sign (not the initial turn dir)
        bool left_forward, right_forward;
        if (dPWM >= 0.0f) {
 8003ce0:	edd7 7a07 	vldr	s15, [r7, #28]
 8003ce4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cec:	db06      	blt.n	8003cfc <turn_in_place_gyro+0x1e4>
            // turn left: left backward, right forward
            left_forward  = false;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
            right_forward = true;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8003cfa:	e005      	b.n	8003d08 <turn_in_place_gyro+0x1f0>
        } else {
            // turn right: left forward, right backward
            left_forward  = true;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
            right_forward = false;
 8003d02:	2300      	movs	r3, #0
 8003d04:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
        }

        // if command very small AND rate small, cut power to stop cleanly
        if (fabsf(ang_err) <= ANGLE_TOL_DEG && fabsf(gz) <= RATE_TOL_DPS) {
 8003d08:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003d0c:	eeb0 7ae7 	vabs.f32	s14, s15
 8003d10:	4b47      	ldr	r3, [pc, #284]	@ (8003e30 <turn_in_place_gyro+0x318>)
 8003d12:	edd3 7a00 	vldr	s15, [r3]
 8003d16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d1e:	d822      	bhi.n	8003d66 <turn_in_place_gyro+0x24e>
 8003d20:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003d24:	eeb0 7ae7 	vabs.f32	s14, s15
 8003d28:	4b42      	ldr	r3, [pc, #264]	@ (8003e34 <turn_in_place_gyro+0x31c>)
 8003d2a:	edd3 7a00 	vldr	s15, [r3]
 8003d2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d36:	d816      	bhi.n	8003d66 <turn_in_place_gyro+0x24e>
            motor_set(0, true, 0);
 8003d38:	2200      	movs	r2, #0
 8003d3a:	2101      	movs	r1, #1
 8003d3c:	2000      	movs	r0, #0
 8003d3e:	f7ff fc6d 	bl	800361c <motor_set>
            motor_set(1, true, 0);
 8003d42:	2200      	movs	r2, #0
 8003d44:	2101      	movs	r1, #1
 8003d46:	2001      	movs	r0, #1
 8003d48:	f7ff fc68 	bl	800361c <motor_set>
            if (settle_start == 0) settle_start = now;
 8003d4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d101      	bne.n	8003d56 <turn_in_place_gyro+0x23e>
 8003d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d54:	65bb      	str	r3, [r7, #88]	@ 0x58
            if ((now - settle_start) >= SETTLE_MS) break;
 8003d56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003d58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d5a:	1ad2      	subs	r2, r2, r3
 8003d5c:	4b36      	ldr	r3, [pc, #216]	@ (8003e38 <turn_in_place_gyro+0x320>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d340      	bcc.n	8003de6 <turn_in_place_gyro+0x2ce>
 8003d64:	e04a      	b.n	8003dfc <turn_in_place_gyro+0x2e4>
        } else {
            settle_start = 0;
 8003d66:	2300      	movs	r3, #0
 8003d68:	65bb      	str	r3, [r7, #88]	@ 0x58

            // Apply PWM (no fake min move offsets herelet control truly go to 0 near stop)
            int pwmL = (int)roundf(left_mag);
 8003d6a:	ed97 0a05 	vldr	s0, [r7, #20]
 8003d6e:	f008 fc27 	bl	800c5c0 <roundf>
 8003d72:	eef0 7a40 	vmov.f32	s15, s0
 8003d76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d7a:	ee17 3a90 	vmov	r3, s15
 8003d7e:	647b      	str	r3, [r7, #68]	@ 0x44
            int pwmR = (int)roundf(right_mag);
 8003d80:	ed97 0a06 	vldr	s0, [r7, #24]
 8003d84:	f008 fc1c 	bl	800c5c0 <roundf>
 8003d88:	eef0 7a40 	vmov.f32	s15, s0
 8003d8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d90:	ee17 3a90 	vmov	r3, s15
 8003d94:	643b      	str	r3, [r7, #64]	@ 0x40
            if (pwmL < 0) pwmL = 0;
 8003d96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	da01      	bge.n	8003da0 <turn_in_place_gyro+0x288>
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	647b      	str	r3, [r7, #68]	@ 0x44
            if (pwmL > 1000) pwmL = 1000;
 8003da0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003da2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003da6:	dd02      	ble.n	8003dae <turn_in_place_gyro+0x296>
 8003da8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003dac:	647b      	str	r3, [r7, #68]	@ 0x44
            if (pwmR < 0) pwmR = 0;
 8003dae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	da01      	bge.n	8003db8 <turn_in_place_gyro+0x2a0>
 8003db4:	2300      	movs	r3, #0
 8003db6:	643b      	str	r3, [r7, #64]	@ 0x40
            if (pwmR > 1000) pwmR = 1000;
 8003db8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003dbe:	dd02      	ble.n	8003dc6 <turn_in_place_gyro+0x2ae>
 8003dc0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003dc4:	643b      	str	r3, [r7, #64]	@ 0x40

            motor_set(0, left_forward,  (uint16_t)pwmL);
 8003dc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003dc8:	b29a      	uxth	r2, r3
 8003dca:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8003dce:	4619      	mov	r1, r3
 8003dd0:	2000      	movs	r0, #0
 8003dd2:	f7ff fc23 	bl	800361c <motor_set>
            motor_set(1, right_forward, (uint16_t)pwmR);
 8003dd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8003dde:	4619      	mov	r1, r3
 8003de0:	2001      	movs	r0, #1
 8003de2:	f7ff fc1b 	bl	800361c <motor_set>
        }

        if ((now - t0) > timeout_ms) break;
 8003de6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d303      	bcc.n	8003dfa <turn_in_place_gyro+0x2e2>

        HAL_Delay(2); // ~500 Hz outer loop
 8003df2:	2002      	movs	r0, #2
 8003df4:	f001 f9b6 	bl	8005164 <HAL_Delay>
    while (1) {
 8003df8:	e6b2      	b.n	8003b60 <turn_in_place_gyro+0x48>
        if ((now - t0) > timeout_ms) break;
 8003dfa:	bf00      	nop
    }

    stop_motors();
 8003dfc:	f7ff fb98 	bl	8003530 <stop_motors>
    HAL_Delay(60);
 8003e00:	203c      	movs	r0, #60	@ 0x3c
 8003e02:	f001 f9af 	bl	8005164 <HAL_Delay>
}
 8003e06:	bf00      	nop
 8003e08:	3760      	adds	r7, #96	@ 0x60
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	ecbd 8b02 	vpop	{d8}
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	447a0000 	.word	0x447a0000
 8003e18:	3a83126f 	.word	0x3a83126f
 8003e1c:	20000014 	.word	0x20000014
 8003e20:	00000000 	.word	0x00000000
 8003e24:	20000010 	.word	0x20000010
 8003e28:	20000024 	.word	0x20000024
 8003e2c:	3fb0ff97 	.word	0x3fb0ff97
 8003e30:	20000018 	.word	0x20000018
 8003e34:	2000001c 	.word	0x2000001c
 8003e38:	20000020 	.word	0x20000020

08003e3c <turn_off_emitters>:

/**
 * @brief Turn off IR emitters
 */
void turn_off_emitters(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EMIT_FRONT_LEFT_GPIO_Port, EMIT_FRONT_LEFT_Pin, GPIO_PIN_RESET);
 8003e40:	2200      	movs	r2, #0
 8003e42:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003e46:	480b      	ldr	r0, [pc, #44]	@ (8003e74 <turn_off_emitters+0x38>)
 8003e48:	f002 f8ca 	bl	8005fe0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMIT_SIDE_LEFT_GPIO_Port, EMIT_SIDE_LEFT_Pin, GPIO_PIN_RESET);
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003e52:	4809      	ldr	r0, [pc, #36]	@ (8003e78 <turn_off_emitters+0x3c>)
 8003e54:	f002 f8c4 	bl	8005fe0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMIT_SIDE_RIGHT_GPIO_Port, EMIT_SIDE_RIGHT_Pin, GPIO_PIN_RESET);
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003e5e:	4805      	ldr	r0, [pc, #20]	@ (8003e74 <turn_off_emitters+0x38>)
 8003e60:	f002 f8be 	bl	8005fe0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMIT_FRONT_RIGHT_GPIO_Port, EMIT_FRONT_RIGHT_Pin, GPIO_PIN_RESET);
 8003e64:	2200      	movs	r2, #0
 8003e66:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003e6a:	4803      	ldr	r0, [pc, #12]	@ (8003e78 <turn_off_emitters+0x3c>)
 8003e6c:	f002 f8b8 	bl	8005fe0 <HAL_GPIO_WritePin>
}
 8003e70:	bf00      	nop
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	40020400 	.word	0x40020400
 8003e78:	40020000 	.word	0x40020000

08003e7c <read_adc_channel>:

/**
 * @brief Read specific ADC channel using main.c multi-channel setup
 */
uint16_t read_adc_channel(uint32_t channel) {
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b088      	sub	sp, #32
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef cfg = {0};
 8003e84:	f107 030c 	add.w	r3, r7, #12
 8003e88:	2200      	movs	r2, #0
 8003e8a:	601a      	str	r2, [r3, #0]
 8003e8c:	605a      	str	r2, [r3, #4]
 8003e8e:	609a      	str	r2, [r3, #8]
 8003e90:	60da      	str	r2, [r3, #12]
    cfg.Channel = channel;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	60fb      	str	r3, [r7, #12]
    cfg.Rank = 1;
 8003e96:	2301      	movs	r3, #1
 8003e98:	613b      	str	r3, [r7, #16]
    cfg.SamplingTime = ADC_SAMPLETIME_480CYCLES; // more stable than 84
 8003e9a:	2307      	movs	r3, #7
 8003e9c:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &cfg) != HAL_OK) return 0;
 8003e9e:	f107 030c 	add.w	r3, r7, #12
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	4815      	ldr	r0, [pc, #84]	@ (8003efc <read_adc_channel+0x80>)
 8003ea6:	f001 fb45 	bl	8005534 <HAL_ADC_ConfigChannel>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d001      	beq.n	8003eb4 <read_adc_channel+0x38>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	e01f      	b.n	8003ef4 <read_adc_channel+0x78>

    dwt_delay_us(5);                     // tiny mux settle
 8003eb4:	2005      	movs	r0, #5
 8003eb6:	f7fe fae5 	bl	8002484 <dwt_delay_us>

    // dummy conversion (discard)
    HAL_ADC_Start(&hadc1);
 8003eba:	4810      	ldr	r0, [pc, #64]	@ (8003efc <read_adc_channel+0x80>)
 8003ebc:	f001 f9ba 	bl	8005234 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8003ec0:	210a      	movs	r1, #10
 8003ec2:	480e      	ldr	r0, [pc, #56]	@ (8003efc <read_adc_channel+0x80>)
 8003ec4:	f001 fa9d 	bl	8005402 <HAL_ADC_PollForConversion>
    (void)HAL_ADC_GetValue(&hadc1);
 8003ec8:	480c      	ldr	r0, [pc, #48]	@ (8003efc <read_adc_channel+0x80>)
 8003eca:	f001 fb25 	bl	8005518 <HAL_ADC_GetValue>
    HAL_ADC_Stop(&hadc1);
 8003ece:	480b      	ldr	r0, [pc, #44]	@ (8003efc <read_adc_channel+0x80>)
 8003ed0:	f001 fa64 	bl	800539c <HAL_ADC_Stop>

    // real conversion
    HAL_ADC_Start(&hadc1);
 8003ed4:	4809      	ldr	r0, [pc, #36]	@ (8003efc <read_adc_channel+0x80>)
 8003ed6:	f001 f9ad 	bl	8005234 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8003eda:	210a      	movs	r1, #10
 8003edc:	4807      	ldr	r0, [pc, #28]	@ (8003efc <read_adc_channel+0x80>)
 8003ede:	f001 fa90 	bl	8005402 <HAL_ADC_PollForConversion>
    uint16_t v = HAL_ADC_GetValue(&hadc1);
 8003ee2:	4806      	ldr	r0, [pc, #24]	@ (8003efc <read_adc_channel+0x80>)
 8003ee4:	f001 fb18 	bl	8005518 <HAL_ADC_GetValue>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	83fb      	strh	r3, [r7, #30]
    HAL_ADC_Stop(&hadc1);
 8003eec:	4803      	ldr	r0, [pc, #12]	@ (8003efc <read_adc_channel+0x80>)
 8003eee:	f001 fa55 	bl	800539c <HAL_ADC_Stop>
    return v;
 8003ef2:	8bfb      	ldrh	r3, [r7, #30]
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3720      	adds	r7, #32
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	20000228 	.word	0x20000228

08003f00 <update_sensors>:
uint32_t FL_buff[5];
uint32_t FR_buff[5];
uint32_t L_buff[5];
uint32_t R_buff[5];

void update_sensors(void){
 8003f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f02:	b093      	sub	sp, #76	@ 0x4c
 8003f04:	af04      	add	r7, sp, #16
	turn_off_emitters();
 8003f06:	f7ff ff99 	bl	8003e3c <turn_off_emitters>
	//dwt_delay_us(500);
	uint16_t off_FL = read_adc_channel(ADC_CHANNEL_5);
 8003f0a:	2005      	movs	r0, #5
 8003f0c:	f7ff ffb6 	bl	8003e7c <read_adc_channel>
 8003f10:	4603      	mov	r3, r0
 8003f12:	827b      	strh	r3, [r7, #18]
	uint16_t off_FR = read_adc_channel(ADC_CHANNEL_2);
 8003f14:	2002      	movs	r0, #2
 8003f16:	f7ff ffb1 	bl	8003e7c <read_adc_channel>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	823b      	strh	r3, [r7, #16]
	uint16_t off_L = read_adc_channel(ADC_CHANNEL_4);
 8003f1e:	2004      	movs	r0, #4
 8003f20:	f7ff ffac 	bl	8003e7c <read_adc_channel>
 8003f24:	4603      	mov	r3, r0
 8003f26:	81fb      	strh	r3, [r7, #14]
	uint16_t off_R = read_adc_channel(ADC_CHANNEL_3);
 8003f28:	2003      	movs	r0, #3
 8003f2a:	f7ff ffa7 	bl	8003e7c <read_adc_channel>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	81bb      	strh	r3, [r7, #12]

	EMIT_ON(EMIT_FRONT_LEFT_GPIO_Port, EMIT_FRONT_LEFT_Pin);
 8003f32:	2201      	movs	r2, #1
 8003f34:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003f38:	48a0      	ldr	r0, [pc, #640]	@ (80041bc <update_sensors+0x2bc>)
 8003f3a:	f002 f851 	bl	8005fe0 <HAL_GPIO_WritePin>
	EMIT_ON(EMIT_FRONT_RIGHT_GPIO_Port, EMIT_FRONT_RIGHT_Pin);
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003f44:	489e      	ldr	r0, [pc, #632]	@ (80041c0 <update_sensors+0x2c0>)
 8003f46:	f002 f84b 	bl	8005fe0 <HAL_GPIO_WritePin>
	dwt_delay_us(50);
 8003f4a:	2032      	movs	r0, #50	@ 0x32
 8003f4c:	f7fe fa9a 	bl	8002484 <dwt_delay_us>
	//HAL_Delay(1);

	uint16_t on_FL = read_adc_channel(ADC_CHANNEL_5);
 8003f50:	2005      	movs	r0, #5
 8003f52:	f7ff ff93 	bl	8003e7c <read_adc_channel>
 8003f56:	4603      	mov	r3, r0
 8003f58:	817b      	strh	r3, [r7, #10]
	uint16_t on_FR = read_adc_channel(ADC_CHANNEL_2);
 8003f5a:	2002      	movs	r0, #2
 8003f5c:	f7ff ff8e 	bl	8003e7c <read_adc_channel>
 8003f60:	4603      	mov	r3, r0
 8003f62:	813b      	strh	r3, [r7, #8]

	turn_off_emitters();
 8003f64:	f7ff ff6a 	bl	8003e3c <turn_off_emitters>
	EMIT_ON(EMIT_SIDE_LEFT_GPIO_Port, EMIT_SIDE_LEFT_Pin);
 8003f68:	2201      	movs	r2, #1
 8003f6a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003f6e:	4894      	ldr	r0, [pc, #592]	@ (80041c0 <update_sensors+0x2c0>)
 8003f70:	f002 f836 	bl	8005fe0 <HAL_GPIO_WritePin>
	EMIT_ON(EMIT_SIDE_RIGHT_GPIO_Port, EMIT_SIDE_RIGHT_Pin);
 8003f74:	2201      	movs	r2, #1
 8003f76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003f7a:	4890      	ldr	r0, [pc, #576]	@ (80041bc <update_sensors+0x2bc>)
 8003f7c:	f002 f830 	bl	8005fe0 <HAL_GPIO_WritePin>
	dwt_delay_us(80);
 8003f80:	2050      	movs	r0, #80	@ 0x50
 8003f82:	f7fe fa7f 	bl	8002484 <dwt_delay_us>
	//HAL_Delay(1);

	uint16_t on_L = read_adc_channel(ADC_CHANNEL_4);
 8003f86:	2004      	movs	r0, #4
 8003f88:	f7ff ff78 	bl	8003e7c <read_adc_channel>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	80fb      	strh	r3, [r7, #6]
	uint16_t on_R = read_adc_channel(ADC_CHANNEL_3);
 8003f90:	2003      	movs	r0, #3
 8003f92:	f7ff ff73 	bl	8003e7c <read_adc_channel>
 8003f96:	4603      	mov	r3, r0
 8003f98:	80bb      	strh	r3, [r7, #4]

	turn_off_emitters();
 8003f9a:	f7ff ff4f 	bl	8003e3c <turn_off_emitters>
	uint32_t diff_FL;
	uint32_t diff_FR;
	uint32_t diff_L;
	uint32_t diff_R;

	if (on_FL>off_FL){
 8003f9e:	897a      	ldrh	r2, [r7, #10]
 8003fa0:	8a7b      	ldrh	r3, [r7, #18]
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d904      	bls.n	8003fb0 <update_sensors+0xb0>
		diff_FL = (uint32_t)on_FL-(uint32_t)off_FL;
 8003fa6:	897a      	ldrh	r2, [r7, #10]
 8003fa8:	8a7b      	ldrh	r3, [r7, #18]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fae:	e001      	b.n	8003fb4 <update_sensors+0xb4>
	}else{
		diff_FL =0;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	637b      	str	r3, [r7, #52]	@ 0x34
	}
	if (on_FR>off_FR){
 8003fb4:	893a      	ldrh	r2, [r7, #8]
 8003fb6:	8a3b      	ldrh	r3, [r7, #16]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d904      	bls.n	8003fc6 <update_sensors+0xc6>
		diff_FR = (uint32_t)on_FR-(uint32_t)off_FR;
 8003fbc:	893a      	ldrh	r2, [r7, #8]
 8003fbe:	8a3b      	ldrh	r3, [r7, #16]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fc4:	e001      	b.n	8003fca <update_sensors+0xca>
	}else{
		diff_FR =0;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	if (on_L>off_L){
 8003fca:	88fa      	ldrh	r2, [r7, #6]
 8003fcc:	89fb      	ldrh	r3, [r7, #14]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d904      	bls.n	8003fdc <update_sensors+0xdc>
		diff_L = (uint32_t)on_L-(uint32_t)off_L;
 8003fd2:	88fa      	ldrh	r2, [r7, #6]
 8003fd4:	89fb      	ldrh	r3, [r7, #14]
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fda:	e001      	b.n	8003fe0 <update_sensors+0xe0>
	}else{
		diff_L=0;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}
	if (on_R>off_R){
 8003fe0:	88ba      	ldrh	r2, [r7, #4]
 8003fe2:	89bb      	ldrh	r3, [r7, #12]
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d904      	bls.n	8003ff2 <update_sensors+0xf2>
		diff_R = (uint32_t)on_R-(uint32_t)off_R;
 8003fe8:	88ba      	ldrh	r2, [r7, #4]
 8003fea:	89bb      	ldrh	r3, [r7, #12]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ff0:	e001      	b.n	8003ff6 <update_sensors+0xf6>
	}else{
		diff_R = 0;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
	}

	if (point>=5) point=0;
 8003ff6:	4b73      	ldr	r3, [pc, #460]	@ (80041c4 <update_sensors+0x2c4>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2b04      	cmp	r3, #4
 8003ffc:	dd02      	ble.n	8004004 <update_sensors+0x104>
 8003ffe:	4b71      	ldr	r3, [pc, #452]	@ (80041c4 <update_sensors+0x2c4>)
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]



	diff_FL=(diff_FL*NOMINAL)/1000;
 8004004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004006:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800400a:	fb02 f303 	mul.w	r3, r2, r3
 800400e:	4a6e      	ldr	r2, [pc, #440]	@ (80041c8 <update_sensors+0x2c8>)
 8004010:	fba2 2303 	umull	r2, r3, r2, r3
 8004014:	099b      	lsrs	r3, r3, #6
 8004016:	637b      	str	r3, [r7, #52]	@ 0x34
	diff_FR=(diff_FR*NOMINAL)/1000;
 8004018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800401a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800401e:	fb02 f303 	mul.w	r3, r2, r3
 8004022:	4a69      	ldr	r2, [pc, #420]	@ (80041c8 <update_sensors+0x2c8>)
 8004024:	fba2 2303 	umull	r2, r3, r2, r3
 8004028:	099b      	lsrs	r3, r3, #6
 800402a:	633b      	str	r3, [r7, #48]	@ 0x30
	diff_L=(diff_L*NOMINAL)/1000;
 800402c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800402e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004032:	fb02 f303 	mul.w	r3, r2, r3
 8004036:	4a64      	ldr	r2, [pc, #400]	@ (80041c8 <update_sensors+0x2c8>)
 8004038:	fba2 2303 	umull	r2, r3, r2, r3
 800403c:	099b      	lsrs	r3, r3, #6
 800403e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	diff_R=(diff_R*NOMINAL)/1000;
 8004040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004042:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004046:	fb02 f303 	mul.w	r3, r2, r3
 800404a:	4a5f      	ldr	r2, [pc, #380]	@ (80041c8 <update_sensors+0x2c8>)
 800404c:	fba2 2303 	umull	r2, r3, r2, r3
 8004050:	099b      	lsrs	r3, r3, #6
 8004052:	62bb      	str	r3, [r7, #40]	@ 0x28




	FL_buff[point]=diff_FL;
 8004054:	4b5b      	ldr	r3, [pc, #364]	@ (80041c4 <update_sensors+0x2c4>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	495c      	ldr	r1, [pc, #368]	@ (80041cc <update_sensors+0x2cc>)
 800405a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800405c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	FR_buff[point]=diff_FR;
 8004060:	4b58      	ldr	r3, [pc, #352]	@ (80041c4 <update_sensors+0x2c4>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	495a      	ldr	r1, [pc, #360]	@ (80041d0 <update_sensors+0x2d0>)
 8004066:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004068:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	L_buff[point]=diff_L;
 800406c:	4b55      	ldr	r3, [pc, #340]	@ (80041c4 <update_sensors+0x2c4>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4958      	ldr	r1, [pc, #352]	@ (80041d4 <update_sensors+0x2d4>)
 8004072:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004074:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	R_buff[point]=diff_R;
 8004078:	4b52      	ldr	r3, [pc, #328]	@ (80041c4 <update_sensors+0x2c4>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4956      	ldr	r1, [pc, #344]	@ (80041d8 <update_sensors+0x2d8>)
 800407e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004080:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	point++;
 8004084:	4b4f      	ldr	r3, [pc, #316]	@ (80041c4 <update_sensors+0x2c4>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	3301      	adds	r3, #1
 800408a:	4a4e      	ldr	r2, [pc, #312]	@ (80041c4 <update_sensors+0x2c4>)
 800408c:	6013      	str	r3, [r2, #0]

	uint32_t tot_diff_FL=0;
 800408e:	2300      	movs	r3, #0
 8004090:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t tot_diff_FR=0;
 8004092:	2300      	movs	r3, #0
 8004094:	623b      	str	r3, [r7, #32]
	uint32_t tot_diff_L=0;
 8004096:	2300      	movs	r3, #0
 8004098:	61fb      	str	r3, [r7, #28]
	uint32_t tot_diff_R=0;
 800409a:	2300      	movs	r3, #0
 800409c:	61bb      	str	r3, [r7, #24]

	for (int i=0;i<5;i++){
 800409e:	2300      	movs	r3, #0
 80040a0:	617b      	str	r3, [r7, #20]
 80040a2:	e01e      	b.n	80040e2 <update_sensors+0x1e2>
		tot_diff_FL+=FL_buff[i];
 80040a4:	4a49      	ldr	r2, [pc, #292]	@ (80041cc <update_sensors+0x2cc>)
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040ae:	4413      	add	r3, r2
 80040b0:	627b      	str	r3, [r7, #36]	@ 0x24
		tot_diff_FR+=FR_buff[i];
 80040b2:	4a47      	ldr	r2, [pc, #284]	@ (80041d0 <update_sensors+0x2d0>)
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040ba:	6a3a      	ldr	r2, [r7, #32]
 80040bc:	4413      	add	r3, r2
 80040be:	623b      	str	r3, [r7, #32]
		tot_diff_L+=L_buff[i];
 80040c0:	4a44      	ldr	r2, [pc, #272]	@ (80041d4 <update_sensors+0x2d4>)
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040c8:	69fa      	ldr	r2, [r7, #28]
 80040ca:	4413      	add	r3, r2
 80040cc:	61fb      	str	r3, [r7, #28]
		tot_diff_R+=R_buff[i];
 80040ce:	4a42      	ldr	r2, [pc, #264]	@ (80041d8 <update_sensors+0x2d8>)
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	4413      	add	r3, r2
 80040da:	61bb      	str	r3, [r7, #24]
	for (int i=0;i<5;i++){
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	3301      	adds	r3, #1
 80040e0:	617b      	str	r3, [r7, #20]
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	2b04      	cmp	r3, #4
 80040e6:	dddd      	ble.n	80040a4 <update_sensors+0x1a4>
	}

    sensors.front_left  = tot_diff_FL/5; //diff_FL; //
 80040e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ea:	4a3c      	ldr	r2, [pc, #240]	@ (80041dc <update_sensors+0x2dc>)
 80040ec:	fba2 2303 	umull	r2, r3, r2, r3
 80040f0:	089b      	lsrs	r3, r3, #2
 80040f2:	b29a      	uxth	r2, r3
 80040f4:	4b3a      	ldr	r3, [pc, #232]	@ (80041e0 <update_sensors+0x2e0>)
 80040f6:	811a      	strh	r2, [r3, #8]
    sensors.front_right = tot_diff_FR/5; //diff_FR; //
 80040f8:	6a3b      	ldr	r3, [r7, #32]
 80040fa:	4a38      	ldr	r2, [pc, #224]	@ (80041dc <update_sensors+0x2dc>)
 80040fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004100:	089b      	lsrs	r3, r3, #2
 8004102:	b29a      	uxth	r2, r3
 8004104:	4b36      	ldr	r3, [pc, #216]	@ (80041e0 <update_sensors+0x2e0>)
 8004106:	805a      	strh	r2, [r3, #2]
    sensors.side_left   = tot_diff_L/5;  //diff_L; //
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	4a34      	ldr	r2, [pc, #208]	@ (80041dc <update_sensors+0x2dc>)
 800410c:	fba2 2303 	umull	r2, r3, r2, r3
 8004110:	089b      	lsrs	r3, r3, #2
 8004112:	b29a      	uxth	r2, r3
 8004114:	4b32      	ldr	r3, [pc, #200]	@ (80041e0 <update_sensors+0x2e0>)
 8004116:	80da      	strh	r2, [r3, #6]
    sensors.side_right  = tot_diff_R/5;  //diff_R; //
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	4a30      	ldr	r2, [pc, #192]	@ (80041dc <update_sensors+0x2dc>)
 800411c:	fba2 2303 	umull	r2, r3, r2, r3
 8004120:	089b      	lsrs	r3, r3, #2
 8004122:	b29a      	uxth	r2, r3
 8004124:	4b2e      	ldr	r3, [pc, #184]	@ (80041e0 <update_sensors+0x2e0>)
 8004126:	809a      	strh	r2, [r3, #4]
    sensors.battery = read_adc_channel(ADC_CHANNEL_0);
 8004128:	2000      	movs	r0, #0
 800412a:	f7ff fea7 	bl	8003e7c <read_adc_channel>
 800412e:	4603      	mov	r3, r0
 8004130:	461a      	mov	r2, r3
 8004132:	4b2b      	ldr	r3, [pc, #172]	@ (80041e0 <update_sensors+0x2e0>)
 8004134:	801a      	strh	r2, [r3, #0]

    // Process wall detection using calibrated thresholds
    if (sensor_cal.calibration_valid) {
 8004136:	4b2b      	ldr	r3, [pc, #172]	@ (80041e4 <update_sensors+0x2e4>)
 8004138:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800413c:	2b00      	cmp	r3, #0
 800413e:	d032      	beq.n	80041a6 <update_sensors+0x2a6>
        // Use dynamic thresholds
        sensors.wall_front = (sensors.front_left > get_calibrated_threshold(0)) ||
 8004140:	4b27      	ldr	r3, [pc, #156]	@ (80041e0 <update_sensors+0x2e0>)
 8004142:	891c      	ldrh	r4, [r3, #8]
 8004144:	2000      	movs	r0, #0
 8004146:	f000 f88d 	bl	8004264 <get_calibrated_threshold>
 800414a:	4603      	mov	r3, r0
 800414c:	429c      	cmp	r4, r3
 800414e:	d807      	bhi.n	8004160 <update_sensors+0x260>
                            (sensors.front_right > get_calibrated_threshold(1));
 8004150:	4b23      	ldr	r3, [pc, #140]	@ (80041e0 <update_sensors+0x2e0>)
 8004152:	885c      	ldrh	r4, [r3, #2]
 8004154:	2001      	movs	r0, #1
 8004156:	f000 f885 	bl	8004264 <get_calibrated_threshold>
 800415a:	4603      	mov	r3, r0
        sensors.wall_front = (sensors.front_left > get_calibrated_threshold(0)) ||
 800415c:	429c      	cmp	r4, r3
 800415e:	d901      	bls.n	8004164 <update_sensors+0x264>
 8004160:	2301      	movs	r3, #1
 8004162:	e000      	b.n	8004166 <update_sensors+0x266>
 8004164:	2300      	movs	r3, #0
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	b2da      	uxtb	r2, r3
 800416c:	4b1c      	ldr	r3, [pc, #112]	@ (80041e0 <update_sensors+0x2e0>)
 800416e:	729a      	strb	r2, [r3, #10]
        sensors.wall_left = (sensors.side_left > get_calibrated_threshold(2));
 8004170:	4b1b      	ldr	r3, [pc, #108]	@ (80041e0 <update_sensors+0x2e0>)
 8004172:	88dc      	ldrh	r4, [r3, #6]
 8004174:	2002      	movs	r0, #2
 8004176:	f000 f875 	bl	8004264 <get_calibrated_threshold>
 800417a:	4603      	mov	r3, r0
 800417c:	429c      	cmp	r4, r3
 800417e:	bf8c      	ite	hi
 8004180:	2301      	movhi	r3, #1
 8004182:	2300      	movls	r3, #0
 8004184:	b2da      	uxtb	r2, r3
 8004186:	4b16      	ldr	r3, [pc, #88]	@ (80041e0 <update_sensors+0x2e0>)
 8004188:	72da      	strb	r2, [r3, #11]
        sensors.wall_right = (sensors.side_right > get_calibrated_threshold(3));
 800418a:	4b15      	ldr	r3, [pc, #84]	@ (80041e0 <update_sensors+0x2e0>)
 800418c:	889c      	ldrh	r4, [r3, #4]
 800418e:	2003      	movs	r0, #3
 8004190:	f000 f868 	bl	8004264 <get_calibrated_threshold>
 8004194:	4603      	mov	r3, r0
 8004196:	429c      	cmp	r4, r3
 8004198:	bf8c      	ite	hi
 800419a:	2301      	movhi	r3, #1
 800419c:	2300      	movls	r3, #0
 800419e:	b2da      	uxtb	r2, r3
 80041a0:	4b0f      	ldr	r3, [pc, #60]	@ (80041e0 <update_sensors+0x2e0>)
 80041a2:	731a      	strb	r2, [r3, #12]
 80041a4:	e038      	b.n	8004218 <update_sensors+0x318>
    } else {
        // Fallback to static thresholds
        sensors.wall_front = (sensors.front_left > WALL_THRESHOLD_FRONT) ||
 80041a6:	4b0e      	ldr	r3, [pc, #56]	@ (80041e0 <update_sensors+0x2e0>)
 80041a8:	891b      	ldrh	r3, [r3, #8]
 80041aa:	2b32      	cmp	r3, #50	@ 0x32
 80041ac:	d803      	bhi.n	80041b6 <update_sensors+0x2b6>
                            (sensors.front_right > WALL_THRESHOLD_FRONT);
 80041ae:	4b0c      	ldr	r3, [pc, #48]	@ (80041e0 <update_sensors+0x2e0>)
 80041b0:	885b      	ldrh	r3, [r3, #2]
        sensors.wall_front = (sensors.front_left > WALL_THRESHOLD_FRONT) ||
 80041b2:	2b32      	cmp	r3, #50	@ 0x32
 80041b4:	d918      	bls.n	80041e8 <update_sensors+0x2e8>
 80041b6:	2301      	movs	r3, #1
 80041b8:	e017      	b.n	80041ea <update_sensors+0x2ea>
 80041ba:	bf00      	nop
 80041bc:	40020400 	.word	0x40020400
 80041c0:	40020000 	.word	0x40020000
 80041c4:	20001d88 	.word	0x20001d88
 80041c8:	10624dd3 	.word	0x10624dd3
 80041cc:	20001d8c 	.word	0x20001d8c
 80041d0:	20001da0 	.word	0x20001da0
 80041d4:	20001db4 	.word	0x20001db4
 80041d8:	20001dc8 	.word	0x20001dc8
 80041dc:	cccccccd 	.word	0xcccccccd
 80041e0:	20001444 	.word	0x20001444
 80041e4:	20001d54 	.word	0x20001d54
 80041e8:	2300      	movs	r3, #0
 80041ea:	f003 0301 	and.w	r3, r3, #1
 80041ee:	b2da      	uxtb	r2, r3
 80041f0:	4b1a      	ldr	r3, [pc, #104]	@ (800425c <update_sensors+0x35c>)
 80041f2:	729a      	strb	r2, [r3, #10]
        sensors.wall_left = (sensors.side_left > WALL_THRESHOLD_SIDE);
 80041f4:	4b19      	ldr	r3, [pc, #100]	@ (800425c <update_sensors+0x35c>)
 80041f6:	88db      	ldrh	r3, [r3, #6]
 80041f8:	2b14      	cmp	r3, #20
 80041fa:	bf8c      	ite	hi
 80041fc:	2301      	movhi	r3, #1
 80041fe:	2300      	movls	r3, #0
 8004200:	b2da      	uxtb	r2, r3
 8004202:	4b16      	ldr	r3, [pc, #88]	@ (800425c <update_sensors+0x35c>)
 8004204:	72da      	strb	r2, [r3, #11]
        sensors.wall_right = (sensors.side_right > WALL_THRESHOLD_SIDE);
 8004206:	4b15      	ldr	r3, [pc, #84]	@ (800425c <update_sensors+0x35c>)
 8004208:	889b      	ldrh	r3, [r3, #4]
 800420a:	2b14      	cmp	r3, #20
 800420c:	bf8c      	ite	hi
 800420e:	2301      	movhi	r3, #1
 8004210:	2300      	movls	r3, #0
 8004212:	b2da      	uxtb	r2, r3
 8004214:	4b11      	ldr	r3, [pc, #68]	@ (800425c <update_sensors+0x35c>)
 8004216:	731a      	strb	r2, [r3, #12]
//	                          on_FL, off_FL, on_FR,off_FR,
//	                          on_L, off_L,on_R, off_R);


	send_bluetooth_printf("FL:%u   FR:%u  Fwall: %d SL:%u Lwall: %d  SR:%u  Rwall: %d  \r\n",
		                          sensors.front_left, sensors.front_right,sensors.wall_front,
 8004218:	4b10      	ldr	r3, [pc, #64]	@ (800425c <update_sensors+0x35c>)
 800421a:	891b      	ldrh	r3, [r3, #8]
	send_bluetooth_printf("FL:%u   FR:%u  Fwall: %d SL:%u Lwall: %d  SR:%u  Rwall: %d  \r\n",
 800421c:	461c      	mov	r4, r3
		                          sensors.front_left, sensors.front_right,sensors.wall_front,
 800421e:	4b0f      	ldr	r3, [pc, #60]	@ (800425c <update_sensors+0x35c>)
 8004220:	885b      	ldrh	r3, [r3, #2]
	send_bluetooth_printf("FL:%u   FR:%u  Fwall: %d SL:%u Lwall: %d  SR:%u  Rwall: %d  \r\n",
 8004222:	461d      	mov	r5, r3
		                          sensors.front_left, sensors.front_right,sensors.wall_front,
 8004224:	4b0d      	ldr	r3, [pc, #52]	@ (800425c <update_sensors+0x35c>)
 8004226:	7a9b      	ldrb	r3, [r3, #10]
	send_bluetooth_printf("FL:%u   FR:%u  Fwall: %d SL:%u Lwall: %d  SR:%u  Rwall: %d  \r\n",
 8004228:	461e      	mov	r6, r3
		                          sensors.side_left, sensors.wall_left, sensors.side_right, sensors.wall_right);
 800422a:	4b0c      	ldr	r3, [pc, #48]	@ (800425c <update_sensors+0x35c>)
 800422c:	88db      	ldrh	r3, [r3, #6]
	send_bluetooth_printf("FL:%u   FR:%u  Fwall: %d SL:%u Lwall: %d  SR:%u  Rwall: %d  \r\n",
 800422e:	461a      	mov	r2, r3
		                          sensors.side_left, sensors.wall_left, sensors.side_right, sensors.wall_right);
 8004230:	4b0a      	ldr	r3, [pc, #40]	@ (800425c <update_sensors+0x35c>)
 8004232:	7adb      	ldrb	r3, [r3, #11]
	send_bluetooth_printf("FL:%u   FR:%u  Fwall: %d SL:%u Lwall: %d  SR:%u  Rwall: %d  \r\n",
 8004234:	4619      	mov	r1, r3
		                          sensors.side_left, sensors.wall_left, sensors.side_right, sensors.wall_right);
 8004236:	4b09      	ldr	r3, [pc, #36]	@ (800425c <update_sensors+0x35c>)
 8004238:	889b      	ldrh	r3, [r3, #4]
	send_bluetooth_printf("FL:%u   FR:%u  Fwall: %d SL:%u Lwall: %d  SR:%u  Rwall: %d  \r\n",
 800423a:	4618      	mov	r0, r3
		                          sensors.side_left, sensors.wall_left, sensors.side_right, sensors.wall_right);
 800423c:	4b07      	ldr	r3, [pc, #28]	@ (800425c <update_sensors+0x35c>)
 800423e:	7b1b      	ldrb	r3, [r3, #12]
	send_bluetooth_printf("FL:%u   FR:%u  Fwall: %d SL:%u Lwall: %d  SR:%u  Rwall: %d  \r\n",
 8004240:	9303      	str	r3, [sp, #12]
 8004242:	9002      	str	r0, [sp, #8]
 8004244:	9101      	str	r1, [sp, #4]
 8004246:	9200      	str	r2, [sp, #0]
 8004248:	4633      	mov	r3, r6
 800424a:	462a      	mov	r2, r5
 800424c:	4621      	mov	r1, r4
 800424e:	4804      	ldr	r0, [pc, #16]	@ (8004260 <update_sensors+0x360>)
 8004250:	f7fc ff32 	bl	80010b8 <send_bluetooth_printf>

}
 8004254:	bf00      	nop
 8004256:	373c      	adds	r7, #60	@ 0x3c
 8004258:	46bd      	mov	sp, r7
 800425a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800425c:	20001444 	.word	0x20001444
 8004260:	0800d818 	.word	0x0800d818

08004264 <get_calibrated_threshold>:
 * @brief Get calibrated wall threshold for specific sensor
 * @param sensor_index: 0=Front_Left, 1=Front_Right, 2=Side_Left, 3=Side_Right
 * @return Calibrated threshold value
 */
uint16_t get_calibrated_threshold(int sensor_index)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
    if (sensor_index < 0 || sensor_index > 3 || !sensor_cal.calibration_valid) {
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2b00      	cmp	r3, #0
 8004270:	db0a      	blt.n	8004288 <get_calibrated_threshold+0x24>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2b03      	cmp	r3, #3
 8004276:	dc07      	bgt.n	8004288 <get_calibrated_threshold+0x24>
 8004278:	4b0c      	ldr	r3, [pc, #48]	@ (80042ac <get_calibrated_threshold+0x48>)
 800427a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800427e:	f083 0301 	eor.w	r3, r3, #1
 8004282:	b2db      	uxtb	r3, r3
 8004284:	2b00      	cmp	r3, #0
 8004286:	d006      	beq.n	8004296 <get_calibrated_threshold+0x32>
        // Return default thresholds if calibration failed
        return (sensor_index < 2) ? WALL_THRESHOLD_FRONT : WALL_THRESHOLD_SIDE;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2b01      	cmp	r3, #1
 800428c:	dc01      	bgt.n	8004292 <get_calibrated_threshold+0x2e>
 800428e:	2332      	movs	r3, #50	@ 0x32
 8004290:	e006      	b.n	80042a0 <get_calibrated_threshold+0x3c>
 8004292:	2314      	movs	r3, #20
 8004294:	e004      	b.n	80042a0 <get_calibrated_threshold+0x3c>
    }

    return sensor_cal.wall_thresholds[sensor_index];
 8004296:	4a05      	ldr	r2, [pc, #20]	@ (80042ac <get_calibrated_threshold+0x48>)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	3304      	adds	r3, #4
 800429c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr
 80042ac:	20001d54 	.word	0x20001d54

080042b0 <adc_system_diagnostics>:

    send_bluetooth_message("===============================\r\n");
}


void adc_system_diagnostics(void) {
 80042b0:	b5b0      	push	{r4, r5, r7, lr}
 80042b2:	b08e      	sub	sp, #56	@ 0x38
 80042b4:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n=== ADC SYSTEM DIAGNOSTICS ===\r\n");
 80042b6:	484b      	ldr	r0, [pc, #300]	@ (80043e4 <adc_system_diagnostics+0x134>)
 80042b8:	f7fc fee8 	bl	800108c <send_bluetooth_message>

    // Check if ADC clock is enabled
    if (__HAL_RCC_ADC1_IS_CLK_ENABLED()) {
 80042bc:	4b4a      	ldr	r3, [pc, #296]	@ (80043e8 <adc_system_diagnostics+0x138>)
 80042be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d003      	beq.n	80042d0 <adc_system_diagnostics+0x20>
        send_bluetooth_message(" ADC1 clock: ENABLED\r\n");
 80042c8:	4848      	ldr	r0, [pc, #288]	@ (80043ec <adc_system_diagnostics+0x13c>)
 80042ca:	f7fc fedf 	bl	800108c <send_bluetooth_message>
 80042ce:	e002      	b.n	80042d6 <adc_system_diagnostics+0x26>
    } else {
        send_bluetooth_message(" ADC1 clock: DISABLED\r\n");
 80042d0:	4847      	ldr	r0, [pc, #284]	@ (80043f0 <adc_system_diagnostics+0x140>)
 80042d2:	f7fc fedb 	bl	800108c <send_bluetooth_message>
    }

    // Check GPIO clock
    if (__HAL_RCC_GPIOA_IS_CLK_ENABLED()) {
 80042d6:	4b44      	ldr	r3, [pc, #272]	@ (80043e8 <adc_system_diagnostics+0x138>)
 80042d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042da:	f003 0301 	and.w	r3, r3, #1
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d003      	beq.n	80042ea <adc_system_diagnostics+0x3a>
        send_bluetooth_message(" GPIOA clock: ENABLED\r\n");
 80042e2:	4844      	ldr	r0, [pc, #272]	@ (80043f4 <adc_system_diagnostics+0x144>)
 80042e4:	f7fc fed2 	bl	800108c <send_bluetooth_message>
 80042e8:	e002      	b.n	80042f0 <adc_system_diagnostics+0x40>
    } else {
        send_bluetooth_message(" GPIOA clock: DISABLED\r\n");
 80042ea:	4843      	ldr	r0, [pc, #268]	@ (80043f8 <adc_system_diagnostics+0x148>)
 80042ec:	f7fc fece 	bl	800108c <send_bluetooth_message>
    }

    // Check ADC status
    if (hadc1.State == HAL_ADC_STATE_READY) {
 80042f0:	4b42      	ldr	r3, [pc, #264]	@ (80043fc <adc_system_diagnostics+0x14c>)
 80042f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d103      	bne.n	8004300 <adc_system_diagnostics+0x50>
        send_bluetooth_message(" ADC state: READY\r\n");
 80042f8:	4841      	ldr	r0, [pc, #260]	@ (8004400 <adc_system_diagnostics+0x150>)
 80042fa:	f7fc fec7 	bl	800108c <send_bluetooth_message>
 80042fe:	e005      	b.n	800430c <adc_system_diagnostics+0x5c>
    } else {
        send_bluetooth_printf(" ADC state: %d\r\n", hadc1.State);
 8004300:	4b3e      	ldr	r3, [pc, #248]	@ (80043fc <adc_system_diagnostics+0x14c>)
 8004302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004304:	4619      	mov	r1, r3
 8004306:	483f      	ldr	r0, [pc, #252]	@ (8004404 <adc_system_diagnostics+0x154>)
 8004308:	f7fc fed6 	bl	80010b8 <send_bluetooth_printf>
    }

    // Test individual channel readings
    send_bluetooth_message("Testing individual channels:\r\n");
 800430c:	483e      	ldr	r0, [pc, #248]	@ (8004408 <adc_system_diagnostics+0x158>)
 800430e:	f7fc febd 	bl	800108c <send_bluetooth_message>

    uint32_t channels[5] = {ADC_CHANNEL_0, ADC_CHANNEL_2, ADC_CHANNEL_3, ADC_CHANNEL_4, ADC_CHANNEL_5};
 8004312:	4b3e      	ldr	r3, [pc, #248]	@ (800440c <adc_system_diagnostics+0x15c>)
 8004314:	f107 0420 	add.w	r4, r7, #32
 8004318:	461d      	mov	r5, r3
 800431a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800431c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800431e:	682b      	ldr	r3, [r5, #0]
 8004320:	6023      	str	r3, [r4, #0]
    const char* channel_names[5] = {"Battery", "Front_Right", "Side_Right", "Side_Left", "Front_Left"};
 8004322:	4b3b      	ldr	r3, [pc, #236]	@ (8004410 <adc_system_diagnostics+0x160>)
 8004324:	f107 040c 	add.w	r4, r7, #12
 8004328:	461d      	mov	r5, r3
 800432a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800432c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800432e:	682b      	ldr	r3, [r5, #0]
 8004330:	6023      	str	r3, [r4, #0]
    uint16_t test_values[5];  // Fixed: Added array brackets

    for (int i = 0; i < 5; i++) {
 8004332:	2300      	movs	r3, #0
 8004334:	637b      	str	r3, [r7, #52]	@ 0x34
 8004336:	e04b      	b.n	80043d0 <adc_system_diagnostics+0x120>
        test_values[i] = read_adc_channel(channels[i]);
 8004338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	3338      	adds	r3, #56	@ 0x38
 800433e:	443b      	add	r3, r7
 8004340:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8004344:	4618      	mov	r0, r3
 8004346:	f7ff fd99 	bl	8003e7c <read_adc_channel>
 800434a:	4603      	mov	r3, r0
 800434c:	461a      	mov	r2, r3
 800434e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004350:	005b      	lsls	r3, r3, #1
 8004352:	3338      	adds	r3, #56	@ 0x38
 8004354:	443b      	add	r3, r7
 8004356:	f823 2c38 	strh.w	r2, [r3, #-56]
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 800435a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	3338      	adds	r3, #56	@ 0x38
 8004360:	443b      	add	r3, r7
 8004362:	f853 1c2c 	ldr.w	r1, [r3, #-44]
                             channels[i] == ADC_CHANNEL_0 ? 0 :
 8004366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	3338      	adds	r3, #56	@ 0x38
 800436c:	443b      	add	r3, r7
 800436e:	f853 3c18 	ldr.w	r3, [r3, #-24]
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 8004372:	2b00      	cmp	r3, #0
 8004374:	d01f      	beq.n	80043b6 <adc_system_diagnostics+0x106>
                             channels[i] == ADC_CHANNEL_2 ? 2 :
 8004376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004378:	009b      	lsls	r3, r3, #2
 800437a:	3338      	adds	r3, #56	@ 0x38
 800437c:	443b      	add	r3, r7
 800437e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8004382:	2b02      	cmp	r3, #2
 8004384:	d015      	beq.n	80043b2 <adc_system_diagnostics+0x102>
                             channels[i] == ADC_CHANNEL_3 ? 3 :
 8004386:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	3338      	adds	r3, #56	@ 0x38
 800438c:	443b      	add	r3, r7
 800438e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8004392:	2b03      	cmp	r3, #3
 8004394:	d00b      	beq.n	80043ae <adc_system_diagnostics+0xfe>
                             channels[i] == ADC_CHANNEL_4 ? 4 : 5, test_values[i]);
 8004396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	3338      	adds	r3, #56	@ 0x38
 800439c:	443b      	add	r3, r7
 800439e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80043a2:	2b04      	cmp	r3, #4
 80043a4:	d101      	bne.n	80043aa <adc_system_diagnostics+0xfa>
 80043a6:	2204      	movs	r2, #4
 80043a8:	e006      	b.n	80043b8 <adc_system_diagnostics+0x108>
 80043aa:	2205      	movs	r2, #5
 80043ac:	e004      	b.n	80043b8 <adc_system_diagnostics+0x108>
                             channels[i] == ADC_CHANNEL_3 ? 3 :
 80043ae:	2203      	movs	r2, #3
 80043b0:	e002      	b.n	80043b8 <adc_system_diagnostics+0x108>
                             channels[i] == ADC_CHANNEL_2 ? 2 :
 80043b2:	2202      	movs	r2, #2
 80043b4:	e000      	b.n	80043b8 <adc_system_diagnostics+0x108>
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 80043b6:	2200      	movs	r2, #0
                             channels[i] == ADC_CHANNEL_4 ? 4 : 5, test_values[i]);
 80043b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	3338      	adds	r3, #56	@ 0x38
 80043be:	443b      	add	r3, r7
 80043c0:	f833 3c38 	ldrh.w	r3, [r3, #-56]
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 80043c4:	4813      	ldr	r0, [pc, #76]	@ (8004414 <adc_system_diagnostics+0x164>)
 80043c6:	f7fc fe77 	bl	80010b8 <send_bluetooth_printf>
    for (int i = 0; i < 5; i++) {
 80043ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043cc:	3301      	adds	r3, #1
 80043ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80043d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043d2:	2b04      	cmp	r3, #4
 80043d4:	ddb0      	ble.n	8004338 <adc_system_diagnostics+0x88>
    }

    send_bluetooth_message("===============================\r\n");
 80043d6:	4810      	ldr	r0, [pc, #64]	@ (8004418 <adc_system_diagnostics+0x168>)
 80043d8:	f7fc fe58 	bl	800108c <send_bluetooth_message>
}
 80043dc:	bf00      	nop
 80043de:	3738      	adds	r7, #56	@ 0x38
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bdb0      	pop	{r4, r5, r7, pc}
 80043e4:	0800df90 	.word	0x0800df90
 80043e8:	40023800 	.word	0x40023800
 80043ec:	0800dfb4 	.word	0x0800dfb4
 80043f0:	0800dfd0 	.word	0x0800dfd0
 80043f4:	0800dfec 	.word	0x0800dfec
 80043f8:	0800e008 	.word	0x0800e008
 80043fc:	20000228 	.word	0x20000228
 8004400:	0800e024 	.word	0x0800e024
 8004404:	0800e03c 	.word	0x0800e03c
 8004408:	0800e054 	.word	0x0800e054
 800440c:	0800e084 	.word	0x0800e084
 8004410:	0800e0d0 	.word	0x0800e0d0
 8004414:	0800e074 	.word	0x0800e074
 8004418:	0800df6c 	.word	0x0800df6c

0800441c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004422:	2300      	movs	r3, #0
 8004424:	607b      	str	r3, [r7, #4]
 8004426:	4b10      	ldr	r3, [pc, #64]	@ (8004468 <HAL_MspInit+0x4c>)
 8004428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800442a:	4a0f      	ldr	r2, [pc, #60]	@ (8004468 <HAL_MspInit+0x4c>)
 800442c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004430:	6453      	str	r3, [r2, #68]	@ 0x44
 8004432:	4b0d      	ldr	r3, [pc, #52]	@ (8004468 <HAL_MspInit+0x4c>)
 8004434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004436:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800443a:	607b      	str	r3, [r7, #4]
 800443c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800443e:	2300      	movs	r3, #0
 8004440:	603b      	str	r3, [r7, #0]
 8004442:	4b09      	ldr	r3, [pc, #36]	@ (8004468 <HAL_MspInit+0x4c>)
 8004444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004446:	4a08      	ldr	r2, [pc, #32]	@ (8004468 <HAL_MspInit+0x4c>)
 8004448:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800444c:	6413      	str	r3, [r2, #64]	@ 0x40
 800444e:	4b06      	ldr	r3, [pc, #24]	@ (8004468 <HAL_MspInit+0x4c>)
 8004450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004456:	603b      	str	r3, [r7, #0]
 8004458:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800445a:	bf00      	nop
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	40023800 	.word	0x40023800

0800446c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b08a      	sub	sp, #40	@ 0x28
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004474:	f107 0314 	add.w	r3, r7, #20
 8004478:	2200      	movs	r2, #0
 800447a:	601a      	str	r2, [r3, #0]
 800447c:	605a      	str	r2, [r3, #4]
 800447e:	609a      	str	r2, [r3, #8]
 8004480:	60da      	str	r2, [r3, #12]
 8004482:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a17      	ldr	r2, [pc, #92]	@ (80044e8 <HAL_ADC_MspInit+0x7c>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d127      	bne.n	80044de <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800448e:	2300      	movs	r3, #0
 8004490:	613b      	str	r3, [r7, #16]
 8004492:	4b16      	ldr	r3, [pc, #88]	@ (80044ec <HAL_ADC_MspInit+0x80>)
 8004494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004496:	4a15      	ldr	r2, [pc, #84]	@ (80044ec <HAL_ADC_MspInit+0x80>)
 8004498:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800449c:	6453      	str	r3, [r2, #68]	@ 0x44
 800449e:	4b13      	ldr	r3, [pc, #76]	@ (80044ec <HAL_ADC_MspInit+0x80>)
 80044a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044a6:	613b      	str	r3, [r7, #16]
 80044a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044aa:	2300      	movs	r3, #0
 80044ac:	60fb      	str	r3, [r7, #12]
 80044ae:	4b0f      	ldr	r3, [pc, #60]	@ (80044ec <HAL_ADC_MspInit+0x80>)
 80044b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b2:	4a0e      	ldr	r2, [pc, #56]	@ (80044ec <HAL_ADC_MspInit+0x80>)
 80044b4:	f043 0301 	orr.w	r3, r3, #1
 80044b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80044ba:	4b0c      	ldr	r3, [pc, #48]	@ (80044ec <HAL_ADC_MspInit+0x80>)
 80044bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	60fb      	str	r3, [r7, #12]
 80044c4:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = Battery_Voltage_Pin|Front_Right_Receiver_Pin|Side_Right_Receiver_Pin|Side_Left_Receiver_Pin
 80044c6:	233d      	movs	r3, #61	@ 0x3d
 80044c8:	617b      	str	r3, [r7, #20]
                          |Front_Left_Receiver_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80044ca:	2303      	movs	r3, #3
 80044cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ce:	2300      	movs	r3, #0
 80044d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044d2:	f107 0314 	add.w	r3, r7, #20
 80044d6:	4619      	mov	r1, r3
 80044d8:	4805      	ldr	r0, [pc, #20]	@ (80044f0 <HAL_ADC_MspInit+0x84>)
 80044da:	f001 fbfd 	bl	8005cd8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80044de:	bf00      	nop
 80044e0:	3728      	adds	r7, #40	@ 0x28
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	40012000 	.word	0x40012000
 80044ec:	40023800 	.word	0x40023800
 80044f0:	40020000 	.word	0x40020000

080044f4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b08a      	sub	sp, #40	@ 0x28
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044fc:	f107 0314 	add.w	r3, r7, #20
 8004500:	2200      	movs	r2, #0
 8004502:	601a      	str	r2, [r3, #0]
 8004504:	605a      	str	r2, [r3, #4]
 8004506:	609a      	str	r2, [r3, #8]
 8004508:	60da      	str	r2, [r3, #12]
 800450a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a19      	ldr	r2, [pc, #100]	@ (8004578 <HAL_SPI_MspInit+0x84>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d12c      	bne.n	8004570 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004516:	2300      	movs	r3, #0
 8004518:	613b      	str	r3, [r7, #16]
 800451a:	4b18      	ldr	r3, [pc, #96]	@ (800457c <HAL_SPI_MspInit+0x88>)
 800451c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451e:	4a17      	ldr	r2, [pc, #92]	@ (800457c <HAL_SPI_MspInit+0x88>)
 8004520:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004524:	6413      	str	r3, [r2, #64]	@ 0x40
 8004526:	4b15      	ldr	r3, [pc, #84]	@ (800457c <HAL_SPI_MspInit+0x88>)
 8004528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800452e:	613b      	str	r3, [r7, #16]
 8004530:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004532:	2300      	movs	r3, #0
 8004534:	60fb      	str	r3, [r7, #12]
 8004536:	4b11      	ldr	r3, [pc, #68]	@ (800457c <HAL_SPI_MspInit+0x88>)
 8004538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453a:	4a10      	ldr	r2, [pc, #64]	@ (800457c <HAL_SPI_MspInit+0x88>)
 800453c:	f043 0302 	orr.w	r3, r3, #2
 8004540:	6313      	str	r3, [r2, #48]	@ 0x30
 8004542:	4b0e      	ldr	r3, [pc, #56]	@ (800457c <HAL_SPI_MspInit+0x88>)
 8004544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004546:	f003 0302 	and.w	r3, r3, #2
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = Gyro_SCL_Pin|Gyro_ADO_Pin|Gyro_SDA_Pin;
 800454e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8004552:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004554:	2302      	movs	r3, #2
 8004556:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004558:	2300      	movs	r3, #0
 800455a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800455c:	2303      	movs	r3, #3
 800455e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004560:	2305      	movs	r3, #5
 8004562:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004564:	f107 0314 	add.w	r3, r7, #20
 8004568:	4619      	mov	r1, r3
 800456a:	4805      	ldr	r0, [pc, #20]	@ (8004580 <HAL_SPI_MspInit+0x8c>)
 800456c:	f001 fbb4 	bl	8005cd8 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004570:	bf00      	nop
 8004572:	3728      	adds	r7, #40	@ 0x28
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	40003800 	.word	0x40003800
 800457c:	40023800 	.word	0x40023800
 8004580:	40020400 	.word	0x40020400

08004584 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a18      	ldr	r2, [pc, #96]	@ (80045f4 <HAL_TIM_Base_MspInit+0x70>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d116      	bne.n	80045c4 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004596:	2300      	movs	r3, #0
 8004598:	60fb      	str	r3, [r7, #12]
 800459a:	4b17      	ldr	r3, [pc, #92]	@ (80045f8 <HAL_TIM_Base_MspInit+0x74>)
 800459c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800459e:	4a16      	ldr	r2, [pc, #88]	@ (80045f8 <HAL_TIM_Base_MspInit+0x74>)
 80045a0:	f043 0301 	orr.w	r3, r3, #1
 80045a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80045a6:	4b14      	ldr	r3, [pc, #80]	@ (80045f8 <HAL_TIM_Base_MspInit+0x74>)
 80045a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045aa:	f003 0301 	and.w	r3, r3, #1
 80045ae:	60fb      	str	r3, [r7, #12]
 80045b0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 7, 0);
 80045b2:	2200      	movs	r2, #0
 80045b4:	2107      	movs	r1, #7
 80045b6:	2019      	movs	r0, #25
 80045b8:	f001 fac5 	bl	8005b46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80045bc:	2019      	movs	r0, #25
 80045be:	f001 fade 	bl	8005b7e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80045c2:	e012      	b.n	80045ea <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a0c      	ldr	r2, [pc, #48]	@ (80045fc <HAL_TIM_Base_MspInit+0x78>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d10d      	bne.n	80045ea <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045ce:	2300      	movs	r3, #0
 80045d0:	60bb      	str	r3, [r7, #8]
 80045d2:	4b09      	ldr	r3, [pc, #36]	@ (80045f8 <HAL_TIM_Base_MspInit+0x74>)
 80045d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d6:	4a08      	ldr	r2, [pc, #32]	@ (80045f8 <HAL_TIM_Base_MspInit+0x74>)
 80045d8:	f043 0302 	orr.w	r3, r3, #2
 80045dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80045de:	4b06      	ldr	r3, [pc, #24]	@ (80045f8 <HAL_TIM_Base_MspInit+0x74>)
 80045e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	60bb      	str	r3, [r7, #8]
 80045e8:	68bb      	ldr	r3, [r7, #8]
}
 80045ea:	bf00      	nop
 80045ec:	3710      	adds	r7, #16
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	40010000 	.word	0x40010000
 80045f8:	40023800 	.word	0x40023800
 80045fc:	40000400 	.word	0x40000400

08004600 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b08c      	sub	sp, #48	@ 0x30
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004608:	f107 031c 	add.w	r3, r7, #28
 800460c:	2200      	movs	r2, #0
 800460e:	601a      	str	r2, [r3, #0]
 8004610:	605a      	str	r2, [r3, #4]
 8004612:	609a      	str	r2, [r3, #8]
 8004614:	60da      	str	r2, [r3, #12]
 8004616:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004620:	d14b      	bne.n	80046ba <HAL_TIM_Encoder_MspInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004622:	2300      	movs	r3, #0
 8004624:	61bb      	str	r3, [r7, #24]
 8004626:	4b3f      	ldr	r3, [pc, #252]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 8004628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800462a:	4a3e      	ldr	r2, [pc, #248]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 800462c:	f043 0301 	orr.w	r3, r3, #1
 8004630:	6413      	str	r3, [r2, #64]	@ 0x40
 8004632:	4b3c      	ldr	r3, [pc, #240]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 8004634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004636:	f003 0301 	and.w	r3, r3, #1
 800463a:	61bb      	str	r3, [r7, #24]
 800463c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800463e:	2300      	movs	r3, #0
 8004640:	617b      	str	r3, [r7, #20]
 8004642:	4b38      	ldr	r3, [pc, #224]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 8004644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004646:	4a37      	ldr	r2, [pc, #220]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 8004648:	f043 0301 	orr.w	r3, r3, #1
 800464c:	6313      	str	r3, [r2, #48]	@ 0x30
 800464e:	4b35      	ldr	r3, [pc, #212]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 8004650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	617b      	str	r3, [r7, #20]
 8004658:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800465a:	2300      	movs	r3, #0
 800465c:	613b      	str	r3, [r7, #16]
 800465e:	4b31      	ldr	r3, [pc, #196]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 8004660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004662:	4a30      	ldr	r2, [pc, #192]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 8004664:	f043 0302 	orr.w	r3, r3, #2
 8004668:	6313      	str	r3, [r2, #48]	@ 0x30
 800466a:	4b2e      	ldr	r3, [pc, #184]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 800466c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800466e:	f003 0302 	and.w	r3, r3, #2
 8004672:	613b      	str	r3, [r7, #16]
 8004674:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Left_EncoderA_Pin;
 8004676:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800467a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800467c:	2302      	movs	r3, #2
 800467e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004680:	2300      	movs	r3, #0
 8004682:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004684:	2300      	movs	r3, #0
 8004686:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004688:	2301      	movs	r3, #1
 800468a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Left_EncoderA_GPIO_Port, &GPIO_InitStruct);
 800468c:	f107 031c 	add.w	r3, r7, #28
 8004690:	4619      	mov	r1, r3
 8004692:	4825      	ldr	r0, [pc, #148]	@ (8004728 <HAL_TIM_Encoder_MspInit+0x128>)
 8004694:	f001 fb20 	bl	8005cd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Left_EncoderB_Pin;
 8004698:	2308      	movs	r3, #8
 800469a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800469c:	2302      	movs	r3, #2
 800469e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046a0:	2300      	movs	r3, #0
 80046a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046a4:	2300      	movs	r3, #0
 80046a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80046a8:	2301      	movs	r3, #1
 80046aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Left_EncoderB_GPIO_Port, &GPIO_InitStruct);
 80046ac:	f107 031c 	add.w	r3, r7, #28
 80046b0:	4619      	mov	r1, r3
 80046b2:	481e      	ldr	r0, [pc, #120]	@ (800472c <HAL_TIM_Encoder_MspInit+0x12c>)
 80046b4:	f001 fb10 	bl	8005cd8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80046b8:	e030      	b.n	800471c <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM4)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a1c      	ldr	r2, [pc, #112]	@ (8004730 <HAL_TIM_Encoder_MspInit+0x130>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d12b      	bne.n	800471c <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80046c4:	2300      	movs	r3, #0
 80046c6:	60fb      	str	r3, [r7, #12]
 80046c8:	4b16      	ldr	r3, [pc, #88]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 80046ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046cc:	4a15      	ldr	r2, [pc, #84]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 80046ce:	f043 0304 	orr.w	r3, r3, #4
 80046d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80046d4:	4b13      	ldr	r3, [pc, #76]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 80046d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d8:	f003 0304 	and.w	r3, r3, #4
 80046dc:	60fb      	str	r3, [r7, #12]
 80046de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046e0:	2300      	movs	r3, #0
 80046e2:	60bb      	str	r3, [r7, #8]
 80046e4:	4b0f      	ldr	r3, [pc, #60]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 80046e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e8:	4a0e      	ldr	r2, [pc, #56]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 80046ea:	f043 0302 	orr.w	r3, r3, #2
 80046ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80046f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004724 <HAL_TIM_Encoder_MspInit+0x124>)
 80046f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046f4:	f003 0302 	and.w	r3, r3, #2
 80046f8:	60bb      	str	r3, [r7, #8]
 80046fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Right_EncoderA_Pin|Right_EncoderB_Pin;
 80046fc:	23c0      	movs	r3, #192	@ 0xc0
 80046fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004700:	2302      	movs	r3, #2
 8004702:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004704:	2300      	movs	r3, #0
 8004706:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004708:	2300      	movs	r3, #0
 800470a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800470c:	2302      	movs	r3, #2
 800470e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004710:	f107 031c 	add.w	r3, r7, #28
 8004714:	4619      	mov	r1, r3
 8004716:	4805      	ldr	r0, [pc, #20]	@ (800472c <HAL_TIM_Encoder_MspInit+0x12c>)
 8004718:	f001 fade 	bl	8005cd8 <HAL_GPIO_Init>
}
 800471c:	bf00      	nop
 800471e:	3730      	adds	r7, #48	@ 0x30
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}
 8004724:	40023800 	.word	0x40023800
 8004728:	40020000 	.word	0x40020000
 800472c:	40020400 	.word	0x40020400
 8004730:	40000800 	.word	0x40000800

08004734 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b08a      	sub	sp, #40	@ 0x28
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800473c:	f107 0314 	add.w	r3, r7, #20
 8004740:	2200      	movs	r2, #0
 8004742:	601a      	str	r2, [r3, #0]
 8004744:	605a      	str	r2, [r3, #4]
 8004746:	609a      	str	r2, [r3, #8]
 8004748:	60da      	str	r2, [r3, #12]
 800474a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a33      	ldr	r2, [pc, #204]	@ (8004820 <HAL_TIM_MspPostInit+0xec>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d11f      	bne.n	8004796 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004756:	2300      	movs	r3, #0
 8004758:	613b      	str	r3, [r7, #16]
 800475a:	4b32      	ldr	r3, [pc, #200]	@ (8004824 <HAL_TIM_MspPostInit+0xf0>)
 800475c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800475e:	4a31      	ldr	r2, [pc, #196]	@ (8004824 <HAL_TIM_MspPostInit+0xf0>)
 8004760:	f043 0301 	orr.w	r3, r3, #1
 8004764:	6313      	str	r3, [r2, #48]	@ 0x30
 8004766:	4b2f      	ldr	r3, [pc, #188]	@ (8004824 <HAL_TIM_MspPostInit+0xf0>)
 8004768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	613b      	str	r3, [r7, #16]
 8004770:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = speaker_PWM_Pin;
 8004772:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004776:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004778:	2302      	movs	r3, #2
 800477a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800477c:	2300      	movs	r3, #0
 800477e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004780:	2300      	movs	r3, #0
 8004782:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004784:	2301      	movs	r3, #1
 8004786:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(speaker_PWM_GPIO_Port, &GPIO_InitStruct);
 8004788:	f107 0314 	add.w	r3, r7, #20
 800478c:	4619      	mov	r1, r3
 800478e:	4826      	ldr	r0, [pc, #152]	@ (8004828 <HAL_TIM_MspPostInit+0xf4>)
 8004790:	f001 faa2 	bl	8005cd8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004794:	e040      	b.n	8004818 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a24      	ldr	r2, [pc, #144]	@ (800482c <HAL_TIM_MspPostInit+0xf8>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d13b      	bne.n	8004818 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047a0:	2300      	movs	r3, #0
 80047a2:	60fb      	str	r3, [r7, #12]
 80047a4:	4b1f      	ldr	r3, [pc, #124]	@ (8004824 <HAL_TIM_MspPostInit+0xf0>)
 80047a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a8:	4a1e      	ldr	r2, [pc, #120]	@ (8004824 <HAL_TIM_MspPostInit+0xf0>)
 80047aa:	f043 0301 	orr.w	r3, r3, #1
 80047ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80047b0:	4b1c      	ldr	r3, [pc, #112]	@ (8004824 <HAL_TIM_MspPostInit+0xf0>)
 80047b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	60fb      	str	r3, [r7, #12]
 80047ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047bc:	2300      	movs	r3, #0
 80047be:	60bb      	str	r3, [r7, #8]
 80047c0:	4b18      	ldr	r3, [pc, #96]	@ (8004824 <HAL_TIM_MspPostInit+0xf0>)
 80047c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c4:	4a17      	ldr	r2, [pc, #92]	@ (8004824 <HAL_TIM_MspPostInit+0xf0>)
 80047c6:	f043 0302 	orr.w	r3, r3, #2
 80047ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80047cc:	4b15      	ldr	r3, [pc, #84]	@ (8004824 <HAL_TIM_MspPostInit+0xf0>)
 80047ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	60bb      	str	r3, [r7, #8]
 80047d6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_IN1_Pin|MOTOR_IN2_Pin;
 80047d8:	23c0      	movs	r3, #192	@ 0xc0
 80047da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047dc:	2302      	movs	r3, #2
 80047de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047e0:	2300      	movs	r3, #0
 80047e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047e4:	2300      	movs	r3, #0
 80047e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80047e8:	2302      	movs	r3, #2
 80047ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047ec:	f107 0314 	add.w	r3, r7, #20
 80047f0:	4619      	mov	r1, r3
 80047f2:	480d      	ldr	r0, [pc, #52]	@ (8004828 <HAL_TIM_MspPostInit+0xf4>)
 80047f4:	f001 fa70 	bl	8005cd8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MOTOR_IN3_Pin|MOTOR_IN4_Pin;
 80047f8:	2303      	movs	r3, #3
 80047fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047fc:	2302      	movs	r3, #2
 80047fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004800:	2300      	movs	r3, #0
 8004802:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004804:	2300      	movs	r3, #0
 8004806:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004808:	2302      	movs	r3, #2
 800480a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800480c:	f107 0314 	add.w	r3, r7, #20
 8004810:	4619      	mov	r1, r3
 8004812:	4807      	ldr	r0, [pc, #28]	@ (8004830 <HAL_TIM_MspPostInit+0xfc>)
 8004814:	f001 fa60 	bl	8005cd8 <HAL_GPIO_Init>
}
 8004818:	bf00      	nop
 800481a:	3728      	adds	r7, #40	@ 0x28
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	40010000 	.word	0x40010000
 8004824:	40023800 	.word	0x40023800
 8004828:	40020000 	.word	0x40020000
 800482c:	40000400 	.word	0x40000400
 8004830:	40020400 	.word	0x40020400

08004834 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b08a      	sub	sp, #40	@ 0x28
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800483c:	f107 0314 	add.w	r3, r7, #20
 8004840:	2200      	movs	r2, #0
 8004842:	601a      	str	r2, [r3, #0]
 8004844:	605a      	str	r2, [r3, #4]
 8004846:	609a      	str	r2, [r3, #8]
 8004848:	60da      	str	r2, [r3, #12]
 800484a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a1d      	ldr	r2, [pc, #116]	@ (80048c8 <HAL_UART_MspInit+0x94>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d134      	bne.n	80048c0 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8004856:	2300      	movs	r3, #0
 8004858:	613b      	str	r3, [r7, #16]
 800485a:	4b1c      	ldr	r3, [pc, #112]	@ (80048cc <HAL_UART_MspInit+0x98>)
 800485c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800485e:	4a1b      	ldr	r2, [pc, #108]	@ (80048cc <HAL_UART_MspInit+0x98>)
 8004860:	f043 0320 	orr.w	r3, r3, #32
 8004864:	6453      	str	r3, [r2, #68]	@ 0x44
 8004866:	4b19      	ldr	r3, [pc, #100]	@ (80048cc <HAL_UART_MspInit+0x98>)
 8004868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800486a:	f003 0320 	and.w	r3, r3, #32
 800486e:	613b      	str	r3, [r7, #16]
 8004870:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004872:	2300      	movs	r3, #0
 8004874:	60fb      	str	r3, [r7, #12]
 8004876:	4b15      	ldr	r3, [pc, #84]	@ (80048cc <HAL_UART_MspInit+0x98>)
 8004878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800487a:	4a14      	ldr	r2, [pc, #80]	@ (80048cc <HAL_UART_MspInit+0x98>)
 800487c:	f043 0301 	orr.w	r3, r3, #1
 8004880:	6313      	str	r3, [r2, #48]	@ 0x30
 8004882:	4b12      	ldr	r3, [pc, #72]	@ (80048cc <HAL_UART_MspInit+0x98>)
 8004884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	60fb      	str	r3, [r7, #12]
 800488c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = Bluetooth_TX_Pin|Bluetooth_RX_Pin;
 800488e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004892:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004894:	2302      	movs	r3, #2
 8004896:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004898:	2300      	movs	r3, #0
 800489a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800489c:	2303      	movs	r3, #3
 800489e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80048a0:	2308      	movs	r3, #8
 80048a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048a4:	f107 0314 	add.w	r3, r7, #20
 80048a8:	4619      	mov	r1, r3
 80048aa:	4809      	ldr	r0, [pc, #36]	@ (80048d0 <HAL_UART_MspInit+0x9c>)
 80048ac:	f001 fa14 	bl	8005cd8 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 80048b0:	2200      	movs	r2, #0
 80048b2:	2106      	movs	r1, #6
 80048b4:	2047      	movs	r0, #71	@ 0x47
 80048b6:	f001 f946 	bl	8005b46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80048ba:	2047      	movs	r0, #71	@ 0x47
 80048bc:	f001 f95f 	bl	8005b7e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 80048c0:	bf00      	nop
 80048c2:	3728      	adds	r7, #40	@ 0x28
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	40011400 	.word	0x40011400
 80048cc:	40023800 	.word	0x40023800
 80048d0:	40020000 	.word	0x40020000

080048d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80048d4:	b480      	push	{r7}
 80048d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80048d8:	bf00      	nop
 80048da:	e7fd      	b.n	80048d8 <NMI_Handler+0x4>

080048dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80048dc:	b480      	push	{r7}
 80048de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80048e0:	bf00      	nop
 80048e2:	e7fd      	b.n	80048e0 <HardFault_Handler+0x4>

080048e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80048e4:	b480      	push	{r7}
 80048e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80048e8:	bf00      	nop
 80048ea:	e7fd      	b.n	80048e8 <MemManage_Handler+0x4>

080048ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80048ec:	b480      	push	{r7}
 80048ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80048f0:	bf00      	nop
 80048f2:	e7fd      	b.n	80048f0 <BusFault_Handler+0x4>

080048f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80048f4:	b480      	push	{r7}
 80048f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80048f8:	bf00      	nop
 80048fa:	e7fd      	b.n	80048f8 <UsageFault_Handler+0x4>

080048fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80048fc:	b480      	push	{r7}
 80048fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004900:	bf00      	nop
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800490a:	b480      	push	{r7}
 800490c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800490e:	bf00      	nop
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800491c:	bf00      	nop
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr

08004926 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004926:	b580      	push	{r7, lr}
 8004928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800492a:	f000 fbfb 	bl	8005124 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800492e:	bf00      	nop
 8004930:	bd80      	pop	{r7, pc}

08004932 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004932:	b580      	push	{r7, lr}
 8004934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_LEFT_Pin);
 8004936:	2002      	movs	r0, #2
 8004938:	f001 fb86 	bl	8006048 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800493c:	bf00      	nop
 800493e:	bd80      	pop	{r7, pc}

08004940 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004944:	4802      	ldr	r0, [pc, #8]	@ (8004950 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004946:	f003 f8b1 	bl	8007aac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800494a:	bf00      	nop
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	200002c8 	.word	0x200002c8

08004954 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_RIGHT_Pin);
 8004958:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800495c:	f001 fb74 	bl	8006048 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004960:	bf00      	nop
 8004962:	bd80      	pop	{r7, pc}

08004964 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004968:	4802      	ldr	r0, [pc, #8]	@ (8004974 <USART6_IRQHandler+0x10>)
 800496a:	f003 ffcd 	bl	8008908 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800496e:	bf00      	nop
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	200003e8 	.word	0x200003e8

08004978 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004978:	b480      	push	{r7}
 800497a:	af00      	add	r7, sp, #0
  return 1;
 800497c:	2301      	movs	r3, #1
}
 800497e:	4618      	mov	r0, r3
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <_kill>:

int _kill(int pid, int sig)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004992:	f005 fd11 	bl	800a3b8 <__errno>
 8004996:	4603      	mov	r3, r0
 8004998:	2216      	movs	r2, #22
 800499a:	601a      	str	r2, [r3, #0]
  return -1;
 800499c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3708      	adds	r7, #8
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <_exit>:

void _exit (int status)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b082      	sub	sp, #8
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80049b0:	f04f 31ff 	mov.w	r1, #4294967295
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	f7ff ffe7 	bl	8004988 <_kill>
  while (1) {}    /* Make sure we hang here */
 80049ba:	bf00      	nop
 80049bc:	e7fd      	b.n	80049ba <_exit+0x12>

080049be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80049be:	b580      	push	{r7, lr}
 80049c0:	b086      	sub	sp, #24
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	60f8      	str	r0, [r7, #12]
 80049c6:	60b9      	str	r1, [r7, #8]
 80049c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049ca:	2300      	movs	r3, #0
 80049cc:	617b      	str	r3, [r7, #20]
 80049ce:	e00a      	b.n	80049e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80049d0:	f3af 8000 	nop.w
 80049d4:	4601      	mov	r1, r0
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	1c5a      	adds	r2, r3, #1
 80049da:	60ba      	str	r2, [r7, #8]
 80049dc:	b2ca      	uxtb	r2, r1
 80049de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	3301      	adds	r3, #1
 80049e4:	617b      	str	r3, [r7, #20]
 80049e6:	697a      	ldr	r2, [r7, #20]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	429a      	cmp	r2, r3
 80049ec:	dbf0      	blt.n	80049d0 <_read+0x12>
  }

  return len;
 80049ee:	687b      	ldr	r3, [r7, #4]
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3718      	adds	r7, #24
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a04:	2300      	movs	r3, #0
 8004a06:	617b      	str	r3, [r7, #20]
 8004a08:	e009      	b.n	8004a1e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	1c5a      	adds	r2, r3, #1
 8004a0e:	60ba      	str	r2, [r7, #8]
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	4618      	mov	r0, r3
 8004a14:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	617b      	str	r3, [r7, #20]
 8004a1e:	697a      	ldr	r2, [r7, #20]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	429a      	cmp	r2, r3
 8004a24:	dbf1      	blt.n	8004a0a <_write+0x12>
  }
  return len;
 8004a26:	687b      	ldr	r3, [r7, #4]
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3718      	adds	r7, #24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <_close>:

int _close(int file)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004a38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004a58:	605a      	str	r2, [r3, #4]
  return 0;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	370c      	adds	r7, #12
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr

08004a68 <_isatty>:

int _isatty(int file)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004a70:	2301      	movs	r3, #1
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	370c      	adds	r7, #12
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr

08004a7e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004a7e:	b480      	push	{r7}
 8004a80:	b085      	sub	sp, #20
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	60f8      	str	r0, [r7, #12]
 8004a86:	60b9      	str	r1, [r7, #8]
 8004a88:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3714      	adds	r7, #20
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b086      	sub	sp, #24
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004aa0:	4a14      	ldr	r2, [pc, #80]	@ (8004af4 <_sbrk+0x5c>)
 8004aa2:	4b15      	ldr	r3, [pc, #84]	@ (8004af8 <_sbrk+0x60>)
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004aac:	4b13      	ldr	r3, [pc, #76]	@ (8004afc <_sbrk+0x64>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d102      	bne.n	8004aba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ab4:	4b11      	ldr	r3, [pc, #68]	@ (8004afc <_sbrk+0x64>)
 8004ab6:	4a12      	ldr	r2, [pc, #72]	@ (8004b00 <_sbrk+0x68>)
 8004ab8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004aba:	4b10      	ldr	r3, [pc, #64]	@ (8004afc <_sbrk+0x64>)
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	693a      	ldr	r2, [r7, #16]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d207      	bcs.n	8004ad8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ac8:	f005 fc76 	bl	800a3b8 <__errno>
 8004acc:	4603      	mov	r3, r0
 8004ace:	220c      	movs	r2, #12
 8004ad0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ad6:	e009      	b.n	8004aec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ad8:	4b08      	ldr	r3, [pc, #32]	@ (8004afc <_sbrk+0x64>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004ade:	4b07      	ldr	r3, [pc, #28]	@ (8004afc <_sbrk+0x64>)
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	4a05      	ldr	r2, [pc, #20]	@ (8004afc <_sbrk+0x64>)
 8004ae8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004aea:	68fb      	ldr	r3, [r7, #12]
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3718      	adds	r7, #24
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	20020000 	.word	0x20020000
 8004af8:	00000400 	.word	0x00000400
 8004afc:	20001ddc 	.word	0x20001ddc
 8004b00:	20001f30 	.word	0x20001f30

08004b04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b04:	b480      	push	{r7}
 8004b06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004b08:	4b06      	ldr	r3, [pc, #24]	@ (8004b24 <SystemInit+0x20>)
 8004b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b0e:	4a05      	ldr	r2, [pc, #20]	@ (8004b24 <SystemInit+0x20>)
 8004b10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004b14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b18:	bf00      	nop
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
 8004b22:	bf00      	nop
 8004b24:	e000ed00 	.word	0xe000ed00

08004b28 <led_status>:

/**
 * @brief Control LED status indicators
 */
void led_status(uint8_t left_state, uint8_t right_state)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	4603      	mov	r3, r0
 8004b30:	460a      	mov	r2, r1
 8004b32:	71fb      	strb	r3, [r7, #7]
 8004b34:	4613      	mov	r3, r2
 8004b36:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, left_state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8004b38:	79fb      	ldrb	r3, [r7, #7]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	bf14      	ite	ne
 8004b3e:	2301      	movne	r3, #1
 8004b40:	2300      	moveq	r3, #0
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	461a      	mov	r2, r3
 8004b46:	2110      	movs	r1, #16
 8004b48:	4808      	ldr	r0, [pc, #32]	@ (8004b6c <led_status+0x44>)
 8004b4a:	f001 fa49 	bl	8005fe0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, right_state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8004b4e:	79bb      	ldrb	r3, [r7, #6]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	bf14      	ite	ne
 8004b54:	2301      	movne	r3, #1
 8004b56:	2300      	moveq	r3, #0
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	2120      	movs	r1, #32
 8004b5e:	4803      	ldr	r0, [pc, #12]	@ (8004b6c <led_status+0x44>)
 8004b60:	f001 fa3e 	bl	8005fe0 <HAL_GPIO_WritePin>
}
 8004b64:	bf00      	nop
 8004b66:	3708      	adds	r7, #8
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40020400 	.word	0x40020400

08004b70 <led_sequence_startup>:

/**
 * @brief LED sequence for different states
 */
void led_sequence_startup(void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
    for (int i = 0; i < 3; i++) {
 8004b76:	2300      	movs	r3, #0
 8004b78:	607b      	str	r3, [r7, #4]
 8004b7a:	e010      	b.n	8004b9e <led_sequence_startup+0x2e>
        led_status(1, 0);
 8004b7c:	2100      	movs	r1, #0
 8004b7e:	2001      	movs	r0, #1
 8004b80:	f7ff ffd2 	bl	8004b28 <led_status>
        HAL_Delay(150);
 8004b84:	2096      	movs	r0, #150	@ 0x96
 8004b86:	f000 faed 	bl	8005164 <HAL_Delay>
        led_status(0, 1);
 8004b8a:	2101      	movs	r1, #1
 8004b8c:	2000      	movs	r0, #0
 8004b8e:	f7ff ffcb 	bl	8004b28 <led_status>
        HAL_Delay(150);
 8004b92:	2096      	movs	r0, #150	@ 0x96
 8004b94:	f000 fae6 	bl	8005164 <HAL_Delay>
    for (int i = 0; i < 3; i++) {
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	607b      	str	r3, [r7, #4]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	ddeb      	ble.n	8004b7c <led_sequence_startup+0xc>
    }
    led_status(0, 0);
 8004ba4:	2100      	movs	r1, #0
 8004ba6:	2000      	movs	r0, #0
 8004ba8:	f7ff ffbe 	bl	8004b28 <led_status>
}
 8004bac:	bf00      	nop
 8004bae:	3708      	adds	r7, #8
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}

08004bb4 <led_sequence_exploring>:

/**
 * @brief LED sequence for exploration
 */
void led_sequence_exploring(void)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	af00      	add	r7, sp, #0
    led_status(1, 0); // Left LED on during exploration
 8004bb8:	2100      	movs	r1, #0
 8004bba:	2001      	movs	r0, #1
 8004bbc:	f7ff ffb4 	bl	8004b28 <led_status>
}
 8004bc0:	bf00      	nop
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <led_sequence_returning>:

/**
 * @brief LED sequence for returning
 */
void led_sequence_returning(void)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	af00      	add	r7, sp, #0
    led_status(0, 1); // Right LED on during return
 8004bc8:	2101      	movs	r1, #1
 8004bca:	2000      	movs	r0, #0
 8004bcc:	f7ff ffac 	bl	8004b28 <led_status>
}
 8004bd0:	bf00      	nop
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <led_sequence_complete>:

/**
 * @brief LED sequence for completion
 */
void led_sequence_complete(void)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
    for (int i = 0; i < 5; i++) {
 8004bda:	2300      	movs	r3, #0
 8004bdc:	607b      	str	r3, [r7, #4]
 8004bde:	e010      	b.n	8004c02 <led_sequence_complete+0x2e>
        led_status(1, 1);
 8004be0:	2101      	movs	r1, #1
 8004be2:	2001      	movs	r0, #1
 8004be4:	f7ff ffa0 	bl	8004b28 <led_status>
        HAL_Delay(200);
 8004be8:	20c8      	movs	r0, #200	@ 0xc8
 8004bea:	f000 fabb 	bl	8005164 <HAL_Delay>
        led_status(0, 0);
 8004bee:	2100      	movs	r1, #0
 8004bf0:	2000      	movs	r0, #0
 8004bf2:	f7ff ff99 	bl	8004b28 <led_status>
        HAL_Delay(200);
 8004bf6:	20c8      	movs	r0, #200	@ 0xc8
 8004bf8:	f000 fab4 	bl	8005164 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	3301      	adds	r3, #1
 8004c00:	607b      	str	r3, [r7, #4]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2b04      	cmp	r3, #4
 8004c06:	ddeb      	ble.n	8004be0 <led_sequence_complete+0xc>
    }
}
 8004c08:	bf00      	nop
 8004c0a:	bf00      	nop
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <led_sequence_error>:

/**
 * @brief LED sequence for error
 */
void led_sequence_error(void)
{
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b082      	sub	sp, #8
 8004c16:	af00      	add	r7, sp, #0
    for (int i = 0; i < 10; i++) {
 8004c18:	2300      	movs	r3, #0
 8004c1a:	607b      	str	r3, [r7, #4]
 8004c1c:	e010      	b.n	8004c40 <led_sequence_error+0x2e>
        led_status(1, 1);
 8004c1e:	2101      	movs	r1, #1
 8004c20:	2001      	movs	r0, #1
 8004c22:	f7ff ff81 	bl	8004b28 <led_status>
        HAL_Delay(50);
 8004c26:	2032      	movs	r0, #50	@ 0x32
 8004c28:	f000 fa9c 	bl	8005164 <HAL_Delay>
        led_status(0, 0);
 8004c2c:	2100      	movs	r1, #0
 8004c2e:	2000      	movs	r0, #0
 8004c30:	f7ff ff7a 	bl	8004b28 <led_status>
        HAL_Delay(50);
 8004c34:	2032      	movs	r0, #50	@ 0x32
 8004c36:	f000 fa95 	bl	8005164 <HAL_Delay>
    for (int i = 0; i < 10; i++) {
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	607b      	str	r3, [r7, #4]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2b09      	cmp	r3, #9
 8004c44:	ddeb      	ble.n	8004c1e <led_sequence_error+0xc>
    }
}
 8004c46:	bf00      	nop
 8004c48:	bf00      	nop
 8004c4a:	3708      	adds	r7, #8
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <get_direction_name>:

/**
 * @brief Get direction name as string
 */
const char* get_direction_name(int direction)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
    switch (direction) {
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2b03      	cmp	r3, #3
 8004c5c:	d812      	bhi.n	8004c84 <get_direction_name+0x34>
 8004c5e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c64 <get_direction_name+0x14>)
 8004c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c64:	08004c75 	.word	0x08004c75
 8004c68:	08004c79 	.word	0x08004c79
 8004c6c:	08004c7d 	.word	0x08004c7d
 8004c70:	08004c81 	.word	0x08004c81
        case NORTH: return "NORTH";
 8004c74:	4b07      	ldr	r3, [pc, #28]	@ (8004c94 <get_direction_name+0x44>)
 8004c76:	e006      	b.n	8004c86 <get_direction_name+0x36>
        case EAST:  return "EAST";
 8004c78:	4b07      	ldr	r3, [pc, #28]	@ (8004c98 <get_direction_name+0x48>)
 8004c7a:	e004      	b.n	8004c86 <get_direction_name+0x36>
        case SOUTH: return "SOUTH";
 8004c7c:	4b07      	ldr	r3, [pc, #28]	@ (8004c9c <get_direction_name+0x4c>)
 8004c7e:	e002      	b.n	8004c86 <get_direction_name+0x36>
        case WEST:  return "WEST";
 8004c80:	4b07      	ldr	r3, [pc, #28]	@ (8004ca0 <get_direction_name+0x50>)
 8004c82:	e000      	b.n	8004c86 <get_direction_name+0x36>
        default:    return "UNKNOWN";
 8004c84:	4b07      	ldr	r3, [pc, #28]	@ (8004ca4 <get_direction_name+0x54>)
    }
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	370c      	adds	r7, #12
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	0800e1a0 	.word	0x0800e1a0
 8004c98:	0800e1a8 	.word	0x0800e1a8
 8004c9c:	0800e1b0 	.word	0x0800e1b0
 8004ca0:	0800e1b8 	.word	0x0800e1b8
 8004ca4:	0800e1c0 	.word	0x0800e1c0

08004ca8 <clampi_local>:
#include "movement.h"


// --- Front-wall alignment (PI + PI)---
// Helper: clamp
static inline int clampi_local(int v, int lo, int hi) {
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
    return (v < lo) ? lo : (v > hi) ? hi : v;
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	db05      	blt.n	8004cc8 <clampi_local+0x20>
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	bfa8      	it	ge
 8004cc4:	4613      	movge	r3, r2
 8004cc6:	e000      	b.n	8004cca <clampi_local+0x22>
 8004cc8:	68bb      	ldr	r3, [r7, #8]
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3714      	adds	r7, #20
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
	...

08004cd8 <align_front_to_wall>:
 * timeout_ms          : safety timeout
 *
 * returns true on success (converged), false on timeout
 */
bool align_front_to_wall(int base_pwm, uint32_t timeout_ms)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b09e      	sub	sp, #120	@ 0x78
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
    // --- Gains (start conservative; tune on-floor) ---
    // Distance loop (forward/back) acts on average error
    const float Kp_d = 0.50f, Ki_d = 0.02f;    // no D: IR noise/quantization
 8004ce2:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8004ce6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ce8:	4bb1      	ldr	r3, [pc, #708]	@ (8004fb0 <align_front_to_wall+0x2d8>)
 8004cea:	657b      	str	r3, [r7, #84]	@ 0x54
    // Angle loop (turn) acts on left-right difference
    const float Kp_a = 1.10f, Ki_a = 0.03f;    // slightly higher P than distance
 8004cec:	4bb1      	ldr	r3, [pc, #708]	@ (8004fb4 <align_front_to_wall+0x2dc>)
 8004cee:	653b      	str	r3, [r7, #80]	@ 0x50
 8004cf0:	4bb1      	ldr	r3, [pc, #708]	@ (8004fb8 <align_front_to_wall+0x2e0>)
 8004cf2:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // --- Finish criteria ---
    const int   DIST_TOL = 10;     // adjust to your sensor units
 8004cf4:	230a      	movs	r3, #10
 8004cf6:	64bb      	str	r3, [r7, #72]	@ 0x48
    const int   ANG_TOL  = 12;     // "
 8004cf8:	230c      	movs	r3, #12
 8004cfa:	647b      	str	r3, [r7, #68]	@ 0x44
    const uint32_t STABLE_DWELL_MS = 150;
 8004cfc:	2396      	movs	r3, #150	@ 0x96
 8004cfe:	643b      	str	r3, [r7, #64]	@ 0x40

    // --- Output constraints ---
    const int PWM_MAX = base_pwm;     // map control output into [-base_pwm .. +base_pwm]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
    const int PWM_MIN_MOVE = 500;      // overcome stiction when non-zero
 8004d04:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004d08:	63bb      	str	r3, [r7, #56]	@ 0x38

    // Integrators
    float I_d = 0.0f, I_a = 0.0f;
 8004d0a:	f04f 0300 	mov.w	r3, #0
 8004d0e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004d10:	f04f 0300 	mov.w	r3, #0
 8004d14:	673b      	str	r3, [r7, #112]	@ 0x70

    uint32_t t0 = HAL_GetTick();
 8004d16:	f000 fa19 	bl	800514c <HAL_GetTick>
 8004d1a:	6378      	str	r0, [r7, #52]	@ 0x34
    uint32_t last_ok = 0;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    uint32_t last_tick = HAL_GetTick();
 8004d20:	f000 fa14 	bl	800514c <HAL_GetTick>
 8004d24:	66b8      	str	r0, [r7, #104]	@ 0x68

    // reset motors
    motor_set(0, true, 0);
 8004d26:	2200      	movs	r2, #0
 8004d28:	2101      	movs	r1, #1
 8004d2a:	2000      	movs	r0, #0
 8004d2c:	f7fe fc76 	bl	800361c <motor_set>
    motor_set(1, true, 0);
 8004d30:	2200      	movs	r2, #0
 8004d32:	2101      	movs	r1, #1
 8004d34:	2001      	movs	r0, #1
 8004d36:	f7fe fc71 	bl	800361c <motor_set>

    while (1) {
        // --- timing / dt ---
        uint32_t now = HAL_GetTick();
 8004d3a:	f000 fa07 	bl	800514c <HAL_GetTick>
 8004d3e:	6338      	str	r0, [r7, #48]	@ 0x30
        float dt = (now - last_tick) / 1000.0f;
 8004d40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d42:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	ee07 3a90 	vmov	s15, r3
 8004d4a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d4e:	eddf 6a9b 	vldr	s13, [pc, #620]	@ 8004fbc <align_front_to_wall+0x2e4>
 8004d52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004d56:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
        if (dt <= 0) dt = 0.001f;
 8004d5a:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8004d5e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d66:	d801      	bhi.n	8004d6c <align_front_to_wall+0x94>
 8004d68:	4b95      	ldr	r3, [pc, #596]	@ (8004fc0 <align_front_to_wall+0x2e8>)
 8004d6a:	667b      	str	r3, [r7, #100]	@ 0x64
        last_tick = now;
 8004d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d6e:	66bb      	str	r3, [r7, #104]	@ 0x68

        // --- update sensors ---
        update_sensors();  // provides sensors.front_left/right etc. :contentReference[oaicite:6]{index=6}
 8004d70:	f7ff f8c6 	bl	8003f00 <update_sensors>

        int FL = (int)sensors.front_left;   // :contentReference[oaicite:7]{index=7}
 8004d74:	4b93      	ldr	r3, [pc, #588]	@ (8004fc4 <align_front_to_wall+0x2ec>)
 8004d76:	891b      	ldrh	r3, [r3, #8]
 8004d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
        int FR = (int)sensors.front_right;  // :contentReference[oaicite:8]{index=8}
 8004d7a:	4b92      	ldr	r3, [pc, #584]	@ (8004fc4 <align_front_to_wall+0x2ec>)
 8004d7c:	885b      	ldrh	r3, [r3, #2]
 8004d7e:	62bb      	str	r3, [r7, #40]	@ 0x28

        // --- compute errors ---
        int eL = FL - (int)target_align;
 8004d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d82:	3b48      	subs	r3, #72	@ 0x48
 8004d84:	627b      	str	r3, [r7, #36]	@ 0x24
        int eR = FR - (int)target_align;
 8004d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d88:	3b48      	subs	r3, #72	@ 0x48
 8004d8a:	623b      	str	r3, [r7, #32]

        // distance = average error (drive until correct range)
        float e_dist = 0.5f * (eL + eR);
 8004d8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d8e:	6a3b      	ldr	r3, [r7, #32]
 8004d90:	4413      	add	r3, r2
 8004d92:	ee07 3a90 	vmov	s15, r3
 8004d96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d9a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004d9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004da2:	edc7 7a07 	vstr	s15, [r7, #28]
        // angle    = difference (turn until FLFR at that distance)
        float e_ang  = (float)(eL - eR);
 8004da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004da8:	6a3b      	ldr	r3, [r7, #32]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	ee07 3a90 	vmov	s15, r3
 8004db0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004db4:	edc7 7a06 	vstr	s15, [r7, #24]

        // --- PI controllers ---
        I_d += e_dist * dt;
 8004db8:	ed97 7a07 	vldr	s14, [r7, #28]
 8004dbc:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8004dc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dc4:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8004dc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004dcc:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
        I_a += e_ang  * dt;
 8004dd0:	ed97 7a06 	vldr	s14, [r7, #24]
 8004dd4:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8004dd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ddc:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 8004de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004de4:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70

        // anti-windup clamp on the integrators (keep reasonable)
        if (I_d > 1500.0f) I_d = 1500.0f;
 8004de8:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8004dec:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 8004fc8 <align_front_to_wall+0x2f0>
 8004df0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004df8:	dd01      	ble.n	8004dfe <align_front_to_wall+0x126>
 8004dfa:	4b74      	ldr	r3, [pc, #464]	@ (8004fcc <align_front_to_wall+0x2f4>)
 8004dfc:	677b      	str	r3, [r7, #116]	@ 0x74
        if (I_d < -1500.0f) I_d = -1500.0f;
 8004dfe:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8004e02:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8004fd0 <align_front_to_wall+0x2f8>
 8004e06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e0e:	d501      	bpl.n	8004e14 <align_front_to_wall+0x13c>
 8004e10:	4b70      	ldr	r3, [pc, #448]	@ (8004fd4 <align_front_to_wall+0x2fc>)
 8004e12:	677b      	str	r3, [r7, #116]	@ 0x74

        if (I_a > 1500.0f) I_a = 1500.0f;
 8004e14:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8004e18:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8004fc8 <align_front_to_wall+0x2f0>
 8004e1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e24:	dd01      	ble.n	8004e2a <align_front_to_wall+0x152>
 8004e26:	4b69      	ldr	r3, [pc, #420]	@ (8004fcc <align_front_to_wall+0x2f4>)
 8004e28:	673b      	str	r3, [r7, #112]	@ 0x70
        if (I_a < -1500.0f) I_a = -1500.0f;
 8004e2a:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8004e2e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8004fd0 <align_front_to_wall+0x2f8>
 8004e32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e3a:	d501      	bpl.n	8004e40 <align_front_to_wall+0x168>
 8004e3c:	4b65      	ldr	r3, [pc, #404]	@ (8004fd4 <align_front_to_wall+0x2fc>)
 8004e3e:	673b      	str	r3, [r7, #112]	@ 0x70

        float v = Kp_d * e_dist + Ki_d * I_d;  // forward/back command  (- = back, + = forward)
 8004e40:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8004e44:	edd7 7a07 	vldr	s15, [r7, #28]
 8004e48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e4c:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8004e50:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8004e54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e5c:	edc7 7a05 	vstr	s15, [r7, #20]
        float w = Kp_a * e_ang  + Ki_a * I_a;  // turn command          (- = turn right, + = left)
 8004e60:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8004e64:	edd7 7a06 	vldr	s15, [r7, #24]
 8004e68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e6c:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8004e70:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8004e74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e7c:	edc7 7a04 	vstr	s15, [r7, #16]

        // per-wheel raw commands (signed)
        int cmd_left  = (int)lroundf(-v - w);
 8004e80:	edd7 7a05 	vldr	s15, [r7, #20]
 8004e84:	eeb1 7a67 	vneg.f32	s14, s15
 8004e88:	edd7 7a04 	vldr	s15, [r7, #16]
 8004e8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e90:	eeb0 0a67 	vmov.f32	s0, s15
 8004e94:	f007 fb64 	bl	800c560 <lroundf>
 8004e98:	6638      	str	r0, [r7, #96]	@ 0x60
        int cmd_right = (int)lroundf(-v + w);
 8004e9a:	ed97 7a04 	vldr	s14, [r7, #16]
 8004e9e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ea2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ea6:	eeb0 0a67 	vmov.f32	s0, s15
 8004eaa:	f007 fb59 	bl	800c560 <lroundf>
 8004eae:	65f8      	str	r0, [r7, #92]	@ 0x5c

        // saturate
        cmd_left  = clampi_local(cmd_left,  -PWM_MAX, PWM_MAX);
 8004eb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004eb2:	425b      	negs	r3, r3
 8004eb4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004eb6:	4619      	mov	r1, r3
 8004eb8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8004eba:	f7ff fef5 	bl	8004ca8 <clampi_local>
 8004ebe:	6638      	str	r0, [r7, #96]	@ 0x60
        cmd_right = clampi_local(cmd_right, -PWM_MAX, PWM_MAX);
 8004ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ec2:	425b      	negs	r3, r3
 8004ec4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8004eca:	f7ff feed 	bl	8004ca8 <clampi_local>
 8004ece:	65f8      	str	r0, [r7, #92]	@ 0x5c

        // apply a small minimum when non-zero to overcome stiction
        if (cmd_left > 0  && cmd_left  < PWM_MIN_MOVE) cmd_left  = PWM_MIN_MOVE;
 8004ed0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	dd05      	ble.n	8004ee2 <align_front_to_wall+0x20a>
 8004ed6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eda:	429a      	cmp	r2, r3
 8004edc:	da01      	bge.n	8004ee2 <align_front_to_wall+0x20a>
 8004ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ee0:	663b      	str	r3, [r7, #96]	@ 0x60
        if (cmd_left < 0  && -cmd_left < PWM_MIN_MOVE) cmd_left  = -PWM_MIN_MOVE;
 8004ee2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	da07      	bge.n	8004ef8 <align_front_to_wall+0x220>
 8004ee8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004eea:	425b      	negs	r3, r3
 8004eec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	dd02      	ble.n	8004ef8 <align_front_to_wall+0x220>
 8004ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ef4:	425b      	negs	r3, r3
 8004ef6:	663b      	str	r3, [r7, #96]	@ 0x60
        if (cmd_right > 0 && cmd_right < PWM_MIN_MOVE) cmd_right = PWM_MIN_MOVE;
 8004ef8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	dd05      	ble.n	8004f0a <align_front_to_wall+0x232>
 8004efe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f02:	429a      	cmp	r2, r3
 8004f04:	da01      	bge.n	8004f0a <align_front_to_wall+0x232>
 8004f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f08:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (cmd_right < 0 && -cmd_right < PWM_MIN_MOVE) cmd_right = -PWM_MIN_MOVE;
 8004f0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	da07      	bge.n	8004f20 <align_front_to_wall+0x248>
 8004f10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f12:	425b      	negs	r3, r3
 8004f14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004f16:	429a      	cmp	r2, r3
 8004f18:	dd02      	ble.n	8004f20 <align_front_to_wall+0x248>
 8004f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f1c:	425b      	negs	r3, r3
 8004f1e:	65fb      	str	r3, [r7, #92]	@ 0x5c

        // --- drive motors via your API ---
        // motor_set(motor_index, forward, duty)  you already have this. :contentReference[oaicite:9]{index=9}
        bool lfwd = (cmd_left  >= 0);
 8004f20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f22:	43db      	mvns	r3, r3
 8004f24:	0fdb      	lsrs	r3, r3, #31
 8004f26:	73fb      	strb	r3, [r7, #15]
        bool rfwd = (cmd_right >= 0);
 8004f28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f2a:	43db      	mvns	r3, r3
 8004f2c:	0fdb      	lsrs	r3, r3, #31
 8004f2e:	73bb      	strb	r3, [r7, #14]
        uint16_t lduty = (uint16_t)abs(cmd_left);
 8004f30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	bfb8      	it	lt
 8004f36:	425b      	neglt	r3, r3
 8004f38:	81bb      	strh	r3, [r7, #12]
        uint16_t rduty = (uint16_t)abs(cmd_right);
 8004f3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	bfb8      	it	lt
 8004f40:	425b      	neglt	r3, r3
 8004f42:	817b      	strh	r3, [r7, #10]

        motor_set(0, lfwd, lduty);   // Left  :contentReference[oaicite:10]{index=10}
 8004f44:	89ba      	ldrh	r2, [r7, #12]
 8004f46:	7bfb      	ldrb	r3, [r7, #15]
 8004f48:	4619      	mov	r1, r3
 8004f4a:	2000      	movs	r0, #0
 8004f4c:	f7fe fb66 	bl	800361c <motor_set>
        motor_set(1, rfwd, rduty);   // Right :contentReference[oaicite:11]{index=11}
 8004f50:	897a      	ldrh	r2, [r7, #10]
 8004f52:	7bbb      	ldrb	r3, [r7, #14]
 8004f54:	4619      	mov	r1, r3
 8004f56:	2001      	movs	r0, #1
 8004f58:	f7fe fb60 	bl	800361c <motor_set>

        // --- convergence check with dwell ---
        bool dist_ok = (abs((int)e_dist) <= DIST_TOL);
 8004f5c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004f60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004f64:	ee17 3a90 	vmov	r3, s15
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	bfb8      	it	lt
 8004f6c:	425b      	neglt	r3, r3
 8004f6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f70:	429a      	cmp	r2, r3
 8004f72:	bfac      	ite	ge
 8004f74:	2301      	movge	r3, #1
 8004f76:	2300      	movlt	r3, #0
 8004f78:	727b      	strb	r3, [r7, #9]
        bool ang_ok  = (abs((int)e_ang)  <= ANG_TOL);
 8004f7a:	edd7 7a06 	vldr	s15, [r7, #24]
 8004f7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004f82:	ee17 3a90 	vmov	r3, s15
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	bfb8      	it	lt
 8004f8a:	425b      	neglt	r3, r3
 8004f8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	bfac      	ite	ge
 8004f92:	2301      	movge	r3, #1
 8004f94:	2300      	movlt	r3, #0
 8004f96:	723b      	strb	r3, [r7, #8]

        if (dist_ok && ang_ok) {
 8004f98:	7a7b      	ldrb	r3, [r7, #9]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d02e      	beq.n	8004ffc <align_front_to_wall+0x324>
 8004f9e:	7a3b      	ldrb	r3, [r7, #8]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d02b      	beq.n	8004ffc <align_front_to_wall+0x324>
            if (last_ok == 0) last_ok = now;
 8004fa4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d116      	bne.n	8004fd8 <align_front_to_wall+0x300>
 8004faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fac:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004fae:	e013      	b.n	8004fd8 <align_front_to_wall+0x300>
 8004fb0:	3ca3d70a 	.word	0x3ca3d70a
 8004fb4:	3f8ccccd 	.word	0x3f8ccccd
 8004fb8:	3cf5c28f 	.word	0x3cf5c28f
 8004fbc:	447a0000 	.word	0x447a0000
 8004fc0:	3a83126f 	.word	0x3a83126f
 8004fc4:	20001444 	.word	0x20001444
 8004fc8:	44bb8000 	.word	0x44bb8000
 8004fcc:	44bb8000 	.word	0x44bb8000
 8004fd0:	c4bb8000 	.word	0xc4bb8000
 8004fd4:	c4bb8000 	.word	0xc4bb8000
            if ((now - last_ok) >= STABLE_DWELL_MS) {
 8004fd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d80d      	bhi.n	8005000 <align_front_to_wall+0x328>
                // stop cleanly
                motor_set(0, true, 0);
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	2101      	movs	r1, #1
 8004fe8:	2000      	movs	r0, #0
 8004fea:	f7fe fb17 	bl	800361c <motor_set>
                motor_set(1, true, 0);
 8004fee:	2200      	movs	r2, #0
 8004ff0:	2101      	movs	r1, #1
 8004ff2:	2001      	movs	r0, #1
 8004ff4:	f7fe fb12 	bl	800361c <motor_set>
                return true;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e013      	b.n	8005024 <align_front_to_wall+0x34c>
            }
        } else {
            last_ok = 0;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // --- timeout ---
        if ((now - t0) > timeout_ms) {
 8005000:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	683a      	ldr	r2, [r7, #0]
 8005008:	429a      	cmp	r2, r3
 800500a:	f4bf ae96 	bcs.w	8004d3a <align_front_to_wall+0x62>
            motor_set(0, true, 0);
 800500e:	2200      	movs	r2, #0
 8005010:	2101      	movs	r1, #1
 8005012:	2000      	movs	r0, #0
 8005014:	f7fe fb02 	bl	800361c <motor_set>
            motor_set(1, true, 0);
 8005018:	2200      	movs	r2, #0
 800501a:	2101      	movs	r1, #1
 800501c:	2001      	movs	r0, #1
 800501e:	f7fe fafd 	bl	800361c <motor_set>
            return false;
 8005022:	2300      	movs	r3, #0

        // small loop delay to keep CPU sane
        // (your system already runs ~1kHz loops elsewhere; adjust if needed)
        // HAL_Delay(1); // optional
    }
}
 8005024:	4618      	mov	r0, r3
 8005026:	3778      	adds	r7, #120	@ 0x78
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}

0800502c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800502c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005064 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005030:	f7ff fd68 	bl	8004b04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005034:	480c      	ldr	r0, [pc, #48]	@ (8005068 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005036:	490d      	ldr	r1, [pc, #52]	@ (800506c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005038:	4a0d      	ldr	r2, [pc, #52]	@ (8005070 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800503a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800503c:	e002      	b.n	8005044 <LoopCopyDataInit>

0800503e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800503e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005040:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005042:	3304      	adds	r3, #4

08005044 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005044:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005046:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005048:	d3f9      	bcc.n	800503e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800504a:	4a0a      	ldr	r2, [pc, #40]	@ (8005074 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800504c:	4c0a      	ldr	r4, [pc, #40]	@ (8005078 <LoopFillZerobss+0x22>)
  movs r3, #0
 800504e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005050:	e001      	b.n	8005056 <LoopFillZerobss>

08005052 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005052:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005054:	3204      	adds	r2, #4

08005056 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005056:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005058:	d3fb      	bcc.n	8005052 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800505a:	f005 f9b3 	bl	800a3c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800505e:	f7fc fcb5 	bl	80019cc <main>
  bx  lr    
 8005062:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005064:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005068:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800506c:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8005070:	0800e614 	.word	0x0800e614
  ldr r2, =_sbss
 8005074:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8005078:	20001f30 	.word	0x20001f30

0800507c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800507c:	e7fe      	b.n	800507c <ADC_IRQHandler>
	...

08005080 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005084:	4b0e      	ldr	r3, [pc, #56]	@ (80050c0 <HAL_Init+0x40>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a0d      	ldr	r2, [pc, #52]	@ (80050c0 <HAL_Init+0x40>)
 800508a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800508e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005090:	4b0b      	ldr	r3, [pc, #44]	@ (80050c0 <HAL_Init+0x40>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a0a      	ldr	r2, [pc, #40]	@ (80050c0 <HAL_Init+0x40>)
 8005096:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800509a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800509c:	4b08      	ldr	r3, [pc, #32]	@ (80050c0 <HAL_Init+0x40>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a07      	ldr	r2, [pc, #28]	@ (80050c0 <HAL_Init+0x40>)
 80050a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80050a8:	2003      	movs	r0, #3
 80050aa:	f000 fd41 	bl	8005b30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80050ae:	200f      	movs	r0, #15
 80050b0:	f000 f808 	bl	80050c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80050b4:	f7ff f9b2 	bl	800441c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	40023c00 	.word	0x40023c00

080050c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b082      	sub	sp, #8
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80050cc:	4b12      	ldr	r3, [pc, #72]	@ (8005118 <HAL_InitTick+0x54>)
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	4b12      	ldr	r3, [pc, #72]	@ (800511c <HAL_InitTick+0x58>)
 80050d2:	781b      	ldrb	r3, [r3, #0]
 80050d4:	4619      	mov	r1, r3
 80050d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80050da:	fbb3 f3f1 	udiv	r3, r3, r1
 80050de:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e2:	4618      	mov	r0, r3
 80050e4:	f000 fd59 	bl	8005b9a <HAL_SYSTICK_Config>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d001      	beq.n	80050f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e00e      	b.n	8005110 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2b0f      	cmp	r3, #15
 80050f6:	d80a      	bhi.n	800510e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80050f8:	2200      	movs	r2, #0
 80050fa:	6879      	ldr	r1, [r7, #4]
 80050fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005100:	f000 fd21 	bl	8005b46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005104:	4a06      	ldr	r2, [pc, #24]	@ (8005120 <HAL_InitTick+0x5c>)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800510a:	2300      	movs	r3, #0
 800510c:	e000      	b.n	8005110 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
}
 8005110:	4618      	mov	r0, r3
 8005112:	3708      	adds	r7, #8
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}
 8005118:	20000028 	.word	0x20000028
 800511c:	20000030 	.word	0x20000030
 8005120:	2000002c 	.word	0x2000002c

08005124 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005124:	b480      	push	{r7}
 8005126:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005128:	4b06      	ldr	r3, [pc, #24]	@ (8005144 <HAL_IncTick+0x20>)
 800512a:	781b      	ldrb	r3, [r3, #0]
 800512c:	461a      	mov	r2, r3
 800512e:	4b06      	ldr	r3, [pc, #24]	@ (8005148 <HAL_IncTick+0x24>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4413      	add	r3, r2
 8005134:	4a04      	ldr	r2, [pc, #16]	@ (8005148 <HAL_IncTick+0x24>)
 8005136:	6013      	str	r3, [r2, #0]
}
 8005138:	bf00      	nop
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
 8005142:	bf00      	nop
 8005144:	20000030 	.word	0x20000030
 8005148:	20001de0 	.word	0x20001de0

0800514c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800514c:	b480      	push	{r7}
 800514e:	af00      	add	r7, sp, #0
  return uwTick;
 8005150:	4b03      	ldr	r3, [pc, #12]	@ (8005160 <HAL_GetTick+0x14>)
 8005152:	681b      	ldr	r3, [r3, #0]
}
 8005154:	4618      	mov	r0, r3
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	20001de0 	.word	0x20001de0

08005164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800516c:	f7ff ffee 	bl	800514c <HAL_GetTick>
 8005170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800517c:	d005      	beq.n	800518a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800517e:	4b0a      	ldr	r3, [pc, #40]	@ (80051a8 <HAL_Delay+0x44>)
 8005180:	781b      	ldrb	r3, [r3, #0]
 8005182:	461a      	mov	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	4413      	add	r3, r2
 8005188:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800518a:	bf00      	nop
 800518c:	f7ff ffde 	bl	800514c <HAL_GetTick>
 8005190:	4602      	mov	r2, r0
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	429a      	cmp	r2, r3
 800519a:	d8f7      	bhi.n	800518c <HAL_Delay+0x28>
  {
  }
}
 800519c:	bf00      	nop
 800519e:	bf00      	nop
 80051a0:	3710      	adds	r7, #16
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	20000030 	.word	0x20000030

080051ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051b4:	2300      	movs	r3, #0
 80051b6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d101      	bne.n	80051c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e033      	b.n	800522a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d109      	bne.n	80051de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f7ff f94e 	bl	800446c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e2:	f003 0310 	and.w	r3, r3, #16
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d118      	bne.n	800521c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ee:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80051f2:	f023 0302 	bic.w	r3, r3, #2
 80051f6:	f043 0202 	orr.w	r2, r3, #2
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 faca 	bl	8005798 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800520e:	f023 0303 	bic.w	r3, r3, #3
 8005212:	f043 0201 	orr.w	r2, r3, #1
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	641a      	str	r2, [r3, #64]	@ 0x40
 800521a:	e001      	b.n	8005220 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800521c:	2301      	movs	r3, #1
 800521e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005228:	7bfb      	ldrb	r3, [r7, #15]
}
 800522a:	4618      	mov	r0, r3
 800522c:	3710      	adds	r7, #16
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}
	...

08005234 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800523c:	2300      	movs	r3, #0
 800523e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005246:	2b01      	cmp	r3, #1
 8005248:	d101      	bne.n	800524e <HAL_ADC_Start+0x1a>
 800524a:	2302      	movs	r3, #2
 800524c:	e097      	b.n	800537e <HAL_ADC_Start+0x14a>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2201      	movs	r2, #1
 8005252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	2b01      	cmp	r3, #1
 8005262:	d018      	beq.n	8005296 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	689a      	ldr	r2, [r3, #8]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f042 0201 	orr.w	r2, r2, #1
 8005272:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005274:	4b45      	ldr	r3, [pc, #276]	@ (800538c <HAL_ADC_Start+0x158>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a45      	ldr	r2, [pc, #276]	@ (8005390 <HAL_ADC_Start+0x15c>)
 800527a:	fba2 2303 	umull	r2, r3, r2, r3
 800527e:	0c9a      	lsrs	r2, r3, #18
 8005280:	4613      	mov	r3, r2
 8005282:	005b      	lsls	r3, r3, #1
 8005284:	4413      	add	r3, r2
 8005286:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005288:	e002      	b.n	8005290 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	3b01      	subs	r3, #1
 800528e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1f9      	bne.n	800528a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f003 0301 	and.w	r3, r3, #1
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d15f      	bne.n	8005364 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052a8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80052ac:	f023 0301 	bic.w	r3, r3, #1
 80052b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d007      	beq.n	80052d6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80052ce:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80052de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052e2:	d106      	bne.n	80052f2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052e8:	f023 0206 	bic.w	r2, r3, #6
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	645a      	str	r2, [r3, #68]	@ 0x44
 80052f0:	e002      	b.n	80052f8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005300:	4b24      	ldr	r3, [pc, #144]	@ (8005394 <HAL_ADC_Start+0x160>)
 8005302:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800530c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	f003 031f 	and.w	r3, r3, #31
 8005316:	2b00      	cmp	r3, #0
 8005318:	d10f      	bne.n	800533a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005324:	2b00      	cmp	r3, #0
 8005326:	d129      	bne.n	800537c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	689a      	ldr	r2, [r3, #8]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005336:	609a      	str	r2, [r3, #8]
 8005338:	e020      	b.n	800537c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a16      	ldr	r2, [pc, #88]	@ (8005398 <HAL_ADC_Start+0x164>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d11b      	bne.n	800537c <HAL_ADC_Start+0x148>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d114      	bne.n	800537c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	689a      	ldr	r2, [r3, #8]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005360:	609a      	str	r2, [r3, #8]
 8005362:	e00b      	b.n	800537c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005368:	f043 0210 	orr.w	r2, r3, #16
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005374:	f043 0201 	orr.w	r2, r3, #1
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800537c:	2300      	movs	r3, #0
}
 800537e:	4618      	mov	r0, r3
 8005380:	3714      	adds	r7, #20
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop
 800538c:	20000028 	.word	0x20000028
 8005390:	431bde83 	.word	0x431bde83
 8005394:	40012300 	.word	0x40012300
 8005398:	40012000 	.word	0x40012000

0800539c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d101      	bne.n	80053b2 <HAL_ADC_Stop+0x16>
 80053ae:	2302      	movs	r3, #2
 80053b0:	e021      	b.n	80053f6 <HAL_ADC_Stop+0x5a>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	689a      	ldr	r2, [r3, #8]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f022 0201 	bic.w	r2, r2, #1
 80053c8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	f003 0301 	and.w	r3, r3, #1
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d109      	bne.n	80053ec <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053dc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80053e0:	f023 0301 	bic.w	r3, r3, #1
 80053e4:	f043 0201 	orr.w	r2, r3, #1
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	370c      	adds	r7, #12
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr

08005402 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005402:	b580      	push	{r7, lr}
 8005404:	b084      	sub	sp, #16
 8005406:	af00      	add	r7, sp, #0
 8005408:	6078      	str	r0, [r7, #4]
 800540a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800540c:	2300      	movs	r3, #0
 800540e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800541a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800541e:	d113      	bne.n	8005448 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800542a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800542e:	d10b      	bne.n	8005448 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005434:	f043 0220 	orr.w	r2, r3, #32
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e063      	b.n	8005510 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8005448:	f7ff fe80 	bl	800514c <HAL_GetTick>
 800544c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800544e:	e021      	b.n	8005494 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005456:	d01d      	beq.n	8005494 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d007      	beq.n	800546e <HAL_ADC_PollForConversion+0x6c>
 800545e:	f7ff fe75 	bl	800514c <HAL_GetTick>
 8005462:	4602      	mov	r2, r0
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	683a      	ldr	r2, [r7, #0]
 800546a:	429a      	cmp	r2, r3
 800546c:	d212      	bcs.n	8005494 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 0302 	and.w	r3, r3, #2
 8005478:	2b02      	cmp	r3, #2
 800547a:	d00b      	beq.n	8005494 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005480:	f043 0204 	orr.w	r2, r3, #4
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e03d      	b.n	8005510 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 0302 	and.w	r3, r3, #2
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d1d6      	bne.n	8005450 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f06f 0212 	mvn.w	r2, #18
 80054aa:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d123      	bne.n	800550e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d11f      	bne.n	800550e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d006      	beq.n	80054ea <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d111      	bne.n	800550e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ee:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d105      	bne.n	800550e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005506:	f043 0201 	orr.w	r2, r3, #1
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800550e:	2300      	movs	r3, #0
}
 8005510:	4618      	mov	r0, r3
 8005512:	3710      	adds	r7, #16
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}

08005518 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8005526:	4618      	mov	r0, r3
 8005528:	370c      	adds	r7, #12
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
	...

08005534 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005534:	b480      	push	{r7}
 8005536:	b085      	sub	sp, #20
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800553e:	2300      	movs	r3, #0
 8005540:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005548:	2b01      	cmp	r3, #1
 800554a:	d101      	bne.n	8005550 <HAL_ADC_ConfigChannel+0x1c>
 800554c:	2302      	movs	r3, #2
 800554e:	e113      	b.n	8005778 <HAL_ADC_ConfigChannel+0x244>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2b09      	cmp	r3, #9
 800555e:	d925      	bls.n	80055ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	68d9      	ldr	r1, [r3, #12]
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	b29b      	uxth	r3, r3
 800556c:	461a      	mov	r2, r3
 800556e:	4613      	mov	r3, r2
 8005570:	005b      	lsls	r3, r3, #1
 8005572:	4413      	add	r3, r2
 8005574:	3b1e      	subs	r3, #30
 8005576:	2207      	movs	r2, #7
 8005578:	fa02 f303 	lsl.w	r3, r2, r3
 800557c:	43da      	mvns	r2, r3
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	400a      	ands	r2, r1
 8005584:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68d9      	ldr	r1, [r3, #12]
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	689a      	ldr	r2, [r3, #8]
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	b29b      	uxth	r3, r3
 8005596:	4618      	mov	r0, r3
 8005598:	4603      	mov	r3, r0
 800559a:	005b      	lsls	r3, r3, #1
 800559c:	4403      	add	r3, r0
 800559e:	3b1e      	subs	r3, #30
 80055a0:	409a      	lsls	r2, r3
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	60da      	str	r2, [r3, #12]
 80055aa:	e022      	b.n	80055f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	6919      	ldr	r1, [r3, #16]
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	461a      	mov	r2, r3
 80055ba:	4613      	mov	r3, r2
 80055bc:	005b      	lsls	r3, r3, #1
 80055be:	4413      	add	r3, r2
 80055c0:	2207      	movs	r2, #7
 80055c2:	fa02 f303 	lsl.w	r3, r2, r3
 80055c6:	43da      	mvns	r2, r3
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	400a      	ands	r2, r1
 80055ce:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6919      	ldr	r1, [r3, #16]
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	689a      	ldr	r2, [r3, #8]
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	b29b      	uxth	r3, r3
 80055e0:	4618      	mov	r0, r3
 80055e2:	4603      	mov	r3, r0
 80055e4:	005b      	lsls	r3, r3, #1
 80055e6:	4403      	add	r3, r0
 80055e8:	409a      	lsls	r2, r3
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	430a      	orrs	r2, r1
 80055f0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	2b06      	cmp	r3, #6
 80055f8:	d824      	bhi.n	8005644 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	685a      	ldr	r2, [r3, #4]
 8005604:	4613      	mov	r3, r2
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	4413      	add	r3, r2
 800560a:	3b05      	subs	r3, #5
 800560c:	221f      	movs	r2, #31
 800560e:	fa02 f303 	lsl.w	r3, r2, r3
 8005612:	43da      	mvns	r2, r3
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	400a      	ands	r2, r1
 800561a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	b29b      	uxth	r3, r3
 8005628:	4618      	mov	r0, r3
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	685a      	ldr	r2, [r3, #4]
 800562e:	4613      	mov	r3, r2
 8005630:	009b      	lsls	r3, r3, #2
 8005632:	4413      	add	r3, r2
 8005634:	3b05      	subs	r3, #5
 8005636:	fa00 f203 	lsl.w	r2, r0, r3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	635a      	str	r2, [r3, #52]	@ 0x34
 8005642:	e04c      	b.n	80056de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	2b0c      	cmp	r3, #12
 800564a:	d824      	bhi.n	8005696 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	685a      	ldr	r2, [r3, #4]
 8005656:	4613      	mov	r3, r2
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	4413      	add	r3, r2
 800565c:	3b23      	subs	r3, #35	@ 0x23
 800565e:	221f      	movs	r2, #31
 8005660:	fa02 f303 	lsl.w	r3, r2, r3
 8005664:	43da      	mvns	r2, r3
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	400a      	ands	r2, r1
 800566c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	b29b      	uxth	r3, r3
 800567a:	4618      	mov	r0, r3
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	685a      	ldr	r2, [r3, #4]
 8005680:	4613      	mov	r3, r2
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	4413      	add	r3, r2
 8005686:	3b23      	subs	r3, #35	@ 0x23
 8005688:	fa00 f203 	lsl.w	r2, r0, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	430a      	orrs	r2, r1
 8005692:	631a      	str	r2, [r3, #48]	@ 0x30
 8005694:	e023      	b.n	80056de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	685a      	ldr	r2, [r3, #4]
 80056a0:	4613      	mov	r3, r2
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4413      	add	r3, r2
 80056a6:	3b41      	subs	r3, #65	@ 0x41
 80056a8:	221f      	movs	r2, #31
 80056aa:	fa02 f303 	lsl.w	r3, r2, r3
 80056ae:	43da      	mvns	r2, r3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	400a      	ands	r2, r1
 80056b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	4618      	mov	r0, r3
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	685a      	ldr	r2, [r3, #4]
 80056ca:	4613      	mov	r3, r2
 80056cc:	009b      	lsls	r3, r3, #2
 80056ce:	4413      	add	r3, r2
 80056d0:	3b41      	subs	r3, #65	@ 0x41
 80056d2:	fa00 f203 	lsl.w	r2, r0, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	430a      	orrs	r2, r1
 80056dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80056de:	4b29      	ldr	r3, [pc, #164]	@ (8005784 <HAL_ADC_ConfigChannel+0x250>)
 80056e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a28      	ldr	r2, [pc, #160]	@ (8005788 <HAL_ADC_ConfigChannel+0x254>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d10f      	bne.n	800570c <HAL_ADC_ConfigChannel+0x1d8>
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	2b12      	cmp	r3, #18
 80056f2:	d10b      	bne.n	800570c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a1d      	ldr	r2, [pc, #116]	@ (8005788 <HAL_ADC_ConfigChannel+0x254>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d12b      	bne.n	800576e <HAL_ADC_ConfigChannel+0x23a>
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a1c      	ldr	r2, [pc, #112]	@ (800578c <HAL_ADC_ConfigChannel+0x258>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d003      	beq.n	8005728 <HAL_ADC_ConfigChannel+0x1f4>
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2b11      	cmp	r3, #17
 8005726:	d122      	bne.n	800576e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a11      	ldr	r2, [pc, #68]	@ (800578c <HAL_ADC_ConfigChannel+0x258>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d111      	bne.n	800576e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800574a:	4b11      	ldr	r3, [pc, #68]	@ (8005790 <HAL_ADC_ConfigChannel+0x25c>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a11      	ldr	r2, [pc, #68]	@ (8005794 <HAL_ADC_ConfigChannel+0x260>)
 8005750:	fba2 2303 	umull	r2, r3, r2, r3
 8005754:	0c9a      	lsrs	r2, r3, #18
 8005756:	4613      	mov	r3, r2
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	4413      	add	r3, r2
 800575c:	005b      	lsls	r3, r3, #1
 800575e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005760:	e002      	b.n	8005768 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	3b01      	subs	r3, #1
 8005766:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1f9      	bne.n	8005762 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005776:	2300      	movs	r3, #0
}
 8005778:	4618      	mov	r0, r3
 800577a:	3714      	adds	r7, #20
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr
 8005784:	40012300 	.word	0x40012300
 8005788:	40012000 	.word	0x40012000
 800578c:	10000012 	.word	0x10000012
 8005790:	20000028 	.word	0x20000028
 8005794:	431bde83 	.word	0x431bde83

08005798 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005798:	b480      	push	{r7}
 800579a:	b085      	sub	sp, #20
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80057a0:	4b79      	ldr	r3, [pc, #484]	@ (8005988 <ADC_Init+0x1f0>)
 80057a2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	685a      	ldr	r2, [r3, #4]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	431a      	orrs	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	685a      	ldr	r2, [r3, #4]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80057cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	6859      	ldr	r1, [r3, #4]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	691b      	ldr	r3, [r3, #16]
 80057d8:	021a      	lsls	r2, r3, #8
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	430a      	orrs	r2, r1
 80057e0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80057f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	6859      	ldr	r1, [r3, #4]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	689a      	ldr	r2, [r3, #8]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	430a      	orrs	r2, r1
 8005802:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	689a      	ldr	r2, [r3, #8]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005812:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6899      	ldr	r1, [r3, #8]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	68da      	ldr	r2, [r3, #12]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	430a      	orrs	r2, r1
 8005824:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800582a:	4a58      	ldr	r2, [pc, #352]	@ (800598c <ADC_Init+0x1f4>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d022      	beq.n	8005876 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	689a      	ldr	r2, [r3, #8]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800583e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	6899      	ldr	r1, [r3, #8]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	430a      	orrs	r2, r1
 8005850:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	689a      	ldr	r2, [r3, #8]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005860:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	6899      	ldr	r1, [r3, #8]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	430a      	orrs	r2, r1
 8005872:	609a      	str	r2, [r3, #8]
 8005874:	e00f      	b.n	8005896 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	689a      	ldr	r2, [r3, #8]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005884:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	689a      	ldr	r2, [r3, #8]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005894:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	689a      	ldr	r2, [r3, #8]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f022 0202 	bic.w	r2, r2, #2
 80058a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	6899      	ldr	r1, [r3, #8]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	7e1b      	ldrb	r3, [r3, #24]
 80058b0:	005a      	lsls	r2, r3, #1
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	430a      	orrs	r2, r1
 80058b8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d01b      	beq.n	80058fc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	685a      	ldr	r2, [r3, #4]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058d2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	685a      	ldr	r2, [r3, #4]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80058e2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	6859      	ldr	r1, [r3, #4]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ee:	3b01      	subs	r3, #1
 80058f0:	035a      	lsls	r2, r3, #13
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	430a      	orrs	r2, r1
 80058f8:	605a      	str	r2, [r3, #4]
 80058fa:	e007      	b.n	800590c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	685a      	ldr	r2, [r3, #4]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800590a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800591a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	69db      	ldr	r3, [r3, #28]
 8005926:	3b01      	subs	r3, #1
 8005928:	051a      	lsls	r2, r3, #20
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	430a      	orrs	r2, r1
 8005930:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	689a      	ldr	r2, [r3, #8]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005940:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	6899      	ldr	r1, [r3, #8]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800594e:	025a      	lsls	r2, r3, #9
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	430a      	orrs	r2, r1
 8005956:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	689a      	ldr	r2, [r3, #8]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005966:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	6899      	ldr	r1, [r3, #8]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	029a      	lsls	r2, r3, #10
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	430a      	orrs	r2, r1
 800597a:	609a      	str	r2, [r3, #8]
}
 800597c:	bf00      	nop
 800597e:	3714      	adds	r7, #20
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr
 8005988:	40012300 	.word	0x40012300
 800598c:	0f000001 	.word	0x0f000001

08005990 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005990:	b480      	push	{r7}
 8005992:	b085      	sub	sp, #20
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f003 0307 	and.w	r3, r3, #7
 800599e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80059a0:	4b0c      	ldr	r3, [pc, #48]	@ (80059d4 <__NVIC_SetPriorityGrouping+0x44>)
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80059a6:	68ba      	ldr	r2, [r7, #8]
 80059a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80059ac:	4013      	ands	r3, r2
 80059ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80059b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80059bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80059c2:	4a04      	ldr	r2, [pc, #16]	@ (80059d4 <__NVIC_SetPriorityGrouping+0x44>)
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	60d3      	str	r3, [r2, #12]
}
 80059c8:	bf00      	nop
 80059ca:	3714      	adds	r7, #20
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr
 80059d4:	e000ed00 	.word	0xe000ed00

080059d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80059d8:	b480      	push	{r7}
 80059da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80059dc:	4b04      	ldr	r3, [pc, #16]	@ (80059f0 <__NVIC_GetPriorityGrouping+0x18>)
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	0a1b      	lsrs	r3, r3, #8
 80059e2:	f003 0307 	and.w	r3, r3, #7
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr
 80059f0:	e000ed00 	.word	0xe000ed00

080059f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b083      	sub	sp, #12
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	4603      	mov	r3, r0
 80059fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	db0b      	blt.n	8005a1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a06:	79fb      	ldrb	r3, [r7, #7]
 8005a08:	f003 021f 	and.w	r2, r3, #31
 8005a0c:	4907      	ldr	r1, [pc, #28]	@ (8005a2c <__NVIC_EnableIRQ+0x38>)
 8005a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a12:	095b      	lsrs	r3, r3, #5
 8005a14:	2001      	movs	r0, #1
 8005a16:	fa00 f202 	lsl.w	r2, r0, r2
 8005a1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005a1e:	bf00      	nop
 8005a20:	370c      	adds	r7, #12
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	e000e100 	.word	0xe000e100

08005a30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	4603      	mov	r3, r0
 8005a38:	6039      	str	r1, [r7, #0]
 8005a3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	db0a      	blt.n	8005a5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	b2da      	uxtb	r2, r3
 8005a48:	490c      	ldr	r1, [pc, #48]	@ (8005a7c <__NVIC_SetPriority+0x4c>)
 8005a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a4e:	0112      	lsls	r2, r2, #4
 8005a50:	b2d2      	uxtb	r2, r2
 8005a52:	440b      	add	r3, r1
 8005a54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005a58:	e00a      	b.n	8005a70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	b2da      	uxtb	r2, r3
 8005a5e:	4908      	ldr	r1, [pc, #32]	@ (8005a80 <__NVIC_SetPriority+0x50>)
 8005a60:	79fb      	ldrb	r3, [r7, #7]
 8005a62:	f003 030f 	and.w	r3, r3, #15
 8005a66:	3b04      	subs	r3, #4
 8005a68:	0112      	lsls	r2, r2, #4
 8005a6a:	b2d2      	uxtb	r2, r2
 8005a6c:	440b      	add	r3, r1
 8005a6e:	761a      	strb	r2, [r3, #24]
}
 8005a70:	bf00      	nop
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr
 8005a7c:	e000e100 	.word	0xe000e100
 8005a80:	e000ed00 	.word	0xe000ed00

08005a84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b089      	sub	sp, #36	@ 0x24
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f003 0307 	and.w	r3, r3, #7
 8005a96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	f1c3 0307 	rsb	r3, r3, #7
 8005a9e:	2b04      	cmp	r3, #4
 8005aa0:	bf28      	it	cs
 8005aa2:	2304      	movcs	r3, #4
 8005aa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	3304      	adds	r3, #4
 8005aaa:	2b06      	cmp	r3, #6
 8005aac:	d902      	bls.n	8005ab4 <NVIC_EncodePriority+0x30>
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	3b03      	subs	r3, #3
 8005ab2:	e000      	b.n	8005ab6 <NVIC_EncodePriority+0x32>
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac2:	43da      	mvns	r2, r3
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	401a      	ands	r2, r3
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005acc:	f04f 31ff 	mov.w	r1, #4294967295
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ad6:	43d9      	mvns	r1, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005adc:	4313      	orrs	r3, r2
         );
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3724      	adds	r7, #36	@ 0x24
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
	...

08005aec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b082      	sub	sp, #8
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	3b01      	subs	r3, #1
 8005af8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005afc:	d301      	bcc.n	8005b02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005afe:	2301      	movs	r3, #1
 8005b00:	e00f      	b.n	8005b22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b02:	4a0a      	ldr	r2, [pc, #40]	@ (8005b2c <SysTick_Config+0x40>)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	3b01      	subs	r3, #1
 8005b08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005b0a:	210f      	movs	r1, #15
 8005b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b10:	f7ff ff8e 	bl	8005a30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005b14:	4b05      	ldr	r3, [pc, #20]	@ (8005b2c <SysTick_Config+0x40>)
 8005b16:	2200      	movs	r2, #0
 8005b18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b1a:	4b04      	ldr	r3, [pc, #16]	@ (8005b2c <SysTick_Config+0x40>)
 8005b1c:	2207      	movs	r2, #7
 8005b1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3708      	adds	r7, #8
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	e000e010 	.word	0xe000e010

08005b30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b082      	sub	sp, #8
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f7ff ff29 	bl	8005990 <__NVIC_SetPriorityGrouping>
}
 8005b3e:	bf00      	nop
 8005b40:	3708      	adds	r7, #8
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005b46:	b580      	push	{r7, lr}
 8005b48:	b086      	sub	sp, #24
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	60b9      	str	r1, [r7, #8]
 8005b50:	607a      	str	r2, [r7, #4]
 8005b52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005b54:	2300      	movs	r3, #0
 8005b56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005b58:	f7ff ff3e 	bl	80059d8 <__NVIC_GetPriorityGrouping>
 8005b5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	68b9      	ldr	r1, [r7, #8]
 8005b62:	6978      	ldr	r0, [r7, #20]
 8005b64:	f7ff ff8e 	bl	8005a84 <NVIC_EncodePriority>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b6e:	4611      	mov	r1, r2
 8005b70:	4618      	mov	r0, r3
 8005b72:	f7ff ff5d 	bl	8005a30 <__NVIC_SetPriority>
}
 8005b76:	bf00      	nop
 8005b78:	3718      	adds	r7, #24
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}

08005b7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b7e:	b580      	push	{r7, lr}
 8005b80:	b082      	sub	sp, #8
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	4603      	mov	r3, r0
 8005b86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f7ff ff31 	bl	80059f4 <__NVIC_EnableIRQ>
}
 8005b92:	bf00      	nop
 8005b94:	3708      	adds	r7, #8
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}

08005b9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005b9a:	b580      	push	{r7, lr}
 8005b9c:	b082      	sub	sp, #8
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f7ff ffa2 	bl	8005aec <SysTick_Config>
 8005ba8:	4603      	mov	r3, r0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3708      	adds	r7, #8
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}

08005bb2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005bb2:	b580      	push	{r7, lr}
 8005bb4:	b084      	sub	sp, #16
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bbe:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005bc0:	f7ff fac4 	bl	800514c <HAL_GetTick>
 8005bc4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	2b02      	cmp	r3, #2
 8005bd0:	d008      	beq.n	8005be4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2280      	movs	r2, #128	@ 0x80
 8005bd6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e052      	b.n	8005c8a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f022 0216 	bic.w	r2, r2, #22
 8005bf2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	695a      	ldr	r2, [r3, #20]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c02:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d103      	bne.n	8005c14 <HAL_DMA_Abort+0x62>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d007      	beq.n	8005c24 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f022 0208 	bic.w	r2, r2, #8
 8005c22:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f022 0201 	bic.w	r2, r2, #1
 8005c32:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c34:	e013      	b.n	8005c5e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005c36:	f7ff fa89 	bl	800514c <HAL_GetTick>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	2b05      	cmp	r3, #5
 8005c42:	d90c      	bls.n	8005c5e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2220      	movs	r2, #32
 8005c48:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2203      	movs	r2, #3
 8005c4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	e015      	b.n	8005c8a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1e4      	bne.n	8005c36 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c70:	223f      	movs	r2, #63	@ 0x3f
 8005c72:	409a      	lsls	r2, r3
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}

08005c92 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005c92:	b480      	push	{r7}
 8005c94:	b083      	sub	sp, #12
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	2b02      	cmp	r3, #2
 8005ca4:	d004      	beq.n	8005cb0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2280      	movs	r2, #128	@ 0x80
 8005caa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	e00c      	b.n	8005cca <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2205      	movs	r2, #5
 8005cb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f022 0201 	bic.w	r2, r2, #1
 8005cc6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	370c      	adds	r7, #12
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
	...

08005cd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b089      	sub	sp, #36	@ 0x24
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005cea:	2300      	movs	r3, #0
 8005cec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005cee:	2300      	movs	r3, #0
 8005cf0:	61fb      	str	r3, [r7, #28]
 8005cf2:	e159      	b.n	8005fa8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8005cfc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	697a      	ldr	r2, [r7, #20]
 8005d04:	4013      	ands	r3, r2
 8005d06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005d08:	693a      	ldr	r2, [r7, #16]
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	f040 8148 	bne.w	8005fa2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	f003 0303 	and.w	r3, r3, #3
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d005      	beq.n	8005d2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d26:	2b02      	cmp	r3, #2
 8005d28:	d130      	bne.n	8005d8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005d30:	69fb      	ldr	r3, [r7, #28]
 8005d32:	005b      	lsls	r3, r3, #1
 8005d34:	2203      	movs	r2, #3
 8005d36:	fa02 f303 	lsl.w	r3, r2, r3
 8005d3a:	43db      	mvns	r3, r3
 8005d3c:	69ba      	ldr	r2, [r7, #24]
 8005d3e:	4013      	ands	r3, r2
 8005d40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	68da      	ldr	r2, [r3, #12]
 8005d46:	69fb      	ldr	r3, [r7, #28]
 8005d48:	005b      	lsls	r3, r3, #1
 8005d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d4e:	69ba      	ldr	r2, [r7, #24]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	69ba      	ldr	r2, [r7, #24]
 8005d58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005d60:	2201      	movs	r2, #1
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	fa02 f303 	lsl.w	r3, r2, r3
 8005d68:	43db      	mvns	r3, r3
 8005d6a:	69ba      	ldr	r2, [r7, #24]
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	091b      	lsrs	r3, r3, #4
 8005d76:	f003 0201 	and.w	r2, r3, #1
 8005d7a:	69fb      	ldr	r3, [r7, #28]
 8005d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d80:	69ba      	ldr	r2, [r7, #24]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	69ba      	ldr	r2, [r7, #24]
 8005d8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f003 0303 	and.w	r3, r3, #3
 8005d94:	2b03      	cmp	r3, #3
 8005d96:	d017      	beq.n	8005dc8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	005b      	lsls	r3, r3, #1
 8005da2:	2203      	movs	r2, #3
 8005da4:	fa02 f303 	lsl.w	r3, r2, r3
 8005da8:	43db      	mvns	r3, r3
 8005daa:	69ba      	ldr	r2, [r7, #24]
 8005dac:	4013      	ands	r3, r2
 8005dae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	689a      	ldr	r2, [r3, #8]
 8005db4:	69fb      	ldr	r3, [r7, #28]
 8005db6:	005b      	lsls	r3, r3, #1
 8005db8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dbc:	69ba      	ldr	r2, [r7, #24]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	69ba      	ldr	r2, [r7, #24]
 8005dc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	f003 0303 	and.w	r3, r3, #3
 8005dd0:	2b02      	cmp	r3, #2
 8005dd2:	d123      	bne.n	8005e1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005dd4:	69fb      	ldr	r3, [r7, #28]
 8005dd6:	08da      	lsrs	r2, r3, #3
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	3208      	adds	r2, #8
 8005ddc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005de0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	f003 0307 	and.w	r3, r3, #7
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	220f      	movs	r2, #15
 8005dec:	fa02 f303 	lsl.w	r3, r2, r3
 8005df0:	43db      	mvns	r3, r3
 8005df2:	69ba      	ldr	r2, [r7, #24]
 8005df4:	4013      	ands	r3, r2
 8005df6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	691a      	ldr	r2, [r3, #16]
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	f003 0307 	and.w	r3, r3, #7
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	fa02 f303 	lsl.w	r3, r2, r3
 8005e08:	69ba      	ldr	r2, [r7, #24]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	08da      	lsrs	r2, r3, #3
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	3208      	adds	r2, #8
 8005e16:	69b9      	ldr	r1, [r7, #24]
 8005e18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	005b      	lsls	r3, r3, #1
 8005e26:	2203      	movs	r2, #3
 8005e28:	fa02 f303 	lsl.w	r3, r2, r3
 8005e2c:	43db      	mvns	r3, r3
 8005e2e:	69ba      	ldr	r2, [r7, #24]
 8005e30:	4013      	ands	r3, r2
 8005e32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	f003 0203 	and.w	r2, r3, #3
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	005b      	lsls	r3, r3, #1
 8005e40:	fa02 f303 	lsl.w	r3, r2, r3
 8005e44:	69ba      	ldr	r2, [r7, #24]
 8005e46:	4313      	orrs	r3, r2
 8005e48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	69ba      	ldr	r2, [r7, #24]
 8005e4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	f000 80a2 	beq.w	8005fa2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e5e:	2300      	movs	r3, #0
 8005e60:	60fb      	str	r3, [r7, #12]
 8005e62:	4b57      	ldr	r3, [pc, #348]	@ (8005fc0 <HAL_GPIO_Init+0x2e8>)
 8005e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e66:	4a56      	ldr	r2, [pc, #344]	@ (8005fc0 <HAL_GPIO_Init+0x2e8>)
 8005e68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005e6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8005e6e:	4b54      	ldr	r3, [pc, #336]	@ (8005fc0 <HAL_GPIO_Init+0x2e8>)
 8005e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e76:	60fb      	str	r3, [r7, #12]
 8005e78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005e7a:	4a52      	ldr	r2, [pc, #328]	@ (8005fc4 <HAL_GPIO_Init+0x2ec>)
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	089b      	lsrs	r3, r3, #2
 8005e80:	3302      	adds	r3, #2
 8005e82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005e88:	69fb      	ldr	r3, [r7, #28]
 8005e8a:	f003 0303 	and.w	r3, r3, #3
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	220f      	movs	r2, #15
 8005e92:	fa02 f303 	lsl.w	r3, r2, r3
 8005e96:	43db      	mvns	r3, r3
 8005e98:	69ba      	ldr	r2, [r7, #24]
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a49      	ldr	r2, [pc, #292]	@ (8005fc8 <HAL_GPIO_Init+0x2f0>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d019      	beq.n	8005eda <HAL_GPIO_Init+0x202>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a48      	ldr	r2, [pc, #288]	@ (8005fcc <HAL_GPIO_Init+0x2f4>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d013      	beq.n	8005ed6 <HAL_GPIO_Init+0x1fe>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a47      	ldr	r2, [pc, #284]	@ (8005fd0 <HAL_GPIO_Init+0x2f8>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d00d      	beq.n	8005ed2 <HAL_GPIO_Init+0x1fa>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a46      	ldr	r2, [pc, #280]	@ (8005fd4 <HAL_GPIO_Init+0x2fc>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d007      	beq.n	8005ece <HAL_GPIO_Init+0x1f6>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a45      	ldr	r2, [pc, #276]	@ (8005fd8 <HAL_GPIO_Init+0x300>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d101      	bne.n	8005eca <HAL_GPIO_Init+0x1f2>
 8005ec6:	2304      	movs	r3, #4
 8005ec8:	e008      	b.n	8005edc <HAL_GPIO_Init+0x204>
 8005eca:	2307      	movs	r3, #7
 8005ecc:	e006      	b.n	8005edc <HAL_GPIO_Init+0x204>
 8005ece:	2303      	movs	r3, #3
 8005ed0:	e004      	b.n	8005edc <HAL_GPIO_Init+0x204>
 8005ed2:	2302      	movs	r3, #2
 8005ed4:	e002      	b.n	8005edc <HAL_GPIO_Init+0x204>
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e000      	b.n	8005edc <HAL_GPIO_Init+0x204>
 8005eda:	2300      	movs	r3, #0
 8005edc:	69fa      	ldr	r2, [r7, #28]
 8005ede:	f002 0203 	and.w	r2, r2, #3
 8005ee2:	0092      	lsls	r2, r2, #2
 8005ee4:	4093      	lsls	r3, r2
 8005ee6:	69ba      	ldr	r2, [r7, #24]
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005eec:	4935      	ldr	r1, [pc, #212]	@ (8005fc4 <HAL_GPIO_Init+0x2ec>)
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	089b      	lsrs	r3, r3, #2
 8005ef2:	3302      	adds	r3, #2
 8005ef4:	69ba      	ldr	r2, [r7, #24]
 8005ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005efa:	4b38      	ldr	r3, [pc, #224]	@ (8005fdc <HAL_GPIO_Init+0x304>)
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	43db      	mvns	r3, r3
 8005f04:	69ba      	ldr	r2, [r7, #24]
 8005f06:	4013      	ands	r3, r2
 8005f08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d003      	beq.n	8005f1e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005f16:	69ba      	ldr	r2, [r7, #24]
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005f1e:	4a2f      	ldr	r2, [pc, #188]	@ (8005fdc <HAL_GPIO_Init+0x304>)
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005f24:	4b2d      	ldr	r3, [pc, #180]	@ (8005fdc <HAL_GPIO_Init+0x304>)
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	43db      	mvns	r3, r3
 8005f2e:	69ba      	ldr	r2, [r7, #24]
 8005f30:	4013      	ands	r3, r2
 8005f32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d003      	beq.n	8005f48 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005f40:	69ba      	ldr	r2, [r7, #24]
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005f48:	4a24      	ldr	r2, [pc, #144]	@ (8005fdc <HAL_GPIO_Init+0x304>)
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005f4e:	4b23      	ldr	r3, [pc, #140]	@ (8005fdc <HAL_GPIO_Init+0x304>)
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	43db      	mvns	r3, r3
 8005f58:	69ba      	ldr	r2, [r7, #24]
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d003      	beq.n	8005f72 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005f6a:	69ba      	ldr	r2, [r7, #24]
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005f72:	4a1a      	ldr	r2, [pc, #104]	@ (8005fdc <HAL_GPIO_Init+0x304>)
 8005f74:	69bb      	ldr	r3, [r7, #24]
 8005f76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005f78:	4b18      	ldr	r3, [pc, #96]	@ (8005fdc <HAL_GPIO_Init+0x304>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	43db      	mvns	r3, r3
 8005f82:	69ba      	ldr	r2, [r7, #24]
 8005f84:	4013      	ands	r3, r2
 8005f86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d003      	beq.n	8005f9c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005f94:	69ba      	ldr	r2, [r7, #24]
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005f9c:	4a0f      	ldr	r2, [pc, #60]	@ (8005fdc <HAL_GPIO_Init+0x304>)
 8005f9e:	69bb      	ldr	r3, [r7, #24]
 8005fa0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	3301      	adds	r3, #1
 8005fa6:	61fb      	str	r3, [r7, #28]
 8005fa8:	69fb      	ldr	r3, [r7, #28]
 8005faa:	2b0f      	cmp	r3, #15
 8005fac:	f67f aea2 	bls.w	8005cf4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005fb0:	bf00      	nop
 8005fb2:	bf00      	nop
 8005fb4:	3724      	adds	r7, #36	@ 0x24
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr
 8005fbe:	bf00      	nop
 8005fc0:	40023800 	.word	0x40023800
 8005fc4:	40013800 	.word	0x40013800
 8005fc8:	40020000 	.word	0x40020000
 8005fcc:	40020400 	.word	0x40020400
 8005fd0:	40020800 	.word	0x40020800
 8005fd4:	40020c00 	.word	0x40020c00
 8005fd8:	40021000 	.word	0x40021000
 8005fdc:	40013c00 	.word	0x40013c00

08005fe0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b083      	sub	sp, #12
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	460b      	mov	r3, r1
 8005fea:	807b      	strh	r3, [r7, #2]
 8005fec:	4613      	mov	r3, r2
 8005fee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005ff0:	787b      	ldrb	r3, [r7, #1]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d003      	beq.n	8005ffe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ff6:	887a      	ldrh	r2, [r7, #2]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005ffc:	e003      	b.n	8006006 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005ffe:	887b      	ldrh	r3, [r7, #2]
 8006000:	041a      	lsls	r2, r3, #16
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	619a      	str	r2, [r3, #24]
}
 8006006:	bf00      	nop
 8006008:	370c      	adds	r7, #12
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr

08006012 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006012:	b480      	push	{r7}
 8006014:	b085      	sub	sp, #20
 8006016:	af00      	add	r7, sp, #0
 8006018:	6078      	str	r0, [r7, #4]
 800601a:	460b      	mov	r3, r1
 800601c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	695b      	ldr	r3, [r3, #20]
 8006022:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006024:	887a      	ldrh	r2, [r7, #2]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	4013      	ands	r3, r2
 800602a:	041a      	lsls	r2, r3, #16
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	43d9      	mvns	r1, r3
 8006030:	887b      	ldrh	r3, [r7, #2]
 8006032:	400b      	ands	r3, r1
 8006034:	431a      	orrs	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	619a      	str	r2, [r3, #24]
}
 800603a:	bf00      	nop
 800603c:	3714      	adds	r7, #20
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
	...

08006048 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b082      	sub	sp, #8
 800604c:	af00      	add	r7, sp, #0
 800604e:	4603      	mov	r3, r0
 8006050:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006052:	4b08      	ldr	r3, [pc, #32]	@ (8006074 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006054:	695a      	ldr	r2, [r3, #20]
 8006056:	88fb      	ldrh	r3, [r7, #6]
 8006058:	4013      	ands	r3, r2
 800605a:	2b00      	cmp	r3, #0
 800605c:	d006      	beq.n	800606c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800605e:	4a05      	ldr	r2, [pc, #20]	@ (8006074 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006060:	88fb      	ldrh	r3, [r7, #6]
 8006062:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006064:	88fb      	ldrh	r3, [r7, #6]
 8006066:	4618      	mov	r0, r3
 8006068:	f7fc f920 	bl	80022ac <HAL_GPIO_EXTI_Callback>
  }
}
 800606c:	bf00      	nop
 800606e:	3708      	adds	r7, #8
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}
 8006074:	40013c00 	.word	0x40013c00

08006078 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b086      	sub	sp, #24
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d101      	bne.n	800608a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e267      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 0301 	and.w	r3, r3, #1
 8006092:	2b00      	cmp	r3, #0
 8006094:	d075      	beq.n	8006182 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006096:	4b88      	ldr	r3, [pc, #544]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f003 030c 	and.w	r3, r3, #12
 800609e:	2b04      	cmp	r3, #4
 80060a0:	d00c      	beq.n	80060bc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80060a2:	4b85      	ldr	r3, [pc, #532]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80060aa:	2b08      	cmp	r3, #8
 80060ac:	d112      	bne.n	80060d4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80060ae:	4b82      	ldr	r3, [pc, #520]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060ba:	d10b      	bne.n	80060d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060bc:	4b7e      	ldr	r3, [pc, #504]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d05b      	beq.n	8006180 <HAL_RCC_OscConfig+0x108>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d157      	bne.n	8006180 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e242      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060dc:	d106      	bne.n	80060ec <HAL_RCC_OscConfig+0x74>
 80060de:	4b76      	ldr	r3, [pc, #472]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a75      	ldr	r2, [pc, #468]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 80060e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060e8:	6013      	str	r3, [r2, #0]
 80060ea:	e01d      	b.n	8006128 <HAL_RCC_OscConfig+0xb0>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80060f4:	d10c      	bne.n	8006110 <HAL_RCC_OscConfig+0x98>
 80060f6:	4b70      	ldr	r3, [pc, #448]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a6f      	ldr	r2, [pc, #444]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 80060fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006100:	6013      	str	r3, [r2, #0]
 8006102:	4b6d      	ldr	r3, [pc, #436]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a6c      	ldr	r2, [pc, #432]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 8006108:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800610c:	6013      	str	r3, [r2, #0]
 800610e:	e00b      	b.n	8006128 <HAL_RCC_OscConfig+0xb0>
 8006110:	4b69      	ldr	r3, [pc, #420]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a68      	ldr	r2, [pc, #416]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 8006116:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800611a:	6013      	str	r3, [r2, #0]
 800611c:	4b66      	ldr	r3, [pc, #408]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a65      	ldr	r2, [pc, #404]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 8006122:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006126:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d013      	beq.n	8006158 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006130:	f7ff f80c 	bl	800514c <HAL_GetTick>
 8006134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006136:	e008      	b.n	800614a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006138:	f7ff f808 	bl	800514c <HAL_GetTick>
 800613c:	4602      	mov	r2, r0
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	2b64      	cmp	r3, #100	@ 0x64
 8006144:	d901      	bls.n	800614a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	e207      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800614a:	4b5b      	ldr	r3, [pc, #364]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006152:	2b00      	cmp	r3, #0
 8006154:	d0f0      	beq.n	8006138 <HAL_RCC_OscConfig+0xc0>
 8006156:	e014      	b.n	8006182 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006158:	f7fe fff8 	bl	800514c <HAL_GetTick>
 800615c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800615e:	e008      	b.n	8006172 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006160:	f7fe fff4 	bl	800514c <HAL_GetTick>
 8006164:	4602      	mov	r2, r0
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	1ad3      	subs	r3, r2, r3
 800616a:	2b64      	cmp	r3, #100	@ 0x64
 800616c:	d901      	bls.n	8006172 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800616e:	2303      	movs	r3, #3
 8006170:	e1f3      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006172:	4b51      	ldr	r3, [pc, #324]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d1f0      	bne.n	8006160 <HAL_RCC_OscConfig+0xe8>
 800617e:	e000      	b.n	8006182 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006180:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 0302 	and.w	r3, r3, #2
 800618a:	2b00      	cmp	r3, #0
 800618c:	d063      	beq.n	8006256 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800618e:	4b4a      	ldr	r3, [pc, #296]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	f003 030c 	and.w	r3, r3, #12
 8006196:	2b00      	cmp	r3, #0
 8006198:	d00b      	beq.n	80061b2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800619a:	4b47      	ldr	r3, [pc, #284]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80061a2:	2b08      	cmp	r3, #8
 80061a4:	d11c      	bne.n	80061e0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80061a6:	4b44      	ldr	r3, [pc, #272]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d116      	bne.n	80061e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061b2:	4b41      	ldr	r3, [pc, #260]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f003 0302 	and.w	r3, r3, #2
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d005      	beq.n	80061ca <HAL_RCC_OscConfig+0x152>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	d001      	beq.n	80061ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e1c7      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061ca:	4b3b      	ldr	r3, [pc, #236]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	691b      	ldr	r3, [r3, #16]
 80061d6:	00db      	lsls	r3, r3, #3
 80061d8:	4937      	ldr	r1, [pc, #220]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 80061da:	4313      	orrs	r3, r2
 80061dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061de:	e03a      	b.n	8006256 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d020      	beq.n	800622a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80061e8:	4b34      	ldr	r3, [pc, #208]	@ (80062bc <HAL_RCC_OscConfig+0x244>)
 80061ea:	2201      	movs	r2, #1
 80061ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ee:	f7fe ffad 	bl	800514c <HAL_GetTick>
 80061f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061f4:	e008      	b.n	8006208 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061f6:	f7fe ffa9 	bl	800514c <HAL_GetTick>
 80061fa:	4602      	mov	r2, r0
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	1ad3      	subs	r3, r2, r3
 8006200:	2b02      	cmp	r3, #2
 8006202:	d901      	bls.n	8006208 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e1a8      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006208:	4b2b      	ldr	r3, [pc, #172]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 0302 	and.w	r3, r3, #2
 8006210:	2b00      	cmp	r3, #0
 8006212:	d0f0      	beq.n	80061f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006214:	4b28      	ldr	r3, [pc, #160]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	691b      	ldr	r3, [r3, #16]
 8006220:	00db      	lsls	r3, r3, #3
 8006222:	4925      	ldr	r1, [pc, #148]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 8006224:	4313      	orrs	r3, r2
 8006226:	600b      	str	r3, [r1, #0]
 8006228:	e015      	b.n	8006256 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800622a:	4b24      	ldr	r3, [pc, #144]	@ (80062bc <HAL_RCC_OscConfig+0x244>)
 800622c:	2200      	movs	r2, #0
 800622e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006230:	f7fe ff8c 	bl	800514c <HAL_GetTick>
 8006234:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006236:	e008      	b.n	800624a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006238:	f7fe ff88 	bl	800514c <HAL_GetTick>
 800623c:	4602      	mov	r2, r0
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	2b02      	cmp	r3, #2
 8006244:	d901      	bls.n	800624a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	e187      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800624a:	4b1b      	ldr	r3, [pc, #108]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f003 0302 	and.w	r3, r3, #2
 8006252:	2b00      	cmp	r3, #0
 8006254:	d1f0      	bne.n	8006238 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0308 	and.w	r3, r3, #8
 800625e:	2b00      	cmp	r3, #0
 8006260:	d036      	beq.n	80062d0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	695b      	ldr	r3, [r3, #20]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d016      	beq.n	8006298 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800626a:	4b15      	ldr	r3, [pc, #84]	@ (80062c0 <HAL_RCC_OscConfig+0x248>)
 800626c:	2201      	movs	r2, #1
 800626e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006270:	f7fe ff6c 	bl	800514c <HAL_GetTick>
 8006274:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006276:	e008      	b.n	800628a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006278:	f7fe ff68 	bl	800514c <HAL_GetTick>
 800627c:	4602      	mov	r2, r0
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	1ad3      	subs	r3, r2, r3
 8006282:	2b02      	cmp	r3, #2
 8006284:	d901      	bls.n	800628a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006286:	2303      	movs	r3, #3
 8006288:	e167      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800628a:	4b0b      	ldr	r3, [pc, #44]	@ (80062b8 <HAL_RCC_OscConfig+0x240>)
 800628c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800628e:	f003 0302 	and.w	r3, r3, #2
 8006292:	2b00      	cmp	r3, #0
 8006294:	d0f0      	beq.n	8006278 <HAL_RCC_OscConfig+0x200>
 8006296:	e01b      	b.n	80062d0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006298:	4b09      	ldr	r3, [pc, #36]	@ (80062c0 <HAL_RCC_OscConfig+0x248>)
 800629a:	2200      	movs	r2, #0
 800629c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800629e:	f7fe ff55 	bl	800514c <HAL_GetTick>
 80062a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062a4:	e00e      	b.n	80062c4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062a6:	f7fe ff51 	bl	800514c <HAL_GetTick>
 80062aa:	4602      	mov	r2, r0
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	1ad3      	subs	r3, r2, r3
 80062b0:	2b02      	cmp	r3, #2
 80062b2:	d907      	bls.n	80062c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80062b4:	2303      	movs	r3, #3
 80062b6:	e150      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
 80062b8:	40023800 	.word	0x40023800
 80062bc:	42470000 	.word	0x42470000
 80062c0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062c4:	4b88      	ldr	r3, [pc, #544]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 80062c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062c8:	f003 0302 	and.w	r3, r3, #2
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d1ea      	bne.n	80062a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 0304 	and.w	r3, r3, #4
 80062d8:	2b00      	cmp	r3, #0
 80062da:	f000 8097 	beq.w	800640c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062de:	2300      	movs	r3, #0
 80062e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062e2:	4b81      	ldr	r3, [pc, #516]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 80062e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d10f      	bne.n	800630e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062ee:	2300      	movs	r3, #0
 80062f0:	60bb      	str	r3, [r7, #8]
 80062f2:	4b7d      	ldr	r3, [pc, #500]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 80062f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062f6:	4a7c      	ldr	r2, [pc, #496]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 80062f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80062fe:	4b7a      	ldr	r3, [pc, #488]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 8006300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006302:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006306:	60bb      	str	r3, [r7, #8]
 8006308:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800630a:	2301      	movs	r3, #1
 800630c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800630e:	4b77      	ldr	r3, [pc, #476]	@ (80064ec <HAL_RCC_OscConfig+0x474>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006316:	2b00      	cmp	r3, #0
 8006318:	d118      	bne.n	800634c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800631a:	4b74      	ldr	r3, [pc, #464]	@ (80064ec <HAL_RCC_OscConfig+0x474>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4a73      	ldr	r2, [pc, #460]	@ (80064ec <HAL_RCC_OscConfig+0x474>)
 8006320:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006324:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006326:	f7fe ff11 	bl	800514c <HAL_GetTick>
 800632a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800632c:	e008      	b.n	8006340 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800632e:	f7fe ff0d 	bl	800514c <HAL_GetTick>
 8006332:	4602      	mov	r2, r0
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	1ad3      	subs	r3, r2, r3
 8006338:	2b02      	cmp	r3, #2
 800633a:	d901      	bls.n	8006340 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800633c:	2303      	movs	r3, #3
 800633e:	e10c      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006340:	4b6a      	ldr	r3, [pc, #424]	@ (80064ec <HAL_RCC_OscConfig+0x474>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006348:	2b00      	cmp	r3, #0
 800634a:	d0f0      	beq.n	800632e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	2b01      	cmp	r3, #1
 8006352:	d106      	bne.n	8006362 <HAL_RCC_OscConfig+0x2ea>
 8006354:	4b64      	ldr	r3, [pc, #400]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 8006356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006358:	4a63      	ldr	r2, [pc, #396]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 800635a:	f043 0301 	orr.w	r3, r3, #1
 800635e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006360:	e01c      	b.n	800639c <HAL_RCC_OscConfig+0x324>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	2b05      	cmp	r3, #5
 8006368:	d10c      	bne.n	8006384 <HAL_RCC_OscConfig+0x30c>
 800636a:	4b5f      	ldr	r3, [pc, #380]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 800636c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800636e:	4a5e      	ldr	r2, [pc, #376]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 8006370:	f043 0304 	orr.w	r3, r3, #4
 8006374:	6713      	str	r3, [r2, #112]	@ 0x70
 8006376:	4b5c      	ldr	r3, [pc, #368]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 8006378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800637a:	4a5b      	ldr	r2, [pc, #364]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 800637c:	f043 0301 	orr.w	r3, r3, #1
 8006380:	6713      	str	r3, [r2, #112]	@ 0x70
 8006382:	e00b      	b.n	800639c <HAL_RCC_OscConfig+0x324>
 8006384:	4b58      	ldr	r3, [pc, #352]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 8006386:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006388:	4a57      	ldr	r2, [pc, #348]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 800638a:	f023 0301 	bic.w	r3, r3, #1
 800638e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006390:	4b55      	ldr	r3, [pc, #340]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 8006392:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006394:	4a54      	ldr	r2, [pc, #336]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 8006396:	f023 0304 	bic.w	r3, r3, #4
 800639a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d015      	beq.n	80063d0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063a4:	f7fe fed2 	bl	800514c <HAL_GetTick>
 80063a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063aa:	e00a      	b.n	80063c2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063ac:	f7fe fece 	bl	800514c <HAL_GetTick>
 80063b0:	4602      	mov	r2, r0
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	1ad3      	subs	r3, r2, r3
 80063b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d901      	bls.n	80063c2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80063be:	2303      	movs	r3, #3
 80063c0:	e0cb      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063c2:	4b49      	ldr	r3, [pc, #292]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 80063c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063c6:	f003 0302 	and.w	r3, r3, #2
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d0ee      	beq.n	80063ac <HAL_RCC_OscConfig+0x334>
 80063ce:	e014      	b.n	80063fa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063d0:	f7fe febc 	bl	800514c <HAL_GetTick>
 80063d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063d6:	e00a      	b.n	80063ee <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063d8:	f7fe feb8 	bl	800514c <HAL_GetTick>
 80063dc:	4602      	mov	r2, r0
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	1ad3      	subs	r3, r2, r3
 80063e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d901      	bls.n	80063ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e0b5      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063ee:	4b3e      	ldr	r3, [pc, #248]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 80063f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063f2:	f003 0302 	and.w	r3, r3, #2
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d1ee      	bne.n	80063d8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80063fa:	7dfb      	ldrb	r3, [r7, #23]
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d105      	bne.n	800640c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006400:	4b39      	ldr	r3, [pc, #228]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 8006402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006404:	4a38      	ldr	r2, [pc, #224]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 8006406:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800640a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	699b      	ldr	r3, [r3, #24]
 8006410:	2b00      	cmp	r3, #0
 8006412:	f000 80a1 	beq.w	8006558 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006416:	4b34      	ldr	r3, [pc, #208]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	f003 030c 	and.w	r3, r3, #12
 800641e:	2b08      	cmp	r3, #8
 8006420:	d05c      	beq.n	80064dc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	699b      	ldr	r3, [r3, #24]
 8006426:	2b02      	cmp	r3, #2
 8006428:	d141      	bne.n	80064ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800642a:	4b31      	ldr	r3, [pc, #196]	@ (80064f0 <HAL_RCC_OscConfig+0x478>)
 800642c:	2200      	movs	r2, #0
 800642e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006430:	f7fe fe8c 	bl	800514c <HAL_GetTick>
 8006434:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006436:	e008      	b.n	800644a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006438:	f7fe fe88 	bl	800514c <HAL_GetTick>
 800643c:	4602      	mov	r2, r0
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	1ad3      	subs	r3, r2, r3
 8006442:	2b02      	cmp	r3, #2
 8006444:	d901      	bls.n	800644a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006446:	2303      	movs	r3, #3
 8006448:	e087      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800644a:	4b27      	ldr	r3, [pc, #156]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006452:	2b00      	cmp	r3, #0
 8006454:	d1f0      	bne.n	8006438 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	69da      	ldr	r2, [r3, #28]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6a1b      	ldr	r3, [r3, #32]
 800645e:	431a      	orrs	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006464:	019b      	lsls	r3, r3, #6
 8006466:	431a      	orrs	r2, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800646c:	085b      	lsrs	r3, r3, #1
 800646e:	3b01      	subs	r3, #1
 8006470:	041b      	lsls	r3, r3, #16
 8006472:	431a      	orrs	r2, r3
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006478:	061b      	lsls	r3, r3, #24
 800647a:	491b      	ldr	r1, [pc, #108]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 800647c:	4313      	orrs	r3, r2
 800647e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006480:	4b1b      	ldr	r3, [pc, #108]	@ (80064f0 <HAL_RCC_OscConfig+0x478>)
 8006482:	2201      	movs	r2, #1
 8006484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006486:	f7fe fe61 	bl	800514c <HAL_GetTick>
 800648a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800648c:	e008      	b.n	80064a0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800648e:	f7fe fe5d 	bl	800514c <HAL_GetTick>
 8006492:	4602      	mov	r2, r0
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	1ad3      	subs	r3, r2, r3
 8006498:	2b02      	cmp	r3, #2
 800649a:	d901      	bls.n	80064a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800649c:	2303      	movs	r3, #3
 800649e:	e05c      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064a0:	4b11      	ldr	r3, [pc, #68]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d0f0      	beq.n	800648e <HAL_RCC_OscConfig+0x416>
 80064ac:	e054      	b.n	8006558 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064ae:	4b10      	ldr	r3, [pc, #64]	@ (80064f0 <HAL_RCC_OscConfig+0x478>)
 80064b0:	2200      	movs	r2, #0
 80064b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064b4:	f7fe fe4a 	bl	800514c <HAL_GetTick>
 80064b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064ba:	e008      	b.n	80064ce <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064bc:	f7fe fe46 	bl	800514c <HAL_GetTick>
 80064c0:	4602      	mov	r2, r0
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	1ad3      	subs	r3, r2, r3
 80064c6:	2b02      	cmp	r3, #2
 80064c8:	d901      	bls.n	80064ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80064ca:	2303      	movs	r3, #3
 80064cc:	e045      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064ce:	4b06      	ldr	r3, [pc, #24]	@ (80064e8 <HAL_RCC_OscConfig+0x470>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d1f0      	bne.n	80064bc <HAL_RCC_OscConfig+0x444>
 80064da:	e03d      	b.n	8006558 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	699b      	ldr	r3, [r3, #24]
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d107      	bne.n	80064f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	e038      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
 80064e8:	40023800 	.word	0x40023800
 80064ec:	40007000 	.word	0x40007000
 80064f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80064f4:	4b1b      	ldr	r3, [pc, #108]	@ (8006564 <HAL_RCC_OscConfig+0x4ec>)
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d028      	beq.n	8006554 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800650c:	429a      	cmp	r2, r3
 800650e:	d121      	bne.n	8006554 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800651a:	429a      	cmp	r2, r3
 800651c:	d11a      	bne.n	8006554 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800651e:	68fa      	ldr	r2, [r7, #12]
 8006520:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006524:	4013      	ands	r3, r2
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800652a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800652c:	4293      	cmp	r3, r2
 800652e:	d111      	bne.n	8006554 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800653a:	085b      	lsrs	r3, r3, #1
 800653c:	3b01      	subs	r3, #1
 800653e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006540:	429a      	cmp	r2, r3
 8006542:	d107      	bne.n	8006554 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800654e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006550:	429a      	cmp	r2, r3
 8006552:	d001      	beq.n	8006558 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	e000      	b.n	800655a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006558:	2300      	movs	r3, #0
}
 800655a:	4618      	mov	r0, r3
 800655c:	3718      	adds	r7, #24
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}
 8006562:	bf00      	nop
 8006564:	40023800 	.word	0x40023800

08006568 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d101      	bne.n	800657c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	e0cc      	b.n	8006716 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800657c:	4b68      	ldr	r3, [pc, #416]	@ (8006720 <HAL_RCC_ClockConfig+0x1b8>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 0307 	and.w	r3, r3, #7
 8006584:	683a      	ldr	r2, [r7, #0]
 8006586:	429a      	cmp	r2, r3
 8006588:	d90c      	bls.n	80065a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800658a:	4b65      	ldr	r3, [pc, #404]	@ (8006720 <HAL_RCC_ClockConfig+0x1b8>)
 800658c:	683a      	ldr	r2, [r7, #0]
 800658e:	b2d2      	uxtb	r2, r2
 8006590:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006592:	4b63      	ldr	r3, [pc, #396]	@ (8006720 <HAL_RCC_ClockConfig+0x1b8>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f003 0307 	and.w	r3, r3, #7
 800659a:	683a      	ldr	r2, [r7, #0]
 800659c:	429a      	cmp	r2, r3
 800659e:	d001      	beq.n	80065a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	e0b8      	b.n	8006716 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 0302 	and.w	r3, r3, #2
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d020      	beq.n	80065f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f003 0304 	and.w	r3, r3, #4
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d005      	beq.n	80065c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80065bc:	4b59      	ldr	r3, [pc, #356]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	4a58      	ldr	r2, [pc, #352]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 80065c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80065c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 0308 	and.w	r3, r3, #8
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d005      	beq.n	80065e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80065d4:	4b53      	ldr	r3, [pc, #332]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	4a52      	ldr	r2, [pc, #328]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 80065da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80065de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065e0:	4b50      	ldr	r3, [pc, #320]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	494d      	ldr	r1, [pc, #308]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 80065ee:	4313      	orrs	r3, r2
 80065f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 0301 	and.w	r3, r3, #1
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d044      	beq.n	8006688 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	2b01      	cmp	r3, #1
 8006604:	d107      	bne.n	8006616 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006606:	4b47      	ldr	r3, [pc, #284]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800660e:	2b00      	cmp	r3, #0
 8006610:	d119      	bne.n	8006646 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e07f      	b.n	8006716 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	2b02      	cmp	r3, #2
 800661c:	d003      	beq.n	8006626 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006622:	2b03      	cmp	r3, #3
 8006624:	d107      	bne.n	8006636 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006626:	4b3f      	ldr	r3, [pc, #252]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800662e:	2b00      	cmp	r3, #0
 8006630:	d109      	bne.n	8006646 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006632:	2301      	movs	r3, #1
 8006634:	e06f      	b.n	8006716 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006636:	4b3b      	ldr	r3, [pc, #236]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 0302 	and.w	r3, r3, #2
 800663e:	2b00      	cmp	r3, #0
 8006640:	d101      	bne.n	8006646 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e067      	b.n	8006716 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006646:	4b37      	ldr	r3, [pc, #220]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	f023 0203 	bic.w	r2, r3, #3
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	4934      	ldr	r1, [pc, #208]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 8006654:	4313      	orrs	r3, r2
 8006656:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006658:	f7fe fd78 	bl	800514c <HAL_GetTick>
 800665c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800665e:	e00a      	b.n	8006676 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006660:	f7fe fd74 	bl	800514c <HAL_GetTick>
 8006664:	4602      	mov	r2, r0
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800666e:	4293      	cmp	r3, r2
 8006670:	d901      	bls.n	8006676 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e04f      	b.n	8006716 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006676:	4b2b      	ldr	r3, [pc, #172]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 020c 	and.w	r2, r3, #12
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	429a      	cmp	r2, r3
 8006686:	d1eb      	bne.n	8006660 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006688:	4b25      	ldr	r3, [pc, #148]	@ (8006720 <HAL_RCC_ClockConfig+0x1b8>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0307 	and.w	r3, r3, #7
 8006690:	683a      	ldr	r2, [r7, #0]
 8006692:	429a      	cmp	r2, r3
 8006694:	d20c      	bcs.n	80066b0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006696:	4b22      	ldr	r3, [pc, #136]	@ (8006720 <HAL_RCC_ClockConfig+0x1b8>)
 8006698:	683a      	ldr	r2, [r7, #0]
 800669a:	b2d2      	uxtb	r2, r2
 800669c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800669e:	4b20      	ldr	r3, [pc, #128]	@ (8006720 <HAL_RCC_ClockConfig+0x1b8>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f003 0307 	and.w	r3, r3, #7
 80066a6:	683a      	ldr	r2, [r7, #0]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d001      	beq.n	80066b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e032      	b.n	8006716 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 0304 	and.w	r3, r3, #4
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d008      	beq.n	80066ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80066bc:	4b19      	ldr	r3, [pc, #100]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 80066be:	689b      	ldr	r3, [r3, #8]
 80066c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	4916      	ldr	r1, [pc, #88]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 80066ca:	4313      	orrs	r3, r2
 80066cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f003 0308 	and.w	r3, r3, #8
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d009      	beq.n	80066ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80066da:	4b12      	ldr	r3, [pc, #72]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	00db      	lsls	r3, r3, #3
 80066e8:	490e      	ldr	r1, [pc, #56]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 80066ea:	4313      	orrs	r3, r2
 80066ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80066ee:	f000 f821 	bl	8006734 <HAL_RCC_GetSysClockFreq>
 80066f2:	4602      	mov	r2, r0
 80066f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006724 <HAL_RCC_ClockConfig+0x1bc>)
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	091b      	lsrs	r3, r3, #4
 80066fa:	f003 030f 	and.w	r3, r3, #15
 80066fe:	490a      	ldr	r1, [pc, #40]	@ (8006728 <HAL_RCC_ClockConfig+0x1c0>)
 8006700:	5ccb      	ldrb	r3, [r1, r3]
 8006702:	fa22 f303 	lsr.w	r3, r2, r3
 8006706:	4a09      	ldr	r2, [pc, #36]	@ (800672c <HAL_RCC_ClockConfig+0x1c4>)
 8006708:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800670a:	4b09      	ldr	r3, [pc, #36]	@ (8006730 <HAL_RCC_ClockConfig+0x1c8>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4618      	mov	r0, r3
 8006710:	f7fe fcd8 	bl	80050c4 <HAL_InitTick>

  return HAL_OK;
 8006714:	2300      	movs	r3, #0
}
 8006716:	4618      	mov	r0, r3
 8006718:	3710      	adds	r7, #16
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
 800671e:	bf00      	nop
 8006720:	40023c00 	.word	0x40023c00
 8006724:	40023800 	.word	0x40023800
 8006728:	0800e278 	.word	0x0800e278
 800672c:	20000028 	.word	0x20000028
 8006730:	2000002c 	.word	0x2000002c

08006734 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006734:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006738:	b090      	sub	sp, #64	@ 0x40
 800673a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800673c:	2300      	movs	r3, #0
 800673e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006740:	2300      	movs	r3, #0
 8006742:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006744:	2300      	movs	r3, #0
 8006746:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006748:	2300      	movs	r3, #0
 800674a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800674c:	4b59      	ldr	r3, [pc, #356]	@ (80068b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	f003 030c 	and.w	r3, r3, #12
 8006754:	2b08      	cmp	r3, #8
 8006756:	d00d      	beq.n	8006774 <HAL_RCC_GetSysClockFreq+0x40>
 8006758:	2b08      	cmp	r3, #8
 800675a:	f200 80a1 	bhi.w	80068a0 <HAL_RCC_GetSysClockFreq+0x16c>
 800675e:	2b00      	cmp	r3, #0
 8006760:	d002      	beq.n	8006768 <HAL_RCC_GetSysClockFreq+0x34>
 8006762:	2b04      	cmp	r3, #4
 8006764:	d003      	beq.n	800676e <HAL_RCC_GetSysClockFreq+0x3a>
 8006766:	e09b      	b.n	80068a0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006768:	4b53      	ldr	r3, [pc, #332]	@ (80068b8 <HAL_RCC_GetSysClockFreq+0x184>)
 800676a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800676c:	e09b      	b.n	80068a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800676e:	4b53      	ldr	r3, [pc, #332]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x188>)
 8006770:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006772:	e098      	b.n	80068a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006774:	4b4f      	ldr	r3, [pc, #316]	@ (80068b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800677c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800677e:	4b4d      	ldr	r3, [pc, #308]	@ (80068b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006786:	2b00      	cmp	r3, #0
 8006788:	d028      	beq.n	80067dc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800678a:	4b4a      	ldr	r3, [pc, #296]	@ (80068b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	099b      	lsrs	r3, r3, #6
 8006790:	2200      	movs	r2, #0
 8006792:	623b      	str	r3, [r7, #32]
 8006794:	627a      	str	r2, [r7, #36]	@ 0x24
 8006796:	6a3b      	ldr	r3, [r7, #32]
 8006798:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800679c:	2100      	movs	r1, #0
 800679e:	4b47      	ldr	r3, [pc, #284]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x188>)
 80067a0:	fb03 f201 	mul.w	r2, r3, r1
 80067a4:	2300      	movs	r3, #0
 80067a6:	fb00 f303 	mul.w	r3, r0, r3
 80067aa:	4413      	add	r3, r2
 80067ac:	4a43      	ldr	r2, [pc, #268]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x188>)
 80067ae:	fba0 1202 	umull	r1, r2, r0, r2
 80067b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80067b4:	460a      	mov	r2, r1
 80067b6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80067b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067ba:	4413      	add	r3, r2
 80067bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067c0:	2200      	movs	r2, #0
 80067c2:	61bb      	str	r3, [r7, #24]
 80067c4:	61fa      	str	r2, [r7, #28]
 80067c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067ca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80067ce:	f7fa f9f3 	bl	8000bb8 <__aeabi_uldivmod>
 80067d2:	4602      	mov	r2, r0
 80067d4:	460b      	mov	r3, r1
 80067d6:	4613      	mov	r3, r2
 80067d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067da:	e053      	b.n	8006884 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067dc:	4b35      	ldr	r3, [pc, #212]	@ (80068b4 <HAL_RCC_GetSysClockFreq+0x180>)
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	099b      	lsrs	r3, r3, #6
 80067e2:	2200      	movs	r2, #0
 80067e4:	613b      	str	r3, [r7, #16]
 80067e6:	617a      	str	r2, [r7, #20]
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80067ee:	f04f 0b00 	mov.w	fp, #0
 80067f2:	4652      	mov	r2, sl
 80067f4:	465b      	mov	r3, fp
 80067f6:	f04f 0000 	mov.w	r0, #0
 80067fa:	f04f 0100 	mov.w	r1, #0
 80067fe:	0159      	lsls	r1, r3, #5
 8006800:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006804:	0150      	lsls	r0, r2, #5
 8006806:	4602      	mov	r2, r0
 8006808:	460b      	mov	r3, r1
 800680a:	ebb2 080a 	subs.w	r8, r2, sl
 800680e:	eb63 090b 	sbc.w	r9, r3, fp
 8006812:	f04f 0200 	mov.w	r2, #0
 8006816:	f04f 0300 	mov.w	r3, #0
 800681a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800681e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006822:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006826:	ebb2 0408 	subs.w	r4, r2, r8
 800682a:	eb63 0509 	sbc.w	r5, r3, r9
 800682e:	f04f 0200 	mov.w	r2, #0
 8006832:	f04f 0300 	mov.w	r3, #0
 8006836:	00eb      	lsls	r3, r5, #3
 8006838:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800683c:	00e2      	lsls	r2, r4, #3
 800683e:	4614      	mov	r4, r2
 8006840:	461d      	mov	r5, r3
 8006842:	eb14 030a 	adds.w	r3, r4, sl
 8006846:	603b      	str	r3, [r7, #0]
 8006848:	eb45 030b 	adc.w	r3, r5, fp
 800684c:	607b      	str	r3, [r7, #4]
 800684e:	f04f 0200 	mov.w	r2, #0
 8006852:	f04f 0300 	mov.w	r3, #0
 8006856:	e9d7 4500 	ldrd	r4, r5, [r7]
 800685a:	4629      	mov	r1, r5
 800685c:	028b      	lsls	r3, r1, #10
 800685e:	4621      	mov	r1, r4
 8006860:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006864:	4621      	mov	r1, r4
 8006866:	028a      	lsls	r2, r1, #10
 8006868:	4610      	mov	r0, r2
 800686a:	4619      	mov	r1, r3
 800686c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800686e:	2200      	movs	r2, #0
 8006870:	60bb      	str	r3, [r7, #8]
 8006872:	60fa      	str	r2, [r7, #12]
 8006874:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006878:	f7fa f99e 	bl	8000bb8 <__aeabi_uldivmod>
 800687c:	4602      	mov	r2, r0
 800687e:	460b      	mov	r3, r1
 8006880:	4613      	mov	r3, r2
 8006882:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006884:	4b0b      	ldr	r3, [pc, #44]	@ (80068b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	0c1b      	lsrs	r3, r3, #16
 800688a:	f003 0303 	and.w	r3, r3, #3
 800688e:	3301      	adds	r3, #1
 8006890:	005b      	lsls	r3, r3, #1
 8006892:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006894:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006898:	fbb2 f3f3 	udiv	r3, r2, r3
 800689c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800689e:	e002      	b.n	80068a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80068a0:	4b05      	ldr	r3, [pc, #20]	@ (80068b8 <HAL_RCC_GetSysClockFreq+0x184>)
 80068a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80068a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80068a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3740      	adds	r7, #64	@ 0x40
 80068ac:	46bd      	mov	sp, r7
 80068ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80068b2:	bf00      	nop
 80068b4:	40023800 	.word	0x40023800
 80068b8:	00f42400 	.word	0x00f42400
 80068bc:	017d7840 	.word	0x017d7840

080068c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80068c0:	b480      	push	{r7}
 80068c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80068c4:	4b03      	ldr	r3, [pc, #12]	@ (80068d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80068c6:	681b      	ldr	r3, [r3, #0]
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr
 80068d2:	bf00      	nop
 80068d4:	20000028 	.word	0x20000028

080068d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80068dc:	f7ff fff0 	bl	80068c0 <HAL_RCC_GetHCLKFreq>
 80068e0:	4602      	mov	r2, r0
 80068e2:	4b05      	ldr	r3, [pc, #20]	@ (80068f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80068e4:	689b      	ldr	r3, [r3, #8]
 80068e6:	0a9b      	lsrs	r3, r3, #10
 80068e8:	f003 0307 	and.w	r3, r3, #7
 80068ec:	4903      	ldr	r1, [pc, #12]	@ (80068fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80068ee:	5ccb      	ldrb	r3, [r1, r3]
 80068f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	bd80      	pop	{r7, pc}
 80068f8:	40023800 	.word	0x40023800
 80068fc:	0800e288 	.word	0x0800e288

08006900 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006904:	f7ff ffdc 	bl	80068c0 <HAL_RCC_GetHCLKFreq>
 8006908:	4602      	mov	r2, r0
 800690a:	4b05      	ldr	r3, [pc, #20]	@ (8006920 <HAL_RCC_GetPCLK2Freq+0x20>)
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	0b5b      	lsrs	r3, r3, #13
 8006910:	f003 0307 	and.w	r3, r3, #7
 8006914:	4903      	ldr	r1, [pc, #12]	@ (8006924 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006916:	5ccb      	ldrb	r3, [r1, r3]
 8006918:	fa22 f303 	lsr.w	r3, r2, r3
}
 800691c:	4618      	mov	r0, r3
 800691e:	bd80      	pop	{r7, pc}
 8006920:	40023800 	.word	0x40023800
 8006924:	0800e288 	.word	0x0800e288

08006928 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b082      	sub	sp, #8
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d101      	bne.n	800693a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	e07b      	b.n	8006a32 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800693e:	2b00      	cmp	r3, #0
 8006940:	d108      	bne.n	8006954 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800694a:	d009      	beq.n	8006960 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	61da      	str	r2, [r3, #28]
 8006952:	e005      	b.n	8006960 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800696c:	b2db      	uxtb	r3, r3
 800696e:	2b00      	cmp	r3, #0
 8006970:	d106      	bne.n	8006980 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f7fd fdba 	bl	80044f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2202      	movs	r2, #2
 8006984:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006996:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80069a8:	431a      	orrs	r2, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069b2:	431a      	orrs	r2, r3
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	691b      	ldr	r3, [r3, #16]
 80069b8:	f003 0302 	and.w	r3, r3, #2
 80069bc:	431a      	orrs	r2, r3
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	695b      	ldr	r3, [r3, #20]
 80069c2:	f003 0301 	and.w	r3, r3, #1
 80069c6:	431a      	orrs	r2, r3
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	699b      	ldr	r3, [r3, #24]
 80069cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069d0:	431a      	orrs	r2, r3
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	69db      	ldr	r3, [r3, #28]
 80069d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80069da:	431a      	orrs	r2, r3
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6a1b      	ldr	r3, [r3, #32]
 80069e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069e4:	ea42 0103 	orr.w	r1, r2, r3
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069ec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	430a      	orrs	r2, r1
 80069f6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	699b      	ldr	r3, [r3, #24]
 80069fc:	0c1b      	lsrs	r3, r3, #16
 80069fe:	f003 0104 	and.w	r1, r3, #4
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a06:	f003 0210 	and.w	r2, r3, #16
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	430a      	orrs	r2, r1
 8006a10:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	69da      	ldr	r2, [r3, #28]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a20:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006a30:	2300      	movs	r3, #0
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3708      	adds	r7, #8
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}

08006a3a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a3a:	b580      	push	{r7, lr}
 8006a3c:	b088      	sub	sp, #32
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	60f8      	str	r0, [r7, #12]
 8006a42:	60b9      	str	r1, [r7, #8]
 8006a44:	603b      	str	r3, [r7, #0]
 8006a46:	4613      	mov	r3, r2
 8006a48:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a4a:	f7fe fb7f 	bl	800514c <HAL_GetTick>
 8006a4e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006a50:	88fb      	ldrh	r3, [r7, #6]
 8006a52:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d001      	beq.n	8006a64 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006a60:	2302      	movs	r3, #2
 8006a62:	e12a      	b.n	8006cba <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d002      	beq.n	8006a70 <HAL_SPI_Transmit+0x36>
 8006a6a:	88fb      	ldrh	r3, [r7, #6]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d101      	bne.n	8006a74 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e122      	b.n	8006cba <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d101      	bne.n	8006a82 <HAL_SPI_Transmit+0x48>
 8006a7e:	2302      	movs	r3, #2
 8006a80:	e11b      	b.n	8006cba <HAL_SPI_Transmit+0x280>
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2203      	movs	r2, #3
 8006a8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2200      	movs	r2, #0
 8006a96:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	68ba      	ldr	r2, [r7, #8]
 8006a9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	88fa      	ldrh	r2, [r7, #6]
 8006aa2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	88fa      	ldrh	r2, [r7, #6]
 8006aa8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2200      	movs	r2, #0
 8006aae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ad0:	d10f      	bne.n	8006af2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ae0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006af0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006afc:	2b40      	cmp	r3, #64	@ 0x40
 8006afe:	d007      	beq.n	8006b10 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	68db      	ldr	r3, [r3, #12]
 8006b14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b18:	d152      	bne.n	8006bc0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d002      	beq.n	8006b28 <HAL_SPI_Transmit+0xee>
 8006b22:	8b7b      	ldrh	r3, [r7, #26]
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d145      	bne.n	8006bb4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b2c:	881a      	ldrh	r2, [r3, #0]
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b38:	1c9a      	adds	r2, r3, #2
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	3b01      	subs	r3, #1
 8006b46:	b29a      	uxth	r2, r3
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006b4c:	e032      	b.n	8006bb4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	f003 0302 	and.w	r3, r3, #2
 8006b58:	2b02      	cmp	r3, #2
 8006b5a:	d112      	bne.n	8006b82 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b60:	881a      	ldrh	r2, [r3, #0]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b6c:	1c9a      	adds	r2, r3, #2
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	3b01      	subs	r3, #1
 8006b7a:	b29a      	uxth	r2, r3
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006b80:	e018      	b.n	8006bb4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b82:	f7fe fae3 	bl	800514c <HAL_GetTick>
 8006b86:	4602      	mov	r2, r0
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	1ad3      	subs	r3, r2, r3
 8006b8c:	683a      	ldr	r2, [r7, #0]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d803      	bhi.n	8006b9a <HAL_SPI_Transmit+0x160>
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b98:	d102      	bne.n	8006ba0 <HAL_SPI_Transmit+0x166>
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d109      	bne.n	8006bb4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2200      	movs	r2, #0
 8006bac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006bb0:	2303      	movs	r3, #3
 8006bb2:	e082      	b.n	8006cba <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d1c7      	bne.n	8006b4e <HAL_SPI_Transmit+0x114>
 8006bbe:	e053      	b.n	8006c68 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d002      	beq.n	8006bce <HAL_SPI_Transmit+0x194>
 8006bc8:	8b7b      	ldrh	r3, [r7, #26]
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d147      	bne.n	8006c5e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	330c      	adds	r3, #12
 8006bd8:	7812      	ldrb	r2, [r2, #0]
 8006bda:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006be0:	1c5a      	adds	r2, r3, #1
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	3b01      	subs	r3, #1
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006bf4:	e033      	b.n	8006c5e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	689b      	ldr	r3, [r3, #8]
 8006bfc:	f003 0302 	and.w	r3, r3, #2
 8006c00:	2b02      	cmp	r3, #2
 8006c02:	d113      	bne.n	8006c2c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	330c      	adds	r3, #12
 8006c0e:	7812      	ldrb	r2, [r2, #0]
 8006c10:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c16:	1c5a      	adds	r2, r3, #1
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	3b01      	subs	r3, #1
 8006c24:	b29a      	uxth	r2, r3
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006c2a:	e018      	b.n	8006c5e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c2c:	f7fe fa8e 	bl	800514c <HAL_GetTick>
 8006c30:	4602      	mov	r2, r0
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	683a      	ldr	r2, [r7, #0]
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d803      	bhi.n	8006c44 <HAL_SPI_Transmit+0x20a>
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c42:	d102      	bne.n	8006c4a <HAL_SPI_Transmit+0x210>
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d109      	bne.n	8006c5e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2200      	movs	r2, #0
 8006c56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006c5a:	2303      	movs	r3, #3
 8006c5c:	e02d      	b.n	8006cba <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d1c6      	bne.n	8006bf6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c68:	69fa      	ldr	r2, [r7, #28]
 8006c6a:	6839      	ldr	r1, [r7, #0]
 8006c6c:	68f8      	ldr	r0, [r7, #12]
 8006c6e:	f000 fbd9 	bl	8007424 <SPI_EndRxTxTransaction>
 8006c72:	4603      	mov	r3, r0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d002      	beq.n	8006c7e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2220      	movs	r2, #32
 8006c7c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d10a      	bne.n	8006c9c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c86:	2300      	movs	r3, #0
 8006c88:	617b      	str	r3, [r7, #20]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	617b      	str	r3, [r7, #20]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	617b      	str	r3, [r7, #20]
 8006c9a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d001      	beq.n	8006cb8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e000      	b.n	8006cba <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006cb8:	2300      	movs	r3, #0
  }
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3720      	adds	r7, #32
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}

08006cc2 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cc2:	b580      	push	{r7, lr}
 8006cc4:	b088      	sub	sp, #32
 8006cc6:	af02      	add	r7, sp, #8
 8006cc8:	60f8      	str	r0, [r7, #12]
 8006cca:	60b9      	str	r1, [r7, #8]
 8006ccc:	603b      	str	r3, [r7, #0]
 8006cce:	4613      	mov	r3, r2
 8006cd0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006cd8:	b2db      	uxtb	r3, r3
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d001      	beq.n	8006ce2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006cde:	2302      	movs	r3, #2
 8006ce0:	e104      	b.n	8006eec <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d002      	beq.n	8006cee <HAL_SPI_Receive+0x2c>
 8006ce8:	88fb      	ldrh	r3, [r7, #6]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d101      	bne.n	8006cf2 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e0fc      	b.n	8006eec <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cfa:	d112      	bne.n	8006d22 <HAL_SPI_Receive+0x60>
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d10e      	bne.n	8006d22 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2204      	movs	r2, #4
 8006d08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006d0c:	88fa      	ldrh	r2, [r7, #6]
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	9300      	str	r3, [sp, #0]
 8006d12:	4613      	mov	r3, r2
 8006d14:	68ba      	ldr	r2, [r7, #8]
 8006d16:	68b9      	ldr	r1, [r7, #8]
 8006d18:	68f8      	ldr	r0, [r7, #12]
 8006d1a:	f000 f8eb 	bl	8006ef4 <HAL_SPI_TransmitReceive>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	e0e4      	b.n	8006eec <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d22:	f7fe fa13 	bl	800514c <HAL_GetTick>
 8006d26:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006d2e:	2b01      	cmp	r3, #1
 8006d30:	d101      	bne.n	8006d36 <HAL_SPI_Receive+0x74>
 8006d32:	2302      	movs	r3, #2
 8006d34:	e0da      	b.n	8006eec <HAL_SPI_Receive+0x22a>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2201      	movs	r2, #1
 8006d3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2204      	movs	r2, #4
 8006d42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	68ba      	ldr	r2, [r7, #8]
 8006d50:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	88fa      	ldrh	r2, [r7, #6]
 8006d56:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	88fa      	ldrh	r2, [r7, #6]
 8006d5c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2200      	movs	r2, #0
 8006d62:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2200      	movs	r2, #0
 8006d68:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2200      	movs	r2, #0
 8006d74:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d84:	d10f      	bne.n	8006da6 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d94:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006da4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006db0:	2b40      	cmp	r3, #64	@ 0x40
 8006db2:	d007      	beq.n	8006dc4 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006dc2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d170      	bne.n	8006eae <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006dcc:	e035      	b.n	8006e3a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	f003 0301 	and.w	r3, r3, #1
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d115      	bne.n	8006e08 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f103 020c 	add.w	r2, r3, #12
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de8:	7812      	ldrb	r2, [r2, #0]
 8006dea:	b2d2      	uxtb	r2, r2
 8006dec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006df2:	1c5a      	adds	r2, r3, #1
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	b29a      	uxth	r2, r3
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e06:	e018      	b.n	8006e3a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e08:	f7fe f9a0 	bl	800514c <HAL_GetTick>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	683a      	ldr	r2, [r7, #0]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d803      	bhi.n	8006e20 <HAL_SPI_Receive+0x15e>
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e1e:	d102      	bne.n	8006e26 <HAL_SPI_Receive+0x164>
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d109      	bne.n	8006e3a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2200      	movs	r2, #0
 8006e32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006e36:	2303      	movs	r3, #3
 8006e38:	e058      	b.n	8006eec <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d1c4      	bne.n	8006dce <HAL_SPI_Receive+0x10c>
 8006e44:	e038      	b.n	8006eb8 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	f003 0301 	and.w	r3, r3, #1
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d113      	bne.n	8006e7c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	68da      	ldr	r2, [r3, #12]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e5e:	b292      	uxth	r2, r2
 8006e60:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e66:	1c9a      	adds	r2, r3, #2
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e70:	b29b      	uxth	r3, r3
 8006e72:	3b01      	subs	r3, #1
 8006e74:	b29a      	uxth	r2, r3
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e7a:	e018      	b.n	8006eae <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e7c:	f7fe f966 	bl	800514c <HAL_GetTick>
 8006e80:	4602      	mov	r2, r0
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	1ad3      	subs	r3, r2, r3
 8006e86:	683a      	ldr	r2, [r7, #0]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d803      	bhi.n	8006e94 <HAL_SPI_Receive+0x1d2>
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e92:	d102      	bne.n	8006e9a <HAL_SPI_Receive+0x1d8>
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d109      	bne.n	8006eae <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e01e      	b.n	8006eec <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1c6      	bne.n	8006e46 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006eb8:	697a      	ldr	r2, [r7, #20]
 8006eba:	6839      	ldr	r1, [r7, #0]
 8006ebc:	68f8      	ldr	r0, [r7, #12]
 8006ebe:	f000 fa4b 	bl	8007358 <SPI_EndRxTransaction>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d002      	beq.n	8006ece <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	2220      	movs	r2, #32
 8006ecc:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d001      	beq.n	8006eea <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e000      	b.n	8006eec <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006eea:	2300      	movs	r3, #0
  }
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3718      	adds	r7, #24
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b08a      	sub	sp, #40	@ 0x28
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	60f8      	str	r0, [r7, #12]
 8006efc:	60b9      	str	r1, [r7, #8]
 8006efe:	607a      	str	r2, [r7, #4]
 8006f00:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006f02:	2301      	movs	r3, #1
 8006f04:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f06:	f7fe f921 	bl	800514c <HAL_GetTick>
 8006f0a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f12:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006f1a:	887b      	ldrh	r3, [r7, #2]
 8006f1c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006f1e:	7ffb      	ldrb	r3, [r7, #31]
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d00c      	beq.n	8006f3e <HAL_SPI_TransmitReceive+0x4a>
 8006f24:	69bb      	ldr	r3, [r7, #24]
 8006f26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f2a:	d106      	bne.n	8006f3a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d102      	bne.n	8006f3a <HAL_SPI_TransmitReceive+0x46>
 8006f34:	7ffb      	ldrb	r3, [r7, #31]
 8006f36:	2b04      	cmp	r3, #4
 8006f38:	d001      	beq.n	8006f3e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006f3a:	2302      	movs	r3, #2
 8006f3c:	e17f      	b.n	800723e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d005      	beq.n	8006f50 <HAL_SPI_TransmitReceive+0x5c>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d002      	beq.n	8006f50 <HAL_SPI_TransmitReceive+0x5c>
 8006f4a:	887b      	ldrh	r3, [r7, #2]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d101      	bne.n	8006f54 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e174      	b.n	800723e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d101      	bne.n	8006f62 <HAL_SPI_TransmitReceive+0x6e>
 8006f5e:	2302      	movs	r3, #2
 8006f60:	e16d      	b.n	800723e <HAL_SPI_TransmitReceive+0x34a>
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2201      	movs	r2, #1
 8006f66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	2b04      	cmp	r3, #4
 8006f74:	d003      	beq.n	8006f7e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2205      	movs	r2, #5
 8006f7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2200      	movs	r2, #0
 8006f82:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	687a      	ldr	r2, [r7, #4]
 8006f88:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	887a      	ldrh	r2, [r7, #2]
 8006f8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	887a      	ldrh	r2, [r7, #2]
 8006f94:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	68ba      	ldr	r2, [r7, #8]
 8006f9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	887a      	ldrh	r2, [r7, #2]
 8006fa0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	887a      	ldrh	r2, [r7, #2]
 8006fa6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2200      	movs	r2, #0
 8006fac:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fbe:	2b40      	cmp	r3, #64	@ 0x40
 8006fc0:	d007      	beq.n	8006fd2 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	681a      	ldr	r2, [r3, #0]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fd0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fda:	d17e      	bne.n	80070da <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d002      	beq.n	8006fea <HAL_SPI_TransmitReceive+0xf6>
 8006fe4:	8afb      	ldrh	r3, [r7, #22]
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	d16c      	bne.n	80070c4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fee:	881a      	ldrh	r2, [r3, #0]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ffa:	1c9a      	adds	r2, r3, #2
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007004:	b29b      	uxth	r3, r3
 8007006:	3b01      	subs	r3, #1
 8007008:	b29a      	uxth	r2, r3
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800700e:	e059      	b.n	80070c4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	f003 0302 	and.w	r3, r3, #2
 800701a:	2b02      	cmp	r3, #2
 800701c:	d11b      	bne.n	8007056 <HAL_SPI_TransmitReceive+0x162>
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007022:	b29b      	uxth	r3, r3
 8007024:	2b00      	cmp	r3, #0
 8007026:	d016      	beq.n	8007056 <HAL_SPI_TransmitReceive+0x162>
 8007028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800702a:	2b01      	cmp	r3, #1
 800702c:	d113      	bne.n	8007056 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007032:	881a      	ldrh	r2, [r3, #0]
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800703e:	1c9a      	adds	r2, r3, #2
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007048:	b29b      	uxth	r3, r3
 800704a:	3b01      	subs	r3, #1
 800704c:	b29a      	uxth	r2, r3
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007052:	2300      	movs	r3, #0
 8007054:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	f003 0301 	and.w	r3, r3, #1
 8007060:	2b01      	cmp	r3, #1
 8007062:	d119      	bne.n	8007098 <HAL_SPI_TransmitReceive+0x1a4>
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007068:	b29b      	uxth	r3, r3
 800706a:	2b00      	cmp	r3, #0
 800706c:	d014      	beq.n	8007098 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	68da      	ldr	r2, [r3, #12]
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007078:	b292      	uxth	r2, r2
 800707a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007080:	1c9a      	adds	r2, r3, #2
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800708a:	b29b      	uxth	r3, r3
 800708c:	3b01      	subs	r3, #1
 800708e:	b29a      	uxth	r2, r3
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007094:	2301      	movs	r3, #1
 8007096:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007098:	f7fe f858 	bl	800514c <HAL_GetTick>
 800709c:	4602      	mov	r2, r0
 800709e:	6a3b      	ldr	r3, [r7, #32]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d80d      	bhi.n	80070c4 <HAL_SPI_TransmitReceive+0x1d0>
 80070a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ae:	d009      	beq.n	80070c4 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	2200      	movs	r2, #0
 80070bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80070c0:	2303      	movs	r3, #3
 80070c2:	e0bc      	b.n	800723e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d1a0      	bne.n	8007010 <HAL_SPI_TransmitReceive+0x11c>
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d19b      	bne.n	8007010 <HAL_SPI_TransmitReceive+0x11c>
 80070d8:	e082      	b.n	80071e0 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d002      	beq.n	80070e8 <HAL_SPI_TransmitReceive+0x1f4>
 80070e2:	8afb      	ldrh	r3, [r7, #22]
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d171      	bne.n	80071cc <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	330c      	adds	r3, #12
 80070f2:	7812      	ldrb	r2, [r2, #0]
 80070f4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070fa:	1c5a      	adds	r2, r3, #1
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007104:	b29b      	uxth	r3, r3
 8007106:	3b01      	subs	r3, #1
 8007108:	b29a      	uxth	r2, r3
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800710e:	e05d      	b.n	80071cc <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f003 0302 	and.w	r3, r3, #2
 800711a:	2b02      	cmp	r3, #2
 800711c:	d11c      	bne.n	8007158 <HAL_SPI_TransmitReceive+0x264>
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007122:	b29b      	uxth	r3, r3
 8007124:	2b00      	cmp	r3, #0
 8007126:	d017      	beq.n	8007158 <HAL_SPI_TransmitReceive+0x264>
 8007128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800712a:	2b01      	cmp	r3, #1
 800712c:	d114      	bne.n	8007158 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	330c      	adds	r3, #12
 8007138:	7812      	ldrb	r2, [r2, #0]
 800713a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007140:	1c5a      	adds	r2, r3, #1
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800714a:	b29b      	uxth	r3, r3
 800714c:	3b01      	subs	r3, #1
 800714e:	b29a      	uxth	r2, r3
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007154:	2300      	movs	r3, #0
 8007156:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	689b      	ldr	r3, [r3, #8]
 800715e:	f003 0301 	and.w	r3, r3, #1
 8007162:	2b01      	cmp	r3, #1
 8007164:	d119      	bne.n	800719a <HAL_SPI_TransmitReceive+0x2a6>
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800716a:	b29b      	uxth	r3, r3
 800716c:	2b00      	cmp	r3, #0
 800716e:	d014      	beq.n	800719a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	68da      	ldr	r2, [r3, #12]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800717a:	b2d2      	uxtb	r2, r2
 800717c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007182:	1c5a      	adds	r2, r3, #1
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800718c:	b29b      	uxth	r3, r3
 800718e:	3b01      	subs	r3, #1
 8007190:	b29a      	uxth	r2, r3
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007196:	2301      	movs	r3, #1
 8007198:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800719a:	f7fd ffd7 	bl	800514c <HAL_GetTick>
 800719e:	4602      	mov	r2, r0
 80071a0:	6a3b      	ldr	r3, [r7, #32]
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d803      	bhi.n	80071b2 <HAL_SPI_TransmitReceive+0x2be>
 80071aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071b0:	d102      	bne.n	80071b8 <HAL_SPI_TransmitReceive+0x2c4>
 80071b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d109      	bne.n	80071cc <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2200      	movs	r2, #0
 80071c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80071c8:	2303      	movs	r3, #3
 80071ca:	e038      	b.n	800723e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d19c      	bne.n	8007110 <HAL_SPI_TransmitReceive+0x21c>
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071da:	b29b      	uxth	r3, r3
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d197      	bne.n	8007110 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80071e0:	6a3a      	ldr	r2, [r7, #32]
 80071e2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80071e4:	68f8      	ldr	r0, [r7, #12]
 80071e6:	f000 f91d 	bl	8007424 <SPI_EndRxTxTransaction>
 80071ea:	4603      	mov	r3, r0
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d008      	beq.n	8007202 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2220      	movs	r2, #32
 80071f4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2200      	movs	r2, #0
 80071fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e01d      	b.n	800723e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d10a      	bne.n	8007220 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800720a:	2300      	movs	r3, #0
 800720c:	613b      	str	r3, [r7, #16]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68db      	ldr	r3, [r3, #12]
 8007214:	613b      	str	r3, [r7, #16]
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	613b      	str	r3, [r7, #16]
 800721e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2200      	movs	r2, #0
 800722c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007234:	2b00      	cmp	r3, #0
 8007236:	d001      	beq.n	800723c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007238:	2301      	movs	r3, #1
 800723a:	e000      	b.n	800723e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800723c:	2300      	movs	r3, #0
  }
}
 800723e:	4618      	mov	r0, r3
 8007240:	3728      	adds	r7, #40	@ 0x28
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
	...

08007248 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b088      	sub	sp, #32
 800724c:	af00      	add	r7, sp, #0
 800724e:	60f8      	str	r0, [r7, #12]
 8007250:	60b9      	str	r1, [r7, #8]
 8007252:	603b      	str	r3, [r7, #0]
 8007254:	4613      	mov	r3, r2
 8007256:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007258:	f7fd ff78 	bl	800514c <HAL_GetTick>
 800725c:	4602      	mov	r2, r0
 800725e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007260:	1a9b      	subs	r3, r3, r2
 8007262:	683a      	ldr	r2, [r7, #0]
 8007264:	4413      	add	r3, r2
 8007266:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007268:	f7fd ff70 	bl	800514c <HAL_GetTick>
 800726c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800726e:	4b39      	ldr	r3, [pc, #228]	@ (8007354 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	015b      	lsls	r3, r3, #5
 8007274:	0d1b      	lsrs	r3, r3, #20
 8007276:	69fa      	ldr	r2, [r7, #28]
 8007278:	fb02 f303 	mul.w	r3, r2, r3
 800727c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800727e:	e055      	b.n	800732c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007286:	d051      	beq.n	800732c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007288:	f7fd ff60 	bl	800514c <HAL_GetTick>
 800728c:	4602      	mov	r2, r0
 800728e:	69bb      	ldr	r3, [r7, #24]
 8007290:	1ad3      	subs	r3, r2, r3
 8007292:	69fa      	ldr	r2, [r7, #28]
 8007294:	429a      	cmp	r2, r3
 8007296:	d902      	bls.n	800729e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007298:	69fb      	ldr	r3, [r7, #28]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d13d      	bne.n	800731a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	685a      	ldr	r2, [r3, #4]
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80072ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072b6:	d111      	bne.n	80072dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072c0:	d004      	beq.n	80072cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072ca:	d107      	bne.n	80072dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072e4:	d10f      	bne.n	8007306 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80072f4:	601a      	str	r2, [r3, #0]
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007304:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2201      	movs	r2, #1
 800730a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2200      	movs	r2, #0
 8007312:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007316:	2303      	movs	r3, #3
 8007318:	e018      	b.n	800734c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d102      	bne.n	8007326 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007320:	2300      	movs	r3, #0
 8007322:	61fb      	str	r3, [r7, #28]
 8007324:	e002      	b.n	800732c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	3b01      	subs	r3, #1
 800732a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	689a      	ldr	r2, [r3, #8]
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	4013      	ands	r3, r2
 8007336:	68ba      	ldr	r2, [r7, #8]
 8007338:	429a      	cmp	r2, r3
 800733a:	bf0c      	ite	eq
 800733c:	2301      	moveq	r3, #1
 800733e:	2300      	movne	r3, #0
 8007340:	b2db      	uxtb	r3, r3
 8007342:	461a      	mov	r2, r3
 8007344:	79fb      	ldrb	r3, [r7, #7]
 8007346:	429a      	cmp	r2, r3
 8007348:	d19a      	bne.n	8007280 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800734a:	2300      	movs	r3, #0
}
 800734c:	4618      	mov	r0, r3
 800734e:	3720      	adds	r7, #32
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}
 8007354:	20000028 	.word	0x20000028

08007358 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b086      	sub	sp, #24
 800735c:	af02      	add	r7, sp, #8
 800735e:	60f8      	str	r0, [r7, #12]
 8007360:	60b9      	str	r1, [r7, #8]
 8007362:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800736c:	d111      	bne.n	8007392 <SPI_EndRxTransaction+0x3a>
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007376:	d004      	beq.n	8007382 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007380:	d107      	bne.n	8007392 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007390:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800739a:	d12a      	bne.n	80073f2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073a4:	d012      	beq.n	80073cc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	9300      	str	r3, [sp, #0]
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	2200      	movs	r2, #0
 80073ae:	2180      	movs	r1, #128	@ 0x80
 80073b0:	68f8      	ldr	r0, [r7, #12]
 80073b2:	f7ff ff49 	bl	8007248 <SPI_WaitFlagStateUntilTimeout>
 80073b6:	4603      	mov	r3, r0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d02d      	beq.n	8007418 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073c0:	f043 0220 	orr.w	r2, r3, #32
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80073c8:	2303      	movs	r3, #3
 80073ca:	e026      	b.n	800741a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	9300      	str	r3, [sp, #0]
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	2200      	movs	r2, #0
 80073d4:	2101      	movs	r1, #1
 80073d6:	68f8      	ldr	r0, [r7, #12]
 80073d8:	f7ff ff36 	bl	8007248 <SPI_WaitFlagStateUntilTimeout>
 80073dc:	4603      	mov	r3, r0
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d01a      	beq.n	8007418 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073e6:	f043 0220 	orr.w	r2, r3, #32
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80073ee:	2303      	movs	r3, #3
 80073f0:	e013      	b.n	800741a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	9300      	str	r3, [sp, #0]
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	2200      	movs	r2, #0
 80073fa:	2101      	movs	r1, #1
 80073fc:	68f8      	ldr	r0, [r7, #12]
 80073fe:	f7ff ff23 	bl	8007248 <SPI_WaitFlagStateUntilTimeout>
 8007402:	4603      	mov	r3, r0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d007      	beq.n	8007418 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800740c:	f043 0220 	orr.w	r2, r3, #32
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007414:	2303      	movs	r3, #3
 8007416:	e000      	b.n	800741a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007418:	2300      	movs	r3, #0
}
 800741a:	4618      	mov	r0, r3
 800741c:	3710      	adds	r7, #16
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
	...

08007424 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b088      	sub	sp, #32
 8007428:	af02      	add	r7, sp, #8
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	9300      	str	r3, [sp, #0]
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	2201      	movs	r2, #1
 8007438:	2102      	movs	r1, #2
 800743a:	68f8      	ldr	r0, [r7, #12]
 800743c:	f7ff ff04 	bl	8007248 <SPI_WaitFlagStateUntilTimeout>
 8007440:	4603      	mov	r3, r0
 8007442:	2b00      	cmp	r3, #0
 8007444:	d007      	beq.n	8007456 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800744a:	f043 0220 	orr.w	r2, r3, #32
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007452:	2303      	movs	r3, #3
 8007454:	e032      	b.n	80074bc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007456:	4b1b      	ldr	r3, [pc, #108]	@ (80074c4 <SPI_EndRxTxTransaction+0xa0>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a1b      	ldr	r2, [pc, #108]	@ (80074c8 <SPI_EndRxTxTransaction+0xa4>)
 800745c:	fba2 2303 	umull	r2, r3, r2, r3
 8007460:	0d5b      	lsrs	r3, r3, #21
 8007462:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007466:	fb02 f303 	mul.w	r3, r2, r3
 800746a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007474:	d112      	bne.n	800749c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	9300      	str	r3, [sp, #0]
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	2200      	movs	r2, #0
 800747e:	2180      	movs	r1, #128	@ 0x80
 8007480:	68f8      	ldr	r0, [r7, #12]
 8007482:	f7ff fee1 	bl	8007248 <SPI_WaitFlagStateUntilTimeout>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	d016      	beq.n	80074ba <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007490:	f043 0220 	orr.w	r2, r3, #32
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007498:	2303      	movs	r3, #3
 800749a:	e00f      	b.n	80074bc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d00a      	beq.n	80074b8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	3b01      	subs	r3, #1
 80074a6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074b2:	2b80      	cmp	r3, #128	@ 0x80
 80074b4:	d0f2      	beq.n	800749c <SPI_EndRxTxTransaction+0x78>
 80074b6:	e000      	b.n	80074ba <SPI_EndRxTxTransaction+0x96>
        break;
 80074b8:	bf00      	nop
  }

  return HAL_OK;
 80074ba:	2300      	movs	r3, #0
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3718      	adds	r7, #24
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}
 80074c4:	20000028 	.word	0x20000028
 80074c8:	165e9f81 	.word	0x165e9f81

080074cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b082      	sub	sp, #8
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d101      	bne.n	80074de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074da:	2301      	movs	r3, #1
 80074dc:	e041      	b.n	8007562 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d106      	bne.n	80074f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f7fd f846 	bl	8004584 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2202      	movs	r2, #2
 80074fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	3304      	adds	r3, #4
 8007508:	4619      	mov	r1, r3
 800750a:	4610      	mov	r0, r2
 800750c:	f000 fd7a 	bl	8008004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2201      	movs	r2, #1
 8007514:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007560:	2300      	movs	r3, #0
}
 8007562:	4618      	mov	r0, r3
 8007564:	3708      	adds	r7, #8
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}

0800756a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800756a:	b580      	push	{r7, lr}
 800756c:	b082      	sub	sp, #8
 800756e:	af00      	add	r7, sp, #0
 8007570:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d101      	bne.n	800757c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007578:	2301      	movs	r3, #1
 800757a:	e041      	b.n	8007600 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007582:	b2db      	uxtb	r3, r3
 8007584:	2b00      	cmp	r3, #0
 8007586:	d106      	bne.n	8007596 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f000 f839 	bl	8007608 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2202      	movs	r2, #2
 800759a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	3304      	adds	r3, #4
 80075a6:	4619      	mov	r1, r3
 80075a8:	4610      	mov	r0, r2
 80075aa:	f000 fd2b 	bl	8008004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2201      	movs	r2, #1
 80075b2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2201      	movs	r2, #1
 80075ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2201      	movs	r2, #1
 80075c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2201      	movs	r2, #1
 80075ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2201      	movs	r2, #1
 80075d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2201      	movs	r2, #1
 80075da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2201      	movs	r2, #1
 80075e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2201      	movs	r2, #1
 80075ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2201      	movs	r2, #1
 80075f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2201      	movs	r2, #1
 80075fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80075fe:	2300      	movs	r3, #0
}
 8007600:	4618      	mov	r0, r3
 8007602:	3708      	adds	r7, #8
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007610:	bf00      	nop
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d109      	bne.n	8007640 <HAL_TIM_PWM_Start+0x24>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007632:	b2db      	uxtb	r3, r3
 8007634:	2b01      	cmp	r3, #1
 8007636:	bf14      	ite	ne
 8007638:	2301      	movne	r3, #1
 800763a:	2300      	moveq	r3, #0
 800763c:	b2db      	uxtb	r3, r3
 800763e:	e022      	b.n	8007686 <HAL_TIM_PWM_Start+0x6a>
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	2b04      	cmp	r3, #4
 8007644:	d109      	bne.n	800765a <HAL_TIM_PWM_Start+0x3e>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800764c:	b2db      	uxtb	r3, r3
 800764e:	2b01      	cmp	r3, #1
 8007650:	bf14      	ite	ne
 8007652:	2301      	movne	r3, #1
 8007654:	2300      	moveq	r3, #0
 8007656:	b2db      	uxtb	r3, r3
 8007658:	e015      	b.n	8007686 <HAL_TIM_PWM_Start+0x6a>
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	2b08      	cmp	r3, #8
 800765e:	d109      	bne.n	8007674 <HAL_TIM_PWM_Start+0x58>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007666:	b2db      	uxtb	r3, r3
 8007668:	2b01      	cmp	r3, #1
 800766a:	bf14      	ite	ne
 800766c:	2301      	movne	r3, #1
 800766e:	2300      	moveq	r3, #0
 8007670:	b2db      	uxtb	r3, r3
 8007672:	e008      	b.n	8007686 <HAL_TIM_PWM_Start+0x6a>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800767a:	b2db      	uxtb	r3, r3
 800767c:	2b01      	cmp	r3, #1
 800767e:	bf14      	ite	ne
 8007680:	2301      	movne	r3, #1
 8007682:	2300      	moveq	r3, #0
 8007684:	b2db      	uxtb	r3, r3
 8007686:	2b00      	cmp	r3, #0
 8007688:	d001      	beq.n	800768e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e068      	b.n	8007760 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d104      	bne.n	800769e <HAL_TIM_PWM_Start+0x82>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2202      	movs	r2, #2
 8007698:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800769c:	e013      	b.n	80076c6 <HAL_TIM_PWM_Start+0xaa>
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	2b04      	cmp	r3, #4
 80076a2:	d104      	bne.n	80076ae <HAL_TIM_PWM_Start+0x92>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2202      	movs	r2, #2
 80076a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076ac:	e00b      	b.n	80076c6 <HAL_TIM_PWM_Start+0xaa>
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	2b08      	cmp	r3, #8
 80076b2:	d104      	bne.n	80076be <HAL_TIM_PWM_Start+0xa2>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2202      	movs	r2, #2
 80076b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076bc:	e003      	b.n	80076c6 <HAL_TIM_PWM_Start+0xaa>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2202      	movs	r2, #2
 80076c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	2201      	movs	r2, #1
 80076cc:	6839      	ldr	r1, [r7, #0]
 80076ce:	4618      	mov	r0, r3
 80076d0:	f000 ff44 	bl	800855c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a23      	ldr	r2, [pc, #140]	@ (8007768 <HAL_TIM_PWM_Start+0x14c>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d107      	bne.n	80076ee <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80076ec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a1d      	ldr	r2, [pc, #116]	@ (8007768 <HAL_TIM_PWM_Start+0x14c>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d018      	beq.n	800772a <HAL_TIM_PWM_Start+0x10e>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007700:	d013      	beq.n	800772a <HAL_TIM_PWM_Start+0x10e>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4a19      	ldr	r2, [pc, #100]	@ (800776c <HAL_TIM_PWM_Start+0x150>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d00e      	beq.n	800772a <HAL_TIM_PWM_Start+0x10e>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a17      	ldr	r2, [pc, #92]	@ (8007770 <HAL_TIM_PWM_Start+0x154>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d009      	beq.n	800772a <HAL_TIM_PWM_Start+0x10e>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a16      	ldr	r2, [pc, #88]	@ (8007774 <HAL_TIM_PWM_Start+0x158>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d004      	beq.n	800772a <HAL_TIM_PWM_Start+0x10e>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4a14      	ldr	r2, [pc, #80]	@ (8007778 <HAL_TIM_PWM_Start+0x15c>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d111      	bne.n	800774e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	689b      	ldr	r3, [r3, #8]
 8007730:	f003 0307 	and.w	r3, r3, #7
 8007734:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	2b06      	cmp	r3, #6
 800773a:	d010      	beq.n	800775e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f042 0201 	orr.w	r2, r2, #1
 800774a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800774c:	e007      	b.n	800775e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f042 0201 	orr.w	r2, r2, #1
 800775c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800775e:	2300      	movs	r3, #0
}
 8007760:	4618      	mov	r0, r3
 8007762:	3710      	adds	r7, #16
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}
 8007768:	40010000 	.word	0x40010000
 800776c:	40000400 	.word	0x40000400
 8007770:	40000800 	.word	0x40000800
 8007774:	40000c00 	.word	0x40000c00
 8007778:	40014000 	.word	0x40014000

0800777c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b082      	sub	sp, #8
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	2200      	movs	r2, #0
 800778c:	6839      	ldr	r1, [r7, #0]
 800778e:	4618      	mov	r0, r3
 8007790:	f000 fee4 	bl	800855c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a29      	ldr	r2, [pc, #164]	@ (8007840 <HAL_TIM_PWM_Stop+0xc4>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d117      	bne.n	80077ce <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	6a1a      	ldr	r2, [r3, #32]
 80077a4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80077a8:	4013      	ands	r3, r2
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d10f      	bne.n	80077ce <HAL_TIM_PWM_Stop+0x52>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	6a1a      	ldr	r2, [r3, #32]
 80077b4:	f240 4344 	movw	r3, #1092	@ 0x444
 80077b8:	4013      	ands	r3, r2
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d107      	bne.n	80077ce <HAL_TIM_PWM_Stop+0x52>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80077cc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	6a1a      	ldr	r2, [r3, #32]
 80077d4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80077d8:	4013      	ands	r3, r2
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d10f      	bne.n	80077fe <HAL_TIM_PWM_Stop+0x82>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	6a1a      	ldr	r2, [r3, #32]
 80077e4:	f240 4344 	movw	r3, #1092	@ 0x444
 80077e8:	4013      	ands	r3, r2
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d107      	bne.n	80077fe <HAL_TIM_PWM_Stop+0x82>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f022 0201 	bic.w	r2, r2, #1
 80077fc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d104      	bne.n	800780e <HAL_TIM_PWM_Stop+0x92>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2201      	movs	r2, #1
 8007808:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800780c:	e013      	b.n	8007836 <HAL_TIM_PWM_Stop+0xba>
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	2b04      	cmp	r3, #4
 8007812:	d104      	bne.n	800781e <HAL_TIM_PWM_Stop+0xa2>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2201      	movs	r2, #1
 8007818:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800781c:	e00b      	b.n	8007836 <HAL_TIM_PWM_Stop+0xba>
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	2b08      	cmp	r3, #8
 8007822:	d104      	bne.n	800782e <HAL_TIM_PWM_Stop+0xb2>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2201      	movs	r2, #1
 8007828:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800782c:	e003      	b.n	8007836 <HAL_TIM_PWM_Stop+0xba>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2201      	movs	r2, #1
 8007832:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8007836:	2300      	movs	r3, #0
}
 8007838:	4618      	mov	r0, r3
 800783a:	3708      	adds	r7, #8
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}
 8007840:	40010000 	.word	0x40010000

08007844 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b086      	sub	sp, #24
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
 800784c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d101      	bne.n	8007858 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	e097      	b.n	8007988 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800785e:	b2db      	uxtb	r3, r3
 8007860:	2b00      	cmp	r3, #0
 8007862:	d106      	bne.n	8007872 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2200      	movs	r2, #0
 8007868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f7fc fec7 	bl	8004600 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2202      	movs	r2, #2
 8007876:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	687a      	ldr	r2, [r7, #4]
 8007882:	6812      	ldr	r2, [r2, #0]
 8007884:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007888:	f023 0307 	bic.w	r3, r3, #7
 800788c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681a      	ldr	r2, [r3, #0]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	3304      	adds	r3, #4
 8007896:	4619      	mov	r1, r3
 8007898:	4610      	mov	r0, r2
 800789a:	f000 fbb3 	bl	8008004 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	699b      	ldr	r3, [r3, #24]
 80078ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	6a1b      	ldr	r3, [r3, #32]
 80078b4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	697a      	ldr	r2, [r7, #20]
 80078bc:	4313      	orrs	r3, r2
 80078be:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078c6:	f023 0303 	bic.w	r3, r3, #3
 80078ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	689a      	ldr	r2, [r3, #8]
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	699b      	ldr	r3, [r3, #24]
 80078d4:	021b      	lsls	r3, r3, #8
 80078d6:	4313      	orrs	r3, r2
 80078d8:	693a      	ldr	r2, [r7, #16]
 80078da:	4313      	orrs	r3, r2
 80078dc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80078e4:	f023 030c 	bic.w	r3, r3, #12
 80078e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80078f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80078f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	68da      	ldr	r2, [r3, #12]
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	69db      	ldr	r3, [r3, #28]
 80078fe:	021b      	lsls	r3, r3, #8
 8007900:	4313      	orrs	r3, r2
 8007902:	693a      	ldr	r2, [r7, #16]
 8007904:	4313      	orrs	r3, r2
 8007906:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	691b      	ldr	r3, [r3, #16]
 800790c:	011a      	lsls	r2, r3, #4
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	6a1b      	ldr	r3, [r3, #32]
 8007912:	031b      	lsls	r3, r3, #12
 8007914:	4313      	orrs	r3, r2
 8007916:	693a      	ldr	r2, [r7, #16]
 8007918:	4313      	orrs	r3, r2
 800791a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007922:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800792a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	685a      	ldr	r2, [r3, #4]
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	695b      	ldr	r3, [r3, #20]
 8007934:	011b      	lsls	r3, r3, #4
 8007936:	4313      	orrs	r3, r2
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	4313      	orrs	r3, r2
 800793c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	697a      	ldr	r2, [r7, #20]
 8007944:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	693a      	ldr	r2, [r7, #16]
 800794c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	68fa      	ldr	r2, [r7, #12]
 8007954:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2201      	movs	r2, #1
 800795a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2201      	movs	r2, #1
 8007962:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2201      	movs	r2, #1
 800796a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2201      	movs	r2, #1
 800797a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2201      	movs	r2, #1
 8007982:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	3718      	adds	r7, #24
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}

08007990 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80079a0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80079a8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80079b0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80079b8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d110      	bne.n	80079e2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80079c0:	7bfb      	ldrb	r3, [r7, #15]
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d102      	bne.n	80079cc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80079c6:	7b7b      	ldrb	r3, [r7, #13]
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d001      	beq.n	80079d0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	e069      	b.n	8007aa4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2202      	movs	r2, #2
 80079d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2202      	movs	r2, #2
 80079dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80079e0:	e031      	b.n	8007a46 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	2b04      	cmp	r3, #4
 80079e6:	d110      	bne.n	8007a0a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80079e8:	7bbb      	ldrb	r3, [r7, #14]
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d102      	bne.n	80079f4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80079ee:	7b3b      	ldrb	r3, [r7, #12]
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	d001      	beq.n	80079f8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	e055      	b.n	8007aa4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2202      	movs	r2, #2
 80079fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2202      	movs	r2, #2
 8007a04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007a08:	e01d      	b.n	8007a46 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a0a:	7bfb      	ldrb	r3, [r7, #15]
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d108      	bne.n	8007a22 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a10:	7bbb      	ldrb	r3, [r7, #14]
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d105      	bne.n	8007a22 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a16:	7b7b      	ldrb	r3, [r7, #13]
 8007a18:	2b01      	cmp	r3, #1
 8007a1a:	d102      	bne.n	8007a22 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007a1c:	7b3b      	ldrb	r3, [r7, #12]
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	d001      	beq.n	8007a26 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e03e      	b.n	8007aa4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2202      	movs	r2, #2
 8007a2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2202      	movs	r2, #2
 8007a32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2202      	movs	r2, #2
 8007a3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2202      	movs	r2, #2
 8007a42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d003      	beq.n	8007a54 <HAL_TIM_Encoder_Start+0xc4>
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	2b04      	cmp	r3, #4
 8007a50:	d008      	beq.n	8007a64 <HAL_TIM_Encoder_Start+0xd4>
 8007a52:	e00f      	b.n	8007a74 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2201      	movs	r2, #1
 8007a5a:	2100      	movs	r1, #0
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	f000 fd7d 	bl	800855c <TIM_CCxChannelCmd>
      break;
 8007a62:	e016      	b.n	8007a92 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	2201      	movs	r2, #1
 8007a6a:	2104      	movs	r1, #4
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	f000 fd75 	bl	800855c <TIM_CCxChannelCmd>
      break;
 8007a72:	e00e      	b.n	8007a92 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	2100      	movs	r1, #0
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f000 fd6d 	bl	800855c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	2201      	movs	r2, #1
 8007a88:	2104      	movs	r1, #4
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f000 fd66 	bl	800855c <TIM_CCxChannelCmd>
      break;
 8007a90:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	681a      	ldr	r2, [r3, #0]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f042 0201 	orr.w	r2, r2, #1
 8007aa0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007aa2:	2300      	movs	r3, #0
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3710      	adds	r7, #16
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}

08007aac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b084      	sub	sp, #16
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	68db      	ldr	r3, [r3, #12]
 8007aba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	691b      	ldr	r3, [r3, #16]
 8007ac2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	f003 0302 	and.w	r3, r3, #2
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d020      	beq.n	8007b10 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	f003 0302 	and.w	r3, r3, #2
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d01b      	beq.n	8007b10 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f06f 0202 	mvn.w	r2, #2
 8007ae0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	699b      	ldr	r3, [r3, #24]
 8007aee:	f003 0303 	and.w	r3, r3, #3
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d003      	beq.n	8007afe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f000 fa65 	bl	8007fc6 <HAL_TIM_IC_CaptureCallback>
 8007afc:	e005      	b.n	8007b0a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f000 fa57 	bl	8007fb2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f000 fa68 	bl	8007fda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	f003 0304 	and.w	r3, r3, #4
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d020      	beq.n	8007b5c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f003 0304 	and.w	r3, r3, #4
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d01b      	beq.n	8007b5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f06f 0204 	mvn.w	r2, #4
 8007b2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2202      	movs	r2, #2
 8007b32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	699b      	ldr	r3, [r3, #24]
 8007b3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d003      	beq.n	8007b4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f000 fa3f 	bl	8007fc6 <HAL_TIM_IC_CaptureCallback>
 8007b48:	e005      	b.n	8007b56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f000 fa31 	bl	8007fb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f000 fa42 	bl	8007fda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	f003 0308 	and.w	r3, r3, #8
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d020      	beq.n	8007ba8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	f003 0308 	and.w	r3, r3, #8
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d01b      	beq.n	8007ba8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f06f 0208 	mvn.w	r2, #8
 8007b78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2204      	movs	r2, #4
 8007b7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	69db      	ldr	r3, [r3, #28]
 8007b86:	f003 0303 	and.w	r3, r3, #3
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d003      	beq.n	8007b96 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f000 fa19 	bl	8007fc6 <HAL_TIM_IC_CaptureCallback>
 8007b94:	e005      	b.n	8007ba2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f000 fa0b 	bl	8007fb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f000 fa1c 	bl	8007fda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	f003 0310 	and.w	r3, r3, #16
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d020      	beq.n	8007bf4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	f003 0310 	and.w	r3, r3, #16
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d01b      	beq.n	8007bf4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f06f 0210 	mvn.w	r2, #16
 8007bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2208      	movs	r2, #8
 8007bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	69db      	ldr	r3, [r3, #28]
 8007bd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d003      	beq.n	8007be2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f000 f9f3 	bl	8007fc6 <HAL_TIM_IC_CaptureCallback>
 8007be0:	e005      	b.n	8007bee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f000 f9e5 	bl	8007fb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f000 f9f6 	bl	8007fda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	f003 0301 	and.w	r3, r3, #1
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d00c      	beq.n	8007c18 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f003 0301 	and.w	r3, r3, #1
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d007      	beq.n	8007c18 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f06f 0201 	mvn.w	r2, #1
 8007c10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 f9c3 	bl	8007f9e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d00c      	beq.n	8007c3c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d007      	beq.n	8007c3c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007c34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f000 fd80 	bl	800873c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d00c      	beq.n	8007c60 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d007      	beq.n	8007c60 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007c58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f000 f9c7 	bl	8007fee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	f003 0320 	and.w	r3, r3, #32
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d00c      	beq.n	8007c84 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f003 0320 	and.w	r3, r3, #32
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d007      	beq.n	8007c84 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f06f 0220 	mvn.w	r2, #32
 8007c7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f000 fd52 	bl	8008728 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c84:	bf00      	nop
 8007c86:	3710      	adds	r7, #16
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b086      	sub	sp, #24
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d101      	bne.n	8007caa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007ca6:	2302      	movs	r3, #2
 8007ca8:	e0ae      	b.n	8007e08 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2201      	movs	r2, #1
 8007cae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2b0c      	cmp	r3, #12
 8007cb6:	f200 809f 	bhi.w	8007df8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007cba:	a201      	add	r2, pc, #4	@ (adr r2, 8007cc0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cc0:	08007cf5 	.word	0x08007cf5
 8007cc4:	08007df9 	.word	0x08007df9
 8007cc8:	08007df9 	.word	0x08007df9
 8007ccc:	08007df9 	.word	0x08007df9
 8007cd0:	08007d35 	.word	0x08007d35
 8007cd4:	08007df9 	.word	0x08007df9
 8007cd8:	08007df9 	.word	0x08007df9
 8007cdc:	08007df9 	.word	0x08007df9
 8007ce0:	08007d77 	.word	0x08007d77
 8007ce4:	08007df9 	.word	0x08007df9
 8007ce8:	08007df9 	.word	0x08007df9
 8007cec:	08007df9 	.word	0x08007df9
 8007cf0:	08007db7 	.word	0x08007db7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	68b9      	ldr	r1, [r7, #8]
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f000 fa08 	bl	8008110 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	699a      	ldr	r2, [r3, #24]
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f042 0208 	orr.w	r2, r2, #8
 8007d0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	699a      	ldr	r2, [r3, #24]
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f022 0204 	bic.w	r2, r2, #4
 8007d1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	6999      	ldr	r1, [r3, #24]
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	691a      	ldr	r2, [r3, #16]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	430a      	orrs	r2, r1
 8007d30:	619a      	str	r2, [r3, #24]
      break;
 8007d32:	e064      	b.n	8007dfe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	68b9      	ldr	r1, [r7, #8]
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	f000 fa4e 	bl	80081dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	699a      	ldr	r2, [r3, #24]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	699a      	ldr	r2, [r3, #24]
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	6999      	ldr	r1, [r3, #24]
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	691b      	ldr	r3, [r3, #16]
 8007d6a:	021a      	lsls	r2, r3, #8
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	430a      	orrs	r2, r1
 8007d72:	619a      	str	r2, [r3, #24]
      break;
 8007d74:	e043      	b.n	8007dfe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	68b9      	ldr	r1, [r7, #8]
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f000 fa99 	bl	80082b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	69da      	ldr	r2, [r3, #28]
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f042 0208 	orr.w	r2, r2, #8
 8007d90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	69da      	ldr	r2, [r3, #28]
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f022 0204 	bic.w	r2, r2, #4
 8007da0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	69d9      	ldr	r1, [r3, #28]
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	691a      	ldr	r2, [r3, #16]
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	430a      	orrs	r2, r1
 8007db2:	61da      	str	r2, [r3, #28]
      break;
 8007db4:	e023      	b.n	8007dfe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	68b9      	ldr	r1, [r7, #8]
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f000 fae3 	bl	8008388 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	69da      	ldr	r2, [r3, #28]
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007dd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	69da      	ldr	r2, [r3, #28]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007de0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	69d9      	ldr	r1, [r3, #28]
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	691b      	ldr	r3, [r3, #16]
 8007dec:	021a      	lsls	r2, r3, #8
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	430a      	orrs	r2, r1
 8007df4:	61da      	str	r2, [r3, #28]
      break;
 8007df6:	e002      	b.n	8007dfe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	75fb      	strb	r3, [r7, #23]
      break;
 8007dfc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2200      	movs	r2, #0
 8007e02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e06:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3718      	adds	r7, #24
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e24:	2b01      	cmp	r3, #1
 8007e26:	d101      	bne.n	8007e2c <HAL_TIM_ConfigClockSource+0x1c>
 8007e28:	2302      	movs	r3, #2
 8007e2a:	e0b4      	b.n	8007f96 <HAL_TIM_ConfigClockSource+0x186>
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2202      	movs	r2, #2
 8007e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007e4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007e52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	68ba      	ldr	r2, [r7, #8]
 8007e5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e64:	d03e      	beq.n	8007ee4 <HAL_TIM_ConfigClockSource+0xd4>
 8007e66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e6a:	f200 8087 	bhi.w	8007f7c <HAL_TIM_ConfigClockSource+0x16c>
 8007e6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e72:	f000 8086 	beq.w	8007f82 <HAL_TIM_ConfigClockSource+0x172>
 8007e76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e7a:	d87f      	bhi.n	8007f7c <HAL_TIM_ConfigClockSource+0x16c>
 8007e7c:	2b70      	cmp	r3, #112	@ 0x70
 8007e7e:	d01a      	beq.n	8007eb6 <HAL_TIM_ConfigClockSource+0xa6>
 8007e80:	2b70      	cmp	r3, #112	@ 0x70
 8007e82:	d87b      	bhi.n	8007f7c <HAL_TIM_ConfigClockSource+0x16c>
 8007e84:	2b60      	cmp	r3, #96	@ 0x60
 8007e86:	d050      	beq.n	8007f2a <HAL_TIM_ConfigClockSource+0x11a>
 8007e88:	2b60      	cmp	r3, #96	@ 0x60
 8007e8a:	d877      	bhi.n	8007f7c <HAL_TIM_ConfigClockSource+0x16c>
 8007e8c:	2b50      	cmp	r3, #80	@ 0x50
 8007e8e:	d03c      	beq.n	8007f0a <HAL_TIM_ConfigClockSource+0xfa>
 8007e90:	2b50      	cmp	r3, #80	@ 0x50
 8007e92:	d873      	bhi.n	8007f7c <HAL_TIM_ConfigClockSource+0x16c>
 8007e94:	2b40      	cmp	r3, #64	@ 0x40
 8007e96:	d058      	beq.n	8007f4a <HAL_TIM_ConfigClockSource+0x13a>
 8007e98:	2b40      	cmp	r3, #64	@ 0x40
 8007e9a:	d86f      	bhi.n	8007f7c <HAL_TIM_ConfigClockSource+0x16c>
 8007e9c:	2b30      	cmp	r3, #48	@ 0x30
 8007e9e:	d064      	beq.n	8007f6a <HAL_TIM_ConfigClockSource+0x15a>
 8007ea0:	2b30      	cmp	r3, #48	@ 0x30
 8007ea2:	d86b      	bhi.n	8007f7c <HAL_TIM_ConfigClockSource+0x16c>
 8007ea4:	2b20      	cmp	r3, #32
 8007ea6:	d060      	beq.n	8007f6a <HAL_TIM_ConfigClockSource+0x15a>
 8007ea8:	2b20      	cmp	r3, #32
 8007eaa:	d867      	bhi.n	8007f7c <HAL_TIM_ConfigClockSource+0x16c>
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d05c      	beq.n	8007f6a <HAL_TIM_ConfigClockSource+0x15a>
 8007eb0:	2b10      	cmp	r3, #16
 8007eb2:	d05a      	beq.n	8007f6a <HAL_TIM_ConfigClockSource+0x15a>
 8007eb4:	e062      	b.n	8007f7c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007ec6:	f000 fb29 	bl	800851c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	689b      	ldr	r3, [r3, #8]
 8007ed0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007ed8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	68ba      	ldr	r2, [r7, #8]
 8007ee0:	609a      	str	r2, [r3, #8]
      break;
 8007ee2:	e04f      	b.n	8007f84 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007ef4:	f000 fb12 	bl	800851c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	689a      	ldr	r2, [r3, #8]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007f06:	609a      	str	r2, [r3, #8]
      break;
 8007f08:	e03c      	b.n	8007f84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f16:	461a      	mov	r2, r3
 8007f18:	f000 fa86 	bl	8008428 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	2150      	movs	r1, #80	@ 0x50
 8007f22:	4618      	mov	r0, r3
 8007f24:	f000 fadf 	bl	80084e6 <TIM_ITRx_SetConfig>
      break;
 8007f28:	e02c      	b.n	8007f84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f36:	461a      	mov	r2, r3
 8007f38:	f000 faa5 	bl	8008486 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	2160      	movs	r1, #96	@ 0x60
 8007f42:	4618      	mov	r0, r3
 8007f44:	f000 facf 	bl	80084e6 <TIM_ITRx_SetConfig>
      break;
 8007f48:	e01c      	b.n	8007f84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f56:	461a      	mov	r2, r3
 8007f58:	f000 fa66 	bl	8008428 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	2140      	movs	r1, #64	@ 0x40
 8007f62:	4618      	mov	r0, r3
 8007f64:	f000 fabf 	bl	80084e6 <TIM_ITRx_SetConfig>
      break;
 8007f68:	e00c      	b.n	8007f84 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4619      	mov	r1, r3
 8007f74:	4610      	mov	r0, r2
 8007f76:	f000 fab6 	bl	80084e6 <TIM_ITRx_SetConfig>
      break;
 8007f7a:	e003      	b.n	8007f84 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8007f80:	e000      	b.n	8007f84 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007f82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2201      	movs	r2, #1
 8007f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3710      	adds	r7, #16
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}

08007f9e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f9e:	b480      	push	{r7}
 8007fa0:	b083      	sub	sp, #12
 8007fa2:	af00      	add	r7, sp, #0
 8007fa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007fa6:	bf00      	nop
 8007fa8:	370c      	adds	r7, #12
 8007faa:	46bd      	mov	sp, r7
 8007fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb0:	4770      	bx	lr

08007fb2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007fb2:	b480      	push	{r7}
 8007fb4:	b083      	sub	sp, #12
 8007fb6:	af00      	add	r7, sp, #0
 8007fb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007fba:	bf00      	nop
 8007fbc:	370c      	adds	r7, #12
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc4:	4770      	bx	lr

08007fc6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007fc6:	b480      	push	{r7}
 8007fc8:	b083      	sub	sp, #12
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007fce:	bf00      	nop
 8007fd0:	370c      	adds	r7, #12
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd8:	4770      	bx	lr

08007fda <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007fda:	b480      	push	{r7}
 8007fdc:	b083      	sub	sp, #12
 8007fde:	af00      	add	r7, sp, #0
 8007fe0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007fe2:	bf00      	nop
 8007fe4:	370c      	adds	r7, #12
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fec:	4770      	bx	lr

08007fee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007fee:	b480      	push	{r7}
 8007ff0:	b083      	sub	sp, #12
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ff6:	bf00      	nop
 8007ff8:	370c      	adds	r7, #12
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008000:	4770      	bx	lr
	...

08008004 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008004:	b480      	push	{r7}
 8008006:	b085      	sub	sp, #20
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
 800800c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	4a37      	ldr	r2, [pc, #220]	@ (80080f4 <TIM_Base_SetConfig+0xf0>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d00f      	beq.n	800803c <TIM_Base_SetConfig+0x38>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008022:	d00b      	beq.n	800803c <TIM_Base_SetConfig+0x38>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	4a34      	ldr	r2, [pc, #208]	@ (80080f8 <TIM_Base_SetConfig+0xf4>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d007      	beq.n	800803c <TIM_Base_SetConfig+0x38>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	4a33      	ldr	r2, [pc, #204]	@ (80080fc <TIM_Base_SetConfig+0xf8>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d003      	beq.n	800803c <TIM_Base_SetConfig+0x38>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	4a32      	ldr	r2, [pc, #200]	@ (8008100 <TIM_Base_SetConfig+0xfc>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d108      	bne.n	800804e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008042:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	685b      	ldr	r3, [r3, #4]
 8008048:	68fa      	ldr	r2, [r7, #12]
 800804a:	4313      	orrs	r3, r2
 800804c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	4a28      	ldr	r2, [pc, #160]	@ (80080f4 <TIM_Base_SetConfig+0xf0>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d01b      	beq.n	800808e <TIM_Base_SetConfig+0x8a>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800805c:	d017      	beq.n	800808e <TIM_Base_SetConfig+0x8a>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	4a25      	ldr	r2, [pc, #148]	@ (80080f8 <TIM_Base_SetConfig+0xf4>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d013      	beq.n	800808e <TIM_Base_SetConfig+0x8a>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	4a24      	ldr	r2, [pc, #144]	@ (80080fc <TIM_Base_SetConfig+0xf8>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d00f      	beq.n	800808e <TIM_Base_SetConfig+0x8a>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	4a23      	ldr	r2, [pc, #140]	@ (8008100 <TIM_Base_SetConfig+0xfc>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d00b      	beq.n	800808e <TIM_Base_SetConfig+0x8a>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	4a22      	ldr	r2, [pc, #136]	@ (8008104 <TIM_Base_SetConfig+0x100>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d007      	beq.n	800808e <TIM_Base_SetConfig+0x8a>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	4a21      	ldr	r2, [pc, #132]	@ (8008108 <TIM_Base_SetConfig+0x104>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d003      	beq.n	800808e <TIM_Base_SetConfig+0x8a>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	4a20      	ldr	r2, [pc, #128]	@ (800810c <TIM_Base_SetConfig+0x108>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d108      	bne.n	80080a0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008094:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	68db      	ldr	r3, [r3, #12]
 800809a:	68fa      	ldr	r2, [r7, #12]
 800809c:	4313      	orrs	r3, r2
 800809e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	695b      	ldr	r3, [r3, #20]
 80080aa:	4313      	orrs	r3, r2
 80080ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	689a      	ldr	r2, [r3, #8]
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	681a      	ldr	r2, [r3, #0]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	4a0c      	ldr	r2, [pc, #48]	@ (80080f4 <TIM_Base_SetConfig+0xf0>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d103      	bne.n	80080ce <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	691a      	ldr	r2, [r3, #16]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f043 0204 	orr.w	r2, r3, #4
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2201      	movs	r2, #1
 80080de:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	68fa      	ldr	r2, [r7, #12]
 80080e4:	601a      	str	r2, [r3, #0]
}
 80080e6:	bf00      	nop
 80080e8:	3714      	adds	r7, #20
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr
 80080f2:	bf00      	nop
 80080f4:	40010000 	.word	0x40010000
 80080f8:	40000400 	.word	0x40000400
 80080fc:	40000800 	.word	0x40000800
 8008100:	40000c00 	.word	0x40000c00
 8008104:	40014000 	.word	0x40014000
 8008108:	40014400 	.word	0x40014400
 800810c:	40014800 	.word	0x40014800

08008110 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008110:	b480      	push	{r7}
 8008112:	b087      	sub	sp, #28
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
 8008118:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6a1b      	ldr	r3, [r3, #32]
 800811e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6a1b      	ldr	r3, [r3, #32]
 8008124:	f023 0201 	bic.w	r2, r3, #1
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	699b      	ldr	r3, [r3, #24]
 8008136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800813e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	f023 0303 	bic.w	r3, r3, #3
 8008146:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	68fa      	ldr	r2, [r7, #12]
 800814e:	4313      	orrs	r3, r2
 8008150:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	f023 0302 	bic.w	r3, r3, #2
 8008158:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	689b      	ldr	r3, [r3, #8]
 800815e:	697a      	ldr	r2, [r7, #20]
 8008160:	4313      	orrs	r3, r2
 8008162:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	4a1c      	ldr	r2, [pc, #112]	@ (80081d8 <TIM_OC1_SetConfig+0xc8>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d10c      	bne.n	8008186 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	f023 0308 	bic.w	r3, r3, #8
 8008172:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	68db      	ldr	r3, [r3, #12]
 8008178:	697a      	ldr	r2, [r7, #20]
 800817a:	4313      	orrs	r3, r2
 800817c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	f023 0304 	bic.w	r3, r3, #4
 8008184:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	4a13      	ldr	r2, [pc, #76]	@ (80081d8 <TIM_OC1_SetConfig+0xc8>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d111      	bne.n	80081b2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008194:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800819c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	695b      	ldr	r3, [r3, #20]
 80081a2:	693a      	ldr	r2, [r7, #16]
 80081a4:	4313      	orrs	r3, r2
 80081a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	699b      	ldr	r3, [r3, #24]
 80081ac:	693a      	ldr	r2, [r7, #16]
 80081ae:	4313      	orrs	r3, r2
 80081b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	693a      	ldr	r2, [r7, #16]
 80081b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	68fa      	ldr	r2, [r7, #12]
 80081bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	685a      	ldr	r2, [r3, #4]
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	697a      	ldr	r2, [r7, #20]
 80081ca:	621a      	str	r2, [r3, #32]
}
 80081cc:	bf00      	nop
 80081ce:	371c      	adds	r7, #28
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr
 80081d8:	40010000 	.word	0x40010000

080081dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80081dc:	b480      	push	{r7}
 80081de:	b087      	sub	sp, #28
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6a1b      	ldr	r3, [r3, #32]
 80081ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6a1b      	ldr	r3, [r3, #32]
 80081f0:	f023 0210 	bic.w	r2, r3, #16
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	699b      	ldr	r3, [r3, #24]
 8008202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800820a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008212:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	021b      	lsls	r3, r3, #8
 800821a:	68fa      	ldr	r2, [r7, #12]
 800821c:	4313      	orrs	r3, r2
 800821e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	f023 0320 	bic.w	r3, r3, #32
 8008226:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	011b      	lsls	r3, r3, #4
 800822e:	697a      	ldr	r2, [r7, #20]
 8008230:	4313      	orrs	r3, r2
 8008232:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	4a1e      	ldr	r2, [pc, #120]	@ (80082b0 <TIM_OC2_SetConfig+0xd4>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d10d      	bne.n	8008258 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008242:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	68db      	ldr	r3, [r3, #12]
 8008248:	011b      	lsls	r3, r3, #4
 800824a:	697a      	ldr	r2, [r7, #20]
 800824c:	4313      	orrs	r3, r2
 800824e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008256:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	4a15      	ldr	r2, [pc, #84]	@ (80082b0 <TIM_OC2_SetConfig+0xd4>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d113      	bne.n	8008288 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008266:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800826e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	695b      	ldr	r3, [r3, #20]
 8008274:	009b      	lsls	r3, r3, #2
 8008276:	693a      	ldr	r2, [r7, #16]
 8008278:	4313      	orrs	r3, r2
 800827a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	699b      	ldr	r3, [r3, #24]
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	693a      	ldr	r2, [r7, #16]
 8008284:	4313      	orrs	r3, r2
 8008286:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	693a      	ldr	r2, [r7, #16]
 800828c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	68fa      	ldr	r2, [r7, #12]
 8008292:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	685a      	ldr	r2, [r3, #4]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	697a      	ldr	r2, [r7, #20]
 80082a0:	621a      	str	r2, [r3, #32]
}
 80082a2:	bf00      	nop
 80082a4:	371c      	adds	r7, #28
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr
 80082ae:	bf00      	nop
 80082b0:	40010000 	.word	0x40010000

080082b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80082b4:	b480      	push	{r7}
 80082b6:	b087      	sub	sp, #28
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6a1b      	ldr	r3, [r3, #32]
 80082c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6a1b      	ldr	r3, [r3, #32]
 80082c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	69db      	ldr	r3, [r3, #28]
 80082da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	f023 0303 	bic.w	r3, r3, #3
 80082ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	68fa      	ldr	r2, [r7, #12]
 80082f2:	4313      	orrs	r3, r2
 80082f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80082fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	689b      	ldr	r3, [r3, #8]
 8008302:	021b      	lsls	r3, r3, #8
 8008304:	697a      	ldr	r2, [r7, #20]
 8008306:	4313      	orrs	r3, r2
 8008308:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	4a1d      	ldr	r2, [pc, #116]	@ (8008384 <TIM_OC3_SetConfig+0xd0>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d10d      	bne.n	800832e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008318:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	68db      	ldr	r3, [r3, #12]
 800831e:	021b      	lsls	r3, r3, #8
 8008320:	697a      	ldr	r2, [r7, #20]
 8008322:	4313      	orrs	r3, r2
 8008324:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800832c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	4a14      	ldr	r2, [pc, #80]	@ (8008384 <TIM_OC3_SetConfig+0xd0>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d113      	bne.n	800835e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800833c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008344:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	695b      	ldr	r3, [r3, #20]
 800834a:	011b      	lsls	r3, r3, #4
 800834c:	693a      	ldr	r2, [r7, #16]
 800834e:	4313      	orrs	r3, r2
 8008350:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	699b      	ldr	r3, [r3, #24]
 8008356:	011b      	lsls	r3, r3, #4
 8008358:	693a      	ldr	r2, [r7, #16]
 800835a:	4313      	orrs	r3, r2
 800835c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	693a      	ldr	r2, [r7, #16]
 8008362:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	68fa      	ldr	r2, [r7, #12]
 8008368:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	685a      	ldr	r2, [r3, #4]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	697a      	ldr	r2, [r7, #20]
 8008376:	621a      	str	r2, [r3, #32]
}
 8008378:	bf00      	nop
 800837a:	371c      	adds	r7, #28
 800837c:	46bd      	mov	sp, r7
 800837e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008382:	4770      	bx	lr
 8008384:	40010000 	.word	0x40010000

08008388 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008388:	b480      	push	{r7}
 800838a:	b087      	sub	sp, #28
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6a1b      	ldr	r3, [r3, #32]
 8008396:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6a1b      	ldr	r3, [r3, #32]
 800839c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	69db      	ldr	r3, [r3, #28]
 80083ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80083be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	021b      	lsls	r3, r3, #8
 80083c6:	68fa      	ldr	r2, [r7, #12]
 80083c8:	4313      	orrs	r3, r2
 80083ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80083d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	689b      	ldr	r3, [r3, #8]
 80083d8:	031b      	lsls	r3, r3, #12
 80083da:	693a      	ldr	r2, [r7, #16]
 80083dc:	4313      	orrs	r3, r2
 80083de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	4a10      	ldr	r2, [pc, #64]	@ (8008424 <TIM_OC4_SetConfig+0x9c>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d109      	bne.n	80083fc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80083ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	695b      	ldr	r3, [r3, #20]
 80083f4:	019b      	lsls	r3, r3, #6
 80083f6:	697a      	ldr	r2, [r7, #20]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	697a      	ldr	r2, [r7, #20]
 8008400:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	68fa      	ldr	r2, [r7, #12]
 8008406:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	685a      	ldr	r2, [r3, #4]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	693a      	ldr	r2, [r7, #16]
 8008414:	621a      	str	r2, [r3, #32]
}
 8008416:	bf00      	nop
 8008418:	371c      	adds	r7, #28
 800841a:	46bd      	mov	sp, r7
 800841c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008420:	4770      	bx	lr
 8008422:	bf00      	nop
 8008424:	40010000 	.word	0x40010000

08008428 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008428:	b480      	push	{r7}
 800842a:	b087      	sub	sp, #28
 800842c:	af00      	add	r7, sp, #0
 800842e:	60f8      	str	r0, [r7, #12]
 8008430:	60b9      	str	r1, [r7, #8]
 8008432:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	6a1b      	ldr	r3, [r3, #32]
 8008438:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	6a1b      	ldr	r3, [r3, #32]
 800843e:	f023 0201 	bic.w	r2, r3, #1
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	699b      	ldr	r3, [r3, #24]
 800844a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008452:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	011b      	lsls	r3, r3, #4
 8008458:	693a      	ldr	r2, [r7, #16]
 800845a:	4313      	orrs	r3, r2
 800845c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	f023 030a 	bic.w	r3, r3, #10
 8008464:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008466:	697a      	ldr	r2, [r7, #20]
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	4313      	orrs	r3, r2
 800846c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	693a      	ldr	r2, [r7, #16]
 8008472:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	697a      	ldr	r2, [r7, #20]
 8008478:	621a      	str	r2, [r3, #32]
}
 800847a:	bf00      	nop
 800847c:	371c      	adds	r7, #28
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr

08008486 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008486:	b480      	push	{r7}
 8008488:	b087      	sub	sp, #28
 800848a:	af00      	add	r7, sp, #0
 800848c:	60f8      	str	r0, [r7, #12]
 800848e:	60b9      	str	r1, [r7, #8]
 8008490:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	6a1b      	ldr	r3, [r3, #32]
 8008496:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	6a1b      	ldr	r3, [r3, #32]
 800849c:	f023 0210 	bic.w	r2, r3, #16
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	699b      	ldr	r3, [r3, #24]
 80084a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80084b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	031b      	lsls	r3, r3, #12
 80084b6:	693a      	ldr	r2, [r7, #16]
 80084b8:	4313      	orrs	r3, r2
 80084ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80084c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	011b      	lsls	r3, r3, #4
 80084c8:	697a      	ldr	r2, [r7, #20]
 80084ca:	4313      	orrs	r3, r2
 80084cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	693a      	ldr	r2, [r7, #16]
 80084d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	697a      	ldr	r2, [r7, #20]
 80084d8:	621a      	str	r2, [r3, #32]
}
 80084da:	bf00      	nop
 80084dc:	371c      	adds	r7, #28
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr

080084e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80084e6:	b480      	push	{r7}
 80084e8:	b085      	sub	sp, #20
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
 80084ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80084fe:	683a      	ldr	r2, [r7, #0]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	4313      	orrs	r3, r2
 8008504:	f043 0307 	orr.w	r3, r3, #7
 8008508:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	68fa      	ldr	r2, [r7, #12]
 800850e:	609a      	str	r2, [r3, #8]
}
 8008510:	bf00      	nop
 8008512:	3714      	adds	r7, #20
 8008514:	46bd      	mov	sp, r7
 8008516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851a:	4770      	bx	lr

0800851c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800851c:	b480      	push	{r7}
 800851e:	b087      	sub	sp, #28
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	607a      	str	r2, [r7, #4]
 8008528:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008536:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	021a      	lsls	r2, r3, #8
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	431a      	orrs	r2, r3
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	4313      	orrs	r3, r2
 8008544:	697a      	ldr	r2, [r7, #20]
 8008546:	4313      	orrs	r3, r2
 8008548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	697a      	ldr	r2, [r7, #20]
 800854e:	609a      	str	r2, [r3, #8]
}
 8008550:	bf00      	nop
 8008552:	371c      	adds	r7, #28
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800855c:	b480      	push	{r7}
 800855e:	b087      	sub	sp, #28
 8008560:	af00      	add	r7, sp, #0
 8008562:	60f8      	str	r0, [r7, #12]
 8008564:	60b9      	str	r1, [r7, #8]
 8008566:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	f003 031f 	and.w	r3, r3, #31
 800856e:	2201      	movs	r2, #1
 8008570:	fa02 f303 	lsl.w	r3, r2, r3
 8008574:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	6a1a      	ldr	r2, [r3, #32]
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	43db      	mvns	r3, r3
 800857e:	401a      	ands	r2, r3
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	6a1a      	ldr	r2, [r3, #32]
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	f003 031f 	and.w	r3, r3, #31
 800858e:	6879      	ldr	r1, [r7, #4]
 8008590:	fa01 f303 	lsl.w	r3, r1, r3
 8008594:	431a      	orrs	r2, r3
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	621a      	str	r2, [r3, #32]
}
 800859a:	bf00      	nop
 800859c:	371c      	adds	r7, #28
 800859e:	46bd      	mov	sp, r7
 80085a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a4:	4770      	bx	lr
	...

080085a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b085      	sub	sp, #20
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d101      	bne.n	80085c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80085bc:	2302      	movs	r3, #2
 80085be:	e050      	b.n	8008662 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2201      	movs	r2, #1
 80085c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2202      	movs	r2, #2
 80085cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	68fa      	ldr	r2, [r7, #12]
 80085ee:	4313      	orrs	r3, r2
 80085f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	68fa      	ldr	r2, [r7, #12]
 80085f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a1c      	ldr	r2, [pc, #112]	@ (8008670 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d018      	beq.n	8008636 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800860c:	d013      	beq.n	8008636 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a18      	ldr	r2, [pc, #96]	@ (8008674 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d00e      	beq.n	8008636 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a16      	ldr	r2, [pc, #88]	@ (8008678 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d009      	beq.n	8008636 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a15      	ldr	r2, [pc, #84]	@ (800867c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d004      	beq.n	8008636 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a13      	ldr	r2, [pc, #76]	@ (8008680 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d10c      	bne.n	8008650 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800863c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	68ba      	ldr	r2, [r7, #8]
 8008644:	4313      	orrs	r3, r2
 8008646:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	68ba      	ldr	r2, [r7, #8]
 800864e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2200      	movs	r2, #0
 800865c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008660:	2300      	movs	r3, #0
}
 8008662:	4618      	mov	r0, r3
 8008664:	3714      	adds	r7, #20
 8008666:	46bd      	mov	sp, r7
 8008668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866c:	4770      	bx	lr
 800866e:	bf00      	nop
 8008670:	40010000 	.word	0x40010000
 8008674:	40000400 	.word	0x40000400
 8008678:	40000800 	.word	0x40000800
 800867c:	40000c00 	.word	0x40000c00
 8008680:	40014000 	.word	0x40014000

08008684 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008684:	b480      	push	{r7}
 8008686:	b085      	sub	sp, #20
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800868e:	2300      	movs	r3, #0
 8008690:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008698:	2b01      	cmp	r3, #1
 800869a:	d101      	bne.n	80086a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800869c:	2302      	movs	r3, #2
 800869e:	e03d      	b.n	800871c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2201      	movs	r2, #1
 80086a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	68db      	ldr	r3, [r3, #12]
 80086b2:	4313      	orrs	r3, r2
 80086b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	4313      	orrs	r3, r2
 80086c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	4313      	orrs	r3, r2
 80086d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	4313      	orrs	r3, r2
 80086de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	691b      	ldr	r3, [r3, #16]
 80086ea:	4313      	orrs	r3, r2
 80086ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	695b      	ldr	r3, [r3, #20]
 80086f8:	4313      	orrs	r3, r2
 80086fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	69db      	ldr	r3, [r3, #28]
 8008706:	4313      	orrs	r3, r2
 8008708:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	68fa      	ldr	r2, [r7, #12]
 8008710:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2200      	movs	r2, #0
 8008716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800871a:	2300      	movs	r3, #0
}
 800871c:	4618      	mov	r0, r3
 800871e:	3714      	adds	r7, #20
 8008720:	46bd      	mov	sp, r7
 8008722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008726:	4770      	bx	lr

08008728 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008728:	b480      	push	{r7}
 800872a:	b083      	sub	sp, #12
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008730:	bf00      	nop
 8008732:	370c      	adds	r7, #12
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr

0800873c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800873c:	b480      	push	{r7}
 800873e:	b083      	sub	sp, #12
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008744:	bf00      	nop
 8008746:	370c      	adds	r7, #12
 8008748:	46bd      	mov	sp, r7
 800874a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874e:	4770      	bx	lr

08008750 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b082      	sub	sp, #8
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d101      	bne.n	8008762 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800875e:	2301      	movs	r3, #1
 8008760:	e042      	b.n	80087e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008768:	b2db      	uxtb	r3, r3
 800876a:	2b00      	cmp	r3, #0
 800876c:	d106      	bne.n	800877c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2200      	movs	r2, #0
 8008772:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f7fc f85c 	bl	8004834 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2224      	movs	r2, #36	@ 0x24
 8008780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	68da      	ldr	r2, [r3, #12]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008792:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f000 fd7f 	bl	8009298 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	691a      	ldr	r2, [r3, #16]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80087a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	695a      	ldr	r2, [r3, #20]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80087b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	68da      	ldr	r2, [r3, #12]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80087c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2200      	movs	r2, #0
 80087ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2220      	movs	r2, #32
 80087d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2220      	movs	r2, #32
 80087dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2200      	movs	r2, #0
 80087e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80087e6:	2300      	movs	r3, #0
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3708      	adds	r7, #8
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}

080087f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b08a      	sub	sp, #40	@ 0x28
 80087f4:	af02      	add	r7, sp, #8
 80087f6:	60f8      	str	r0, [r7, #12]
 80087f8:	60b9      	str	r1, [r7, #8]
 80087fa:	603b      	str	r3, [r7, #0]
 80087fc:	4613      	mov	r3, r2
 80087fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008800:	2300      	movs	r3, #0
 8008802:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800880a:	b2db      	uxtb	r3, r3
 800880c:	2b20      	cmp	r3, #32
 800880e:	d175      	bne.n	80088fc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d002      	beq.n	800881c <HAL_UART_Transmit+0x2c>
 8008816:	88fb      	ldrh	r3, [r7, #6]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d101      	bne.n	8008820 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800881c:	2301      	movs	r3, #1
 800881e:	e06e      	b.n	80088fe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	2200      	movs	r2, #0
 8008824:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2221      	movs	r2, #33	@ 0x21
 800882a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800882e:	f7fc fc8d 	bl	800514c <HAL_GetTick>
 8008832:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	88fa      	ldrh	r2, [r7, #6]
 8008838:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	88fa      	ldrh	r2, [r7, #6]
 800883e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008848:	d108      	bne.n	800885c <HAL_UART_Transmit+0x6c>
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	691b      	ldr	r3, [r3, #16]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d104      	bne.n	800885c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008852:	2300      	movs	r3, #0
 8008854:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	61bb      	str	r3, [r7, #24]
 800885a:	e003      	b.n	8008864 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008860:	2300      	movs	r3, #0
 8008862:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008864:	e02e      	b.n	80088c4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	9300      	str	r3, [sp, #0]
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	2200      	movs	r2, #0
 800886e:	2180      	movs	r1, #128	@ 0x80
 8008870:	68f8      	ldr	r0, [r7, #12]
 8008872:	f000 fb1d 	bl	8008eb0 <UART_WaitOnFlagUntilTimeout>
 8008876:	4603      	mov	r3, r0
 8008878:	2b00      	cmp	r3, #0
 800887a:	d005      	beq.n	8008888 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2220      	movs	r2, #32
 8008880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008884:	2303      	movs	r3, #3
 8008886:	e03a      	b.n	80088fe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008888:	69fb      	ldr	r3, [r7, #28]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d10b      	bne.n	80088a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800888e:	69bb      	ldr	r3, [r7, #24]
 8008890:	881b      	ldrh	r3, [r3, #0]
 8008892:	461a      	mov	r2, r3
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800889c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	3302      	adds	r3, #2
 80088a2:	61bb      	str	r3, [r7, #24]
 80088a4:	e007      	b.n	80088b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80088a6:	69fb      	ldr	r3, [r7, #28]
 80088a8:	781a      	ldrb	r2, [r3, #0]
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80088b0:	69fb      	ldr	r3, [r7, #28]
 80088b2:	3301      	adds	r3, #1
 80088b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	3b01      	subs	r3, #1
 80088be:	b29a      	uxth	r2, r3
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d1cb      	bne.n	8008866 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	9300      	str	r3, [sp, #0]
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	2200      	movs	r2, #0
 80088d6:	2140      	movs	r1, #64	@ 0x40
 80088d8:	68f8      	ldr	r0, [r7, #12]
 80088da:	f000 fae9 	bl	8008eb0 <UART_WaitOnFlagUntilTimeout>
 80088de:	4603      	mov	r3, r0
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d005      	beq.n	80088f0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	2220      	movs	r2, #32
 80088e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80088ec:	2303      	movs	r3, #3
 80088ee:	e006      	b.n	80088fe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2220      	movs	r2, #32
 80088f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80088f8:	2300      	movs	r3, #0
 80088fa:	e000      	b.n	80088fe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80088fc:	2302      	movs	r3, #2
  }
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3720      	adds	r7, #32
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}
	...

08008908 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b0ba      	sub	sp, #232	@ 0xe8
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	68db      	ldr	r3, [r3, #12]
 8008920:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	695b      	ldr	r3, [r3, #20]
 800892a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800892e:	2300      	movs	r3, #0
 8008930:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008934:	2300      	movs	r3, #0
 8008936:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800893a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800893e:	f003 030f 	and.w	r3, r3, #15
 8008942:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008946:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800894a:	2b00      	cmp	r3, #0
 800894c:	d10f      	bne.n	800896e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800894e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008952:	f003 0320 	and.w	r3, r3, #32
 8008956:	2b00      	cmp	r3, #0
 8008958:	d009      	beq.n	800896e <HAL_UART_IRQHandler+0x66>
 800895a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800895e:	f003 0320 	and.w	r3, r3, #32
 8008962:	2b00      	cmp	r3, #0
 8008964:	d003      	beq.n	800896e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f000 fbd7 	bl	800911a <UART_Receive_IT>
      return;
 800896c:	e273      	b.n	8008e56 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800896e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008972:	2b00      	cmp	r3, #0
 8008974:	f000 80de 	beq.w	8008b34 <HAL_UART_IRQHandler+0x22c>
 8008978:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800897c:	f003 0301 	and.w	r3, r3, #1
 8008980:	2b00      	cmp	r3, #0
 8008982:	d106      	bne.n	8008992 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008988:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800898c:	2b00      	cmp	r3, #0
 800898e:	f000 80d1 	beq.w	8008b34 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008996:	f003 0301 	and.w	r3, r3, #1
 800899a:	2b00      	cmp	r3, #0
 800899c:	d00b      	beq.n	80089b6 <HAL_UART_IRQHandler+0xae>
 800899e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d005      	beq.n	80089b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089ae:	f043 0201 	orr.w	r2, r3, #1
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80089b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089ba:	f003 0304 	and.w	r3, r3, #4
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d00b      	beq.n	80089da <HAL_UART_IRQHandler+0xd2>
 80089c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089c6:	f003 0301 	and.w	r3, r3, #1
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d005      	beq.n	80089da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089d2:	f043 0202 	orr.w	r2, r3, #2
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80089da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089de:	f003 0302 	and.w	r3, r3, #2
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d00b      	beq.n	80089fe <HAL_UART_IRQHandler+0xf6>
 80089e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089ea:	f003 0301 	and.w	r3, r3, #1
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d005      	beq.n	80089fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089f6:	f043 0204 	orr.w	r2, r3, #4
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80089fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a02:	f003 0308 	and.w	r3, r3, #8
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d011      	beq.n	8008a2e <HAL_UART_IRQHandler+0x126>
 8008a0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a0e:	f003 0320 	and.w	r3, r3, #32
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d105      	bne.n	8008a22 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008a16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a1a:	f003 0301 	and.w	r3, r3, #1
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d005      	beq.n	8008a2e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a26:	f043 0208 	orr.w	r2, r3, #8
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f000 820a 	beq.w	8008e4c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a3c:	f003 0320 	and.w	r3, r3, #32
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d008      	beq.n	8008a56 <HAL_UART_IRQHandler+0x14e>
 8008a44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a48:	f003 0320 	and.w	r3, r3, #32
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d002      	beq.n	8008a56 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f000 fb62 	bl	800911a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	695b      	ldr	r3, [r3, #20]
 8008a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a60:	2b40      	cmp	r3, #64	@ 0x40
 8008a62:	bf0c      	ite	eq
 8008a64:	2301      	moveq	r3, #1
 8008a66:	2300      	movne	r3, #0
 8008a68:	b2db      	uxtb	r3, r3
 8008a6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a72:	f003 0308 	and.w	r3, r3, #8
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d103      	bne.n	8008a82 <HAL_UART_IRQHandler+0x17a>
 8008a7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d04f      	beq.n	8008b22 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 fa6d 	bl	8008f62 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	695b      	ldr	r3, [r3, #20]
 8008a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a92:	2b40      	cmp	r3, #64	@ 0x40
 8008a94:	d141      	bne.n	8008b1a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	3314      	adds	r3, #20
 8008a9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008aa4:	e853 3f00 	ldrex	r3, [r3]
 8008aa8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008aac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008ab0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ab4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	3314      	adds	r3, #20
 8008abe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008ac2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008ac6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008ace:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008ad2:	e841 2300 	strex	r3, r2, [r1]
 8008ad6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008ada:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d1d9      	bne.n	8008a96 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d013      	beq.n	8008b12 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aee:	4a8a      	ldr	r2, [pc, #552]	@ (8008d18 <HAL_UART_IRQHandler+0x410>)
 8008af0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008af6:	4618      	mov	r0, r3
 8008af8:	f7fd f8cb 	bl	8005c92 <HAL_DMA_Abort_IT>
 8008afc:	4603      	mov	r3, r0
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d016      	beq.n	8008b30 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b08:	687a      	ldr	r2, [r7, #4]
 8008b0a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008b0c:	4610      	mov	r0, r2
 8008b0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b10:	e00e      	b.n	8008b30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	f000 f9b6 	bl	8008e84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b18:	e00a      	b.n	8008b30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f000 f9b2 	bl	8008e84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b20:	e006      	b.n	8008b30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f000 f9ae 	bl	8008e84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008b2e:	e18d      	b.n	8008e4c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b30:	bf00      	nop
    return;
 8008b32:	e18b      	b.n	8008e4c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	f040 8167 	bne.w	8008e0c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b42:	f003 0310 	and.w	r3, r3, #16
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	f000 8160 	beq.w	8008e0c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b50:	f003 0310 	and.w	r3, r3, #16
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	f000 8159 	beq.w	8008e0c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	60bb      	str	r3, [r7, #8]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	60bb      	str	r3, [r7, #8]
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	60bb      	str	r3, [r7, #8]
 8008b6e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	695b      	ldr	r3, [r3, #20]
 8008b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b7a:	2b40      	cmp	r3, #64	@ 0x40
 8008b7c:	f040 80ce 	bne.w	8008d1c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008b8c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	f000 80a9 	beq.w	8008ce8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008b9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b9e:	429a      	cmp	r2, r3
 8008ba0:	f080 80a2 	bcs.w	8008ce8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008baa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bb0:	69db      	ldr	r3, [r3, #28]
 8008bb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bb6:	f000 8088 	beq.w	8008cca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	330c      	adds	r3, #12
 8008bc0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008bc8:	e853 3f00 	ldrex	r3, [r3]
 8008bcc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008bd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008bd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008bd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	330c      	adds	r3, #12
 8008be2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008be6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008bea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008bf2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008bf6:	e841 2300 	strex	r3, r2, [r1]
 8008bfa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008bfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d1d9      	bne.n	8008bba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	3314      	adds	r3, #20
 8008c0c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c10:	e853 3f00 	ldrex	r3, [r3]
 8008c14:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008c16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c18:	f023 0301 	bic.w	r3, r3, #1
 8008c1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	3314      	adds	r3, #20
 8008c26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008c2a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008c2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c30:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008c32:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008c36:	e841 2300 	strex	r3, r2, [r1]
 8008c3a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008c3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d1e1      	bne.n	8008c06 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	3314      	adds	r3, #20
 8008c48:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c4c:	e853 3f00 	ldrex	r3, [r3]
 8008c50:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008c52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	3314      	adds	r3, #20
 8008c62:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008c66:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008c68:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c6a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008c6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008c6e:	e841 2300 	strex	r3, r2, [r1]
 8008c72:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008c74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d1e3      	bne.n	8008c42 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2220      	movs	r2, #32
 8008c7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2200      	movs	r2, #0
 8008c86:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	330c      	adds	r3, #12
 8008c8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c92:	e853 3f00 	ldrex	r3, [r3]
 8008c96:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c9a:	f023 0310 	bic.w	r3, r3, #16
 8008c9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	330c      	adds	r3, #12
 8008ca8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008cac:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008cae:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008cb2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008cb4:	e841 2300 	strex	r3, r2, [r1]
 8008cb8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008cba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d1e3      	bne.n	8008c88 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f7fc ff74 	bl	8005bb2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2202      	movs	r2, #2
 8008cce:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008cd8:	b29b      	uxth	r3, r3
 8008cda:	1ad3      	subs	r3, r2, r3
 8008cdc:	b29b      	uxth	r3, r3
 8008cde:	4619      	mov	r1, r3
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f000 f8d9 	bl	8008e98 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008ce6:	e0b3      	b.n	8008e50 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008cec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	f040 80ad 	bne.w	8008e50 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cfa:	69db      	ldr	r3, [r3, #28]
 8008cfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d00:	f040 80a6 	bne.w	8008e50 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2202      	movs	r2, #2
 8008d08:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008d0e:	4619      	mov	r1, r3
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 f8c1 	bl	8008e98 <HAL_UARTEx_RxEventCallback>
      return;
 8008d16:	e09b      	b.n	8008e50 <HAL_UART_IRQHandler+0x548>
 8008d18:	08009029 	.word	0x08009029
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008d24:	b29b      	uxth	r3, r3
 8008d26:	1ad3      	subs	r3, r2, r3
 8008d28:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	f000 808e 	beq.w	8008e54 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008d38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	f000 8089 	beq.w	8008e54 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	330c      	adds	r3, #12
 8008d48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d4c:	e853 3f00 	ldrex	r3, [r3]
 8008d50:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	330c      	adds	r3, #12
 8008d62:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008d66:	647a      	str	r2, [r7, #68]	@ 0x44
 8008d68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d6e:	e841 2300 	strex	r3, r2, [r1]
 8008d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d1e3      	bne.n	8008d42 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	3314      	adds	r3, #20
 8008d80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d84:	e853 3f00 	ldrex	r3, [r3]
 8008d88:	623b      	str	r3, [r7, #32]
   return(result);
 8008d8a:	6a3b      	ldr	r3, [r7, #32]
 8008d8c:	f023 0301 	bic.w	r3, r3, #1
 8008d90:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	3314      	adds	r3, #20
 8008d9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008d9e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008da4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008da6:	e841 2300 	strex	r3, r2, [r1]
 8008daa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d1e3      	bne.n	8008d7a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2220      	movs	r2, #32
 8008db6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	330c      	adds	r3, #12
 8008dc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc8:	693b      	ldr	r3, [r7, #16]
 8008dca:	e853 3f00 	ldrex	r3, [r3]
 8008dce:	60fb      	str	r3, [r7, #12]
   return(result);
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	f023 0310 	bic.w	r3, r3, #16
 8008dd6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	330c      	adds	r3, #12
 8008de0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008de4:	61fa      	str	r2, [r7, #28]
 8008de6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de8:	69b9      	ldr	r1, [r7, #24]
 8008dea:	69fa      	ldr	r2, [r7, #28]
 8008dec:	e841 2300 	strex	r3, r2, [r1]
 8008df0:	617b      	str	r3, [r7, #20]
   return(result);
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d1e3      	bne.n	8008dc0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2202      	movs	r2, #2
 8008dfc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008dfe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008e02:	4619      	mov	r1, r3
 8008e04:	6878      	ldr	r0, [r7, #4]
 8008e06:	f000 f847 	bl	8008e98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008e0a:	e023      	b.n	8008e54 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008e0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d009      	beq.n	8008e2c <HAL_UART_IRQHandler+0x524>
 8008e18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d003      	beq.n	8008e2c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008e24:	6878      	ldr	r0, [r7, #4]
 8008e26:	f000 f910 	bl	800904a <UART_Transmit_IT>
    return;
 8008e2a:	e014      	b.n	8008e56 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008e2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d00e      	beq.n	8008e56 <HAL_UART_IRQHandler+0x54e>
 8008e38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d008      	beq.n	8008e56 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 f950 	bl	80090ea <UART_EndTransmit_IT>
    return;
 8008e4a:	e004      	b.n	8008e56 <HAL_UART_IRQHandler+0x54e>
    return;
 8008e4c:	bf00      	nop
 8008e4e:	e002      	b.n	8008e56 <HAL_UART_IRQHandler+0x54e>
      return;
 8008e50:	bf00      	nop
 8008e52:	e000      	b.n	8008e56 <HAL_UART_IRQHandler+0x54e>
      return;
 8008e54:	bf00      	nop
  }
}
 8008e56:	37e8      	adds	r7, #232	@ 0xe8
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}

08008e5c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b083      	sub	sp, #12
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008e64:	bf00      	nop
 8008e66:	370c      	adds	r7, #12
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6e:	4770      	bx	lr

08008e70 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b083      	sub	sp, #12
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008e78:	bf00      	nop
 8008e7a:	370c      	adds	r7, #12
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e82:	4770      	bx	lr

08008e84 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008e84:	b480      	push	{r7}
 8008e86:	b083      	sub	sp, #12
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008e8c:	bf00      	nop
 8008e8e:	370c      	adds	r7, #12
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr

08008e98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b083      	sub	sp, #12
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008ea4:	bf00      	nop
 8008ea6:	370c      	adds	r7, #12
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eae:	4770      	bx	lr

08008eb0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b086      	sub	sp, #24
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	60f8      	str	r0, [r7, #12]
 8008eb8:	60b9      	str	r1, [r7, #8]
 8008eba:	603b      	str	r3, [r7, #0]
 8008ebc:	4613      	mov	r3, r2
 8008ebe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ec0:	e03b      	b.n	8008f3a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ec2:	6a3b      	ldr	r3, [r7, #32]
 8008ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ec8:	d037      	beq.n	8008f3a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008eca:	f7fc f93f 	bl	800514c <HAL_GetTick>
 8008ece:	4602      	mov	r2, r0
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	1ad3      	subs	r3, r2, r3
 8008ed4:	6a3a      	ldr	r2, [r7, #32]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d302      	bcc.n	8008ee0 <UART_WaitOnFlagUntilTimeout+0x30>
 8008eda:	6a3b      	ldr	r3, [r7, #32]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d101      	bne.n	8008ee4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008ee0:	2303      	movs	r3, #3
 8008ee2:	e03a      	b.n	8008f5a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	68db      	ldr	r3, [r3, #12]
 8008eea:	f003 0304 	and.w	r3, r3, #4
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d023      	beq.n	8008f3a <UART_WaitOnFlagUntilTimeout+0x8a>
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	2b80      	cmp	r3, #128	@ 0x80
 8008ef6:	d020      	beq.n	8008f3a <UART_WaitOnFlagUntilTimeout+0x8a>
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	2b40      	cmp	r3, #64	@ 0x40
 8008efc:	d01d      	beq.n	8008f3a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f003 0308 	and.w	r3, r3, #8
 8008f08:	2b08      	cmp	r3, #8
 8008f0a:	d116      	bne.n	8008f3a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	617b      	str	r3, [r7, #20]
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	617b      	str	r3, [r7, #20]
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	617b      	str	r3, [r7, #20]
 8008f20:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008f22:	68f8      	ldr	r0, [r7, #12]
 8008f24:	f000 f81d 	bl	8008f62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2208      	movs	r2, #8
 8008f2c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2200      	movs	r2, #0
 8008f32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008f36:	2301      	movs	r3, #1
 8008f38:	e00f      	b.n	8008f5a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	681a      	ldr	r2, [r3, #0]
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	4013      	ands	r3, r2
 8008f44:	68ba      	ldr	r2, [r7, #8]
 8008f46:	429a      	cmp	r2, r3
 8008f48:	bf0c      	ite	eq
 8008f4a:	2301      	moveq	r3, #1
 8008f4c:	2300      	movne	r3, #0
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	461a      	mov	r2, r3
 8008f52:	79fb      	ldrb	r3, [r7, #7]
 8008f54:	429a      	cmp	r2, r3
 8008f56:	d0b4      	beq.n	8008ec2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f58:	2300      	movs	r3, #0
}
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	3718      	adds	r7, #24
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	bd80      	pop	{r7, pc}

08008f62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f62:	b480      	push	{r7}
 8008f64:	b095      	sub	sp, #84	@ 0x54
 8008f66:	af00      	add	r7, sp, #0
 8008f68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	330c      	adds	r3, #12
 8008f70:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f74:	e853 3f00 	ldrex	r3, [r3]
 8008f78:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	330c      	adds	r3, #12
 8008f88:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008f8a:	643a      	str	r2, [r7, #64]	@ 0x40
 8008f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f8e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f92:	e841 2300 	strex	r3, r2, [r1]
 8008f96:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d1e5      	bne.n	8008f6a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	3314      	adds	r3, #20
 8008fa4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa6:	6a3b      	ldr	r3, [r7, #32]
 8008fa8:	e853 3f00 	ldrex	r3, [r3]
 8008fac:	61fb      	str	r3, [r7, #28]
   return(result);
 8008fae:	69fb      	ldr	r3, [r7, #28]
 8008fb0:	f023 0301 	bic.w	r3, r3, #1
 8008fb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	3314      	adds	r3, #20
 8008fbc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008fbe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fc2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008fc4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008fc6:	e841 2300 	strex	r3, r2, [r1]
 8008fca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d1e5      	bne.n	8008f9e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fd6:	2b01      	cmp	r3, #1
 8008fd8:	d119      	bne.n	800900e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	330c      	adds	r3, #12
 8008fe0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	e853 3f00 	ldrex	r3, [r3]
 8008fe8:	60bb      	str	r3, [r7, #8]
   return(result);
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	f023 0310 	bic.w	r3, r3, #16
 8008ff0:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	330c      	adds	r3, #12
 8008ff8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ffa:	61ba      	str	r2, [r7, #24]
 8008ffc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ffe:	6979      	ldr	r1, [r7, #20]
 8009000:	69ba      	ldr	r2, [r7, #24]
 8009002:	e841 2300 	strex	r3, r2, [r1]
 8009006:	613b      	str	r3, [r7, #16]
   return(result);
 8009008:	693b      	ldr	r3, [r7, #16]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d1e5      	bne.n	8008fda <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2220      	movs	r2, #32
 8009012:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800901c:	bf00      	nop
 800901e:	3754      	adds	r7, #84	@ 0x54
 8009020:	46bd      	mov	sp, r7
 8009022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009026:	4770      	bx	lr

08009028 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b084      	sub	sp, #16
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009034:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2200      	movs	r2, #0
 800903a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800903c:	68f8      	ldr	r0, [r7, #12]
 800903e:	f7ff ff21 	bl	8008e84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009042:	bf00      	nop
 8009044:	3710      	adds	r7, #16
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}

0800904a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800904a:	b480      	push	{r7}
 800904c:	b085      	sub	sp, #20
 800904e:	af00      	add	r7, sp, #0
 8009050:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009058:	b2db      	uxtb	r3, r3
 800905a:	2b21      	cmp	r3, #33	@ 0x21
 800905c:	d13e      	bne.n	80090dc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	689b      	ldr	r3, [r3, #8]
 8009062:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009066:	d114      	bne.n	8009092 <UART_Transmit_IT+0x48>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	691b      	ldr	r3, [r3, #16]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d110      	bne.n	8009092 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6a1b      	ldr	r3, [r3, #32]
 8009074:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	881b      	ldrh	r3, [r3, #0]
 800907a:	461a      	mov	r2, r3
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009084:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6a1b      	ldr	r3, [r3, #32]
 800908a:	1c9a      	adds	r2, r3, #2
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	621a      	str	r2, [r3, #32]
 8009090:	e008      	b.n	80090a4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	6a1b      	ldr	r3, [r3, #32]
 8009096:	1c59      	adds	r1, r3, #1
 8009098:	687a      	ldr	r2, [r7, #4]
 800909a:	6211      	str	r1, [r2, #32]
 800909c:	781a      	ldrb	r2, [r3, #0]
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80090a8:	b29b      	uxth	r3, r3
 80090aa:	3b01      	subs	r3, #1
 80090ac:	b29b      	uxth	r3, r3
 80090ae:	687a      	ldr	r2, [r7, #4]
 80090b0:	4619      	mov	r1, r3
 80090b2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d10f      	bne.n	80090d8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	68da      	ldr	r2, [r3, #12]
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80090c6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	68da      	ldr	r2, [r3, #12]
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80090d6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80090d8:	2300      	movs	r3, #0
 80090da:	e000      	b.n	80090de <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80090dc:	2302      	movs	r3, #2
  }
}
 80090de:	4618      	mov	r0, r3
 80090e0:	3714      	adds	r7, #20
 80090e2:	46bd      	mov	sp, r7
 80090e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e8:	4770      	bx	lr

080090ea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80090ea:	b580      	push	{r7, lr}
 80090ec:	b082      	sub	sp, #8
 80090ee:	af00      	add	r7, sp, #0
 80090f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	68da      	ldr	r2, [r3, #12]
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009100:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2220      	movs	r2, #32
 8009106:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f7ff fea6 	bl	8008e5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009110:	2300      	movs	r3, #0
}
 8009112:	4618      	mov	r0, r3
 8009114:	3708      	adds	r7, #8
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}

0800911a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800911a:	b580      	push	{r7, lr}
 800911c:	b08c      	sub	sp, #48	@ 0x30
 800911e:	af00      	add	r7, sp, #0
 8009120:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009122:	2300      	movs	r3, #0
 8009124:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009126:	2300      	movs	r3, #0
 8009128:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009130:	b2db      	uxtb	r3, r3
 8009132:	2b22      	cmp	r3, #34	@ 0x22
 8009134:	f040 80aa 	bne.w	800928c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009140:	d115      	bne.n	800916e <UART_Receive_IT+0x54>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	691b      	ldr	r3, [r3, #16]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d111      	bne.n	800916e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800914e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	b29b      	uxth	r3, r3
 8009158:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800915c:	b29a      	uxth	r2, r3
 800915e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009160:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009166:	1c9a      	adds	r2, r3, #2
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	629a      	str	r2, [r3, #40]	@ 0x28
 800916c:	e024      	b.n	80091b8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009172:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	689b      	ldr	r3, [r3, #8]
 8009178:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800917c:	d007      	beq.n	800918e <UART_Receive_IT+0x74>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	689b      	ldr	r3, [r3, #8]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d10a      	bne.n	800919c <UART_Receive_IT+0x82>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	691b      	ldr	r3, [r3, #16]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d106      	bne.n	800919c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	b2da      	uxtb	r2, r3
 8009196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009198:	701a      	strb	r2, [r3, #0]
 800919a:	e008      	b.n	80091ae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	685b      	ldr	r3, [r3, #4]
 80091a2:	b2db      	uxtb	r3, r3
 80091a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80091a8:	b2da      	uxtb	r2, r3
 80091aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091b2:	1c5a      	adds	r2, r3, #1
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80091bc:	b29b      	uxth	r3, r3
 80091be:	3b01      	subs	r3, #1
 80091c0:	b29b      	uxth	r3, r3
 80091c2:	687a      	ldr	r2, [r7, #4]
 80091c4:	4619      	mov	r1, r3
 80091c6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d15d      	bne.n	8009288 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	68da      	ldr	r2, [r3, #12]
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f022 0220 	bic.w	r2, r2, #32
 80091da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	68da      	ldr	r2, [r3, #12]
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80091ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	695a      	ldr	r2, [r3, #20]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f022 0201 	bic.w	r2, r2, #1
 80091fa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2220      	movs	r2, #32
 8009200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2200      	movs	r2, #0
 8009208:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800920e:	2b01      	cmp	r3, #1
 8009210:	d135      	bne.n	800927e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2200      	movs	r2, #0
 8009216:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	330c      	adds	r3, #12
 800921e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	e853 3f00 	ldrex	r3, [r3]
 8009226:	613b      	str	r3, [r7, #16]
   return(result);
 8009228:	693b      	ldr	r3, [r7, #16]
 800922a:	f023 0310 	bic.w	r3, r3, #16
 800922e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	330c      	adds	r3, #12
 8009236:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009238:	623a      	str	r2, [r7, #32]
 800923a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800923c:	69f9      	ldr	r1, [r7, #28]
 800923e:	6a3a      	ldr	r2, [r7, #32]
 8009240:	e841 2300 	strex	r3, r2, [r1]
 8009244:	61bb      	str	r3, [r7, #24]
   return(result);
 8009246:	69bb      	ldr	r3, [r7, #24]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d1e5      	bne.n	8009218 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f003 0310 	and.w	r3, r3, #16
 8009256:	2b10      	cmp	r3, #16
 8009258:	d10a      	bne.n	8009270 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800925a:	2300      	movs	r3, #0
 800925c:	60fb      	str	r3, [r7, #12]
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	60fb      	str	r3, [r7, #12]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	60fb      	str	r3, [r7, #12]
 800926e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009274:	4619      	mov	r1, r3
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f7ff fe0e 	bl	8008e98 <HAL_UARTEx_RxEventCallback>
 800927c:	e002      	b.n	8009284 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f7ff fdf6 	bl	8008e70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009284:	2300      	movs	r3, #0
 8009286:	e002      	b.n	800928e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009288:	2300      	movs	r3, #0
 800928a:	e000      	b.n	800928e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800928c:	2302      	movs	r3, #2
  }
}
 800928e:	4618      	mov	r0, r3
 8009290:	3730      	adds	r7, #48	@ 0x30
 8009292:	46bd      	mov	sp, r7
 8009294:	bd80      	pop	{r7, pc}
	...

08009298 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009298:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800929c:	b0c0      	sub	sp, #256	@ 0x100
 800929e:	af00      	add	r7, sp, #0
 80092a0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	691b      	ldr	r3, [r3, #16]
 80092ac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80092b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092b4:	68d9      	ldr	r1, [r3, #12]
 80092b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092ba:	681a      	ldr	r2, [r3, #0]
 80092bc:	ea40 0301 	orr.w	r3, r0, r1
 80092c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80092c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092c6:	689a      	ldr	r2, [r3, #8]
 80092c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092cc:	691b      	ldr	r3, [r3, #16]
 80092ce:	431a      	orrs	r2, r3
 80092d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092d4:	695b      	ldr	r3, [r3, #20]
 80092d6:	431a      	orrs	r2, r3
 80092d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092dc:	69db      	ldr	r3, [r3, #28]
 80092de:	4313      	orrs	r3, r2
 80092e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80092e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	68db      	ldr	r3, [r3, #12]
 80092ec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80092f0:	f021 010c 	bic.w	r1, r1, #12
 80092f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092f8:	681a      	ldr	r2, [r3, #0]
 80092fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80092fe:	430b      	orrs	r3, r1
 8009300:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	695b      	ldr	r3, [r3, #20]
 800930a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800930e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009312:	6999      	ldr	r1, [r3, #24]
 8009314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009318:	681a      	ldr	r2, [r3, #0]
 800931a:	ea40 0301 	orr.w	r3, r0, r1
 800931e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009324:	681a      	ldr	r2, [r3, #0]
 8009326:	4b8f      	ldr	r3, [pc, #572]	@ (8009564 <UART_SetConfig+0x2cc>)
 8009328:	429a      	cmp	r2, r3
 800932a:	d005      	beq.n	8009338 <UART_SetConfig+0xa0>
 800932c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009330:	681a      	ldr	r2, [r3, #0]
 8009332:	4b8d      	ldr	r3, [pc, #564]	@ (8009568 <UART_SetConfig+0x2d0>)
 8009334:	429a      	cmp	r2, r3
 8009336:	d104      	bne.n	8009342 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009338:	f7fd fae2 	bl	8006900 <HAL_RCC_GetPCLK2Freq>
 800933c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009340:	e003      	b.n	800934a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009342:	f7fd fac9 	bl	80068d8 <HAL_RCC_GetPCLK1Freq>
 8009346:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800934a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800934e:	69db      	ldr	r3, [r3, #28]
 8009350:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009354:	f040 810c 	bne.w	8009570 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009358:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800935c:	2200      	movs	r2, #0
 800935e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009362:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009366:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800936a:	4622      	mov	r2, r4
 800936c:	462b      	mov	r3, r5
 800936e:	1891      	adds	r1, r2, r2
 8009370:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009372:	415b      	adcs	r3, r3
 8009374:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009376:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800937a:	4621      	mov	r1, r4
 800937c:	eb12 0801 	adds.w	r8, r2, r1
 8009380:	4629      	mov	r1, r5
 8009382:	eb43 0901 	adc.w	r9, r3, r1
 8009386:	f04f 0200 	mov.w	r2, #0
 800938a:	f04f 0300 	mov.w	r3, #0
 800938e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009392:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009396:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800939a:	4690      	mov	r8, r2
 800939c:	4699      	mov	r9, r3
 800939e:	4623      	mov	r3, r4
 80093a0:	eb18 0303 	adds.w	r3, r8, r3
 80093a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80093a8:	462b      	mov	r3, r5
 80093aa:	eb49 0303 	adc.w	r3, r9, r3
 80093ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80093b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093b6:	685b      	ldr	r3, [r3, #4]
 80093b8:	2200      	movs	r2, #0
 80093ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80093be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80093c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80093c6:	460b      	mov	r3, r1
 80093c8:	18db      	adds	r3, r3, r3
 80093ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80093cc:	4613      	mov	r3, r2
 80093ce:	eb42 0303 	adc.w	r3, r2, r3
 80093d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80093d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80093d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80093dc:	f7f7 fbec 	bl	8000bb8 <__aeabi_uldivmod>
 80093e0:	4602      	mov	r2, r0
 80093e2:	460b      	mov	r3, r1
 80093e4:	4b61      	ldr	r3, [pc, #388]	@ (800956c <UART_SetConfig+0x2d4>)
 80093e6:	fba3 2302 	umull	r2, r3, r3, r2
 80093ea:	095b      	lsrs	r3, r3, #5
 80093ec:	011c      	lsls	r4, r3, #4
 80093ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093f2:	2200      	movs	r2, #0
 80093f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80093f8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80093fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009400:	4642      	mov	r2, r8
 8009402:	464b      	mov	r3, r9
 8009404:	1891      	adds	r1, r2, r2
 8009406:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009408:	415b      	adcs	r3, r3
 800940a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800940c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009410:	4641      	mov	r1, r8
 8009412:	eb12 0a01 	adds.w	sl, r2, r1
 8009416:	4649      	mov	r1, r9
 8009418:	eb43 0b01 	adc.w	fp, r3, r1
 800941c:	f04f 0200 	mov.w	r2, #0
 8009420:	f04f 0300 	mov.w	r3, #0
 8009424:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009428:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800942c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009430:	4692      	mov	sl, r2
 8009432:	469b      	mov	fp, r3
 8009434:	4643      	mov	r3, r8
 8009436:	eb1a 0303 	adds.w	r3, sl, r3
 800943a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800943e:	464b      	mov	r3, r9
 8009440:	eb4b 0303 	adc.w	r3, fp, r3
 8009444:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	2200      	movs	r2, #0
 8009450:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009454:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009458:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800945c:	460b      	mov	r3, r1
 800945e:	18db      	adds	r3, r3, r3
 8009460:	643b      	str	r3, [r7, #64]	@ 0x40
 8009462:	4613      	mov	r3, r2
 8009464:	eb42 0303 	adc.w	r3, r2, r3
 8009468:	647b      	str	r3, [r7, #68]	@ 0x44
 800946a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800946e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009472:	f7f7 fba1 	bl	8000bb8 <__aeabi_uldivmod>
 8009476:	4602      	mov	r2, r0
 8009478:	460b      	mov	r3, r1
 800947a:	4611      	mov	r1, r2
 800947c:	4b3b      	ldr	r3, [pc, #236]	@ (800956c <UART_SetConfig+0x2d4>)
 800947e:	fba3 2301 	umull	r2, r3, r3, r1
 8009482:	095b      	lsrs	r3, r3, #5
 8009484:	2264      	movs	r2, #100	@ 0x64
 8009486:	fb02 f303 	mul.w	r3, r2, r3
 800948a:	1acb      	subs	r3, r1, r3
 800948c:	00db      	lsls	r3, r3, #3
 800948e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009492:	4b36      	ldr	r3, [pc, #216]	@ (800956c <UART_SetConfig+0x2d4>)
 8009494:	fba3 2302 	umull	r2, r3, r3, r2
 8009498:	095b      	lsrs	r3, r3, #5
 800949a:	005b      	lsls	r3, r3, #1
 800949c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80094a0:	441c      	add	r4, r3
 80094a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094a6:	2200      	movs	r2, #0
 80094a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80094ac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80094b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80094b4:	4642      	mov	r2, r8
 80094b6:	464b      	mov	r3, r9
 80094b8:	1891      	adds	r1, r2, r2
 80094ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 80094bc:	415b      	adcs	r3, r3
 80094be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80094c4:	4641      	mov	r1, r8
 80094c6:	1851      	adds	r1, r2, r1
 80094c8:	6339      	str	r1, [r7, #48]	@ 0x30
 80094ca:	4649      	mov	r1, r9
 80094cc:	414b      	adcs	r3, r1
 80094ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80094d0:	f04f 0200 	mov.w	r2, #0
 80094d4:	f04f 0300 	mov.w	r3, #0
 80094d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80094dc:	4659      	mov	r1, fp
 80094de:	00cb      	lsls	r3, r1, #3
 80094e0:	4651      	mov	r1, sl
 80094e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80094e6:	4651      	mov	r1, sl
 80094e8:	00ca      	lsls	r2, r1, #3
 80094ea:	4610      	mov	r0, r2
 80094ec:	4619      	mov	r1, r3
 80094ee:	4603      	mov	r3, r0
 80094f0:	4642      	mov	r2, r8
 80094f2:	189b      	adds	r3, r3, r2
 80094f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80094f8:	464b      	mov	r3, r9
 80094fa:	460a      	mov	r2, r1
 80094fc:	eb42 0303 	adc.w	r3, r2, r3
 8009500:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009508:	685b      	ldr	r3, [r3, #4]
 800950a:	2200      	movs	r2, #0
 800950c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009510:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009514:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009518:	460b      	mov	r3, r1
 800951a:	18db      	adds	r3, r3, r3
 800951c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800951e:	4613      	mov	r3, r2
 8009520:	eb42 0303 	adc.w	r3, r2, r3
 8009524:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009526:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800952a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800952e:	f7f7 fb43 	bl	8000bb8 <__aeabi_uldivmod>
 8009532:	4602      	mov	r2, r0
 8009534:	460b      	mov	r3, r1
 8009536:	4b0d      	ldr	r3, [pc, #52]	@ (800956c <UART_SetConfig+0x2d4>)
 8009538:	fba3 1302 	umull	r1, r3, r3, r2
 800953c:	095b      	lsrs	r3, r3, #5
 800953e:	2164      	movs	r1, #100	@ 0x64
 8009540:	fb01 f303 	mul.w	r3, r1, r3
 8009544:	1ad3      	subs	r3, r2, r3
 8009546:	00db      	lsls	r3, r3, #3
 8009548:	3332      	adds	r3, #50	@ 0x32
 800954a:	4a08      	ldr	r2, [pc, #32]	@ (800956c <UART_SetConfig+0x2d4>)
 800954c:	fba2 2303 	umull	r2, r3, r2, r3
 8009550:	095b      	lsrs	r3, r3, #5
 8009552:	f003 0207 	and.w	r2, r3, #7
 8009556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4422      	add	r2, r4
 800955e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009560:	e106      	b.n	8009770 <UART_SetConfig+0x4d8>
 8009562:	bf00      	nop
 8009564:	40011000 	.word	0x40011000
 8009568:	40011400 	.word	0x40011400
 800956c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009570:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009574:	2200      	movs	r2, #0
 8009576:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800957a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800957e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009582:	4642      	mov	r2, r8
 8009584:	464b      	mov	r3, r9
 8009586:	1891      	adds	r1, r2, r2
 8009588:	6239      	str	r1, [r7, #32]
 800958a:	415b      	adcs	r3, r3
 800958c:	627b      	str	r3, [r7, #36]	@ 0x24
 800958e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009592:	4641      	mov	r1, r8
 8009594:	1854      	adds	r4, r2, r1
 8009596:	4649      	mov	r1, r9
 8009598:	eb43 0501 	adc.w	r5, r3, r1
 800959c:	f04f 0200 	mov.w	r2, #0
 80095a0:	f04f 0300 	mov.w	r3, #0
 80095a4:	00eb      	lsls	r3, r5, #3
 80095a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80095aa:	00e2      	lsls	r2, r4, #3
 80095ac:	4614      	mov	r4, r2
 80095ae:	461d      	mov	r5, r3
 80095b0:	4643      	mov	r3, r8
 80095b2:	18e3      	adds	r3, r4, r3
 80095b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80095b8:	464b      	mov	r3, r9
 80095ba:	eb45 0303 	adc.w	r3, r5, r3
 80095be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80095c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095c6:	685b      	ldr	r3, [r3, #4]
 80095c8:	2200      	movs	r2, #0
 80095ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80095ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80095d2:	f04f 0200 	mov.w	r2, #0
 80095d6:	f04f 0300 	mov.w	r3, #0
 80095da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80095de:	4629      	mov	r1, r5
 80095e0:	008b      	lsls	r3, r1, #2
 80095e2:	4621      	mov	r1, r4
 80095e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80095e8:	4621      	mov	r1, r4
 80095ea:	008a      	lsls	r2, r1, #2
 80095ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80095f0:	f7f7 fae2 	bl	8000bb8 <__aeabi_uldivmod>
 80095f4:	4602      	mov	r2, r0
 80095f6:	460b      	mov	r3, r1
 80095f8:	4b60      	ldr	r3, [pc, #384]	@ (800977c <UART_SetConfig+0x4e4>)
 80095fa:	fba3 2302 	umull	r2, r3, r3, r2
 80095fe:	095b      	lsrs	r3, r3, #5
 8009600:	011c      	lsls	r4, r3, #4
 8009602:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009606:	2200      	movs	r2, #0
 8009608:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800960c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009610:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009614:	4642      	mov	r2, r8
 8009616:	464b      	mov	r3, r9
 8009618:	1891      	adds	r1, r2, r2
 800961a:	61b9      	str	r1, [r7, #24]
 800961c:	415b      	adcs	r3, r3
 800961e:	61fb      	str	r3, [r7, #28]
 8009620:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009624:	4641      	mov	r1, r8
 8009626:	1851      	adds	r1, r2, r1
 8009628:	6139      	str	r1, [r7, #16]
 800962a:	4649      	mov	r1, r9
 800962c:	414b      	adcs	r3, r1
 800962e:	617b      	str	r3, [r7, #20]
 8009630:	f04f 0200 	mov.w	r2, #0
 8009634:	f04f 0300 	mov.w	r3, #0
 8009638:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800963c:	4659      	mov	r1, fp
 800963e:	00cb      	lsls	r3, r1, #3
 8009640:	4651      	mov	r1, sl
 8009642:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009646:	4651      	mov	r1, sl
 8009648:	00ca      	lsls	r2, r1, #3
 800964a:	4610      	mov	r0, r2
 800964c:	4619      	mov	r1, r3
 800964e:	4603      	mov	r3, r0
 8009650:	4642      	mov	r2, r8
 8009652:	189b      	adds	r3, r3, r2
 8009654:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009658:	464b      	mov	r3, r9
 800965a:	460a      	mov	r2, r1
 800965c:	eb42 0303 	adc.w	r3, r2, r3
 8009660:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009668:	685b      	ldr	r3, [r3, #4]
 800966a:	2200      	movs	r2, #0
 800966c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800966e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009670:	f04f 0200 	mov.w	r2, #0
 8009674:	f04f 0300 	mov.w	r3, #0
 8009678:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800967c:	4649      	mov	r1, r9
 800967e:	008b      	lsls	r3, r1, #2
 8009680:	4641      	mov	r1, r8
 8009682:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009686:	4641      	mov	r1, r8
 8009688:	008a      	lsls	r2, r1, #2
 800968a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800968e:	f7f7 fa93 	bl	8000bb8 <__aeabi_uldivmod>
 8009692:	4602      	mov	r2, r0
 8009694:	460b      	mov	r3, r1
 8009696:	4611      	mov	r1, r2
 8009698:	4b38      	ldr	r3, [pc, #224]	@ (800977c <UART_SetConfig+0x4e4>)
 800969a:	fba3 2301 	umull	r2, r3, r3, r1
 800969e:	095b      	lsrs	r3, r3, #5
 80096a0:	2264      	movs	r2, #100	@ 0x64
 80096a2:	fb02 f303 	mul.w	r3, r2, r3
 80096a6:	1acb      	subs	r3, r1, r3
 80096a8:	011b      	lsls	r3, r3, #4
 80096aa:	3332      	adds	r3, #50	@ 0x32
 80096ac:	4a33      	ldr	r2, [pc, #204]	@ (800977c <UART_SetConfig+0x4e4>)
 80096ae:	fba2 2303 	umull	r2, r3, r2, r3
 80096b2:	095b      	lsrs	r3, r3, #5
 80096b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80096b8:	441c      	add	r4, r3
 80096ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096be:	2200      	movs	r2, #0
 80096c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80096c2:	677a      	str	r2, [r7, #116]	@ 0x74
 80096c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80096c8:	4642      	mov	r2, r8
 80096ca:	464b      	mov	r3, r9
 80096cc:	1891      	adds	r1, r2, r2
 80096ce:	60b9      	str	r1, [r7, #8]
 80096d0:	415b      	adcs	r3, r3
 80096d2:	60fb      	str	r3, [r7, #12]
 80096d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80096d8:	4641      	mov	r1, r8
 80096da:	1851      	adds	r1, r2, r1
 80096dc:	6039      	str	r1, [r7, #0]
 80096de:	4649      	mov	r1, r9
 80096e0:	414b      	adcs	r3, r1
 80096e2:	607b      	str	r3, [r7, #4]
 80096e4:	f04f 0200 	mov.w	r2, #0
 80096e8:	f04f 0300 	mov.w	r3, #0
 80096ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80096f0:	4659      	mov	r1, fp
 80096f2:	00cb      	lsls	r3, r1, #3
 80096f4:	4651      	mov	r1, sl
 80096f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80096fa:	4651      	mov	r1, sl
 80096fc:	00ca      	lsls	r2, r1, #3
 80096fe:	4610      	mov	r0, r2
 8009700:	4619      	mov	r1, r3
 8009702:	4603      	mov	r3, r0
 8009704:	4642      	mov	r2, r8
 8009706:	189b      	adds	r3, r3, r2
 8009708:	66bb      	str	r3, [r7, #104]	@ 0x68
 800970a:	464b      	mov	r3, r9
 800970c:	460a      	mov	r2, r1
 800970e:	eb42 0303 	adc.w	r3, r2, r3
 8009712:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009718:	685b      	ldr	r3, [r3, #4]
 800971a:	2200      	movs	r2, #0
 800971c:	663b      	str	r3, [r7, #96]	@ 0x60
 800971e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009720:	f04f 0200 	mov.w	r2, #0
 8009724:	f04f 0300 	mov.w	r3, #0
 8009728:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800972c:	4649      	mov	r1, r9
 800972e:	008b      	lsls	r3, r1, #2
 8009730:	4641      	mov	r1, r8
 8009732:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009736:	4641      	mov	r1, r8
 8009738:	008a      	lsls	r2, r1, #2
 800973a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800973e:	f7f7 fa3b 	bl	8000bb8 <__aeabi_uldivmod>
 8009742:	4602      	mov	r2, r0
 8009744:	460b      	mov	r3, r1
 8009746:	4b0d      	ldr	r3, [pc, #52]	@ (800977c <UART_SetConfig+0x4e4>)
 8009748:	fba3 1302 	umull	r1, r3, r3, r2
 800974c:	095b      	lsrs	r3, r3, #5
 800974e:	2164      	movs	r1, #100	@ 0x64
 8009750:	fb01 f303 	mul.w	r3, r1, r3
 8009754:	1ad3      	subs	r3, r2, r3
 8009756:	011b      	lsls	r3, r3, #4
 8009758:	3332      	adds	r3, #50	@ 0x32
 800975a:	4a08      	ldr	r2, [pc, #32]	@ (800977c <UART_SetConfig+0x4e4>)
 800975c:	fba2 2303 	umull	r2, r3, r2, r3
 8009760:	095b      	lsrs	r3, r3, #5
 8009762:	f003 020f 	and.w	r2, r3, #15
 8009766:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	4422      	add	r2, r4
 800976e:	609a      	str	r2, [r3, #8]
}
 8009770:	bf00      	nop
 8009772:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009776:	46bd      	mov	sp, r7
 8009778:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800977c:	51eb851f 	.word	0x51eb851f

08009780 <__cvt>:
 8009780:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009784:	ec57 6b10 	vmov	r6, r7, d0
 8009788:	2f00      	cmp	r7, #0
 800978a:	460c      	mov	r4, r1
 800978c:	4619      	mov	r1, r3
 800978e:	463b      	mov	r3, r7
 8009790:	bfbb      	ittet	lt
 8009792:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009796:	461f      	movlt	r7, r3
 8009798:	2300      	movge	r3, #0
 800979a:	232d      	movlt	r3, #45	@ 0x2d
 800979c:	700b      	strb	r3, [r1, #0]
 800979e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80097a0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80097a4:	4691      	mov	r9, r2
 80097a6:	f023 0820 	bic.w	r8, r3, #32
 80097aa:	bfbc      	itt	lt
 80097ac:	4632      	movlt	r2, r6
 80097ae:	4616      	movlt	r6, r2
 80097b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80097b4:	d005      	beq.n	80097c2 <__cvt+0x42>
 80097b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80097ba:	d100      	bne.n	80097be <__cvt+0x3e>
 80097bc:	3401      	adds	r4, #1
 80097be:	2102      	movs	r1, #2
 80097c0:	e000      	b.n	80097c4 <__cvt+0x44>
 80097c2:	2103      	movs	r1, #3
 80097c4:	ab03      	add	r3, sp, #12
 80097c6:	9301      	str	r3, [sp, #4]
 80097c8:	ab02      	add	r3, sp, #8
 80097ca:	9300      	str	r3, [sp, #0]
 80097cc:	ec47 6b10 	vmov	d0, r6, r7
 80097d0:	4653      	mov	r3, sl
 80097d2:	4622      	mov	r2, r4
 80097d4:	f000 fea8 	bl	800a528 <_dtoa_r>
 80097d8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80097dc:	4605      	mov	r5, r0
 80097de:	d119      	bne.n	8009814 <__cvt+0x94>
 80097e0:	f019 0f01 	tst.w	r9, #1
 80097e4:	d00e      	beq.n	8009804 <__cvt+0x84>
 80097e6:	eb00 0904 	add.w	r9, r0, r4
 80097ea:	2200      	movs	r2, #0
 80097ec:	2300      	movs	r3, #0
 80097ee:	4630      	mov	r0, r6
 80097f0:	4639      	mov	r1, r7
 80097f2:	f7f7 f971 	bl	8000ad8 <__aeabi_dcmpeq>
 80097f6:	b108      	cbz	r0, 80097fc <__cvt+0x7c>
 80097f8:	f8cd 900c 	str.w	r9, [sp, #12]
 80097fc:	2230      	movs	r2, #48	@ 0x30
 80097fe:	9b03      	ldr	r3, [sp, #12]
 8009800:	454b      	cmp	r3, r9
 8009802:	d31e      	bcc.n	8009842 <__cvt+0xc2>
 8009804:	9b03      	ldr	r3, [sp, #12]
 8009806:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009808:	1b5b      	subs	r3, r3, r5
 800980a:	4628      	mov	r0, r5
 800980c:	6013      	str	r3, [r2, #0]
 800980e:	b004      	add	sp, #16
 8009810:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009814:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009818:	eb00 0904 	add.w	r9, r0, r4
 800981c:	d1e5      	bne.n	80097ea <__cvt+0x6a>
 800981e:	7803      	ldrb	r3, [r0, #0]
 8009820:	2b30      	cmp	r3, #48	@ 0x30
 8009822:	d10a      	bne.n	800983a <__cvt+0xba>
 8009824:	2200      	movs	r2, #0
 8009826:	2300      	movs	r3, #0
 8009828:	4630      	mov	r0, r6
 800982a:	4639      	mov	r1, r7
 800982c:	f7f7 f954 	bl	8000ad8 <__aeabi_dcmpeq>
 8009830:	b918      	cbnz	r0, 800983a <__cvt+0xba>
 8009832:	f1c4 0401 	rsb	r4, r4, #1
 8009836:	f8ca 4000 	str.w	r4, [sl]
 800983a:	f8da 3000 	ldr.w	r3, [sl]
 800983e:	4499      	add	r9, r3
 8009840:	e7d3      	b.n	80097ea <__cvt+0x6a>
 8009842:	1c59      	adds	r1, r3, #1
 8009844:	9103      	str	r1, [sp, #12]
 8009846:	701a      	strb	r2, [r3, #0]
 8009848:	e7d9      	b.n	80097fe <__cvt+0x7e>

0800984a <__exponent>:
 800984a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800984c:	2900      	cmp	r1, #0
 800984e:	bfba      	itte	lt
 8009850:	4249      	neglt	r1, r1
 8009852:	232d      	movlt	r3, #45	@ 0x2d
 8009854:	232b      	movge	r3, #43	@ 0x2b
 8009856:	2909      	cmp	r1, #9
 8009858:	7002      	strb	r2, [r0, #0]
 800985a:	7043      	strb	r3, [r0, #1]
 800985c:	dd29      	ble.n	80098b2 <__exponent+0x68>
 800985e:	f10d 0307 	add.w	r3, sp, #7
 8009862:	461d      	mov	r5, r3
 8009864:	270a      	movs	r7, #10
 8009866:	461a      	mov	r2, r3
 8009868:	fbb1 f6f7 	udiv	r6, r1, r7
 800986c:	fb07 1416 	mls	r4, r7, r6, r1
 8009870:	3430      	adds	r4, #48	@ 0x30
 8009872:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009876:	460c      	mov	r4, r1
 8009878:	2c63      	cmp	r4, #99	@ 0x63
 800987a:	f103 33ff 	add.w	r3, r3, #4294967295
 800987e:	4631      	mov	r1, r6
 8009880:	dcf1      	bgt.n	8009866 <__exponent+0x1c>
 8009882:	3130      	adds	r1, #48	@ 0x30
 8009884:	1e94      	subs	r4, r2, #2
 8009886:	f803 1c01 	strb.w	r1, [r3, #-1]
 800988a:	1c41      	adds	r1, r0, #1
 800988c:	4623      	mov	r3, r4
 800988e:	42ab      	cmp	r3, r5
 8009890:	d30a      	bcc.n	80098a8 <__exponent+0x5e>
 8009892:	f10d 0309 	add.w	r3, sp, #9
 8009896:	1a9b      	subs	r3, r3, r2
 8009898:	42ac      	cmp	r4, r5
 800989a:	bf88      	it	hi
 800989c:	2300      	movhi	r3, #0
 800989e:	3302      	adds	r3, #2
 80098a0:	4403      	add	r3, r0
 80098a2:	1a18      	subs	r0, r3, r0
 80098a4:	b003      	add	sp, #12
 80098a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098a8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80098ac:	f801 6f01 	strb.w	r6, [r1, #1]!
 80098b0:	e7ed      	b.n	800988e <__exponent+0x44>
 80098b2:	2330      	movs	r3, #48	@ 0x30
 80098b4:	3130      	adds	r1, #48	@ 0x30
 80098b6:	7083      	strb	r3, [r0, #2]
 80098b8:	70c1      	strb	r1, [r0, #3]
 80098ba:	1d03      	adds	r3, r0, #4
 80098bc:	e7f1      	b.n	80098a2 <__exponent+0x58>
	...

080098c0 <_printf_float>:
 80098c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098c4:	b08d      	sub	sp, #52	@ 0x34
 80098c6:	460c      	mov	r4, r1
 80098c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80098cc:	4616      	mov	r6, r2
 80098ce:	461f      	mov	r7, r3
 80098d0:	4605      	mov	r5, r0
 80098d2:	f000 fd27 	bl	800a324 <_localeconv_r>
 80098d6:	6803      	ldr	r3, [r0, #0]
 80098d8:	9304      	str	r3, [sp, #16]
 80098da:	4618      	mov	r0, r3
 80098dc:	f7f6 fcd0 	bl	8000280 <strlen>
 80098e0:	2300      	movs	r3, #0
 80098e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80098e4:	f8d8 3000 	ldr.w	r3, [r8]
 80098e8:	9005      	str	r0, [sp, #20]
 80098ea:	3307      	adds	r3, #7
 80098ec:	f023 0307 	bic.w	r3, r3, #7
 80098f0:	f103 0208 	add.w	r2, r3, #8
 80098f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80098f8:	f8d4 b000 	ldr.w	fp, [r4]
 80098fc:	f8c8 2000 	str.w	r2, [r8]
 8009900:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009904:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009908:	9307      	str	r3, [sp, #28]
 800990a:	f8cd 8018 	str.w	r8, [sp, #24]
 800990e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009912:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009916:	4b9c      	ldr	r3, [pc, #624]	@ (8009b88 <_printf_float+0x2c8>)
 8009918:	f04f 32ff 	mov.w	r2, #4294967295
 800991c:	f7f7 f90e 	bl	8000b3c <__aeabi_dcmpun>
 8009920:	bb70      	cbnz	r0, 8009980 <_printf_float+0xc0>
 8009922:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009926:	4b98      	ldr	r3, [pc, #608]	@ (8009b88 <_printf_float+0x2c8>)
 8009928:	f04f 32ff 	mov.w	r2, #4294967295
 800992c:	f7f7 f8e8 	bl	8000b00 <__aeabi_dcmple>
 8009930:	bb30      	cbnz	r0, 8009980 <_printf_float+0xc0>
 8009932:	2200      	movs	r2, #0
 8009934:	2300      	movs	r3, #0
 8009936:	4640      	mov	r0, r8
 8009938:	4649      	mov	r1, r9
 800993a:	f7f7 f8d7 	bl	8000aec <__aeabi_dcmplt>
 800993e:	b110      	cbz	r0, 8009946 <_printf_float+0x86>
 8009940:	232d      	movs	r3, #45	@ 0x2d
 8009942:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009946:	4a91      	ldr	r2, [pc, #580]	@ (8009b8c <_printf_float+0x2cc>)
 8009948:	4b91      	ldr	r3, [pc, #580]	@ (8009b90 <_printf_float+0x2d0>)
 800994a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800994e:	bf8c      	ite	hi
 8009950:	4690      	movhi	r8, r2
 8009952:	4698      	movls	r8, r3
 8009954:	2303      	movs	r3, #3
 8009956:	6123      	str	r3, [r4, #16]
 8009958:	f02b 0304 	bic.w	r3, fp, #4
 800995c:	6023      	str	r3, [r4, #0]
 800995e:	f04f 0900 	mov.w	r9, #0
 8009962:	9700      	str	r7, [sp, #0]
 8009964:	4633      	mov	r3, r6
 8009966:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009968:	4621      	mov	r1, r4
 800996a:	4628      	mov	r0, r5
 800996c:	f000 f9d2 	bl	8009d14 <_printf_common>
 8009970:	3001      	adds	r0, #1
 8009972:	f040 808d 	bne.w	8009a90 <_printf_float+0x1d0>
 8009976:	f04f 30ff 	mov.w	r0, #4294967295
 800997a:	b00d      	add	sp, #52	@ 0x34
 800997c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009980:	4642      	mov	r2, r8
 8009982:	464b      	mov	r3, r9
 8009984:	4640      	mov	r0, r8
 8009986:	4649      	mov	r1, r9
 8009988:	f7f7 f8d8 	bl	8000b3c <__aeabi_dcmpun>
 800998c:	b140      	cbz	r0, 80099a0 <_printf_float+0xe0>
 800998e:	464b      	mov	r3, r9
 8009990:	2b00      	cmp	r3, #0
 8009992:	bfbc      	itt	lt
 8009994:	232d      	movlt	r3, #45	@ 0x2d
 8009996:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800999a:	4a7e      	ldr	r2, [pc, #504]	@ (8009b94 <_printf_float+0x2d4>)
 800999c:	4b7e      	ldr	r3, [pc, #504]	@ (8009b98 <_printf_float+0x2d8>)
 800999e:	e7d4      	b.n	800994a <_printf_float+0x8a>
 80099a0:	6863      	ldr	r3, [r4, #4]
 80099a2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80099a6:	9206      	str	r2, [sp, #24]
 80099a8:	1c5a      	adds	r2, r3, #1
 80099aa:	d13b      	bne.n	8009a24 <_printf_float+0x164>
 80099ac:	2306      	movs	r3, #6
 80099ae:	6063      	str	r3, [r4, #4]
 80099b0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80099b4:	2300      	movs	r3, #0
 80099b6:	6022      	str	r2, [r4, #0]
 80099b8:	9303      	str	r3, [sp, #12]
 80099ba:	ab0a      	add	r3, sp, #40	@ 0x28
 80099bc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80099c0:	ab09      	add	r3, sp, #36	@ 0x24
 80099c2:	9300      	str	r3, [sp, #0]
 80099c4:	6861      	ldr	r1, [r4, #4]
 80099c6:	ec49 8b10 	vmov	d0, r8, r9
 80099ca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80099ce:	4628      	mov	r0, r5
 80099d0:	f7ff fed6 	bl	8009780 <__cvt>
 80099d4:	9b06      	ldr	r3, [sp, #24]
 80099d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80099d8:	2b47      	cmp	r3, #71	@ 0x47
 80099da:	4680      	mov	r8, r0
 80099dc:	d129      	bne.n	8009a32 <_printf_float+0x172>
 80099de:	1cc8      	adds	r0, r1, #3
 80099e0:	db02      	blt.n	80099e8 <_printf_float+0x128>
 80099e2:	6863      	ldr	r3, [r4, #4]
 80099e4:	4299      	cmp	r1, r3
 80099e6:	dd41      	ble.n	8009a6c <_printf_float+0x1ac>
 80099e8:	f1aa 0a02 	sub.w	sl, sl, #2
 80099ec:	fa5f fa8a 	uxtb.w	sl, sl
 80099f0:	3901      	subs	r1, #1
 80099f2:	4652      	mov	r2, sl
 80099f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80099f8:	9109      	str	r1, [sp, #36]	@ 0x24
 80099fa:	f7ff ff26 	bl	800984a <__exponent>
 80099fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a00:	1813      	adds	r3, r2, r0
 8009a02:	2a01      	cmp	r2, #1
 8009a04:	4681      	mov	r9, r0
 8009a06:	6123      	str	r3, [r4, #16]
 8009a08:	dc02      	bgt.n	8009a10 <_printf_float+0x150>
 8009a0a:	6822      	ldr	r2, [r4, #0]
 8009a0c:	07d2      	lsls	r2, r2, #31
 8009a0e:	d501      	bpl.n	8009a14 <_printf_float+0x154>
 8009a10:	3301      	adds	r3, #1
 8009a12:	6123      	str	r3, [r4, #16]
 8009a14:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d0a2      	beq.n	8009962 <_printf_float+0xa2>
 8009a1c:	232d      	movs	r3, #45	@ 0x2d
 8009a1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a22:	e79e      	b.n	8009962 <_printf_float+0xa2>
 8009a24:	9a06      	ldr	r2, [sp, #24]
 8009a26:	2a47      	cmp	r2, #71	@ 0x47
 8009a28:	d1c2      	bne.n	80099b0 <_printf_float+0xf0>
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d1c0      	bne.n	80099b0 <_printf_float+0xf0>
 8009a2e:	2301      	movs	r3, #1
 8009a30:	e7bd      	b.n	80099ae <_printf_float+0xee>
 8009a32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009a36:	d9db      	bls.n	80099f0 <_printf_float+0x130>
 8009a38:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009a3c:	d118      	bne.n	8009a70 <_printf_float+0x1b0>
 8009a3e:	2900      	cmp	r1, #0
 8009a40:	6863      	ldr	r3, [r4, #4]
 8009a42:	dd0b      	ble.n	8009a5c <_printf_float+0x19c>
 8009a44:	6121      	str	r1, [r4, #16]
 8009a46:	b913      	cbnz	r3, 8009a4e <_printf_float+0x18e>
 8009a48:	6822      	ldr	r2, [r4, #0]
 8009a4a:	07d0      	lsls	r0, r2, #31
 8009a4c:	d502      	bpl.n	8009a54 <_printf_float+0x194>
 8009a4e:	3301      	adds	r3, #1
 8009a50:	440b      	add	r3, r1
 8009a52:	6123      	str	r3, [r4, #16]
 8009a54:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009a56:	f04f 0900 	mov.w	r9, #0
 8009a5a:	e7db      	b.n	8009a14 <_printf_float+0x154>
 8009a5c:	b913      	cbnz	r3, 8009a64 <_printf_float+0x1a4>
 8009a5e:	6822      	ldr	r2, [r4, #0]
 8009a60:	07d2      	lsls	r2, r2, #31
 8009a62:	d501      	bpl.n	8009a68 <_printf_float+0x1a8>
 8009a64:	3302      	adds	r3, #2
 8009a66:	e7f4      	b.n	8009a52 <_printf_float+0x192>
 8009a68:	2301      	movs	r3, #1
 8009a6a:	e7f2      	b.n	8009a52 <_printf_float+0x192>
 8009a6c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009a70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a72:	4299      	cmp	r1, r3
 8009a74:	db05      	blt.n	8009a82 <_printf_float+0x1c2>
 8009a76:	6823      	ldr	r3, [r4, #0]
 8009a78:	6121      	str	r1, [r4, #16]
 8009a7a:	07d8      	lsls	r0, r3, #31
 8009a7c:	d5ea      	bpl.n	8009a54 <_printf_float+0x194>
 8009a7e:	1c4b      	adds	r3, r1, #1
 8009a80:	e7e7      	b.n	8009a52 <_printf_float+0x192>
 8009a82:	2900      	cmp	r1, #0
 8009a84:	bfd4      	ite	le
 8009a86:	f1c1 0202 	rsble	r2, r1, #2
 8009a8a:	2201      	movgt	r2, #1
 8009a8c:	4413      	add	r3, r2
 8009a8e:	e7e0      	b.n	8009a52 <_printf_float+0x192>
 8009a90:	6823      	ldr	r3, [r4, #0]
 8009a92:	055a      	lsls	r2, r3, #21
 8009a94:	d407      	bmi.n	8009aa6 <_printf_float+0x1e6>
 8009a96:	6923      	ldr	r3, [r4, #16]
 8009a98:	4642      	mov	r2, r8
 8009a9a:	4631      	mov	r1, r6
 8009a9c:	4628      	mov	r0, r5
 8009a9e:	47b8      	blx	r7
 8009aa0:	3001      	adds	r0, #1
 8009aa2:	d12b      	bne.n	8009afc <_printf_float+0x23c>
 8009aa4:	e767      	b.n	8009976 <_printf_float+0xb6>
 8009aa6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009aaa:	f240 80dd 	bls.w	8009c68 <_printf_float+0x3a8>
 8009aae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	f7f7 f80f 	bl	8000ad8 <__aeabi_dcmpeq>
 8009aba:	2800      	cmp	r0, #0
 8009abc:	d033      	beq.n	8009b26 <_printf_float+0x266>
 8009abe:	4a37      	ldr	r2, [pc, #220]	@ (8009b9c <_printf_float+0x2dc>)
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	4631      	mov	r1, r6
 8009ac4:	4628      	mov	r0, r5
 8009ac6:	47b8      	blx	r7
 8009ac8:	3001      	adds	r0, #1
 8009aca:	f43f af54 	beq.w	8009976 <_printf_float+0xb6>
 8009ace:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009ad2:	4543      	cmp	r3, r8
 8009ad4:	db02      	blt.n	8009adc <_printf_float+0x21c>
 8009ad6:	6823      	ldr	r3, [r4, #0]
 8009ad8:	07d8      	lsls	r0, r3, #31
 8009ada:	d50f      	bpl.n	8009afc <_printf_float+0x23c>
 8009adc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ae0:	4631      	mov	r1, r6
 8009ae2:	4628      	mov	r0, r5
 8009ae4:	47b8      	blx	r7
 8009ae6:	3001      	adds	r0, #1
 8009ae8:	f43f af45 	beq.w	8009976 <_printf_float+0xb6>
 8009aec:	f04f 0900 	mov.w	r9, #0
 8009af0:	f108 38ff 	add.w	r8, r8, #4294967295
 8009af4:	f104 0a1a 	add.w	sl, r4, #26
 8009af8:	45c8      	cmp	r8, r9
 8009afa:	dc09      	bgt.n	8009b10 <_printf_float+0x250>
 8009afc:	6823      	ldr	r3, [r4, #0]
 8009afe:	079b      	lsls	r3, r3, #30
 8009b00:	f100 8103 	bmi.w	8009d0a <_printf_float+0x44a>
 8009b04:	68e0      	ldr	r0, [r4, #12]
 8009b06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b08:	4298      	cmp	r0, r3
 8009b0a:	bfb8      	it	lt
 8009b0c:	4618      	movlt	r0, r3
 8009b0e:	e734      	b.n	800997a <_printf_float+0xba>
 8009b10:	2301      	movs	r3, #1
 8009b12:	4652      	mov	r2, sl
 8009b14:	4631      	mov	r1, r6
 8009b16:	4628      	mov	r0, r5
 8009b18:	47b8      	blx	r7
 8009b1a:	3001      	adds	r0, #1
 8009b1c:	f43f af2b 	beq.w	8009976 <_printf_float+0xb6>
 8009b20:	f109 0901 	add.w	r9, r9, #1
 8009b24:	e7e8      	b.n	8009af8 <_printf_float+0x238>
 8009b26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	dc39      	bgt.n	8009ba0 <_printf_float+0x2e0>
 8009b2c:	4a1b      	ldr	r2, [pc, #108]	@ (8009b9c <_printf_float+0x2dc>)
 8009b2e:	2301      	movs	r3, #1
 8009b30:	4631      	mov	r1, r6
 8009b32:	4628      	mov	r0, r5
 8009b34:	47b8      	blx	r7
 8009b36:	3001      	adds	r0, #1
 8009b38:	f43f af1d 	beq.w	8009976 <_printf_float+0xb6>
 8009b3c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009b40:	ea59 0303 	orrs.w	r3, r9, r3
 8009b44:	d102      	bne.n	8009b4c <_printf_float+0x28c>
 8009b46:	6823      	ldr	r3, [r4, #0]
 8009b48:	07d9      	lsls	r1, r3, #31
 8009b4a:	d5d7      	bpl.n	8009afc <_printf_float+0x23c>
 8009b4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b50:	4631      	mov	r1, r6
 8009b52:	4628      	mov	r0, r5
 8009b54:	47b8      	blx	r7
 8009b56:	3001      	adds	r0, #1
 8009b58:	f43f af0d 	beq.w	8009976 <_printf_float+0xb6>
 8009b5c:	f04f 0a00 	mov.w	sl, #0
 8009b60:	f104 0b1a 	add.w	fp, r4, #26
 8009b64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b66:	425b      	negs	r3, r3
 8009b68:	4553      	cmp	r3, sl
 8009b6a:	dc01      	bgt.n	8009b70 <_printf_float+0x2b0>
 8009b6c:	464b      	mov	r3, r9
 8009b6e:	e793      	b.n	8009a98 <_printf_float+0x1d8>
 8009b70:	2301      	movs	r3, #1
 8009b72:	465a      	mov	r2, fp
 8009b74:	4631      	mov	r1, r6
 8009b76:	4628      	mov	r0, r5
 8009b78:	47b8      	blx	r7
 8009b7a:	3001      	adds	r0, #1
 8009b7c:	f43f aefb 	beq.w	8009976 <_printf_float+0xb6>
 8009b80:	f10a 0a01 	add.w	sl, sl, #1
 8009b84:	e7ee      	b.n	8009b64 <_printf_float+0x2a4>
 8009b86:	bf00      	nop
 8009b88:	7fefffff 	.word	0x7fefffff
 8009b8c:	0800e294 	.word	0x0800e294
 8009b90:	0800e290 	.word	0x0800e290
 8009b94:	0800e29c 	.word	0x0800e29c
 8009b98:	0800e298 	.word	0x0800e298
 8009b9c:	0800e2a0 	.word	0x0800e2a0
 8009ba0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ba2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009ba6:	4553      	cmp	r3, sl
 8009ba8:	bfa8      	it	ge
 8009baa:	4653      	movge	r3, sl
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	4699      	mov	r9, r3
 8009bb0:	dc36      	bgt.n	8009c20 <_printf_float+0x360>
 8009bb2:	f04f 0b00 	mov.w	fp, #0
 8009bb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009bba:	f104 021a 	add.w	r2, r4, #26
 8009bbe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009bc0:	9306      	str	r3, [sp, #24]
 8009bc2:	eba3 0309 	sub.w	r3, r3, r9
 8009bc6:	455b      	cmp	r3, fp
 8009bc8:	dc31      	bgt.n	8009c2e <_printf_float+0x36e>
 8009bca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bcc:	459a      	cmp	sl, r3
 8009bce:	dc3a      	bgt.n	8009c46 <_printf_float+0x386>
 8009bd0:	6823      	ldr	r3, [r4, #0]
 8009bd2:	07da      	lsls	r2, r3, #31
 8009bd4:	d437      	bmi.n	8009c46 <_printf_float+0x386>
 8009bd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bd8:	ebaa 0903 	sub.w	r9, sl, r3
 8009bdc:	9b06      	ldr	r3, [sp, #24]
 8009bde:	ebaa 0303 	sub.w	r3, sl, r3
 8009be2:	4599      	cmp	r9, r3
 8009be4:	bfa8      	it	ge
 8009be6:	4699      	movge	r9, r3
 8009be8:	f1b9 0f00 	cmp.w	r9, #0
 8009bec:	dc33      	bgt.n	8009c56 <_printf_float+0x396>
 8009bee:	f04f 0800 	mov.w	r8, #0
 8009bf2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009bf6:	f104 0b1a 	add.w	fp, r4, #26
 8009bfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bfc:	ebaa 0303 	sub.w	r3, sl, r3
 8009c00:	eba3 0309 	sub.w	r3, r3, r9
 8009c04:	4543      	cmp	r3, r8
 8009c06:	f77f af79 	ble.w	8009afc <_printf_float+0x23c>
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	465a      	mov	r2, fp
 8009c0e:	4631      	mov	r1, r6
 8009c10:	4628      	mov	r0, r5
 8009c12:	47b8      	blx	r7
 8009c14:	3001      	adds	r0, #1
 8009c16:	f43f aeae 	beq.w	8009976 <_printf_float+0xb6>
 8009c1a:	f108 0801 	add.w	r8, r8, #1
 8009c1e:	e7ec      	b.n	8009bfa <_printf_float+0x33a>
 8009c20:	4642      	mov	r2, r8
 8009c22:	4631      	mov	r1, r6
 8009c24:	4628      	mov	r0, r5
 8009c26:	47b8      	blx	r7
 8009c28:	3001      	adds	r0, #1
 8009c2a:	d1c2      	bne.n	8009bb2 <_printf_float+0x2f2>
 8009c2c:	e6a3      	b.n	8009976 <_printf_float+0xb6>
 8009c2e:	2301      	movs	r3, #1
 8009c30:	4631      	mov	r1, r6
 8009c32:	4628      	mov	r0, r5
 8009c34:	9206      	str	r2, [sp, #24]
 8009c36:	47b8      	blx	r7
 8009c38:	3001      	adds	r0, #1
 8009c3a:	f43f ae9c 	beq.w	8009976 <_printf_float+0xb6>
 8009c3e:	9a06      	ldr	r2, [sp, #24]
 8009c40:	f10b 0b01 	add.w	fp, fp, #1
 8009c44:	e7bb      	b.n	8009bbe <_printf_float+0x2fe>
 8009c46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c4a:	4631      	mov	r1, r6
 8009c4c:	4628      	mov	r0, r5
 8009c4e:	47b8      	blx	r7
 8009c50:	3001      	adds	r0, #1
 8009c52:	d1c0      	bne.n	8009bd6 <_printf_float+0x316>
 8009c54:	e68f      	b.n	8009976 <_printf_float+0xb6>
 8009c56:	9a06      	ldr	r2, [sp, #24]
 8009c58:	464b      	mov	r3, r9
 8009c5a:	4442      	add	r2, r8
 8009c5c:	4631      	mov	r1, r6
 8009c5e:	4628      	mov	r0, r5
 8009c60:	47b8      	blx	r7
 8009c62:	3001      	adds	r0, #1
 8009c64:	d1c3      	bne.n	8009bee <_printf_float+0x32e>
 8009c66:	e686      	b.n	8009976 <_printf_float+0xb6>
 8009c68:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009c6c:	f1ba 0f01 	cmp.w	sl, #1
 8009c70:	dc01      	bgt.n	8009c76 <_printf_float+0x3b6>
 8009c72:	07db      	lsls	r3, r3, #31
 8009c74:	d536      	bpl.n	8009ce4 <_printf_float+0x424>
 8009c76:	2301      	movs	r3, #1
 8009c78:	4642      	mov	r2, r8
 8009c7a:	4631      	mov	r1, r6
 8009c7c:	4628      	mov	r0, r5
 8009c7e:	47b8      	blx	r7
 8009c80:	3001      	adds	r0, #1
 8009c82:	f43f ae78 	beq.w	8009976 <_printf_float+0xb6>
 8009c86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c8a:	4631      	mov	r1, r6
 8009c8c:	4628      	mov	r0, r5
 8009c8e:	47b8      	blx	r7
 8009c90:	3001      	adds	r0, #1
 8009c92:	f43f ae70 	beq.w	8009976 <_printf_float+0xb6>
 8009c96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009ca2:	f7f6 ff19 	bl	8000ad8 <__aeabi_dcmpeq>
 8009ca6:	b9c0      	cbnz	r0, 8009cda <_printf_float+0x41a>
 8009ca8:	4653      	mov	r3, sl
 8009caa:	f108 0201 	add.w	r2, r8, #1
 8009cae:	4631      	mov	r1, r6
 8009cb0:	4628      	mov	r0, r5
 8009cb2:	47b8      	blx	r7
 8009cb4:	3001      	adds	r0, #1
 8009cb6:	d10c      	bne.n	8009cd2 <_printf_float+0x412>
 8009cb8:	e65d      	b.n	8009976 <_printf_float+0xb6>
 8009cba:	2301      	movs	r3, #1
 8009cbc:	465a      	mov	r2, fp
 8009cbe:	4631      	mov	r1, r6
 8009cc0:	4628      	mov	r0, r5
 8009cc2:	47b8      	blx	r7
 8009cc4:	3001      	adds	r0, #1
 8009cc6:	f43f ae56 	beq.w	8009976 <_printf_float+0xb6>
 8009cca:	f108 0801 	add.w	r8, r8, #1
 8009cce:	45d0      	cmp	r8, sl
 8009cd0:	dbf3      	blt.n	8009cba <_printf_float+0x3fa>
 8009cd2:	464b      	mov	r3, r9
 8009cd4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009cd8:	e6df      	b.n	8009a9a <_printf_float+0x1da>
 8009cda:	f04f 0800 	mov.w	r8, #0
 8009cde:	f104 0b1a 	add.w	fp, r4, #26
 8009ce2:	e7f4      	b.n	8009cce <_printf_float+0x40e>
 8009ce4:	2301      	movs	r3, #1
 8009ce6:	4642      	mov	r2, r8
 8009ce8:	e7e1      	b.n	8009cae <_printf_float+0x3ee>
 8009cea:	2301      	movs	r3, #1
 8009cec:	464a      	mov	r2, r9
 8009cee:	4631      	mov	r1, r6
 8009cf0:	4628      	mov	r0, r5
 8009cf2:	47b8      	blx	r7
 8009cf4:	3001      	adds	r0, #1
 8009cf6:	f43f ae3e 	beq.w	8009976 <_printf_float+0xb6>
 8009cfa:	f108 0801 	add.w	r8, r8, #1
 8009cfe:	68e3      	ldr	r3, [r4, #12]
 8009d00:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009d02:	1a5b      	subs	r3, r3, r1
 8009d04:	4543      	cmp	r3, r8
 8009d06:	dcf0      	bgt.n	8009cea <_printf_float+0x42a>
 8009d08:	e6fc      	b.n	8009b04 <_printf_float+0x244>
 8009d0a:	f04f 0800 	mov.w	r8, #0
 8009d0e:	f104 0919 	add.w	r9, r4, #25
 8009d12:	e7f4      	b.n	8009cfe <_printf_float+0x43e>

08009d14 <_printf_common>:
 8009d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d18:	4616      	mov	r6, r2
 8009d1a:	4698      	mov	r8, r3
 8009d1c:	688a      	ldr	r2, [r1, #8]
 8009d1e:	690b      	ldr	r3, [r1, #16]
 8009d20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d24:	4293      	cmp	r3, r2
 8009d26:	bfb8      	it	lt
 8009d28:	4613      	movlt	r3, r2
 8009d2a:	6033      	str	r3, [r6, #0]
 8009d2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009d30:	4607      	mov	r7, r0
 8009d32:	460c      	mov	r4, r1
 8009d34:	b10a      	cbz	r2, 8009d3a <_printf_common+0x26>
 8009d36:	3301      	adds	r3, #1
 8009d38:	6033      	str	r3, [r6, #0]
 8009d3a:	6823      	ldr	r3, [r4, #0]
 8009d3c:	0699      	lsls	r1, r3, #26
 8009d3e:	bf42      	ittt	mi
 8009d40:	6833      	ldrmi	r3, [r6, #0]
 8009d42:	3302      	addmi	r3, #2
 8009d44:	6033      	strmi	r3, [r6, #0]
 8009d46:	6825      	ldr	r5, [r4, #0]
 8009d48:	f015 0506 	ands.w	r5, r5, #6
 8009d4c:	d106      	bne.n	8009d5c <_printf_common+0x48>
 8009d4e:	f104 0a19 	add.w	sl, r4, #25
 8009d52:	68e3      	ldr	r3, [r4, #12]
 8009d54:	6832      	ldr	r2, [r6, #0]
 8009d56:	1a9b      	subs	r3, r3, r2
 8009d58:	42ab      	cmp	r3, r5
 8009d5a:	dc26      	bgt.n	8009daa <_printf_common+0x96>
 8009d5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009d60:	6822      	ldr	r2, [r4, #0]
 8009d62:	3b00      	subs	r3, #0
 8009d64:	bf18      	it	ne
 8009d66:	2301      	movne	r3, #1
 8009d68:	0692      	lsls	r2, r2, #26
 8009d6a:	d42b      	bmi.n	8009dc4 <_printf_common+0xb0>
 8009d6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009d70:	4641      	mov	r1, r8
 8009d72:	4638      	mov	r0, r7
 8009d74:	47c8      	blx	r9
 8009d76:	3001      	adds	r0, #1
 8009d78:	d01e      	beq.n	8009db8 <_printf_common+0xa4>
 8009d7a:	6823      	ldr	r3, [r4, #0]
 8009d7c:	6922      	ldr	r2, [r4, #16]
 8009d7e:	f003 0306 	and.w	r3, r3, #6
 8009d82:	2b04      	cmp	r3, #4
 8009d84:	bf02      	ittt	eq
 8009d86:	68e5      	ldreq	r5, [r4, #12]
 8009d88:	6833      	ldreq	r3, [r6, #0]
 8009d8a:	1aed      	subeq	r5, r5, r3
 8009d8c:	68a3      	ldr	r3, [r4, #8]
 8009d8e:	bf0c      	ite	eq
 8009d90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d94:	2500      	movne	r5, #0
 8009d96:	4293      	cmp	r3, r2
 8009d98:	bfc4      	itt	gt
 8009d9a:	1a9b      	subgt	r3, r3, r2
 8009d9c:	18ed      	addgt	r5, r5, r3
 8009d9e:	2600      	movs	r6, #0
 8009da0:	341a      	adds	r4, #26
 8009da2:	42b5      	cmp	r5, r6
 8009da4:	d11a      	bne.n	8009ddc <_printf_common+0xc8>
 8009da6:	2000      	movs	r0, #0
 8009da8:	e008      	b.n	8009dbc <_printf_common+0xa8>
 8009daa:	2301      	movs	r3, #1
 8009dac:	4652      	mov	r2, sl
 8009dae:	4641      	mov	r1, r8
 8009db0:	4638      	mov	r0, r7
 8009db2:	47c8      	blx	r9
 8009db4:	3001      	adds	r0, #1
 8009db6:	d103      	bne.n	8009dc0 <_printf_common+0xac>
 8009db8:	f04f 30ff 	mov.w	r0, #4294967295
 8009dbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dc0:	3501      	adds	r5, #1
 8009dc2:	e7c6      	b.n	8009d52 <_printf_common+0x3e>
 8009dc4:	18e1      	adds	r1, r4, r3
 8009dc6:	1c5a      	adds	r2, r3, #1
 8009dc8:	2030      	movs	r0, #48	@ 0x30
 8009dca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009dce:	4422      	add	r2, r4
 8009dd0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009dd4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009dd8:	3302      	adds	r3, #2
 8009dda:	e7c7      	b.n	8009d6c <_printf_common+0x58>
 8009ddc:	2301      	movs	r3, #1
 8009dde:	4622      	mov	r2, r4
 8009de0:	4641      	mov	r1, r8
 8009de2:	4638      	mov	r0, r7
 8009de4:	47c8      	blx	r9
 8009de6:	3001      	adds	r0, #1
 8009de8:	d0e6      	beq.n	8009db8 <_printf_common+0xa4>
 8009dea:	3601      	adds	r6, #1
 8009dec:	e7d9      	b.n	8009da2 <_printf_common+0x8e>
	...

08009df0 <_printf_i>:
 8009df0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009df4:	7e0f      	ldrb	r7, [r1, #24]
 8009df6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009df8:	2f78      	cmp	r7, #120	@ 0x78
 8009dfa:	4691      	mov	r9, r2
 8009dfc:	4680      	mov	r8, r0
 8009dfe:	460c      	mov	r4, r1
 8009e00:	469a      	mov	sl, r3
 8009e02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009e06:	d807      	bhi.n	8009e18 <_printf_i+0x28>
 8009e08:	2f62      	cmp	r7, #98	@ 0x62
 8009e0a:	d80a      	bhi.n	8009e22 <_printf_i+0x32>
 8009e0c:	2f00      	cmp	r7, #0
 8009e0e:	f000 80d1 	beq.w	8009fb4 <_printf_i+0x1c4>
 8009e12:	2f58      	cmp	r7, #88	@ 0x58
 8009e14:	f000 80b8 	beq.w	8009f88 <_printf_i+0x198>
 8009e18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009e20:	e03a      	b.n	8009e98 <_printf_i+0xa8>
 8009e22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009e26:	2b15      	cmp	r3, #21
 8009e28:	d8f6      	bhi.n	8009e18 <_printf_i+0x28>
 8009e2a:	a101      	add	r1, pc, #4	@ (adr r1, 8009e30 <_printf_i+0x40>)
 8009e2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e30:	08009e89 	.word	0x08009e89
 8009e34:	08009e9d 	.word	0x08009e9d
 8009e38:	08009e19 	.word	0x08009e19
 8009e3c:	08009e19 	.word	0x08009e19
 8009e40:	08009e19 	.word	0x08009e19
 8009e44:	08009e19 	.word	0x08009e19
 8009e48:	08009e9d 	.word	0x08009e9d
 8009e4c:	08009e19 	.word	0x08009e19
 8009e50:	08009e19 	.word	0x08009e19
 8009e54:	08009e19 	.word	0x08009e19
 8009e58:	08009e19 	.word	0x08009e19
 8009e5c:	08009f9b 	.word	0x08009f9b
 8009e60:	08009ec7 	.word	0x08009ec7
 8009e64:	08009f55 	.word	0x08009f55
 8009e68:	08009e19 	.word	0x08009e19
 8009e6c:	08009e19 	.word	0x08009e19
 8009e70:	08009fbd 	.word	0x08009fbd
 8009e74:	08009e19 	.word	0x08009e19
 8009e78:	08009ec7 	.word	0x08009ec7
 8009e7c:	08009e19 	.word	0x08009e19
 8009e80:	08009e19 	.word	0x08009e19
 8009e84:	08009f5d 	.word	0x08009f5d
 8009e88:	6833      	ldr	r3, [r6, #0]
 8009e8a:	1d1a      	adds	r2, r3, #4
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	6032      	str	r2, [r6, #0]
 8009e90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e09c      	b.n	8009fd6 <_printf_i+0x1e6>
 8009e9c:	6833      	ldr	r3, [r6, #0]
 8009e9e:	6820      	ldr	r0, [r4, #0]
 8009ea0:	1d19      	adds	r1, r3, #4
 8009ea2:	6031      	str	r1, [r6, #0]
 8009ea4:	0606      	lsls	r6, r0, #24
 8009ea6:	d501      	bpl.n	8009eac <_printf_i+0xbc>
 8009ea8:	681d      	ldr	r5, [r3, #0]
 8009eaa:	e003      	b.n	8009eb4 <_printf_i+0xc4>
 8009eac:	0645      	lsls	r5, r0, #25
 8009eae:	d5fb      	bpl.n	8009ea8 <_printf_i+0xb8>
 8009eb0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009eb4:	2d00      	cmp	r5, #0
 8009eb6:	da03      	bge.n	8009ec0 <_printf_i+0xd0>
 8009eb8:	232d      	movs	r3, #45	@ 0x2d
 8009eba:	426d      	negs	r5, r5
 8009ebc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ec0:	4858      	ldr	r0, [pc, #352]	@ (800a024 <_printf_i+0x234>)
 8009ec2:	230a      	movs	r3, #10
 8009ec4:	e011      	b.n	8009eea <_printf_i+0xfa>
 8009ec6:	6821      	ldr	r1, [r4, #0]
 8009ec8:	6833      	ldr	r3, [r6, #0]
 8009eca:	0608      	lsls	r0, r1, #24
 8009ecc:	f853 5b04 	ldr.w	r5, [r3], #4
 8009ed0:	d402      	bmi.n	8009ed8 <_printf_i+0xe8>
 8009ed2:	0649      	lsls	r1, r1, #25
 8009ed4:	bf48      	it	mi
 8009ed6:	b2ad      	uxthmi	r5, r5
 8009ed8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009eda:	4852      	ldr	r0, [pc, #328]	@ (800a024 <_printf_i+0x234>)
 8009edc:	6033      	str	r3, [r6, #0]
 8009ede:	bf14      	ite	ne
 8009ee0:	230a      	movne	r3, #10
 8009ee2:	2308      	moveq	r3, #8
 8009ee4:	2100      	movs	r1, #0
 8009ee6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009eea:	6866      	ldr	r6, [r4, #4]
 8009eec:	60a6      	str	r6, [r4, #8]
 8009eee:	2e00      	cmp	r6, #0
 8009ef0:	db05      	blt.n	8009efe <_printf_i+0x10e>
 8009ef2:	6821      	ldr	r1, [r4, #0]
 8009ef4:	432e      	orrs	r6, r5
 8009ef6:	f021 0104 	bic.w	r1, r1, #4
 8009efa:	6021      	str	r1, [r4, #0]
 8009efc:	d04b      	beq.n	8009f96 <_printf_i+0x1a6>
 8009efe:	4616      	mov	r6, r2
 8009f00:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f04:	fb03 5711 	mls	r7, r3, r1, r5
 8009f08:	5dc7      	ldrb	r7, [r0, r7]
 8009f0a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f0e:	462f      	mov	r7, r5
 8009f10:	42bb      	cmp	r3, r7
 8009f12:	460d      	mov	r5, r1
 8009f14:	d9f4      	bls.n	8009f00 <_printf_i+0x110>
 8009f16:	2b08      	cmp	r3, #8
 8009f18:	d10b      	bne.n	8009f32 <_printf_i+0x142>
 8009f1a:	6823      	ldr	r3, [r4, #0]
 8009f1c:	07df      	lsls	r7, r3, #31
 8009f1e:	d508      	bpl.n	8009f32 <_printf_i+0x142>
 8009f20:	6923      	ldr	r3, [r4, #16]
 8009f22:	6861      	ldr	r1, [r4, #4]
 8009f24:	4299      	cmp	r1, r3
 8009f26:	bfde      	ittt	le
 8009f28:	2330      	movle	r3, #48	@ 0x30
 8009f2a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009f2e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009f32:	1b92      	subs	r2, r2, r6
 8009f34:	6122      	str	r2, [r4, #16]
 8009f36:	f8cd a000 	str.w	sl, [sp]
 8009f3a:	464b      	mov	r3, r9
 8009f3c:	aa03      	add	r2, sp, #12
 8009f3e:	4621      	mov	r1, r4
 8009f40:	4640      	mov	r0, r8
 8009f42:	f7ff fee7 	bl	8009d14 <_printf_common>
 8009f46:	3001      	adds	r0, #1
 8009f48:	d14a      	bne.n	8009fe0 <_printf_i+0x1f0>
 8009f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f4e:	b004      	add	sp, #16
 8009f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f54:	6823      	ldr	r3, [r4, #0]
 8009f56:	f043 0320 	orr.w	r3, r3, #32
 8009f5a:	6023      	str	r3, [r4, #0]
 8009f5c:	4832      	ldr	r0, [pc, #200]	@ (800a028 <_printf_i+0x238>)
 8009f5e:	2778      	movs	r7, #120	@ 0x78
 8009f60:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009f64:	6823      	ldr	r3, [r4, #0]
 8009f66:	6831      	ldr	r1, [r6, #0]
 8009f68:	061f      	lsls	r7, r3, #24
 8009f6a:	f851 5b04 	ldr.w	r5, [r1], #4
 8009f6e:	d402      	bmi.n	8009f76 <_printf_i+0x186>
 8009f70:	065f      	lsls	r7, r3, #25
 8009f72:	bf48      	it	mi
 8009f74:	b2ad      	uxthmi	r5, r5
 8009f76:	6031      	str	r1, [r6, #0]
 8009f78:	07d9      	lsls	r1, r3, #31
 8009f7a:	bf44      	itt	mi
 8009f7c:	f043 0320 	orrmi.w	r3, r3, #32
 8009f80:	6023      	strmi	r3, [r4, #0]
 8009f82:	b11d      	cbz	r5, 8009f8c <_printf_i+0x19c>
 8009f84:	2310      	movs	r3, #16
 8009f86:	e7ad      	b.n	8009ee4 <_printf_i+0xf4>
 8009f88:	4826      	ldr	r0, [pc, #152]	@ (800a024 <_printf_i+0x234>)
 8009f8a:	e7e9      	b.n	8009f60 <_printf_i+0x170>
 8009f8c:	6823      	ldr	r3, [r4, #0]
 8009f8e:	f023 0320 	bic.w	r3, r3, #32
 8009f92:	6023      	str	r3, [r4, #0]
 8009f94:	e7f6      	b.n	8009f84 <_printf_i+0x194>
 8009f96:	4616      	mov	r6, r2
 8009f98:	e7bd      	b.n	8009f16 <_printf_i+0x126>
 8009f9a:	6833      	ldr	r3, [r6, #0]
 8009f9c:	6825      	ldr	r5, [r4, #0]
 8009f9e:	6961      	ldr	r1, [r4, #20]
 8009fa0:	1d18      	adds	r0, r3, #4
 8009fa2:	6030      	str	r0, [r6, #0]
 8009fa4:	062e      	lsls	r6, r5, #24
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	d501      	bpl.n	8009fae <_printf_i+0x1be>
 8009faa:	6019      	str	r1, [r3, #0]
 8009fac:	e002      	b.n	8009fb4 <_printf_i+0x1c4>
 8009fae:	0668      	lsls	r0, r5, #25
 8009fb0:	d5fb      	bpl.n	8009faa <_printf_i+0x1ba>
 8009fb2:	8019      	strh	r1, [r3, #0]
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	6123      	str	r3, [r4, #16]
 8009fb8:	4616      	mov	r6, r2
 8009fba:	e7bc      	b.n	8009f36 <_printf_i+0x146>
 8009fbc:	6833      	ldr	r3, [r6, #0]
 8009fbe:	1d1a      	adds	r2, r3, #4
 8009fc0:	6032      	str	r2, [r6, #0]
 8009fc2:	681e      	ldr	r6, [r3, #0]
 8009fc4:	6862      	ldr	r2, [r4, #4]
 8009fc6:	2100      	movs	r1, #0
 8009fc8:	4630      	mov	r0, r6
 8009fca:	f7f6 f909 	bl	80001e0 <memchr>
 8009fce:	b108      	cbz	r0, 8009fd4 <_printf_i+0x1e4>
 8009fd0:	1b80      	subs	r0, r0, r6
 8009fd2:	6060      	str	r0, [r4, #4]
 8009fd4:	6863      	ldr	r3, [r4, #4]
 8009fd6:	6123      	str	r3, [r4, #16]
 8009fd8:	2300      	movs	r3, #0
 8009fda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fde:	e7aa      	b.n	8009f36 <_printf_i+0x146>
 8009fe0:	6923      	ldr	r3, [r4, #16]
 8009fe2:	4632      	mov	r2, r6
 8009fe4:	4649      	mov	r1, r9
 8009fe6:	4640      	mov	r0, r8
 8009fe8:	47d0      	blx	sl
 8009fea:	3001      	adds	r0, #1
 8009fec:	d0ad      	beq.n	8009f4a <_printf_i+0x15a>
 8009fee:	6823      	ldr	r3, [r4, #0]
 8009ff0:	079b      	lsls	r3, r3, #30
 8009ff2:	d413      	bmi.n	800a01c <_printf_i+0x22c>
 8009ff4:	68e0      	ldr	r0, [r4, #12]
 8009ff6:	9b03      	ldr	r3, [sp, #12]
 8009ff8:	4298      	cmp	r0, r3
 8009ffa:	bfb8      	it	lt
 8009ffc:	4618      	movlt	r0, r3
 8009ffe:	e7a6      	b.n	8009f4e <_printf_i+0x15e>
 800a000:	2301      	movs	r3, #1
 800a002:	4632      	mov	r2, r6
 800a004:	4649      	mov	r1, r9
 800a006:	4640      	mov	r0, r8
 800a008:	47d0      	blx	sl
 800a00a:	3001      	adds	r0, #1
 800a00c:	d09d      	beq.n	8009f4a <_printf_i+0x15a>
 800a00e:	3501      	adds	r5, #1
 800a010:	68e3      	ldr	r3, [r4, #12]
 800a012:	9903      	ldr	r1, [sp, #12]
 800a014:	1a5b      	subs	r3, r3, r1
 800a016:	42ab      	cmp	r3, r5
 800a018:	dcf2      	bgt.n	800a000 <_printf_i+0x210>
 800a01a:	e7eb      	b.n	8009ff4 <_printf_i+0x204>
 800a01c:	2500      	movs	r5, #0
 800a01e:	f104 0619 	add.w	r6, r4, #25
 800a022:	e7f5      	b.n	800a010 <_printf_i+0x220>
 800a024:	0800e2a2 	.word	0x0800e2a2
 800a028:	0800e2b3 	.word	0x0800e2b3

0800a02c <std>:
 800a02c:	2300      	movs	r3, #0
 800a02e:	b510      	push	{r4, lr}
 800a030:	4604      	mov	r4, r0
 800a032:	e9c0 3300 	strd	r3, r3, [r0]
 800a036:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a03a:	6083      	str	r3, [r0, #8]
 800a03c:	8181      	strh	r1, [r0, #12]
 800a03e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a040:	81c2      	strh	r2, [r0, #14]
 800a042:	6183      	str	r3, [r0, #24]
 800a044:	4619      	mov	r1, r3
 800a046:	2208      	movs	r2, #8
 800a048:	305c      	adds	r0, #92	@ 0x5c
 800a04a:	f000 f953 	bl	800a2f4 <memset>
 800a04e:	4b0d      	ldr	r3, [pc, #52]	@ (800a084 <std+0x58>)
 800a050:	6263      	str	r3, [r4, #36]	@ 0x24
 800a052:	4b0d      	ldr	r3, [pc, #52]	@ (800a088 <std+0x5c>)
 800a054:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a056:	4b0d      	ldr	r3, [pc, #52]	@ (800a08c <std+0x60>)
 800a058:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a05a:	4b0d      	ldr	r3, [pc, #52]	@ (800a090 <std+0x64>)
 800a05c:	6323      	str	r3, [r4, #48]	@ 0x30
 800a05e:	4b0d      	ldr	r3, [pc, #52]	@ (800a094 <std+0x68>)
 800a060:	6224      	str	r4, [r4, #32]
 800a062:	429c      	cmp	r4, r3
 800a064:	d006      	beq.n	800a074 <std+0x48>
 800a066:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a06a:	4294      	cmp	r4, r2
 800a06c:	d002      	beq.n	800a074 <std+0x48>
 800a06e:	33d0      	adds	r3, #208	@ 0xd0
 800a070:	429c      	cmp	r4, r3
 800a072:	d105      	bne.n	800a080 <std+0x54>
 800a074:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a07c:	f000 b9c6 	b.w	800a40c <__retarget_lock_init_recursive>
 800a080:	bd10      	pop	{r4, pc}
 800a082:	bf00      	nop
 800a084:	0800a1f5 	.word	0x0800a1f5
 800a088:	0800a217 	.word	0x0800a217
 800a08c:	0800a24f 	.word	0x0800a24f
 800a090:	0800a273 	.word	0x0800a273
 800a094:	20001de4 	.word	0x20001de4

0800a098 <stdio_exit_handler>:
 800a098:	4a02      	ldr	r2, [pc, #8]	@ (800a0a4 <stdio_exit_handler+0xc>)
 800a09a:	4903      	ldr	r1, [pc, #12]	@ (800a0a8 <stdio_exit_handler+0x10>)
 800a09c:	4803      	ldr	r0, [pc, #12]	@ (800a0ac <stdio_exit_handler+0x14>)
 800a09e:	f000 b869 	b.w	800a174 <_fwalk_sglue>
 800a0a2:	bf00      	nop
 800a0a4:	20000034 	.word	0x20000034
 800a0a8:	0800bd75 	.word	0x0800bd75
 800a0ac:	20000044 	.word	0x20000044

0800a0b0 <cleanup_stdio>:
 800a0b0:	6841      	ldr	r1, [r0, #4]
 800a0b2:	4b0c      	ldr	r3, [pc, #48]	@ (800a0e4 <cleanup_stdio+0x34>)
 800a0b4:	4299      	cmp	r1, r3
 800a0b6:	b510      	push	{r4, lr}
 800a0b8:	4604      	mov	r4, r0
 800a0ba:	d001      	beq.n	800a0c0 <cleanup_stdio+0x10>
 800a0bc:	f001 fe5a 	bl	800bd74 <_fflush_r>
 800a0c0:	68a1      	ldr	r1, [r4, #8]
 800a0c2:	4b09      	ldr	r3, [pc, #36]	@ (800a0e8 <cleanup_stdio+0x38>)
 800a0c4:	4299      	cmp	r1, r3
 800a0c6:	d002      	beq.n	800a0ce <cleanup_stdio+0x1e>
 800a0c8:	4620      	mov	r0, r4
 800a0ca:	f001 fe53 	bl	800bd74 <_fflush_r>
 800a0ce:	68e1      	ldr	r1, [r4, #12]
 800a0d0:	4b06      	ldr	r3, [pc, #24]	@ (800a0ec <cleanup_stdio+0x3c>)
 800a0d2:	4299      	cmp	r1, r3
 800a0d4:	d004      	beq.n	800a0e0 <cleanup_stdio+0x30>
 800a0d6:	4620      	mov	r0, r4
 800a0d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0dc:	f001 be4a 	b.w	800bd74 <_fflush_r>
 800a0e0:	bd10      	pop	{r4, pc}
 800a0e2:	bf00      	nop
 800a0e4:	20001de4 	.word	0x20001de4
 800a0e8:	20001e4c 	.word	0x20001e4c
 800a0ec:	20001eb4 	.word	0x20001eb4

0800a0f0 <global_stdio_init.part.0>:
 800a0f0:	b510      	push	{r4, lr}
 800a0f2:	4b0b      	ldr	r3, [pc, #44]	@ (800a120 <global_stdio_init.part.0+0x30>)
 800a0f4:	4c0b      	ldr	r4, [pc, #44]	@ (800a124 <global_stdio_init.part.0+0x34>)
 800a0f6:	4a0c      	ldr	r2, [pc, #48]	@ (800a128 <global_stdio_init.part.0+0x38>)
 800a0f8:	601a      	str	r2, [r3, #0]
 800a0fa:	4620      	mov	r0, r4
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	2104      	movs	r1, #4
 800a100:	f7ff ff94 	bl	800a02c <std>
 800a104:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a108:	2201      	movs	r2, #1
 800a10a:	2109      	movs	r1, #9
 800a10c:	f7ff ff8e 	bl	800a02c <std>
 800a110:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a114:	2202      	movs	r2, #2
 800a116:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a11a:	2112      	movs	r1, #18
 800a11c:	f7ff bf86 	b.w	800a02c <std>
 800a120:	20001f1c 	.word	0x20001f1c
 800a124:	20001de4 	.word	0x20001de4
 800a128:	0800a099 	.word	0x0800a099

0800a12c <__sfp_lock_acquire>:
 800a12c:	4801      	ldr	r0, [pc, #4]	@ (800a134 <__sfp_lock_acquire+0x8>)
 800a12e:	f000 b96e 	b.w	800a40e <__retarget_lock_acquire_recursive>
 800a132:	bf00      	nop
 800a134:	20001f25 	.word	0x20001f25

0800a138 <__sfp_lock_release>:
 800a138:	4801      	ldr	r0, [pc, #4]	@ (800a140 <__sfp_lock_release+0x8>)
 800a13a:	f000 b969 	b.w	800a410 <__retarget_lock_release_recursive>
 800a13e:	bf00      	nop
 800a140:	20001f25 	.word	0x20001f25

0800a144 <__sinit>:
 800a144:	b510      	push	{r4, lr}
 800a146:	4604      	mov	r4, r0
 800a148:	f7ff fff0 	bl	800a12c <__sfp_lock_acquire>
 800a14c:	6a23      	ldr	r3, [r4, #32]
 800a14e:	b11b      	cbz	r3, 800a158 <__sinit+0x14>
 800a150:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a154:	f7ff bff0 	b.w	800a138 <__sfp_lock_release>
 800a158:	4b04      	ldr	r3, [pc, #16]	@ (800a16c <__sinit+0x28>)
 800a15a:	6223      	str	r3, [r4, #32]
 800a15c:	4b04      	ldr	r3, [pc, #16]	@ (800a170 <__sinit+0x2c>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d1f5      	bne.n	800a150 <__sinit+0xc>
 800a164:	f7ff ffc4 	bl	800a0f0 <global_stdio_init.part.0>
 800a168:	e7f2      	b.n	800a150 <__sinit+0xc>
 800a16a:	bf00      	nop
 800a16c:	0800a0b1 	.word	0x0800a0b1
 800a170:	20001f1c 	.word	0x20001f1c

0800a174 <_fwalk_sglue>:
 800a174:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a178:	4607      	mov	r7, r0
 800a17a:	4688      	mov	r8, r1
 800a17c:	4614      	mov	r4, r2
 800a17e:	2600      	movs	r6, #0
 800a180:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a184:	f1b9 0901 	subs.w	r9, r9, #1
 800a188:	d505      	bpl.n	800a196 <_fwalk_sglue+0x22>
 800a18a:	6824      	ldr	r4, [r4, #0]
 800a18c:	2c00      	cmp	r4, #0
 800a18e:	d1f7      	bne.n	800a180 <_fwalk_sglue+0xc>
 800a190:	4630      	mov	r0, r6
 800a192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a196:	89ab      	ldrh	r3, [r5, #12]
 800a198:	2b01      	cmp	r3, #1
 800a19a:	d907      	bls.n	800a1ac <_fwalk_sglue+0x38>
 800a19c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a1a0:	3301      	adds	r3, #1
 800a1a2:	d003      	beq.n	800a1ac <_fwalk_sglue+0x38>
 800a1a4:	4629      	mov	r1, r5
 800a1a6:	4638      	mov	r0, r7
 800a1a8:	47c0      	blx	r8
 800a1aa:	4306      	orrs	r6, r0
 800a1ac:	3568      	adds	r5, #104	@ 0x68
 800a1ae:	e7e9      	b.n	800a184 <_fwalk_sglue+0x10>

0800a1b0 <siprintf>:
 800a1b0:	b40e      	push	{r1, r2, r3}
 800a1b2:	b510      	push	{r4, lr}
 800a1b4:	b09d      	sub	sp, #116	@ 0x74
 800a1b6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a1b8:	9002      	str	r0, [sp, #8]
 800a1ba:	9006      	str	r0, [sp, #24]
 800a1bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a1c0:	480a      	ldr	r0, [pc, #40]	@ (800a1ec <siprintf+0x3c>)
 800a1c2:	9107      	str	r1, [sp, #28]
 800a1c4:	9104      	str	r1, [sp, #16]
 800a1c6:	490a      	ldr	r1, [pc, #40]	@ (800a1f0 <siprintf+0x40>)
 800a1c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1cc:	9105      	str	r1, [sp, #20]
 800a1ce:	2400      	movs	r4, #0
 800a1d0:	a902      	add	r1, sp, #8
 800a1d2:	6800      	ldr	r0, [r0, #0]
 800a1d4:	9301      	str	r3, [sp, #4]
 800a1d6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a1d8:	f001 fc4c 	bl	800ba74 <_svfiprintf_r>
 800a1dc:	9b02      	ldr	r3, [sp, #8]
 800a1de:	701c      	strb	r4, [r3, #0]
 800a1e0:	b01d      	add	sp, #116	@ 0x74
 800a1e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1e6:	b003      	add	sp, #12
 800a1e8:	4770      	bx	lr
 800a1ea:	bf00      	nop
 800a1ec:	20000040 	.word	0x20000040
 800a1f0:	ffff0208 	.word	0xffff0208

0800a1f4 <__sread>:
 800a1f4:	b510      	push	{r4, lr}
 800a1f6:	460c      	mov	r4, r1
 800a1f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1fc:	f000 f8b8 	bl	800a370 <_read_r>
 800a200:	2800      	cmp	r0, #0
 800a202:	bfab      	itete	ge
 800a204:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a206:	89a3      	ldrhlt	r3, [r4, #12]
 800a208:	181b      	addge	r3, r3, r0
 800a20a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a20e:	bfac      	ite	ge
 800a210:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a212:	81a3      	strhlt	r3, [r4, #12]
 800a214:	bd10      	pop	{r4, pc}

0800a216 <__swrite>:
 800a216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a21a:	461f      	mov	r7, r3
 800a21c:	898b      	ldrh	r3, [r1, #12]
 800a21e:	05db      	lsls	r3, r3, #23
 800a220:	4605      	mov	r5, r0
 800a222:	460c      	mov	r4, r1
 800a224:	4616      	mov	r6, r2
 800a226:	d505      	bpl.n	800a234 <__swrite+0x1e>
 800a228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a22c:	2302      	movs	r3, #2
 800a22e:	2200      	movs	r2, #0
 800a230:	f000 f88c 	bl	800a34c <_lseek_r>
 800a234:	89a3      	ldrh	r3, [r4, #12]
 800a236:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a23a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a23e:	81a3      	strh	r3, [r4, #12]
 800a240:	4632      	mov	r2, r6
 800a242:	463b      	mov	r3, r7
 800a244:	4628      	mov	r0, r5
 800a246:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a24a:	f000 b8a3 	b.w	800a394 <_write_r>

0800a24e <__sseek>:
 800a24e:	b510      	push	{r4, lr}
 800a250:	460c      	mov	r4, r1
 800a252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a256:	f000 f879 	bl	800a34c <_lseek_r>
 800a25a:	1c43      	adds	r3, r0, #1
 800a25c:	89a3      	ldrh	r3, [r4, #12]
 800a25e:	bf15      	itete	ne
 800a260:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a262:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a266:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a26a:	81a3      	strheq	r3, [r4, #12]
 800a26c:	bf18      	it	ne
 800a26e:	81a3      	strhne	r3, [r4, #12]
 800a270:	bd10      	pop	{r4, pc}

0800a272 <__sclose>:
 800a272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a276:	f000 b859 	b.w	800a32c <_close_r>

0800a27a <_vsniprintf_r>:
 800a27a:	b530      	push	{r4, r5, lr}
 800a27c:	4614      	mov	r4, r2
 800a27e:	2c00      	cmp	r4, #0
 800a280:	b09b      	sub	sp, #108	@ 0x6c
 800a282:	4605      	mov	r5, r0
 800a284:	461a      	mov	r2, r3
 800a286:	da05      	bge.n	800a294 <_vsniprintf_r+0x1a>
 800a288:	238b      	movs	r3, #139	@ 0x8b
 800a28a:	6003      	str	r3, [r0, #0]
 800a28c:	f04f 30ff 	mov.w	r0, #4294967295
 800a290:	b01b      	add	sp, #108	@ 0x6c
 800a292:	bd30      	pop	{r4, r5, pc}
 800a294:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a298:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a29c:	f04f 0300 	mov.w	r3, #0
 800a2a0:	9319      	str	r3, [sp, #100]	@ 0x64
 800a2a2:	bf14      	ite	ne
 800a2a4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a2a8:	4623      	moveq	r3, r4
 800a2aa:	9302      	str	r3, [sp, #8]
 800a2ac:	9305      	str	r3, [sp, #20]
 800a2ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a2b2:	9100      	str	r1, [sp, #0]
 800a2b4:	9104      	str	r1, [sp, #16]
 800a2b6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a2ba:	4669      	mov	r1, sp
 800a2bc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a2be:	f001 fbd9 	bl	800ba74 <_svfiprintf_r>
 800a2c2:	1c43      	adds	r3, r0, #1
 800a2c4:	bfbc      	itt	lt
 800a2c6:	238b      	movlt	r3, #139	@ 0x8b
 800a2c8:	602b      	strlt	r3, [r5, #0]
 800a2ca:	2c00      	cmp	r4, #0
 800a2cc:	d0e0      	beq.n	800a290 <_vsniprintf_r+0x16>
 800a2ce:	9b00      	ldr	r3, [sp, #0]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	701a      	strb	r2, [r3, #0]
 800a2d4:	e7dc      	b.n	800a290 <_vsniprintf_r+0x16>
	...

0800a2d8 <vsniprintf>:
 800a2d8:	b507      	push	{r0, r1, r2, lr}
 800a2da:	9300      	str	r3, [sp, #0]
 800a2dc:	4613      	mov	r3, r2
 800a2de:	460a      	mov	r2, r1
 800a2e0:	4601      	mov	r1, r0
 800a2e2:	4803      	ldr	r0, [pc, #12]	@ (800a2f0 <vsniprintf+0x18>)
 800a2e4:	6800      	ldr	r0, [r0, #0]
 800a2e6:	f7ff ffc8 	bl	800a27a <_vsniprintf_r>
 800a2ea:	b003      	add	sp, #12
 800a2ec:	f85d fb04 	ldr.w	pc, [sp], #4
 800a2f0:	20000040 	.word	0x20000040

0800a2f4 <memset>:
 800a2f4:	4402      	add	r2, r0
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d100      	bne.n	800a2fe <memset+0xa>
 800a2fc:	4770      	bx	lr
 800a2fe:	f803 1b01 	strb.w	r1, [r3], #1
 800a302:	e7f9      	b.n	800a2f8 <memset+0x4>

0800a304 <strcat>:
 800a304:	b510      	push	{r4, lr}
 800a306:	4602      	mov	r2, r0
 800a308:	7814      	ldrb	r4, [r2, #0]
 800a30a:	4613      	mov	r3, r2
 800a30c:	3201      	adds	r2, #1
 800a30e:	2c00      	cmp	r4, #0
 800a310:	d1fa      	bne.n	800a308 <strcat+0x4>
 800a312:	3b01      	subs	r3, #1
 800a314:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a318:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a31c:	2a00      	cmp	r2, #0
 800a31e:	d1f9      	bne.n	800a314 <strcat+0x10>
 800a320:	bd10      	pop	{r4, pc}
	...

0800a324 <_localeconv_r>:
 800a324:	4800      	ldr	r0, [pc, #0]	@ (800a328 <_localeconv_r+0x4>)
 800a326:	4770      	bx	lr
 800a328:	20000180 	.word	0x20000180

0800a32c <_close_r>:
 800a32c:	b538      	push	{r3, r4, r5, lr}
 800a32e:	4d06      	ldr	r5, [pc, #24]	@ (800a348 <_close_r+0x1c>)
 800a330:	2300      	movs	r3, #0
 800a332:	4604      	mov	r4, r0
 800a334:	4608      	mov	r0, r1
 800a336:	602b      	str	r3, [r5, #0]
 800a338:	f7fa fb7a 	bl	8004a30 <_close>
 800a33c:	1c43      	adds	r3, r0, #1
 800a33e:	d102      	bne.n	800a346 <_close_r+0x1a>
 800a340:	682b      	ldr	r3, [r5, #0]
 800a342:	b103      	cbz	r3, 800a346 <_close_r+0x1a>
 800a344:	6023      	str	r3, [r4, #0]
 800a346:	bd38      	pop	{r3, r4, r5, pc}
 800a348:	20001f20 	.word	0x20001f20

0800a34c <_lseek_r>:
 800a34c:	b538      	push	{r3, r4, r5, lr}
 800a34e:	4d07      	ldr	r5, [pc, #28]	@ (800a36c <_lseek_r+0x20>)
 800a350:	4604      	mov	r4, r0
 800a352:	4608      	mov	r0, r1
 800a354:	4611      	mov	r1, r2
 800a356:	2200      	movs	r2, #0
 800a358:	602a      	str	r2, [r5, #0]
 800a35a:	461a      	mov	r2, r3
 800a35c:	f7fa fb8f 	bl	8004a7e <_lseek>
 800a360:	1c43      	adds	r3, r0, #1
 800a362:	d102      	bne.n	800a36a <_lseek_r+0x1e>
 800a364:	682b      	ldr	r3, [r5, #0]
 800a366:	b103      	cbz	r3, 800a36a <_lseek_r+0x1e>
 800a368:	6023      	str	r3, [r4, #0]
 800a36a:	bd38      	pop	{r3, r4, r5, pc}
 800a36c:	20001f20 	.word	0x20001f20

0800a370 <_read_r>:
 800a370:	b538      	push	{r3, r4, r5, lr}
 800a372:	4d07      	ldr	r5, [pc, #28]	@ (800a390 <_read_r+0x20>)
 800a374:	4604      	mov	r4, r0
 800a376:	4608      	mov	r0, r1
 800a378:	4611      	mov	r1, r2
 800a37a:	2200      	movs	r2, #0
 800a37c:	602a      	str	r2, [r5, #0]
 800a37e:	461a      	mov	r2, r3
 800a380:	f7fa fb1d 	bl	80049be <_read>
 800a384:	1c43      	adds	r3, r0, #1
 800a386:	d102      	bne.n	800a38e <_read_r+0x1e>
 800a388:	682b      	ldr	r3, [r5, #0]
 800a38a:	b103      	cbz	r3, 800a38e <_read_r+0x1e>
 800a38c:	6023      	str	r3, [r4, #0]
 800a38e:	bd38      	pop	{r3, r4, r5, pc}
 800a390:	20001f20 	.word	0x20001f20

0800a394 <_write_r>:
 800a394:	b538      	push	{r3, r4, r5, lr}
 800a396:	4d07      	ldr	r5, [pc, #28]	@ (800a3b4 <_write_r+0x20>)
 800a398:	4604      	mov	r4, r0
 800a39a:	4608      	mov	r0, r1
 800a39c:	4611      	mov	r1, r2
 800a39e:	2200      	movs	r2, #0
 800a3a0:	602a      	str	r2, [r5, #0]
 800a3a2:	461a      	mov	r2, r3
 800a3a4:	f7fa fb28 	bl	80049f8 <_write>
 800a3a8:	1c43      	adds	r3, r0, #1
 800a3aa:	d102      	bne.n	800a3b2 <_write_r+0x1e>
 800a3ac:	682b      	ldr	r3, [r5, #0]
 800a3ae:	b103      	cbz	r3, 800a3b2 <_write_r+0x1e>
 800a3b0:	6023      	str	r3, [r4, #0]
 800a3b2:	bd38      	pop	{r3, r4, r5, pc}
 800a3b4:	20001f20 	.word	0x20001f20

0800a3b8 <__errno>:
 800a3b8:	4b01      	ldr	r3, [pc, #4]	@ (800a3c0 <__errno+0x8>)
 800a3ba:	6818      	ldr	r0, [r3, #0]
 800a3bc:	4770      	bx	lr
 800a3be:	bf00      	nop
 800a3c0:	20000040 	.word	0x20000040

0800a3c4 <__libc_init_array>:
 800a3c4:	b570      	push	{r4, r5, r6, lr}
 800a3c6:	4d0d      	ldr	r5, [pc, #52]	@ (800a3fc <__libc_init_array+0x38>)
 800a3c8:	4c0d      	ldr	r4, [pc, #52]	@ (800a400 <__libc_init_array+0x3c>)
 800a3ca:	1b64      	subs	r4, r4, r5
 800a3cc:	10a4      	asrs	r4, r4, #2
 800a3ce:	2600      	movs	r6, #0
 800a3d0:	42a6      	cmp	r6, r4
 800a3d2:	d109      	bne.n	800a3e8 <__libc_init_array+0x24>
 800a3d4:	4d0b      	ldr	r5, [pc, #44]	@ (800a404 <__libc_init_array+0x40>)
 800a3d6:	4c0c      	ldr	r4, [pc, #48]	@ (800a408 <__libc_init_array+0x44>)
 800a3d8:	f002 f916 	bl	800c608 <_init>
 800a3dc:	1b64      	subs	r4, r4, r5
 800a3de:	10a4      	asrs	r4, r4, #2
 800a3e0:	2600      	movs	r6, #0
 800a3e2:	42a6      	cmp	r6, r4
 800a3e4:	d105      	bne.n	800a3f2 <__libc_init_array+0x2e>
 800a3e6:	bd70      	pop	{r4, r5, r6, pc}
 800a3e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3ec:	4798      	blx	r3
 800a3ee:	3601      	adds	r6, #1
 800a3f0:	e7ee      	b.n	800a3d0 <__libc_init_array+0xc>
 800a3f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3f6:	4798      	blx	r3
 800a3f8:	3601      	adds	r6, #1
 800a3fa:	e7f2      	b.n	800a3e2 <__libc_init_array+0x1e>
 800a3fc:	0800e60c 	.word	0x0800e60c
 800a400:	0800e60c 	.word	0x0800e60c
 800a404:	0800e60c 	.word	0x0800e60c
 800a408:	0800e610 	.word	0x0800e610

0800a40c <__retarget_lock_init_recursive>:
 800a40c:	4770      	bx	lr

0800a40e <__retarget_lock_acquire_recursive>:
 800a40e:	4770      	bx	lr

0800a410 <__retarget_lock_release_recursive>:
 800a410:	4770      	bx	lr

0800a412 <quorem>:
 800a412:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a416:	6903      	ldr	r3, [r0, #16]
 800a418:	690c      	ldr	r4, [r1, #16]
 800a41a:	42a3      	cmp	r3, r4
 800a41c:	4607      	mov	r7, r0
 800a41e:	db7e      	blt.n	800a51e <quorem+0x10c>
 800a420:	3c01      	subs	r4, #1
 800a422:	f101 0814 	add.w	r8, r1, #20
 800a426:	00a3      	lsls	r3, r4, #2
 800a428:	f100 0514 	add.w	r5, r0, #20
 800a42c:	9300      	str	r3, [sp, #0]
 800a42e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a432:	9301      	str	r3, [sp, #4]
 800a434:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a438:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a43c:	3301      	adds	r3, #1
 800a43e:	429a      	cmp	r2, r3
 800a440:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a444:	fbb2 f6f3 	udiv	r6, r2, r3
 800a448:	d32e      	bcc.n	800a4a8 <quorem+0x96>
 800a44a:	f04f 0a00 	mov.w	sl, #0
 800a44e:	46c4      	mov	ip, r8
 800a450:	46ae      	mov	lr, r5
 800a452:	46d3      	mov	fp, sl
 800a454:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a458:	b298      	uxth	r0, r3
 800a45a:	fb06 a000 	mla	r0, r6, r0, sl
 800a45e:	0c02      	lsrs	r2, r0, #16
 800a460:	0c1b      	lsrs	r3, r3, #16
 800a462:	fb06 2303 	mla	r3, r6, r3, r2
 800a466:	f8de 2000 	ldr.w	r2, [lr]
 800a46a:	b280      	uxth	r0, r0
 800a46c:	b292      	uxth	r2, r2
 800a46e:	1a12      	subs	r2, r2, r0
 800a470:	445a      	add	r2, fp
 800a472:	f8de 0000 	ldr.w	r0, [lr]
 800a476:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a47a:	b29b      	uxth	r3, r3
 800a47c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a480:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a484:	b292      	uxth	r2, r2
 800a486:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a48a:	45e1      	cmp	r9, ip
 800a48c:	f84e 2b04 	str.w	r2, [lr], #4
 800a490:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a494:	d2de      	bcs.n	800a454 <quorem+0x42>
 800a496:	9b00      	ldr	r3, [sp, #0]
 800a498:	58eb      	ldr	r3, [r5, r3]
 800a49a:	b92b      	cbnz	r3, 800a4a8 <quorem+0x96>
 800a49c:	9b01      	ldr	r3, [sp, #4]
 800a49e:	3b04      	subs	r3, #4
 800a4a0:	429d      	cmp	r5, r3
 800a4a2:	461a      	mov	r2, r3
 800a4a4:	d32f      	bcc.n	800a506 <quorem+0xf4>
 800a4a6:	613c      	str	r4, [r7, #16]
 800a4a8:	4638      	mov	r0, r7
 800a4aa:	f001 f97f 	bl	800b7ac <__mcmp>
 800a4ae:	2800      	cmp	r0, #0
 800a4b0:	db25      	blt.n	800a4fe <quorem+0xec>
 800a4b2:	4629      	mov	r1, r5
 800a4b4:	2000      	movs	r0, #0
 800a4b6:	f858 2b04 	ldr.w	r2, [r8], #4
 800a4ba:	f8d1 c000 	ldr.w	ip, [r1]
 800a4be:	fa1f fe82 	uxth.w	lr, r2
 800a4c2:	fa1f f38c 	uxth.w	r3, ip
 800a4c6:	eba3 030e 	sub.w	r3, r3, lr
 800a4ca:	4403      	add	r3, r0
 800a4cc:	0c12      	lsrs	r2, r2, #16
 800a4ce:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a4d2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a4d6:	b29b      	uxth	r3, r3
 800a4d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a4dc:	45c1      	cmp	r9, r8
 800a4de:	f841 3b04 	str.w	r3, [r1], #4
 800a4e2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a4e6:	d2e6      	bcs.n	800a4b6 <quorem+0xa4>
 800a4e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a4ec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a4f0:	b922      	cbnz	r2, 800a4fc <quorem+0xea>
 800a4f2:	3b04      	subs	r3, #4
 800a4f4:	429d      	cmp	r5, r3
 800a4f6:	461a      	mov	r2, r3
 800a4f8:	d30b      	bcc.n	800a512 <quorem+0x100>
 800a4fa:	613c      	str	r4, [r7, #16]
 800a4fc:	3601      	adds	r6, #1
 800a4fe:	4630      	mov	r0, r6
 800a500:	b003      	add	sp, #12
 800a502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a506:	6812      	ldr	r2, [r2, #0]
 800a508:	3b04      	subs	r3, #4
 800a50a:	2a00      	cmp	r2, #0
 800a50c:	d1cb      	bne.n	800a4a6 <quorem+0x94>
 800a50e:	3c01      	subs	r4, #1
 800a510:	e7c6      	b.n	800a4a0 <quorem+0x8e>
 800a512:	6812      	ldr	r2, [r2, #0]
 800a514:	3b04      	subs	r3, #4
 800a516:	2a00      	cmp	r2, #0
 800a518:	d1ef      	bne.n	800a4fa <quorem+0xe8>
 800a51a:	3c01      	subs	r4, #1
 800a51c:	e7ea      	b.n	800a4f4 <quorem+0xe2>
 800a51e:	2000      	movs	r0, #0
 800a520:	e7ee      	b.n	800a500 <quorem+0xee>
 800a522:	0000      	movs	r0, r0
 800a524:	0000      	movs	r0, r0
	...

0800a528 <_dtoa_r>:
 800a528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a52c:	69c7      	ldr	r7, [r0, #28]
 800a52e:	b097      	sub	sp, #92	@ 0x5c
 800a530:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a534:	ec55 4b10 	vmov	r4, r5, d0
 800a538:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a53a:	9107      	str	r1, [sp, #28]
 800a53c:	4681      	mov	r9, r0
 800a53e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a540:	9311      	str	r3, [sp, #68]	@ 0x44
 800a542:	b97f      	cbnz	r7, 800a564 <_dtoa_r+0x3c>
 800a544:	2010      	movs	r0, #16
 800a546:	f000 fe09 	bl	800b15c <malloc>
 800a54a:	4602      	mov	r2, r0
 800a54c:	f8c9 001c 	str.w	r0, [r9, #28]
 800a550:	b920      	cbnz	r0, 800a55c <_dtoa_r+0x34>
 800a552:	4ba9      	ldr	r3, [pc, #676]	@ (800a7f8 <_dtoa_r+0x2d0>)
 800a554:	21ef      	movs	r1, #239	@ 0xef
 800a556:	48a9      	ldr	r0, [pc, #676]	@ (800a7fc <_dtoa_r+0x2d4>)
 800a558:	f001 fc6c 	bl	800be34 <__assert_func>
 800a55c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a560:	6007      	str	r7, [r0, #0]
 800a562:	60c7      	str	r7, [r0, #12]
 800a564:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a568:	6819      	ldr	r1, [r3, #0]
 800a56a:	b159      	cbz	r1, 800a584 <_dtoa_r+0x5c>
 800a56c:	685a      	ldr	r2, [r3, #4]
 800a56e:	604a      	str	r2, [r1, #4]
 800a570:	2301      	movs	r3, #1
 800a572:	4093      	lsls	r3, r2
 800a574:	608b      	str	r3, [r1, #8]
 800a576:	4648      	mov	r0, r9
 800a578:	f000 fee6 	bl	800b348 <_Bfree>
 800a57c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a580:	2200      	movs	r2, #0
 800a582:	601a      	str	r2, [r3, #0]
 800a584:	1e2b      	subs	r3, r5, #0
 800a586:	bfb9      	ittee	lt
 800a588:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a58c:	9305      	strlt	r3, [sp, #20]
 800a58e:	2300      	movge	r3, #0
 800a590:	6033      	strge	r3, [r6, #0]
 800a592:	9f05      	ldr	r7, [sp, #20]
 800a594:	4b9a      	ldr	r3, [pc, #616]	@ (800a800 <_dtoa_r+0x2d8>)
 800a596:	bfbc      	itt	lt
 800a598:	2201      	movlt	r2, #1
 800a59a:	6032      	strlt	r2, [r6, #0]
 800a59c:	43bb      	bics	r3, r7
 800a59e:	d112      	bne.n	800a5c6 <_dtoa_r+0x9e>
 800a5a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a5a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a5a6:	6013      	str	r3, [r2, #0]
 800a5a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a5ac:	4323      	orrs	r3, r4
 800a5ae:	f000 855a 	beq.w	800b066 <_dtoa_r+0xb3e>
 800a5b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a5b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a814 <_dtoa_r+0x2ec>
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	f000 855c 	beq.w	800b076 <_dtoa_r+0xb4e>
 800a5be:	f10a 0303 	add.w	r3, sl, #3
 800a5c2:	f000 bd56 	b.w	800b072 <_dtoa_r+0xb4a>
 800a5c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	ec51 0b17 	vmov	r0, r1, d7
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a5d6:	f7f6 fa7f 	bl	8000ad8 <__aeabi_dcmpeq>
 800a5da:	4680      	mov	r8, r0
 800a5dc:	b158      	cbz	r0, 800a5f6 <_dtoa_r+0xce>
 800a5de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	6013      	str	r3, [r2, #0]
 800a5e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a5e6:	b113      	cbz	r3, 800a5ee <_dtoa_r+0xc6>
 800a5e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a5ea:	4b86      	ldr	r3, [pc, #536]	@ (800a804 <_dtoa_r+0x2dc>)
 800a5ec:	6013      	str	r3, [r2, #0]
 800a5ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a818 <_dtoa_r+0x2f0>
 800a5f2:	f000 bd40 	b.w	800b076 <_dtoa_r+0xb4e>
 800a5f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a5fa:	aa14      	add	r2, sp, #80	@ 0x50
 800a5fc:	a915      	add	r1, sp, #84	@ 0x54
 800a5fe:	4648      	mov	r0, r9
 800a600:	f001 f984 	bl	800b90c <__d2b>
 800a604:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a608:	9002      	str	r0, [sp, #8]
 800a60a:	2e00      	cmp	r6, #0
 800a60c:	d078      	beq.n	800a700 <_dtoa_r+0x1d8>
 800a60e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a610:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a614:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a618:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a61c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a620:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a624:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a628:	4619      	mov	r1, r3
 800a62a:	2200      	movs	r2, #0
 800a62c:	4b76      	ldr	r3, [pc, #472]	@ (800a808 <_dtoa_r+0x2e0>)
 800a62e:	f7f5 fe33 	bl	8000298 <__aeabi_dsub>
 800a632:	a36b      	add	r3, pc, #428	@ (adr r3, 800a7e0 <_dtoa_r+0x2b8>)
 800a634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a638:	f7f5 ffe6 	bl	8000608 <__aeabi_dmul>
 800a63c:	a36a      	add	r3, pc, #424	@ (adr r3, 800a7e8 <_dtoa_r+0x2c0>)
 800a63e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a642:	f7f5 fe2b 	bl	800029c <__adddf3>
 800a646:	4604      	mov	r4, r0
 800a648:	4630      	mov	r0, r6
 800a64a:	460d      	mov	r5, r1
 800a64c:	f7f5 ff72 	bl	8000534 <__aeabi_i2d>
 800a650:	a367      	add	r3, pc, #412	@ (adr r3, 800a7f0 <_dtoa_r+0x2c8>)
 800a652:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a656:	f7f5 ffd7 	bl	8000608 <__aeabi_dmul>
 800a65a:	4602      	mov	r2, r0
 800a65c:	460b      	mov	r3, r1
 800a65e:	4620      	mov	r0, r4
 800a660:	4629      	mov	r1, r5
 800a662:	f7f5 fe1b 	bl	800029c <__adddf3>
 800a666:	4604      	mov	r4, r0
 800a668:	460d      	mov	r5, r1
 800a66a:	f7f6 fa7d 	bl	8000b68 <__aeabi_d2iz>
 800a66e:	2200      	movs	r2, #0
 800a670:	4607      	mov	r7, r0
 800a672:	2300      	movs	r3, #0
 800a674:	4620      	mov	r0, r4
 800a676:	4629      	mov	r1, r5
 800a678:	f7f6 fa38 	bl	8000aec <__aeabi_dcmplt>
 800a67c:	b140      	cbz	r0, 800a690 <_dtoa_r+0x168>
 800a67e:	4638      	mov	r0, r7
 800a680:	f7f5 ff58 	bl	8000534 <__aeabi_i2d>
 800a684:	4622      	mov	r2, r4
 800a686:	462b      	mov	r3, r5
 800a688:	f7f6 fa26 	bl	8000ad8 <__aeabi_dcmpeq>
 800a68c:	b900      	cbnz	r0, 800a690 <_dtoa_r+0x168>
 800a68e:	3f01      	subs	r7, #1
 800a690:	2f16      	cmp	r7, #22
 800a692:	d852      	bhi.n	800a73a <_dtoa_r+0x212>
 800a694:	4b5d      	ldr	r3, [pc, #372]	@ (800a80c <_dtoa_r+0x2e4>)
 800a696:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a69a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a69e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a6a2:	f7f6 fa23 	bl	8000aec <__aeabi_dcmplt>
 800a6a6:	2800      	cmp	r0, #0
 800a6a8:	d049      	beq.n	800a73e <_dtoa_r+0x216>
 800a6aa:	3f01      	subs	r7, #1
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	9310      	str	r3, [sp, #64]	@ 0x40
 800a6b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a6b2:	1b9b      	subs	r3, r3, r6
 800a6b4:	1e5a      	subs	r2, r3, #1
 800a6b6:	bf45      	ittet	mi
 800a6b8:	f1c3 0301 	rsbmi	r3, r3, #1
 800a6bc:	9300      	strmi	r3, [sp, #0]
 800a6be:	2300      	movpl	r3, #0
 800a6c0:	2300      	movmi	r3, #0
 800a6c2:	9206      	str	r2, [sp, #24]
 800a6c4:	bf54      	ite	pl
 800a6c6:	9300      	strpl	r3, [sp, #0]
 800a6c8:	9306      	strmi	r3, [sp, #24]
 800a6ca:	2f00      	cmp	r7, #0
 800a6cc:	db39      	blt.n	800a742 <_dtoa_r+0x21a>
 800a6ce:	9b06      	ldr	r3, [sp, #24]
 800a6d0:	970d      	str	r7, [sp, #52]	@ 0x34
 800a6d2:	443b      	add	r3, r7
 800a6d4:	9306      	str	r3, [sp, #24]
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	9308      	str	r3, [sp, #32]
 800a6da:	9b07      	ldr	r3, [sp, #28]
 800a6dc:	2b09      	cmp	r3, #9
 800a6de:	d863      	bhi.n	800a7a8 <_dtoa_r+0x280>
 800a6e0:	2b05      	cmp	r3, #5
 800a6e2:	bfc4      	itt	gt
 800a6e4:	3b04      	subgt	r3, #4
 800a6e6:	9307      	strgt	r3, [sp, #28]
 800a6e8:	9b07      	ldr	r3, [sp, #28]
 800a6ea:	f1a3 0302 	sub.w	r3, r3, #2
 800a6ee:	bfcc      	ite	gt
 800a6f0:	2400      	movgt	r4, #0
 800a6f2:	2401      	movle	r4, #1
 800a6f4:	2b03      	cmp	r3, #3
 800a6f6:	d863      	bhi.n	800a7c0 <_dtoa_r+0x298>
 800a6f8:	e8df f003 	tbb	[pc, r3]
 800a6fc:	2b375452 	.word	0x2b375452
 800a700:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a704:	441e      	add	r6, r3
 800a706:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a70a:	2b20      	cmp	r3, #32
 800a70c:	bfc1      	itttt	gt
 800a70e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a712:	409f      	lslgt	r7, r3
 800a714:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a718:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a71c:	bfd6      	itet	le
 800a71e:	f1c3 0320 	rsble	r3, r3, #32
 800a722:	ea47 0003 	orrgt.w	r0, r7, r3
 800a726:	fa04 f003 	lslle.w	r0, r4, r3
 800a72a:	f7f5 fef3 	bl	8000514 <__aeabi_ui2d>
 800a72e:	2201      	movs	r2, #1
 800a730:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a734:	3e01      	subs	r6, #1
 800a736:	9212      	str	r2, [sp, #72]	@ 0x48
 800a738:	e776      	b.n	800a628 <_dtoa_r+0x100>
 800a73a:	2301      	movs	r3, #1
 800a73c:	e7b7      	b.n	800a6ae <_dtoa_r+0x186>
 800a73e:	9010      	str	r0, [sp, #64]	@ 0x40
 800a740:	e7b6      	b.n	800a6b0 <_dtoa_r+0x188>
 800a742:	9b00      	ldr	r3, [sp, #0]
 800a744:	1bdb      	subs	r3, r3, r7
 800a746:	9300      	str	r3, [sp, #0]
 800a748:	427b      	negs	r3, r7
 800a74a:	9308      	str	r3, [sp, #32]
 800a74c:	2300      	movs	r3, #0
 800a74e:	930d      	str	r3, [sp, #52]	@ 0x34
 800a750:	e7c3      	b.n	800a6da <_dtoa_r+0x1b2>
 800a752:	2301      	movs	r3, #1
 800a754:	9309      	str	r3, [sp, #36]	@ 0x24
 800a756:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a758:	eb07 0b03 	add.w	fp, r7, r3
 800a75c:	f10b 0301 	add.w	r3, fp, #1
 800a760:	2b01      	cmp	r3, #1
 800a762:	9303      	str	r3, [sp, #12]
 800a764:	bfb8      	it	lt
 800a766:	2301      	movlt	r3, #1
 800a768:	e006      	b.n	800a778 <_dtoa_r+0x250>
 800a76a:	2301      	movs	r3, #1
 800a76c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a76e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a770:	2b00      	cmp	r3, #0
 800a772:	dd28      	ble.n	800a7c6 <_dtoa_r+0x29e>
 800a774:	469b      	mov	fp, r3
 800a776:	9303      	str	r3, [sp, #12]
 800a778:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a77c:	2100      	movs	r1, #0
 800a77e:	2204      	movs	r2, #4
 800a780:	f102 0514 	add.w	r5, r2, #20
 800a784:	429d      	cmp	r5, r3
 800a786:	d926      	bls.n	800a7d6 <_dtoa_r+0x2ae>
 800a788:	6041      	str	r1, [r0, #4]
 800a78a:	4648      	mov	r0, r9
 800a78c:	f000 fd9c 	bl	800b2c8 <_Balloc>
 800a790:	4682      	mov	sl, r0
 800a792:	2800      	cmp	r0, #0
 800a794:	d142      	bne.n	800a81c <_dtoa_r+0x2f4>
 800a796:	4b1e      	ldr	r3, [pc, #120]	@ (800a810 <_dtoa_r+0x2e8>)
 800a798:	4602      	mov	r2, r0
 800a79a:	f240 11af 	movw	r1, #431	@ 0x1af
 800a79e:	e6da      	b.n	800a556 <_dtoa_r+0x2e>
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	e7e3      	b.n	800a76c <_dtoa_r+0x244>
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	e7d5      	b.n	800a754 <_dtoa_r+0x22c>
 800a7a8:	2401      	movs	r4, #1
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	9307      	str	r3, [sp, #28]
 800a7ae:	9409      	str	r4, [sp, #36]	@ 0x24
 800a7b0:	f04f 3bff 	mov.w	fp, #4294967295
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	f8cd b00c 	str.w	fp, [sp, #12]
 800a7ba:	2312      	movs	r3, #18
 800a7bc:	920c      	str	r2, [sp, #48]	@ 0x30
 800a7be:	e7db      	b.n	800a778 <_dtoa_r+0x250>
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7c4:	e7f4      	b.n	800a7b0 <_dtoa_r+0x288>
 800a7c6:	f04f 0b01 	mov.w	fp, #1
 800a7ca:	f8cd b00c 	str.w	fp, [sp, #12]
 800a7ce:	465b      	mov	r3, fp
 800a7d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a7d4:	e7d0      	b.n	800a778 <_dtoa_r+0x250>
 800a7d6:	3101      	adds	r1, #1
 800a7d8:	0052      	lsls	r2, r2, #1
 800a7da:	e7d1      	b.n	800a780 <_dtoa_r+0x258>
 800a7dc:	f3af 8000 	nop.w
 800a7e0:	636f4361 	.word	0x636f4361
 800a7e4:	3fd287a7 	.word	0x3fd287a7
 800a7e8:	8b60c8b3 	.word	0x8b60c8b3
 800a7ec:	3fc68a28 	.word	0x3fc68a28
 800a7f0:	509f79fb 	.word	0x509f79fb
 800a7f4:	3fd34413 	.word	0x3fd34413
 800a7f8:	0800e2d1 	.word	0x0800e2d1
 800a7fc:	0800e2e8 	.word	0x0800e2e8
 800a800:	7ff00000 	.word	0x7ff00000
 800a804:	0800e2a1 	.word	0x0800e2a1
 800a808:	3ff80000 	.word	0x3ff80000
 800a80c:	0800e438 	.word	0x0800e438
 800a810:	0800e340 	.word	0x0800e340
 800a814:	0800e2cd 	.word	0x0800e2cd
 800a818:	0800e2a0 	.word	0x0800e2a0
 800a81c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a820:	6018      	str	r0, [r3, #0]
 800a822:	9b03      	ldr	r3, [sp, #12]
 800a824:	2b0e      	cmp	r3, #14
 800a826:	f200 80a1 	bhi.w	800a96c <_dtoa_r+0x444>
 800a82a:	2c00      	cmp	r4, #0
 800a82c:	f000 809e 	beq.w	800a96c <_dtoa_r+0x444>
 800a830:	2f00      	cmp	r7, #0
 800a832:	dd33      	ble.n	800a89c <_dtoa_r+0x374>
 800a834:	4b9c      	ldr	r3, [pc, #624]	@ (800aaa8 <_dtoa_r+0x580>)
 800a836:	f007 020f 	and.w	r2, r7, #15
 800a83a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a83e:	ed93 7b00 	vldr	d7, [r3]
 800a842:	05f8      	lsls	r0, r7, #23
 800a844:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a848:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a84c:	d516      	bpl.n	800a87c <_dtoa_r+0x354>
 800a84e:	4b97      	ldr	r3, [pc, #604]	@ (800aaac <_dtoa_r+0x584>)
 800a850:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a854:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a858:	f7f6 f800 	bl	800085c <__aeabi_ddiv>
 800a85c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a860:	f004 040f 	and.w	r4, r4, #15
 800a864:	2603      	movs	r6, #3
 800a866:	4d91      	ldr	r5, [pc, #580]	@ (800aaac <_dtoa_r+0x584>)
 800a868:	b954      	cbnz	r4, 800a880 <_dtoa_r+0x358>
 800a86a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a86e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a872:	f7f5 fff3 	bl	800085c <__aeabi_ddiv>
 800a876:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a87a:	e028      	b.n	800a8ce <_dtoa_r+0x3a6>
 800a87c:	2602      	movs	r6, #2
 800a87e:	e7f2      	b.n	800a866 <_dtoa_r+0x33e>
 800a880:	07e1      	lsls	r1, r4, #31
 800a882:	d508      	bpl.n	800a896 <_dtoa_r+0x36e>
 800a884:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a888:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a88c:	f7f5 febc 	bl	8000608 <__aeabi_dmul>
 800a890:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a894:	3601      	adds	r6, #1
 800a896:	1064      	asrs	r4, r4, #1
 800a898:	3508      	adds	r5, #8
 800a89a:	e7e5      	b.n	800a868 <_dtoa_r+0x340>
 800a89c:	f000 80af 	beq.w	800a9fe <_dtoa_r+0x4d6>
 800a8a0:	427c      	negs	r4, r7
 800a8a2:	4b81      	ldr	r3, [pc, #516]	@ (800aaa8 <_dtoa_r+0x580>)
 800a8a4:	4d81      	ldr	r5, [pc, #516]	@ (800aaac <_dtoa_r+0x584>)
 800a8a6:	f004 020f 	and.w	r2, r4, #15
 800a8aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a8b6:	f7f5 fea7 	bl	8000608 <__aeabi_dmul>
 800a8ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8be:	1124      	asrs	r4, r4, #4
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	2602      	movs	r6, #2
 800a8c4:	2c00      	cmp	r4, #0
 800a8c6:	f040 808f 	bne.w	800a9e8 <_dtoa_r+0x4c0>
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d1d3      	bne.n	800a876 <_dtoa_r+0x34e>
 800a8ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a8d0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	f000 8094 	beq.w	800aa02 <_dtoa_r+0x4da>
 800a8da:	4b75      	ldr	r3, [pc, #468]	@ (800aab0 <_dtoa_r+0x588>)
 800a8dc:	2200      	movs	r2, #0
 800a8de:	4620      	mov	r0, r4
 800a8e0:	4629      	mov	r1, r5
 800a8e2:	f7f6 f903 	bl	8000aec <__aeabi_dcmplt>
 800a8e6:	2800      	cmp	r0, #0
 800a8e8:	f000 808b 	beq.w	800aa02 <_dtoa_r+0x4da>
 800a8ec:	9b03      	ldr	r3, [sp, #12]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	f000 8087 	beq.w	800aa02 <_dtoa_r+0x4da>
 800a8f4:	f1bb 0f00 	cmp.w	fp, #0
 800a8f8:	dd34      	ble.n	800a964 <_dtoa_r+0x43c>
 800a8fa:	4620      	mov	r0, r4
 800a8fc:	4b6d      	ldr	r3, [pc, #436]	@ (800aab4 <_dtoa_r+0x58c>)
 800a8fe:	2200      	movs	r2, #0
 800a900:	4629      	mov	r1, r5
 800a902:	f7f5 fe81 	bl	8000608 <__aeabi_dmul>
 800a906:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a90a:	f107 38ff 	add.w	r8, r7, #4294967295
 800a90e:	3601      	adds	r6, #1
 800a910:	465c      	mov	r4, fp
 800a912:	4630      	mov	r0, r6
 800a914:	f7f5 fe0e 	bl	8000534 <__aeabi_i2d>
 800a918:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a91c:	f7f5 fe74 	bl	8000608 <__aeabi_dmul>
 800a920:	4b65      	ldr	r3, [pc, #404]	@ (800aab8 <_dtoa_r+0x590>)
 800a922:	2200      	movs	r2, #0
 800a924:	f7f5 fcba 	bl	800029c <__adddf3>
 800a928:	4605      	mov	r5, r0
 800a92a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a92e:	2c00      	cmp	r4, #0
 800a930:	d16a      	bne.n	800aa08 <_dtoa_r+0x4e0>
 800a932:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a936:	4b61      	ldr	r3, [pc, #388]	@ (800aabc <_dtoa_r+0x594>)
 800a938:	2200      	movs	r2, #0
 800a93a:	f7f5 fcad 	bl	8000298 <__aeabi_dsub>
 800a93e:	4602      	mov	r2, r0
 800a940:	460b      	mov	r3, r1
 800a942:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a946:	462a      	mov	r2, r5
 800a948:	4633      	mov	r3, r6
 800a94a:	f7f6 f8ed 	bl	8000b28 <__aeabi_dcmpgt>
 800a94e:	2800      	cmp	r0, #0
 800a950:	f040 8298 	bne.w	800ae84 <_dtoa_r+0x95c>
 800a954:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a958:	462a      	mov	r2, r5
 800a95a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a95e:	f7f6 f8c5 	bl	8000aec <__aeabi_dcmplt>
 800a962:	bb38      	cbnz	r0, 800a9b4 <_dtoa_r+0x48c>
 800a964:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a968:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a96c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a96e:	2b00      	cmp	r3, #0
 800a970:	f2c0 8157 	blt.w	800ac22 <_dtoa_r+0x6fa>
 800a974:	2f0e      	cmp	r7, #14
 800a976:	f300 8154 	bgt.w	800ac22 <_dtoa_r+0x6fa>
 800a97a:	4b4b      	ldr	r3, [pc, #300]	@ (800aaa8 <_dtoa_r+0x580>)
 800a97c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a980:	ed93 7b00 	vldr	d7, [r3]
 800a984:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a986:	2b00      	cmp	r3, #0
 800a988:	ed8d 7b00 	vstr	d7, [sp]
 800a98c:	f280 80e5 	bge.w	800ab5a <_dtoa_r+0x632>
 800a990:	9b03      	ldr	r3, [sp, #12]
 800a992:	2b00      	cmp	r3, #0
 800a994:	f300 80e1 	bgt.w	800ab5a <_dtoa_r+0x632>
 800a998:	d10c      	bne.n	800a9b4 <_dtoa_r+0x48c>
 800a99a:	4b48      	ldr	r3, [pc, #288]	@ (800aabc <_dtoa_r+0x594>)
 800a99c:	2200      	movs	r2, #0
 800a99e:	ec51 0b17 	vmov	r0, r1, d7
 800a9a2:	f7f5 fe31 	bl	8000608 <__aeabi_dmul>
 800a9a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9aa:	f7f6 f8b3 	bl	8000b14 <__aeabi_dcmpge>
 800a9ae:	2800      	cmp	r0, #0
 800a9b0:	f000 8266 	beq.w	800ae80 <_dtoa_r+0x958>
 800a9b4:	2400      	movs	r4, #0
 800a9b6:	4625      	mov	r5, r4
 800a9b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a9ba:	4656      	mov	r6, sl
 800a9bc:	ea6f 0803 	mvn.w	r8, r3
 800a9c0:	2700      	movs	r7, #0
 800a9c2:	4621      	mov	r1, r4
 800a9c4:	4648      	mov	r0, r9
 800a9c6:	f000 fcbf 	bl	800b348 <_Bfree>
 800a9ca:	2d00      	cmp	r5, #0
 800a9cc:	f000 80bd 	beq.w	800ab4a <_dtoa_r+0x622>
 800a9d0:	b12f      	cbz	r7, 800a9de <_dtoa_r+0x4b6>
 800a9d2:	42af      	cmp	r7, r5
 800a9d4:	d003      	beq.n	800a9de <_dtoa_r+0x4b6>
 800a9d6:	4639      	mov	r1, r7
 800a9d8:	4648      	mov	r0, r9
 800a9da:	f000 fcb5 	bl	800b348 <_Bfree>
 800a9de:	4629      	mov	r1, r5
 800a9e0:	4648      	mov	r0, r9
 800a9e2:	f000 fcb1 	bl	800b348 <_Bfree>
 800a9e6:	e0b0      	b.n	800ab4a <_dtoa_r+0x622>
 800a9e8:	07e2      	lsls	r2, r4, #31
 800a9ea:	d505      	bpl.n	800a9f8 <_dtoa_r+0x4d0>
 800a9ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a9f0:	f7f5 fe0a 	bl	8000608 <__aeabi_dmul>
 800a9f4:	3601      	adds	r6, #1
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	1064      	asrs	r4, r4, #1
 800a9fa:	3508      	adds	r5, #8
 800a9fc:	e762      	b.n	800a8c4 <_dtoa_r+0x39c>
 800a9fe:	2602      	movs	r6, #2
 800aa00:	e765      	b.n	800a8ce <_dtoa_r+0x3a6>
 800aa02:	9c03      	ldr	r4, [sp, #12]
 800aa04:	46b8      	mov	r8, r7
 800aa06:	e784      	b.n	800a912 <_dtoa_r+0x3ea>
 800aa08:	4b27      	ldr	r3, [pc, #156]	@ (800aaa8 <_dtoa_r+0x580>)
 800aa0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aa0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aa10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aa14:	4454      	add	r4, sl
 800aa16:	2900      	cmp	r1, #0
 800aa18:	d054      	beq.n	800aac4 <_dtoa_r+0x59c>
 800aa1a:	4929      	ldr	r1, [pc, #164]	@ (800aac0 <_dtoa_r+0x598>)
 800aa1c:	2000      	movs	r0, #0
 800aa1e:	f7f5 ff1d 	bl	800085c <__aeabi_ddiv>
 800aa22:	4633      	mov	r3, r6
 800aa24:	462a      	mov	r2, r5
 800aa26:	f7f5 fc37 	bl	8000298 <__aeabi_dsub>
 800aa2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa2e:	4656      	mov	r6, sl
 800aa30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa34:	f7f6 f898 	bl	8000b68 <__aeabi_d2iz>
 800aa38:	4605      	mov	r5, r0
 800aa3a:	f7f5 fd7b 	bl	8000534 <__aeabi_i2d>
 800aa3e:	4602      	mov	r2, r0
 800aa40:	460b      	mov	r3, r1
 800aa42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa46:	f7f5 fc27 	bl	8000298 <__aeabi_dsub>
 800aa4a:	3530      	adds	r5, #48	@ 0x30
 800aa4c:	4602      	mov	r2, r0
 800aa4e:	460b      	mov	r3, r1
 800aa50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aa54:	f806 5b01 	strb.w	r5, [r6], #1
 800aa58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aa5c:	f7f6 f846 	bl	8000aec <__aeabi_dcmplt>
 800aa60:	2800      	cmp	r0, #0
 800aa62:	d172      	bne.n	800ab4a <_dtoa_r+0x622>
 800aa64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa68:	4911      	ldr	r1, [pc, #68]	@ (800aab0 <_dtoa_r+0x588>)
 800aa6a:	2000      	movs	r0, #0
 800aa6c:	f7f5 fc14 	bl	8000298 <__aeabi_dsub>
 800aa70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aa74:	f7f6 f83a 	bl	8000aec <__aeabi_dcmplt>
 800aa78:	2800      	cmp	r0, #0
 800aa7a:	f040 80b4 	bne.w	800abe6 <_dtoa_r+0x6be>
 800aa7e:	42a6      	cmp	r6, r4
 800aa80:	f43f af70 	beq.w	800a964 <_dtoa_r+0x43c>
 800aa84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa88:	4b0a      	ldr	r3, [pc, #40]	@ (800aab4 <_dtoa_r+0x58c>)
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	f7f5 fdbc 	bl	8000608 <__aeabi_dmul>
 800aa90:	4b08      	ldr	r3, [pc, #32]	@ (800aab4 <_dtoa_r+0x58c>)
 800aa92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa96:	2200      	movs	r2, #0
 800aa98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa9c:	f7f5 fdb4 	bl	8000608 <__aeabi_dmul>
 800aaa0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aaa4:	e7c4      	b.n	800aa30 <_dtoa_r+0x508>
 800aaa6:	bf00      	nop
 800aaa8:	0800e438 	.word	0x0800e438
 800aaac:	0800e410 	.word	0x0800e410
 800aab0:	3ff00000 	.word	0x3ff00000
 800aab4:	40240000 	.word	0x40240000
 800aab8:	401c0000 	.word	0x401c0000
 800aabc:	40140000 	.word	0x40140000
 800aac0:	3fe00000 	.word	0x3fe00000
 800aac4:	4631      	mov	r1, r6
 800aac6:	4628      	mov	r0, r5
 800aac8:	f7f5 fd9e 	bl	8000608 <__aeabi_dmul>
 800aacc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aad0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800aad2:	4656      	mov	r6, sl
 800aad4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aad8:	f7f6 f846 	bl	8000b68 <__aeabi_d2iz>
 800aadc:	4605      	mov	r5, r0
 800aade:	f7f5 fd29 	bl	8000534 <__aeabi_i2d>
 800aae2:	4602      	mov	r2, r0
 800aae4:	460b      	mov	r3, r1
 800aae6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aaea:	f7f5 fbd5 	bl	8000298 <__aeabi_dsub>
 800aaee:	3530      	adds	r5, #48	@ 0x30
 800aaf0:	f806 5b01 	strb.w	r5, [r6], #1
 800aaf4:	4602      	mov	r2, r0
 800aaf6:	460b      	mov	r3, r1
 800aaf8:	42a6      	cmp	r6, r4
 800aafa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aafe:	f04f 0200 	mov.w	r2, #0
 800ab02:	d124      	bne.n	800ab4e <_dtoa_r+0x626>
 800ab04:	4baf      	ldr	r3, [pc, #700]	@ (800adc4 <_dtoa_r+0x89c>)
 800ab06:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ab0a:	f7f5 fbc7 	bl	800029c <__adddf3>
 800ab0e:	4602      	mov	r2, r0
 800ab10:	460b      	mov	r3, r1
 800ab12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab16:	f7f6 f807 	bl	8000b28 <__aeabi_dcmpgt>
 800ab1a:	2800      	cmp	r0, #0
 800ab1c:	d163      	bne.n	800abe6 <_dtoa_r+0x6be>
 800ab1e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ab22:	49a8      	ldr	r1, [pc, #672]	@ (800adc4 <_dtoa_r+0x89c>)
 800ab24:	2000      	movs	r0, #0
 800ab26:	f7f5 fbb7 	bl	8000298 <__aeabi_dsub>
 800ab2a:	4602      	mov	r2, r0
 800ab2c:	460b      	mov	r3, r1
 800ab2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab32:	f7f5 ffdb 	bl	8000aec <__aeabi_dcmplt>
 800ab36:	2800      	cmp	r0, #0
 800ab38:	f43f af14 	beq.w	800a964 <_dtoa_r+0x43c>
 800ab3c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ab3e:	1e73      	subs	r3, r6, #1
 800ab40:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ab42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ab46:	2b30      	cmp	r3, #48	@ 0x30
 800ab48:	d0f8      	beq.n	800ab3c <_dtoa_r+0x614>
 800ab4a:	4647      	mov	r7, r8
 800ab4c:	e03b      	b.n	800abc6 <_dtoa_r+0x69e>
 800ab4e:	4b9e      	ldr	r3, [pc, #632]	@ (800adc8 <_dtoa_r+0x8a0>)
 800ab50:	f7f5 fd5a 	bl	8000608 <__aeabi_dmul>
 800ab54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ab58:	e7bc      	b.n	800aad4 <_dtoa_r+0x5ac>
 800ab5a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ab5e:	4656      	mov	r6, sl
 800ab60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab64:	4620      	mov	r0, r4
 800ab66:	4629      	mov	r1, r5
 800ab68:	f7f5 fe78 	bl	800085c <__aeabi_ddiv>
 800ab6c:	f7f5 fffc 	bl	8000b68 <__aeabi_d2iz>
 800ab70:	4680      	mov	r8, r0
 800ab72:	f7f5 fcdf 	bl	8000534 <__aeabi_i2d>
 800ab76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab7a:	f7f5 fd45 	bl	8000608 <__aeabi_dmul>
 800ab7e:	4602      	mov	r2, r0
 800ab80:	460b      	mov	r3, r1
 800ab82:	4620      	mov	r0, r4
 800ab84:	4629      	mov	r1, r5
 800ab86:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ab8a:	f7f5 fb85 	bl	8000298 <__aeabi_dsub>
 800ab8e:	f806 4b01 	strb.w	r4, [r6], #1
 800ab92:	9d03      	ldr	r5, [sp, #12]
 800ab94:	eba6 040a 	sub.w	r4, r6, sl
 800ab98:	42a5      	cmp	r5, r4
 800ab9a:	4602      	mov	r2, r0
 800ab9c:	460b      	mov	r3, r1
 800ab9e:	d133      	bne.n	800ac08 <_dtoa_r+0x6e0>
 800aba0:	f7f5 fb7c 	bl	800029c <__adddf3>
 800aba4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aba8:	4604      	mov	r4, r0
 800abaa:	460d      	mov	r5, r1
 800abac:	f7f5 ffbc 	bl	8000b28 <__aeabi_dcmpgt>
 800abb0:	b9c0      	cbnz	r0, 800abe4 <_dtoa_r+0x6bc>
 800abb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800abb6:	4620      	mov	r0, r4
 800abb8:	4629      	mov	r1, r5
 800abba:	f7f5 ff8d 	bl	8000ad8 <__aeabi_dcmpeq>
 800abbe:	b110      	cbz	r0, 800abc6 <_dtoa_r+0x69e>
 800abc0:	f018 0f01 	tst.w	r8, #1
 800abc4:	d10e      	bne.n	800abe4 <_dtoa_r+0x6bc>
 800abc6:	9902      	ldr	r1, [sp, #8]
 800abc8:	4648      	mov	r0, r9
 800abca:	f000 fbbd 	bl	800b348 <_Bfree>
 800abce:	2300      	movs	r3, #0
 800abd0:	7033      	strb	r3, [r6, #0]
 800abd2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800abd4:	3701      	adds	r7, #1
 800abd6:	601f      	str	r7, [r3, #0]
 800abd8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800abda:	2b00      	cmp	r3, #0
 800abdc:	f000 824b 	beq.w	800b076 <_dtoa_r+0xb4e>
 800abe0:	601e      	str	r6, [r3, #0]
 800abe2:	e248      	b.n	800b076 <_dtoa_r+0xb4e>
 800abe4:	46b8      	mov	r8, r7
 800abe6:	4633      	mov	r3, r6
 800abe8:	461e      	mov	r6, r3
 800abea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800abee:	2a39      	cmp	r2, #57	@ 0x39
 800abf0:	d106      	bne.n	800ac00 <_dtoa_r+0x6d8>
 800abf2:	459a      	cmp	sl, r3
 800abf4:	d1f8      	bne.n	800abe8 <_dtoa_r+0x6c0>
 800abf6:	2230      	movs	r2, #48	@ 0x30
 800abf8:	f108 0801 	add.w	r8, r8, #1
 800abfc:	f88a 2000 	strb.w	r2, [sl]
 800ac00:	781a      	ldrb	r2, [r3, #0]
 800ac02:	3201      	adds	r2, #1
 800ac04:	701a      	strb	r2, [r3, #0]
 800ac06:	e7a0      	b.n	800ab4a <_dtoa_r+0x622>
 800ac08:	4b6f      	ldr	r3, [pc, #444]	@ (800adc8 <_dtoa_r+0x8a0>)
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	f7f5 fcfc 	bl	8000608 <__aeabi_dmul>
 800ac10:	2200      	movs	r2, #0
 800ac12:	2300      	movs	r3, #0
 800ac14:	4604      	mov	r4, r0
 800ac16:	460d      	mov	r5, r1
 800ac18:	f7f5 ff5e 	bl	8000ad8 <__aeabi_dcmpeq>
 800ac1c:	2800      	cmp	r0, #0
 800ac1e:	d09f      	beq.n	800ab60 <_dtoa_r+0x638>
 800ac20:	e7d1      	b.n	800abc6 <_dtoa_r+0x69e>
 800ac22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac24:	2a00      	cmp	r2, #0
 800ac26:	f000 80ea 	beq.w	800adfe <_dtoa_r+0x8d6>
 800ac2a:	9a07      	ldr	r2, [sp, #28]
 800ac2c:	2a01      	cmp	r2, #1
 800ac2e:	f300 80cd 	bgt.w	800adcc <_dtoa_r+0x8a4>
 800ac32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ac34:	2a00      	cmp	r2, #0
 800ac36:	f000 80c1 	beq.w	800adbc <_dtoa_r+0x894>
 800ac3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ac3e:	9c08      	ldr	r4, [sp, #32]
 800ac40:	9e00      	ldr	r6, [sp, #0]
 800ac42:	9a00      	ldr	r2, [sp, #0]
 800ac44:	441a      	add	r2, r3
 800ac46:	9200      	str	r2, [sp, #0]
 800ac48:	9a06      	ldr	r2, [sp, #24]
 800ac4a:	2101      	movs	r1, #1
 800ac4c:	441a      	add	r2, r3
 800ac4e:	4648      	mov	r0, r9
 800ac50:	9206      	str	r2, [sp, #24]
 800ac52:	f000 fc2d 	bl	800b4b0 <__i2b>
 800ac56:	4605      	mov	r5, r0
 800ac58:	b166      	cbz	r6, 800ac74 <_dtoa_r+0x74c>
 800ac5a:	9b06      	ldr	r3, [sp, #24]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	dd09      	ble.n	800ac74 <_dtoa_r+0x74c>
 800ac60:	42b3      	cmp	r3, r6
 800ac62:	9a00      	ldr	r2, [sp, #0]
 800ac64:	bfa8      	it	ge
 800ac66:	4633      	movge	r3, r6
 800ac68:	1ad2      	subs	r2, r2, r3
 800ac6a:	9200      	str	r2, [sp, #0]
 800ac6c:	9a06      	ldr	r2, [sp, #24]
 800ac6e:	1af6      	subs	r6, r6, r3
 800ac70:	1ad3      	subs	r3, r2, r3
 800ac72:	9306      	str	r3, [sp, #24]
 800ac74:	9b08      	ldr	r3, [sp, #32]
 800ac76:	b30b      	cbz	r3, 800acbc <_dtoa_r+0x794>
 800ac78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	f000 80c6 	beq.w	800ae0c <_dtoa_r+0x8e4>
 800ac80:	2c00      	cmp	r4, #0
 800ac82:	f000 80c0 	beq.w	800ae06 <_dtoa_r+0x8de>
 800ac86:	4629      	mov	r1, r5
 800ac88:	4622      	mov	r2, r4
 800ac8a:	4648      	mov	r0, r9
 800ac8c:	f000 fcc8 	bl	800b620 <__pow5mult>
 800ac90:	9a02      	ldr	r2, [sp, #8]
 800ac92:	4601      	mov	r1, r0
 800ac94:	4605      	mov	r5, r0
 800ac96:	4648      	mov	r0, r9
 800ac98:	f000 fc20 	bl	800b4dc <__multiply>
 800ac9c:	9902      	ldr	r1, [sp, #8]
 800ac9e:	4680      	mov	r8, r0
 800aca0:	4648      	mov	r0, r9
 800aca2:	f000 fb51 	bl	800b348 <_Bfree>
 800aca6:	9b08      	ldr	r3, [sp, #32]
 800aca8:	1b1b      	subs	r3, r3, r4
 800acaa:	9308      	str	r3, [sp, #32]
 800acac:	f000 80b1 	beq.w	800ae12 <_dtoa_r+0x8ea>
 800acb0:	9a08      	ldr	r2, [sp, #32]
 800acb2:	4641      	mov	r1, r8
 800acb4:	4648      	mov	r0, r9
 800acb6:	f000 fcb3 	bl	800b620 <__pow5mult>
 800acba:	9002      	str	r0, [sp, #8]
 800acbc:	2101      	movs	r1, #1
 800acbe:	4648      	mov	r0, r9
 800acc0:	f000 fbf6 	bl	800b4b0 <__i2b>
 800acc4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800acc6:	4604      	mov	r4, r0
 800acc8:	2b00      	cmp	r3, #0
 800acca:	f000 81d8 	beq.w	800b07e <_dtoa_r+0xb56>
 800acce:	461a      	mov	r2, r3
 800acd0:	4601      	mov	r1, r0
 800acd2:	4648      	mov	r0, r9
 800acd4:	f000 fca4 	bl	800b620 <__pow5mult>
 800acd8:	9b07      	ldr	r3, [sp, #28]
 800acda:	2b01      	cmp	r3, #1
 800acdc:	4604      	mov	r4, r0
 800acde:	f300 809f 	bgt.w	800ae20 <_dtoa_r+0x8f8>
 800ace2:	9b04      	ldr	r3, [sp, #16]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	f040 8097 	bne.w	800ae18 <_dtoa_r+0x8f0>
 800acea:	9b05      	ldr	r3, [sp, #20]
 800acec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	f040 8093 	bne.w	800ae1c <_dtoa_r+0x8f4>
 800acf6:	9b05      	ldr	r3, [sp, #20]
 800acf8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800acfc:	0d1b      	lsrs	r3, r3, #20
 800acfe:	051b      	lsls	r3, r3, #20
 800ad00:	b133      	cbz	r3, 800ad10 <_dtoa_r+0x7e8>
 800ad02:	9b00      	ldr	r3, [sp, #0]
 800ad04:	3301      	adds	r3, #1
 800ad06:	9300      	str	r3, [sp, #0]
 800ad08:	9b06      	ldr	r3, [sp, #24]
 800ad0a:	3301      	adds	r3, #1
 800ad0c:	9306      	str	r3, [sp, #24]
 800ad0e:	2301      	movs	r3, #1
 800ad10:	9308      	str	r3, [sp, #32]
 800ad12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	f000 81b8 	beq.w	800b08a <_dtoa_r+0xb62>
 800ad1a:	6923      	ldr	r3, [r4, #16]
 800ad1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ad20:	6918      	ldr	r0, [r3, #16]
 800ad22:	f000 fb79 	bl	800b418 <__hi0bits>
 800ad26:	f1c0 0020 	rsb	r0, r0, #32
 800ad2a:	9b06      	ldr	r3, [sp, #24]
 800ad2c:	4418      	add	r0, r3
 800ad2e:	f010 001f 	ands.w	r0, r0, #31
 800ad32:	f000 8082 	beq.w	800ae3a <_dtoa_r+0x912>
 800ad36:	f1c0 0320 	rsb	r3, r0, #32
 800ad3a:	2b04      	cmp	r3, #4
 800ad3c:	dd73      	ble.n	800ae26 <_dtoa_r+0x8fe>
 800ad3e:	9b00      	ldr	r3, [sp, #0]
 800ad40:	f1c0 001c 	rsb	r0, r0, #28
 800ad44:	4403      	add	r3, r0
 800ad46:	9300      	str	r3, [sp, #0]
 800ad48:	9b06      	ldr	r3, [sp, #24]
 800ad4a:	4403      	add	r3, r0
 800ad4c:	4406      	add	r6, r0
 800ad4e:	9306      	str	r3, [sp, #24]
 800ad50:	9b00      	ldr	r3, [sp, #0]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	dd05      	ble.n	800ad62 <_dtoa_r+0x83a>
 800ad56:	9902      	ldr	r1, [sp, #8]
 800ad58:	461a      	mov	r2, r3
 800ad5a:	4648      	mov	r0, r9
 800ad5c:	f000 fcba 	bl	800b6d4 <__lshift>
 800ad60:	9002      	str	r0, [sp, #8]
 800ad62:	9b06      	ldr	r3, [sp, #24]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	dd05      	ble.n	800ad74 <_dtoa_r+0x84c>
 800ad68:	4621      	mov	r1, r4
 800ad6a:	461a      	mov	r2, r3
 800ad6c:	4648      	mov	r0, r9
 800ad6e:	f000 fcb1 	bl	800b6d4 <__lshift>
 800ad72:	4604      	mov	r4, r0
 800ad74:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d061      	beq.n	800ae3e <_dtoa_r+0x916>
 800ad7a:	9802      	ldr	r0, [sp, #8]
 800ad7c:	4621      	mov	r1, r4
 800ad7e:	f000 fd15 	bl	800b7ac <__mcmp>
 800ad82:	2800      	cmp	r0, #0
 800ad84:	da5b      	bge.n	800ae3e <_dtoa_r+0x916>
 800ad86:	2300      	movs	r3, #0
 800ad88:	9902      	ldr	r1, [sp, #8]
 800ad8a:	220a      	movs	r2, #10
 800ad8c:	4648      	mov	r0, r9
 800ad8e:	f000 fafd 	bl	800b38c <__multadd>
 800ad92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad94:	9002      	str	r0, [sp, #8]
 800ad96:	f107 38ff 	add.w	r8, r7, #4294967295
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	f000 8177 	beq.w	800b08e <_dtoa_r+0xb66>
 800ada0:	4629      	mov	r1, r5
 800ada2:	2300      	movs	r3, #0
 800ada4:	220a      	movs	r2, #10
 800ada6:	4648      	mov	r0, r9
 800ada8:	f000 faf0 	bl	800b38c <__multadd>
 800adac:	f1bb 0f00 	cmp.w	fp, #0
 800adb0:	4605      	mov	r5, r0
 800adb2:	dc6f      	bgt.n	800ae94 <_dtoa_r+0x96c>
 800adb4:	9b07      	ldr	r3, [sp, #28]
 800adb6:	2b02      	cmp	r3, #2
 800adb8:	dc49      	bgt.n	800ae4e <_dtoa_r+0x926>
 800adba:	e06b      	b.n	800ae94 <_dtoa_r+0x96c>
 800adbc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800adbe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800adc2:	e73c      	b.n	800ac3e <_dtoa_r+0x716>
 800adc4:	3fe00000 	.word	0x3fe00000
 800adc8:	40240000 	.word	0x40240000
 800adcc:	9b03      	ldr	r3, [sp, #12]
 800adce:	1e5c      	subs	r4, r3, #1
 800add0:	9b08      	ldr	r3, [sp, #32]
 800add2:	42a3      	cmp	r3, r4
 800add4:	db09      	blt.n	800adea <_dtoa_r+0x8c2>
 800add6:	1b1c      	subs	r4, r3, r4
 800add8:	9b03      	ldr	r3, [sp, #12]
 800adda:	2b00      	cmp	r3, #0
 800addc:	f6bf af30 	bge.w	800ac40 <_dtoa_r+0x718>
 800ade0:	9b00      	ldr	r3, [sp, #0]
 800ade2:	9a03      	ldr	r2, [sp, #12]
 800ade4:	1a9e      	subs	r6, r3, r2
 800ade6:	2300      	movs	r3, #0
 800ade8:	e72b      	b.n	800ac42 <_dtoa_r+0x71a>
 800adea:	9b08      	ldr	r3, [sp, #32]
 800adec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800adee:	9408      	str	r4, [sp, #32]
 800adf0:	1ae3      	subs	r3, r4, r3
 800adf2:	441a      	add	r2, r3
 800adf4:	9e00      	ldr	r6, [sp, #0]
 800adf6:	9b03      	ldr	r3, [sp, #12]
 800adf8:	920d      	str	r2, [sp, #52]	@ 0x34
 800adfa:	2400      	movs	r4, #0
 800adfc:	e721      	b.n	800ac42 <_dtoa_r+0x71a>
 800adfe:	9c08      	ldr	r4, [sp, #32]
 800ae00:	9e00      	ldr	r6, [sp, #0]
 800ae02:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ae04:	e728      	b.n	800ac58 <_dtoa_r+0x730>
 800ae06:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ae0a:	e751      	b.n	800acb0 <_dtoa_r+0x788>
 800ae0c:	9a08      	ldr	r2, [sp, #32]
 800ae0e:	9902      	ldr	r1, [sp, #8]
 800ae10:	e750      	b.n	800acb4 <_dtoa_r+0x78c>
 800ae12:	f8cd 8008 	str.w	r8, [sp, #8]
 800ae16:	e751      	b.n	800acbc <_dtoa_r+0x794>
 800ae18:	2300      	movs	r3, #0
 800ae1a:	e779      	b.n	800ad10 <_dtoa_r+0x7e8>
 800ae1c:	9b04      	ldr	r3, [sp, #16]
 800ae1e:	e777      	b.n	800ad10 <_dtoa_r+0x7e8>
 800ae20:	2300      	movs	r3, #0
 800ae22:	9308      	str	r3, [sp, #32]
 800ae24:	e779      	b.n	800ad1a <_dtoa_r+0x7f2>
 800ae26:	d093      	beq.n	800ad50 <_dtoa_r+0x828>
 800ae28:	9a00      	ldr	r2, [sp, #0]
 800ae2a:	331c      	adds	r3, #28
 800ae2c:	441a      	add	r2, r3
 800ae2e:	9200      	str	r2, [sp, #0]
 800ae30:	9a06      	ldr	r2, [sp, #24]
 800ae32:	441a      	add	r2, r3
 800ae34:	441e      	add	r6, r3
 800ae36:	9206      	str	r2, [sp, #24]
 800ae38:	e78a      	b.n	800ad50 <_dtoa_r+0x828>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	e7f4      	b.n	800ae28 <_dtoa_r+0x900>
 800ae3e:	9b03      	ldr	r3, [sp, #12]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	46b8      	mov	r8, r7
 800ae44:	dc20      	bgt.n	800ae88 <_dtoa_r+0x960>
 800ae46:	469b      	mov	fp, r3
 800ae48:	9b07      	ldr	r3, [sp, #28]
 800ae4a:	2b02      	cmp	r3, #2
 800ae4c:	dd1e      	ble.n	800ae8c <_dtoa_r+0x964>
 800ae4e:	f1bb 0f00 	cmp.w	fp, #0
 800ae52:	f47f adb1 	bne.w	800a9b8 <_dtoa_r+0x490>
 800ae56:	4621      	mov	r1, r4
 800ae58:	465b      	mov	r3, fp
 800ae5a:	2205      	movs	r2, #5
 800ae5c:	4648      	mov	r0, r9
 800ae5e:	f000 fa95 	bl	800b38c <__multadd>
 800ae62:	4601      	mov	r1, r0
 800ae64:	4604      	mov	r4, r0
 800ae66:	9802      	ldr	r0, [sp, #8]
 800ae68:	f000 fca0 	bl	800b7ac <__mcmp>
 800ae6c:	2800      	cmp	r0, #0
 800ae6e:	f77f ada3 	ble.w	800a9b8 <_dtoa_r+0x490>
 800ae72:	4656      	mov	r6, sl
 800ae74:	2331      	movs	r3, #49	@ 0x31
 800ae76:	f806 3b01 	strb.w	r3, [r6], #1
 800ae7a:	f108 0801 	add.w	r8, r8, #1
 800ae7e:	e59f      	b.n	800a9c0 <_dtoa_r+0x498>
 800ae80:	9c03      	ldr	r4, [sp, #12]
 800ae82:	46b8      	mov	r8, r7
 800ae84:	4625      	mov	r5, r4
 800ae86:	e7f4      	b.n	800ae72 <_dtoa_r+0x94a>
 800ae88:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ae8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	f000 8101 	beq.w	800b096 <_dtoa_r+0xb6e>
 800ae94:	2e00      	cmp	r6, #0
 800ae96:	dd05      	ble.n	800aea4 <_dtoa_r+0x97c>
 800ae98:	4629      	mov	r1, r5
 800ae9a:	4632      	mov	r2, r6
 800ae9c:	4648      	mov	r0, r9
 800ae9e:	f000 fc19 	bl	800b6d4 <__lshift>
 800aea2:	4605      	mov	r5, r0
 800aea4:	9b08      	ldr	r3, [sp, #32]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d05c      	beq.n	800af64 <_dtoa_r+0xa3c>
 800aeaa:	6869      	ldr	r1, [r5, #4]
 800aeac:	4648      	mov	r0, r9
 800aeae:	f000 fa0b 	bl	800b2c8 <_Balloc>
 800aeb2:	4606      	mov	r6, r0
 800aeb4:	b928      	cbnz	r0, 800aec2 <_dtoa_r+0x99a>
 800aeb6:	4b82      	ldr	r3, [pc, #520]	@ (800b0c0 <_dtoa_r+0xb98>)
 800aeb8:	4602      	mov	r2, r0
 800aeba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800aebe:	f7ff bb4a 	b.w	800a556 <_dtoa_r+0x2e>
 800aec2:	692a      	ldr	r2, [r5, #16]
 800aec4:	3202      	adds	r2, #2
 800aec6:	0092      	lsls	r2, r2, #2
 800aec8:	f105 010c 	add.w	r1, r5, #12
 800aecc:	300c      	adds	r0, #12
 800aece:	f000 ffa3 	bl	800be18 <memcpy>
 800aed2:	2201      	movs	r2, #1
 800aed4:	4631      	mov	r1, r6
 800aed6:	4648      	mov	r0, r9
 800aed8:	f000 fbfc 	bl	800b6d4 <__lshift>
 800aedc:	f10a 0301 	add.w	r3, sl, #1
 800aee0:	9300      	str	r3, [sp, #0]
 800aee2:	eb0a 030b 	add.w	r3, sl, fp
 800aee6:	9308      	str	r3, [sp, #32]
 800aee8:	9b04      	ldr	r3, [sp, #16]
 800aeea:	f003 0301 	and.w	r3, r3, #1
 800aeee:	462f      	mov	r7, r5
 800aef0:	9306      	str	r3, [sp, #24]
 800aef2:	4605      	mov	r5, r0
 800aef4:	9b00      	ldr	r3, [sp, #0]
 800aef6:	9802      	ldr	r0, [sp, #8]
 800aef8:	4621      	mov	r1, r4
 800aefa:	f103 3bff 	add.w	fp, r3, #4294967295
 800aefe:	f7ff fa88 	bl	800a412 <quorem>
 800af02:	4603      	mov	r3, r0
 800af04:	3330      	adds	r3, #48	@ 0x30
 800af06:	9003      	str	r0, [sp, #12]
 800af08:	4639      	mov	r1, r7
 800af0a:	9802      	ldr	r0, [sp, #8]
 800af0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800af0e:	f000 fc4d 	bl	800b7ac <__mcmp>
 800af12:	462a      	mov	r2, r5
 800af14:	9004      	str	r0, [sp, #16]
 800af16:	4621      	mov	r1, r4
 800af18:	4648      	mov	r0, r9
 800af1a:	f000 fc63 	bl	800b7e4 <__mdiff>
 800af1e:	68c2      	ldr	r2, [r0, #12]
 800af20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af22:	4606      	mov	r6, r0
 800af24:	bb02      	cbnz	r2, 800af68 <_dtoa_r+0xa40>
 800af26:	4601      	mov	r1, r0
 800af28:	9802      	ldr	r0, [sp, #8]
 800af2a:	f000 fc3f 	bl	800b7ac <__mcmp>
 800af2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af30:	4602      	mov	r2, r0
 800af32:	4631      	mov	r1, r6
 800af34:	4648      	mov	r0, r9
 800af36:	920c      	str	r2, [sp, #48]	@ 0x30
 800af38:	9309      	str	r3, [sp, #36]	@ 0x24
 800af3a:	f000 fa05 	bl	800b348 <_Bfree>
 800af3e:	9b07      	ldr	r3, [sp, #28]
 800af40:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800af42:	9e00      	ldr	r6, [sp, #0]
 800af44:	ea42 0103 	orr.w	r1, r2, r3
 800af48:	9b06      	ldr	r3, [sp, #24]
 800af4a:	4319      	orrs	r1, r3
 800af4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af4e:	d10d      	bne.n	800af6c <_dtoa_r+0xa44>
 800af50:	2b39      	cmp	r3, #57	@ 0x39
 800af52:	d027      	beq.n	800afa4 <_dtoa_r+0xa7c>
 800af54:	9a04      	ldr	r2, [sp, #16]
 800af56:	2a00      	cmp	r2, #0
 800af58:	dd01      	ble.n	800af5e <_dtoa_r+0xa36>
 800af5a:	9b03      	ldr	r3, [sp, #12]
 800af5c:	3331      	adds	r3, #49	@ 0x31
 800af5e:	f88b 3000 	strb.w	r3, [fp]
 800af62:	e52e      	b.n	800a9c2 <_dtoa_r+0x49a>
 800af64:	4628      	mov	r0, r5
 800af66:	e7b9      	b.n	800aedc <_dtoa_r+0x9b4>
 800af68:	2201      	movs	r2, #1
 800af6a:	e7e2      	b.n	800af32 <_dtoa_r+0xa0a>
 800af6c:	9904      	ldr	r1, [sp, #16]
 800af6e:	2900      	cmp	r1, #0
 800af70:	db04      	blt.n	800af7c <_dtoa_r+0xa54>
 800af72:	9807      	ldr	r0, [sp, #28]
 800af74:	4301      	orrs	r1, r0
 800af76:	9806      	ldr	r0, [sp, #24]
 800af78:	4301      	orrs	r1, r0
 800af7a:	d120      	bne.n	800afbe <_dtoa_r+0xa96>
 800af7c:	2a00      	cmp	r2, #0
 800af7e:	ddee      	ble.n	800af5e <_dtoa_r+0xa36>
 800af80:	9902      	ldr	r1, [sp, #8]
 800af82:	9300      	str	r3, [sp, #0]
 800af84:	2201      	movs	r2, #1
 800af86:	4648      	mov	r0, r9
 800af88:	f000 fba4 	bl	800b6d4 <__lshift>
 800af8c:	4621      	mov	r1, r4
 800af8e:	9002      	str	r0, [sp, #8]
 800af90:	f000 fc0c 	bl	800b7ac <__mcmp>
 800af94:	2800      	cmp	r0, #0
 800af96:	9b00      	ldr	r3, [sp, #0]
 800af98:	dc02      	bgt.n	800afa0 <_dtoa_r+0xa78>
 800af9a:	d1e0      	bne.n	800af5e <_dtoa_r+0xa36>
 800af9c:	07da      	lsls	r2, r3, #31
 800af9e:	d5de      	bpl.n	800af5e <_dtoa_r+0xa36>
 800afa0:	2b39      	cmp	r3, #57	@ 0x39
 800afa2:	d1da      	bne.n	800af5a <_dtoa_r+0xa32>
 800afa4:	2339      	movs	r3, #57	@ 0x39
 800afa6:	f88b 3000 	strb.w	r3, [fp]
 800afaa:	4633      	mov	r3, r6
 800afac:	461e      	mov	r6, r3
 800afae:	3b01      	subs	r3, #1
 800afb0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800afb4:	2a39      	cmp	r2, #57	@ 0x39
 800afb6:	d04e      	beq.n	800b056 <_dtoa_r+0xb2e>
 800afb8:	3201      	adds	r2, #1
 800afba:	701a      	strb	r2, [r3, #0]
 800afbc:	e501      	b.n	800a9c2 <_dtoa_r+0x49a>
 800afbe:	2a00      	cmp	r2, #0
 800afc0:	dd03      	ble.n	800afca <_dtoa_r+0xaa2>
 800afc2:	2b39      	cmp	r3, #57	@ 0x39
 800afc4:	d0ee      	beq.n	800afa4 <_dtoa_r+0xa7c>
 800afc6:	3301      	adds	r3, #1
 800afc8:	e7c9      	b.n	800af5e <_dtoa_r+0xa36>
 800afca:	9a00      	ldr	r2, [sp, #0]
 800afcc:	9908      	ldr	r1, [sp, #32]
 800afce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800afd2:	428a      	cmp	r2, r1
 800afd4:	d028      	beq.n	800b028 <_dtoa_r+0xb00>
 800afd6:	9902      	ldr	r1, [sp, #8]
 800afd8:	2300      	movs	r3, #0
 800afda:	220a      	movs	r2, #10
 800afdc:	4648      	mov	r0, r9
 800afde:	f000 f9d5 	bl	800b38c <__multadd>
 800afe2:	42af      	cmp	r7, r5
 800afe4:	9002      	str	r0, [sp, #8]
 800afe6:	f04f 0300 	mov.w	r3, #0
 800afea:	f04f 020a 	mov.w	r2, #10
 800afee:	4639      	mov	r1, r7
 800aff0:	4648      	mov	r0, r9
 800aff2:	d107      	bne.n	800b004 <_dtoa_r+0xadc>
 800aff4:	f000 f9ca 	bl	800b38c <__multadd>
 800aff8:	4607      	mov	r7, r0
 800affa:	4605      	mov	r5, r0
 800affc:	9b00      	ldr	r3, [sp, #0]
 800affe:	3301      	adds	r3, #1
 800b000:	9300      	str	r3, [sp, #0]
 800b002:	e777      	b.n	800aef4 <_dtoa_r+0x9cc>
 800b004:	f000 f9c2 	bl	800b38c <__multadd>
 800b008:	4629      	mov	r1, r5
 800b00a:	4607      	mov	r7, r0
 800b00c:	2300      	movs	r3, #0
 800b00e:	220a      	movs	r2, #10
 800b010:	4648      	mov	r0, r9
 800b012:	f000 f9bb 	bl	800b38c <__multadd>
 800b016:	4605      	mov	r5, r0
 800b018:	e7f0      	b.n	800affc <_dtoa_r+0xad4>
 800b01a:	f1bb 0f00 	cmp.w	fp, #0
 800b01e:	bfcc      	ite	gt
 800b020:	465e      	movgt	r6, fp
 800b022:	2601      	movle	r6, #1
 800b024:	4456      	add	r6, sl
 800b026:	2700      	movs	r7, #0
 800b028:	9902      	ldr	r1, [sp, #8]
 800b02a:	9300      	str	r3, [sp, #0]
 800b02c:	2201      	movs	r2, #1
 800b02e:	4648      	mov	r0, r9
 800b030:	f000 fb50 	bl	800b6d4 <__lshift>
 800b034:	4621      	mov	r1, r4
 800b036:	9002      	str	r0, [sp, #8]
 800b038:	f000 fbb8 	bl	800b7ac <__mcmp>
 800b03c:	2800      	cmp	r0, #0
 800b03e:	dcb4      	bgt.n	800afaa <_dtoa_r+0xa82>
 800b040:	d102      	bne.n	800b048 <_dtoa_r+0xb20>
 800b042:	9b00      	ldr	r3, [sp, #0]
 800b044:	07db      	lsls	r3, r3, #31
 800b046:	d4b0      	bmi.n	800afaa <_dtoa_r+0xa82>
 800b048:	4633      	mov	r3, r6
 800b04a:	461e      	mov	r6, r3
 800b04c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b050:	2a30      	cmp	r2, #48	@ 0x30
 800b052:	d0fa      	beq.n	800b04a <_dtoa_r+0xb22>
 800b054:	e4b5      	b.n	800a9c2 <_dtoa_r+0x49a>
 800b056:	459a      	cmp	sl, r3
 800b058:	d1a8      	bne.n	800afac <_dtoa_r+0xa84>
 800b05a:	2331      	movs	r3, #49	@ 0x31
 800b05c:	f108 0801 	add.w	r8, r8, #1
 800b060:	f88a 3000 	strb.w	r3, [sl]
 800b064:	e4ad      	b.n	800a9c2 <_dtoa_r+0x49a>
 800b066:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b068:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b0c4 <_dtoa_r+0xb9c>
 800b06c:	b11b      	cbz	r3, 800b076 <_dtoa_r+0xb4e>
 800b06e:	f10a 0308 	add.w	r3, sl, #8
 800b072:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b074:	6013      	str	r3, [r2, #0]
 800b076:	4650      	mov	r0, sl
 800b078:	b017      	add	sp, #92	@ 0x5c
 800b07a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b07e:	9b07      	ldr	r3, [sp, #28]
 800b080:	2b01      	cmp	r3, #1
 800b082:	f77f ae2e 	ble.w	800ace2 <_dtoa_r+0x7ba>
 800b086:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b088:	9308      	str	r3, [sp, #32]
 800b08a:	2001      	movs	r0, #1
 800b08c:	e64d      	b.n	800ad2a <_dtoa_r+0x802>
 800b08e:	f1bb 0f00 	cmp.w	fp, #0
 800b092:	f77f aed9 	ble.w	800ae48 <_dtoa_r+0x920>
 800b096:	4656      	mov	r6, sl
 800b098:	9802      	ldr	r0, [sp, #8]
 800b09a:	4621      	mov	r1, r4
 800b09c:	f7ff f9b9 	bl	800a412 <quorem>
 800b0a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b0a4:	f806 3b01 	strb.w	r3, [r6], #1
 800b0a8:	eba6 020a 	sub.w	r2, r6, sl
 800b0ac:	4593      	cmp	fp, r2
 800b0ae:	ddb4      	ble.n	800b01a <_dtoa_r+0xaf2>
 800b0b0:	9902      	ldr	r1, [sp, #8]
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	220a      	movs	r2, #10
 800b0b6:	4648      	mov	r0, r9
 800b0b8:	f000 f968 	bl	800b38c <__multadd>
 800b0bc:	9002      	str	r0, [sp, #8]
 800b0be:	e7eb      	b.n	800b098 <_dtoa_r+0xb70>
 800b0c0:	0800e340 	.word	0x0800e340
 800b0c4:	0800e2c4 	.word	0x0800e2c4

0800b0c8 <_free_r>:
 800b0c8:	b538      	push	{r3, r4, r5, lr}
 800b0ca:	4605      	mov	r5, r0
 800b0cc:	2900      	cmp	r1, #0
 800b0ce:	d041      	beq.n	800b154 <_free_r+0x8c>
 800b0d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0d4:	1f0c      	subs	r4, r1, #4
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	bfb8      	it	lt
 800b0da:	18e4      	addlt	r4, r4, r3
 800b0dc:	f000 f8e8 	bl	800b2b0 <__malloc_lock>
 800b0e0:	4a1d      	ldr	r2, [pc, #116]	@ (800b158 <_free_r+0x90>)
 800b0e2:	6813      	ldr	r3, [r2, #0]
 800b0e4:	b933      	cbnz	r3, 800b0f4 <_free_r+0x2c>
 800b0e6:	6063      	str	r3, [r4, #4]
 800b0e8:	6014      	str	r4, [r2, #0]
 800b0ea:	4628      	mov	r0, r5
 800b0ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b0f0:	f000 b8e4 	b.w	800b2bc <__malloc_unlock>
 800b0f4:	42a3      	cmp	r3, r4
 800b0f6:	d908      	bls.n	800b10a <_free_r+0x42>
 800b0f8:	6820      	ldr	r0, [r4, #0]
 800b0fa:	1821      	adds	r1, r4, r0
 800b0fc:	428b      	cmp	r3, r1
 800b0fe:	bf01      	itttt	eq
 800b100:	6819      	ldreq	r1, [r3, #0]
 800b102:	685b      	ldreq	r3, [r3, #4]
 800b104:	1809      	addeq	r1, r1, r0
 800b106:	6021      	streq	r1, [r4, #0]
 800b108:	e7ed      	b.n	800b0e6 <_free_r+0x1e>
 800b10a:	461a      	mov	r2, r3
 800b10c:	685b      	ldr	r3, [r3, #4]
 800b10e:	b10b      	cbz	r3, 800b114 <_free_r+0x4c>
 800b110:	42a3      	cmp	r3, r4
 800b112:	d9fa      	bls.n	800b10a <_free_r+0x42>
 800b114:	6811      	ldr	r1, [r2, #0]
 800b116:	1850      	adds	r0, r2, r1
 800b118:	42a0      	cmp	r0, r4
 800b11a:	d10b      	bne.n	800b134 <_free_r+0x6c>
 800b11c:	6820      	ldr	r0, [r4, #0]
 800b11e:	4401      	add	r1, r0
 800b120:	1850      	adds	r0, r2, r1
 800b122:	4283      	cmp	r3, r0
 800b124:	6011      	str	r1, [r2, #0]
 800b126:	d1e0      	bne.n	800b0ea <_free_r+0x22>
 800b128:	6818      	ldr	r0, [r3, #0]
 800b12a:	685b      	ldr	r3, [r3, #4]
 800b12c:	6053      	str	r3, [r2, #4]
 800b12e:	4408      	add	r0, r1
 800b130:	6010      	str	r0, [r2, #0]
 800b132:	e7da      	b.n	800b0ea <_free_r+0x22>
 800b134:	d902      	bls.n	800b13c <_free_r+0x74>
 800b136:	230c      	movs	r3, #12
 800b138:	602b      	str	r3, [r5, #0]
 800b13a:	e7d6      	b.n	800b0ea <_free_r+0x22>
 800b13c:	6820      	ldr	r0, [r4, #0]
 800b13e:	1821      	adds	r1, r4, r0
 800b140:	428b      	cmp	r3, r1
 800b142:	bf04      	itt	eq
 800b144:	6819      	ldreq	r1, [r3, #0]
 800b146:	685b      	ldreq	r3, [r3, #4]
 800b148:	6063      	str	r3, [r4, #4]
 800b14a:	bf04      	itt	eq
 800b14c:	1809      	addeq	r1, r1, r0
 800b14e:	6021      	streq	r1, [r4, #0]
 800b150:	6054      	str	r4, [r2, #4]
 800b152:	e7ca      	b.n	800b0ea <_free_r+0x22>
 800b154:	bd38      	pop	{r3, r4, r5, pc}
 800b156:	bf00      	nop
 800b158:	20001f2c 	.word	0x20001f2c

0800b15c <malloc>:
 800b15c:	4b02      	ldr	r3, [pc, #8]	@ (800b168 <malloc+0xc>)
 800b15e:	4601      	mov	r1, r0
 800b160:	6818      	ldr	r0, [r3, #0]
 800b162:	f000 b825 	b.w	800b1b0 <_malloc_r>
 800b166:	bf00      	nop
 800b168:	20000040 	.word	0x20000040

0800b16c <sbrk_aligned>:
 800b16c:	b570      	push	{r4, r5, r6, lr}
 800b16e:	4e0f      	ldr	r6, [pc, #60]	@ (800b1ac <sbrk_aligned+0x40>)
 800b170:	460c      	mov	r4, r1
 800b172:	6831      	ldr	r1, [r6, #0]
 800b174:	4605      	mov	r5, r0
 800b176:	b911      	cbnz	r1, 800b17e <sbrk_aligned+0x12>
 800b178:	f000 fe3e 	bl	800bdf8 <_sbrk_r>
 800b17c:	6030      	str	r0, [r6, #0]
 800b17e:	4621      	mov	r1, r4
 800b180:	4628      	mov	r0, r5
 800b182:	f000 fe39 	bl	800bdf8 <_sbrk_r>
 800b186:	1c43      	adds	r3, r0, #1
 800b188:	d103      	bne.n	800b192 <sbrk_aligned+0x26>
 800b18a:	f04f 34ff 	mov.w	r4, #4294967295
 800b18e:	4620      	mov	r0, r4
 800b190:	bd70      	pop	{r4, r5, r6, pc}
 800b192:	1cc4      	adds	r4, r0, #3
 800b194:	f024 0403 	bic.w	r4, r4, #3
 800b198:	42a0      	cmp	r0, r4
 800b19a:	d0f8      	beq.n	800b18e <sbrk_aligned+0x22>
 800b19c:	1a21      	subs	r1, r4, r0
 800b19e:	4628      	mov	r0, r5
 800b1a0:	f000 fe2a 	bl	800bdf8 <_sbrk_r>
 800b1a4:	3001      	adds	r0, #1
 800b1a6:	d1f2      	bne.n	800b18e <sbrk_aligned+0x22>
 800b1a8:	e7ef      	b.n	800b18a <sbrk_aligned+0x1e>
 800b1aa:	bf00      	nop
 800b1ac:	20001f28 	.word	0x20001f28

0800b1b0 <_malloc_r>:
 800b1b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1b4:	1ccd      	adds	r5, r1, #3
 800b1b6:	f025 0503 	bic.w	r5, r5, #3
 800b1ba:	3508      	adds	r5, #8
 800b1bc:	2d0c      	cmp	r5, #12
 800b1be:	bf38      	it	cc
 800b1c0:	250c      	movcc	r5, #12
 800b1c2:	2d00      	cmp	r5, #0
 800b1c4:	4606      	mov	r6, r0
 800b1c6:	db01      	blt.n	800b1cc <_malloc_r+0x1c>
 800b1c8:	42a9      	cmp	r1, r5
 800b1ca:	d904      	bls.n	800b1d6 <_malloc_r+0x26>
 800b1cc:	230c      	movs	r3, #12
 800b1ce:	6033      	str	r3, [r6, #0]
 800b1d0:	2000      	movs	r0, #0
 800b1d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b2ac <_malloc_r+0xfc>
 800b1da:	f000 f869 	bl	800b2b0 <__malloc_lock>
 800b1de:	f8d8 3000 	ldr.w	r3, [r8]
 800b1e2:	461c      	mov	r4, r3
 800b1e4:	bb44      	cbnz	r4, 800b238 <_malloc_r+0x88>
 800b1e6:	4629      	mov	r1, r5
 800b1e8:	4630      	mov	r0, r6
 800b1ea:	f7ff ffbf 	bl	800b16c <sbrk_aligned>
 800b1ee:	1c43      	adds	r3, r0, #1
 800b1f0:	4604      	mov	r4, r0
 800b1f2:	d158      	bne.n	800b2a6 <_malloc_r+0xf6>
 800b1f4:	f8d8 4000 	ldr.w	r4, [r8]
 800b1f8:	4627      	mov	r7, r4
 800b1fa:	2f00      	cmp	r7, #0
 800b1fc:	d143      	bne.n	800b286 <_malloc_r+0xd6>
 800b1fe:	2c00      	cmp	r4, #0
 800b200:	d04b      	beq.n	800b29a <_malloc_r+0xea>
 800b202:	6823      	ldr	r3, [r4, #0]
 800b204:	4639      	mov	r1, r7
 800b206:	4630      	mov	r0, r6
 800b208:	eb04 0903 	add.w	r9, r4, r3
 800b20c:	f000 fdf4 	bl	800bdf8 <_sbrk_r>
 800b210:	4581      	cmp	r9, r0
 800b212:	d142      	bne.n	800b29a <_malloc_r+0xea>
 800b214:	6821      	ldr	r1, [r4, #0]
 800b216:	1a6d      	subs	r5, r5, r1
 800b218:	4629      	mov	r1, r5
 800b21a:	4630      	mov	r0, r6
 800b21c:	f7ff ffa6 	bl	800b16c <sbrk_aligned>
 800b220:	3001      	adds	r0, #1
 800b222:	d03a      	beq.n	800b29a <_malloc_r+0xea>
 800b224:	6823      	ldr	r3, [r4, #0]
 800b226:	442b      	add	r3, r5
 800b228:	6023      	str	r3, [r4, #0]
 800b22a:	f8d8 3000 	ldr.w	r3, [r8]
 800b22e:	685a      	ldr	r2, [r3, #4]
 800b230:	bb62      	cbnz	r2, 800b28c <_malloc_r+0xdc>
 800b232:	f8c8 7000 	str.w	r7, [r8]
 800b236:	e00f      	b.n	800b258 <_malloc_r+0xa8>
 800b238:	6822      	ldr	r2, [r4, #0]
 800b23a:	1b52      	subs	r2, r2, r5
 800b23c:	d420      	bmi.n	800b280 <_malloc_r+0xd0>
 800b23e:	2a0b      	cmp	r2, #11
 800b240:	d917      	bls.n	800b272 <_malloc_r+0xc2>
 800b242:	1961      	adds	r1, r4, r5
 800b244:	42a3      	cmp	r3, r4
 800b246:	6025      	str	r5, [r4, #0]
 800b248:	bf18      	it	ne
 800b24a:	6059      	strne	r1, [r3, #4]
 800b24c:	6863      	ldr	r3, [r4, #4]
 800b24e:	bf08      	it	eq
 800b250:	f8c8 1000 	streq.w	r1, [r8]
 800b254:	5162      	str	r2, [r4, r5]
 800b256:	604b      	str	r3, [r1, #4]
 800b258:	4630      	mov	r0, r6
 800b25a:	f000 f82f 	bl	800b2bc <__malloc_unlock>
 800b25e:	f104 000b 	add.w	r0, r4, #11
 800b262:	1d23      	adds	r3, r4, #4
 800b264:	f020 0007 	bic.w	r0, r0, #7
 800b268:	1ac2      	subs	r2, r0, r3
 800b26a:	bf1c      	itt	ne
 800b26c:	1a1b      	subne	r3, r3, r0
 800b26e:	50a3      	strne	r3, [r4, r2]
 800b270:	e7af      	b.n	800b1d2 <_malloc_r+0x22>
 800b272:	6862      	ldr	r2, [r4, #4]
 800b274:	42a3      	cmp	r3, r4
 800b276:	bf0c      	ite	eq
 800b278:	f8c8 2000 	streq.w	r2, [r8]
 800b27c:	605a      	strne	r2, [r3, #4]
 800b27e:	e7eb      	b.n	800b258 <_malloc_r+0xa8>
 800b280:	4623      	mov	r3, r4
 800b282:	6864      	ldr	r4, [r4, #4]
 800b284:	e7ae      	b.n	800b1e4 <_malloc_r+0x34>
 800b286:	463c      	mov	r4, r7
 800b288:	687f      	ldr	r7, [r7, #4]
 800b28a:	e7b6      	b.n	800b1fa <_malloc_r+0x4a>
 800b28c:	461a      	mov	r2, r3
 800b28e:	685b      	ldr	r3, [r3, #4]
 800b290:	42a3      	cmp	r3, r4
 800b292:	d1fb      	bne.n	800b28c <_malloc_r+0xdc>
 800b294:	2300      	movs	r3, #0
 800b296:	6053      	str	r3, [r2, #4]
 800b298:	e7de      	b.n	800b258 <_malloc_r+0xa8>
 800b29a:	230c      	movs	r3, #12
 800b29c:	6033      	str	r3, [r6, #0]
 800b29e:	4630      	mov	r0, r6
 800b2a0:	f000 f80c 	bl	800b2bc <__malloc_unlock>
 800b2a4:	e794      	b.n	800b1d0 <_malloc_r+0x20>
 800b2a6:	6005      	str	r5, [r0, #0]
 800b2a8:	e7d6      	b.n	800b258 <_malloc_r+0xa8>
 800b2aa:	bf00      	nop
 800b2ac:	20001f2c 	.word	0x20001f2c

0800b2b0 <__malloc_lock>:
 800b2b0:	4801      	ldr	r0, [pc, #4]	@ (800b2b8 <__malloc_lock+0x8>)
 800b2b2:	f7ff b8ac 	b.w	800a40e <__retarget_lock_acquire_recursive>
 800b2b6:	bf00      	nop
 800b2b8:	20001f24 	.word	0x20001f24

0800b2bc <__malloc_unlock>:
 800b2bc:	4801      	ldr	r0, [pc, #4]	@ (800b2c4 <__malloc_unlock+0x8>)
 800b2be:	f7ff b8a7 	b.w	800a410 <__retarget_lock_release_recursive>
 800b2c2:	bf00      	nop
 800b2c4:	20001f24 	.word	0x20001f24

0800b2c8 <_Balloc>:
 800b2c8:	b570      	push	{r4, r5, r6, lr}
 800b2ca:	69c6      	ldr	r6, [r0, #28]
 800b2cc:	4604      	mov	r4, r0
 800b2ce:	460d      	mov	r5, r1
 800b2d0:	b976      	cbnz	r6, 800b2f0 <_Balloc+0x28>
 800b2d2:	2010      	movs	r0, #16
 800b2d4:	f7ff ff42 	bl	800b15c <malloc>
 800b2d8:	4602      	mov	r2, r0
 800b2da:	61e0      	str	r0, [r4, #28]
 800b2dc:	b920      	cbnz	r0, 800b2e8 <_Balloc+0x20>
 800b2de:	4b18      	ldr	r3, [pc, #96]	@ (800b340 <_Balloc+0x78>)
 800b2e0:	4818      	ldr	r0, [pc, #96]	@ (800b344 <_Balloc+0x7c>)
 800b2e2:	216b      	movs	r1, #107	@ 0x6b
 800b2e4:	f000 fda6 	bl	800be34 <__assert_func>
 800b2e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b2ec:	6006      	str	r6, [r0, #0]
 800b2ee:	60c6      	str	r6, [r0, #12]
 800b2f0:	69e6      	ldr	r6, [r4, #28]
 800b2f2:	68f3      	ldr	r3, [r6, #12]
 800b2f4:	b183      	cbz	r3, 800b318 <_Balloc+0x50>
 800b2f6:	69e3      	ldr	r3, [r4, #28]
 800b2f8:	68db      	ldr	r3, [r3, #12]
 800b2fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b2fe:	b9b8      	cbnz	r0, 800b330 <_Balloc+0x68>
 800b300:	2101      	movs	r1, #1
 800b302:	fa01 f605 	lsl.w	r6, r1, r5
 800b306:	1d72      	adds	r2, r6, #5
 800b308:	0092      	lsls	r2, r2, #2
 800b30a:	4620      	mov	r0, r4
 800b30c:	f000 fdb0 	bl	800be70 <_calloc_r>
 800b310:	b160      	cbz	r0, 800b32c <_Balloc+0x64>
 800b312:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b316:	e00e      	b.n	800b336 <_Balloc+0x6e>
 800b318:	2221      	movs	r2, #33	@ 0x21
 800b31a:	2104      	movs	r1, #4
 800b31c:	4620      	mov	r0, r4
 800b31e:	f000 fda7 	bl	800be70 <_calloc_r>
 800b322:	69e3      	ldr	r3, [r4, #28]
 800b324:	60f0      	str	r0, [r6, #12]
 800b326:	68db      	ldr	r3, [r3, #12]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d1e4      	bne.n	800b2f6 <_Balloc+0x2e>
 800b32c:	2000      	movs	r0, #0
 800b32e:	bd70      	pop	{r4, r5, r6, pc}
 800b330:	6802      	ldr	r2, [r0, #0]
 800b332:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b336:	2300      	movs	r3, #0
 800b338:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b33c:	e7f7      	b.n	800b32e <_Balloc+0x66>
 800b33e:	bf00      	nop
 800b340:	0800e2d1 	.word	0x0800e2d1
 800b344:	0800e351 	.word	0x0800e351

0800b348 <_Bfree>:
 800b348:	b570      	push	{r4, r5, r6, lr}
 800b34a:	69c6      	ldr	r6, [r0, #28]
 800b34c:	4605      	mov	r5, r0
 800b34e:	460c      	mov	r4, r1
 800b350:	b976      	cbnz	r6, 800b370 <_Bfree+0x28>
 800b352:	2010      	movs	r0, #16
 800b354:	f7ff ff02 	bl	800b15c <malloc>
 800b358:	4602      	mov	r2, r0
 800b35a:	61e8      	str	r0, [r5, #28]
 800b35c:	b920      	cbnz	r0, 800b368 <_Bfree+0x20>
 800b35e:	4b09      	ldr	r3, [pc, #36]	@ (800b384 <_Bfree+0x3c>)
 800b360:	4809      	ldr	r0, [pc, #36]	@ (800b388 <_Bfree+0x40>)
 800b362:	218f      	movs	r1, #143	@ 0x8f
 800b364:	f000 fd66 	bl	800be34 <__assert_func>
 800b368:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b36c:	6006      	str	r6, [r0, #0]
 800b36e:	60c6      	str	r6, [r0, #12]
 800b370:	b13c      	cbz	r4, 800b382 <_Bfree+0x3a>
 800b372:	69eb      	ldr	r3, [r5, #28]
 800b374:	6862      	ldr	r2, [r4, #4]
 800b376:	68db      	ldr	r3, [r3, #12]
 800b378:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b37c:	6021      	str	r1, [r4, #0]
 800b37e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b382:	bd70      	pop	{r4, r5, r6, pc}
 800b384:	0800e2d1 	.word	0x0800e2d1
 800b388:	0800e351 	.word	0x0800e351

0800b38c <__multadd>:
 800b38c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b390:	690d      	ldr	r5, [r1, #16]
 800b392:	4607      	mov	r7, r0
 800b394:	460c      	mov	r4, r1
 800b396:	461e      	mov	r6, r3
 800b398:	f101 0c14 	add.w	ip, r1, #20
 800b39c:	2000      	movs	r0, #0
 800b39e:	f8dc 3000 	ldr.w	r3, [ip]
 800b3a2:	b299      	uxth	r1, r3
 800b3a4:	fb02 6101 	mla	r1, r2, r1, r6
 800b3a8:	0c1e      	lsrs	r6, r3, #16
 800b3aa:	0c0b      	lsrs	r3, r1, #16
 800b3ac:	fb02 3306 	mla	r3, r2, r6, r3
 800b3b0:	b289      	uxth	r1, r1
 800b3b2:	3001      	adds	r0, #1
 800b3b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b3b8:	4285      	cmp	r5, r0
 800b3ba:	f84c 1b04 	str.w	r1, [ip], #4
 800b3be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b3c2:	dcec      	bgt.n	800b39e <__multadd+0x12>
 800b3c4:	b30e      	cbz	r6, 800b40a <__multadd+0x7e>
 800b3c6:	68a3      	ldr	r3, [r4, #8]
 800b3c8:	42ab      	cmp	r3, r5
 800b3ca:	dc19      	bgt.n	800b400 <__multadd+0x74>
 800b3cc:	6861      	ldr	r1, [r4, #4]
 800b3ce:	4638      	mov	r0, r7
 800b3d0:	3101      	adds	r1, #1
 800b3d2:	f7ff ff79 	bl	800b2c8 <_Balloc>
 800b3d6:	4680      	mov	r8, r0
 800b3d8:	b928      	cbnz	r0, 800b3e6 <__multadd+0x5a>
 800b3da:	4602      	mov	r2, r0
 800b3dc:	4b0c      	ldr	r3, [pc, #48]	@ (800b410 <__multadd+0x84>)
 800b3de:	480d      	ldr	r0, [pc, #52]	@ (800b414 <__multadd+0x88>)
 800b3e0:	21ba      	movs	r1, #186	@ 0xba
 800b3e2:	f000 fd27 	bl	800be34 <__assert_func>
 800b3e6:	6922      	ldr	r2, [r4, #16]
 800b3e8:	3202      	adds	r2, #2
 800b3ea:	f104 010c 	add.w	r1, r4, #12
 800b3ee:	0092      	lsls	r2, r2, #2
 800b3f0:	300c      	adds	r0, #12
 800b3f2:	f000 fd11 	bl	800be18 <memcpy>
 800b3f6:	4621      	mov	r1, r4
 800b3f8:	4638      	mov	r0, r7
 800b3fa:	f7ff ffa5 	bl	800b348 <_Bfree>
 800b3fe:	4644      	mov	r4, r8
 800b400:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b404:	3501      	adds	r5, #1
 800b406:	615e      	str	r6, [r3, #20]
 800b408:	6125      	str	r5, [r4, #16]
 800b40a:	4620      	mov	r0, r4
 800b40c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b410:	0800e340 	.word	0x0800e340
 800b414:	0800e351 	.word	0x0800e351

0800b418 <__hi0bits>:
 800b418:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b41c:	4603      	mov	r3, r0
 800b41e:	bf36      	itet	cc
 800b420:	0403      	lslcc	r3, r0, #16
 800b422:	2000      	movcs	r0, #0
 800b424:	2010      	movcc	r0, #16
 800b426:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b42a:	bf3c      	itt	cc
 800b42c:	021b      	lslcc	r3, r3, #8
 800b42e:	3008      	addcc	r0, #8
 800b430:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b434:	bf3c      	itt	cc
 800b436:	011b      	lslcc	r3, r3, #4
 800b438:	3004      	addcc	r0, #4
 800b43a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b43e:	bf3c      	itt	cc
 800b440:	009b      	lslcc	r3, r3, #2
 800b442:	3002      	addcc	r0, #2
 800b444:	2b00      	cmp	r3, #0
 800b446:	db05      	blt.n	800b454 <__hi0bits+0x3c>
 800b448:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b44c:	f100 0001 	add.w	r0, r0, #1
 800b450:	bf08      	it	eq
 800b452:	2020      	moveq	r0, #32
 800b454:	4770      	bx	lr

0800b456 <__lo0bits>:
 800b456:	6803      	ldr	r3, [r0, #0]
 800b458:	4602      	mov	r2, r0
 800b45a:	f013 0007 	ands.w	r0, r3, #7
 800b45e:	d00b      	beq.n	800b478 <__lo0bits+0x22>
 800b460:	07d9      	lsls	r1, r3, #31
 800b462:	d421      	bmi.n	800b4a8 <__lo0bits+0x52>
 800b464:	0798      	lsls	r0, r3, #30
 800b466:	bf49      	itett	mi
 800b468:	085b      	lsrmi	r3, r3, #1
 800b46a:	089b      	lsrpl	r3, r3, #2
 800b46c:	2001      	movmi	r0, #1
 800b46e:	6013      	strmi	r3, [r2, #0]
 800b470:	bf5c      	itt	pl
 800b472:	6013      	strpl	r3, [r2, #0]
 800b474:	2002      	movpl	r0, #2
 800b476:	4770      	bx	lr
 800b478:	b299      	uxth	r1, r3
 800b47a:	b909      	cbnz	r1, 800b480 <__lo0bits+0x2a>
 800b47c:	0c1b      	lsrs	r3, r3, #16
 800b47e:	2010      	movs	r0, #16
 800b480:	b2d9      	uxtb	r1, r3
 800b482:	b909      	cbnz	r1, 800b488 <__lo0bits+0x32>
 800b484:	3008      	adds	r0, #8
 800b486:	0a1b      	lsrs	r3, r3, #8
 800b488:	0719      	lsls	r1, r3, #28
 800b48a:	bf04      	itt	eq
 800b48c:	091b      	lsreq	r3, r3, #4
 800b48e:	3004      	addeq	r0, #4
 800b490:	0799      	lsls	r1, r3, #30
 800b492:	bf04      	itt	eq
 800b494:	089b      	lsreq	r3, r3, #2
 800b496:	3002      	addeq	r0, #2
 800b498:	07d9      	lsls	r1, r3, #31
 800b49a:	d403      	bmi.n	800b4a4 <__lo0bits+0x4e>
 800b49c:	085b      	lsrs	r3, r3, #1
 800b49e:	f100 0001 	add.w	r0, r0, #1
 800b4a2:	d003      	beq.n	800b4ac <__lo0bits+0x56>
 800b4a4:	6013      	str	r3, [r2, #0]
 800b4a6:	4770      	bx	lr
 800b4a8:	2000      	movs	r0, #0
 800b4aa:	4770      	bx	lr
 800b4ac:	2020      	movs	r0, #32
 800b4ae:	4770      	bx	lr

0800b4b0 <__i2b>:
 800b4b0:	b510      	push	{r4, lr}
 800b4b2:	460c      	mov	r4, r1
 800b4b4:	2101      	movs	r1, #1
 800b4b6:	f7ff ff07 	bl	800b2c8 <_Balloc>
 800b4ba:	4602      	mov	r2, r0
 800b4bc:	b928      	cbnz	r0, 800b4ca <__i2b+0x1a>
 800b4be:	4b05      	ldr	r3, [pc, #20]	@ (800b4d4 <__i2b+0x24>)
 800b4c0:	4805      	ldr	r0, [pc, #20]	@ (800b4d8 <__i2b+0x28>)
 800b4c2:	f240 1145 	movw	r1, #325	@ 0x145
 800b4c6:	f000 fcb5 	bl	800be34 <__assert_func>
 800b4ca:	2301      	movs	r3, #1
 800b4cc:	6144      	str	r4, [r0, #20]
 800b4ce:	6103      	str	r3, [r0, #16]
 800b4d0:	bd10      	pop	{r4, pc}
 800b4d2:	bf00      	nop
 800b4d4:	0800e340 	.word	0x0800e340
 800b4d8:	0800e351 	.word	0x0800e351

0800b4dc <__multiply>:
 800b4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4e0:	4617      	mov	r7, r2
 800b4e2:	690a      	ldr	r2, [r1, #16]
 800b4e4:	693b      	ldr	r3, [r7, #16]
 800b4e6:	429a      	cmp	r2, r3
 800b4e8:	bfa8      	it	ge
 800b4ea:	463b      	movge	r3, r7
 800b4ec:	4689      	mov	r9, r1
 800b4ee:	bfa4      	itt	ge
 800b4f0:	460f      	movge	r7, r1
 800b4f2:	4699      	movge	r9, r3
 800b4f4:	693d      	ldr	r5, [r7, #16]
 800b4f6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	6879      	ldr	r1, [r7, #4]
 800b4fe:	eb05 060a 	add.w	r6, r5, sl
 800b502:	42b3      	cmp	r3, r6
 800b504:	b085      	sub	sp, #20
 800b506:	bfb8      	it	lt
 800b508:	3101      	addlt	r1, #1
 800b50a:	f7ff fedd 	bl	800b2c8 <_Balloc>
 800b50e:	b930      	cbnz	r0, 800b51e <__multiply+0x42>
 800b510:	4602      	mov	r2, r0
 800b512:	4b41      	ldr	r3, [pc, #260]	@ (800b618 <__multiply+0x13c>)
 800b514:	4841      	ldr	r0, [pc, #260]	@ (800b61c <__multiply+0x140>)
 800b516:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b51a:	f000 fc8b 	bl	800be34 <__assert_func>
 800b51e:	f100 0414 	add.w	r4, r0, #20
 800b522:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b526:	4623      	mov	r3, r4
 800b528:	2200      	movs	r2, #0
 800b52a:	4573      	cmp	r3, lr
 800b52c:	d320      	bcc.n	800b570 <__multiply+0x94>
 800b52e:	f107 0814 	add.w	r8, r7, #20
 800b532:	f109 0114 	add.w	r1, r9, #20
 800b536:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b53a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b53e:	9302      	str	r3, [sp, #8]
 800b540:	1beb      	subs	r3, r5, r7
 800b542:	3b15      	subs	r3, #21
 800b544:	f023 0303 	bic.w	r3, r3, #3
 800b548:	3304      	adds	r3, #4
 800b54a:	3715      	adds	r7, #21
 800b54c:	42bd      	cmp	r5, r7
 800b54e:	bf38      	it	cc
 800b550:	2304      	movcc	r3, #4
 800b552:	9301      	str	r3, [sp, #4]
 800b554:	9b02      	ldr	r3, [sp, #8]
 800b556:	9103      	str	r1, [sp, #12]
 800b558:	428b      	cmp	r3, r1
 800b55a:	d80c      	bhi.n	800b576 <__multiply+0x9a>
 800b55c:	2e00      	cmp	r6, #0
 800b55e:	dd03      	ble.n	800b568 <__multiply+0x8c>
 800b560:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b564:	2b00      	cmp	r3, #0
 800b566:	d055      	beq.n	800b614 <__multiply+0x138>
 800b568:	6106      	str	r6, [r0, #16]
 800b56a:	b005      	add	sp, #20
 800b56c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b570:	f843 2b04 	str.w	r2, [r3], #4
 800b574:	e7d9      	b.n	800b52a <__multiply+0x4e>
 800b576:	f8b1 a000 	ldrh.w	sl, [r1]
 800b57a:	f1ba 0f00 	cmp.w	sl, #0
 800b57e:	d01f      	beq.n	800b5c0 <__multiply+0xe4>
 800b580:	46c4      	mov	ip, r8
 800b582:	46a1      	mov	r9, r4
 800b584:	2700      	movs	r7, #0
 800b586:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b58a:	f8d9 3000 	ldr.w	r3, [r9]
 800b58e:	fa1f fb82 	uxth.w	fp, r2
 800b592:	b29b      	uxth	r3, r3
 800b594:	fb0a 330b 	mla	r3, sl, fp, r3
 800b598:	443b      	add	r3, r7
 800b59a:	f8d9 7000 	ldr.w	r7, [r9]
 800b59e:	0c12      	lsrs	r2, r2, #16
 800b5a0:	0c3f      	lsrs	r7, r7, #16
 800b5a2:	fb0a 7202 	mla	r2, sl, r2, r7
 800b5a6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b5aa:	b29b      	uxth	r3, r3
 800b5ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b5b0:	4565      	cmp	r5, ip
 800b5b2:	f849 3b04 	str.w	r3, [r9], #4
 800b5b6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b5ba:	d8e4      	bhi.n	800b586 <__multiply+0xaa>
 800b5bc:	9b01      	ldr	r3, [sp, #4]
 800b5be:	50e7      	str	r7, [r4, r3]
 800b5c0:	9b03      	ldr	r3, [sp, #12]
 800b5c2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b5c6:	3104      	adds	r1, #4
 800b5c8:	f1b9 0f00 	cmp.w	r9, #0
 800b5cc:	d020      	beq.n	800b610 <__multiply+0x134>
 800b5ce:	6823      	ldr	r3, [r4, #0]
 800b5d0:	4647      	mov	r7, r8
 800b5d2:	46a4      	mov	ip, r4
 800b5d4:	f04f 0a00 	mov.w	sl, #0
 800b5d8:	f8b7 b000 	ldrh.w	fp, [r7]
 800b5dc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b5e0:	fb09 220b 	mla	r2, r9, fp, r2
 800b5e4:	4452      	add	r2, sl
 800b5e6:	b29b      	uxth	r3, r3
 800b5e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b5ec:	f84c 3b04 	str.w	r3, [ip], #4
 800b5f0:	f857 3b04 	ldr.w	r3, [r7], #4
 800b5f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b5f8:	f8bc 3000 	ldrh.w	r3, [ip]
 800b5fc:	fb09 330a 	mla	r3, r9, sl, r3
 800b600:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b604:	42bd      	cmp	r5, r7
 800b606:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b60a:	d8e5      	bhi.n	800b5d8 <__multiply+0xfc>
 800b60c:	9a01      	ldr	r2, [sp, #4]
 800b60e:	50a3      	str	r3, [r4, r2]
 800b610:	3404      	adds	r4, #4
 800b612:	e79f      	b.n	800b554 <__multiply+0x78>
 800b614:	3e01      	subs	r6, #1
 800b616:	e7a1      	b.n	800b55c <__multiply+0x80>
 800b618:	0800e340 	.word	0x0800e340
 800b61c:	0800e351 	.word	0x0800e351

0800b620 <__pow5mult>:
 800b620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b624:	4615      	mov	r5, r2
 800b626:	f012 0203 	ands.w	r2, r2, #3
 800b62a:	4607      	mov	r7, r0
 800b62c:	460e      	mov	r6, r1
 800b62e:	d007      	beq.n	800b640 <__pow5mult+0x20>
 800b630:	4c25      	ldr	r4, [pc, #148]	@ (800b6c8 <__pow5mult+0xa8>)
 800b632:	3a01      	subs	r2, #1
 800b634:	2300      	movs	r3, #0
 800b636:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b63a:	f7ff fea7 	bl	800b38c <__multadd>
 800b63e:	4606      	mov	r6, r0
 800b640:	10ad      	asrs	r5, r5, #2
 800b642:	d03d      	beq.n	800b6c0 <__pow5mult+0xa0>
 800b644:	69fc      	ldr	r4, [r7, #28]
 800b646:	b97c      	cbnz	r4, 800b668 <__pow5mult+0x48>
 800b648:	2010      	movs	r0, #16
 800b64a:	f7ff fd87 	bl	800b15c <malloc>
 800b64e:	4602      	mov	r2, r0
 800b650:	61f8      	str	r0, [r7, #28]
 800b652:	b928      	cbnz	r0, 800b660 <__pow5mult+0x40>
 800b654:	4b1d      	ldr	r3, [pc, #116]	@ (800b6cc <__pow5mult+0xac>)
 800b656:	481e      	ldr	r0, [pc, #120]	@ (800b6d0 <__pow5mult+0xb0>)
 800b658:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b65c:	f000 fbea 	bl	800be34 <__assert_func>
 800b660:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b664:	6004      	str	r4, [r0, #0]
 800b666:	60c4      	str	r4, [r0, #12]
 800b668:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b66c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b670:	b94c      	cbnz	r4, 800b686 <__pow5mult+0x66>
 800b672:	f240 2171 	movw	r1, #625	@ 0x271
 800b676:	4638      	mov	r0, r7
 800b678:	f7ff ff1a 	bl	800b4b0 <__i2b>
 800b67c:	2300      	movs	r3, #0
 800b67e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b682:	4604      	mov	r4, r0
 800b684:	6003      	str	r3, [r0, #0]
 800b686:	f04f 0900 	mov.w	r9, #0
 800b68a:	07eb      	lsls	r3, r5, #31
 800b68c:	d50a      	bpl.n	800b6a4 <__pow5mult+0x84>
 800b68e:	4631      	mov	r1, r6
 800b690:	4622      	mov	r2, r4
 800b692:	4638      	mov	r0, r7
 800b694:	f7ff ff22 	bl	800b4dc <__multiply>
 800b698:	4631      	mov	r1, r6
 800b69a:	4680      	mov	r8, r0
 800b69c:	4638      	mov	r0, r7
 800b69e:	f7ff fe53 	bl	800b348 <_Bfree>
 800b6a2:	4646      	mov	r6, r8
 800b6a4:	106d      	asrs	r5, r5, #1
 800b6a6:	d00b      	beq.n	800b6c0 <__pow5mult+0xa0>
 800b6a8:	6820      	ldr	r0, [r4, #0]
 800b6aa:	b938      	cbnz	r0, 800b6bc <__pow5mult+0x9c>
 800b6ac:	4622      	mov	r2, r4
 800b6ae:	4621      	mov	r1, r4
 800b6b0:	4638      	mov	r0, r7
 800b6b2:	f7ff ff13 	bl	800b4dc <__multiply>
 800b6b6:	6020      	str	r0, [r4, #0]
 800b6b8:	f8c0 9000 	str.w	r9, [r0]
 800b6bc:	4604      	mov	r4, r0
 800b6be:	e7e4      	b.n	800b68a <__pow5mult+0x6a>
 800b6c0:	4630      	mov	r0, r6
 800b6c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6c6:	bf00      	nop
 800b6c8:	0800e404 	.word	0x0800e404
 800b6cc:	0800e2d1 	.word	0x0800e2d1
 800b6d0:	0800e351 	.word	0x0800e351

0800b6d4 <__lshift>:
 800b6d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6d8:	460c      	mov	r4, r1
 800b6da:	6849      	ldr	r1, [r1, #4]
 800b6dc:	6923      	ldr	r3, [r4, #16]
 800b6de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b6e2:	68a3      	ldr	r3, [r4, #8]
 800b6e4:	4607      	mov	r7, r0
 800b6e6:	4691      	mov	r9, r2
 800b6e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b6ec:	f108 0601 	add.w	r6, r8, #1
 800b6f0:	42b3      	cmp	r3, r6
 800b6f2:	db0b      	blt.n	800b70c <__lshift+0x38>
 800b6f4:	4638      	mov	r0, r7
 800b6f6:	f7ff fde7 	bl	800b2c8 <_Balloc>
 800b6fa:	4605      	mov	r5, r0
 800b6fc:	b948      	cbnz	r0, 800b712 <__lshift+0x3e>
 800b6fe:	4602      	mov	r2, r0
 800b700:	4b28      	ldr	r3, [pc, #160]	@ (800b7a4 <__lshift+0xd0>)
 800b702:	4829      	ldr	r0, [pc, #164]	@ (800b7a8 <__lshift+0xd4>)
 800b704:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b708:	f000 fb94 	bl	800be34 <__assert_func>
 800b70c:	3101      	adds	r1, #1
 800b70e:	005b      	lsls	r3, r3, #1
 800b710:	e7ee      	b.n	800b6f0 <__lshift+0x1c>
 800b712:	2300      	movs	r3, #0
 800b714:	f100 0114 	add.w	r1, r0, #20
 800b718:	f100 0210 	add.w	r2, r0, #16
 800b71c:	4618      	mov	r0, r3
 800b71e:	4553      	cmp	r3, sl
 800b720:	db33      	blt.n	800b78a <__lshift+0xb6>
 800b722:	6920      	ldr	r0, [r4, #16]
 800b724:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b728:	f104 0314 	add.w	r3, r4, #20
 800b72c:	f019 091f 	ands.w	r9, r9, #31
 800b730:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b734:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b738:	d02b      	beq.n	800b792 <__lshift+0xbe>
 800b73a:	f1c9 0e20 	rsb	lr, r9, #32
 800b73e:	468a      	mov	sl, r1
 800b740:	2200      	movs	r2, #0
 800b742:	6818      	ldr	r0, [r3, #0]
 800b744:	fa00 f009 	lsl.w	r0, r0, r9
 800b748:	4310      	orrs	r0, r2
 800b74a:	f84a 0b04 	str.w	r0, [sl], #4
 800b74e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b752:	459c      	cmp	ip, r3
 800b754:	fa22 f20e 	lsr.w	r2, r2, lr
 800b758:	d8f3      	bhi.n	800b742 <__lshift+0x6e>
 800b75a:	ebac 0304 	sub.w	r3, ip, r4
 800b75e:	3b15      	subs	r3, #21
 800b760:	f023 0303 	bic.w	r3, r3, #3
 800b764:	3304      	adds	r3, #4
 800b766:	f104 0015 	add.w	r0, r4, #21
 800b76a:	4560      	cmp	r0, ip
 800b76c:	bf88      	it	hi
 800b76e:	2304      	movhi	r3, #4
 800b770:	50ca      	str	r2, [r1, r3]
 800b772:	b10a      	cbz	r2, 800b778 <__lshift+0xa4>
 800b774:	f108 0602 	add.w	r6, r8, #2
 800b778:	3e01      	subs	r6, #1
 800b77a:	4638      	mov	r0, r7
 800b77c:	612e      	str	r6, [r5, #16]
 800b77e:	4621      	mov	r1, r4
 800b780:	f7ff fde2 	bl	800b348 <_Bfree>
 800b784:	4628      	mov	r0, r5
 800b786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b78a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b78e:	3301      	adds	r3, #1
 800b790:	e7c5      	b.n	800b71e <__lshift+0x4a>
 800b792:	3904      	subs	r1, #4
 800b794:	f853 2b04 	ldr.w	r2, [r3], #4
 800b798:	f841 2f04 	str.w	r2, [r1, #4]!
 800b79c:	459c      	cmp	ip, r3
 800b79e:	d8f9      	bhi.n	800b794 <__lshift+0xc0>
 800b7a0:	e7ea      	b.n	800b778 <__lshift+0xa4>
 800b7a2:	bf00      	nop
 800b7a4:	0800e340 	.word	0x0800e340
 800b7a8:	0800e351 	.word	0x0800e351

0800b7ac <__mcmp>:
 800b7ac:	690a      	ldr	r2, [r1, #16]
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	6900      	ldr	r0, [r0, #16]
 800b7b2:	1a80      	subs	r0, r0, r2
 800b7b4:	b530      	push	{r4, r5, lr}
 800b7b6:	d10e      	bne.n	800b7d6 <__mcmp+0x2a>
 800b7b8:	3314      	adds	r3, #20
 800b7ba:	3114      	adds	r1, #20
 800b7bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b7c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b7c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b7c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b7cc:	4295      	cmp	r5, r2
 800b7ce:	d003      	beq.n	800b7d8 <__mcmp+0x2c>
 800b7d0:	d205      	bcs.n	800b7de <__mcmp+0x32>
 800b7d2:	f04f 30ff 	mov.w	r0, #4294967295
 800b7d6:	bd30      	pop	{r4, r5, pc}
 800b7d8:	42a3      	cmp	r3, r4
 800b7da:	d3f3      	bcc.n	800b7c4 <__mcmp+0x18>
 800b7dc:	e7fb      	b.n	800b7d6 <__mcmp+0x2a>
 800b7de:	2001      	movs	r0, #1
 800b7e0:	e7f9      	b.n	800b7d6 <__mcmp+0x2a>
	...

0800b7e4 <__mdiff>:
 800b7e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7e8:	4689      	mov	r9, r1
 800b7ea:	4606      	mov	r6, r0
 800b7ec:	4611      	mov	r1, r2
 800b7ee:	4648      	mov	r0, r9
 800b7f0:	4614      	mov	r4, r2
 800b7f2:	f7ff ffdb 	bl	800b7ac <__mcmp>
 800b7f6:	1e05      	subs	r5, r0, #0
 800b7f8:	d112      	bne.n	800b820 <__mdiff+0x3c>
 800b7fa:	4629      	mov	r1, r5
 800b7fc:	4630      	mov	r0, r6
 800b7fe:	f7ff fd63 	bl	800b2c8 <_Balloc>
 800b802:	4602      	mov	r2, r0
 800b804:	b928      	cbnz	r0, 800b812 <__mdiff+0x2e>
 800b806:	4b3f      	ldr	r3, [pc, #252]	@ (800b904 <__mdiff+0x120>)
 800b808:	f240 2137 	movw	r1, #567	@ 0x237
 800b80c:	483e      	ldr	r0, [pc, #248]	@ (800b908 <__mdiff+0x124>)
 800b80e:	f000 fb11 	bl	800be34 <__assert_func>
 800b812:	2301      	movs	r3, #1
 800b814:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b818:	4610      	mov	r0, r2
 800b81a:	b003      	add	sp, #12
 800b81c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b820:	bfbc      	itt	lt
 800b822:	464b      	movlt	r3, r9
 800b824:	46a1      	movlt	r9, r4
 800b826:	4630      	mov	r0, r6
 800b828:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b82c:	bfba      	itte	lt
 800b82e:	461c      	movlt	r4, r3
 800b830:	2501      	movlt	r5, #1
 800b832:	2500      	movge	r5, #0
 800b834:	f7ff fd48 	bl	800b2c8 <_Balloc>
 800b838:	4602      	mov	r2, r0
 800b83a:	b918      	cbnz	r0, 800b844 <__mdiff+0x60>
 800b83c:	4b31      	ldr	r3, [pc, #196]	@ (800b904 <__mdiff+0x120>)
 800b83e:	f240 2145 	movw	r1, #581	@ 0x245
 800b842:	e7e3      	b.n	800b80c <__mdiff+0x28>
 800b844:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b848:	6926      	ldr	r6, [r4, #16]
 800b84a:	60c5      	str	r5, [r0, #12]
 800b84c:	f109 0310 	add.w	r3, r9, #16
 800b850:	f109 0514 	add.w	r5, r9, #20
 800b854:	f104 0e14 	add.w	lr, r4, #20
 800b858:	f100 0b14 	add.w	fp, r0, #20
 800b85c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b860:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b864:	9301      	str	r3, [sp, #4]
 800b866:	46d9      	mov	r9, fp
 800b868:	f04f 0c00 	mov.w	ip, #0
 800b86c:	9b01      	ldr	r3, [sp, #4]
 800b86e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b872:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b876:	9301      	str	r3, [sp, #4]
 800b878:	fa1f f38a 	uxth.w	r3, sl
 800b87c:	4619      	mov	r1, r3
 800b87e:	b283      	uxth	r3, r0
 800b880:	1acb      	subs	r3, r1, r3
 800b882:	0c00      	lsrs	r0, r0, #16
 800b884:	4463      	add	r3, ip
 800b886:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b88a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b88e:	b29b      	uxth	r3, r3
 800b890:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b894:	4576      	cmp	r6, lr
 800b896:	f849 3b04 	str.w	r3, [r9], #4
 800b89a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b89e:	d8e5      	bhi.n	800b86c <__mdiff+0x88>
 800b8a0:	1b33      	subs	r3, r6, r4
 800b8a2:	3b15      	subs	r3, #21
 800b8a4:	f023 0303 	bic.w	r3, r3, #3
 800b8a8:	3415      	adds	r4, #21
 800b8aa:	3304      	adds	r3, #4
 800b8ac:	42a6      	cmp	r6, r4
 800b8ae:	bf38      	it	cc
 800b8b0:	2304      	movcc	r3, #4
 800b8b2:	441d      	add	r5, r3
 800b8b4:	445b      	add	r3, fp
 800b8b6:	461e      	mov	r6, r3
 800b8b8:	462c      	mov	r4, r5
 800b8ba:	4544      	cmp	r4, r8
 800b8bc:	d30e      	bcc.n	800b8dc <__mdiff+0xf8>
 800b8be:	f108 0103 	add.w	r1, r8, #3
 800b8c2:	1b49      	subs	r1, r1, r5
 800b8c4:	f021 0103 	bic.w	r1, r1, #3
 800b8c8:	3d03      	subs	r5, #3
 800b8ca:	45a8      	cmp	r8, r5
 800b8cc:	bf38      	it	cc
 800b8ce:	2100      	movcc	r1, #0
 800b8d0:	440b      	add	r3, r1
 800b8d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b8d6:	b191      	cbz	r1, 800b8fe <__mdiff+0x11a>
 800b8d8:	6117      	str	r7, [r2, #16]
 800b8da:	e79d      	b.n	800b818 <__mdiff+0x34>
 800b8dc:	f854 1b04 	ldr.w	r1, [r4], #4
 800b8e0:	46e6      	mov	lr, ip
 800b8e2:	0c08      	lsrs	r0, r1, #16
 800b8e4:	fa1c fc81 	uxtah	ip, ip, r1
 800b8e8:	4471      	add	r1, lr
 800b8ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b8ee:	b289      	uxth	r1, r1
 800b8f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b8f4:	f846 1b04 	str.w	r1, [r6], #4
 800b8f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b8fc:	e7dd      	b.n	800b8ba <__mdiff+0xd6>
 800b8fe:	3f01      	subs	r7, #1
 800b900:	e7e7      	b.n	800b8d2 <__mdiff+0xee>
 800b902:	bf00      	nop
 800b904:	0800e340 	.word	0x0800e340
 800b908:	0800e351 	.word	0x0800e351

0800b90c <__d2b>:
 800b90c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b910:	460f      	mov	r7, r1
 800b912:	2101      	movs	r1, #1
 800b914:	ec59 8b10 	vmov	r8, r9, d0
 800b918:	4616      	mov	r6, r2
 800b91a:	f7ff fcd5 	bl	800b2c8 <_Balloc>
 800b91e:	4604      	mov	r4, r0
 800b920:	b930      	cbnz	r0, 800b930 <__d2b+0x24>
 800b922:	4602      	mov	r2, r0
 800b924:	4b23      	ldr	r3, [pc, #140]	@ (800b9b4 <__d2b+0xa8>)
 800b926:	4824      	ldr	r0, [pc, #144]	@ (800b9b8 <__d2b+0xac>)
 800b928:	f240 310f 	movw	r1, #783	@ 0x30f
 800b92c:	f000 fa82 	bl	800be34 <__assert_func>
 800b930:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b934:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b938:	b10d      	cbz	r5, 800b93e <__d2b+0x32>
 800b93a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b93e:	9301      	str	r3, [sp, #4]
 800b940:	f1b8 0300 	subs.w	r3, r8, #0
 800b944:	d023      	beq.n	800b98e <__d2b+0x82>
 800b946:	4668      	mov	r0, sp
 800b948:	9300      	str	r3, [sp, #0]
 800b94a:	f7ff fd84 	bl	800b456 <__lo0bits>
 800b94e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b952:	b1d0      	cbz	r0, 800b98a <__d2b+0x7e>
 800b954:	f1c0 0320 	rsb	r3, r0, #32
 800b958:	fa02 f303 	lsl.w	r3, r2, r3
 800b95c:	430b      	orrs	r3, r1
 800b95e:	40c2      	lsrs	r2, r0
 800b960:	6163      	str	r3, [r4, #20]
 800b962:	9201      	str	r2, [sp, #4]
 800b964:	9b01      	ldr	r3, [sp, #4]
 800b966:	61a3      	str	r3, [r4, #24]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	bf0c      	ite	eq
 800b96c:	2201      	moveq	r2, #1
 800b96e:	2202      	movne	r2, #2
 800b970:	6122      	str	r2, [r4, #16]
 800b972:	b1a5      	cbz	r5, 800b99e <__d2b+0x92>
 800b974:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b978:	4405      	add	r5, r0
 800b97a:	603d      	str	r5, [r7, #0]
 800b97c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b980:	6030      	str	r0, [r6, #0]
 800b982:	4620      	mov	r0, r4
 800b984:	b003      	add	sp, #12
 800b986:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b98a:	6161      	str	r1, [r4, #20]
 800b98c:	e7ea      	b.n	800b964 <__d2b+0x58>
 800b98e:	a801      	add	r0, sp, #4
 800b990:	f7ff fd61 	bl	800b456 <__lo0bits>
 800b994:	9b01      	ldr	r3, [sp, #4]
 800b996:	6163      	str	r3, [r4, #20]
 800b998:	3020      	adds	r0, #32
 800b99a:	2201      	movs	r2, #1
 800b99c:	e7e8      	b.n	800b970 <__d2b+0x64>
 800b99e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b9a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b9a6:	6038      	str	r0, [r7, #0]
 800b9a8:	6918      	ldr	r0, [r3, #16]
 800b9aa:	f7ff fd35 	bl	800b418 <__hi0bits>
 800b9ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b9b2:	e7e5      	b.n	800b980 <__d2b+0x74>
 800b9b4:	0800e340 	.word	0x0800e340
 800b9b8:	0800e351 	.word	0x0800e351

0800b9bc <__ssputs_r>:
 800b9bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9c0:	688e      	ldr	r6, [r1, #8]
 800b9c2:	461f      	mov	r7, r3
 800b9c4:	42be      	cmp	r6, r7
 800b9c6:	680b      	ldr	r3, [r1, #0]
 800b9c8:	4682      	mov	sl, r0
 800b9ca:	460c      	mov	r4, r1
 800b9cc:	4690      	mov	r8, r2
 800b9ce:	d82d      	bhi.n	800ba2c <__ssputs_r+0x70>
 800b9d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b9d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b9d8:	d026      	beq.n	800ba28 <__ssputs_r+0x6c>
 800b9da:	6965      	ldr	r5, [r4, #20]
 800b9dc:	6909      	ldr	r1, [r1, #16]
 800b9de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b9e2:	eba3 0901 	sub.w	r9, r3, r1
 800b9e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b9ea:	1c7b      	adds	r3, r7, #1
 800b9ec:	444b      	add	r3, r9
 800b9ee:	106d      	asrs	r5, r5, #1
 800b9f0:	429d      	cmp	r5, r3
 800b9f2:	bf38      	it	cc
 800b9f4:	461d      	movcc	r5, r3
 800b9f6:	0553      	lsls	r3, r2, #21
 800b9f8:	d527      	bpl.n	800ba4a <__ssputs_r+0x8e>
 800b9fa:	4629      	mov	r1, r5
 800b9fc:	f7ff fbd8 	bl	800b1b0 <_malloc_r>
 800ba00:	4606      	mov	r6, r0
 800ba02:	b360      	cbz	r0, 800ba5e <__ssputs_r+0xa2>
 800ba04:	6921      	ldr	r1, [r4, #16]
 800ba06:	464a      	mov	r2, r9
 800ba08:	f000 fa06 	bl	800be18 <memcpy>
 800ba0c:	89a3      	ldrh	r3, [r4, #12]
 800ba0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ba12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba16:	81a3      	strh	r3, [r4, #12]
 800ba18:	6126      	str	r6, [r4, #16]
 800ba1a:	6165      	str	r5, [r4, #20]
 800ba1c:	444e      	add	r6, r9
 800ba1e:	eba5 0509 	sub.w	r5, r5, r9
 800ba22:	6026      	str	r6, [r4, #0]
 800ba24:	60a5      	str	r5, [r4, #8]
 800ba26:	463e      	mov	r6, r7
 800ba28:	42be      	cmp	r6, r7
 800ba2a:	d900      	bls.n	800ba2e <__ssputs_r+0x72>
 800ba2c:	463e      	mov	r6, r7
 800ba2e:	6820      	ldr	r0, [r4, #0]
 800ba30:	4632      	mov	r2, r6
 800ba32:	4641      	mov	r1, r8
 800ba34:	f000 f9c6 	bl	800bdc4 <memmove>
 800ba38:	68a3      	ldr	r3, [r4, #8]
 800ba3a:	1b9b      	subs	r3, r3, r6
 800ba3c:	60a3      	str	r3, [r4, #8]
 800ba3e:	6823      	ldr	r3, [r4, #0]
 800ba40:	4433      	add	r3, r6
 800ba42:	6023      	str	r3, [r4, #0]
 800ba44:	2000      	movs	r0, #0
 800ba46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba4a:	462a      	mov	r2, r5
 800ba4c:	f000 fa36 	bl	800bebc <_realloc_r>
 800ba50:	4606      	mov	r6, r0
 800ba52:	2800      	cmp	r0, #0
 800ba54:	d1e0      	bne.n	800ba18 <__ssputs_r+0x5c>
 800ba56:	6921      	ldr	r1, [r4, #16]
 800ba58:	4650      	mov	r0, sl
 800ba5a:	f7ff fb35 	bl	800b0c8 <_free_r>
 800ba5e:	230c      	movs	r3, #12
 800ba60:	f8ca 3000 	str.w	r3, [sl]
 800ba64:	89a3      	ldrh	r3, [r4, #12]
 800ba66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba6a:	81a3      	strh	r3, [r4, #12]
 800ba6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba70:	e7e9      	b.n	800ba46 <__ssputs_r+0x8a>
	...

0800ba74 <_svfiprintf_r>:
 800ba74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba78:	4698      	mov	r8, r3
 800ba7a:	898b      	ldrh	r3, [r1, #12]
 800ba7c:	061b      	lsls	r3, r3, #24
 800ba7e:	b09d      	sub	sp, #116	@ 0x74
 800ba80:	4607      	mov	r7, r0
 800ba82:	460d      	mov	r5, r1
 800ba84:	4614      	mov	r4, r2
 800ba86:	d510      	bpl.n	800baaa <_svfiprintf_r+0x36>
 800ba88:	690b      	ldr	r3, [r1, #16]
 800ba8a:	b973      	cbnz	r3, 800baaa <_svfiprintf_r+0x36>
 800ba8c:	2140      	movs	r1, #64	@ 0x40
 800ba8e:	f7ff fb8f 	bl	800b1b0 <_malloc_r>
 800ba92:	6028      	str	r0, [r5, #0]
 800ba94:	6128      	str	r0, [r5, #16]
 800ba96:	b930      	cbnz	r0, 800baa6 <_svfiprintf_r+0x32>
 800ba98:	230c      	movs	r3, #12
 800ba9a:	603b      	str	r3, [r7, #0]
 800ba9c:	f04f 30ff 	mov.w	r0, #4294967295
 800baa0:	b01d      	add	sp, #116	@ 0x74
 800baa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baa6:	2340      	movs	r3, #64	@ 0x40
 800baa8:	616b      	str	r3, [r5, #20]
 800baaa:	2300      	movs	r3, #0
 800baac:	9309      	str	r3, [sp, #36]	@ 0x24
 800baae:	2320      	movs	r3, #32
 800bab0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bab4:	f8cd 800c 	str.w	r8, [sp, #12]
 800bab8:	2330      	movs	r3, #48	@ 0x30
 800baba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bc58 <_svfiprintf_r+0x1e4>
 800babe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bac2:	f04f 0901 	mov.w	r9, #1
 800bac6:	4623      	mov	r3, r4
 800bac8:	469a      	mov	sl, r3
 800baca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bace:	b10a      	cbz	r2, 800bad4 <_svfiprintf_r+0x60>
 800bad0:	2a25      	cmp	r2, #37	@ 0x25
 800bad2:	d1f9      	bne.n	800bac8 <_svfiprintf_r+0x54>
 800bad4:	ebba 0b04 	subs.w	fp, sl, r4
 800bad8:	d00b      	beq.n	800baf2 <_svfiprintf_r+0x7e>
 800bada:	465b      	mov	r3, fp
 800badc:	4622      	mov	r2, r4
 800bade:	4629      	mov	r1, r5
 800bae0:	4638      	mov	r0, r7
 800bae2:	f7ff ff6b 	bl	800b9bc <__ssputs_r>
 800bae6:	3001      	adds	r0, #1
 800bae8:	f000 80a7 	beq.w	800bc3a <_svfiprintf_r+0x1c6>
 800baec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800baee:	445a      	add	r2, fp
 800baf0:	9209      	str	r2, [sp, #36]	@ 0x24
 800baf2:	f89a 3000 	ldrb.w	r3, [sl]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	f000 809f 	beq.w	800bc3a <_svfiprintf_r+0x1c6>
 800bafc:	2300      	movs	r3, #0
 800bafe:	f04f 32ff 	mov.w	r2, #4294967295
 800bb02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb06:	f10a 0a01 	add.w	sl, sl, #1
 800bb0a:	9304      	str	r3, [sp, #16]
 800bb0c:	9307      	str	r3, [sp, #28]
 800bb0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb12:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb14:	4654      	mov	r4, sl
 800bb16:	2205      	movs	r2, #5
 800bb18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb1c:	484e      	ldr	r0, [pc, #312]	@ (800bc58 <_svfiprintf_r+0x1e4>)
 800bb1e:	f7f4 fb5f 	bl	80001e0 <memchr>
 800bb22:	9a04      	ldr	r2, [sp, #16]
 800bb24:	b9d8      	cbnz	r0, 800bb5e <_svfiprintf_r+0xea>
 800bb26:	06d0      	lsls	r0, r2, #27
 800bb28:	bf44      	itt	mi
 800bb2a:	2320      	movmi	r3, #32
 800bb2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb30:	0711      	lsls	r1, r2, #28
 800bb32:	bf44      	itt	mi
 800bb34:	232b      	movmi	r3, #43	@ 0x2b
 800bb36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb3a:	f89a 3000 	ldrb.w	r3, [sl]
 800bb3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb40:	d015      	beq.n	800bb6e <_svfiprintf_r+0xfa>
 800bb42:	9a07      	ldr	r2, [sp, #28]
 800bb44:	4654      	mov	r4, sl
 800bb46:	2000      	movs	r0, #0
 800bb48:	f04f 0c0a 	mov.w	ip, #10
 800bb4c:	4621      	mov	r1, r4
 800bb4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb52:	3b30      	subs	r3, #48	@ 0x30
 800bb54:	2b09      	cmp	r3, #9
 800bb56:	d94b      	bls.n	800bbf0 <_svfiprintf_r+0x17c>
 800bb58:	b1b0      	cbz	r0, 800bb88 <_svfiprintf_r+0x114>
 800bb5a:	9207      	str	r2, [sp, #28]
 800bb5c:	e014      	b.n	800bb88 <_svfiprintf_r+0x114>
 800bb5e:	eba0 0308 	sub.w	r3, r0, r8
 800bb62:	fa09 f303 	lsl.w	r3, r9, r3
 800bb66:	4313      	orrs	r3, r2
 800bb68:	9304      	str	r3, [sp, #16]
 800bb6a:	46a2      	mov	sl, r4
 800bb6c:	e7d2      	b.n	800bb14 <_svfiprintf_r+0xa0>
 800bb6e:	9b03      	ldr	r3, [sp, #12]
 800bb70:	1d19      	adds	r1, r3, #4
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	9103      	str	r1, [sp, #12]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	bfbb      	ittet	lt
 800bb7a:	425b      	neglt	r3, r3
 800bb7c:	f042 0202 	orrlt.w	r2, r2, #2
 800bb80:	9307      	strge	r3, [sp, #28]
 800bb82:	9307      	strlt	r3, [sp, #28]
 800bb84:	bfb8      	it	lt
 800bb86:	9204      	strlt	r2, [sp, #16]
 800bb88:	7823      	ldrb	r3, [r4, #0]
 800bb8a:	2b2e      	cmp	r3, #46	@ 0x2e
 800bb8c:	d10a      	bne.n	800bba4 <_svfiprintf_r+0x130>
 800bb8e:	7863      	ldrb	r3, [r4, #1]
 800bb90:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb92:	d132      	bne.n	800bbfa <_svfiprintf_r+0x186>
 800bb94:	9b03      	ldr	r3, [sp, #12]
 800bb96:	1d1a      	adds	r2, r3, #4
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	9203      	str	r2, [sp, #12]
 800bb9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bba0:	3402      	adds	r4, #2
 800bba2:	9305      	str	r3, [sp, #20]
 800bba4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bc68 <_svfiprintf_r+0x1f4>
 800bba8:	7821      	ldrb	r1, [r4, #0]
 800bbaa:	2203      	movs	r2, #3
 800bbac:	4650      	mov	r0, sl
 800bbae:	f7f4 fb17 	bl	80001e0 <memchr>
 800bbb2:	b138      	cbz	r0, 800bbc4 <_svfiprintf_r+0x150>
 800bbb4:	9b04      	ldr	r3, [sp, #16]
 800bbb6:	eba0 000a 	sub.w	r0, r0, sl
 800bbba:	2240      	movs	r2, #64	@ 0x40
 800bbbc:	4082      	lsls	r2, r0
 800bbbe:	4313      	orrs	r3, r2
 800bbc0:	3401      	adds	r4, #1
 800bbc2:	9304      	str	r3, [sp, #16]
 800bbc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbc8:	4824      	ldr	r0, [pc, #144]	@ (800bc5c <_svfiprintf_r+0x1e8>)
 800bbca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bbce:	2206      	movs	r2, #6
 800bbd0:	f7f4 fb06 	bl	80001e0 <memchr>
 800bbd4:	2800      	cmp	r0, #0
 800bbd6:	d036      	beq.n	800bc46 <_svfiprintf_r+0x1d2>
 800bbd8:	4b21      	ldr	r3, [pc, #132]	@ (800bc60 <_svfiprintf_r+0x1ec>)
 800bbda:	bb1b      	cbnz	r3, 800bc24 <_svfiprintf_r+0x1b0>
 800bbdc:	9b03      	ldr	r3, [sp, #12]
 800bbde:	3307      	adds	r3, #7
 800bbe0:	f023 0307 	bic.w	r3, r3, #7
 800bbe4:	3308      	adds	r3, #8
 800bbe6:	9303      	str	r3, [sp, #12]
 800bbe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbea:	4433      	add	r3, r6
 800bbec:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbee:	e76a      	b.n	800bac6 <_svfiprintf_r+0x52>
 800bbf0:	fb0c 3202 	mla	r2, ip, r2, r3
 800bbf4:	460c      	mov	r4, r1
 800bbf6:	2001      	movs	r0, #1
 800bbf8:	e7a8      	b.n	800bb4c <_svfiprintf_r+0xd8>
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	3401      	adds	r4, #1
 800bbfe:	9305      	str	r3, [sp, #20]
 800bc00:	4619      	mov	r1, r3
 800bc02:	f04f 0c0a 	mov.w	ip, #10
 800bc06:	4620      	mov	r0, r4
 800bc08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc0c:	3a30      	subs	r2, #48	@ 0x30
 800bc0e:	2a09      	cmp	r2, #9
 800bc10:	d903      	bls.n	800bc1a <_svfiprintf_r+0x1a6>
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d0c6      	beq.n	800bba4 <_svfiprintf_r+0x130>
 800bc16:	9105      	str	r1, [sp, #20]
 800bc18:	e7c4      	b.n	800bba4 <_svfiprintf_r+0x130>
 800bc1a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc1e:	4604      	mov	r4, r0
 800bc20:	2301      	movs	r3, #1
 800bc22:	e7f0      	b.n	800bc06 <_svfiprintf_r+0x192>
 800bc24:	ab03      	add	r3, sp, #12
 800bc26:	9300      	str	r3, [sp, #0]
 800bc28:	462a      	mov	r2, r5
 800bc2a:	4b0e      	ldr	r3, [pc, #56]	@ (800bc64 <_svfiprintf_r+0x1f0>)
 800bc2c:	a904      	add	r1, sp, #16
 800bc2e:	4638      	mov	r0, r7
 800bc30:	f7fd fe46 	bl	80098c0 <_printf_float>
 800bc34:	1c42      	adds	r2, r0, #1
 800bc36:	4606      	mov	r6, r0
 800bc38:	d1d6      	bne.n	800bbe8 <_svfiprintf_r+0x174>
 800bc3a:	89ab      	ldrh	r3, [r5, #12]
 800bc3c:	065b      	lsls	r3, r3, #25
 800bc3e:	f53f af2d 	bmi.w	800ba9c <_svfiprintf_r+0x28>
 800bc42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bc44:	e72c      	b.n	800baa0 <_svfiprintf_r+0x2c>
 800bc46:	ab03      	add	r3, sp, #12
 800bc48:	9300      	str	r3, [sp, #0]
 800bc4a:	462a      	mov	r2, r5
 800bc4c:	4b05      	ldr	r3, [pc, #20]	@ (800bc64 <_svfiprintf_r+0x1f0>)
 800bc4e:	a904      	add	r1, sp, #16
 800bc50:	4638      	mov	r0, r7
 800bc52:	f7fe f8cd 	bl	8009df0 <_printf_i>
 800bc56:	e7ed      	b.n	800bc34 <_svfiprintf_r+0x1c0>
 800bc58:	0800e3aa 	.word	0x0800e3aa
 800bc5c:	0800e3b4 	.word	0x0800e3b4
 800bc60:	080098c1 	.word	0x080098c1
 800bc64:	0800b9bd 	.word	0x0800b9bd
 800bc68:	0800e3b0 	.word	0x0800e3b0

0800bc6c <__sflush_r>:
 800bc6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc74:	0716      	lsls	r6, r2, #28
 800bc76:	4605      	mov	r5, r0
 800bc78:	460c      	mov	r4, r1
 800bc7a:	d454      	bmi.n	800bd26 <__sflush_r+0xba>
 800bc7c:	684b      	ldr	r3, [r1, #4]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	dc02      	bgt.n	800bc88 <__sflush_r+0x1c>
 800bc82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	dd48      	ble.n	800bd1a <__sflush_r+0xae>
 800bc88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc8a:	2e00      	cmp	r6, #0
 800bc8c:	d045      	beq.n	800bd1a <__sflush_r+0xae>
 800bc8e:	2300      	movs	r3, #0
 800bc90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bc94:	682f      	ldr	r7, [r5, #0]
 800bc96:	6a21      	ldr	r1, [r4, #32]
 800bc98:	602b      	str	r3, [r5, #0]
 800bc9a:	d030      	beq.n	800bcfe <__sflush_r+0x92>
 800bc9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bc9e:	89a3      	ldrh	r3, [r4, #12]
 800bca0:	0759      	lsls	r1, r3, #29
 800bca2:	d505      	bpl.n	800bcb0 <__sflush_r+0x44>
 800bca4:	6863      	ldr	r3, [r4, #4]
 800bca6:	1ad2      	subs	r2, r2, r3
 800bca8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bcaa:	b10b      	cbz	r3, 800bcb0 <__sflush_r+0x44>
 800bcac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bcae:	1ad2      	subs	r2, r2, r3
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bcb4:	6a21      	ldr	r1, [r4, #32]
 800bcb6:	4628      	mov	r0, r5
 800bcb8:	47b0      	blx	r6
 800bcba:	1c43      	adds	r3, r0, #1
 800bcbc:	89a3      	ldrh	r3, [r4, #12]
 800bcbe:	d106      	bne.n	800bcce <__sflush_r+0x62>
 800bcc0:	6829      	ldr	r1, [r5, #0]
 800bcc2:	291d      	cmp	r1, #29
 800bcc4:	d82b      	bhi.n	800bd1e <__sflush_r+0xb2>
 800bcc6:	4a2a      	ldr	r2, [pc, #168]	@ (800bd70 <__sflush_r+0x104>)
 800bcc8:	40ca      	lsrs	r2, r1
 800bcca:	07d6      	lsls	r6, r2, #31
 800bccc:	d527      	bpl.n	800bd1e <__sflush_r+0xb2>
 800bcce:	2200      	movs	r2, #0
 800bcd0:	6062      	str	r2, [r4, #4]
 800bcd2:	04d9      	lsls	r1, r3, #19
 800bcd4:	6922      	ldr	r2, [r4, #16]
 800bcd6:	6022      	str	r2, [r4, #0]
 800bcd8:	d504      	bpl.n	800bce4 <__sflush_r+0x78>
 800bcda:	1c42      	adds	r2, r0, #1
 800bcdc:	d101      	bne.n	800bce2 <__sflush_r+0x76>
 800bcde:	682b      	ldr	r3, [r5, #0]
 800bce0:	b903      	cbnz	r3, 800bce4 <__sflush_r+0x78>
 800bce2:	6560      	str	r0, [r4, #84]	@ 0x54
 800bce4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bce6:	602f      	str	r7, [r5, #0]
 800bce8:	b1b9      	cbz	r1, 800bd1a <__sflush_r+0xae>
 800bcea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bcee:	4299      	cmp	r1, r3
 800bcf0:	d002      	beq.n	800bcf8 <__sflush_r+0x8c>
 800bcf2:	4628      	mov	r0, r5
 800bcf4:	f7ff f9e8 	bl	800b0c8 <_free_r>
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	6363      	str	r3, [r4, #52]	@ 0x34
 800bcfc:	e00d      	b.n	800bd1a <__sflush_r+0xae>
 800bcfe:	2301      	movs	r3, #1
 800bd00:	4628      	mov	r0, r5
 800bd02:	47b0      	blx	r6
 800bd04:	4602      	mov	r2, r0
 800bd06:	1c50      	adds	r0, r2, #1
 800bd08:	d1c9      	bne.n	800bc9e <__sflush_r+0x32>
 800bd0a:	682b      	ldr	r3, [r5, #0]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d0c6      	beq.n	800bc9e <__sflush_r+0x32>
 800bd10:	2b1d      	cmp	r3, #29
 800bd12:	d001      	beq.n	800bd18 <__sflush_r+0xac>
 800bd14:	2b16      	cmp	r3, #22
 800bd16:	d11e      	bne.n	800bd56 <__sflush_r+0xea>
 800bd18:	602f      	str	r7, [r5, #0]
 800bd1a:	2000      	movs	r0, #0
 800bd1c:	e022      	b.n	800bd64 <__sflush_r+0xf8>
 800bd1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd22:	b21b      	sxth	r3, r3
 800bd24:	e01b      	b.n	800bd5e <__sflush_r+0xf2>
 800bd26:	690f      	ldr	r7, [r1, #16]
 800bd28:	2f00      	cmp	r7, #0
 800bd2a:	d0f6      	beq.n	800bd1a <__sflush_r+0xae>
 800bd2c:	0793      	lsls	r3, r2, #30
 800bd2e:	680e      	ldr	r6, [r1, #0]
 800bd30:	bf08      	it	eq
 800bd32:	694b      	ldreq	r3, [r1, #20]
 800bd34:	600f      	str	r7, [r1, #0]
 800bd36:	bf18      	it	ne
 800bd38:	2300      	movne	r3, #0
 800bd3a:	eba6 0807 	sub.w	r8, r6, r7
 800bd3e:	608b      	str	r3, [r1, #8]
 800bd40:	f1b8 0f00 	cmp.w	r8, #0
 800bd44:	dde9      	ble.n	800bd1a <__sflush_r+0xae>
 800bd46:	6a21      	ldr	r1, [r4, #32]
 800bd48:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bd4a:	4643      	mov	r3, r8
 800bd4c:	463a      	mov	r2, r7
 800bd4e:	4628      	mov	r0, r5
 800bd50:	47b0      	blx	r6
 800bd52:	2800      	cmp	r0, #0
 800bd54:	dc08      	bgt.n	800bd68 <__sflush_r+0xfc>
 800bd56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd5e:	81a3      	strh	r3, [r4, #12]
 800bd60:	f04f 30ff 	mov.w	r0, #4294967295
 800bd64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd68:	4407      	add	r7, r0
 800bd6a:	eba8 0800 	sub.w	r8, r8, r0
 800bd6e:	e7e7      	b.n	800bd40 <__sflush_r+0xd4>
 800bd70:	20400001 	.word	0x20400001

0800bd74 <_fflush_r>:
 800bd74:	b538      	push	{r3, r4, r5, lr}
 800bd76:	690b      	ldr	r3, [r1, #16]
 800bd78:	4605      	mov	r5, r0
 800bd7a:	460c      	mov	r4, r1
 800bd7c:	b913      	cbnz	r3, 800bd84 <_fflush_r+0x10>
 800bd7e:	2500      	movs	r5, #0
 800bd80:	4628      	mov	r0, r5
 800bd82:	bd38      	pop	{r3, r4, r5, pc}
 800bd84:	b118      	cbz	r0, 800bd8e <_fflush_r+0x1a>
 800bd86:	6a03      	ldr	r3, [r0, #32]
 800bd88:	b90b      	cbnz	r3, 800bd8e <_fflush_r+0x1a>
 800bd8a:	f7fe f9db 	bl	800a144 <__sinit>
 800bd8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d0f3      	beq.n	800bd7e <_fflush_r+0xa>
 800bd96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bd98:	07d0      	lsls	r0, r2, #31
 800bd9a:	d404      	bmi.n	800bda6 <_fflush_r+0x32>
 800bd9c:	0599      	lsls	r1, r3, #22
 800bd9e:	d402      	bmi.n	800bda6 <_fflush_r+0x32>
 800bda0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bda2:	f7fe fb34 	bl	800a40e <__retarget_lock_acquire_recursive>
 800bda6:	4628      	mov	r0, r5
 800bda8:	4621      	mov	r1, r4
 800bdaa:	f7ff ff5f 	bl	800bc6c <__sflush_r>
 800bdae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bdb0:	07da      	lsls	r2, r3, #31
 800bdb2:	4605      	mov	r5, r0
 800bdb4:	d4e4      	bmi.n	800bd80 <_fflush_r+0xc>
 800bdb6:	89a3      	ldrh	r3, [r4, #12]
 800bdb8:	059b      	lsls	r3, r3, #22
 800bdba:	d4e1      	bmi.n	800bd80 <_fflush_r+0xc>
 800bdbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bdbe:	f7fe fb27 	bl	800a410 <__retarget_lock_release_recursive>
 800bdc2:	e7dd      	b.n	800bd80 <_fflush_r+0xc>

0800bdc4 <memmove>:
 800bdc4:	4288      	cmp	r0, r1
 800bdc6:	b510      	push	{r4, lr}
 800bdc8:	eb01 0402 	add.w	r4, r1, r2
 800bdcc:	d902      	bls.n	800bdd4 <memmove+0x10>
 800bdce:	4284      	cmp	r4, r0
 800bdd0:	4623      	mov	r3, r4
 800bdd2:	d807      	bhi.n	800bde4 <memmove+0x20>
 800bdd4:	1e43      	subs	r3, r0, #1
 800bdd6:	42a1      	cmp	r1, r4
 800bdd8:	d008      	beq.n	800bdec <memmove+0x28>
 800bdda:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bdde:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bde2:	e7f8      	b.n	800bdd6 <memmove+0x12>
 800bde4:	4402      	add	r2, r0
 800bde6:	4601      	mov	r1, r0
 800bde8:	428a      	cmp	r2, r1
 800bdea:	d100      	bne.n	800bdee <memmove+0x2a>
 800bdec:	bd10      	pop	{r4, pc}
 800bdee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bdf2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bdf6:	e7f7      	b.n	800bde8 <memmove+0x24>

0800bdf8 <_sbrk_r>:
 800bdf8:	b538      	push	{r3, r4, r5, lr}
 800bdfa:	4d06      	ldr	r5, [pc, #24]	@ (800be14 <_sbrk_r+0x1c>)
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	4604      	mov	r4, r0
 800be00:	4608      	mov	r0, r1
 800be02:	602b      	str	r3, [r5, #0]
 800be04:	f7f8 fe48 	bl	8004a98 <_sbrk>
 800be08:	1c43      	adds	r3, r0, #1
 800be0a:	d102      	bne.n	800be12 <_sbrk_r+0x1a>
 800be0c:	682b      	ldr	r3, [r5, #0]
 800be0e:	b103      	cbz	r3, 800be12 <_sbrk_r+0x1a>
 800be10:	6023      	str	r3, [r4, #0]
 800be12:	bd38      	pop	{r3, r4, r5, pc}
 800be14:	20001f20 	.word	0x20001f20

0800be18 <memcpy>:
 800be18:	440a      	add	r2, r1
 800be1a:	4291      	cmp	r1, r2
 800be1c:	f100 33ff 	add.w	r3, r0, #4294967295
 800be20:	d100      	bne.n	800be24 <memcpy+0xc>
 800be22:	4770      	bx	lr
 800be24:	b510      	push	{r4, lr}
 800be26:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be2e:	4291      	cmp	r1, r2
 800be30:	d1f9      	bne.n	800be26 <memcpy+0xe>
 800be32:	bd10      	pop	{r4, pc}

0800be34 <__assert_func>:
 800be34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800be36:	4614      	mov	r4, r2
 800be38:	461a      	mov	r2, r3
 800be3a:	4b09      	ldr	r3, [pc, #36]	@ (800be60 <__assert_func+0x2c>)
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	4605      	mov	r5, r0
 800be40:	68d8      	ldr	r0, [r3, #12]
 800be42:	b14c      	cbz	r4, 800be58 <__assert_func+0x24>
 800be44:	4b07      	ldr	r3, [pc, #28]	@ (800be64 <__assert_func+0x30>)
 800be46:	9100      	str	r1, [sp, #0]
 800be48:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800be4c:	4906      	ldr	r1, [pc, #24]	@ (800be68 <__assert_func+0x34>)
 800be4e:	462b      	mov	r3, r5
 800be50:	f000 f870 	bl	800bf34 <fiprintf>
 800be54:	f000 f880 	bl	800bf58 <abort>
 800be58:	4b04      	ldr	r3, [pc, #16]	@ (800be6c <__assert_func+0x38>)
 800be5a:	461c      	mov	r4, r3
 800be5c:	e7f3      	b.n	800be46 <__assert_func+0x12>
 800be5e:	bf00      	nop
 800be60:	20000040 	.word	0x20000040
 800be64:	0800e3c5 	.word	0x0800e3c5
 800be68:	0800e3d2 	.word	0x0800e3d2
 800be6c:	0800e400 	.word	0x0800e400

0800be70 <_calloc_r>:
 800be70:	b570      	push	{r4, r5, r6, lr}
 800be72:	fba1 5402 	umull	r5, r4, r1, r2
 800be76:	b934      	cbnz	r4, 800be86 <_calloc_r+0x16>
 800be78:	4629      	mov	r1, r5
 800be7a:	f7ff f999 	bl	800b1b0 <_malloc_r>
 800be7e:	4606      	mov	r6, r0
 800be80:	b928      	cbnz	r0, 800be8e <_calloc_r+0x1e>
 800be82:	4630      	mov	r0, r6
 800be84:	bd70      	pop	{r4, r5, r6, pc}
 800be86:	220c      	movs	r2, #12
 800be88:	6002      	str	r2, [r0, #0]
 800be8a:	2600      	movs	r6, #0
 800be8c:	e7f9      	b.n	800be82 <_calloc_r+0x12>
 800be8e:	462a      	mov	r2, r5
 800be90:	4621      	mov	r1, r4
 800be92:	f7fe fa2f 	bl	800a2f4 <memset>
 800be96:	e7f4      	b.n	800be82 <_calloc_r+0x12>

0800be98 <__ascii_mbtowc>:
 800be98:	b082      	sub	sp, #8
 800be9a:	b901      	cbnz	r1, 800be9e <__ascii_mbtowc+0x6>
 800be9c:	a901      	add	r1, sp, #4
 800be9e:	b142      	cbz	r2, 800beb2 <__ascii_mbtowc+0x1a>
 800bea0:	b14b      	cbz	r3, 800beb6 <__ascii_mbtowc+0x1e>
 800bea2:	7813      	ldrb	r3, [r2, #0]
 800bea4:	600b      	str	r3, [r1, #0]
 800bea6:	7812      	ldrb	r2, [r2, #0]
 800bea8:	1e10      	subs	r0, r2, #0
 800beaa:	bf18      	it	ne
 800beac:	2001      	movne	r0, #1
 800beae:	b002      	add	sp, #8
 800beb0:	4770      	bx	lr
 800beb2:	4610      	mov	r0, r2
 800beb4:	e7fb      	b.n	800beae <__ascii_mbtowc+0x16>
 800beb6:	f06f 0001 	mvn.w	r0, #1
 800beba:	e7f8      	b.n	800beae <__ascii_mbtowc+0x16>

0800bebc <_realloc_r>:
 800bebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bec0:	4607      	mov	r7, r0
 800bec2:	4614      	mov	r4, r2
 800bec4:	460d      	mov	r5, r1
 800bec6:	b921      	cbnz	r1, 800bed2 <_realloc_r+0x16>
 800bec8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800becc:	4611      	mov	r1, r2
 800bece:	f7ff b96f 	b.w	800b1b0 <_malloc_r>
 800bed2:	b92a      	cbnz	r2, 800bee0 <_realloc_r+0x24>
 800bed4:	f7ff f8f8 	bl	800b0c8 <_free_r>
 800bed8:	4625      	mov	r5, r4
 800beda:	4628      	mov	r0, r5
 800bedc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bee0:	f000 f841 	bl	800bf66 <_malloc_usable_size_r>
 800bee4:	4284      	cmp	r4, r0
 800bee6:	4606      	mov	r6, r0
 800bee8:	d802      	bhi.n	800bef0 <_realloc_r+0x34>
 800beea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800beee:	d8f4      	bhi.n	800beda <_realloc_r+0x1e>
 800bef0:	4621      	mov	r1, r4
 800bef2:	4638      	mov	r0, r7
 800bef4:	f7ff f95c 	bl	800b1b0 <_malloc_r>
 800bef8:	4680      	mov	r8, r0
 800befa:	b908      	cbnz	r0, 800bf00 <_realloc_r+0x44>
 800befc:	4645      	mov	r5, r8
 800befe:	e7ec      	b.n	800beda <_realloc_r+0x1e>
 800bf00:	42b4      	cmp	r4, r6
 800bf02:	4622      	mov	r2, r4
 800bf04:	4629      	mov	r1, r5
 800bf06:	bf28      	it	cs
 800bf08:	4632      	movcs	r2, r6
 800bf0a:	f7ff ff85 	bl	800be18 <memcpy>
 800bf0e:	4629      	mov	r1, r5
 800bf10:	4638      	mov	r0, r7
 800bf12:	f7ff f8d9 	bl	800b0c8 <_free_r>
 800bf16:	e7f1      	b.n	800befc <_realloc_r+0x40>

0800bf18 <__ascii_wctomb>:
 800bf18:	4603      	mov	r3, r0
 800bf1a:	4608      	mov	r0, r1
 800bf1c:	b141      	cbz	r1, 800bf30 <__ascii_wctomb+0x18>
 800bf1e:	2aff      	cmp	r2, #255	@ 0xff
 800bf20:	d904      	bls.n	800bf2c <__ascii_wctomb+0x14>
 800bf22:	228a      	movs	r2, #138	@ 0x8a
 800bf24:	601a      	str	r2, [r3, #0]
 800bf26:	f04f 30ff 	mov.w	r0, #4294967295
 800bf2a:	4770      	bx	lr
 800bf2c:	700a      	strb	r2, [r1, #0]
 800bf2e:	2001      	movs	r0, #1
 800bf30:	4770      	bx	lr
	...

0800bf34 <fiprintf>:
 800bf34:	b40e      	push	{r1, r2, r3}
 800bf36:	b503      	push	{r0, r1, lr}
 800bf38:	4601      	mov	r1, r0
 800bf3a:	ab03      	add	r3, sp, #12
 800bf3c:	4805      	ldr	r0, [pc, #20]	@ (800bf54 <fiprintf+0x20>)
 800bf3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf42:	6800      	ldr	r0, [r0, #0]
 800bf44:	9301      	str	r3, [sp, #4]
 800bf46:	f000 f83f 	bl	800bfc8 <_vfiprintf_r>
 800bf4a:	b002      	add	sp, #8
 800bf4c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf50:	b003      	add	sp, #12
 800bf52:	4770      	bx	lr
 800bf54:	20000040 	.word	0x20000040

0800bf58 <abort>:
 800bf58:	b508      	push	{r3, lr}
 800bf5a:	2006      	movs	r0, #6
 800bf5c:	f000 fa08 	bl	800c370 <raise>
 800bf60:	2001      	movs	r0, #1
 800bf62:	f7f8 fd21 	bl	80049a8 <_exit>

0800bf66 <_malloc_usable_size_r>:
 800bf66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf6a:	1f18      	subs	r0, r3, #4
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	bfbc      	itt	lt
 800bf70:	580b      	ldrlt	r3, [r1, r0]
 800bf72:	18c0      	addlt	r0, r0, r3
 800bf74:	4770      	bx	lr

0800bf76 <__sfputc_r>:
 800bf76:	6893      	ldr	r3, [r2, #8]
 800bf78:	3b01      	subs	r3, #1
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	b410      	push	{r4}
 800bf7e:	6093      	str	r3, [r2, #8]
 800bf80:	da08      	bge.n	800bf94 <__sfputc_r+0x1e>
 800bf82:	6994      	ldr	r4, [r2, #24]
 800bf84:	42a3      	cmp	r3, r4
 800bf86:	db01      	blt.n	800bf8c <__sfputc_r+0x16>
 800bf88:	290a      	cmp	r1, #10
 800bf8a:	d103      	bne.n	800bf94 <__sfputc_r+0x1e>
 800bf8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf90:	f000 b932 	b.w	800c1f8 <__swbuf_r>
 800bf94:	6813      	ldr	r3, [r2, #0]
 800bf96:	1c58      	adds	r0, r3, #1
 800bf98:	6010      	str	r0, [r2, #0]
 800bf9a:	7019      	strb	r1, [r3, #0]
 800bf9c:	4608      	mov	r0, r1
 800bf9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bfa2:	4770      	bx	lr

0800bfa4 <__sfputs_r>:
 800bfa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfa6:	4606      	mov	r6, r0
 800bfa8:	460f      	mov	r7, r1
 800bfaa:	4614      	mov	r4, r2
 800bfac:	18d5      	adds	r5, r2, r3
 800bfae:	42ac      	cmp	r4, r5
 800bfb0:	d101      	bne.n	800bfb6 <__sfputs_r+0x12>
 800bfb2:	2000      	movs	r0, #0
 800bfb4:	e007      	b.n	800bfc6 <__sfputs_r+0x22>
 800bfb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfba:	463a      	mov	r2, r7
 800bfbc:	4630      	mov	r0, r6
 800bfbe:	f7ff ffda 	bl	800bf76 <__sfputc_r>
 800bfc2:	1c43      	adds	r3, r0, #1
 800bfc4:	d1f3      	bne.n	800bfae <__sfputs_r+0xa>
 800bfc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bfc8 <_vfiprintf_r>:
 800bfc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfcc:	460d      	mov	r5, r1
 800bfce:	b09d      	sub	sp, #116	@ 0x74
 800bfd0:	4614      	mov	r4, r2
 800bfd2:	4698      	mov	r8, r3
 800bfd4:	4606      	mov	r6, r0
 800bfd6:	b118      	cbz	r0, 800bfe0 <_vfiprintf_r+0x18>
 800bfd8:	6a03      	ldr	r3, [r0, #32]
 800bfda:	b90b      	cbnz	r3, 800bfe0 <_vfiprintf_r+0x18>
 800bfdc:	f7fe f8b2 	bl	800a144 <__sinit>
 800bfe0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bfe2:	07d9      	lsls	r1, r3, #31
 800bfe4:	d405      	bmi.n	800bff2 <_vfiprintf_r+0x2a>
 800bfe6:	89ab      	ldrh	r3, [r5, #12]
 800bfe8:	059a      	lsls	r2, r3, #22
 800bfea:	d402      	bmi.n	800bff2 <_vfiprintf_r+0x2a>
 800bfec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bfee:	f7fe fa0e 	bl	800a40e <__retarget_lock_acquire_recursive>
 800bff2:	89ab      	ldrh	r3, [r5, #12]
 800bff4:	071b      	lsls	r3, r3, #28
 800bff6:	d501      	bpl.n	800bffc <_vfiprintf_r+0x34>
 800bff8:	692b      	ldr	r3, [r5, #16]
 800bffa:	b99b      	cbnz	r3, 800c024 <_vfiprintf_r+0x5c>
 800bffc:	4629      	mov	r1, r5
 800bffe:	4630      	mov	r0, r6
 800c000:	f000 f938 	bl	800c274 <__swsetup_r>
 800c004:	b170      	cbz	r0, 800c024 <_vfiprintf_r+0x5c>
 800c006:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c008:	07dc      	lsls	r4, r3, #31
 800c00a:	d504      	bpl.n	800c016 <_vfiprintf_r+0x4e>
 800c00c:	f04f 30ff 	mov.w	r0, #4294967295
 800c010:	b01d      	add	sp, #116	@ 0x74
 800c012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c016:	89ab      	ldrh	r3, [r5, #12]
 800c018:	0598      	lsls	r0, r3, #22
 800c01a:	d4f7      	bmi.n	800c00c <_vfiprintf_r+0x44>
 800c01c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c01e:	f7fe f9f7 	bl	800a410 <__retarget_lock_release_recursive>
 800c022:	e7f3      	b.n	800c00c <_vfiprintf_r+0x44>
 800c024:	2300      	movs	r3, #0
 800c026:	9309      	str	r3, [sp, #36]	@ 0x24
 800c028:	2320      	movs	r3, #32
 800c02a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c02e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c032:	2330      	movs	r3, #48	@ 0x30
 800c034:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c1e4 <_vfiprintf_r+0x21c>
 800c038:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c03c:	f04f 0901 	mov.w	r9, #1
 800c040:	4623      	mov	r3, r4
 800c042:	469a      	mov	sl, r3
 800c044:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c048:	b10a      	cbz	r2, 800c04e <_vfiprintf_r+0x86>
 800c04a:	2a25      	cmp	r2, #37	@ 0x25
 800c04c:	d1f9      	bne.n	800c042 <_vfiprintf_r+0x7a>
 800c04e:	ebba 0b04 	subs.w	fp, sl, r4
 800c052:	d00b      	beq.n	800c06c <_vfiprintf_r+0xa4>
 800c054:	465b      	mov	r3, fp
 800c056:	4622      	mov	r2, r4
 800c058:	4629      	mov	r1, r5
 800c05a:	4630      	mov	r0, r6
 800c05c:	f7ff ffa2 	bl	800bfa4 <__sfputs_r>
 800c060:	3001      	adds	r0, #1
 800c062:	f000 80a7 	beq.w	800c1b4 <_vfiprintf_r+0x1ec>
 800c066:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c068:	445a      	add	r2, fp
 800c06a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c06c:	f89a 3000 	ldrb.w	r3, [sl]
 800c070:	2b00      	cmp	r3, #0
 800c072:	f000 809f 	beq.w	800c1b4 <_vfiprintf_r+0x1ec>
 800c076:	2300      	movs	r3, #0
 800c078:	f04f 32ff 	mov.w	r2, #4294967295
 800c07c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c080:	f10a 0a01 	add.w	sl, sl, #1
 800c084:	9304      	str	r3, [sp, #16]
 800c086:	9307      	str	r3, [sp, #28]
 800c088:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c08c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c08e:	4654      	mov	r4, sl
 800c090:	2205      	movs	r2, #5
 800c092:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c096:	4853      	ldr	r0, [pc, #332]	@ (800c1e4 <_vfiprintf_r+0x21c>)
 800c098:	f7f4 f8a2 	bl	80001e0 <memchr>
 800c09c:	9a04      	ldr	r2, [sp, #16]
 800c09e:	b9d8      	cbnz	r0, 800c0d8 <_vfiprintf_r+0x110>
 800c0a0:	06d1      	lsls	r1, r2, #27
 800c0a2:	bf44      	itt	mi
 800c0a4:	2320      	movmi	r3, #32
 800c0a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0aa:	0713      	lsls	r3, r2, #28
 800c0ac:	bf44      	itt	mi
 800c0ae:	232b      	movmi	r3, #43	@ 0x2b
 800c0b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0b4:	f89a 3000 	ldrb.w	r3, [sl]
 800c0b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0ba:	d015      	beq.n	800c0e8 <_vfiprintf_r+0x120>
 800c0bc:	9a07      	ldr	r2, [sp, #28]
 800c0be:	4654      	mov	r4, sl
 800c0c0:	2000      	movs	r0, #0
 800c0c2:	f04f 0c0a 	mov.w	ip, #10
 800c0c6:	4621      	mov	r1, r4
 800c0c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c0cc:	3b30      	subs	r3, #48	@ 0x30
 800c0ce:	2b09      	cmp	r3, #9
 800c0d0:	d94b      	bls.n	800c16a <_vfiprintf_r+0x1a2>
 800c0d2:	b1b0      	cbz	r0, 800c102 <_vfiprintf_r+0x13a>
 800c0d4:	9207      	str	r2, [sp, #28]
 800c0d6:	e014      	b.n	800c102 <_vfiprintf_r+0x13a>
 800c0d8:	eba0 0308 	sub.w	r3, r0, r8
 800c0dc:	fa09 f303 	lsl.w	r3, r9, r3
 800c0e0:	4313      	orrs	r3, r2
 800c0e2:	9304      	str	r3, [sp, #16]
 800c0e4:	46a2      	mov	sl, r4
 800c0e6:	e7d2      	b.n	800c08e <_vfiprintf_r+0xc6>
 800c0e8:	9b03      	ldr	r3, [sp, #12]
 800c0ea:	1d19      	adds	r1, r3, #4
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	9103      	str	r1, [sp, #12]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	bfbb      	ittet	lt
 800c0f4:	425b      	neglt	r3, r3
 800c0f6:	f042 0202 	orrlt.w	r2, r2, #2
 800c0fa:	9307      	strge	r3, [sp, #28]
 800c0fc:	9307      	strlt	r3, [sp, #28]
 800c0fe:	bfb8      	it	lt
 800c100:	9204      	strlt	r2, [sp, #16]
 800c102:	7823      	ldrb	r3, [r4, #0]
 800c104:	2b2e      	cmp	r3, #46	@ 0x2e
 800c106:	d10a      	bne.n	800c11e <_vfiprintf_r+0x156>
 800c108:	7863      	ldrb	r3, [r4, #1]
 800c10a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c10c:	d132      	bne.n	800c174 <_vfiprintf_r+0x1ac>
 800c10e:	9b03      	ldr	r3, [sp, #12]
 800c110:	1d1a      	adds	r2, r3, #4
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	9203      	str	r2, [sp, #12]
 800c116:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c11a:	3402      	adds	r4, #2
 800c11c:	9305      	str	r3, [sp, #20]
 800c11e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c1f4 <_vfiprintf_r+0x22c>
 800c122:	7821      	ldrb	r1, [r4, #0]
 800c124:	2203      	movs	r2, #3
 800c126:	4650      	mov	r0, sl
 800c128:	f7f4 f85a 	bl	80001e0 <memchr>
 800c12c:	b138      	cbz	r0, 800c13e <_vfiprintf_r+0x176>
 800c12e:	9b04      	ldr	r3, [sp, #16]
 800c130:	eba0 000a 	sub.w	r0, r0, sl
 800c134:	2240      	movs	r2, #64	@ 0x40
 800c136:	4082      	lsls	r2, r0
 800c138:	4313      	orrs	r3, r2
 800c13a:	3401      	adds	r4, #1
 800c13c:	9304      	str	r3, [sp, #16]
 800c13e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c142:	4829      	ldr	r0, [pc, #164]	@ (800c1e8 <_vfiprintf_r+0x220>)
 800c144:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c148:	2206      	movs	r2, #6
 800c14a:	f7f4 f849 	bl	80001e0 <memchr>
 800c14e:	2800      	cmp	r0, #0
 800c150:	d03f      	beq.n	800c1d2 <_vfiprintf_r+0x20a>
 800c152:	4b26      	ldr	r3, [pc, #152]	@ (800c1ec <_vfiprintf_r+0x224>)
 800c154:	bb1b      	cbnz	r3, 800c19e <_vfiprintf_r+0x1d6>
 800c156:	9b03      	ldr	r3, [sp, #12]
 800c158:	3307      	adds	r3, #7
 800c15a:	f023 0307 	bic.w	r3, r3, #7
 800c15e:	3308      	adds	r3, #8
 800c160:	9303      	str	r3, [sp, #12]
 800c162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c164:	443b      	add	r3, r7
 800c166:	9309      	str	r3, [sp, #36]	@ 0x24
 800c168:	e76a      	b.n	800c040 <_vfiprintf_r+0x78>
 800c16a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c16e:	460c      	mov	r4, r1
 800c170:	2001      	movs	r0, #1
 800c172:	e7a8      	b.n	800c0c6 <_vfiprintf_r+0xfe>
 800c174:	2300      	movs	r3, #0
 800c176:	3401      	adds	r4, #1
 800c178:	9305      	str	r3, [sp, #20]
 800c17a:	4619      	mov	r1, r3
 800c17c:	f04f 0c0a 	mov.w	ip, #10
 800c180:	4620      	mov	r0, r4
 800c182:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c186:	3a30      	subs	r2, #48	@ 0x30
 800c188:	2a09      	cmp	r2, #9
 800c18a:	d903      	bls.n	800c194 <_vfiprintf_r+0x1cc>
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d0c6      	beq.n	800c11e <_vfiprintf_r+0x156>
 800c190:	9105      	str	r1, [sp, #20]
 800c192:	e7c4      	b.n	800c11e <_vfiprintf_r+0x156>
 800c194:	fb0c 2101 	mla	r1, ip, r1, r2
 800c198:	4604      	mov	r4, r0
 800c19a:	2301      	movs	r3, #1
 800c19c:	e7f0      	b.n	800c180 <_vfiprintf_r+0x1b8>
 800c19e:	ab03      	add	r3, sp, #12
 800c1a0:	9300      	str	r3, [sp, #0]
 800c1a2:	462a      	mov	r2, r5
 800c1a4:	4b12      	ldr	r3, [pc, #72]	@ (800c1f0 <_vfiprintf_r+0x228>)
 800c1a6:	a904      	add	r1, sp, #16
 800c1a8:	4630      	mov	r0, r6
 800c1aa:	f7fd fb89 	bl	80098c0 <_printf_float>
 800c1ae:	4607      	mov	r7, r0
 800c1b0:	1c78      	adds	r0, r7, #1
 800c1b2:	d1d6      	bne.n	800c162 <_vfiprintf_r+0x19a>
 800c1b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1b6:	07d9      	lsls	r1, r3, #31
 800c1b8:	d405      	bmi.n	800c1c6 <_vfiprintf_r+0x1fe>
 800c1ba:	89ab      	ldrh	r3, [r5, #12]
 800c1bc:	059a      	lsls	r2, r3, #22
 800c1be:	d402      	bmi.n	800c1c6 <_vfiprintf_r+0x1fe>
 800c1c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1c2:	f7fe f925 	bl	800a410 <__retarget_lock_release_recursive>
 800c1c6:	89ab      	ldrh	r3, [r5, #12]
 800c1c8:	065b      	lsls	r3, r3, #25
 800c1ca:	f53f af1f 	bmi.w	800c00c <_vfiprintf_r+0x44>
 800c1ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c1d0:	e71e      	b.n	800c010 <_vfiprintf_r+0x48>
 800c1d2:	ab03      	add	r3, sp, #12
 800c1d4:	9300      	str	r3, [sp, #0]
 800c1d6:	462a      	mov	r2, r5
 800c1d8:	4b05      	ldr	r3, [pc, #20]	@ (800c1f0 <_vfiprintf_r+0x228>)
 800c1da:	a904      	add	r1, sp, #16
 800c1dc:	4630      	mov	r0, r6
 800c1de:	f7fd fe07 	bl	8009df0 <_printf_i>
 800c1e2:	e7e4      	b.n	800c1ae <_vfiprintf_r+0x1e6>
 800c1e4:	0800e3aa 	.word	0x0800e3aa
 800c1e8:	0800e3b4 	.word	0x0800e3b4
 800c1ec:	080098c1 	.word	0x080098c1
 800c1f0:	0800bfa5 	.word	0x0800bfa5
 800c1f4:	0800e3b0 	.word	0x0800e3b0

0800c1f8 <__swbuf_r>:
 800c1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1fa:	460e      	mov	r6, r1
 800c1fc:	4614      	mov	r4, r2
 800c1fe:	4605      	mov	r5, r0
 800c200:	b118      	cbz	r0, 800c20a <__swbuf_r+0x12>
 800c202:	6a03      	ldr	r3, [r0, #32]
 800c204:	b90b      	cbnz	r3, 800c20a <__swbuf_r+0x12>
 800c206:	f7fd ff9d 	bl	800a144 <__sinit>
 800c20a:	69a3      	ldr	r3, [r4, #24]
 800c20c:	60a3      	str	r3, [r4, #8]
 800c20e:	89a3      	ldrh	r3, [r4, #12]
 800c210:	071a      	lsls	r2, r3, #28
 800c212:	d501      	bpl.n	800c218 <__swbuf_r+0x20>
 800c214:	6923      	ldr	r3, [r4, #16]
 800c216:	b943      	cbnz	r3, 800c22a <__swbuf_r+0x32>
 800c218:	4621      	mov	r1, r4
 800c21a:	4628      	mov	r0, r5
 800c21c:	f000 f82a 	bl	800c274 <__swsetup_r>
 800c220:	b118      	cbz	r0, 800c22a <__swbuf_r+0x32>
 800c222:	f04f 37ff 	mov.w	r7, #4294967295
 800c226:	4638      	mov	r0, r7
 800c228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c22a:	6823      	ldr	r3, [r4, #0]
 800c22c:	6922      	ldr	r2, [r4, #16]
 800c22e:	1a98      	subs	r0, r3, r2
 800c230:	6963      	ldr	r3, [r4, #20]
 800c232:	b2f6      	uxtb	r6, r6
 800c234:	4283      	cmp	r3, r0
 800c236:	4637      	mov	r7, r6
 800c238:	dc05      	bgt.n	800c246 <__swbuf_r+0x4e>
 800c23a:	4621      	mov	r1, r4
 800c23c:	4628      	mov	r0, r5
 800c23e:	f7ff fd99 	bl	800bd74 <_fflush_r>
 800c242:	2800      	cmp	r0, #0
 800c244:	d1ed      	bne.n	800c222 <__swbuf_r+0x2a>
 800c246:	68a3      	ldr	r3, [r4, #8]
 800c248:	3b01      	subs	r3, #1
 800c24a:	60a3      	str	r3, [r4, #8]
 800c24c:	6823      	ldr	r3, [r4, #0]
 800c24e:	1c5a      	adds	r2, r3, #1
 800c250:	6022      	str	r2, [r4, #0]
 800c252:	701e      	strb	r6, [r3, #0]
 800c254:	6962      	ldr	r2, [r4, #20]
 800c256:	1c43      	adds	r3, r0, #1
 800c258:	429a      	cmp	r2, r3
 800c25a:	d004      	beq.n	800c266 <__swbuf_r+0x6e>
 800c25c:	89a3      	ldrh	r3, [r4, #12]
 800c25e:	07db      	lsls	r3, r3, #31
 800c260:	d5e1      	bpl.n	800c226 <__swbuf_r+0x2e>
 800c262:	2e0a      	cmp	r6, #10
 800c264:	d1df      	bne.n	800c226 <__swbuf_r+0x2e>
 800c266:	4621      	mov	r1, r4
 800c268:	4628      	mov	r0, r5
 800c26a:	f7ff fd83 	bl	800bd74 <_fflush_r>
 800c26e:	2800      	cmp	r0, #0
 800c270:	d0d9      	beq.n	800c226 <__swbuf_r+0x2e>
 800c272:	e7d6      	b.n	800c222 <__swbuf_r+0x2a>

0800c274 <__swsetup_r>:
 800c274:	b538      	push	{r3, r4, r5, lr}
 800c276:	4b29      	ldr	r3, [pc, #164]	@ (800c31c <__swsetup_r+0xa8>)
 800c278:	4605      	mov	r5, r0
 800c27a:	6818      	ldr	r0, [r3, #0]
 800c27c:	460c      	mov	r4, r1
 800c27e:	b118      	cbz	r0, 800c288 <__swsetup_r+0x14>
 800c280:	6a03      	ldr	r3, [r0, #32]
 800c282:	b90b      	cbnz	r3, 800c288 <__swsetup_r+0x14>
 800c284:	f7fd ff5e 	bl	800a144 <__sinit>
 800c288:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c28c:	0719      	lsls	r1, r3, #28
 800c28e:	d422      	bmi.n	800c2d6 <__swsetup_r+0x62>
 800c290:	06da      	lsls	r2, r3, #27
 800c292:	d407      	bmi.n	800c2a4 <__swsetup_r+0x30>
 800c294:	2209      	movs	r2, #9
 800c296:	602a      	str	r2, [r5, #0]
 800c298:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c29c:	81a3      	strh	r3, [r4, #12]
 800c29e:	f04f 30ff 	mov.w	r0, #4294967295
 800c2a2:	e033      	b.n	800c30c <__swsetup_r+0x98>
 800c2a4:	0758      	lsls	r0, r3, #29
 800c2a6:	d512      	bpl.n	800c2ce <__swsetup_r+0x5a>
 800c2a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c2aa:	b141      	cbz	r1, 800c2be <__swsetup_r+0x4a>
 800c2ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c2b0:	4299      	cmp	r1, r3
 800c2b2:	d002      	beq.n	800c2ba <__swsetup_r+0x46>
 800c2b4:	4628      	mov	r0, r5
 800c2b6:	f7fe ff07 	bl	800b0c8 <_free_r>
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	6363      	str	r3, [r4, #52]	@ 0x34
 800c2be:	89a3      	ldrh	r3, [r4, #12]
 800c2c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c2c4:	81a3      	strh	r3, [r4, #12]
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	6063      	str	r3, [r4, #4]
 800c2ca:	6923      	ldr	r3, [r4, #16]
 800c2cc:	6023      	str	r3, [r4, #0]
 800c2ce:	89a3      	ldrh	r3, [r4, #12]
 800c2d0:	f043 0308 	orr.w	r3, r3, #8
 800c2d4:	81a3      	strh	r3, [r4, #12]
 800c2d6:	6923      	ldr	r3, [r4, #16]
 800c2d8:	b94b      	cbnz	r3, 800c2ee <__swsetup_r+0x7a>
 800c2da:	89a3      	ldrh	r3, [r4, #12]
 800c2dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c2e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c2e4:	d003      	beq.n	800c2ee <__swsetup_r+0x7a>
 800c2e6:	4621      	mov	r1, r4
 800c2e8:	4628      	mov	r0, r5
 800c2ea:	f000 f883 	bl	800c3f4 <__smakebuf_r>
 800c2ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2f2:	f013 0201 	ands.w	r2, r3, #1
 800c2f6:	d00a      	beq.n	800c30e <__swsetup_r+0x9a>
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	60a2      	str	r2, [r4, #8]
 800c2fc:	6962      	ldr	r2, [r4, #20]
 800c2fe:	4252      	negs	r2, r2
 800c300:	61a2      	str	r2, [r4, #24]
 800c302:	6922      	ldr	r2, [r4, #16]
 800c304:	b942      	cbnz	r2, 800c318 <__swsetup_r+0xa4>
 800c306:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c30a:	d1c5      	bne.n	800c298 <__swsetup_r+0x24>
 800c30c:	bd38      	pop	{r3, r4, r5, pc}
 800c30e:	0799      	lsls	r1, r3, #30
 800c310:	bf58      	it	pl
 800c312:	6962      	ldrpl	r2, [r4, #20]
 800c314:	60a2      	str	r2, [r4, #8]
 800c316:	e7f4      	b.n	800c302 <__swsetup_r+0x8e>
 800c318:	2000      	movs	r0, #0
 800c31a:	e7f7      	b.n	800c30c <__swsetup_r+0x98>
 800c31c:	20000040 	.word	0x20000040

0800c320 <_raise_r>:
 800c320:	291f      	cmp	r1, #31
 800c322:	b538      	push	{r3, r4, r5, lr}
 800c324:	4605      	mov	r5, r0
 800c326:	460c      	mov	r4, r1
 800c328:	d904      	bls.n	800c334 <_raise_r+0x14>
 800c32a:	2316      	movs	r3, #22
 800c32c:	6003      	str	r3, [r0, #0]
 800c32e:	f04f 30ff 	mov.w	r0, #4294967295
 800c332:	bd38      	pop	{r3, r4, r5, pc}
 800c334:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c336:	b112      	cbz	r2, 800c33e <_raise_r+0x1e>
 800c338:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c33c:	b94b      	cbnz	r3, 800c352 <_raise_r+0x32>
 800c33e:	4628      	mov	r0, r5
 800c340:	f000 f830 	bl	800c3a4 <_getpid_r>
 800c344:	4622      	mov	r2, r4
 800c346:	4601      	mov	r1, r0
 800c348:	4628      	mov	r0, r5
 800c34a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c34e:	f000 b817 	b.w	800c380 <_kill_r>
 800c352:	2b01      	cmp	r3, #1
 800c354:	d00a      	beq.n	800c36c <_raise_r+0x4c>
 800c356:	1c59      	adds	r1, r3, #1
 800c358:	d103      	bne.n	800c362 <_raise_r+0x42>
 800c35a:	2316      	movs	r3, #22
 800c35c:	6003      	str	r3, [r0, #0]
 800c35e:	2001      	movs	r0, #1
 800c360:	e7e7      	b.n	800c332 <_raise_r+0x12>
 800c362:	2100      	movs	r1, #0
 800c364:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c368:	4620      	mov	r0, r4
 800c36a:	4798      	blx	r3
 800c36c:	2000      	movs	r0, #0
 800c36e:	e7e0      	b.n	800c332 <_raise_r+0x12>

0800c370 <raise>:
 800c370:	4b02      	ldr	r3, [pc, #8]	@ (800c37c <raise+0xc>)
 800c372:	4601      	mov	r1, r0
 800c374:	6818      	ldr	r0, [r3, #0]
 800c376:	f7ff bfd3 	b.w	800c320 <_raise_r>
 800c37a:	bf00      	nop
 800c37c:	20000040 	.word	0x20000040

0800c380 <_kill_r>:
 800c380:	b538      	push	{r3, r4, r5, lr}
 800c382:	4d07      	ldr	r5, [pc, #28]	@ (800c3a0 <_kill_r+0x20>)
 800c384:	2300      	movs	r3, #0
 800c386:	4604      	mov	r4, r0
 800c388:	4608      	mov	r0, r1
 800c38a:	4611      	mov	r1, r2
 800c38c:	602b      	str	r3, [r5, #0]
 800c38e:	f7f8 fafb 	bl	8004988 <_kill>
 800c392:	1c43      	adds	r3, r0, #1
 800c394:	d102      	bne.n	800c39c <_kill_r+0x1c>
 800c396:	682b      	ldr	r3, [r5, #0]
 800c398:	b103      	cbz	r3, 800c39c <_kill_r+0x1c>
 800c39a:	6023      	str	r3, [r4, #0]
 800c39c:	bd38      	pop	{r3, r4, r5, pc}
 800c39e:	bf00      	nop
 800c3a0:	20001f20 	.word	0x20001f20

0800c3a4 <_getpid_r>:
 800c3a4:	f7f8 bae8 	b.w	8004978 <_getpid>

0800c3a8 <__swhatbuf_r>:
 800c3a8:	b570      	push	{r4, r5, r6, lr}
 800c3aa:	460c      	mov	r4, r1
 800c3ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3b0:	2900      	cmp	r1, #0
 800c3b2:	b096      	sub	sp, #88	@ 0x58
 800c3b4:	4615      	mov	r5, r2
 800c3b6:	461e      	mov	r6, r3
 800c3b8:	da0d      	bge.n	800c3d6 <__swhatbuf_r+0x2e>
 800c3ba:	89a3      	ldrh	r3, [r4, #12]
 800c3bc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c3c0:	f04f 0100 	mov.w	r1, #0
 800c3c4:	bf14      	ite	ne
 800c3c6:	2340      	movne	r3, #64	@ 0x40
 800c3c8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c3cc:	2000      	movs	r0, #0
 800c3ce:	6031      	str	r1, [r6, #0]
 800c3d0:	602b      	str	r3, [r5, #0]
 800c3d2:	b016      	add	sp, #88	@ 0x58
 800c3d4:	bd70      	pop	{r4, r5, r6, pc}
 800c3d6:	466a      	mov	r2, sp
 800c3d8:	f000 f848 	bl	800c46c <_fstat_r>
 800c3dc:	2800      	cmp	r0, #0
 800c3de:	dbec      	blt.n	800c3ba <__swhatbuf_r+0x12>
 800c3e0:	9901      	ldr	r1, [sp, #4]
 800c3e2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c3e6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c3ea:	4259      	negs	r1, r3
 800c3ec:	4159      	adcs	r1, r3
 800c3ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c3f2:	e7eb      	b.n	800c3cc <__swhatbuf_r+0x24>

0800c3f4 <__smakebuf_r>:
 800c3f4:	898b      	ldrh	r3, [r1, #12]
 800c3f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c3f8:	079d      	lsls	r5, r3, #30
 800c3fa:	4606      	mov	r6, r0
 800c3fc:	460c      	mov	r4, r1
 800c3fe:	d507      	bpl.n	800c410 <__smakebuf_r+0x1c>
 800c400:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c404:	6023      	str	r3, [r4, #0]
 800c406:	6123      	str	r3, [r4, #16]
 800c408:	2301      	movs	r3, #1
 800c40a:	6163      	str	r3, [r4, #20]
 800c40c:	b003      	add	sp, #12
 800c40e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c410:	ab01      	add	r3, sp, #4
 800c412:	466a      	mov	r2, sp
 800c414:	f7ff ffc8 	bl	800c3a8 <__swhatbuf_r>
 800c418:	9f00      	ldr	r7, [sp, #0]
 800c41a:	4605      	mov	r5, r0
 800c41c:	4639      	mov	r1, r7
 800c41e:	4630      	mov	r0, r6
 800c420:	f7fe fec6 	bl	800b1b0 <_malloc_r>
 800c424:	b948      	cbnz	r0, 800c43a <__smakebuf_r+0x46>
 800c426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c42a:	059a      	lsls	r2, r3, #22
 800c42c:	d4ee      	bmi.n	800c40c <__smakebuf_r+0x18>
 800c42e:	f023 0303 	bic.w	r3, r3, #3
 800c432:	f043 0302 	orr.w	r3, r3, #2
 800c436:	81a3      	strh	r3, [r4, #12]
 800c438:	e7e2      	b.n	800c400 <__smakebuf_r+0xc>
 800c43a:	89a3      	ldrh	r3, [r4, #12]
 800c43c:	6020      	str	r0, [r4, #0]
 800c43e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c442:	81a3      	strh	r3, [r4, #12]
 800c444:	9b01      	ldr	r3, [sp, #4]
 800c446:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c44a:	b15b      	cbz	r3, 800c464 <__smakebuf_r+0x70>
 800c44c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c450:	4630      	mov	r0, r6
 800c452:	f000 f81d 	bl	800c490 <_isatty_r>
 800c456:	b128      	cbz	r0, 800c464 <__smakebuf_r+0x70>
 800c458:	89a3      	ldrh	r3, [r4, #12]
 800c45a:	f023 0303 	bic.w	r3, r3, #3
 800c45e:	f043 0301 	orr.w	r3, r3, #1
 800c462:	81a3      	strh	r3, [r4, #12]
 800c464:	89a3      	ldrh	r3, [r4, #12]
 800c466:	431d      	orrs	r5, r3
 800c468:	81a5      	strh	r5, [r4, #12]
 800c46a:	e7cf      	b.n	800c40c <__smakebuf_r+0x18>

0800c46c <_fstat_r>:
 800c46c:	b538      	push	{r3, r4, r5, lr}
 800c46e:	4d07      	ldr	r5, [pc, #28]	@ (800c48c <_fstat_r+0x20>)
 800c470:	2300      	movs	r3, #0
 800c472:	4604      	mov	r4, r0
 800c474:	4608      	mov	r0, r1
 800c476:	4611      	mov	r1, r2
 800c478:	602b      	str	r3, [r5, #0]
 800c47a:	f7f8 fae5 	bl	8004a48 <_fstat>
 800c47e:	1c43      	adds	r3, r0, #1
 800c480:	d102      	bne.n	800c488 <_fstat_r+0x1c>
 800c482:	682b      	ldr	r3, [r5, #0]
 800c484:	b103      	cbz	r3, 800c488 <_fstat_r+0x1c>
 800c486:	6023      	str	r3, [r4, #0]
 800c488:	bd38      	pop	{r3, r4, r5, pc}
 800c48a:	bf00      	nop
 800c48c:	20001f20 	.word	0x20001f20

0800c490 <_isatty_r>:
 800c490:	b538      	push	{r3, r4, r5, lr}
 800c492:	4d06      	ldr	r5, [pc, #24]	@ (800c4ac <_isatty_r+0x1c>)
 800c494:	2300      	movs	r3, #0
 800c496:	4604      	mov	r4, r0
 800c498:	4608      	mov	r0, r1
 800c49a:	602b      	str	r3, [r5, #0]
 800c49c:	f7f8 fae4 	bl	8004a68 <_isatty>
 800c4a0:	1c43      	adds	r3, r0, #1
 800c4a2:	d102      	bne.n	800c4aa <_isatty_r+0x1a>
 800c4a4:	682b      	ldr	r3, [r5, #0]
 800c4a6:	b103      	cbz	r3, 800c4aa <_isatty_r+0x1a>
 800c4a8:	6023      	str	r3, [r4, #0]
 800c4aa:	bd38      	pop	{r3, r4, r5, pc}
 800c4ac:	20001f20 	.word	0x20001f20

0800c4b0 <sqrtf>:
 800c4b0:	b508      	push	{r3, lr}
 800c4b2:	ed2d 8b02 	vpush	{d8}
 800c4b6:	eeb0 8a40 	vmov.f32	s16, s0
 800c4ba:	f000 f87e 	bl	800c5ba <__ieee754_sqrtf>
 800c4be:	eeb4 8a48 	vcmp.f32	s16, s16
 800c4c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4c6:	d60c      	bvs.n	800c4e2 <sqrtf+0x32>
 800c4c8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800c4e8 <sqrtf+0x38>
 800c4cc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c4d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4d4:	d505      	bpl.n	800c4e2 <sqrtf+0x32>
 800c4d6:	f7fd ff6f 	bl	800a3b8 <__errno>
 800c4da:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c4de:	2321      	movs	r3, #33	@ 0x21
 800c4e0:	6003      	str	r3, [r0, #0]
 800c4e2:	ecbd 8b02 	vpop	{d8}
 800c4e6:	bd08      	pop	{r3, pc}
 800c4e8:	00000000 	.word	0x00000000

0800c4ec <fmaxf>:
 800c4ec:	b508      	push	{r3, lr}
 800c4ee:	ed2d 8b02 	vpush	{d8}
 800c4f2:	eeb0 8a40 	vmov.f32	s16, s0
 800c4f6:	eef0 8a60 	vmov.f32	s17, s1
 800c4fa:	f000 f815 	bl	800c528 <__fpclassifyf>
 800c4fe:	b930      	cbnz	r0, 800c50e <fmaxf+0x22>
 800c500:	eeb0 8a68 	vmov.f32	s16, s17
 800c504:	eeb0 0a48 	vmov.f32	s0, s16
 800c508:	ecbd 8b02 	vpop	{d8}
 800c50c:	bd08      	pop	{r3, pc}
 800c50e:	eeb0 0a68 	vmov.f32	s0, s17
 800c512:	f000 f809 	bl	800c528 <__fpclassifyf>
 800c516:	2800      	cmp	r0, #0
 800c518:	d0f4      	beq.n	800c504 <fmaxf+0x18>
 800c51a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c51e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c522:	dded      	ble.n	800c500 <fmaxf+0x14>
 800c524:	e7ee      	b.n	800c504 <fmaxf+0x18>
	...

0800c528 <__fpclassifyf>:
 800c528:	ee10 3a10 	vmov	r3, s0
 800c52c:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800c530:	d00d      	beq.n	800c54e <__fpclassifyf+0x26>
 800c532:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800c536:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800c53a:	d30a      	bcc.n	800c552 <__fpclassifyf+0x2a>
 800c53c:	4b07      	ldr	r3, [pc, #28]	@ (800c55c <__fpclassifyf+0x34>)
 800c53e:	1e42      	subs	r2, r0, #1
 800c540:	429a      	cmp	r2, r3
 800c542:	d908      	bls.n	800c556 <__fpclassifyf+0x2e>
 800c544:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800c548:	4258      	negs	r0, r3
 800c54a:	4158      	adcs	r0, r3
 800c54c:	4770      	bx	lr
 800c54e:	2002      	movs	r0, #2
 800c550:	4770      	bx	lr
 800c552:	2004      	movs	r0, #4
 800c554:	4770      	bx	lr
 800c556:	2003      	movs	r0, #3
 800c558:	4770      	bx	lr
 800c55a:	bf00      	nop
 800c55c:	007ffffe 	.word	0x007ffffe

0800c560 <lroundf>:
 800c560:	ee10 1a10 	vmov	r1, s0
 800c564:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800c568:	2900      	cmp	r1, #0
 800c56a:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800c56e:	bfac      	ite	ge
 800c570:	2001      	movge	r0, #1
 800c572:	f04f 30ff 	movlt.w	r0, #4294967295
 800c576:	2a1e      	cmp	r2, #30
 800c578:	dc1a      	bgt.n	800c5b0 <lroundf+0x50>
 800c57a:	2a00      	cmp	r2, #0
 800c57c:	da03      	bge.n	800c586 <lroundf+0x26>
 800c57e:	3201      	adds	r2, #1
 800c580:	bf18      	it	ne
 800c582:	2000      	movne	r0, #0
 800c584:	4770      	bx	lr
 800c586:	2a16      	cmp	r2, #22
 800c588:	bfd8      	it	le
 800c58a:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800c58e:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800c592:	bfd8      	it	le
 800c594:	4113      	asrle	r3, r2
 800c596:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800c59a:	bfcd      	iteet	gt
 800c59c:	3b96      	subgt	r3, #150	@ 0x96
 800c59e:	185b      	addle	r3, r3, r1
 800c5a0:	f1c2 0217 	rsble	r2, r2, #23
 800c5a4:	fa01 f303 	lslgt.w	r3, r1, r3
 800c5a8:	bfd8      	it	le
 800c5aa:	40d3      	lsrle	r3, r2
 800c5ac:	4358      	muls	r0, r3
 800c5ae:	4770      	bx	lr
 800c5b0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800c5b4:	ee17 0a90 	vmov	r0, s15
 800c5b8:	4770      	bx	lr

0800c5ba <__ieee754_sqrtf>:
 800c5ba:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c5be:	4770      	bx	lr

0800c5c0 <roundf>:
 800c5c0:	ee10 0a10 	vmov	r0, s0
 800c5c4:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800c5c8:	3a7f      	subs	r2, #127	@ 0x7f
 800c5ca:	2a16      	cmp	r2, #22
 800c5cc:	dc15      	bgt.n	800c5fa <roundf+0x3a>
 800c5ce:	2a00      	cmp	r2, #0
 800c5d0:	da08      	bge.n	800c5e4 <roundf+0x24>
 800c5d2:	3201      	adds	r2, #1
 800c5d4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800c5d8:	d101      	bne.n	800c5de <roundf+0x1e>
 800c5da:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800c5de:	ee00 3a10 	vmov	s0, r3
 800c5e2:	4770      	bx	lr
 800c5e4:	4907      	ldr	r1, [pc, #28]	@ (800c604 <roundf+0x44>)
 800c5e6:	4111      	asrs	r1, r2
 800c5e8:	4201      	tst	r1, r0
 800c5ea:	d0fa      	beq.n	800c5e2 <roundf+0x22>
 800c5ec:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800c5f0:	4113      	asrs	r3, r2
 800c5f2:	4403      	add	r3, r0
 800c5f4:	ea23 0301 	bic.w	r3, r3, r1
 800c5f8:	e7f1      	b.n	800c5de <roundf+0x1e>
 800c5fa:	2a80      	cmp	r2, #128	@ 0x80
 800c5fc:	d1f1      	bne.n	800c5e2 <roundf+0x22>
 800c5fe:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c602:	4770      	bx	lr
 800c604:	007fffff 	.word	0x007fffff

0800c608 <_init>:
 800c608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c60a:	bf00      	nop
 800c60c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c60e:	bc08      	pop	{r3}
 800c610:	469e      	mov	lr, r3
 800c612:	4770      	bx	lr

0800c614 <_fini>:
 800c614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c616:	bf00      	nop
 800c618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c61a:	bc08      	pop	{r3}
 800c61c:	469e      	mov	lr, r3
 800c61e:	4770      	bx	lr
