{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 21:16:54 2019 " "Info: Processing started: Fri Mar 15 21:16:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Select1 -c Select1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Select1 -c Select1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "BCD\[0\]\$latch " "Warning: Node \"BCD\[0\]\$latch\" is a latch" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BCD\[1\]\$latch " "Warning: Node \"BCD\[1\]\$latch\" is a latch" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BCD\[2\]\$latch " "Warning: Node \"BCD\[2\]\$latch\" is a latch" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BCD\[3\]\$latch " "Warning: Node \"BCD\[3\]\$latch\" is a latch" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "O1\[2\] " "Info: Assuming node \"O1\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "O1\[1\] " "Info: Assuming node \"O1\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "BCD\[3\]~9 " "Info: Detected gated clock \"BCD\[3\]~9\" as buffer" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD\[3\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BCD\[1\]\$latch D\[1\] O1\[1\] 3.009 ns register " "Info: tsu for register \"BCD\[1\]\$latch\" (data pin = \"D\[1\]\", clock pin = \"O1\[1\]\") is 3.009 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.579 ns + Longest pin register " "Info: + Longest pin to register delay is 6.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns D\[1\] 1 PIN PIN_G12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 1; PIN Node = 'D\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.813 ns) + CELL(0.366 ns) 5.986 ns BCD\[1\]~11 2 COMB LCCOMB_X14_Y1_N18 1 " "Info: 2: + IC(4.813 ns) + CELL(0.366 ns) = 5.986 ns; Loc. = LCCOMB_X14_Y1_N18; Fanout = 1; COMB Node = 'BCD\[1\]~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.179 ns" { D[1] BCD[1]~11 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.346 ns) 6.579 ns BCD\[1\]\$latch 3 REG LCCOMB_X14_Y1_N24 1 " "Info: 3: + IC(0.247 ns) + CELL(0.346 ns) = 6.579 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; REG Node = 'BCD\[1\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { BCD[1]~11 BCD[1]$latch } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.519 ns ( 23.09 % ) " "Info: Total cell delay = 1.519 ns ( 23.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.060 ns ( 76.91 % ) " "Info: Total interconnect delay = 5.060 ns ( 76.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.579 ns" { D[1] BCD[1]~11 BCD[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.579 ns" { D[1] {} D[1]~combout {} BCD[1]~11 {} BCD[1]$latch {} } { 0.000ns 0.000ns 4.813ns 0.247ns } { 0.000ns 0.807ns 0.366ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.491 ns + " "Info: + Micro setup delay of destination is 0.491 ns" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "O1\[1\] destination 4.061 ns - Shortest register " "Info: - Shortest clock path from clock \"O1\[1\]\" to destination register is 4.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns O1\[1\] 1 CLK PIN_AA15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA15; Fanout = 5; CLK Node = 'O1\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { O1[1] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.225 ns) 1.884 ns BCD\[3\]~9 2 COMB LCCOMB_X14_Y1_N20 1 " "Info: 2: + IC(0.812 ns) + CELL(0.225 ns) = 1.884 ns; Loc. = LCCOMB_X14_Y1_N20; Fanout = 1; COMB Node = 'BCD\[3\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { O1[1] BCD[3]~9 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.000 ns) 3.116 ns BCD\[3\]~9clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.232 ns) + CELL(0.000 ns) = 3.116 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'BCD\[3\]~9clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { BCD[3]~9 BCD[3]~9clkctrl } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.053 ns) 4.061 ns BCD\[1\]\$latch 4 REG LCCOMB_X14_Y1_N24 1 " "Info: 4: + IC(0.892 ns) + CELL(0.053 ns) = 4.061 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; REG Node = 'BCD\[1\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { BCD[3]~9clkctrl BCD[1]$latch } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.125 ns ( 27.70 % ) " "Info: Total cell delay = 1.125 ns ( 27.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.936 ns ( 72.30 % ) " "Info: Total interconnect delay = 2.936 ns ( 72.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.061 ns" { O1[1] BCD[3]~9 BCD[3]~9clkctrl BCD[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.061 ns" { O1[1] {} O1[1]~combout {} BCD[3]~9 {} BCD[3]~9clkctrl {} BCD[1]$latch {} } { 0.000ns 0.000ns 0.812ns 1.232ns 0.892ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.579 ns" { D[1] BCD[1]~11 BCD[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.579 ns" { D[1] {} D[1]~combout {} BCD[1]~11 {} BCD[1]$latch {} } { 0.000ns 0.000ns 4.813ns 0.247ns } { 0.000ns 0.807ns 0.366ns 0.346ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.061 ns" { O1[1] BCD[3]~9 BCD[3]~9clkctrl BCD[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.061 ns" { O1[1] {} O1[1]~combout {} BCD[3]~9 {} BCD[3]~9clkctrl {} BCD[1]$latch {} } { 0.000ns 0.000ns 0.812ns 1.232ns 0.892ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "O1\[2\] BCD\[3\] BCD\[3\]\$latch 9.187 ns register " "Info: tco from clock \"O1\[2\]\" to destination pin \"BCD\[3\]\" through register \"BCD\[3\]\$latch\" is 9.187 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "O1\[2\] source 4.397 ns + Longest register " "Info: + Longest clock path from clock \"O1\[2\]\" to source register is 4.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns O1\[2\] 1 CLK PIN_R18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 1; CLK Node = 'O1\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { O1[2] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.053 ns) 2.219 ns BCD\[3\]~9 2 COMB LCCOMB_X14_Y1_N20 1 " "Info: 2: + IC(1.356 ns) + CELL(0.053 ns) = 2.219 ns; Loc. = LCCOMB_X14_Y1_N20; Fanout = 1; COMB Node = 'BCD\[3\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { O1[2] BCD[3]~9 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.000 ns) 3.451 ns BCD\[3\]~9clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.232 ns) + CELL(0.000 ns) = 3.451 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'BCD\[3\]~9clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { BCD[3]~9 BCD[3]~9clkctrl } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.053 ns) 4.397 ns BCD\[3\]\$latch 4 REG LCCOMB_X14_Y1_N8 1 " "Info: 4: + IC(0.893 ns) + CELL(0.053 ns) = 4.397 ns; Loc. = LCCOMB_X14_Y1_N8; Fanout = 1; REG Node = 'BCD\[3\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { BCD[3]~9clkctrl BCD[3]$latch } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.916 ns ( 20.83 % ) " "Info: Total cell delay = 0.916 ns ( 20.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.481 ns ( 79.17 % ) " "Info: Total interconnect delay = 3.481 ns ( 79.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.397 ns" { O1[2] BCD[3]~9 BCD[3]~9clkctrl BCD[3]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.397 ns" { O1[2] {} O1[2]~combout {} BCD[3]~9 {} BCD[3]~9clkctrl {} BCD[3]$latch {} } { 0.000ns 0.000ns 1.356ns 1.232ns 0.893ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.790 ns + Longest register pin " "Info: + Longest register to pin delay is 4.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BCD\[3\]\$latch 1 REG LCCOMB_X14_Y1_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y1_N8; Fanout = 1; REG Node = 'BCD\[3\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD[3]$latch } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.848 ns) + CELL(1.942 ns) 4.790 ns BCD\[3\] 2 PIN PIN_H16 0 " "Info: 2: + IC(2.848 ns) + CELL(1.942 ns) = 4.790 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'BCD\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.790 ns" { BCD[3]$latch BCD[3] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.942 ns ( 40.54 % ) " "Info: Total cell delay = 1.942 ns ( 40.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.848 ns ( 59.46 % ) " "Info: Total interconnect delay = 2.848 ns ( 59.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.790 ns" { BCD[3]$latch BCD[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.790 ns" { BCD[3]$latch {} BCD[3] {} } { 0.000ns 2.848ns } { 0.000ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.397 ns" { O1[2] BCD[3]~9 BCD[3]~9clkctrl BCD[3]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.397 ns" { O1[2] {} O1[2]~combout {} BCD[3]~9 {} BCD[3]~9clkctrl {} BCD[3]$latch {} } { 0.000ns 0.000ns 1.356ns 1.232ns 0.893ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.790 ns" { BCD[3]$latch BCD[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.790 ns" { BCD[3]$latch {} BCD[3] {} } { 0.000ns 2.848ns } { 0.000ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BCD\[2\]\$latch D\[10\] O1\[2\] -0.817 ns register " "Info: th for register \"BCD\[2\]\$latch\" (data pin = \"D\[10\]\", clock pin = \"O1\[2\]\") is -0.817 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "O1\[2\] destination 4.399 ns + Longest register " "Info: + Longest clock path from clock \"O1\[2\]\" to destination register is 4.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns O1\[2\] 1 CLK PIN_R18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 1; CLK Node = 'O1\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { O1[2] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.053 ns) 2.219 ns BCD\[3\]~9 2 COMB LCCOMB_X14_Y1_N20 1 " "Info: 2: + IC(1.356 ns) + CELL(0.053 ns) = 2.219 ns; Loc. = LCCOMB_X14_Y1_N20; Fanout = 1; COMB Node = 'BCD\[3\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { O1[2] BCD[3]~9 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.000 ns) 3.451 ns BCD\[3\]~9clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.232 ns) + CELL(0.000 ns) = 3.451 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'BCD\[3\]~9clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { BCD[3]~9 BCD[3]~9clkctrl } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.053 ns) 4.399 ns BCD\[2\]\$latch 4 REG LCCOMB_X14_Y1_N12 1 " "Info: 4: + IC(0.895 ns) + CELL(0.053 ns) = 4.399 ns; Loc. = LCCOMB_X14_Y1_N12; Fanout = 1; REG Node = 'BCD\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { BCD[3]~9clkctrl BCD[2]$latch } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.916 ns ( 20.82 % ) " "Info: Total cell delay = 0.916 ns ( 20.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.483 ns ( 79.18 % ) " "Info: Total interconnect delay = 3.483 ns ( 79.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.399 ns" { O1[2] BCD[3]~9 BCD[3]~9clkctrl BCD[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.399 ns" { O1[2] {} O1[2]~combout {} BCD[3]~9 {} BCD[3]~9clkctrl {} BCD[2]$latch {} } { 0.000ns 0.000ns 1.356ns 1.232ns 0.895ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.216 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns D\[10\] 1 PIN PIN_AB13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 1; PIN Node = 'D\[10\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[10] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.888 ns) + CELL(0.053 ns) 4.750 ns BCD\[2\]~12 2 COMB LCCOMB_X14_Y1_N26 1 " "Info: 2: + IC(3.888 ns) + CELL(0.053 ns) = 4.750 ns; Loc. = LCCOMB_X14_Y1_N26; Fanout = 1; COMB Node = 'BCD\[2\]~12'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { D[10] BCD[2]~12 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.228 ns) 5.216 ns BCD\[2\]\$latch 3 REG LCCOMB_X14_Y1_N12 1 " "Info: 3: + IC(0.238 ns) + CELL(0.228 ns) = 5.216 ns; Loc. = LCCOMB_X14_Y1_N12; Fanout = 1; REG Node = 'BCD\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { BCD[2]~12 BCD[2]$latch } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/三选一矢量/Select1.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.090 ns ( 20.90 % ) " "Info: Total cell delay = 1.090 ns ( 20.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.126 ns ( 79.10 % ) " "Info: Total interconnect delay = 4.126 ns ( 79.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { D[10] BCD[2]~12 BCD[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { D[10] {} D[10]~combout {} BCD[2]~12 {} BCD[2]$latch {} } { 0.000ns 0.000ns 3.888ns 0.238ns } { 0.000ns 0.809ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.399 ns" { O1[2] BCD[3]~9 BCD[3]~9clkctrl BCD[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.399 ns" { O1[2] {} O1[2]~combout {} BCD[3]~9 {} BCD[3]~9clkctrl {} BCD[2]$latch {} } { 0.000ns 0.000ns 1.356ns 1.232ns 0.895ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { D[10] BCD[2]~12 BCD[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { D[10] {} D[10]~combout {} BCD[2]~12 {} BCD[2]$latch {} } { 0.000ns 0.000ns 3.888ns 0.238ns } { 0.000ns 0.809ns 0.053ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 21:16:55 2019 " "Info: Processing ended: Fri Mar 15 21:16:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
