$date
	Sat Oct 22 21:19:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#431030
b11010 &
b11010 %
1$
b11010 !
1"
#431031
0"
#431034
b1101 &
b1101 %
#431038
b101000 &
b101000 %
#431042
b10100 &
b10100 %
#431046
b1010 &
b1010 %
#431050
b101 &
b101 %
#431054
b10000 &
b10000 %
#431058
b1000 &
b1000 %
#431062
b100 &
b100 %
#431066
b10 &
b10 %
#431070
b1 &
1#
b1 %
#431074
b0 &
b0 %
0#
0$
#1415477
b1100 !
1"
#1415478
b1100 &
b1100 %
1$
#1415479
0"
#1415482
b110 &
b110 %
#1415486
b11 &
b11 %
#1415490
b1010 &
b1010 %
#1415494
b101 &
b101 %
#1415498
b10000 &
b10000 %
#1415502
b1000 &
b1000 %
#1415506
b100 &
b100 %
#1415510
b10 &
b10 %
#1415514
b1 &
b1 %
1#
#1415518
b0 &
0#
b0 %
0$
#2473667
b101 !
1"
#2473670
b101 &
b101 %
1$
#2473671
0"
#2473674
b10000 &
b10000 %
#2473678
b1000 &
b1000 %
#2473682
b100 &
b100 %
#2473686
b10 &
b10 %
#2473690
b1 &
b1 %
1#
#2473694
b0 &
0#
b0 %
0$
#4500012
