strict digraph "" {
	node [label="\N"];
	"429:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe536c99e10>",
		fillcolor=springgreen,
		label="429:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"432:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe536c99590>",
		fillcolor=firebrick,
		label="432:NS
counter_command_bits <= counter_command_bits + 8'b00000001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe536c99590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"429:IF" -> "432:NS"	 [cond="['int_reset']",
		label="!(int_reset)",
		lineno=429];
	"430:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe536c9e250>",
		fillcolor=firebrick,
		label="430:NS
counter_command_bits <= 8'b00000000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe536c9e250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"429:IF" -> "430:NS"	 [cond="['int_reset']",
		label=int_reset,
		lineno=429];
	"Leaf_428:AL"	 [def_var="['counter_command_bits']",
		label="Leaf_428:AL"];
	"432:NS" -> "Leaf_428:AL"	 [cond="[]",
		lineno=None];
	"428:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fe536c9ea50>",
		clk_sens=False,
		fillcolor=gold,
		label="428:AL",
		sens="['clk_mmc', 'int_reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['counter_command_bits', 'int_reset']"];
	"428:AL" -> "429:IF"	 [cond="[]",
		lineno=None];
	"430:NS" -> "Leaf_428:AL"	 [cond="[]",
		lineno=None];
}
