{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 07 14:39:00 2024 " "Info: Processing started: Sun Jan 07 14:39:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multi -c multi " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multi -c multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-bhv " "Info: Found design unit 1: multi-bhv" {  } { { "multi.vhd" "" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Info: Found entity 1: multi" {  } { { "multi.vhd" "" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "multi " "Info: Elaborating entity \"multi\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/users/administrator/desktop/multi/sreg_8bit/sreg_8bit.vhd 2 1 " "Warning: Using design file /users/administrator/desktop/multi/sreg_8bit/sreg_8bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sreg_8bit-bhv " "Info: Found design unit 1: sreg_8bit-bhv" {  } { { "sreg_8bit.vhd" "" { Text "c:/users/administrator/desktop/multi/sreg_8bit/sreg_8bit.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sreg_8bit " "Info: Found entity 1: sreg_8bit" {  } { { "sreg_8bit.vhd" "" { Text "c:/users/administrator/desktop/multi/sreg_8bit/sreg_8bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sreg_8bit sreg_8bit:u1 " "Info: Elaborating entity \"sreg_8bit\" for hierarchy \"sreg_8bit:u1\"" {  } { { "multi.vhd" "u1" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din sreg_8bit.vhd(18) " "Warning (10492): VHDL Process Statement warning at sreg_8bit.vhd(18): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sreg_8bit.vhd" "" { Text "c:/users/administrator/desktop/multi/sreg_8bit/sreg_8bit.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data sreg_8bit.vhd(16) " "Warning (10631): VHDL Process Statement warning at sreg_8bit.vhd(16): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "sreg_8bit.vhd" "" { Text "c:/users/administrator/desktop/multi/sreg_8bit/sreg_8bit.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] sreg_8bit.vhd(16) " "Info (10041): Inferred latch for \"data\[7\]\" at sreg_8bit.vhd(16)" {  } { { "sreg_8bit.vhd" "" { Text "c:/users/administrator/desktop/multi/sreg_8bit/sreg_8bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/users/administrator/desktop/multi/andarith/andarith.vhd 2 1 " "Warning: Using design file /users/administrator/desktop/multi/andarith/andarith.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andarith-bhv " "Info: Found design unit 1: andarith-bhv" {  } { { "andarith.vhd" "" { Text "c:/users/administrator/desktop/multi/andarith/andarith.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 andarith " "Info: Found entity 1: andarith" {  } { { "andarith.vhd" "" { Text "c:/users/administrator/desktop/multi/andarith/andarith.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andarith andarith:u2 " "Info: Elaborating entity \"andarith\" for hierarchy \"andarith:u2\"" {  } { { "multi.vhd" "u2" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/users/administrator/desktop/multi/adder_8bit/adder_8bit.vhd 2 1 " "Warning: Using design file /users/administrator/desktop/multi/adder_8bit/adder_8bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_8bit-bhv " "Info: Found design unit 1: adder_8bit-bhv" {  } { { "adder_8bit.vhd" "" { Text "c:/users/administrator/desktop/multi/adder_8bit/adder_8bit.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit " "Info: Found entity 1: adder_8bit" {  } { { "adder_8bit.vhd" "" { Text "c:/users/administrator/desktop/multi/adder_8bit/adder_8bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8bit adder_8bit:u3 " "Info: Elaborating entity \"adder_8bit\" for hierarchy \"adder_8bit:u3\"" {  } { { "multi.vhd" "u3" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd 2 1 " "Warning: Using design file /users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16bit-bhv " "Info: Found design unit 1: reg_16bit-bhv" {  } { { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_16bit " "Info: Found entity 1: reg_16bit" {  } { { "reg_16bit.vhd" "" { Text "c:/users/administrator/desktop/multi/reg_16bit/reg_16bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16bit reg_16bit:u4 " "Info: Elaborating entity \"reg_16bit\" for hierarchy \"reg_16bit:u4\"" {  } { { "multi.vhd" "u4" { Text "C:/Users/Administrator/Desktop/multi/multi/multi.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Info: Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 07 14:39:01 2024 " "Info: Processing ended: Sun Jan 07 14:39:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
