# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../15_parity.srcs/sources_1/new/parity.vhd" \
"../../../../15_parity.srcs/sim_1/new/parity_sim.vhd" \

# Do not sort compile order
nosort
