module CDC_Input_Synchronizer
#(
	parameter SYNC_REG_LEN = 2 
)
(
	input      ASYNC_IN, 
	output     SYNC_OUT, 
	input CLK 
);
(* altera_attribute = {"-name SDC_STATEMENT \"set_false_path -to [get_registers {*|CDC_Input_Synchronizer:*|async_reg}]\""} *)
	reg async_reg; 
	always @(posedge CLK) 
	begin
		async_reg <= ASYNC_IN; 
	end
	genvar i; 
	generate
	begin
		if (SYNC_REG_LEN < 1) 
		begin
			assign SYNC_OUT = async_reg; 
		end
		else 
		begin
			reg [SYNC_REG_LEN-1:0] sync_reg; 
			assign SYNC_OUT = sync_reg[SYNC_REG_LEN-1]; 
			for (i=0; i < SYNC_REG_LEN; i=i+1)
			begin : sync_reg_gen
				if (i == 0) 
				begin
					always @(posedge CLK) 
					begin
						sync_reg[i] <= async_reg; 
					end
				end
				else 
				begin
					always @(posedge CLK) 
					begin
						sync_reg[i] <= sync_reg[i-1]; 
					end
				end
			end
		end
	end
	endgenerate
endmodule