<profile>

<section name = "Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_46_6'" level="0">
<item name = "Date">Mon Jun 26 11:20:00 2023
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">vitis_ap</item>
<item name = "Solution">sol_crc (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.669 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">26, 26, 0.260 us, 0.260 us, 26, 26, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_46_6">24, 24, 1, 1, 1, 24, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 38, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 148, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 7, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_325_1_1_1_U137">mux_325_1_1_1, 0, 0, 0, 148, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln46_fu_335_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln48_fu_346_p2">+, 0, 0, 12, 5, 5</column>
<column name="icmp_ln46_fu_329_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="tmp_1_fu_360_p33">select, 0, 0, 5, 1, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 5, 10</column>
<column name="i_fu_100">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_fu_100">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, crc24a_Pipeline_VITIS_LOOP_46_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, crc24a_Pipeline_VITIS_LOOP_46_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, crc24a_Pipeline_VITIS_LOOP_46_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, crc24a_Pipeline_VITIS_LOOP_46_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, crc24a_Pipeline_VITIS_LOOP_46_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, crc24a_Pipeline_VITIS_LOOP_46_6, return value</column>
<column name="trunc_ln3">in, 5, ap_none, trunc_ln3, scalar</column>
<column name="icmp_ln39_lcssa">in, 1, ap_none, icmp_ln39_lcssa, scalar</column>
<column name="temp_V_address0">out, 5, ap_memory, temp_V, array</column>
<column name="temp_V_ce0">out, 1, ap_memory, temp_V, array</column>
<column name="temp_V_we0">out, 1, ap_memory, temp_V, array</column>
<column name="temp_V_d0">out, 1, ap_memory, temp_V, array</column>
<column name="crc_V_65_reload">in, 1, ap_none, crc_V_65_reload, scalar</column>
<column name="crc_V_66_reload">in, 1, ap_none, crc_V_66_reload, scalar</column>
<column name="crc_V_67_reload">in, 1, ap_none, crc_V_67_reload, scalar</column>
<column name="crc_V_68_reload">in, 1, ap_none, crc_V_68_reload, scalar</column>
<column name="crc_V_69_reload">in, 1, ap_none, crc_V_69_reload, scalar</column>
<column name="crc_V_70_reload">in, 1, ap_none, crc_V_70_reload, scalar</column>
<column name="crc_V_71_reload">in, 1, ap_none, crc_V_71_reload, scalar</column>
<column name="crc_V_135_reload">in, 1, ap_none, crc_V_135_reload, scalar</column>
<column name="crc_V_73_reload">in, 1, ap_none, crc_V_73_reload, scalar</column>
<column name="crc_V_74_reload">in, 1, ap_none, crc_V_74_reload, scalar</column>
<column name="crc_V_75_reload">in, 1, ap_none, crc_V_75_reload, scalar</column>
<column name="crc_V_76_reload">in, 1, ap_none, crc_V_76_reload, scalar</column>
<column name="crc_V_136_reload">in, 1, ap_none, crc_V_136_reload, scalar</column>
<column name="crc_V_137_reload">in, 1, ap_none, crc_V_137_reload, scalar</column>
<column name="crc_V_79_reload">in, 1, ap_none, crc_V_79_reload, scalar</column>
<column name="crc_V_80_reload">in, 1, ap_none, crc_V_80_reload, scalar</column>
<column name="crc_V_138_reload">in, 1, ap_none, crc_V_138_reload, scalar</column>
<column name="crc_V_82_reload">in, 1, ap_none, crc_V_82_reload, scalar</column>
<column name="crc_V_83_reload">in, 1, ap_none, crc_V_83_reload, scalar</column>
<column name="crc_V_139_reload">in, 1, ap_none, crc_V_139_reload, scalar</column>
<column name="crc_V_140_reload">in, 1, ap_none, crc_V_140_reload, scalar</column>
<column name="crc_V_86_reload">in, 1, ap_none, crc_V_86_reload, scalar</column>
<column name="crc_V_87_reload">in, 1, ap_none, crc_V_87_reload, scalar</column>
<column name="crc_V_141_reload">in, 1, ap_none, crc_V_141_reload, scalar</column>
<column name="crc_V_142_reload">in, 1, ap_none, crc_V_142_reload, scalar</column>
<column name="crc_V_143_reload">in, 1, ap_none, crc_V_143_reload, scalar</column>
<column name="crc_V_144_reload">in, 1, ap_none, crc_V_144_reload, scalar</column>
<column name="crc_V_145_reload">in, 1, ap_none, crc_V_145_reload, scalar</column>
<column name="crc_V_93_reload">in, 1, ap_none, crc_V_93_reload, scalar</column>
<column name="crc_V_146_reload">in, 1, ap_none, crc_V_146_reload, scalar</column>
<column name="crc_V_147_reload">in, 1, ap_none, crc_V_147_reload, scalar</column>
<column name="crc_V_96_reload">in, 1, ap_none, crc_V_96_reload, scalar</column>
</table>
</item>
</section>
</profile>
