ARM GAS  /tmp/ccep7lwr.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 2
  13              		.file	"stspin32g4.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.STSPIN32G4_readReg.part.0,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	STSPIN32G4_readReg.part.0:
  27              	.LVL0:
  28              	.LFB526:
  29              		.file 1 "MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c"
   1:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** /**
   2:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   ******************************************************************************
   3:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * @file    stspin32g4.c
   4:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * @author  P. Lombardi, IPC Application Team
   5:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * @brief   Implementation of STSPIN32G4 driver library
   6:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   ******************************************************************************
   7:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * @attention
   8:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *
   9:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * <h2><center>&copy; Copyright (c) 2024 STMicroelectronics.
  10:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * All rights reserved.</center></h2>
  11:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *
  12:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   * the License. You may obtain a copy of the License at:
  15:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *                             www.st.com/SLA0044
  16:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *
  17:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   ******************************************************************************
  18:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   **/
  19:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
  20:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  21:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_ll_i2c.h>
  22:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_ll_gpio.h>
  23:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_ll_bus.h>
  24:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_ll_cortex.h>
  25:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_ll_rcc.h>
  26:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_ll_utils.h>
  27:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  28:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
  29:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/ccep7lwr.s 			page 2


  30:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_hal.h>
  31:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_hal_def.h>
  32:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stm32g4xx_hal_i2c.h>
  33:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  34:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
  35:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  36:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stdint.h>
  37:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stdbool.h>
  38:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  39:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #include <stspin32g4.h>
  40:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  41:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define STSPIN32G4_I2C_TIMEOUT      (100u)
  42:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define STSPIN32G4_I2C_LOCKCODE     (0xDu)
  43:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  44:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
  45:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  46:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_READY_GPIO_Port GPIOE
  47:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_READY_Pin LL_GPIO_PIN_14
  48:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_NFAULT_GPIO_Port GPIOE
  49:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_NFAULT_Pin LL_GPIO_PIN_15
  50:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_WAKE_GPIO_Port GPIOE
  51:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_WAKE_Pin LL_GPIO_PIN_7
  52:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  53:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
  54:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  55:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_READY_GPIO_Port GPIOE
  56:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_READY_Pin GPIO_PIN_14
  57:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_NFAULT_GPIO_Port GPIOE
  58:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_NFAULT_Pin GPIO_PIN_15
  59:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_WAKE_GPIO_Port GPIOE
  60:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #define GD_WAKE_Pin GPIO_PIN_7
  61:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  62:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
  63:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  64:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** static uint8_t STSPIN32G4_bkupREADY;
  65:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  66:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if !defined(USE_FULL_LL_DRIVER)
  67:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  68:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** extern I2C_HandleTypeDef hi2c3;
  69:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  70:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
  71:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  72:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** void SystemClock_Config(void);
  73:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  74:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_init(STSPIN32G4_HandleTypeDef *hdl)
  75:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
  76:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status = STSPIN32G4_OK;
  77:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  78:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
  79:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
  80:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
  81:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
  82:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  83:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
  84:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  85:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   hdl->i2cHdl = I2C3;
  86:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/ccep7lwr.s 			page 3


  87:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
  88:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  89:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   hdl->i2cHdl = &hi2c3;
  90:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  91:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
  92:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  93:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status != STSPIN32G4_OK)
  94:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
  95:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
  96:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
  97:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  98:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
  99:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 100:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 101:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_deInit(STSPIN32G4_HandleTypeDef *hdl)
 102:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 103:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status = STSPIN32G4_OK;
 104:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 105:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   hdl->i2cHdl = NULL;
 106:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 107:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 108:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 109:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_lockReg(STSPIN32G4_HandleTypeDef *hdl)
 111:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 115:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 117:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 118:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 119:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 120:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   i2cReg = ((STSPIN32G4_I2C_LOCKCODE << 4) & 0xf0) | (STSPIN32G4_I2C_LOCKCODE & 0x0f);
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 123:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 124:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #ifdef STSPIN32G4_I2C_LOCKUSEPARANOID
 125:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 127:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_getStatus(hdl, &statusReg);
 129:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 130:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 132:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (statusReg.lock != 1)
 134:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_ERROR;
 136:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 137:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 138:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 139:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
 140:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 141:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 142:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 143:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/ccep7lwr.s 			page 4


 144:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_unlockReg(STSPIN32G4_HandleTypeDef *hdl)
 145:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 147:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 149:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 151:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 152:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 153:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 154:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   i2cReg = (((~STSPIN32G4_I2C_LOCKCODE) << 4) & 0xf0) | (STSPIN32G4_I2C_LOCKCODE & 0x0f);
 156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 157:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 158:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #ifdef STSPIN32G4_I2C_LOCKUSEPARANOID
 159:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 161:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_getStatus(hdl, &statusReg);
 163:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 164:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 166:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (statusReg.lock == 1)
 168:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 169:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_ERROR;
 170:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 171:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 172:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 173:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
 174:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 175:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 176:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 177:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_readReg(STSPIN32G4_HandleTypeDef *hdl, uint8_t regAddr, uint8_t
  30              		.loc 1 178 26 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
 179:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status = STSPIN32G4_OK;
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 182:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 183:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 		status = STSPIN32G4_ERROR;
 184:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 185:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 186:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl->i2cHdl == NULL)
 188:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 189:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 		status = STSPIN32G4_ERROR;
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 191:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 192:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (value == NULL)
 194:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 195:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 		status = STSPIN32G4_ERROR;
 196:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
ARM GAS  /tmp/ccep7lwr.s 			page 5


 197:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 198:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 199:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
 200:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 201:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_ClocksTypeDef RCC_Clocks;
  34              		.loc 1 201 3 view .LVU1
 202:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
  35              		.loc 1 202 3 view .LVU2
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
  36              		.loc 1 178 26 is_stmt 0 view .LVU3
  37 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 24
  40              		.cfi_offset 4, -24
  41              		.cfi_offset 5, -20
  42              		.cfi_offset 6, -16
  43              		.cfi_offset 7, -12
  44              		.cfi_offset 8, -8
  45              		.cfi_offset 14, -4
  46 0004 84B0     		sub	sp, sp, #16
  47              	.LCFI1:
  48              		.cfi_def_cfa_offset 40
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
  49              		.loc 1 178 26 view .LVU4
  50 0006 0646     		mov	r6, r0
  51              		.loc 1 202 3 view .LVU5
  52 0008 6846     		mov	r0, sp
  53              	.LVL1:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
  54              		.loc 1 178 26 view .LVU6
  55 000a 0C46     		mov	r4, r1
  56 000c 1546     		mov	r5, r2
  57              		.loc 1 202 3 view .LVU7
  58 000e FFF7FEFF 		bl	LL_RCC_GetSystemClocksFreq
  59              	.LVL2:
 203:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 204:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickFreq = RCC_Clocks.HCLK_Frequency /  (SysTick->LOAD + 1);
  60              		.loc 1 204 3 is_stmt 1 view .LVU8
  61              		.loc 1 204 60 is_stmt 0 view .LVU9
  62 0012 4FF0E022 		mov	r2, #-536813568
 205:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 206:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (LL_SYSTICK_GetClkSource() == LL_SYSTICK_CLKSOURCE_HCLK_DIV8)
 207:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 208:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     tickFreq /= 8;
 209:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 210:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 211:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t stat = 0;
 212:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks = (STSPIN32G4_I2C_TIMEOUT * tickFreq) / 1000 + 1;
  63              		.loc 1 212 44 view .LVU10
  64 0016 4FF0640C 		mov	ip, #100
 204:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  65              		.loc 1 204 60 view .LVU11
  66 001a 5369     		ldr	r3, [r2, #20]
  67              	.LBB226:
  68              	.LBB227:
  69              		.file 2 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
ARM GAS  /tmp/ccep7lwr.s 			page 6


   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @file    stm32g4xx_ll_cortex.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @brief   Header file of CORTEX LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * All rights reserved.
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * in the root directory of this software component.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ******************************************************************************
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   @verbatim
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ==============================================================================
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****                      ##### How to use this driver #####
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ==============================================================================
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     [..]
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     The LL CORTEX driver contains a set of generic APIs that can be
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     used by user:
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) SYSTICK configuration used by LL_mDelay and LL_Init1msTick
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****           functions
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) Low power mode configuration (SCB register of Cortex-MCU)
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) MPU API to configure and enable regions
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) API to access to MCU info (CPUID register)
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) API to enable fault handler (SHCSR accesses)
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   @endverbatim
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #ifndef __STM32G4xx_LL_CORTEX_H
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define __STM32G4xx_LL_CORTEX_H
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #ifdef __cplusplus
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** extern "C" {
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #endif
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Includes ------------------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #include "stm32g4xx.h"
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @addtogroup STM32G4xx_LL_Driver
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL CORTEX
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private types -------------------------------------------------------------*/
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private variables ---------------------------------------------------------*/
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private constants ---------------------------------------------------------*/
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private macros ------------------------------------------------------------*/
ARM GAS  /tmp/ccep7lwr.s 			page 7


  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported types ------------------------------------------------------------*/
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported constants --------------------------------------------------------*/
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK_DIV8     0x00000000U                 /*!< AHB clock divided by 8 
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK          SysTick_CTRL_CLKSOURCE_Msk  /*!< AHB clock selected as S
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_FAULT Handler Fault type
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_USG               SCB_SHCSR_USGFAULTENA_Msk              /*!< Usage fault 
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_BUS               SCB_SHCSR_BUSFAULTENA_Msk              /*!< Bus fault */
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_MEM               SCB_SHCSR_MEMFAULTENA_Msk              /*!< Memory manag
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #if __MPU_PRESENT
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE     0x00000000U                                       /*!< D
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_HARDFAULT_NMI          MPU_CTRL_HFNMIENA_Msk                             /*!< E
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_PRIVILEGED_DEFAULT     MPU_CTRL_PRIVDEFENA_Msk                           /*!< E
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF          (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< E
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION MPU Region Number
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER0              0x00U /*!< REGION Number 0 */
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER1              0x01U /*!< REGION Number 1 */
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER2              0x02U /*!< REGION Number 2 */
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER3              0x03U /*!< REGION Number 3 */
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER4              0x04U /*!< REGION Number 4 */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER5              0x05U /*!< REGION Number 5 */
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER6              0x06U /*!< REGION Number 6 */
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER7              0x07U /*!< REGION Number 7 */
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
ARM GAS  /tmp/ccep7lwr.s 			page 8


 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32B             (0x04U << MPU_RASR_SIZE_Pos) /*!< 32B Size of the MPU pr
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64B             (0x05U << MPU_RASR_SIZE_Pos) /*!< 64B Size of the MPU pr
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128B            (0x06U << MPU_RASR_SIZE_Pos) /*!< 128B Size of the MPU p
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256B            (0x07U << MPU_RASR_SIZE_Pos) /*!< 256B Size of the MPU p
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512B            (0x08U << MPU_RASR_SIZE_Pos) /*!< 512B Size of the MPU p
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1KB             (0x09U << MPU_RASR_SIZE_Pos) /*!< 1KB Size of the MPU pr
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2KB             (0x0AU << MPU_RASR_SIZE_Pos) /*!< 2KB Size of the MPU pr
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4KB             (0x0BU << MPU_RASR_SIZE_Pos) /*!< 4KB Size of the MPU pr
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8KB             (0x0CU << MPU_RASR_SIZE_Pos) /*!< 8KB Size of the MPU pr
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16KB            (0x0DU << MPU_RASR_SIZE_Pos) /*!< 16KB Size of the MPU p
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32KB            (0x0EU << MPU_RASR_SIZE_Pos) /*!< 32KB Size of the MPU p
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64KB            (0x0FU << MPU_RASR_SIZE_Pos) /*!< 64KB Size of the MPU p
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128KB           (0x10U << MPU_RASR_SIZE_Pos) /*!< 128KB Size of the MPU 
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256KB           (0x11U << MPU_RASR_SIZE_Pos) /*!< 256KB Size of the MPU 
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512KB           (0x12U << MPU_RASR_SIZE_Pos) /*!< 512KB Size of the MPU 
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1MB             (0x13U << MPU_RASR_SIZE_Pos) /*!< 1MB Size of the MPU pr
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2MB             (0x14U << MPU_RASR_SIZE_Pos) /*!< 2MB Size of the MPU pr
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4MB             (0x15U << MPU_RASR_SIZE_Pos) /*!< 4MB Size of the MPU pr
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8MB             (0x16U << MPU_RASR_SIZE_Pos) /*!< 8MB Size of the MPU pr
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16MB            (0x17U << MPU_RASR_SIZE_Pos) /*!< 16MB Size of the MPU p
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32MB            (0x18U << MPU_RASR_SIZE_Pos) /*!< 32MB Size of the MPU p
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64MB            (0x19U << MPU_RASR_SIZE_Pos) /*!< 64MB Size of the MPU p
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128MB           (0x1AU << MPU_RASR_SIZE_Pos) /*!< 128MB Size of the MPU 
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256MB           (0x1BU << MPU_RASR_SIZE_Pos) /*!< 256MB Size of the MPU 
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512MB           (0x1CU << MPU_RASR_SIZE_Pos) /*!< 512MB Size of the MPU 
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1GB             (0x1DU << MPU_RASR_SIZE_Pos) /*!< 1GB Size of the MPU pr
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2GB             (0x1EU << MPU_RASR_SIZE_Pos) /*!< 2GB Size of the MPU pr
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4GB             (0x1FU << MPU_RASR_SIZE_Pos) /*!< 4GB Size of the MPU pr
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NO_ACCESS            (0x00U << MPU_RASR_AP_Pos) /*!< No access*/
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW              (0x01U << MPU_RASR_AP_Pos) /*!< RW privileged (privilege
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW_URO          (0x02U << MPU_RASR_AP_Pos) /*!< RW privileged - RO user 
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_FULL_ACCESS          (0x03U << MPU_RASR_AP_Pos) /*!< RW privileged & user (Fu
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO              (0x05U << MPU_RASR_AP_Pos) /*!< RO privileged (privilege
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO_URO          (0x06U << MPU_RASR_AP_Pos) /*!< RO privileged & user (re
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_TEX MPU TEX Level
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL0                  (0x00U << MPU_RASR_TEX_Pos) /*!< b000 for TEX bits */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL1                  (0x01U << MPU_RASR_TEX_Pos) /*!< b001 for TEX bits */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL2                  (0x02U << MPU_RASR_TEX_Pos) /*!< b010 for TEX bits */
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL4                  (0x04U << MPU_RASR_TEX_Pos) /*!< b100 for TEX bits */
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access
ARM GAS  /tmp/ccep7lwr.s 			page 9


 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_ENABLE   0x00U            /*!< Instruction fetches enabled */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_DISABLE  MPU_RASR_XN_Msk  /*!< Instruction fetches disabled*/
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_SHAREABLE            MPU_RASR_S_Msk   /*!< Shareable memory attribute */
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_SHAREABLE        0x00U            /*!< Not Shareable memory attribute */
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_CACHEABLE            MPU_RASR_C_Msk   /*!< Cacheable memory attribute */
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_CACHEABLE        0x00U            /*!< Not Cacheable memory attribute */
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_BUFFERABLE           MPU_RASR_B_Msk   /*!< Bufferable memory attribute */
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_BUFFERABLE       0x00U            /*!< Not Bufferable memory attribute */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #endif /* __MPU_PRESENT */
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported macro ------------------------------------------------------------*/
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported functions --------------------------------------------------------*/
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @brief  This function checks if the Systick counter flag is active or not.
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @note   It can be used in timeout function on application side.
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @retval State of bit (1 or 0).
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
ARM GAS  /tmp/ccep7lwr.s 			page 10


 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   return (((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk)) ? 1UL : 0U
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @brief  Configures the SysTick clock source
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_SetClkSource
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @param  Source This parameter can be one of the following values:
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @retval None
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** __STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   {
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   }
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   else
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   {
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   }
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @brief  Get the SysTick clock source
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_GetClkSource
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @retval Returned value can be one of the following values:
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(void)
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   return READ_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  70              		.loc 2 263 10 view .LVU12
  71 001c 1169     		ldr	r1, [r2, #16]
  72              	.LBE227:
  73              	.LBE226:
  74              	.LBB229:
  75              	.LBB230:
  76              		.file 3 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @file    stm32g4xx_ll_i2c.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief   Header file of I2C LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * All rights reserved.
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * in the root directory of this software component.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   ******************************************************************************
ARM GAS  /tmp/ccep7lwr.s 			page 11


  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #ifndef STM32G4xx_LL_I2C_H
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define STM32G4xx_LL_I2C_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #ifdef __cplusplus
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** extern "C" {
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #endif
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #include "stm32g4xx.h"
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @addtogroup STM32G4xx_LL_Driver
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #if defined (I2C1) || defined (I2C2) || defined (I2C3) || defined (I2C4)
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL I2C
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_Private_Constants I2C Private Constants
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Private macros ------------------------------------------------------------*/
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #if defined(USE_FULL_LL_DRIVER)
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_Private_Macros I2C Private Macros
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #endif /*USE_FULL_LL_DRIVER*/
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Exported types ------------------------------------------------------------*/
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #if defined(USE_FULL_LL_DRIVER)
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_ES_INIT I2C Exported Init structure
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** typedef struct
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t PeripheralMode;      /*!< Specifies the peripheral mode.
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_PERIPHERAL_MOD
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      @ref LL_I2C_SetMode(). */
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
ARM GAS  /tmp/ccep7lwr.s 			page 12


  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t Timing;              /*!< Specifies the SDA setup, hold time and the SCL high, low perio
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This parameter must be set by referring to the STM32CubeMX Too
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      the helper macro @ref __LL_I2C_CONVERT_TIMINGS().
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      @ref LL_I2C_SetTiming(). */
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t AnalogFilter;        /*!< Enables or disables analog noise filter.
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_ANALOGFILTER_S
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      @ref LL_I2C_EnableAnalogFilter() or LL_I2C_DisableAnalogFilter
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t DigitalFilter;       /*!< Configures the digital noise filter.
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This parameter can be a number between Min_Data = 0x00 and Max
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      @ref LL_I2C_SetDigitalFilter(). */
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t OwnAddress1;         /*!< Specifies the device own address 1.
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This parameter must be a value between Min_Data = 0x00 and Max
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      @ref LL_I2C_SetOwnAddress1(). */
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t TypeAcknowledge;     /*!< Specifies the ACKnowledge or Non ACKnowledge condition after t
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      match code or next received byte.
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_I2C_ACKNOWLEDG
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      @ref LL_I2C_AcknowledgeNextData(). */
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t OwnAddrSize;         /*!< Specifies the device own address 1 size (7-bit or 10-bit).
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_OWNADDRESS1.
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                      @ref LL_I2C_SetOwnAddress1(). */
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** } LL_I2C_InitTypeDef;
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #endif /*USE_FULL_LL_DRIVER*/
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Exported constants --------------------------------------------------------*/
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Constants I2C Exported Constants
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_CLEAR_FLAG Clear Flags Defines
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief    Flags defines which can be used with LL_I2C_WriteReg function
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_ADDRCF                   I2C_ICR_ADDRCF          /*!< Address Matched flag   */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_NACKCF                   I2C_ICR_NACKCF          /*!< Not Acknowledge flag   */
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_STOPCF                   I2C_ICR_STOPCF          /*!< Stop detection flag    */
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_BERRCF                   I2C_ICR_BERRCF          /*!< Bus error flag         */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_ARLOCF                   I2C_ICR_ARLOCF          /*!< Arbitration Lost flag  */
ARM GAS  /tmp/ccep7lwr.s 			page 13


 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_OVRCF                    I2C_ICR_OVRCF           /*!< Overrun/Underrun flag  */
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_PECCF                    I2C_ICR_PECCF           /*!< PEC error flag         */
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_TIMOUTCF                 I2C_ICR_TIMOUTCF        /*!< Timeout detection flag */
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ICR_ALERTCF                  I2C_ICR_ALERTCF         /*!< Alert flag             */
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_GET_FLAG Get Flags Defines
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief    Flags defines which can be used with LL_I2C_ReadReg function
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_TXE                      I2C_ISR_TXE             /*!< Transmit data register emp
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_TXIS                     I2C_ISR_TXIS            /*!< Transmit interrupt status 
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_RXNE                     I2C_ISR_RXNE            /*!< Receive data register not 
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_ADDR                     I2C_ISR_ADDR            /*!< Address matched (slave mod
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_NACKF                    I2C_ISR_NACKF           /*!< Not Acknowledge received f
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_STOPF                    I2C_ISR_STOPF           /*!< Stop detection flag       
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_TC                       I2C_ISR_TC              /*!< Transfer Complete (master 
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_TCR                      I2C_ISR_TCR             /*!< Transfer Complete Reload  
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_BERR                     I2C_ISR_BERR            /*!< Bus error                 
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_ARLO                     I2C_ISR_ARLO            /*!< Arbitration lost          
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_OVR                      I2C_ISR_OVR             /*!< Overrun/Underrun (slave mo
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_PECERR                   I2C_ISR_PECERR          /*!< PEC Error in reception (SM
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_TIMEOUT                  I2C_ISR_TIMEOUT         /*!< Timeout detection flag (SM
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_ALERT                    I2C_ISR_ALERT           /*!< SMBus alert (SMBus mode)  
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ISR_BUSY                     I2C_ISR_BUSY            /*!< Bus busy                  
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_IT IT Defines
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief    IT defines which can be used with LL_I2C_ReadReg and  LL_I2C_WriteReg functions
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_CR1_TXIE                     I2C_CR1_TXIE            /*!< TX Interrupt enable       
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_CR1_RXIE                     I2C_CR1_RXIE            /*!< RX Interrupt enable       
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_CR1_ADDRIE                   I2C_CR1_ADDRIE          /*!< Address match Interrupt en
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_CR1_NACKIE                   I2C_CR1_NACKIE          /*!< Not acknowledge received I
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_CR1_STOPIE                   I2C_CR1_STOPIE          /*!< STOP detection Interrupt e
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_CR1_TCIE                     I2C_CR1_TCIE            /*!< Transfer Complete interrup
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_CR1_ERRIE                    I2C_CR1_ERRIE           /*!< Error interrupts enable   
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_PERIPHERAL_MODE Peripheral Mode
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_I2C                    0x00000000U              /*!< I2C Master or Slave mode  
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_HOST             I2C_CR1_SMBHEN           /*!< SMBus Host address acknowl
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_DEVICE           0x00000000U              /*!< SMBus Device default mode
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                          (Default address not ackno
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_DEVICE_ARP       I2C_CR1_SMBDEN           /*!< SMBus Device Default addre
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
ARM GAS  /tmp/ccep7lwr.s 			page 14


 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_ANALOGFILTER_SELECTION Analog Filter Selection
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ANALOGFILTER_ENABLE          0x00000000U             /*!< Analog filter is enabled. 
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ANALOGFILTER_DISABLE         I2C_CR1_ANFOFF          /*!< Analog filter is disabled.
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_ADDRESSING_MODE Master Addressing Mode
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ADDRESSING_MODE_7BIT         0x00000000U              /*!< Master operates in 7-bit 
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ADDRESSING_MODE_10BIT        I2C_CR2_ADD10            /*!< Master operates in 10-bit
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_OWNADDRESS1 Own Address 1 Length
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS1_7BIT             0x00000000U             /*!< Own address 1 is a 7-bit a
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS1_10BIT            I2C_OAR1_OA1MODE        /*!< Own address 1 is a 10-bit 
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_OWNADDRESS2 Own Address 2 Masks
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_NOMASK           I2C_OAR2_OA2NOMASK      /*!< Own Address2 No mask.     
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK01           I2C_OAR2_OA2MASK01      /*!< Only Address2 bits[7:2] ar
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK02           I2C_OAR2_OA2MASK02      /*!< Only Address2 bits[7:3] ar
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK03           I2C_OAR2_OA2MASK03      /*!< Only Address2 bits[7:4] ar
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK04           I2C_OAR2_OA2MASK04      /*!< Only Address2 bits[7:5] ar
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK05           I2C_OAR2_OA2MASK05      /*!< Only Address2 bits[7:6] ar
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK06           I2C_OAR2_OA2MASK06      /*!< Only Address2 bits[7] are 
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS2_MASK07           I2C_OAR2_OA2MASK07      /*!< No comparison is done.
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                          All Address2 are acknowled
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_I2C_ACKNOWLEDGE Acknowledge Generation
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ACK                          0x00000000U              /*!< ACK is sent after current
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_NACK                         I2C_CR2_NACK             /*!< NACK is sent after curren
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_ADDRSLAVE Slave Address Length
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ADDRSLAVE_7BIT               0x00000000U              /*!< Slave Address in 7-bit. *
ARM GAS  /tmp/ccep7lwr.s 			page 15


 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ADDRSLAVE_10BIT              I2C_CR2_ADD10            /*!< Slave Address in 10-bit.*
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_REQUEST Transfer Request Direction
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_REQUEST_WRITE                0x00000000U              /*!< Master request a write tr
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_REQUEST_READ                 I2C_CR2_RD_WRN           /*!< Master request a read tra
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_MODE Transfer End Mode
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_RELOAD                  I2C_CR2_RELOAD           /*!< Enable I2C Reload mode.  
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_AUTOEND                 I2C_CR2_AUTOEND          /*!< Enable I2C Automatic end 
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           with no HW PEC comparison
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SOFTEND                 0x00000000U              /*!< Enable I2C Software end m
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           with no HW PEC comparison
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_RELOAD            LL_I2C_MODE_RELOAD       /*!< Enable SMBUS Automatic en
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           with HW PEC comparison.  
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC    LL_I2C_MODE_AUTOEND      /*!< Enable SMBUS Automatic en
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           with HW PEC comparison.  
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC    LL_I2C_MODE_SOFTEND      /*!< Enable SMBUS Software end
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           with HW PEC comparison.  
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC  (uint32_t)(LL_I2C_MODE_AUTOEND | I2C_CR2_PECBYTE)
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Enable SMBUS Automatic end mode with HW PEC comparison.   */
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC  (uint32_t)(LL_I2C_MODE_SOFTEND | I2C_CR2_PECBYTE)
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Enable SMBUS Software end mode with HW PEC comparison.    */
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_GENERATE Start And Stop Generation
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_NOSTARTSTOP         0x00000000U
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Don't Generate Stop and Start condition. */
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_STOP                (uint32_t)(0x80000000U | I2C_CR2_STOP)
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Generate Stop condition (Size should be set to 0).      */
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_START_READ          (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Generate Start for read request. */
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_START_WRITE         (uint32_t)(0x80000000U | I2C_CR2_START)
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Generate Start for write request. */
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_RESTART_7BIT_READ   (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Generate Restart for read request, slave 7Bit address.  */
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_RESTART_7BIT_WRITE  (uint32_t)(0x80000000U | I2C_CR2_START)
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Generate Restart for write request, slave 7Bit address. */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_RESTART_10BIT_READ  (uint32_t)(0x80000000U | I2C_CR2_START | \
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                        I2C_CR2_RD_WRN | I2C_CR2_HEAD10R)
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Generate Restart for read request, slave 10Bit address. */
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_GENERATE_RESTART_10BIT_WRITE (uint32_t)(0x80000000U | I2C_CR2_START)
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /*!< Generate Restart for write request, slave 10Bit address.*/
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
ARM GAS  /tmp/ccep7lwr.s 			page 16


 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_DIRECTION Read Write Direction
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_DIRECTION_WRITE              0x00000000U              /*!< Write transfer request by
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           slave enters receiver mod
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_DIRECTION_READ               I2C_ISR_DIR              /*!< Read transfer request by 
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           slave enters transmitter 
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_DMA_REG_DATA DMA Register Data
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_DMA_REG_DATA_TRANSMIT        0x00000000U              /*!< Get address of data regis
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           transmission */
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_DMA_REG_DATA_RECEIVE         0x00000001U              /*!< Get address of data regis
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           reception */
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_SMBUS_TIMEOUTA_MODE SMBus TimeoutA Mode SCL SDA Timeout
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW      0x00000000U          /*!< TimeoutA is used to detec
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           SCL low level timeout.   
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH I2C_TIMEOUTR_TIDLE   /*!< TimeoutA is used to detec
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                           both SCL and SDA high lev
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_SMBUS_TIMEOUT_SELECTION SMBus Timeout Selection
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_SMBUS_TIMEOUTA               I2C_TIMEOUTR_TIMOUTEN                 /*!< TimeoutA ena
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_SMBUS_TIMEOUTB               I2C_TIMEOUTR_TEXTEN                   /*!< TimeoutB (ex
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                                                        enable bit  
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_SMBUS_ALL_TIMEOUT            (uint32_t)(I2C_TIMEOUTR_TIMOUTEN | \
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                        I2C_TIMEOUTR_TEXTEN)       /*!< TimeoutA and
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** (extended clock) enable bits */
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Exported macro ------------------------------------------------------------*/
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Macros I2C Exported Macros
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
ARM GAS  /tmp/ccep7lwr.s 			page 17


 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EM_WRITE_READ Common Write and read registers Macros
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Write a value in I2C register
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __INSTANCE__ I2C Instance
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __REG__ Register to be written
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __VALUE__ Value to be written in the register
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Read a value in I2C register
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __INSTANCE__ I2C Instance
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __REG__ Register to be read
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Register value
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define LL_I2C_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EM_CONVERT_TIMINGS Convert SDA SCL timings
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the SDA setup, hold time and the SCL high, low period.
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __PRESCALER__ This parameter must be a value between  Min_Data=0 and Max_Data=0xF.
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __SETUP_TIME__ This parameter must be a value between Min_Data=0 and Max_Data=0xF.
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                            (tscldel = (SCLDEL+1)xtpresc)
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __HOLD_TIME__  This parameter must be a value between Min_Data=0 and Max_Data=0xF.
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                            (tsdadel = SDADELxtpresc)
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __SCLH_PERIOD__ This parameter must be a value between Min_Data=0 and Max_Data=0xFF.
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                             (tsclh = (SCLH+1)xtpresc)
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  __SCLL_PERIOD__ This parameter must be a value between  Min_Data=0 and Max_Data=0xFF.
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                             (tscll = (SCLL+1)xtpresc)
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0 and Max_Data=0xFFFFFFFF
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** #define __LL_I2C_CONVERT_TIMINGS(__PRESCALER__, __SETUP_TIME__, __HOLD_TIME__, __SCLH_PERIOD__, __S
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   ((((uint32_t)(__PRESCALER__)    << I2C_TIMINGR_PRESC_Pos)  & I2C_TIMINGR_PRESC)   | \
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****    (((uint32_t)(__SETUP_TIME__)   << I2C_TIMINGR_SCLDEL_Pos) & I2C_TIMINGR_SCLDEL)  | \
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****    (((uint32_t)(__HOLD_TIME__)    << I2C_TIMINGR_SDADEL_Pos) & I2C_TIMINGR_SDADEL)  | \
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****    (((uint32_t)(__SCLH_PERIOD__)  << I2C_TIMINGR_SCLH_Pos)   & I2C_TIMINGR_SCLH)    | \
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****    (((uint32_t)(__SCLL_PERIOD__)  << I2C_TIMINGR_SCLL_Pos)   & I2C_TIMINGR_SCLL))
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /* Exported functions --------------------------------------------------------*/
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Functions I2C Exported Functions
ARM GAS  /tmp/ccep7lwr.s 			page 18


 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_Configuration Configuration
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable I2C peripheral (PE = 1).
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_Enable
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable I2C peripheral (PE = 0).
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   When PE = 0, the I2C SCL and SDA lines are released.
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Internal state machines and status bits are put back to their reset value.
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         When cleared, PE must be kept low for at least 3 APB clock cycles.
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_Disable
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if the I2C peripheral is enabled or disabled.
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_IsEnabled
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabled(const I2C_TypeDef *I2Cx)
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_PE) == (I2C_CR1_PE)) ? 1UL : 0UL);
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure Noise Filters (Analog and Digital).
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   If the analog filter is also enabled, the digital filter is added to analog filter.
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         The filters can only be programmed when the I2C is disabled (PE = 0).
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ANFOFF        LL_I2C_ConfigFilters\n
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR1          DNF           LL_I2C_ConfigFilters
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  AnalogFilter This parameter can be one of the following values:
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ANALOGFILTER_ENABLE
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ANALOGFILTER_DISABLE
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disa
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                           and Max_Data=0x0F (Digital filter enabled and filtering capability up to 
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         This parameter is used to configure the digital noise filter on SDA and SCL input.
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
ARM GAS  /tmp/ccep7lwr.s 			page 19


 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t Digita
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure Digital Noise Filter.
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   If the analog filter is also enabled, the digital filter is added to analog filter.
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         This filter can only be programmed when the I2C is disabled (PE = 0).
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          DNF           LL_I2C_SetDigitalFilter
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disa
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                           and Max_Data=0x0F (Digital filter enabled and filtering capability up to 
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         This parameter is used to configure the digital noise filter on SDA and SCL input.
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetDigitalFilter(I2C_TypeDef *I2Cx, uint32_t DigitalFilter)
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR1, I2C_CR1_DNF, DigitalFilter << I2C_CR1_DNF_Pos);
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the current Digital Noise Filter configuration.
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          DNF           LL_I2C_GetDigitalFilter
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xF
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetDigitalFilter(const I2C_TypeDef *I2Cx)
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_DNF) >> I2C_CR1_DNF_Pos);
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable Analog Noise Filter.
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This filter can only be programmed when the I2C is disabled (PE = 0).
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ANFOFF        LL_I2C_EnableAnalogFilter
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableAnalogFilter(I2C_TypeDef *I2Cx)
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ANFOFF);
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable Analog Noise Filter.
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This filter can only be programmed when the I2C is disabled (PE = 0).
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ANFOFF        LL_I2C_DisableAnalogFilter
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableAnalogFilter(I2C_TypeDef *I2Cx)
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ANFOFF);
ARM GAS  /tmp/ccep7lwr.s 			page 20


 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Analog Noise Filter is enabled or disabled.
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ANFOFF        LL_I2C_IsEnabledAnalogFilter
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledAnalogFilter(const I2C_TypeDef *I2Cx)
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_ANFOFF) != (I2C_CR1_ANFOFF)) ? 1UL : 0UL);
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable DMA transmission requests.
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TXDMAEN       LL_I2C_EnableDMAReq_TX
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableDMAReq_TX(I2C_TypeDef *I2Cx)
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN);
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable DMA transmission requests.
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TXDMAEN       LL_I2C_DisableDMAReq_TX
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableDMAReq_TX(I2C_TypeDef *I2Cx)
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN);
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if DMA transmission requests are enabled or disabled.
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TXDMAEN       LL_I2C_IsEnabledDMAReq_TX
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_TX(const I2C_TypeDef *I2Cx)
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN) == (I2C_CR1_TXDMAEN)) ? 1UL : 0UL);
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable DMA reception requests.
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          RXDMAEN       LL_I2C_EnableDMAReq_RX
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableDMAReq_RX(I2C_TypeDef *I2Cx)
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN);
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
ARM GAS  /tmp/ccep7lwr.s 			page 21


 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable DMA reception requests.
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          RXDMAEN       LL_I2C_DisableDMAReq_RX
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableDMAReq_RX(I2C_TypeDef *I2Cx)
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN);
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if DMA reception requests are enabled or disabled.
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          RXDMAEN       LL_I2C_IsEnabledDMAReq_RX
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_RX(const I2C_TypeDef *I2Cx)
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN) == (I2C_CR1_RXDMAEN)) ? 1UL : 0UL);
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the data register address used for DMA transfer
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TXDR         TXDATA        LL_I2C_DMA_GetRegAddr\n
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         RXDR         RXDATA        LL_I2C_DMA_GetRegAddr
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  Direction This parameter can be one of the following values:
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DMA_REG_DATA_TRANSMIT
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DMA_REG_DATA_RECEIVE
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Address of data register
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_DMA_GetRegAddr(const I2C_TypeDef *I2Cx, uint32_t Direction)
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t data_reg_addr;
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   if (Direction == LL_I2C_DMA_REG_DATA_TRANSMIT)
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   {
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****     /* return address of TXDR register */
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****     data_reg_addr = (uint32_t) &(I2Cx->TXDR);
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   }
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   else
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   {
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****     /* return address of RXDR register */
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****     data_reg_addr = (uint32_t) &(I2Cx->RXDR);
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   }
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return data_reg_addr;
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable Clock stretching.
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
ARM GAS  /tmp/ccep7lwr.s 			page 22


 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable Clock stretching.
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_DisableClockStretching
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableClockStretching(I2C_TypeDef *I2Cx)
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Clock stretching is enabled or disabled.
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_IsEnabledClockStretching
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledClockStretching(const I2C_TypeDef *I2Cx)
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH) != (I2C_CR1_NOSTRETCH)) ? 1UL : 0UL);
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable hardware byte control in slave mode.
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          SBC           LL_I2C_EnableSlaveByteControl
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSlaveByteControl(I2C_TypeDef *I2Cx)
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_SBC);
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable hardware byte control in slave mode.
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          SBC           LL_I2C_DisableSlaveByteControl
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSlaveByteControl(I2C_TypeDef *I2Cx)
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_SBC);
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if hardware byte control in slave mode is enabled or disabled.
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          SBC           LL_I2C_IsEnabledSlaveByteControl
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSlaveByteControl(const I2C_TypeDef *I2Cx)
ARM GAS  /tmp/ccep7lwr.s 			page 23


 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_SBC) == (I2C_CR1_SBC)) ? 1UL : 0UL);
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable Wakeup from STOP.
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         WakeUpFromStop feature is supported by the I2Cx Instance.
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This bit can only be programmed when Digital Filter is disabled.
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          WUPEN         LL_I2C_EnableWakeUpFromStop
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableWakeUpFromStop(I2C_TypeDef *I2Cx)
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_WUPEN);
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable Wakeup from STOP.
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         WakeUpFromStop feature is supported by the I2Cx Instance.
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          WUPEN         LL_I2C_DisableWakeUpFromStop
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableWakeUpFromStop(I2C_TypeDef *I2Cx)
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_WUPEN);
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Wakeup from STOP is enabled or disabled.
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         WakeUpFromStop feature is supported by the I2Cx Instance.
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          WUPEN         LL_I2C_IsEnabledWakeUpFromStop
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledWakeUpFromStop(const I2C_TypeDef *I2Cx)
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_WUPEN) == (I2C_CR1_WUPEN)) ? 1UL : 0UL);
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable General Call.
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   When enabled the Address 0x00 is ACKed.
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          GCEN          LL_I2C_EnableGeneralCall
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableGeneralCall(I2C_TypeDef *I2Cx)
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
ARM GAS  /tmp/ccep7lwr.s 			page 24


 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable General Call.
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   When disabled the Address 0x00 is NACKed.
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if General Call is enabled or disabled.
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          GCEN          LL_I2C_IsEnabledGeneralCall
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledGeneralCall(const I2C_TypeDef *I2Cx)
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_GCEN) == (I2C_CR1_GCEN)) ? 1UL : 0UL);
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the Master to operate in 7-bit or 10-bit addressing mode.
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Changing this bit is not allowed, when the START bit is set.
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          ADD10         LL_I2C_SetMasterAddressingMode
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  AddressingMode This parameter can be one of the following values:
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRESSING_MODE_7BIT
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRESSING_MODE_10BIT
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetMasterAddressingMode(I2C_TypeDef *I2Cx, uint32_t AddressingMode)
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_ADD10, AddressingMode);
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the Master addressing mode.
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          ADD10         LL_I2C_GetMasterAddressingMode
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRESSING_MODE_7BIT
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRESSING_MODE_10BIT
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetMasterAddressingMode(const I2C_TypeDef *I2Cx)
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_ADD10));
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Set the Own Address1.
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR1         OA1           LL_I2C_SetOwnAddress1\n
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         OAR1         OA1MODE       LL_I2C_SetOwnAddress1
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  OwnAddress1 This parameter must be a value between Min_Data=0 and Max_Data=0x3FF.
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  OwnAddrSize This parameter can be one of the following values:
ARM GAS  /tmp/ccep7lwr.s 			page 25


 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAdd
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable acknowledge on Own Address1 match address.
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable acknowledge on Own Address1 match address.
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Own Address1 acknowledge is enabled or disabled.
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR1         OA1EN         LL_I2C_IsEnabledOwnAddress1
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress1(const I2C_TypeDef *I2Cx)
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN) == (I2C_OAR1_OA1EN)) ? 1UL : 0UL);
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Set the 7bits Own Address2.
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This action has no effect if own address2 is enabled.
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR2         OA2           LL_I2C_SetOwnAddress2\n
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         OAR2         OA2MSK        LL_I2C_SetOwnAddress2
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  OwnAddress2 Value between Min_Data=0 and Max_Data=0x7F.
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  OwnAddrMask This parameter can be one of the following values:
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_NOMASK
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK01
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK02
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK03
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK04
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK05
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
ARM GAS  /tmp/ccep7lwr.s 			page 26


 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAdd
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable acknowledge on Own Address2 match address.
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR2         OA2EN         LL_I2C_EnableOwnAddress2
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableOwnAddress2(I2C_TypeDef *I2Cx)
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable  acknowledge on Own Address2 match address.
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Own Address1 acknowledge is enabled or disabled.
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll OAR2         OA2EN         LL_I2C_IsEnabledOwnAddress2
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress2(const I2C_TypeDef *I2Cx)
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN) == (I2C_OAR2_OA2EN)) ? 1UL : 0UL);
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the SDA setup, hold time and the SCL high, low period.
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMINGR      TIMINGR       LL_I2C_SetTiming
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This parameter is computed with the STM32CubeMX Tool.
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   WRITE_REG(I2Cx->TIMINGR, Timing);
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the Timing Prescaler setting.
ARM GAS  /tmp/ccep7lwr.s 			page 27


 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMINGR      PRESC         LL_I2C_GetTimingPrescaler
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xF
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetTimingPrescaler(const I2C_TypeDef *I2Cx)
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_PRESC) >> I2C_TIMINGR_PRESC_Pos);
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SCL low period setting.
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMINGR      SCLL          LL_I2C_GetClockLowPeriod
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetClockLowPeriod(const I2C_TypeDef *I2Cx)
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLL) >> I2C_TIMINGR_SCLL_Pos);
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SCL high period setting.
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMINGR      SCLH          LL_I2C_GetClockHighPeriod
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetClockHighPeriod(const I2C_TypeDef *I2Cx)
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLH) >> I2C_TIMINGR_SCLH_Pos);
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SDA hold time.
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMINGR      SDADEL        LL_I2C_GetDataHoldTime
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xF
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetDataHoldTime(const I2C_TypeDef *I2Cx)
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SDADEL) >> I2C_TIMINGR_SDADEL_Pos);
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SDA setup time.
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMINGR      SCLDEL        LL_I2C_GetDataSetupTime
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xF
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetDataSetupTime(const I2C_TypeDef *I2Cx)
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLDEL) >> I2C_TIMINGR_SCLDEL_Pos);
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure peripheral mode.
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
ARM GAS  /tmp/ccep7lwr.s 			page 28


 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          SMBHEN        LL_I2C_SetMode\n
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR1          SMBDEN        LL_I2C_SetMode
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  PeripheralMode This parameter can be one of the following values:
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_I2C
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_HOST
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get peripheral mode.
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          SMBHEN        LL_I2C_GetMode\n
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR1          SMBDEN        LL_I2C_GetMode
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_I2C
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_HOST
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetMode(const I2C_TypeDef *I2Cx)
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN));
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable SMBus alert (Host or Device mode)
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   SMBus Device mode:
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         - SMBus Alert pin is drived low and
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *           Alert Response Address Header acknowledge is enabled.
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus Host mode:
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         - SMBus Alert pin management is supported.
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ALERTEN       LL_I2C_EnableSMBusAlert
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusAlert(I2C_TypeDef *I2Cx)
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ALERTEN);
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable SMBus alert (Host or Device mode)
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   SMBus Device mode:
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         - SMBus Alert pin is not drived (can be used as a standard GPIO) and
ARM GAS  /tmp/ccep7lwr.s 			page 29


1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *           Alert Response Address Header acknowledge is disabled.
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus Host mode:
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         - SMBus Alert pin management is not supported.
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ALERTEN       LL_I2C_DisableSMBusAlert
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusAlert(I2C_TypeDef *I2Cx)
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ALERTEN);
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if SMBus alert (Host or Device mode) is enabled or disabled.
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ALERTEN       LL_I2C_IsEnabledSMBusAlert
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusAlert(const I2C_TypeDef *I2Cx)
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_ALERTEN) == (I2C_CR1_ALERTEN)) ? 1UL : 0UL);
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable SMBus Packet Error Calculation (PEC).
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          PECEN         LL_I2C_EnableSMBusPEC
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusPEC(I2C_TypeDef *I2Cx)
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_PECEN);
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable SMBus Packet Error Calculation (PEC).
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          PECEN         LL_I2C_DisableSMBusPEC
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusPEC(I2C_TypeDef *I2Cx)
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN);
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if SMBus Packet Error Calculation (PEC) is enabled or disabled.
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          PECEN         LL_I2C_IsEnabledSMBusPEC
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
ARM GAS  /tmp/ccep7lwr.s 			page 30


1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPEC(const I2C_TypeDef *I2Cx)
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL);
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the SMBus Clock Timeout.
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This configuration can only be programmed when associated Timeout is disabled (TimeoutA
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTA      LL_I2C_ConfigSMBusTimeout\n
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         TIMEOUTR     TIDLE         LL_I2C_ConfigSMBusTimeout\n
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         TIMEOUTR     TIMEOUTB      LL_I2C_ConfigSMBusTimeout
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TimeoutA This parameter must be a value between  Min_Data=0 and Max_Data=0xFFF.
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TimeoutAMode This parameter can be one of the following values:
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TimeoutB
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ConfigSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t TimeoutA, uint32_t Timeo
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                                uint32_t TimeoutB)
1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTA | I2C_TIMEOUTR_TIDLE | I2C_TIMEOUTR_TIMEOUTB,
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              TimeoutA | TimeoutAMode | (TimeoutB << I2C_TIMEOUTR_TIMEOUTB_Pos));
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the SMBus Clock TimeoutA (SCL low timeout or SCL and SDA high timeout depends
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   These bits can only be programmed when TimeoutA is disabled.
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTA      LL_I2C_SetSMBusTimeoutA
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TimeoutA This parameter must be a value between  Min_Data=0 and Max_Data=0xFFF.
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetSMBusTimeoutA(I2C_TypeDef *I2Cx, uint32_t TimeoutA)
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   WRITE_REG(I2Cx->TIMEOUTR, TimeoutA);
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SMBus Clock TimeoutA setting.
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTA      LL_I2C_GetSMBusTimeoutA
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0 and Max_Data=0xFFF
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutA(const I2C_TypeDef *I2Cx)
1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTA));
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
ARM GAS  /tmp/ccep7lwr.s 			page 31


1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Set the SMBus Clock TimeoutA mode.
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This bit can only be programmed when TimeoutA is disabled.
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIDLE         LL_I2C_SetSMBusTimeoutAMode
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TimeoutAMode This parameter can be one of the following values:
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW
1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetSMBusTimeoutAMode(I2C_TypeDef *I2Cx, uint32_t TimeoutAMode)
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   WRITE_REG(I2Cx->TIMEOUTR, TimeoutAMode);
1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SMBus Clock TimeoutA mode.
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIDLE         LL_I2C_GetSMBusTimeoutAMode
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutAMode(const I2C_TypeDef *I2Cx)
1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIDLE));
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the SMBus Extended Cumulative Clock TimeoutB (Master or Slave mode).
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   These bits can only be programmed when TimeoutB is disabled.
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTB      LL_I2C_SetSMBusTimeoutB
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TimeoutB This parameter must be a value between  Min_Data=0 and Max_Data=0xFFF.
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetSMBusTimeoutB(I2C_TypeDef *I2Cx, uint32_t TimeoutB)
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   WRITE_REG(I2Cx->TIMEOUTR, TimeoutB << I2C_TIMEOUTR_TIMEOUTB_Pos);
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SMBus Extended Cumulative Clock TimeoutB setting.
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMEOUTB      LL_I2C_GetSMBusTimeoutB
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0 and Max_Data=0xFFF
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutB(const I2C_TypeDef *I2Cx)
ARM GAS  /tmp/ccep7lwr.s 			page 32


1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTB) >> I2C_TIMEOUTR_TIMEOUTB_Pos);
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable the SMBus Clock Timeout.
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMOUTEN      LL_I2C_EnableSMBusTimeout\n
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         TIMEOUTR     TEXTEN        LL_I2C_EnableSMBusTimeout
1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  ClockTimeout This parameter can be one of the following values:
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTB
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->TIMEOUTR, ClockTimeout);
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable the SMBus Clock Timeout.
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMOUTEN      LL_I2C_DisableSMBusTimeout\n
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         TIMEOUTR     TEXTEN        LL_I2C_DisableSMBusTimeout
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  ClockTimeout This parameter can be one of the following values:
1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTB
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->TIMEOUTR, ClockTimeout);
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if the SMBus Clock Timeout is enabled or disabled.
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TIMEOUTR     TIMOUTEN      LL_I2C_IsEnabledSMBusTimeout\n
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         TIMEOUTR     TEXTEN        LL_I2C_IsEnabledSMBusTimeout
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  ClockTimeout This parameter can be one of the following values:
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTA
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_TIMEOUTB
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusTimeout(const I2C_TypeDef *I2Cx, uint32_t ClockTimeou
1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->TIMEOUTR, (I2C_TIMEOUTR_TIMOUTEN | I2C_TIMEOUTR_TEXTEN)) == \
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****            (ClockTimeout)) ? 1UL : 0UL);
ARM GAS  /tmp/ccep7lwr.s 			page 33


1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_IT_Management IT_Management
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable TXIS interrupt.
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TXIE          LL_I2C_EnableIT_TX
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_TX(I2C_TypeDef *I2Cx)
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_TXIE);
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable TXIS interrupt.
1294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TXIE          LL_I2C_DisableIT_TX
1295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_TX(I2C_TypeDef *I2Cx)
1299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_TXIE);
1301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if the TXIS Interrupt is enabled or disabled.
1305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TXIE          LL_I2C_IsEnabledIT_TX
1306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TX(const I2C_TypeDef *I2Cx)
1310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_TXIE) == (I2C_CR1_TXIE)) ? 1UL : 0UL);
1312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable RXNE interrupt.
1316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          RXIE          LL_I2C_EnableIT_RX
1317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)
1321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
1323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable RXNE interrupt.
1327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          RXIE          LL_I2C_DisableIT_RX
ARM GAS  /tmp/ccep7lwr.s 			page 34


1328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)
1332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
1334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if the RXNE Interrupt is enabled or disabled.
1338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          RXIE          LL_I2C_IsEnabledIT_RX
1339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_RX(const I2C_TypeDef *I2Cx)
1343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_RXIE) == (I2C_CR1_RXIE)) ? 1UL : 0UL);
1345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable Address match interrupt (slave mode only).
1349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ADDRIE        LL_I2C_EnableIT_ADDR
1350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_ADDR(I2C_TypeDef *I2Cx)
1354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ADDRIE);
1356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable Address match interrupt (slave mode only).
1360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ADDRIE        LL_I2C_DisableIT_ADDR
1361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_ADDR(I2C_TypeDef *I2Cx)
1365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ADDRIE);
1367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Address match interrupt is enabled or disabled.
1371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ADDRIE        LL_I2C_IsEnabledIT_ADDR
1372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ADDR(const I2C_TypeDef *I2Cx)
1376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_ADDRIE) == (I2C_CR1_ADDRIE)) ? 1UL : 0UL);
1378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable Not acknowledge received interrupt.
1382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          NACKIE        LL_I2C_EnableIT_NACK
1383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
ARM GAS  /tmp/ccep7lwr.s 			page 35


1385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_NACK(I2C_TypeDef *I2Cx)
1387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_NACKIE);
1389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable Not acknowledge received interrupt.
1393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          NACKIE        LL_I2C_DisableIT_NACK
1394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_NACK(I2C_TypeDef *I2Cx)
1398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_NACKIE);
1400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Not acknowledge received interrupt is enabled or disabled.
1404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          NACKIE        LL_I2C_IsEnabledIT_NACK
1405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_NACK(const I2C_TypeDef *I2Cx)
1409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_NACKIE) == (I2C_CR1_NACKIE)) ? 1UL : 0UL);
1411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable STOP detection interrupt.
1415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          STOPIE        LL_I2C_EnableIT_STOP
1416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_STOP(I2C_TypeDef *I2Cx)
1420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_STOPIE);
1422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable STOP detection interrupt.
1426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          STOPIE        LL_I2C_DisableIT_STOP
1427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_STOP(I2C_TypeDef *I2Cx)
1431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_STOPIE);
1433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if STOP detection interrupt is enabled or disabled.
1437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          STOPIE        LL_I2C_IsEnabledIT_STOP
1438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_STOP(const I2C_TypeDef *I2Cx)
ARM GAS  /tmp/ccep7lwr.s 			page 36


1442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_STOPIE) == (I2C_CR1_STOPIE)) ? 1UL : 0UL);
1444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable Transfer Complete interrupt.
1448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Any of these events will generate interrupt :
1449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Transfer Complete (TC)
1450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Transfer Complete Reload (TCR)
1451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TCIE          LL_I2C_EnableIT_TC
1452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_TC(I2C_TypeDef *I2Cx)
1456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_TCIE);
1458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable Transfer Complete interrupt.
1462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Any of these events will generate interrupt :
1463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Transfer Complete (TC)
1464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Transfer Complete Reload (TCR)
1465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TCIE          LL_I2C_DisableIT_TC
1466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_TC(I2C_TypeDef *I2Cx)
1470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_TCIE);
1472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Transfer Complete interrupt is enabled or disabled.
1476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          TCIE          LL_I2C_IsEnabledIT_TC
1477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TC(const I2C_TypeDef *I2Cx)
1481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_TCIE) == (I2C_CR1_TCIE)) ? 1UL : 0UL);
1483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable Error interrupts.
1487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Any of these errors will generate interrupt :
1490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Arbitration Loss (ARLO)
1491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Bus Error detection (BERR)
1492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Overrun/Underrun (OVR)
1493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus Timeout detection (TIMEOUT)
1494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus PEC error detection (PECERR)
1495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus Alert pin event detection (ALERT)
1496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ERRIE         LL_I2C_EnableIT_ERR
1497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
ARM GAS  /tmp/ccep7lwr.s 			page 37


1499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_ERR(I2C_TypeDef *I2Cx)
1501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ERRIE);
1503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable Error interrupts.
1507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Any of these errors will generate interrupt :
1510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Arbitration Loss (ARLO)
1511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Bus Error detection (BERR)
1512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Overrun/Underrun (OVR)
1513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus Timeout detection (TIMEOUT)
1514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus PEC error detection (PECERR)
1515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus Alert pin event detection (ALERT)
1516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ERRIE         LL_I2C_DisableIT_ERR
1517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_ERR(I2C_TypeDef *I2Cx)
1521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ERRIE);
1523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if Error interrupts are enabled or disabled.
1527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR1          ERRIE         LL_I2C_IsEnabledIT_ERR
1528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ERR(const I2C_TypeDef *I2Cx)
1532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR1, I2C_CR1_ERRIE) == (I2C_CR1_ERRIE)) ? 1UL : 0UL);
1534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
1538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_FLAG_management FLAG_management
1541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
1542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Transmit data register empty flag.
1546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: When next data is written in Transmit data register.
1547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When Transmit data register is empty.
1548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          TXE           LL_I2C_IsActiveFlag_TXE
1549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(const I2C_TypeDef *I2Cx)
1553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE)) ? 1UL : 0UL);
1555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
ARM GAS  /tmp/ccep7lwr.s 			page 38


1556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Transmit interrupt flag.
1559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: When next data is written in Transmit data register.
1560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When Transmit data register is empty.
1561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
1562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(const I2C_TypeDef *I2Cx)
1566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
1568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Receive data register not empty flag.
1572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: When Receive data register is read.
1573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When the received data is copied in Receive data register.
1574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
1575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(const I2C_TypeDef *I2Cx)
1579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
1581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Address matched flag (slave mode).
1585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When the received slave address matched with one of the enabled slave address.
1587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          ADDR          LL_I2C_IsActiveFlag_ADDR
1588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(const I2C_TypeDef *I2Cx)
1592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_ADDR) == (I2C_ISR_ADDR)) ? 1UL : 0UL);
1594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Not Acknowledge received flag.
1598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When a NACK is received after a byte transmission.
1600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          NACKF         LL_I2C_IsActiveFlag_NACK
1601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_NACK(const I2C_TypeDef *I2Cx)
1605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_NACKF) == (I2C_ISR_NACKF)) ? 1UL : 0UL);
1607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Stop detection flag.
1611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When a Stop condition is detected.
ARM GAS  /tmp/ccep7lwr.s 			page 39


1613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
1614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(const I2C_TypeDef *I2Cx)
1618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
1620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Transfer complete flag (master mode).
1624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When RELOAD=0, AUTOEND=0 and NBYTES date have been transferred.
1626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          TC            LL_I2C_IsActiveFlag_TC
1627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TC(const I2C_TypeDef *I2Cx)
1631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC)) ? 1UL : 0UL);
1633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Transfer complete flag (master mode).
1637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When RELOAD=1 and NBYTES date have been transferred.
1639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          TCR           LL_I2C_IsActiveFlag_TCR
1640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TCR(const I2C_TypeDef *I2Cx)
1644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TCR) == (I2C_ISR_TCR)) ? 1UL : 0UL);
1646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Bus error flag.
1650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When a misplaced Start or Stop condition is detected.
1652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          BERR          LL_I2C_IsActiveFlag_BERR
1653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BERR(const I2C_TypeDef *I2Cx)
1657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_BERR) == (I2C_ISR_BERR)) ? 1UL : 0UL);
1659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Arbitration lost flag.
1663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When arbitration lost.
1665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          ARLO          LL_I2C_IsActiveFlag_ARLO
1666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ARLO(const I2C_TypeDef *I2Cx)
ARM GAS  /tmp/ccep7lwr.s 			page 40


1670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_ARLO) == (I2C_ISR_ARLO)) ? 1UL : 0UL);
1672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Overrun/Underrun flag (slave mode).
1676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When an overrun/underrun error occurs (Clock Stretching Disabled).
1678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          OVR           LL_I2C_IsActiveFlag_OVR
1679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_OVR(const I2C_TypeDef *I2Cx)
1683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_OVR) == (I2C_ISR_OVR)) ? 1UL : 0UL);
1685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus PEC error flag in reception.
1689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When the received PEC does not match with the PEC register content.
1693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          PECERR        LL_I2C_IsActiveSMBusFlag_PECERR
1694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_PECERR(const I2C_TypeDef *I2Cx)
1698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_PECERR) == (I2C_ISR_PECERR)) ? 1UL : 0UL);
1700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus Timeout detection flag.
1704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When a timeout or extended clock timeout occurs.
1708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          TIMEOUT       LL_I2C_IsActiveSMBusFlag_TIMEOUT
1709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_TIMEOUT(const I2C_TypeDef *I2Cx)
1713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_TIMEOUT) == (I2C_ISR_TIMEOUT)) ? 1UL : 0UL);
1715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus alert flag.
1719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When SMBus host configuration, SMBus alert enabled and
1723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *              a falling edge event occurs on SMBA pin.
1724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          ALERT         LL_I2C_IsActiveSMBusFlag_ALERT
1725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
ARM GAS  /tmp/ccep7lwr.s 			page 41


1727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_ALERT(const I2C_TypeDef *I2Cx)
1729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_ALERT) == (I2C_ISR_ALERT)) ? 1UL : 0UL);
1731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the status of Bus Busy flag.
1735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: When a Start condition is detected.
1737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          BUSY          LL_I2C_IsActiveFlag_BUSY
1738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(const I2C_TypeDef *I2Cx)
1742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->ISR, I2C_ISR_BUSY) == (I2C_ISR_BUSY)) ? 1UL : 0UL);
1744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear Address Matched flag.
1748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          ADDRCF        LL_I2C_ClearFlag_ADDR
1749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx)
1753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_ADDRCF);
1755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear Not Acknowledge flag.
1759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          NACKCF        LL_I2C_ClearFlag_NACK
1760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_NACK(I2C_TypeDef *I2Cx)
1764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_NACKCF);
1766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear Stop detection flag.
1770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
1771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
1775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
1777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear Transmit data register empty flag (TXE).
1781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This bit can be clear by software in order to flush the transmit data register (TXDR).
1782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          TXE           LL_I2C_ClearFlag_TXE
1783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
ARM GAS  /tmp/ccep7lwr.s 			page 42


1784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_TXE(I2C_TypeDef *I2Cx)
1787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   WRITE_REG(I2Cx->ISR, I2C_ISR_TXE);
1789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear Bus error flag.
1793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          BERRCF        LL_I2C_ClearFlag_BERR
1794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_BERR(I2C_TypeDef *I2Cx)
1798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_BERRCF);
1800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear Arbitration lost flag.
1804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          ARLOCF        LL_I2C_ClearFlag_ARLO
1805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_ARLO(I2C_TypeDef *I2Cx)
1809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_ARLOCF);
1811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear Overrun/Underrun flag.
1815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          OVRCF         LL_I2C_ClearFlag_OVR
1816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_OVR(I2C_TypeDef *I2Cx)
1820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_OVRCF);
1822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear SMBus PEC error flag.
1826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          PECCF         LL_I2C_ClearSMBusFlag_PECERR
1829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_PECERR(I2C_TypeDef *I2Cx)
1833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_PECCF);
1835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear SMBus Timeout detection flag.
1839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
ARM GAS  /tmp/ccep7lwr.s 			page 43


1841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          TIMOUTCF      LL_I2C_ClearSMBusFlag_TIMEOUT
1842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)
1846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_TIMOUTCF);
1848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Clear SMBus Alert flag.
1852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ICR          ALERTCF       LL_I2C_ClearSMBusFlag_ALERT
1855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_ALERT(I2C_TypeDef *I2Cx)
1859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->ICR, I2C_ICR_ALERTCF);
1861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @}
1865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_Data_Management Data_Management
1868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @{
1869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable automatic STOP condition generation (master mode).
1873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Automatic end mode : a STOP condition is automatically sent when NBYTES data are transf
1874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         This bit has no effect in slave mode or when RELOAD bit is set.
1875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
1876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
1880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
1882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable automatic STOP condition generation (master mode).
1886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Software end mode : TC flag is set when NBYTES data are transferre, stretching SCL low.
1887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          AUTOEND       LL_I2C_DisableAutoEndMode
1888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableAutoEndMode(I2C_TypeDef *I2Cx)
1892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
1894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if automatic STOP condition is enabled or disabled.
ARM GAS  /tmp/ccep7lwr.s 			page 44


1898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          AUTOEND       LL_I2C_IsEnabledAutoEndMode
1899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledAutoEndMode(const I2C_TypeDef *I2Cx)
1903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR2, I2C_CR2_AUTOEND) == (I2C_CR2_AUTOEND)) ? 1UL : 0UL);
1905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable reload mode (master mode).
1909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The transfer is not completed after the NBYTES data transfer, NBYTES will be reloaded w
1910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          RELOAD       LL_I2C_EnableReloadMode
1911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableReloadMode(I2C_TypeDef *I2Cx)
1915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_RELOAD);
1917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable reload mode (master mode).
1921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The transfer is completed after the NBYTES data transfer(STOP or RESTART will follow).
1922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          RELOAD       LL_I2C_DisableReloadMode
1923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableReloadMode(I2C_TypeDef *I2Cx)
1927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_RELOAD);
1929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if reload mode is enabled or disabled.
1933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          RELOAD       LL_I2C_IsEnabledReloadMode
1934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledReloadMode(const I2C_TypeDef *I2Cx)
1938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR2, I2C_CR2_RELOAD) == (I2C_CR2_RELOAD)) ? 1UL : 0UL);
1940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the number of bytes for transfer.
1944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Changing these bits when START bit is set is not allowed.
1945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          NBYTES           LL_I2C_SetTransferSize
1946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TransferSize This parameter must be a value between Min_Data=0x00 and Max_Data=0xFF.
1948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetTransferSize(I2C_TypeDef *I2Cx, uint32_t TransferSize)
1951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
1953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
ARM GAS  /tmp/ccep7lwr.s 			page 45


1955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the number of bytes configured for transfer.
1957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          NBYTES           LL_I2C_GetTransferSize
1958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xFF
1960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetTransferSize(const I2C_TypeDef *I2Cx)
1962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_NBYTES) >> I2C_CR2_NBYTES_Pos);
1964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Prepare the generation of a ACKnowledge or Non ACKnowledge condition after the address 
1968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****             or next received byte.
1969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Usage in Slave mode only.
1970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          NACK          LL_I2C_AcknowledgeNextData
1971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TypeAcknowledge This parameter can be one of the following values:
1973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ACK
1974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_NACK
1975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
1978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
1980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Generate a START or RESTART condition
1984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The START bit can be set even if bus is BUSY or I2C is in slave mode.
1985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         This action has no effect when RELOAD is set.
1986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          START           LL_I2C_GenerateStartCondition
1987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
1989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
1990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
1991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
1992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_START);
1993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
1994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
1995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
1996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Generate a STOP condition after the current byte transfer (master mode).
1997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          STOP          LL_I2C_GenerateStopCondition
1998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)
2002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_STOP);
2004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable automatic RESTART Read request condition for 10bit address header (master mode).
2008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The master sends the complete 10bit slave address read sequence :
2009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         Start + 2 bytes 10bit address in Write direction + Restart + first 7 bits of 10bit addr
2010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****             in Read direction.
2011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          HEAD10R       LL_I2C_EnableAuto10BitRead
ARM GAS  /tmp/ccep7lwr.s 			page 46


2012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableAuto10BitRead(I2C_TypeDef *I2Cx)
2016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_HEAD10R);
2018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Disable automatic RESTART Read request condition for 10bit address header (master mode)
2022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The master only sends the first 7 bits of 10bit address in Read direction.
2023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          HEAD10R       LL_I2C_DisableAuto10BitRead
2024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableAuto10BitRead(I2C_TypeDef *I2Cx)
2028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_HEAD10R);
2030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if automatic RESTART Read request condition for 10bit address header is enabled o
2034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          HEAD10R       LL_I2C_IsEnabledAuto10BitRead
2035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
2037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledAuto10BitRead(const I2C_TypeDef *I2Cx)
2039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR2, I2C_CR2_HEAD10R) != (I2C_CR2_HEAD10R)) ? 1UL : 0UL);
2041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the transfer direction (master mode).
2045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Changing these bits when START bit is set is not allowed.
2046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          RD_WRN           LL_I2C_SetTransferRequest
2047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TransferRequest This parameter can be one of the following values:
2049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_REQUEST_WRITE
2050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_REQUEST_READ
2051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest)
2054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
2056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the transfer direction requested (master mode).
2060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          RD_WRN           LL_I2C_GetTransferRequest
2061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
2063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_REQUEST_WRITE
2064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_REQUEST_READ
2065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetTransferRequest(const I2C_TypeDef *I2Cx)
2067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_RD_WRN));
ARM GAS  /tmp/ccep7lwr.s 			page 47


2069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Configure the slave address for transfer (master mode).
2073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   Changing these bits when START bit is set is not allowed.
2074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          SADD           LL_I2C_SetSlaveAddr
2075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F.
2077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr)
2080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr);
2082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the slave address programmed for transfer.
2086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          SADD           LL_I2C_GetSlaveAddr
2087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0x3F
2089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSlaveAddr(const I2C_TypeDef *I2Cx)
2091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_SADD));
2093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Handles I2Cx communication when starting transfer or during transfer (TC or TCR flag ar
2097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          SADD          LL_I2C_HandleTransfer\n
2098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          ADD10         LL_I2C_HandleTransfer\n
2099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          RD_WRN        LL_I2C_HandleTransfer\n
2100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          START         LL_I2C_HandleTransfer\n
2101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          STOP          LL_I2C_HandleTransfer\n
2102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          RELOAD        LL_I2C_HandleTransfer\n
2103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          NBYTES        LL_I2C_HandleTransfer\n
2104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          AUTOEND       LL_I2C_HandleTransfer\n
2105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         CR2          HEAD10R       LL_I2C_HandleTransfer
2106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  SlaveAddr Specifies the slave address to be programmed.
2108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  SlaveAddrSize This parameter can be one of the following values:
2109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRSLAVE_7BIT
2110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ADDRSLAVE_10BIT
2111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  TransferSize Specifies the number of bytes to be programmed.
2112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *                       This parameter must be a value between Min_Data=0 and Max_Data=255.
2113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  EndMode This parameter can be one of the following values:
2114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_RELOAD
2115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_AUTOEND
2116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SOFTEND
2117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_RELOAD
2118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC
2119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC
2120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC
2121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC
2122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  Request This parameter can be one of the following values:
2123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_NOSTARTSTOP
2124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_STOP
2125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_START_READ
ARM GAS  /tmp/ccep7lwr.s 			page 48


2126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_START_WRITE
2127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_RESTART_7BIT_READ
2128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_RESTART_7BIT_WRITE
2129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_READ
2130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
2131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAdd
2134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                            uint32_t TransferSize, uint32_t EndMode, uint32_t Reques
2135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   /* Declaration of tmp to prevent undefined behavior of volatile usage */
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
2138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                              ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
2139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                              (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
2140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                              (uint32_t)EndMode | (uint32_t)Request) & (~0x80000000U));
2141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   /* update CR2 register */
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
  77              		.loc 3 2143 3 view .LVU13
  78 001e 3A48     		ldr	r0, .L44
  79 0020 DFF8F0E0 		ldr	lr, .L44+12
  80              	.LBE230:
  81              	.LBE229:
  82              	.LBB232:
  83              	.LBB233:
  84 0024 394F     		ldr	r7, .L44+4
  85              	.LBE233:
  86              	.LBE232:
 204:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  87              		.loc 1 204 67 view .LVU14
  88 0026 5A1C     		adds	r2, r3, #1
 204:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
  89              		.loc 1 204 12 view .LVU15
  90 0028 019B     		ldr	r3, [sp, #4]
  91 002a B3FBF2F3 		udiv	r3, r3, r2
  92              	.LVL3:
 206:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
  93              		.loc 1 206 3 is_stmt 1 view .LVU16
  94              	.LBB235:
  95              	.LBI226:
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
  96              		.loc 2 261 26 view .LVU17
  97              	.LBB228:
  98              		.loc 2 263 3 view .LVU18
  99              	.LBE228:
 100              	.LBE235:
 206:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 101              		.loc 1 206 6 is_stmt 0 view .LVU19
 102 002e 4A07     		lsls	r2, r1, #29
 208:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 103              		.loc 1 208 5 is_stmt 1 view .LVU20
 208:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 104              		.loc 1 208 14 is_stmt 0 view .LVU21
 105 0030 58BF     		it	pl
 106 0032 DB08     		lsrpl	r3, r3, #3
 107              	.LVL4:
 211:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks = (STSPIN32G4_I2C_TIMEOUT * tickFreq) / 1000 + 1;
ARM GAS  /tmp/ccep7lwr.s 			page 49


 108              		.loc 1 211 3 is_stmt 1 view .LVU22
 109              		.loc 1 212 3 view .LVU23
 110              		.loc 1 212 44 is_stmt 0 view .LVU24
 111 0034 0CFB03FC 		mul	ip, ip, r3
 112              		.loc 1 212 56 view .LVU25
 113 0038 354B     		ldr	r3, .L44+8
 114              	.LVL5:
 115              		.loc 1 212 56 view .LVU26
 116 003a 3268     		ldr	r2, [r6]
 117 003c A3FB0C3C 		umull	r3, ip, r3, ip
 118 0040 4FEA9C1C 		lsr	ip, ip, #6
 119              		.loc 1 212 12 view .LVU27
 120 0044 0CF1010C 		add	ip, ip, #1
 121              	.LVL6:
 211:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks = (STSPIN32G4_I2C_TIMEOUT * tickFreq) / 1000 + 1;
 122              		.loc 1 211 11 view .LVU28
 123 0048 0023     		movs	r3, #0
 124              	.LBB236:
 125              	.LBB237:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 126              		.loc 2 231 20 view .LVU29
 127 004a 4FF0E021 		mov	r1, #-536813568
 128              	.LVL7:
 129              	.L3:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 130              		.loc 2 231 20 view .LVU30
 131              	.LBE237:
 132              	.LBE236:
 213:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 214:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   while (true)
 133              		.loc 1 214 3 is_stmt 1 view .LVU31
 215:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 216:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     switch (stat)
 134              		.loc 1 216 5 view .LVU32
 135 004e 013B     		subs	r3, r3, #1
 136              	.LVL8:
 137              		.loc 1 216 5 is_stmt 0 view .LVU33
 138 0050 082B     		cmp	r3, #8
 139 0052 52D8     		bhi	.L4
 140 0054 DFE803F0 		tbb	[pc, r3]
 141              	.L6:
 142 0058 23       		.byte	(.L14-.L6)/2
 143 0059 2D       		.byte	(.L21-.L6)/2
 144 005a 3A       		.byte	(.L12-.L6)/2
 145 005b 41       		.byte	(.L24-.L6)/2
 146 005c 13       		.byte	(.L10-.L6)/2
 147 005d 1E       		.byte	(.L23-.L6)/2
 148 005e 05       		.byte	(.L8-.L6)/2
 149 005f 0E       		.byte	(.L7-.L6)/2
 150 0060 32       		.byte	(.L5-.L6)/2
 151 0061 00       		.p2align 1
 152              	.L8:
 217:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 218:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 0:
 219:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += !LL_I2C_IsActiveFlag_BUSY(hdl->i2cHdl);
 220:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 221:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/ccep7lwr.s 			page 50


 222:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 1:
 223:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_HandleTransfer(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE
 224:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 225:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 226:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 227:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 2:
 228:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_TXIS(hdl->i2cHdl);
 229:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 230:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 231:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 3:
 232:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_TransmitData8(hdl->i2cHdl, regAddr);
 233:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 234:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 235:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 236:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 4:
 237:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_TC(hdl->i2cHdl);
 238:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 239:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 240:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 5:
 241:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_HandleTransfer(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, LL_I2C_ADDRSLAVE_7BIT, 1, I2C_CR2_AUT
 242:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 243:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 244:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 245:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 6:
 246:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_RXNE(hdl->i2cHdl);
 247:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 248:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 249:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 7:
 250:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       *value = LL_I2C_ReceiveData8(hdl->i2cHdl);
 153              		.loc 1 250 7 is_stmt 1 view .LVU34
 154              	.LVL9:
 155              	.LBB243:
 156              	.LBI243:
2144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
2145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
2146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
2147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              tmp);
2148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Indicate the value of transfer direction (slave mode).
2152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   RESET: Write transfer, Slave enters in receiver mode.
2153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SET: Read transfer, Slave enters in transmitter mode.
2154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          DIR           LL_I2C_GetTransferDirection
2155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
2157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DIRECTION_WRITE
2158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DIRECTION_READ
2159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetTransferDirection(const I2C_TypeDef *I2Cx)
2161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->ISR, I2C_ISR_DIR));
2163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Return the slave matched address.
2167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll ISR          ADDCODE       LL_I2C_GetAddressMatchCode
ARM GAS  /tmp/ccep7lwr.s 			page 51


2168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x3F
2170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetAddressMatchCode(const I2C_TypeDef *I2Cx)
2172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->ISR, I2C_ISR_ADDCODE) >> I2C_ISR_ADDCODE_Pos << 1);
2174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Enable internal comparison of the SMBus Packet Error byte (transmission or reception mo
2178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
2179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
2180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   This feature is cleared by hardware when the PEC byte is transferred, or when a STOP co
2181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****             or an Address Matched is received.
2182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         This bit has no effect when RELOAD bit is set.
2183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         This bit has no effect in device mode when SBC bit is not set.
2184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          PECBYTE       LL_I2C_EnableSMBusPECCompare
2185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusPECCompare(I2C_TypeDef *I2Cx)
2189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_PECBYTE);
2191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Check if the SMBus Packet Error byte internal comparison is requested or not.
2195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
2196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
2197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll CR2          PECBYTE       LL_I2C_IsEnabledSMBusPECCompare
2198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
2200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPECCompare(const I2C_TypeDef *I2Cx)
2202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return ((READ_BIT(I2Cx->CR2, I2C_CR2_PECBYTE) == (I2C_CR2_PECBYTE)) ? 1UL : 0UL);
2204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Get the SMBus Packet Error byte calculated.
2208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
2209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
2210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll PECR         PEC           LL_I2C_GetSMBusPEC
2211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
2213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSMBusPEC(const I2C_TypeDef *I2Cx)
2215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->PECR, I2C_PECR_PEC));
2217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Read Receive Data register.
2221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
2222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
2224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
ARM GAS  /tmp/ccep7lwr.s 			page 52


2225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE uint8_t LL_I2C_ReceiveData8(const I2C_TypeDef *I2Cx)
 157              		.loc 3 2225 25 view .LVU35
 158              	.LBB244:
2226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 159              		.loc 3 2227 3 view .LVU36
 160              		.loc 3 2227 20 is_stmt 0 view .LVU37
 161 0062 536A     		ldr	r3, [r2, #36]
 162              	.LVL10:
 163              		.loc 3 2227 10 view .LVU38
 164 0064 2B70     		strb	r3, [r5]
 165              	.LBE244:
 166              	.LBE243:
 251:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 167              		.loc 1 251 7 is_stmt 1 view .LVU39
 168              	.LVL11:
 252:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 169              		.loc 1 252 7 view .LVU40
 253:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 254:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 8:
 255:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_STOP(hdl->i2cHdl);
 256:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 257:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 258:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case 9:
 259:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_ClearFlag_STOP(hdl->i2cHdl);
 260:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_OK;
 261:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 262:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 263:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       default:
 264:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_ERROR;
 265:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 266:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 267:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 268:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 269:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (LL_SYSTICK_IsActiveCounterFlag())
 170              		.loc 1 269 5 view .LVU41
 171              	.LBB245:
 172              	.LBI236:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 173              		.loc 2 229 26 view .LVU42
 174              	.LBB238:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 175              		.loc 2 231 3 view .LVU43
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 176              		.loc 2 231 20 is_stmt 0 view .LVU44
 177 0066 0B69     		ldr	r3, [r1, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 178              		.loc 2 231 96 view .LVU45
 179 0068 DB03     		lsls	r3, r3, #15
 180 006a 02D5     		bpl	.L42
 181              	.LBE238:
 182              	.LBE245:
 270:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 271:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       ticks--;
 183              		.loc 1 271 7 is_stmt 1 view .LVU46
 184              	.LVL12:
 272:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
ARM GAS  /tmp/ccep7lwr.s 			page 53


 273:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 274:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if(ticks == 0)
 185              		.loc 1 274 5 view .LVU47
 186              		.loc 1 274 7 is_stmt 0 view .LVU48
 187 006c BCF1010C 		subs	ip, ip, #1
 188              	.LVL13:
 189              		.loc 1 274 7 view .LVU49
 190 0070 3FD0     		beq	.L22
 191              	.L42:
 192              		.loc 1 274 7 view .LVU50
 193 0072 3268     		ldr	r2, [r6]
 194              	.LVL14:
 195              	.L7:
 255:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 196              		.loc 1 255 7 is_stmt 1 view .LVU51
 197              	.LBB246:
 198              	.LBI246:
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 199              		.loc 3 1617 26 view .LVU52
 200              	.LBB247:
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 201              		.loc 3 1619 3 view .LVU53
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 202              		.loc 3 1619 12 is_stmt 0 view .LVU54
 203 0074 9369     		ldr	r3, [r2, #24]
 204              	.LVL15:
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 205              		.loc 3 1619 73 view .LVU55
 206 0076 C3F34013 		ubfx	r3, r3, #5, #1
 207              	.LBE247:
 208              	.LBE246:
 255:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 209              		.loc 1 255 12 view .LVU56
 210 007a 0833     		adds	r3, r3, #8
 211              	.LVL16:
 256:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 212              		.loc 1 256 7 is_stmt 1 view .LVU57
 213 007c 31E0     		b	.L15
 214              	.LVL17:
 215              	.L10:
 241:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 216              		.loc 1 241 7 view .LVU58
 217              	.LBB248:
 218              	.LBI229:
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                            uint32_t TransferSize, uint32_t EndMode, uint32_t Reques
 219              		.loc 3 2133 22 view .LVU59
 220              	.LBB231:
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                              ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 221              		.loc 3 2137 3 view .LVU60
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 222              		.loc 3 2143 3 view .LVU61
 223 007e 5368     		ldr	r3, [r2, #4]
 224 0080 0340     		ands	r3, r3, r0
 225 0082 43EA0E03 		orr	r3, r3, lr
 226 0086 5360     		str	r3, [r2, #4]
 227              	.LVL18:
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
ARM GAS  /tmp/ccep7lwr.s 			page 54


 228              		.loc 3 2143 3 is_stmt 0 view .LVU62
 229              	.LBE231:
 230              	.LBE248:
 242:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 231              		.loc 1 242 7 is_stmt 1 view .LVU63
 243:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 232              		.loc 1 243 7 view .LVU64
 269:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 233              		.loc 1 269 5 view .LVU65
 234              	.LBB249:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 235              		.loc 2 229 26 view .LVU66
 236              	.LBB239:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 237              		.loc 2 231 3 view .LVU67
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 238              		.loc 2 231 20 is_stmt 0 view .LVU68
 239 0088 0B69     		ldr	r3, [r1, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 240              		.loc 2 231 96 view .LVU69
 241 008a DB03     		lsls	r3, r3, #15
 242 008c 02D5     		bpl	.L23
 243              	.LBE239:
 244              	.LBE249:
 271:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 245              		.loc 1 271 7 is_stmt 1 view .LVU70
 246              	.LVL19:
 247              		.loc 1 274 5 view .LVU71
 248              		.loc 1 274 7 is_stmt 0 view .LVU72
 249 008e BCF1010C 		subs	ip, ip, #1
 250              	.LVL20:
 251              		.loc 1 274 7 view .LVU73
 252 0092 2ED0     		beq	.L22
 253              	.LVL21:
 254              	.L23:
 246:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 255              		.loc 1 246 7 is_stmt 1 view .LVU74
 256              	.LBB250:
 257              	.LBI250:
1578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 258              		.loc 3 1578 26 view .LVU75
 259              	.LBB251:
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 260              		.loc 3 1580 3 view .LVU76
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 261              		.loc 3 1580 12 is_stmt 0 view .LVU77
 262 0094 9369     		ldr	r3, [r2, #24]
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 263              		.loc 3 1580 71 view .LVU78
 264 0096 C3F38003 		ubfx	r3, r3, #2, #1
 265              	.LBE251:
 266              	.LBE250:
 246:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 267              		.loc 1 246 12 view .LVU79
 268 009a 0633     		adds	r3, r3, #6
 269              	.LVL22:
 247:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/ccep7lwr.s 			page 55


 270              		.loc 1 247 7 is_stmt 1 view .LVU80
 271 009c 21E0     		b	.L15
 272              	.LVL23:
 273              	.L14:
 223:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 274              		.loc 1 223 7 view .LVU81
 275              	.LBB252:
 276              	.LBI232:
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                            uint32_t TransferSize, uint32_t EndMode, uint32_t Reques
 277              		.loc 3 2133 22 view .LVU82
 278              	.LBB234:
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                              ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 279              		.loc 3 2137 3 view .LVU83
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 280              		.loc 3 2143 3 view .LVU84
 281 009e 5368     		ldr	r3, [r2, #4]
 282 00a0 0340     		ands	r3, r3, r0
 283 00a2 3B43     		orrs	r3, r3, r7
 284 00a4 5360     		str	r3, [r2, #4]
 285              	.LVL24:
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 286              		.loc 3 2143 3 is_stmt 0 view .LVU85
 287              	.LBE234:
 288              	.LBE252:
 224:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 289              		.loc 1 224 7 is_stmt 1 view .LVU86
 225:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 290              		.loc 1 225 7 view .LVU87
 269:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 291              		.loc 1 269 5 view .LVU88
 292              	.LBB253:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 293              		.loc 2 229 26 view .LVU89
 294              	.LBB240:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 295              		.loc 2 231 3 view .LVU90
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 296              		.loc 2 231 20 is_stmt 0 view .LVU91
 297 00a6 0B69     		ldr	r3, [r1, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 298              		.loc 2 231 96 view .LVU92
 299 00a8 DB03     		lsls	r3, r3, #15
 300 00aa 02D5     		bpl	.L21
 301              	.LBE240:
 302              	.LBE253:
 271:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 303              		.loc 1 271 7 is_stmt 1 view .LVU93
 304              	.LVL25:
 305              		.loc 1 274 5 view .LVU94
 306              		.loc 1 274 7 is_stmt 0 view .LVU95
 307 00ac BCF1010C 		subs	ip, ip, #1
 308              	.LVL26:
 309              		.loc 1 274 7 view .LVU96
 310 00b0 1FD0     		beq	.L22
 311              	.LVL27:
 312              	.L21:
 228:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
ARM GAS  /tmp/ccep7lwr.s 			page 56


 313              		.loc 1 228 7 is_stmt 1 view .LVU97
 314              	.LBB254:
 315              	.LBI254:
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 316              		.loc 3 1565 26 view .LVU98
 317              	.LBB255:
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 318              		.loc 3 1567 3 view .LVU99
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 319              		.loc 3 1567 12 is_stmt 0 view .LVU100
 320 00b2 9369     		ldr	r3, [r2, #24]
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 321              		.loc 3 1567 71 view .LVU101
 322 00b4 C3F34003 		ubfx	r3, r3, #1, #1
 323              	.LBE255:
 324              	.LBE254:
 228:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 325              		.loc 1 228 12 view .LVU102
 326 00b8 0233     		adds	r3, r3, #2
 327              	.LVL28:
 229:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 328              		.loc 1 229 7 is_stmt 1 view .LVU103
 329 00ba 12E0     		b	.L15
 330              	.LVL29:
 331              	.L5:
 259:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_OK;
 332              		.loc 1 259 7 view .LVU104
 333              	.LBB256:
 334              	.LBI256:
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 335              		.loc 3 1774 22 view .LVU105
 336              	.LBB257:
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 337              		.loc 3 1776 3 view .LVU106
 338 00bc D369     		ldr	r3, [r2, #28]
 339              	.LBE257:
 340              	.LBE256:
 261:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 341              		.loc 1 261 14 is_stmt 0 view .LVU107
 342 00be 0020     		movs	r0, #0
 343              	.LBB259:
 344              	.LBB258:
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 345              		.loc 3 1776 3 view .LVU108
 346 00c0 43F02003 		orr	r3, r3, #32
 347 00c4 D361     		str	r3, [r2, #28]
 348              	.LVL30:
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 349              		.loc 3 1776 3 view .LVU109
 350              	.LBE258:
 351              	.LBE259:
 260:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 352              		.loc 1 260 7 is_stmt 1 view .LVU110
 261:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 353              		.loc 1 261 7 view .LVU111
 275:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 276:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_TIMEOUT;
ARM GAS  /tmp/ccep7lwr.s 			page 57


 277:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 278:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 279:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 280:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 281:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
 282:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 283:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks = (STSPIN32G4_I2C_TIMEOUT * HAL_GetTickFreq()) / 1000 + 1;
 284:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = (STSPIN32G4_StatusTypeDef) HAL_I2C_Mem_Read(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t)
 285:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 286:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 287:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 288:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
 289:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 290:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 354              		.loc 1 290 1 is_stmt 0 view .LVU112
 355 00c6 04B0     		add	sp, sp, #16
 356              	.LCFI2:
 357              		.cfi_remember_state
 358              		.cfi_def_cfa_offset 24
 359              		@ sp needed
 360 00c8 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 361              	.LVL31:
 362              	.L12:
 363              	.LCFI3:
 364              		.cfi_restore_state
 232:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 365              		.loc 1 232 7 is_stmt 1 view .LVU113
 366              	.LBB260:
 367              	.LBI260:
2228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
2229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** 
2230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** /**
2231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @brief  Write in Transmit Data Register .
2232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @rmtoll TXDR         TXDATA        LL_I2C_TransmitData8
2233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
2234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
2235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   * @retval None
2236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   */
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
 368              		.loc 3 2237 22 view .LVU114
 369              	.LBB261:
2238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
2239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****   WRITE_REG(I2Cx->TXDR, Data);
 370              		.loc 3 2239 3 view .LVU115
 371 00cc 9462     		str	r4, [r2, #40]
 372              	.LVL32:
 373              		.loc 3 2239 3 is_stmt 0 view .LVU116
 374              	.LBE261:
 375              	.LBE260:
 233:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 376              		.loc 1 233 7 is_stmt 1 view .LVU117
 234:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 377              		.loc 1 234 7 view .LVU118
 269:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 378              		.loc 1 269 5 view .LVU119
 379              	.LBB262:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
ARM GAS  /tmp/ccep7lwr.s 			page 58


 380              		.loc 2 229 26 view .LVU120
 381              	.LBB241:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 382              		.loc 2 231 3 view .LVU121
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 383              		.loc 2 231 20 is_stmt 0 view .LVU122
 384 00ce 0B69     		ldr	r3, [r1, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 385              		.loc 2 231 96 view .LVU123
 386 00d0 DB03     		lsls	r3, r3, #15
 387 00d2 02D5     		bpl	.L24
 388              	.LBE241:
 389              	.LBE262:
 271:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 390              		.loc 1 271 7 is_stmt 1 view .LVU124
 391              	.LVL33:
 274:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 392              		.loc 1 274 5 view .LVU125
 274:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 393              		.loc 1 274 7 is_stmt 0 view .LVU126
 394 00d4 BCF1010C 		subs	ip, ip, #1
 395              	.LVL34:
 274:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 396              		.loc 1 274 7 view .LVU127
 397 00d8 0BD0     		beq	.L22
 398              	.LVL35:
 399              	.L24:
 237:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 400              		.loc 1 237 7 is_stmt 1 view .LVU128
 401              	.LBB263:
 402              	.LBI263:
1630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 403              		.loc 3 1630 26 view .LVU129
 404              	.LBB264:
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 405              		.loc 3 1632 3 view .LVU130
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 406              		.loc 3 1632 12 is_stmt 0 view .LVU131
 407 00da 9369     		ldr	r3, [r2, #24]
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 408              		.loc 3 1632 67 view .LVU132
 409 00dc C3F38013 		ubfx	r3, r3, #6, #1
 410              	.LBE264:
 411              	.LBE263:
 237:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 412              		.loc 1 237 12 view .LVU133
 413 00e0 0433     		adds	r3, r3, #4
 414              	.LVL36:
 238:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 415              		.loc 1 238 7 is_stmt 1 view .LVU134
 416              	.L15:
 269:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 417              		.loc 1 269 5 view .LVU135
 418              	.LBB265:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 419              		.loc 2 229 26 view .LVU136
 420              	.LBB242:
ARM GAS  /tmp/ccep7lwr.s 			page 59


 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 421              		.loc 2 231 3 view .LVU137
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 422              		.loc 2 231 20 is_stmt 0 view .LVU138
 423 00e2 D1F81080 		ldr	r8, [r1, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 424              		.loc 2 231 96 view .LVU139
 425 00e6 18F4803F 		tst	r8, #65536
 426 00ea B0D0     		beq	.L3
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 427              		.loc 2 231 96 view .LVU140
 428              	.LBE242:
 429              	.LBE265:
 271:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 430              		.loc 1 271 7 is_stmt 1 view .LVU141
 431              	.LVL37:
 274:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 432              		.loc 1 274 5 view .LVU142
 274:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 433              		.loc 1 274 7 is_stmt 0 view .LVU143
 434 00ec BCF1010C 		subs	ip, ip, #1
 435              	.LVL38:
 274:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 436              		.loc 1 274 7 view .LVU144
 437 00f0 ADD1     		bne	.L3
 438              	.LVL39:
 439              	.L22:
 277:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 440              		.loc 1 277 14 view .LVU145
 441 00f2 0320     		movs	r0, #3
 442              		.loc 1 290 1 view .LVU146
 443 00f4 04B0     		add	sp, sp, #16
 444              	.LCFI4:
 445              		.cfi_remember_state
 446              		.cfi_def_cfa_offset 24
 447              		@ sp needed
 448 00f6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 449              	.LVL40:
 450              	.L4:
 451              	.LCFI5:
 452              		.cfi_restore_state
 219:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 453              		.loc 1 219 7 is_stmt 1 view .LVU147
 454              	.LBB266:
 455              	.LBI266:
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 456              		.loc 3 1741 26 view .LVU148
 457              	.LBB267:
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 458              		.loc 3 1743 3 view .LVU149
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 459              		.loc 3 1743 12 is_stmt 0 view .LVU150
 460 00fa 9369     		ldr	r3, [r2, #24]
 461              	.LVL41:
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 462              		.loc 3 1743 12 view .LVU151
 463              	.LBE267:
ARM GAS  /tmp/ccep7lwr.s 			page 60


 464              	.LBE266:
 219:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 465              		.loc 1 219 12 view .LVU152
 466 00fc 83F40043 		eor	r3, r3, #32768
 467 0100 C3F3C033 		ubfx	r3, r3, #15, #1
 468              	.LVL42:
 220:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 469              		.loc 1 220 7 is_stmt 1 view .LVU153
 470 0104 EDE7     		b	.L15
 471              	.L45:
 472 0106 00BF     		.align	2
 473              	.L44:
 474 0108 008000FC 		.word	-67076096
 475 010c 8E200100 		.word	73870
 476 0110 D34D6210 		.word	274877907
 477 0114 8E240102 		.word	33629326
 478              		.cfi_endproc
 479              	.LFE526:
 481              		.section	.text.STSPIN32G4_writeReg.part.0,"ax",%progbits
 482              		.align	1
 483              		.p2align 2,,3
 484              		.syntax unified
 485              		.thumb
 486              		.thumb_func
 487              		.fpu fpv4-sp-d16
 489              	STSPIN32G4_writeReg.part.0:
 490              	.LVL43:
 491              	.LFB527:
 291:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_writeReg(STSPIN32G4_HandleTypeDef *hdl, uint8_t regAddr, uint8_
 492              		.loc 1 292 26 view -0
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 16
 495              		@ frame_needed = 0, uses_anonymous_args = 0
 293:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status = STSPIN32G4_OK;
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 296:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 297:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 		status = STSPIN32G4_ERROR;
 298:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 299:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 300:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl->i2cHdl == NULL)
 302:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 303:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 		status = STSPIN32G4_ERROR;
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 305:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 306:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 307:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
 308:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 309:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_ClocksTypeDef RCC_Clocks;
 496              		.loc 1 309 3 view .LVU155
 310:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 497              		.loc 1 310 3 view .LVU156
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 498              		.loc 1 292 26 is_stmt 0 view .LVU157
 499 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
ARM GAS  /tmp/ccep7lwr.s 			page 61


 500              	.LCFI6:
 501              		.cfi_def_cfa_offset 24
 502              		.cfi_offset 4, -24
 503              		.cfi_offset 5, -20
 504              		.cfi_offset 6, -16
 505              		.cfi_offset 7, -12
 506              		.cfi_offset 8, -8
 507              		.cfi_offset 14, -4
 508 0004 84B0     		sub	sp, sp, #16
 509              	.LCFI7:
 510              		.cfi_def_cfa_offset 40
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 511              		.loc 1 292 26 view .LVU158
 512 0006 0646     		mov	r6, r0
 513              		.loc 1 310 3 view .LVU159
 514 0008 6846     		mov	r0, sp
 515              	.LVL44:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 516              		.loc 1 292 26 view .LVU160
 517 000a 0C46     		mov	r4, r1
 518 000c 1546     		mov	r5, r2
 519              		.loc 1 310 3 view .LVU161
 520 000e FFF7FEFF 		bl	LL_RCC_GetSystemClocksFreq
 521              	.LVL45:
 311:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 312:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickFreq = RCC_Clocks.HCLK_Frequency /  (SysTick->LOAD + 1);
 522              		.loc 1 312 3 is_stmt 1 view .LVU162
 523              		.loc 1 312 60 is_stmt 0 view .LVU163
 524 0012 4FF0E022 		mov	r2, #-536813568
 313:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 314:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (LL_SYSTICK_GetClkSource() == LL_SYSTICK_CLKSOURCE_HCLK_DIV8)
 315:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 316:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     tickFreq /= 8;
 317:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 318:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 319:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t stat = 0;
 320:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks = (STSPIN32G4_I2C_TIMEOUT * tickFreq) / 1000 + 1;
 525              		.loc 1 320 44 view .LVU164
 526 0016 6420     		movs	r0, #100
 312:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 527              		.loc 1 312 60 view .LVU165
 528 0018 5369     		ldr	r3, [r2, #20]
 529              	.LBB268:
 530              	.LBB269:
 531              		.loc 2 263 10 view .LVU166
 532 001a 1169     		ldr	r1, [r2, #16]
 533              	.LBE269:
 534              	.LBE268:
 535              	.LBB271:
 536              	.LBB272:
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 537              		.loc 3 2143 3 view .LVU167
 538 001c DFF8E4E0 		ldr	lr, .L88+12
 539 0020 DFF8E4C0 		ldr	ip, .L88+16
 540              	.LBE272:
 541              	.LBE271:
 542              	.LBB274:
ARM GAS  /tmp/ccep7lwr.s 			page 62


 543              	.LBB275:
 544 0024 344F     		ldr	r7, .L88
 545              	.LBE275:
 546              	.LBE274:
 312:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 547              		.loc 1 312 67 view .LVU168
 548 0026 5A1C     		adds	r2, r3, #1
 312:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 549              		.loc 1 312 12 view .LVU169
 550 0028 019B     		ldr	r3, [sp, #4]
 551 002a B3FBF2F3 		udiv	r3, r3, r2
 552              	.LVL46:
 314:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 553              		.loc 1 314 3 is_stmt 1 view .LVU170
 554              	.LBB278:
 555              	.LBI268:
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 556              		.loc 2 261 26 view .LVU171
 557              	.LBB270:
 558              		.loc 2 263 3 view .LVU172
 559              	.LBE270:
 560              	.LBE278:
 314:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 561              		.loc 1 314 6 is_stmt 0 view .LVU173
 562 002e 4A07     		lsls	r2, r1, #29
 316:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 563              		.loc 1 316 5 is_stmt 1 view .LVU174
 316:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 564              		.loc 1 316 14 is_stmt 0 view .LVU175
 565 0030 58BF     		it	pl
 566 0032 DB08     		lsrpl	r3, r3, #3
 567              	.LVL47:
 319:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks = (STSPIN32G4_I2C_TIMEOUT * tickFreq) / 1000 + 1;
 568              		.loc 1 319 3 is_stmt 1 view .LVU176
 569              		.loc 1 320 3 view .LVU177
 570              		.loc 1 320 44 is_stmt 0 view .LVU178
 571 0034 00FB03F3 		mul	r3, r0, r3
 572              	.LVL48:
 573              		.loc 1 320 56 view .LVU179
 574 0038 3048     		ldr	r0, .L88+4
 575 003a 3268     		ldr	r2, [r6]
 576              	.LBB279:
 577              	.LBB276:
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 578              		.loc 3 2143 3 view .LVU180
 579 003c 304E     		ldr	r6, .L88+8
 580              	.LVL49:
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 581              		.loc 3 2143 3 view .LVU181
 582              	.LBE276:
 583              	.LBE279:
 584              		.loc 1 320 56 view .LVU182
 585 003e A0FB0330 		umull	r3, r0, r0, r3
 586 0042 8009     		lsrs	r0, r0, #6
 587              		.loc 1 320 12 view .LVU183
 588 0044 0130     		adds	r0, r0, #1
 589              	.LVL50:
ARM GAS  /tmp/ccep7lwr.s 			page 63


 319:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks = (STSPIN32G4_I2C_TIMEOUT * tickFreq) / 1000 + 1;
 590              		.loc 1 319 11 view .LVU184
 591 0046 0023     		movs	r3, #0
 592              	.LBB280:
 593              	.LBB281:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 594              		.loc 2 231 20 view .LVU185
 595 0048 4FF0E021 		mov	r1, #-536813568
 596              	.LVL51:
 597              	.L48:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 598              		.loc 2 231 20 view .LVU186
 599              	.LBE281:
 600              	.LBE280:
 321:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 322:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   while (true)
 601              		.loc 1 322 3 is_stmt 1 view .LVU187
 323:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 324:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     switch (stat)
 602              		.loc 1 324 5 view .LVU188
 603 004c 013B     		subs	r3, r3, #1
 604              	.LVL52:
 605              		.loc 1 324 5 is_stmt 0 view .LVU189
 606 004e 082B     		cmp	r3, #8
 607 0050 4CD8     		bhi	.L49
 608 0052 DFE803F0 		tbb	[pc, r3]
 609              	.L51:
 610 0056 35       		.byte	(.L59-.L51)/2
 611 0057 3E       		.byte	(.L66-.L51)/2
 612 0058 2A       		.byte	(.L57-.L51)/2
 613 0059 30       		.byte	(.L70-.L51)/2
 614 005a 10       		.byte	(.L55-.L51)/2
 615 005b 1B       		.byte	(.L69-.L51)/2
 616 005c 05       		.byte	(.L53-.L51)/2
 617 005d 0B       		.byte	(.L68-.L51)/2
 618 005e 43       		.byte	(.L50-.L51)/2
 619 005f 00       		.p2align 1
 620              	.L53:
 325:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 326:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 0:
 327:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += !LL_I2C_IsActiveFlag_BUSY(hdl->i2cHdl);
 328:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 329:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 330:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 1:
 331:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_HandleTransfer(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, LL_I2C_ADDRSLAVE_7BIT, 1, I2C_CR2_REL
 332:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 333:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 334:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 335:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 2:
 336:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_TXIS(hdl->i2cHdl);
 337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 338:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 3:
 340:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_TransmitData8(hdl->i2cHdl, regAddr);
 341:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 342:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 343:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/ccep7lwr.s 			page 64


 344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 4:
 345:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_TCR(hdl->i2cHdl);
 346:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 347:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 348:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 5:
 349:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_HandleTransfer(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, LL_I2C_ADDRSLAVE_7BIT, 1, I2C_CR2_AUT
 350:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 351:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 352:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 353:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 6:
 354:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_TXIS(hdl->i2cHdl);
 355:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 356:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 357:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 7:
 358:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_TransmitData8(hdl->i2cHdl, value);
 621              		.loc 1 358 7 is_stmt 1 view .LVU190
 622              	.LVL53:
 623              	.LBB287:
 624              	.LBI287:
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 625              		.loc 3 2237 22 view .LVU191
 626              	.LBB288:
 627              		.loc 3 2239 3 view .LVU192
 628 0060 9562     		str	r5, [r2, #40]
 629              	.LVL54:
 630              		.loc 3 2239 3 is_stmt 0 view .LVU193
 631              	.LBE288:
 632              	.LBE287:
 359:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 633              		.loc 1 359 7 is_stmt 1 view .LVU194
 360:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 634              		.loc 1 360 7 view .LVU195
 361:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 362:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 8:
 363:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat += LL_I2C_IsActiveFlag_STOP(hdl->i2cHdl);
 364:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 365:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 366:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     case 9:
 367:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       LL_I2C_ClearFlag_STOP(hdl->i2cHdl);
 368:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 	    status = STSPIN32G4_OK;
 369:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 370:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 371:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     default:
 372:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 			status = STSPIN32G4_ERROR;
 373:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 374:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 375:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 376:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 377:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (LL_SYSTICK_IsActiveCounterFlag())
 635              		.loc 1 377 5 view .LVU196
 636              	.LBB289:
 637              	.LBI280:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 638              		.loc 2 229 26 view .LVU197
 639              	.LBB282:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 640              		.loc 2 231 3 view .LVU198
ARM GAS  /tmp/ccep7lwr.s 			page 65


 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 641              		.loc 2 231 20 is_stmt 0 view .LVU199
 642 0062 0B69     		ldr	r3, [r1, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 643              		.loc 2 231 96 view .LVU200
 644 0064 DB03     		lsls	r3, r3, #15
 645 0066 01D5     		bpl	.L68
 646              	.LBE282:
 647              	.LBE289:
 378:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 379:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       ticks--;
 648              		.loc 1 379 7 is_stmt 1 view .LVU201
 649              	.LVL55:
 380:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 381:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 382:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if(ticks == 0)
 650              		.loc 1 382 5 view .LVU202
 651              		.loc 1 382 7 is_stmt 0 view .LVU203
 652 0068 0138     		subs	r0, r0, #1
 653              	.LVL56:
 654              		.loc 1 382 7 view .LVU204
 655 006a 1AD0     		beq	.L67
 656              	.LVL57:
 657              	.L68:
 363:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 658              		.loc 1 363 7 is_stmt 1 view .LVU205
 659              	.LBB290:
 660              	.LBI290:
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 661              		.loc 3 1617 26 view .LVU206
 662              	.LBB291:
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 663              		.loc 3 1619 3 view .LVU207
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 664              		.loc 3 1619 12 is_stmt 0 view .LVU208
 665 006c 9369     		ldr	r3, [r2, #24]
 666              	.LVL58:
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 667              		.loc 3 1619 73 view .LVU209
 668 006e C3F34013 		ubfx	r3, r3, #5, #1
 669              	.LBE291:
 670              	.LBE290:
 363:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 671              		.loc 1 363 12 view .LVU210
 672 0072 0833     		adds	r3, r3, #8
 673              	.LVL59:
 364:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 674              		.loc 1 364 7 is_stmt 1 view .LVU211
 675 0074 0EE0     		b	.L60
 676              	.LVL60:
 677              	.L55:
 349:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 678              		.loc 1 349 7 view .LVU212
 679              	.LBB292:
 680              	.LBI271:
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                            uint32_t TransferSize, uint32_t EndMode, uint32_t Reques
 681              		.loc 3 2133 22 view .LVU213
ARM GAS  /tmp/ccep7lwr.s 			page 66


 682              	.LBB273:
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                              ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 683              		.loc 3 2137 3 view .LVU214
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 684              		.loc 3 2143 3 view .LVU215
 685 0076 5368     		ldr	r3, [r2, #4]
 686 0078 03EA0E03 		and	r3, r3, lr
 687 007c 43EA0C03 		orr	r3, r3, ip
 688 0080 5360     		str	r3, [r2, #4]
 689              	.LVL61:
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 690              		.loc 3 2143 3 is_stmt 0 view .LVU216
 691              	.LBE273:
 692              	.LBE292:
 350:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 693              		.loc 1 350 7 is_stmt 1 view .LVU217
 351:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 694              		.loc 1 351 7 view .LVU218
 377:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 695              		.loc 1 377 5 view .LVU219
 696              	.LBB293:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 697              		.loc 2 229 26 view .LVU220
 698              	.LBB283:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 699              		.loc 2 231 3 view .LVU221
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 700              		.loc 2 231 20 is_stmt 0 view .LVU222
 701 0082 0B69     		ldr	r3, [r1, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 702              		.loc 2 231 96 view .LVU223
 703 0084 DB03     		lsls	r3, r3, #15
 704 0086 01D5     		bpl	.L69
 705              	.LBE283:
 706              	.LBE293:
 379:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 707              		.loc 1 379 7 is_stmt 1 view .LVU224
 708              	.LVL62:
 709              		.loc 1 382 5 view .LVU225
 710              		.loc 1 382 7 is_stmt 0 view .LVU226
 711 0088 0138     		subs	r0, r0, #1
 712              	.LVL63:
 713              		.loc 1 382 7 view .LVU227
 714 008a 0AD0     		beq	.L67
 715              	.LVL64:
 716              	.L69:
 354:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 717              		.loc 1 354 7 is_stmt 1 view .LVU228
 718              	.LBB294:
 719              	.LBI294:
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 720              		.loc 3 1565 26 view .LVU229
 721              	.LBB295:
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 722              		.loc 3 1567 3 view .LVU230
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 723              		.loc 3 1567 12 is_stmt 0 view .LVU231
ARM GAS  /tmp/ccep7lwr.s 			page 67


 724 008c 9369     		ldr	r3, [r2, #24]
 725              	.LVL65:
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 726              		.loc 3 1567 71 view .LVU232
 727 008e C3F34003 		ubfx	r3, r3, #1, #1
 728              	.LBE295:
 729              	.LBE294:
 354:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 730              		.loc 1 354 12 view .LVU233
 731 0092 0633     		adds	r3, r3, #6
 732              	.LVL66:
 355:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 733              		.loc 1 355 7 is_stmt 1 view .LVU234
 734              	.L60:
 377:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 735              		.loc 1 377 5 view .LVU235
 736              	.LBB296:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 737              		.loc 2 229 26 view .LVU236
 738              	.LBB284:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 739              		.loc 2 231 3 view .LVU237
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 740              		.loc 2 231 20 is_stmt 0 view .LVU238
 741 0094 D1F81080 		ldr	r8, [r1, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 742              		.loc 2 231 96 view .LVU239
 743 0098 18F4803F 		tst	r8, #65536
 744 009c D6D0     		beq	.L48
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 745              		.loc 2 231 96 view .LVU240
 746              	.LBE284:
 747              	.LBE296:
 379:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 748              		.loc 1 379 7 is_stmt 1 view .LVU241
 749              	.LVL67:
 750              		.loc 1 382 5 view .LVU242
 751              		.loc 1 382 7 is_stmt 0 view .LVU243
 752 009e 0138     		subs	r0, r0, #1
 753              	.LVL68:
 754              		.loc 1 382 7 view .LVU244
 755 00a0 D4D1     		bne	.L48
 756              	.LVL69:
 757              	.L67:
 383:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 384:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 			status = STSPIN32G4_TIMEOUT;
 385:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 758              		.loc 1 385 14 view .LVU245
 759 00a2 0320     		movs	r0, #3
 760              	.LVL70:
 386:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 387:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 388:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 389:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
 390:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 391:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks = (STSPIN32G4_I2C_TIMEOUT * HAL_GetTickFreq()) / 1000 + 1;
 392:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = (STSPIN32G4_StatusTypeDef) HAL_I2C_Mem_Write(hdl->i2cHdl, STSPIN32G4_I2C_ADDR, (uint16_t
ARM GAS  /tmp/ccep7lwr.s 			page 68


 393:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 394:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 395:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
 396:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 397:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 761              		.loc 1 397 1 view .LVU246
 762 00a4 04B0     		add	sp, sp, #16
 763              	.LCFI8:
 764              		.cfi_remember_state
 765              		.cfi_def_cfa_offset 24
 766              		@ sp needed
 767 00a6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 768              	.LVL71:
 769              	.L57:
 770              	.LCFI9:
 771              		.cfi_restore_state
 340:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 772              		.loc 1 340 7 is_stmt 1 view .LVU247
 773              	.LBB297:
 774              	.LBI297:
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 775              		.loc 3 2237 22 view .LVU248
 776              	.LBB298:
 777              		.loc 3 2239 3 view .LVU249
 778 00aa 9462     		str	r4, [r2, #40]
 779              	.LVL72:
 780              		.loc 3 2239 3 is_stmt 0 view .LVU250
 781              	.LBE298:
 782              	.LBE297:
 341:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 783              		.loc 1 341 7 is_stmt 1 view .LVU251
 342:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 784              		.loc 1 342 7 view .LVU252
 377:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 785              		.loc 1 377 5 view .LVU253
 786              	.LBB299:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 787              		.loc 2 229 26 view .LVU254
 788              	.LBB285:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 789              		.loc 2 231 3 view .LVU255
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 790              		.loc 2 231 20 is_stmt 0 view .LVU256
 791 00ac 0B69     		ldr	r3, [r1, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 792              		.loc 2 231 96 view .LVU257
 793 00ae DB03     		lsls	r3, r3, #15
 794 00b0 01D5     		bpl	.L70
 795              	.LBE285:
 796              	.LBE299:
 379:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 797              		.loc 1 379 7 is_stmt 1 view .LVU258
 798              	.LVL73:
 382:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 799              		.loc 1 382 5 view .LVU259
 382:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 800              		.loc 1 382 7 is_stmt 0 view .LVU260
ARM GAS  /tmp/ccep7lwr.s 			page 69


 801 00b2 0138     		subs	r0, r0, #1
 802              	.LVL74:
 382:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 803              		.loc 1 382 7 view .LVU261
 804 00b4 F5D0     		beq	.L67
 805              	.LVL75:
 806              	.L70:
 345:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 807              		.loc 1 345 7 is_stmt 1 view .LVU262
 808              	.LBB300:
 809              	.LBI300:
1643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 810              		.loc 3 1643 26 view .LVU263
 811              	.LBB301:
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 812              		.loc 3 1645 3 view .LVU264
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 813              		.loc 3 1645 12 is_stmt 0 view .LVU265
 814 00b6 9369     		ldr	r3, [r2, #24]
 815              	.LVL76:
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 816              		.loc 3 1645 69 view .LVU266
 817 00b8 C3F3C013 		ubfx	r3, r3, #7, #1
 818              	.LBE301:
 819              	.LBE300:
 345:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 820              		.loc 1 345 12 view .LVU267
 821 00bc 0433     		adds	r3, r3, #4
 822              	.LVL77:
 346:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 823              		.loc 1 346 7 is_stmt 1 view .LVU268
 824 00be E9E7     		b	.L60
 825              	.LVL78:
 826              	.L59:
 331:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       stat++;
 827              		.loc 1 331 7 view .LVU269
 828              	.LBB302:
 829              	.LBI274:
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                                            uint32_t TransferSize, uint32_t EndMode, uint32_t Reques
 830              		.loc 3 2133 22 view .LVU270
 831              	.LBB277:
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****                              ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 832              		.loc 3 2137 3 view .LVU271
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 833              		.loc 3 2143 3 view .LVU272
 834 00c0 5368     		ldr	r3, [r2, #4]
 835 00c2 3B40     		ands	r3, r3, r7
 836 00c4 3343     		orrs	r3, r3, r6
 837 00c6 5360     		str	r3, [r2, #4]
 838              	.LVL79:
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h ****              (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
 839              		.loc 3 2143 3 is_stmt 0 view .LVU273
 840              	.LBE277:
 841              	.LBE302:
 332:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 842              		.loc 1 332 7 is_stmt 1 view .LVU274
 333:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/ccep7lwr.s 			page 70


 843              		.loc 1 333 7 view .LVU275
 377:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 844              		.loc 1 377 5 view .LVU276
 845              	.LBB303:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 846              		.loc 2 229 26 view .LVU277
 847              	.LBB286:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 848              		.loc 2 231 3 view .LVU278
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 849              		.loc 2 231 20 is_stmt 0 view .LVU279
 850 00c8 0B69     		ldr	r3, [r1, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 851              		.loc 2 231 96 view .LVU280
 852 00ca DB03     		lsls	r3, r3, #15
 853 00cc 01D5     		bpl	.L66
 854              	.LBE286:
 855              	.LBE303:
 379:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 856              		.loc 1 379 7 is_stmt 1 view .LVU281
 857              	.LVL80:
 382:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 858              		.loc 1 382 5 view .LVU282
 382:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 859              		.loc 1 382 7 is_stmt 0 view .LVU283
 860 00ce 0138     		subs	r0, r0, #1
 861              	.LVL81:
 382:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 862              		.loc 1 382 7 view .LVU284
 863 00d0 E7D0     		beq	.L67
 864              	.LVL82:
 865              	.L66:
 336:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 866              		.loc 1 336 7 is_stmt 1 view .LVU285
 867              	.LBB304:
 868              	.LBI304:
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 869              		.loc 3 1565 26 view .LVU286
 870              	.LBB305:
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 871              		.loc 3 1567 3 view .LVU287
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 872              		.loc 3 1567 12 is_stmt 0 view .LVU288
 873 00d2 9369     		ldr	r3, [r2, #24]
 874              	.LVL83:
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 875              		.loc 3 1567 71 view .LVU289
 876 00d4 C3F34003 		ubfx	r3, r3, #1, #1
 877              	.LBE305:
 878              	.LBE304:
 336:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 879              		.loc 1 336 12 view .LVU290
 880 00d8 0233     		adds	r3, r3, #2
 881              	.LVL84:
 337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 882              		.loc 1 337 7 is_stmt 1 view .LVU291
 883 00da DBE7     		b	.L60
ARM GAS  /tmp/ccep7lwr.s 			page 71


 884              	.LVL85:
 885              	.L50:
 367:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 	    status = STSPIN32G4_OK;
 886              		.loc 1 367 7 view .LVU292
 887              	.LBB306:
 888              	.LBI306:
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 889              		.loc 3 1774 22 view .LVU293
 890              	.LBB307:
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 891              		.loc 3 1776 3 view .LVU294
 892 00dc D369     		ldr	r3, [r2, #28]
 893              	.LBE307:
 894              	.LBE306:
 369:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 895              		.loc 1 369 14 is_stmt 0 view .LVU295
 896 00de 0020     		movs	r0, #0
 897              	.LVL86:
 898              	.LBB309:
 899              	.LBB308:
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 900              		.loc 3 1776 3 view .LVU296
 901 00e0 43F02003 		orr	r3, r3, #32
 902 00e4 D361     		str	r3, [r2, #28]
 903              	.LVL87:
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 904              		.loc 3 1776 3 view .LVU297
 905              	.LBE308:
 906              	.LBE309:
 368:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       return status;
 907              		.loc 1 368 6 is_stmt 1 view .LVU298
 369:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 908              		.loc 1 369 7 view .LVU299
 909              		.loc 1 397 1 is_stmt 0 view .LVU300
 910 00e6 04B0     		add	sp, sp, #16
 911              	.LCFI10:
 912              		.cfi_remember_state
 913              		.cfi_def_cfa_offset 24
 914              		@ sp needed
 915 00e8 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 916              	.LVL88:
 917              	.L49:
 918              	.LCFI11:
 919              		.cfi_restore_state
 327:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 920              		.loc 1 327 7 is_stmt 1 view .LVU301
 921              	.LBB310:
 922              	.LBI310:
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** {
 923              		.loc 3 1741 26 view .LVU302
 924              	.LBB311:
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 925              		.loc 3 1743 3 view .LVU303
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 926              		.loc 3 1743 12 is_stmt 0 view .LVU304
 927 00ec 9369     		ldr	r3, [r2, #24]
 928              	.LVL89:
ARM GAS  /tmp/ccep7lwr.s 			page 72


1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_i2c.h **** }
 929              		.loc 3 1743 12 view .LVU305
 930              	.LBE311:
 931              	.LBE310:
 327:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
 932              		.loc 1 327 12 view .LVU306
 933 00ee 83F40043 		eor	r3, r3, #32768
 934 00f2 C3F3C033 		ubfx	r3, r3, #15, #1
 935              	.LVL90:
 328:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 936              		.loc 1 328 7 is_stmt 1 view .LVU307
 937 00f6 CDE7     		b	.L60
 938              	.L89:
 939              		.align	2
 940              	.L88:
 941 00f8 008000FC 		.word	-67076096
 942 00fc D34D6210 		.word	274877907
 943 0100 8E200101 		.word	16851086
 944 0104 008400FC 		.word	-67075072
 945 0108 8E000102 		.word	33620110
 946              		.cfi_endproc
 947              	.LFE527:
 949              		.section	.text.STSPIN32G4_init,"ax",%progbits
 950              		.align	1
 951              		.p2align 2,,3
 952              		.global	STSPIN32G4_init
 953              		.syntax unified
 954              		.thumb
 955              		.thumb_func
 956              		.fpu fpv4-sp-d16
 958              	STSPIN32G4_init:
 959              	.LVL91:
 960              	.LFB502:
  75:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status = STSPIN32G4_OK;
 961              		.loc 1 75 1 view -0
 962              		.cfi_startproc
 963              		@ args = 0, pretend = 0, frame = 0
 964              		@ frame_needed = 0, uses_anonymous_args = 0
 965              		@ link register save eliminated.
  76:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 966              		.loc 1 76 3 view .LVU309
  78:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 967              		.loc 1 78 3 view .LVU310
  78:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 968              		.loc 1 78 6 is_stmt 0 view .LVU311
 969 0000 18B1     		cbz	r0, .L92
  85:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 970              		.loc 1 85 3 is_stmt 1 view .LVU312
  85:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 971              		.loc 1 85 15 is_stmt 0 view .LVU313
 972 0002 034B     		ldr	r3, .L93
 973 0004 0360     		str	r3, [r0]
  93:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 974              		.loc 1 93 3 is_stmt 1 view .LVU314
  98:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 975              		.loc 1 98 3 view .LVU315
  98:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
ARM GAS  /tmp/ccep7lwr.s 			page 73


 976              		.loc 1 98 10 is_stmt 0 view .LVU316
 977 0006 0020     		movs	r0, #0
 978              	.LVL92:
  98:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 979              		.loc 1 98 10 view .LVU317
 980 0008 7047     		bx	lr
 981              	.LVL93:
 982              	.L92:
  80:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 983              		.loc 1 80 12 view .LVU318
 984 000a 0120     		movs	r0, #1
 985              	.LVL94:
  99:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 986              		.loc 1 99 1 view .LVU319
 987 000c 7047     		bx	lr
 988              	.L94:
 989 000e 00BF     		.align	2
 990              	.L93:
 991 0010 00780040 		.word	1073772544
 992              		.cfi_endproc
 993              	.LFE502:
 995              		.section	.text.STSPIN32G4_deInit,"ax",%progbits
 996              		.align	1
 997              		.p2align 2,,3
 998              		.global	STSPIN32G4_deInit
 999              		.syntax unified
 1000              		.thumb
 1001              		.thumb_func
 1002              		.fpu fpv4-sp-d16
 1004              	STSPIN32G4_deInit:
 1005              	.LVL95:
 1006              	.LFB503:
 102:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status = STSPIN32G4_OK;
 1007              		.loc 1 102 1 is_stmt 1 view -0
 1008              		.cfi_startproc
 1009              		@ args = 0, pretend = 0, frame = 0
 1010              		@ frame_needed = 0, uses_anonymous_args = 0
 1011              		@ link register save eliminated.
 103:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1012              		.loc 1 103 3 view .LVU321
 105:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1013              		.loc 1 105 3 view .LVU322
 105:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1014              		.loc 1 105 15 is_stmt 0 view .LVU323
 1015 0000 0023     		movs	r3, #0
 1016 0002 0360     		str	r3, [r0]
 107:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 1017              		.loc 1 107 3 is_stmt 1 view .LVU324
 108:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1018              		.loc 1 108 1 is_stmt 0 view .LVU325
 1019 0004 1846     		mov	r0, r3
 1020              	.LVL96:
 108:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1021              		.loc 1 108 1 view .LVU326
 1022 0006 7047     		bx	lr
 1023              		.cfi_endproc
 1024              	.LFE503:
ARM GAS  /tmp/ccep7lwr.s 			page 74


 1026              		.section	.text.STSPIN32G4_lockReg,"ax",%progbits
 1027              		.align	1
 1028              		.p2align 2,,3
 1029              		.global	STSPIN32G4_lockReg
 1030              		.syntax unified
 1031              		.thumb
 1032              		.thumb_func
 1033              		.fpu fpv4-sp-d16
 1035              	STSPIN32G4_lockReg:
 1036              	.LVL97:
 1037              	.LFB504:
 111:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1038              		.loc 1 111 1 is_stmt 1 view -0
 1039              		.cfi_startproc
 1040              		@ args = 0, pretend = 0, frame = 8
 1041              		@ frame_needed = 0, uses_anonymous_args = 0
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 1042              		.loc 1 112 3 view .LVU328
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1043              		.loc 1 113 3 view .LVU329
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1044              		.loc 1 114 3 view .LVU330
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1045              		.loc 1 116 3 view .LVU331
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1046              		.loc 1 116 6 is_stmt 0 view .LVU332
 1047 0000 D8B1     		cbz	r0, .L109
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 1048              		.loc 1 121 3 is_stmt 1 view .LVU333
 1049              	.LVL98:
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1050              		.loc 1 122 3 view .LVU334
 1051              	.LBB328:
 1052              	.LBI328:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1053              		.loc 1 292 26 view .LVU335
 1054              	.LBB329:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1055              		.loc 1 294 3 view .LVU336
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1056              		.loc 1 295 3 view .LVU337
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1057              		.loc 1 301 3 view .LVU338
 1058              	.LBE329:
 1059              	.LBE328:
 111:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1060              		.loc 1 111 1 is_stmt 0 view .LVU339
 1061 0002 10B5     		push	{r4, lr}
 1062              	.LCFI12:
 1063              		.cfi_def_cfa_offset 8
 1064              		.cfi_offset 4, -8
 1065              		.cfi_offset 14, -4
 1066              	.LBB332:
 1067              	.LBB330:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1068              		.loc 1 301 6 view .LVU340
 1069 0004 0368     		ldr	r3, [r0]
ARM GAS  /tmp/ccep7lwr.s 			page 75


 1070              	.LBE330:
 1071              	.LBE332:
 111:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1072              		.loc 1 111 1 view .LVU341
 1073 0006 82B0     		sub	sp, sp, #8
 1074              	.LCFI13:
 1075              		.cfi_def_cfa_offset 16
 1076 0008 0446     		mov	r4, r0
 1077              	.LBB333:
 1078              	.LBB331:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1079              		.loc 1 301 6 view .LVU342
 1080 000a 9BB1     		cbz	r3, .L99
 1081 000c DD22     		movs	r2, #221
 1082 000e 0B21     		movs	r1, #11
 1083 0010 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 1084              	.LVL99:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1085              		.loc 1 301 6 view .LVU343
 1086              	.LBE331:
 1087              	.LBE333:
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1088              		.loc 1 126 3 is_stmt 1 view .LVU344
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1089              		.loc 1 126 6 is_stmt 0 view .LVU345
 1090 0014 60B9     		cbnz	r0, .L98
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1091              		.loc 1 128 5 is_stmt 1 view .LVU346
 1092              	.LVL100:
 1093              	.LBB334:
 1094              	.LBI334:
 398:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 399:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_writeVerifyReg(STSPIN32G4_HandleTypeDef *hdl, uint8_t regAddr, 
 400:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 401:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 402:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 403:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 404:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, regAddr, value);
 405:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 406:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 407:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 408:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, regAddr, &i2cReg);
 409:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 410:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 411:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 412:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 413:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (value != i2cReg)
 414:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 415:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_ERROR;
 416:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 417:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 418:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 419:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 420:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 421:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 422:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_set3V3(STSPIN32G4_HandleTypeDef *hdl, bool enabled)
 423:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
ARM GAS  /tmp/ccep7lwr.s 			page 76


 424:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 425:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 426:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 427:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 428:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 429:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 430:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 431:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 432:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_POWMNG, &i2cReg);
 433:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 434:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 435:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 436:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_unlockReg(hdl);
 437:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 438:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 439:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 440:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 441:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (enabled)
 442:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 443:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_REG3V3_DIS;
 444:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 445:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 446:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 447:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_REG3V3_DIS;
 448:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 449:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 450:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_POWMNG, i2cReg);
 451:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 452:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 453:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 454:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 455:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     STSPIN32G4_lockReg(hdl);
 456:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 457:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 458:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
 459:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 460:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_lockReg(hdl);
 461:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 462:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 463:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 464:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_get3V3(STSPIN32G4_HandleTypeDef *hdl, bool *enabled)
 465:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 466:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 467:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 468:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 469:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 470:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 471:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 472:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 473:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 474:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (enabled == NULL)
 475:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 476:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 477:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 478:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 479:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_POWMNG, &i2cReg);
 480:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *enabled = (i2cReg & STSPIN32G4_I2C_REG3V3_DIS) ? false : true;
ARM GAS  /tmp/ccep7lwr.s 			page 77


 481:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 482:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 483:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 484:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 485:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_setVCC(STSPIN32G4_HandleTypeDef *hdl, STSPIN32G4_confVCC vcc)
 486:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 487:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 488:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 489:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 490:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 491:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 492:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 493:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 494:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 495:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_POWMNG, &i2cReg);
 496:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 497:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 498:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 499:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_unlockReg(hdl);
 500:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 501:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 502:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 503:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 504:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     switch (vcc.voltage)
 505:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 506:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _EXT:
 507:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_DIS;
 508:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 509:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 510:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _8V:
 511:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg &= ~(STSPIN32G4_I2C_VCC_DIS | STSPIN32G4_I2C_VCC_VAL_3);
 512:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_0;
 513:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 514:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 515:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _10V:
 516:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg &= ~(STSPIN32G4_I2C_VCC_DIS | STSPIN32G4_I2C_VCC_VAL_3);
 517:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_1;
 518:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 519:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 520:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _12V:
 521:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg &= ~(STSPIN32G4_I2C_VCC_DIS | STSPIN32G4_I2C_VCC_VAL_3);
 522:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_2;
 523:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 524:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 525:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _15V:
 526:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg &= ~STSPIN32G4_I2C_VCC_DIS;
 527:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_3;
 528:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 529:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       default:
 530:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         status = STSPIN32G4_ERROR;
 531:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 532:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 533:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 534:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 535:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 536:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 537:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_POWMNG, i2cReg);
ARM GAS  /tmp/ccep7lwr.s 			page 78


 538:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 539:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 540:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 541:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 542:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_NFAULT, &i2cReg);
 543:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 544:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 545:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK) // configuration of nFAULT pin
 546:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 547:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (vcc.useNFAULT)
 548:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 549:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_VCC_UVLO_FLT;
 550:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 551:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 552:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 553:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_VCC_UVLO_FLT;
 554:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 555:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 556:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_NFAULT, i2cReg);
 557:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 558:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 559:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 560:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 561:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_READY, &i2cReg);
 562:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 563:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 564:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK) // configuration of READY pin
 565:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 566:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (vcc.useREADY)
 567:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 568:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_VCC_UVLO_RDY;
 569:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 570:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 571:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 572:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_VCC_UVLO_RDY;
 573:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 574:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 575:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_READY, i2cReg);
 576:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 577:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 578:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 579:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 580:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     STSPIN32G4_lockReg(hdl);
 581:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 582:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 583:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
 584:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 585:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_lockReg(hdl);
 586:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 587:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 588:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 589:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_getVCC(STSPIN32G4_HandleTypeDef *hdl, STSPIN32G4_confVCC *vcc)
 590:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 591:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 592:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 593:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 594:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
ARM GAS  /tmp/ccep7lwr.s 			page 79


 595:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 596:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 597:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 598:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 599:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (vcc == NULL)
 600:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 601:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 602:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 603:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 604:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_POWMNG, &i2cReg);
 605:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 606:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 607:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 608:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (i2cReg & STSPIN32G4_I2C_VCC_DIS)
 609:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 610:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       vcc->voltage = _EXT;
 611:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 612:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 613:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 614:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       switch (i2cReg & STSPIN32G4_I2C_VCC_VAL_3)
 615:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
 616:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         case STSPIN32G4_I2C_VCC_VAL_0:
 617:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           vcc->voltage = _8V;
 618:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 619:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 620:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         case STSPIN32G4_I2C_VCC_VAL_1:
 621:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           vcc->voltage = _10V;
 622:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 623:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 624:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         case STSPIN32G4_I2C_VCC_VAL_2:
 625:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           vcc->voltage = _12V;
 626:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 627:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 628:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         case STSPIN32G4_I2C_VCC_VAL_3:
 629:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           vcc->voltage = _15V;
 630:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 631:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 632:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         default:
 633:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           status = STSPIN32G4_ERROR;
 634:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 635:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       }
 636:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 637:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 638:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 639:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 640:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 641:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_NFAULT, &i2cReg);
 642:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     vcc->useNFAULT = (i2cReg & STSPIN32G4_I2C_VCC_UVLO_FLT) ? true : false;
 643:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 644:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 645:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 646:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 647:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_READY, &i2cReg);
 648:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     vcc->useREADY = (i2cReg & STSPIN32G4_I2C_VCC_UVLO_RDY) ? true : false;
 649:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 650:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 651:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
ARM GAS  /tmp/ccep7lwr.s 			page 80


 652:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 653:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 654:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_setInterlocking(STSPIN32G4_HandleTypeDef *hdl, bool enabled)
 655:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 656:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 657:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 658:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 659:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 660:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 661:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 662:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 663:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 664:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_LOGIC, &i2cReg);
 665:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 666:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 667:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 668:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_unlockReg(hdl);
 669:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 670:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 671:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 672:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 673:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (enabled)
 674:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 675:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_ILOCK;
 676:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 677:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 678:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 679:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_ILOCK;
 680:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 681:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 682:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOGIC, i2cReg);
 683:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 684:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 685:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 686:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 687:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     STSPIN32G4_lockReg(hdl);
 688:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 689:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 690:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
 691:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 692:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_lockReg(hdl);
 693:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 694:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 695:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 696:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_getInterlocking(STSPIN32G4_HandleTypeDef *hdl, bool *enabled)
 697:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 698:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 699:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 700:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 701:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 702:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 703:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 704:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 705:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 706:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (enabled == NULL)
 707:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 708:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
ARM GAS  /tmp/ccep7lwr.s 			page 81


 709:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 710:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 711:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_LOGIC, &i2cReg);
 712:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *enabled = (i2cReg & STSPIN32G4_I2C_ILOCK) ? true : false;
 713:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 714:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 715:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 716:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 717:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_setMinimumDeadTime(STSPIN32G4_HandleTypeDef *hdl, bool enabled)
 718:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 719:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 720:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 721:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 722:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 723:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 724:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 725:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 726:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 727:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_LOGIC, &i2cReg);
 728:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 729:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 730:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 731:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_unlockReg(hdl);
 732:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 733:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 734:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 735:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 736:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (enabled)
 737:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 738:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_DTMIN;
 739:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 740:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 741:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 742:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_DTMIN;
 743:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 744:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 745:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOGIC, i2cReg);
 746:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 747:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 748:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 749:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 750:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     STSPIN32G4_lockReg(hdl);
 751:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 752:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 753:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
 754:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 755:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_lockReg(hdl);
 756:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 757:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 758:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 759:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_getMinimumDeadTime(STSPIN32G4_HandleTypeDef *hdl, bool *enabled
 760:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 761:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 762:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 763:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 764:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 765:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 82


 766:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 767:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 768:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 769:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (enabled == NULL)
 770:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 771:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 772:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 773:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 774:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_LOGIC, &i2cReg);
 775:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *enabled = (i2cReg & STSPIN32G4_I2C_DTMIN) ? true : false;
 776:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 777:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 778:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 779:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 780:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_setVDSP(STSPIN32G4_HandleTypeDef *hdl, STSPIN32G4_confVDSP vdsp
 781:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 782:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 783:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 784:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 785:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 786:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 787:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 788:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 789:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 790:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_LOGIC, &i2cReg);
 791:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 792:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 793:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 794:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_unlockReg(hdl);
 795:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 796:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 797:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 798:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 799:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     i2cReg &= ~STSPIN32G4_I2C_VDS_P_DEG_3;
 800:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     switch (vdsp.deglitchTime)
 801:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 802:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _6us:
 803:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VDS_P_DEG_0;
 804:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 805:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 806:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _4us:
 807:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VDS_P_DEG_1;
 808:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 809:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 810:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _3us:
 811:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VDS_P_DEG_2;
 812:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 813:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 814:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case _2us:
 815:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VDS_P_DEG_3;
 816:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 817:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 818:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       default:
 819:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         status = STSPIN32G4_ERROR;
 820:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 821:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 822:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
ARM GAS  /tmp/ccep7lwr.s 			page 83


 823:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 824:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 825:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOGIC, i2cReg);
 826:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 827:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 828:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 829:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 830:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_NFAULT, &i2cReg);
 831:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 832:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 833:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK) // configure nFault signaling
 834:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 835:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (vdsp.useNFAULT)
 836:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 837:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_VDS_P_FLT;
 838:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 839:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 840:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 841:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_VDS_P_FLT;
 842:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 843:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 844:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_NFAULT, i2cReg);
 845:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 846:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 847:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 848:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 849:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     STSPIN32G4_lockReg(hdl);
 850:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 851:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 852:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
 853:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 854:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_lockReg(hdl);
 855:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 856:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 857:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 858:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_getVDSP(STSPIN32G4_HandleTypeDef *hdl, STSPIN32G4_confVDSP *vds
 859:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 860:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 861:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 862:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 863:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 864:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 865:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 866:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 867:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 868:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (vdsp == NULL)
 869:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 870:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 871:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 872:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 873:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_LOGIC, &i2cReg);
 874:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 875:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 876:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 877:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     switch (i2cReg & STSPIN32G4_I2C_VDS_P_DEG_3)
 878:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 879:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case STSPIN32G4_I2C_VDS_P_DEG_0:
ARM GAS  /tmp/ccep7lwr.s 			page 84


 880:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         vdsp->deglitchTime = _6us;
 881:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 882:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 883:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case STSPIN32G4_I2C_VDS_P_DEG_1:
 884:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         vdsp->deglitchTime = _4us;
 885:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 886:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 887:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case STSPIN32G4_I2C_VDS_P_DEG_2:
 888:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         vdsp->deglitchTime = _3us;
 889:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 890:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 891:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       case STSPIN32G4_I2C_VDS_P_DEG_3:
 892:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         vdsp->deglitchTime = _2us;
 893:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 894:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 895:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       default:
 896:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         status = STSPIN32G4_ERROR;
 897:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 898:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 899:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 900:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 901:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 902:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 903:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_NFAULT, &i2cReg);
 904:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     vdsp->useNFAULT = (i2cReg & STSPIN32G4_I2C_VDS_P_FLT) ? true : false;
 905:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 906:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 907:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 908:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 909:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 910:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_setTHSD(STSPIN32G4_HandleTypeDef *hdl, STSPIN32G4_confTHSD thsd
 911:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 912:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 913:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 914:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 915:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 916:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 917:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 918:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 919:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 920:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_NFAULT, &i2cReg);
 921:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 922:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 923:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 924:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_unlockReg(hdl);
 925:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 926:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 927:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 928:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 929:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (thsd.useNFAULT)
 930:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 931:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_THSD_FLT;
 932:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 933:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 934:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 935:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_THSD_FLT;
 936:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
ARM GAS  /tmp/ccep7lwr.s 			page 85


 937:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 938:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_NFAULT, i2cReg);
 939:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 940:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 941:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 942:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 943:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_READY, &i2cReg);
 944:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 945:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 946:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 947:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 948:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (thsd.useREADY)
 949:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 950:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_THSD_RDY;
 951:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 952:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
 953:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 954:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_THSD_RDY;
 955:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 956:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 957:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_READY, i2cReg);
 958:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 959:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 960:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 961:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 962:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     STSPIN32G4_lockReg(hdl);
 963:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 964:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 965:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
 966:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 967:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_lockReg(hdl);
 968:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 969:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 970:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 971:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_getTHSD(STSPIN32G4_HandleTypeDef *hdl, STSPIN32G4_confTHSD *ths
 972:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 973:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 974:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 975:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 976:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 977:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 978:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 979:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 980:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 981:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (thsd == NULL)
 982:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 983:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
 984:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 985:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 986:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_NFAULT, &i2cReg);
 987:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   thsd->useNFAULT = (i2cReg & STSPIN32G4_I2C_THSD_FLT) ? true : false;
 988:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 989:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
 990:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 991:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_READY, &i2cReg);
 992:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     thsd->useREADY = (i2cReg & STSPIN32G4_I2C_THSD_RDY) ? true : false;
 993:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
ARM GAS  /tmp/ccep7lwr.s 			page 86


 994:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 995:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
 996:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 997:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 998:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 999:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_clearFaults(STSPIN32G4_HandleTypeDef *hdl)
1000:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
1001:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0xff;
1002:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1003:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
1004:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1005:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
1006:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1007:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1008:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_CLEAR, i2cReg);
1009:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
1010:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1011:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_reset(STSPIN32G4_HandleTypeDef *hdl)
1012:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
1013:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
1014:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0xff;
1015:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1016:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
1017:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1018:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
1019:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1020:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1021:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_unlockReg(hdl);
1022:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1023:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1024:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1025:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_RESET, i2cReg);
1026:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1027:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1028:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
1029:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
1030:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1031:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_standby(STSPIN32G4_HandleTypeDef *hdl, bool enableStbyReg)
1032:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
1033:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
1034:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
1035:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickFreq;
1036:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks;
1037:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1038:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1039:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1040:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_ClocksTypeDef RCC_Clocks;
1041:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
1042:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1043:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   tickFreq = RCC_Clocks.HCLK_Frequency /  (SysTick->LOAD + 1);
1044:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1045:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (LL_SYSTICK_GetClkSource() == LL_SYSTICK_CLKSOURCE_HCLK_DIV8)
1046:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1047:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     tickFreq /= 8;
1048:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1049:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1050:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
ARM GAS  /tmp/ccep7lwr.s 			page 87


1051:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1052:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickStart;
1053:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   tickFreq = HAL_GetTickFreq() / 1000; // in kHz to have ms base
1054:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1055:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1056:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1057:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
1058:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1059:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
1060:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1061:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1062:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_POWMNG, &i2cReg);
1063:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1064:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1065:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1066:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_unlockReg(hdl);
1067:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1068:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1069:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK) // configure the Standby regulator
1070:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1071:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (enableStbyReg)
1072:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
1073:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg |= STSPIN32G4_I2C_STBY_REG_EN;
1074:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
1075:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     else
1076:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
1077:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       i2cReg &= ~STSPIN32G4_I2C_STBY_REG_EN;
1078:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
1079:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1080:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_POWMNG, i2cReg);
1081:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1082:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1083:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK) // create backup of the READY register
1084:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1085:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_READY, &STSPIN32G4_bkupREADY);
1086:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1087:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1088:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK) // set only STBY_RDY to signal the exit from standby
1089:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1090:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     i2cReg = STSPIN32G4_I2C_STBY_RDY;
1091:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_READY, i2cReg);
1092:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1093:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1094:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK) // WAKE line low
1095:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1096:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1097:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1098:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     LL_GPIO_ResetOutputPin(GD_WAKE_GPIO_Port, GD_WAKE_Pin);
1099:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1100:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1101:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1102:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     HAL_GPIO_WritePin(GD_WAKE_GPIO_Port, GD_WAKE_Pin, GPIO_PIN_RESET);
1103:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1104:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1105:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1106:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1107:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #ifdef STSPIN32G4_HSI16
ARM GAS  /tmp/ccep7lwr.s 			page 88


1108:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1109:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1111:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (enableStbyReg)
1112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
1113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       // Set HSI16 clock to reduce current consumption
1114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1115:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = (STSPIN32G4_StatusTypeDef) LL_RCC_DeInit();
1117:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1118:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1119:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1120:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = (STSPIN32G4_StatusTypeDef) HAL_RCC_DeInit();
1121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1123:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
1124:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1125:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1127:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   // request to enter standby
1129:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1130:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     i2cReg = 0x01;
1132:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_STBY, i2cReg);
1133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1134:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   ticks = (1 * tickFreq) / 1000 + 1;
1136:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1137:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1138:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1139:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (LL_GPIO_IsInputPinSet(GD_READY_GPIO_Port, GD_READY_Pin))
1140:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1141:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     LL_GPIO_SetOutputPin(GD_WAKE_GPIO_Port, GD_WAKE_Pin);
1142:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status =  STSPIN32G4_ERROR;
1143:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1144:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
1145:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     LL_SYSTICK_IsActiveCounterFlag();
1147:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     while (!LL_GPIO_IsInputPinSet(GD_READY_GPIO_Port, GD_READY_Pin))
1149:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
1150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         if (LL_SYSTICK_IsActiveCounterFlag())
1151:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         {
1152:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           ticks--;
1153:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         }
1154:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         if (ticks == 0)
1156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         {
1157:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           status = STSPIN32G4_TIMEOUT;
1158:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
1159:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         }
1160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
1161:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1163:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1164:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/ccep7lwr.s 			page 89


1165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (HAL_GPIO_ReadPin(GD_READY_GPIO_Port, GD_READY_Pin) == GPIO_PIN_SET)
1166:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     HAL_GPIO_WritePin(GD_WAKE_GPIO_Port, GD_WAKE_Pin, GPIO_PIN_SET);
1168:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status =  STSPIN32G4_ERROR;
1169:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1170:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   else
1171:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1172:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     tickStart = HAL_GetTick();
1173:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     while (HAL_GPIO_ReadPin(GD_READY_GPIO_Port, GD_READY_Pin) == GPIO_PIN_RESET)
1174:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
1175:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       if ((HAL_GetTick() - tickStart) > ticks) // expected time is 100us
1176:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
1177:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         status = STSPIN32G4_TIMEOUT;
1178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
1179:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       }
1180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
1181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1182:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1183:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1184:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1185:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   // wait 1ms and check possible exit from standby
1186:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1188:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_mDelay(ticks);
1189:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (!LL_GPIO_IsInputPinSet(GD_READY_GPIO_Port, GD_READY_Pin) ||
1190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****        !LL_GPIO_IsInputPinSet(GD_NFAULT_GPIO_Port, GD_NFAULT_Pin))
1191:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1192:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_ERROR;
1193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1194:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1195:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1196:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1197:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   HAL_Delay(ticks);
1198:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if ((HAL_GPIO_ReadPin(GD_READY_GPIO_Port, GD_READY_Pin) != GPIO_PIN_SET) ||
1199:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       (HAL_GPIO_ReadPin(GD_NFAULT_GPIO_Port, GD_NFAULT_Pin) != GPIO_PIN_SET))
1200:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1201:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_ERROR;
1202:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1203:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1204:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1205:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1206:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #ifdef STSPIN32G4_HSI16
1207:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1208:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   // if the driver failed to enter standby clock is reconfigured
1209:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status != STSPIN32G4_OK)
1210:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1211:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     SystemClock_Config();  // restore clock configuration
1212:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1213:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1214:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1215:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1216:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
1217:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
1218:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1219:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_wakeup(STSPIN32G4_HandleTypeDef *hdl, uint8_t timeout_ms)
1220:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
1221:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
ARM GAS  /tmp/ccep7lwr.s 			page 90


1222:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statReg;
1223:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickFreq;
1224:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks;
1225:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1226:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1227:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1228:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_ClocksTypeDef RCC_Clocks;
1229:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
1230:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1231:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   tickFreq = RCC_Clocks.HCLK_Frequency /  (SysTick->LOAD + 1);
1232:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1233:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (LL_SYSTICK_GetClkSource() == LL_SYSTICK_CLKSOURCE_HCLK_DIV8)
1234:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1235:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     tickFreq /= 8;
1236:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1237:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1238:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1239:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1240:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickStart;
1241:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   tickFreq = HAL_GetTickFreq() / 1000; // in kHz to have ms base
1242:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1243:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1244:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1245:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1246:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
1247:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1248:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
1249:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1250:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1251:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1252:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1253:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_GPIO_SetOutputPin(GD_WAKE_GPIO_Port, GD_WAKE_Pin);
1254:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1255:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1256:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1257:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   HAL_GPIO_WritePin(GD_WAKE_GPIO_Port, GD_WAKE_Pin, GPIO_PIN_SET);
1258:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1259:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1260:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1261:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (timeout_ms < 4)
1262:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1263:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     timeout_ms = 4;  // The soft start is expected to take 4ms
1264:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1265:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1266:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   ticks = (timeout_ms * tickFreq) / 1000 + 1;
1267:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1268:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #if defined(USE_FULL_LL_DRIVER)
1269:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1270:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_SYSTICK_IsActiveCounterFlag();
1271:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1272:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   while (!LL_GPIO_IsInputPinSet(GD_READY_GPIO_Port, GD_READY_Pin))
1273:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1274:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       if (LL_SYSTICK_IsActiveCounterFlag())
1275:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
1276:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         ticks--;
1277:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       }
1278:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/ccep7lwr.s 			page 91


1279:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       if (ticks == 0)
1280:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
1281:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         status = STSPIN32G4_TIMEOUT;
1282:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
1283:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       }
1284:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1285:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1286:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #else
1287:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1288:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   tickStart = HAL_GetTick();
1289:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1290:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   while (HAL_GPIO_ReadPin(GD_READY_GPIO_Port, GD_READY_Pin) == GPIO_PIN_RESET)
1291:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if ((HAL_GetTick() - tickStart) > ticks)
1293:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
1294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_TIMEOUT;
1295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       break;
1296:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
1297:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1298:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1299:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1300:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #ifdef STSPIN32G4_HSI16
1302:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1303:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1305:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     SystemClock_Config();
1306:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1307:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1308:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** #endif
1309:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1310:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   // Restore READY register
1311:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1312:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1313:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_READY, STSPIN32G4_bkupREADY);
1314:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1315:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1316:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1317:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1318:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_lockReg(hdl);
1319:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1320:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1321:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1322:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1323:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_getStatus(hdl, &statReg);
1324:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1325:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1326:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == STSPIN32G4_OK)
1327:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1328:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     if (statReg.reset == 1)
1329:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
1330:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       status = STSPIN32G4_ERROR;
1331:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
1332:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1333:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1334:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return status;
1335:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
ARM GAS  /tmp/ccep7lwr.s 			page 92


1336:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** STSPIN32G4_StatusTypeDef STSPIN32G4_getStatus(STSPIN32G4_HandleTypeDef *hdl, STSPIN32G4_statusRegTy
 1095              		.loc 1 1337 26 view .LVU347
 1096              	.LBE334:
1338:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1097              		.loc 1 1339 3 view .LVU348
1340:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1341:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
1342:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1343:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (status == NULL)
 1098              		.loc 1 1344 3 view .LVU349
1345:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
1346:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return STSPIN32G4_ERROR;
1347:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
1348:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
1349:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   return STSPIN32G4_readReg(hdl, STSPIN32G4_I2C_STATUS, (uint8_t *)status);
 1099              		.loc 1 1349 3 view .LVU350
 1100              	.LBB340:
 1101              	.LBB335:
 1102              	.LBI335:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1103              		.loc 1 178 26 view .LVU351
 1104              	.LBB336:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1105              		.loc 1 180 3 view .LVU352
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1106              		.loc 1 181 3 view .LVU353
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1107              		.loc 1 187 3 view .LVU354
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1108              		.loc 1 187 6 is_stmt 0 view .LVU355
 1109 0016 2368     		ldr	r3, [r4]
 1110 0018 63B1     		cbz	r3, .L99
 1111              	.LVL101:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1112              		.loc 1 187 6 view .LVU356
 1113              	.LBE336:
 1114              	.LBE335:
 1115              	.LBB337:
 1116              	.LBI337:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1117              		.loc 1 1337 26 is_stmt 1 view .LVU357
 1118              	.LBB338:
 1119              	.LBB339:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1120              		.loc 1 193 3 view .LVU358
 1121 001a 01AA     		add	r2, sp, #4
 1122              	.LVL102:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1123              		.loc 1 193 3 is_stmt 0 view .LVU359
 1124 001c 8021     		movs	r1, #128
 1125 001e 2046     		mov	r0, r4
 1126              	.LVL103:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1127              		.loc 1 193 3 view .LVU360
ARM GAS  /tmp/ccep7lwr.s 			page 93


 1128 0020 FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 1129              	.LVL104:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1130              		.loc 1 193 3 view .LVU361
 1131              	.LBE339:
 1132              	.LBE338:
 1133              	.LBE337:
 1134              	.LBE340:
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1135              		.loc 1 131 3 is_stmt 1 view .LVU362
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1136              		.loc 1 131 6 is_stmt 0 view .LVU363
 1137 0024 20B9     		cbnz	r0, .L98
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1138              		.loc 1 133 5 is_stmt 1 view .LVU364
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1139              		.loc 1 133 8 is_stmt 0 view .LVU365
 1140 0026 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 1141              	.LVL105:
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1142              		.loc 1 133 8 view .LVU366
 1143 002a C043     		mvns	r0, r0
 118:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1144              		.loc 1 118 12 view .LVU367
 1145 002c C0F3C010 		ubfx	r0, r0, #7, #1
 1146              	.L98:
 142:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1147              		.loc 1 142 1 view .LVU368
 1148 0030 02B0     		add	sp, sp, #8
 1149              	.LCFI14:
 1150              		.cfi_remember_state
 1151              		.cfi_def_cfa_offset 8
 1152              		@ sp needed
 1153 0032 10BD     		pop	{r4, pc}
 1154              	.LVL106:
 1155              	.L99:
 1156              	.LCFI15:
 1157              		.cfi_restore_state
 118:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1158              		.loc 1 118 12 view .LVU369
 1159 0034 0120     		movs	r0, #1
 142:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1160              		.loc 1 142 1 view .LVU370
 1161 0036 02B0     		add	sp, sp, #8
 1162              	.LCFI16:
 1163              		.cfi_def_cfa_offset 8
 1164              		@ sp needed
 1165 0038 10BD     		pop	{r4, pc}
 1166              	.LVL107:
 1167              	.L109:
 1168              	.LCFI17:
 1169              		.cfi_def_cfa_offset 0
 1170              		.cfi_restore 4
 1171              		.cfi_restore 14
 118:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1172              		.loc 1 118 12 view .LVU371
 1173 003a 0120     		movs	r0, #1
ARM GAS  /tmp/ccep7lwr.s 			page 94


 1174              	.LVL108:
 142:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1175              		.loc 1 142 1 view .LVU372
 1176 003c 7047     		bx	lr
 1177              		.cfi_endproc
 1178              	.LFE504:
 1180 003e 00BF     		.section	.text.STSPIN32G4_unlockReg,"ax",%progbits
 1181              		.align	1
 1182              		.p2align 2,,3
 1183              		.global	STSPIN32G4_unlockReg
 1184              		.syntax unified
 1185              		.thumb
 1186              		.thumb_func
 1187              		.fpu fpv4-sp-d16
 1189              	STSPIN32G4_unlockReg:
 1190              	.LVL109:
 1191              	.LFB505:
 145:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1192              		.loc 1 145 1 is_stmt 1 view -0
 1193              		.cfi_startproc
 1194              		@ args = 0, pretend = 0, frame = 8
 1195              		@ frame_needed = 0, uses_anonymous_args = 0
 146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 1196              		.loc 1 146 3 view .LVU374
 147:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1197              		.loc 1 147 3 view .LVU375
 148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1198              		.loc 1 148 3 view .LVU376
 150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1199              		.loc 1 150 3 view .LVU377
 150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1200              		.loc 1 150 6 is_stmt 0 view .LVU378
 1201 0000 C8B1     		cbz	r0, .L123
 155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 1202              		.loc 1 155 3 is_stmt 1 view .LVU379
 1203              	.LVL110:
 156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1204              		.loc 1 156 3 view .LVU380
 1205              	.LBB357:
 1206              	.LBI357:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1207              		.loc 1 292 26 view .LVU381
 1208              	.LBB358:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1209              		.loc 1 294 3 view .LVU382
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1210              		.loc 1 295 3 view .LVU383
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1211              		.loc 1 301 3 view .LVU384
 1212              	.LBE358:
 1213              	.LBE357:
 145:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1214              		.loc 1 145 1 is_stmt 0 view .LVU385
 1215 0002 10B5     		push	{r4, lr}
 1216              	.LCFI18:
 1217              		.cfi_def_cfa_offset 8
 1218              		.cfi_offset 4, -8
ARM GAS  /tmp/ccep7lwr.s 			page 95


 1219              		.cfi_offset 14, -4
 1220              	.LBB361:
 1221              	.LBB359:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1222              		.loc 1 301 6 view .LVU386
 1223 0004 0368     		ldr	r3, [r0]
 1224              	.LBE359:
 1225              	.LBE361:
 145:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1226              		.loc 1 145 1 view .LVU387
 1227 0006 82B0     		sub	sp, sp, #8
 1228              	.LCFI19:
 1229              		.cfi_def_cfa_offset 16
 1230 0008 0446     		mov	r4, r0
 1231              	.LBB362:
 1232              	.LBB360:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1233              		.loc 1 301 6 view .LVU388
 1234 000a 8BB1     		cbz	r3, .L113
 1235 000c 2D22     		movs	r2, #45
 1236 000e 0B21     		movs	r1, #11
 1237 0010 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 1238              	.LVL111:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1239              		.loc 1 301 6 view .LVU389
 1240              	.LBE360:
 1241              	.LBE362:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1242              		.loc 1 160 3 is_stmt 1 view .LVU390
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1243              		.loc 1 160 6 is_stmt 0 view .LVU391
 1244 0014 50B9     		cbnz	r0, .L112
 162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1245              		.loc 1 162 5 is_stmt 1 view .LVU392
 1246              	.LVL112:
 1247              	.LBB363:
 1248              	.LBI363:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1249              		.loc 1 1337 26 view .LVU393
 1250              	.LBE363:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1251              		.loc 1 1339 3 view .LVU394
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1252              		.loc 1 1344 3 view .LVU395
 1253              		.loc 1 1349 3 view .LVU396
 1254              	.LBB369:
 1255              	.LBB364:
 1256              	.LBI364:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1257              		.loc 1 178 26 view .LVU397
 1258              	.LBB365:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1259              		.loc 1 180 3 view .LVU398
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1260              		.loc 1 181 3 view .LVU399
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1261              		.loc 1 187 3 view .LVU400
ARM GAS  /tmp/ccep7lwr.s 			page 96


 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1262              		.loc 1 187 6 is_stmt 0 view .LVU401
 1263 0016 2368     		ldr	r3, [r4]
 1264 0018 53B1     		cbz	r3, .L113
 1265              	.LVL113:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1266              		.loc 1 187 6 view .LVU402
 1267              	.LBE365:
 1268              	.LBE364:
 1269              	.LBB366:
 1270              	.LBI366:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1271              		.loc 1 1337 26 is_stmt 1 view .LVU403
 1272              	.LBB367:
 1273              	.LBB368:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1274              		.loc 1 193 3 view .LVU404
 1275 001a 01AA     		add	r2, sp, #4
 1276              	.LVL114:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1277              		.loc 1 193 3 is_stmt 0 view .LVU405
 1278 001c 8021     		movs	r1, #128
 1279 001e 2046     		mov	r0, r4
 1280              	.LVL115:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1281              		.loc 1 193 3 view .LVU406
 1282 0020 FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 1283              	.LVL116:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1284              		.loc 1 193 3 view .LVU407
 1285              	.LBE368:
 1286              	.LBE367:
 1287              	.LBE366:
 1288              	.LBE369:
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1289              		.loc 1 165 3 is_stmt 1 view .LVU408
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1290              		.loc 1 165 6 is_stmt 0 view .LVU409
 1291 0024 10B9     		cbnz	r0, .L112
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1292              		.loc 1 167 5 is_stmt 1 view .LVU410
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1293              		.loc 1 167 8 is_stmt 0 view .LVU411
 1294 0026 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 1295              	.LVL117:
 152:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1296              		.loc 1 152 12 view .LVU412
 1297 002a C009     		lsrs	r0, r0, #7
 1298              	.L112:
 176:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1299              		.loc 1 176 1 view .LVU413
 1300 002c 02B0     		add	sp, sp, #8
 1301              	.LCFI20:
 1302              		.cfi_remember_state
 1303              		.cfi_def_cfa_offset 8
 1304              		@ sp needed
 1305 002e 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccep7lwr.s 			page 97


 1306              	.LVL118:
 1307              	.L113:
 1308              	.LCFI21:
 1309              		.cfi_restore_state
 152:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1310              		.loc 1 152 12 view .LVU414
 1311 0030 0120     		movs	r0, #1
 176:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1312              		.loc 1 176 1 view .LVU415
 1313 0032 02B0     		add	sp, sp, #8
 1314              	.LCFI22:
 1315              		.cfi_def_cfa_offset 8
 1316              		@ sp needed
 1317 0034 10BD     		pop	{r4, pc}
 1318              	.LVL119:
 1319              	.L123:
 1320              	.LCFI23:
 1321              		.cfi_def_cfa_offset 0
 1322              		.cfi_restore 4
 1323              		.cfi_restore 14
 152:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1324              		.loc 1 152 12 view .LVU416
 1325 0036 0120     		movs	r0, #1
 1326              	.LVL120:
 176:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1327              		.loc 1 176 1 view .LVU417
 1328 0038 7047     		bx	lr
 1329              		.cfi_endproc
 1330              	.LFE505:
 1332 003a 00BF     		.section	.text.STSPIN32G4_readReg,"ax",%progbits
 1333              		.align	1
 1334              		.p2align 2,,3
 1335              		.global	STSPIN32G4_readReg
 1336              		.syntax unified
 1337              		.thumb
 1338              		.thumb_func
 1339              		.fpu fpv4-sp-d16
 1341              	STSPIN32G4_readReg:
 1342              	.LVL121:
 1343              	.LFB506:
 179:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status = STSPIN32G4_OK;
 1344              		.loc 1 179 1 is_stmt 1 view -0
 1345              		.cfi_startproc
 1346              		@ args = 0, pretend = 0, frame = 0
 1347              		@ frame_needed = 0, uses_anonymous_args = 0
 1348              		@ link register save eliminated.
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1349              		.loc 1 180 3 view .LVU419
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1350              		.loc 1 181 3 view .LVU420
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1351              		.loc 1 181 6 is_stmt 0 view .LVU421
 1352 0000 58B1     		cbz	r0, .L133
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1353              		.loc 1 187 3 is_stmt 1 view .LVU422
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1354              		.loc 1 187 6 is_stmt 0 view .LVU423
ARM GAS  /tmp/ccep7lwr.s 			page 98


 1355 0002 0368     		ldr	r3, [r0]
 1356 0004 4BB1     		cbz	r3, .L133
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1357              		.loc 1 193 3 is_stmt 1 view .LVU424
 179:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status = STSPIN32G4_OK;
 1358              		.loc 1 179 1 is_stmt 0 view .LVU425
 1359 0006 10B4     		push	{r4}
 1360              	.LCFI24:
 1361              		.cfi_def_cfa_offset 4
 1362              		.cfi_offset 4, -4
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1363              		.loc 1 193 6 view .LVU426
 1364 0008 1AB1     		cbz	r2, .L125
 290:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1365              		.loc 1 290 1 view .LVU427
 1366 000a 5DF8044B 		ldr	r4, [sp], #4
 1367              	.LCFI25:
 1368              		.cfi_remember_state
 1369              		.cfi_restore 4
 1370              		.cfi_def_cfa_offset 0
 1371 000e FFF7FEBF 		b	STSPIN32G4_readReg.part.0
 1372              	.LVL122:
 1373              	.L125:
 1374              	.LCFI26:
 1375              		.cfi_restore_state
 290:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1376              		.loc 1 290 1 view .LVU428
 1377 0012 0120     		movs	r0, #1
 1378              	.LVL123:
 290:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1379              		.loc 1 290 1 view .LVU429
 1380 0014 5DF8044B 		ldr	r4, [sp], #4
 1381              	.LCFI27:
 1382              		.cfi_restore 4
 1383              		.cfi_def_cfa_offset 0
 1384 0018 7047     		bx	lr
 1385              	.LVL124:
 1386              	.L133:
 290:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1387              		.loc 1 290 1 view .LVU430
 1388 001a 0120     		movs	r0, #1
 1389              	.LVL125:
 290:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1390              		.loc 1 290 1 view .LVU431
 1391 001c 7047     		bx	lr
 1392              		.cfi_endproc
 1393              	.LFE506:
 1395 001e 00BF     		.section	.text.STSPIN32G4_writeReg,"ax",%progbits
 1396              		.align	1
 1397              		.p2align 2,,3
 1398              		.global	STSPIN32G4_writeReg
 1399              		.syntax unified
 1400              		.thumb
 1401              		.thumb_func
 1402              		.fpu fpv4-sp-d16
 1404              	STSPIN32G4_writeReg:
 1405              	.LVL126:
ARM GAS  /tmp/ccep7lwr.s 			page 99


 1406              	.LFB507:
 293:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status = STSPIN32G4_OK;
 1407              		.loc 1 293 1 is_stmt 1 view -0
 1408              		.cfi_startproc
 1409              		@ args = 0, pretend = 0, frame = 0
 1410              		@ frame_needed = 0, uses_anonymous_args = 0
 1411              		@ link register save eliminated.
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1412              		.loc 1 294 3 view .LVU433
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1413              		.loc 1 295 3 view .LVU434
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1414              		.loc 1 295 6 is_stmt 0 view .LVU435
 1415 0000 18B1     		cbz	r0, .L137
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1416              		.loc 1 301 3 is_stmt 1 view .LVU436
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1417              		.loc 1 301 6 is_stmt 0 view .LVU437
 1418 0002 0368     		ldr	r3, [r0]
 1419 0004 0BB1     		cbz	r3, .L137
 1420 0006 FFF7FEBF 		b	STSPIN32G4_writeReg.part.0
 1421              	.LVL127:
 1422              	.L137:
 397:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1423              		.loc 1 397 1 view .LVU438
 1424 000a 0120     		movs	r0, #1
 1425              	.LVL128:
 397:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1426              		.loc 1 397 1 view .LVU439
 1427 000c 7047     		bx	lr
 1428              		.cfi_endproc
 1429              	.LFE507:
 1431 000e 00BF     		.section	.text.STSPIN32G4_writeVerifyReg,"ax",%progbits
 1432              		.align	1
 1433              		.p2align 2,,3
 1434              		.global	STSPIN32G4_writeVerifyReg
 1435              		.syntax unified
 1436              		.thumb
 1437              		.thumb_func
 1438              		.fpu fpv4-sp-d16
 1440              	STSPIN32G4_writeVerifyReg:
 1441              	.LVL129:
 1442              	.LFB508:
 400:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1443              		.loc 1 400 1 is_stmt 1 view -0
 1444              		.cfi_startproc
 1445              		@ args = 0, pretend = 0, frame = 8
 1446              		@ frame_needed = 0, uses_anonymous_args = 0
 401:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1447              		.loc 1 401 3 view .LVU441
 402:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1448              		.loc 1 402 3 view .LVU442
 400:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1449              		.loc 1 400 1 is_stmt 0 view .LVU443
 1450 0000 70B5     		push	{r4, r5, r6, lr}
 1451              	.LCFI28:
 1452              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccep7lwr.s 			page 100


 1453              		.cfi_offset 4, -16
 1454              		.cfi_offset 5, -12
 1455              		.cfi_offset 6, -8
 1456              		.cfi_offset 14, -4
 1457 0002 82B0     		sub	sp, sp, #8
 1458              	.LCFI29:
 1459              		.cfi_def_cfa_offset 24
 402:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1460              		.loc 1 402 11 view .LVU444
 1461 0004 0023     		movs	r3, #0
 1462 0006 8DF80730 		strb	r3, [sp, #7]
 404:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1463              		.loc 1 404 3 is_stmt 1 view .LVU445
 1464              	.LVL130:
 1465              	.LBB370:
 1466              	.LBI370:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1467              		.loc 1 292 26 view .LVU446
 1468              	.LBB371:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1469              		.loc 1 294 3 view .LVU447
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1470              		.loc 1 295 3 view .LVU448
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1471              		.loc 1 295 6 is_stmt 0 view .LVU449
 1472 000a B8B1     		cbz	r0, .L145
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1473              		.loc 1 301 3 is_stmt 1 view .LVU450
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1474              		.loc 1 301 6 is_stmt 0 view .LVU451
 1475 000c 0368     		ldr	r3, [r0]
 1476 000e 0446     		mov	r4, r0
 1477 0010 A3B1     		cbz	r3, .L145
 1478 0012 0E46     		mov	r6, r1
 1479 0014 1546     		mov	r5, r2
 1480 0016 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 1481              	.LVL131:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1482              		.loc 1 301 6 view .LVU452
 1483              	.LBE371:
 1484              	.LBE370:
 406:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1485              		.loc 1 406 3 is_stmt 1 view .LVU453
 406:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1486              		.loc 1 406 6 is_stmt 0 view .LVU454
 1487 001a 68B9     		cbnz	r0, .L144
 408:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1488              		.loc 1 408 5 is_stmt 1 view .LVU455
 1489              	.LVL132:
 1490              	.LBB374:
 1491              	.LBI374:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1492              		.loc 1 178 26 view .LVU456
 1493              	.LBB375:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1494              		.loc 1 180 3 view .LVU457
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 101


 1495              		.loc 1 181 3 view .LVU458
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1496              		.loc 1 187 3 view .LVU459
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1497              		.loc 1 187 6 is_stmt 0 view .LVU460
 1498 001c 2368     		ldr	r3, [r4]
 1499 001e 6BB1     		cbz	r3, .L145
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1500              		.loc 1 193 3 is_stmt 1 view .LVU461
 1501 0020 0DF10702 		add	r2, sp, #7
 1502              	.LVL133:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1503              		.loc 1 193 3 is_stmt 0 view .LVU462
 1504 0024 3146     		mov	r1, r6
 1505 0026 2046     		mov	r0, r4
 1506              	.LVL134:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1507              		.loc 1 193 3 view .LVU463
 1508 0028 FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 1509              	.LVL135:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1510              		.loc 1 193 3 view .LVU464
 1511              	.LBE375:
 1512              	.LBE374:
 411:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1513              		.loc 1 411 3 is_stmt 1 view .LVU465
 411:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1514              		.loc 1 411 6 is_stmt 0 view .LVU466
 1515 002c 20B9     		cbnz	r0, .L144
 413:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1516              		.loc 1 413 5 is_stmt 1 view .LVU467
 413:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1517              		.loc 1 413 8 is_stmt 0 view .LVU468
 1518 002e 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 1519              	.LVL136:
 1520              	.LBB376:
 1521              	.LBB372:
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1522              		.loc 1 304 12 view .LVU469
 1523 0032 401B     		subs	r0, r0, r5
 1524 0034 18BF     		it	ne
 1525 0036 0120     		movne	r0, #1
 1526              	.L144:
 1527              	.LVL137:
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1528              		.loc 1 304 12 view .LVU470
 1529              	.LBE372:
 1530              	.LBE376:
 419:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 1531              		.loc 1 419 3 is_stmt 1 view .LVU471
 420:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1532              		.loc 1 420 1 is_stmt 0 view .LVU472
 1533 0038 02B0     		add	sp, sp, #8
 1534              	.LCFI30:
 1535              		.cfi_remember_state
 1536              		.cfi_def_cfa_offset 16
 1537              		@ sp needed
ARM GAS  /tmp/ccep7lwr.s 			page 102


 1538 003a 70BD     		pop	{r4, r5, r6, pc}
 1539              	.LVL138:
 1540              	.L145:
 1541              	.LCFI31:
 1542              		.cfi_restore_state
 1543              	.LBB377:
 1544              	.LBB373:
 298:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1545              		.loc 1 298 12 view .LVU473
 1546 003c 0120     		movs	r0, #1
 1547              	.LVL139:
 298:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1548              		.loc 1 298 12 view .LVU474
 1549              	.LBE373:
 1550              	.LBE377:
 419:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 1551              		.loc 1 419 3 is_stmt 1 view .LVU475
 420:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1552              		.loc 1 420 1 is_stmt 0 view .LVU476
 1553 003e 02B0     		add	sp, sp, #8
 1554              	.LCFI32:
 1555              		.cfi_def_cfa_offset 16
 1556              		@ sp needed
 1557 0040 70BD     		pop	{r4, r5, r6, pc}
 1558              		.cfi_endproc
 1559              	.LFE508:
 1561 0042 00BF     		.section	.text.STSPIN32G4_set3V3,"ax",%progbits
 1562              		.align	1
 1563              		.p2align 2,,3
 1564              		.global	STSPIN32G4_set3V3
 1565              		.syntax unified
 1566              		.thumb
 1567              		.thumb_func
 1568              		.fpu fpv4-sp-d16
 1570              	STSPIN32G4_set3V3:
 1571              	.LVL140:
 1572              	.LFB509:
 423:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1573              		.loc 1 423 1 is_stmt 1 view -0
 1574              		.cfi_startproc
 1575              		@ args = 0, pretend = 0, frame = 8
 1576              		@ frame_needed = 0, uses_anonymous_args = 0
 424:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1577              		.loc 1 424 3 view .LVU478
 425:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1578              		.loc 1 425 3 view .LVU479
 423:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 1579              		.loc 1 423 1 is_stmt 0 view .LVU480
 1580 0000 30B5     		push	{r4, r5, lr}
 1581              	.LCFI33:
 1582              		.cfi_def_cfa_offset 12
 1583              		.cfi_offset 4, -12
 1584              		.cfi_offset 5, -8
 1585              		.cfi_offset 14, -4
 1586 0002 83B0     		sub	sp, sp, #12
 1587              	.LCFI34:
 1588              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/ccep7lwr.s 			page 103


 425:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1589              		.loc 1 425 11 view .LVU481
 1590 0004 0023     		movs	r3, #0
 1591 0006 8DF80730 		strb	r3, [sp, #7]
 427:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1592              		.loc 1 427 3 is_stmt 1 view .LVU482
 427:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1593              		.loc 1 427 6 is_stmt 0 view .LVU483
 1594 000a 18B3     		cbz	r0, .L161
 432:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1595              		.loc 1 432 3 is_stmt 1 view .LVU484
 1596              	.LVL141:
 1597              	.LBB418:
 1598              	.LBI418:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1599              		.loc 1 178 26 view .LVU485
 1600              	.LBB419:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1601              		.loc 1 180 3 view .LVU486
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1602              		.loc 1 181 3 view .LVU487
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1603              		.loc 1 187 3 view .LVU488
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1604              		.loc 1 187 6 is_stmt 0 view .LVU489
 1605 000c 0368     		ldr	r3, [r0]
 1606 000e 0446     		mov	r4, r0
 1607 0010 03B3     		cbz	r3, .L161
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1608              		.loc 1 193 3 is_stmt 1 view .LVU490
 1609 0012 0D46     		mov	r5, r1
 1610 0014 0DF10702 		add	r2, sp, #7
 1611              	.LVL142:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1612              		.loc 1 193 3 is_stmt 0 view .LVU491
 1613 0018 0121     		movs	r1, #1
 1614              	.LVL143:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1615              		.loc 1 193 3 view .LVU492
 1616 001a FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 1617              	.LVL144:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1618              		.loc 1 193 3 view .LVU493
 1619              	.LBE419:
 1620              	.LBE418:
 434:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1621              		.loc 1 434 3 is_stmt 1 view .LVU494
 1622              	.LBB420:
 1623              	.LBB421:
 1624              	.LBB422:
 1625              	.LBB423:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1626              		.loc 1 301 6 is_stmt 0 view .LVU495
 1627 001e 2368     		ldr	r3, [r4]
 1628              	.LBE423:
 1629              	.LBE422:
 1630              	.LBE421:
ARM GAS  /tmp/ccep7lwr.s 			page 104


 1631              	.LBE420:
 434:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1632              		.loc 1 434 6 view .LVU496
 1633 0020 E0B1     		cbz	r0, .L195
 1634              	.LVL145:
 1635              	.L166:
 460:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1636              		.loc 1 460 5 is_stmt 1 view .LVU497
 1637              	.LBB439:
 1638              	.LBI439:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1639              		.loc 1 110 26 view .LVU498
 1640              	.LBB440:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 1641              		.loc 1 112 3 view .LVU499
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1642              		.loc 1 113 3 view .LVU500
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1643              		.loc 1 114 3 view .LVU501
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1644              		.loc 1 116 3 view .LVU502
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 1645              		.loc 1 121 3 view .LVU503
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1646              		.loc 1 122 3 view .LVU504
 1647              	.LBB441:
 1648              	.LBI441:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1649              		.loc 1 292 26 view .LVU505
 1650              	.LBB442:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1651              		.loc 1 294 3 view .LVU506
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1652              		.loc 1 295 3 view .LVU507
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1653              		.loc 1 301 3 view .LVU508
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1654              		.loc 1 301 6 is_stmt 0 view .LVU509
 1655 0022 BBB1     		cbz	r3, .L161
 1656 0024 DD22     		movs	r2, #221
 1657 0026 0B21     		movs	r1, #11
 1658 0028 2046     		mov	r0, r4
 1659 002a FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 1660              	.LVL146:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1661              		.loc 1 301 6 view .LVU510
 1662              	.LBE442:
 1663              	.LBE441:
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1664              		.loc 1 126 3 is_stmt 1 view .LVU511
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1665              		.loc 1 126 6 is_stmt 0 view .LVU512
 1666 002e 0546     		mov	r5, r0
 1667 0030 68B9     		cbnz	r0, .L174
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1668              		.loc 1 128 5 is_stmt 1 view .LVU513
 1669              	.LVL147:
ARM GAS  /tmp/ccep7lwr.s 			page 105


 1670              	.LBB445:
 1671              	.LBI445:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1672              		.loc 1 1337 26 view .LVU514
 1673              	.LBE445:
 1674              	.LBE440:
 1675              	.LBE439:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1676              		.loc 1 1339 3 view .LVU515
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1677              		.loc 1 1344 3 view .LVU516
 1678              		.loc 1 1349 3 view .LVU517
 1679              	.LBB457:
 1680              	.LBB454:
 1681              	.LBB451:
 1682              	.LBB446:
 1683              	.LBI446:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1684              		.loc 1 178 26 view .LVU518
 1685              	.LBB447:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1686              		.loc 1 180 3 view .LVU519
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1687              		.loc 1 181 3 view .LVU520
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1688              		.loc 1 187 3 view .LVU521
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1689              		.loc 1 187 6 is_stmt 0 view .LVU522
 1690 0032 2368     		ldr	r3, [r4]
 1691 0034 73B1     		cbz	r3, .L161
 1692              	.LVL148:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1693              		.loc 1 187 6 view .LVU523
 1694              	.LBE447:
 1695              	.LBE446:
 1696              	.LBB448:
 1697              	.LBI448:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1698              		.loc 1 1337 26 is_stmt 1 view .LVU524
 1699              	.LBB449:
 1700              	.LBB450:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1701              		.loc 1 193 3 view .LVU525
 1702 0036 01AA     		add	r2, sp, #4
 1703              	.LVL149:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1704              		.loc 1 193 3 is_stmt 0 view .LVU526
 1705 0038 8021     		movs	r1, #128
 1706 003a 2046     		mov	r0, r4
 1707              	.LVL150:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1708              		.loc 1 193 3 view .LVU527
 1709 003c FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 1710              	.LVL151:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1711              		.loc 1 193 3 view .LVU528
 1712              	.LBE450:
ARM GAS  /tmp/ccep7lwr.s 			page 106


 1713              	.LBE449:
 1714              	.LBE448:
 1715              	.LBE451:
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1716              		.loc 1 131 3 is_stmt 1 view .LVU529
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1717              		.loc 1 131 6 is_stmt 0 view .LVU530
 1718 0040 0546     		mov	r5, r0
 1719 0042 20B9     		cbnz	r0, .L174
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1720              		.loc 1 133 5 is_stmt 1 view .LVU531
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1721              		.loc 1 133 8 is_stmt 0 view .LVU532
 1722 0044 9DF80450 		ldrb	r5, [sp, #4]	@ zero_extendqisi2
 1723 0048 ED43     		mvns	r5, r5
 135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 1724              		.loc 1 135 14 view .LVU533
 1725 004a C5F3C015 		ubfx	r5, r5, #7, #1
 1726              	.LVL152:
 1727              	.L174:
 135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 1728              		.loc 1 135 14 view .LVU534
 1729              	.LBE454:
 1730              	.LBE457:
 462:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1731              		.loc 1 462 1 view .LVU535
 1732 004e 2846     		mov	r0, r5
 1733 0050 03B0     		add	sp, sp, #12
 1734              	.LCFI35:
 1735              		.cfi_remember_state
 1736              		.cfi_def_cfa_offset 12
 1737              		@ sp needed
 1738 0052 30BD     		pop	{r4, r5, pc}
 1739              	.LVL153:
 1740              	.L161:
 1741              	.LCFI36:
 1742              		.cfi_restore_state
 460:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1743              		.loc 1 460 5 is_stmt 1 view .LVU536
 1744              	.LBB458:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1745              		.loc 1 110 26 view .LVU537
 1746              	.LBB455:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 1747              		.loc 1 112 3 view .LVU538
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1748              		.loc 1 113 3 view .LVU539
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1749              		.loc 1 114 3 view .LVU540
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1750              		.loc 1 116 3 view .LVU541
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 1751              		.loc 1 121 3 view .LVU542
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1752              		.loc 1 122 3 view .LVU543
 1753              	.LBB452:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
ARM GAS  /tmp/ccep7lwr.s 			page 107


 1754              		.loc 1 292 26 view .LVU544
 1755              	.LBB443:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1756              		.loc 1 294 3 view .LVU545
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1757              		.loc 1 295 3 view .LVU546
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1758              		.loc 1 301 3 view .LVU547
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1759              		.loc 1 304 12 is_stmt 0 view .LVU548
 1760 0054 0125     		movs	r5, #1
 1761              	.LBE443:
 1762              	.LBE452:
 1763              	.LBE455:
 1764              	.LBE458:
 462:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1765              		.loc 1 462 1 view .LVU549
 1766 0056 2846     		mov	r0, r5
 1767 0058 03B0     		add	sp, sp, #12
 1768              	.LCFI37:
 1769              		.cfi_remember_state
 1770              		.cfi_def_cfa_offset 12
 1771              		@ sp needed
 1772 005a 30BD     		pop	{r4, r5, pc}
 1773              	.LVL154:
 1774              	.L195:
 1775              	.LCFI38:
 1776              		.cfi_restore_state
 436:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1777              		.loc 1 436 5 is_stmt 1 view .LVU550
 1778              	.LBB459:
 1779              	.LBI420:
 144:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1780              		.loc 1 144 26 view .LVU551
 1781              	.LBB436:
 146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 1782              		.loc 1 146 3 view .LVU552
 147:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1783              		.loc 1 147 3 view .LVU553
 148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1784              		.loc 1 148 3 view .LVU554
 150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1785              		.loc 1 150 3 view .LVU555
 155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 1786              		.loc 1 155 3 view .LVU556
 156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1787              		.loc 1 156 3 view .LVU557
 1788              	.LBB425:
 1789              	.LBI422:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1790              		.loc 1 292 26 view .LVU558
 1791              	.LBB424:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1792              		.loc 1 294 3 view .LVU559
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1793              		.loc 1 295 3 view .LVU560
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 108


 1794              		.loc 1 301 3 view .LVU561
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1795              		.loc 1 301 6 is_stmt 0 view .LVU562
 1796 005c 002B     		cmp	r3, #0
 1797 005e F9D0     		beq	.L161
 1798 0060 2D22     		movs	r2, #45
 1799 0062 0B21     		movs	r1, #11
 1800 0064 2046     		mov	r0, r4
 1801              	.LVL155:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1802              		.loc 1 301 6 view .LVU563
 1803 0066 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 1804              	.LVL156:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1805              		.loc 1 301 6 view .LVU564
 1806              	.LBE424:
 1807              	.LBE425:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1808              		.loc 1 160 3 is_stmt 1 view .LVU565
 1809              	.LBB426:
 1810              	.LBB427:
 1811              	.LBB428:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1812              		.loc 1 187 6 is_stmt 0 view .LVU566
 1813 006a 2368     		ldr	r3, [r4]
 1814              	.LBE428:
 1815              	.LBE427:
 1816              	.LBE426:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1817              		.loc 1 160 6 view .LVU567
 1818 006c 0028     		cmp	r0, #0
 1819 006e D8D1     		bne	.L166
 162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1820              		.loc 1 162 5 is_stmt 1 view .LVU568
 1821              	.LVL157:
 1822              	.LBB434:
 1823              	.LBI426:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1824              		.loc 1 1337 26 view .LVU569
 1825              	.LBE434:
 1826              	.LBE436:
 1827              	.LBE459:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1828              		.loc 1 1339 3 view .LVU570
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1829              		.loc 1 1344 3 view .LVU571
 1830              		.loc 1 1349 3 view .LVU572
 1831              	.LBB460:
 1832              	.LBB437:
 1833              	.LBB435:
 1834              	.LBB430:
 1835              	.LBI427:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1836              		.loc 1 178 26 view .LVU573
 1837              	.LBB429:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1838              		.loc 1 180 3 view .LVU574
ARM GAS  /tmp/ccep7lwr.s 			page 109


 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1839              		.loc 1 181 3 view .LVU575
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1840              		.loc 1 187 3 view .LVU576
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1841              		.loc 1 187 6 is_stmt 0 view .LVU577
 1842 0070 002B     		cmp	r3, #0
 1843 0072 EFD0     		beq	.L161
 1844              	.LVL158:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1845              		.loc 1 187 6 view .LVU578
 1846              	.LBE429:
 1847              	.LBE430:
 1848              	.LBB431:
 1849              	.LBI431:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1850              		.loc 1 1337 26 is_stmt 1 view .LVU579
 1851              	.LBB432:
 1852              	.LBB433:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1853              		.loc 1 193 3 view .LVU580
 1854 0074 01AA     		add	r2, sp, #4
 1855              	.LVL159:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1856              		.loc 1 193 3 is_stmt 0 view .LVU581
 1857 0076 8021     		movs	r1, #128
 1858 0078 2046     		mov	r0, r4
 1859              	.LVL160:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1860              		.loc 1 193 3 view .LVU582
 1861 007a FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 1862              	.LVL161:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1863              		.loc 1 193 3 view .LVU583
 1864              	.LBE433:
 1865              	.LBE432:
 1866              	.LBE431:
 1867              	.LBE435:
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1868              		.loc 1 165 3 is_stmt 1 view .LVU584
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1869              		.loc 1 165 6 is_stmt 0 view .LVU585
 1870 007e 70BB     		cbnz	r0, .L163
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1871              		.loc 1 167 5 is_stmt 1 view .LVU586
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1872              		.loc 1 167 8 is_stmt 0 view .LVU587
 1873 0080 9DF90430 		ldrsb	r3, [sp, #4]
 1874 0084 002B     		cmp	r3, #0
 1875 0086 2ADB     		blt	.L163
 1876              	.LVL162:
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1877              		.loc 1 167 8 view .LVU588
 1878              	.LBE437:
 1879              	.LBE460:
 439:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1880              		.loc 1 439 3 is_stmt 1 view .LVU589
ARM GAS  /tmp/ccep7lwr.s 			page 110


 441:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1881              		.loc 1 441 5 view .LVU590
 441:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 1882              		.loc 1 441 8 is_stmt 0 view .LVU591
 1883 0088 25B3     		cbz	r5, .L196
 443:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 1884              		.loc 1 443 7 is_stmt 1 view .LVU592
 443:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 1885              		.loc 1 443 14 is_stmt 0 view .LVU593
 1886 008a 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 1887 008e 02F0BF02 		and	r2, r2, #191
 1888              	.L167:
 1889              	.LBB461:
 1890              	.LBB462:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1891              		.loc 1 301 6 view .LVU594
 1892 0092 2368     		ldr	r3, [r4]
 1893 0094 8DF80720 		strb	r2, [sp, #7]
 1894              	.LBE462:
 1895              	.LBE461:
 450:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1896              		.loc 1 450 5 is_stmt 1 view .LVU595
 1897              	.LVL163:
 1898              	.LBB464:
 1899              	.LBI461:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1900              		.loc 1 292 26 view .LVU596
 1901              	.LBB463:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1902              		.loc 1 294 3 view .LVU597
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1903              		.loc 1 295 3 view .LVU598
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1904              		.loc 1 301 3 view .LVU599
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1905              		.loc 1 301 6 is_stmt 0 view .LVU600
 1906 0098 002B     		cmp	r3, #0
 1907 009a DBD0     		beq	.L161
 1908 009c 0121     		movs	r1, #1
 1909 009e 2046     		mov	r0, r4
 1910 00a0 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 1911              	.LVL164:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1912              		.loc 1 301 6 view .LVU601
 1913              	.LBE463:
 1914              	.LBE464:
 453:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1915              		.loc 1 453 3 is_stmt 1 view .LVU602
 1916              	.LBB465:
 1917              	.LBB466:
 1918              	.LBB467:
 1919              	.LBB468:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1920              		.loc 1 301 6 is_stmt 0 view .LVU603
 1921 00a4 2368     		ldr	r3, [r4]
 1922              	.LBE468:
 1923              	.LBE467:
ARM GAS  /tmp/ccep7lwr.s 			page 111


 1924              	.LBE466:
 1925              	.LBE465:
 453:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1926              		.loc 1 453 6 view .LVU604
 1927 00a6 0546     		mov	r5, r0
 1928 00a8 0028     		cmp	r0, #0
 1929 00aa BAD1     		bne	.L166
 455:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 1930              		.loc 1 455 5 is_stmt 1 view .LVU605
 1931              	.LVL165:
 1932              	.LBB480:
 1933              	.LBI465:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1934              		.loc 1 110 26 view .LVU606
 1935              	.LBB478:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 1936              		.loc 1 112 3 view .LVU607
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 1937              		.loc 1 113 3 view .LVU608
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1938              		.loc 1 114 3 view .LVU609
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1939              		.loc 1 116 3 view .LVU610
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 1940              		.loc 1 121 3 view .LVU611
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 1941              		.loc 1 122 3 view .LVU612
 1942              	.LBB470:
 1943              	.LBI467:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1944              		.loc 1 292 26 view .LVU613
 1945              	.LBB469:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1946              		.loc 1 294 3 view .LVU614
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1947              		.loc 1 295 3 view .LVU615
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1948              		.loc 1 301 3 view .LVU616
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1949              		.loc 1 301 6 is_stmt 0 view .LVU617
 1950 00ac 002B     		cmp	r3, #0
 1951 00ae CED0     		beq	.L174
 1952 00b0 DD22     		movs	r2, #221
 1953 00b2 0B21     		movs	r1, #11
 1954 00b4 2046     		mov	r0, r4
 1955              	.LVL166:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1956              		.loc 1 301 6 view .LVU618
 1957 00b6 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 1958              	.LVL167:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1959              		.loc 1 301 6 view .LVU619
 1960              	.LBE469:
 1961              	.LBE470:
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1962              		.loc 1 126 3 is_stmt 1 view .LVU620
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 112


 1963              		.loc 1 126 6 is_stmt 0 view .LVU621
 1964 00ba 0028     		cmp	r0, #0
 1965 00bc C7D1     		bne	.L174
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 1966              		.loc 1 128 5 is_stmt 1 view .LVU622
 1967              	.LVL168:
 1968              	.LBB471:
 1969              	.LBI471:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1970              		.loc 1 1337 26 view .LVU623
 1971              	.LBE471:
 1972              	.LBE478:
 1973              	.LBE480:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1974              		.loc 1 1339 3 view .LVU624
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1975              		.loc 1 1344 3 view .LVU625
 1976              		.loc 1 1349 3 view .LVU626
 1977              	.LBB481:
 1978              	.LBB479:
 1979              	.LBB477:
 1980              	.LBB472:
 1981              	.LBI472:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1982              		.loc 1 178 26 view .LVU627
 1983              	.LBB473:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 1984              		.loc 1 180 3 view .LVU628
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1985              		.loc 1 181 3 view .LVU629
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1986              		.loc 1 187 3 view .LVU630
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1987              		.loc 1 187 6 is_stmt 0 view .LVU631
 1988 00be 2368     		ldr	r3, [r4]
 1989 00c0 002B     		cmp	r3, #0
 1990 00c2 C4D0     		beq	.L174
 1991              	.LVL169:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 1992              		.loc 1 187 6 view .LVU632
 1993              	.LBE473:
 1994              	.LBE472:
 1995              	.LBB474:
 1996              	.LBI474:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 1997              		.loc 1 1337 26 is_stmt 1 view .LVU633
 1998              	.LBB475:
 1999              	.LBB476:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2000              		.loc 1 193 3 view .LVU634
 2001 00c4 01AA     		add	r2, sp, #4
 2002              	.LVL170:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2003              		.loc 1 193 3 is_stmt 0 view .LVU635
 2004 00c6 8021     		movs	r1, #128
 2005 00c8 2046     		mov	r0, r4
 2006              	.LVL171:
ARM GAS  /tmp/ccep7lwr.s 			page 113


 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2007              		.loc 1 193 3 view .LVU636
 2008 00ca FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 2009              	.LVL172:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2010              		.loc 1 193 3 view .LVU637
 2011              	.LBE476:
 2012              	.LBE475:
 2013              	.LBE474:
 2014              	.LBE477:
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2015              		.loc 1 131 3 is_stmt 1 view .LVU638
 2016              	.LBE479:
 2017              	.LBE481:
 462:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2018              		.loc 1 462 1 is_stmt 0 view .LVU639
 2019 00ce 2846     		mov	r0, r5
 2020 00d0 03B0     		add	sp, sp, #12
 2021              	.LCFI39:
 2022              		.cfi_remember_state
 2023              		.cfi_def_cfa_offset 12
 2024              		@ sp needed
 2025 00d2 30BD     		pop	{r4, r5, pc}
 2026              	.LVL173:
 2027              	.L196:
 2028              	.LCFI40:
 2029              		.cfi_restore_state
 447:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2030              		.loc 1 447 7 is_stmt 1 view .LVU640
 447:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2031              		.loc 1 447 14 is_stmt 0 view .LVU641
 2032 00d4 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 2033 00d8 42F04002 		orr	r2, r2, #64
 2034 00dc D9E7     		b	.L167
 2035              	.LVL174:
 2036              	.L163:
 2037              	.LBB482:
 2038              	.LBB438:
 169:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2039              		.loc 1 169 7 is_stmt 1 view .LVU642
 169:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2040              		.loc 1 169 7 is_stmt 0 view .LVU643
 2041              	.LBE438:
 2042              	.LBE482:
 439:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2043              		.loc 1 439 3 is_stmt 1 view .LVU644
 2044              	.LBB483:
 2045              	.LBB456:
 2046              	.LBB453:
 2047              	.LBB444:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2048              		.loc 1 301 10 is_stmt 0 view .LVU645
 2049 00de 2368     		ldr	r3, [r4]
 2050 00e0 9FE7     		b	.L166
 2051              	.LBE444:
 2052              	.LBE453:
 2053              	.LBE456:
ARM GAS  /tmp/ccep7lwr.s 			page 114


 2054              	.LBE483:
 2055              		.cfi_endproc
 2056              	.LFE509:
 2058 00e2 00BF     		.section	.text.STSPIN32G4_get3V3,"ax",%progbits
 2059              		.align	1
 2060              		.p2align 2,,3
 2061              		.global	STSPIN32G4_get3V3
 2062              		.syntax unified
 2063              		.thumb
 2064              		.thumb_func
 2065              		.fpu fpv4-sp-d16
 2067              	STSPIN32G4_get3V3:
 2068              	.LVL175:
 2069              	.LFB510:
 465:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2070              		.loc 1 465 1 is_stmt 1 view -0
 2071              		.cfi_startproc
 2072              		@ args = 0, pretend = 0, frame = 8
 2073              		@ frame_needed = 0, uses_anonymous_args = 0
 466:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 2074              		.loc 1 466 3 view .LVU647
 467:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2075              		.loc 1 467 3 view .LVU648
 465:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2076              		.loc 1 465 1 is_stmt 0 view .LVU649
 2077 0000 10B5     		push	{r4, lr}
 2078              	.LCFI41:
 2079              		.cfi_def_cfa_offset 8
 2080              		.cfi_offset 4, -8
 2081              		.cfi_offset 14, -4
 2082 0002 82B0     		sub	sp, sp, #8
 2083              	.LCFI42:
 2084              		.cfi_def_cfa_offset 16
 467:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2085              		.loc 1 467 11 view .LVU650
 2086 0004 0023     		movs	r3, #0
 2087 0006 8DF80730 		strb	r3, [sp, #7]
 469:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2088              		.loc 1 469 3 is_stmt 1 view .LVU651
 469:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2089              		.loc 1 469 6 is_stmt 0 view .LVU652
 2090 000a 88B1     		cbz	r0, .L201
 474:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2091              		.loc 1 474 3 is_stmt 1 view .LVU653
 2092 000c 0C46     		mov	r4, r1
 474:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2093              		.loc 1 474 6 is_stmt 0 view .LVU654
 2094 000e 79B1     		cbz	r1, .L201
 479:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *enabled = (i2cReg & STSPIN32G4_I2C_REG3V3_DIS) ? false : true;
 2095              		.loc 1 479 3 is_stmt 1 view .LVU655
 2096              	.LVL176:
 2097              	.LBB484:
 2098              	.LBI484:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2099              		.loc 1 178 26 view .LVU656
 2100              	.LBB485:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
ARM GAS  /tmp/ccep7lwr.s 			page 115


 2101              		.loc 1 180 3 view .LVU657
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2102              		.loc 1 181 3 view .LVU658
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2103              		.loc 1 187 3 view .LVU659
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2104              		.loc 1 187 6 is_stmt 0 view .LVU660
 2105 0010 0368     		ldr	r3, [r0]
 2106 0012 83B1     		cbz	r3, .L202
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2107              		.loc 1 193 3 is_stmt 1 view .LVU661
 2108 0014 0DF10702 		add	r2, sp, #7
 2109              	.LVL177:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2110              		.loc 1 193 3 is_stmt 0 view .LVU662
 2111 0018 0121     		movs	r1, #1
 2112              	.LVL178:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2113              		.loc 1 193 3 view .LVU663
 2114 001a FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 2115              	.LVL179:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2116              		.loc 1 193 3 view .LVU664
 2117              	.LBE485:
 2118              	.LBE484:
 480:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2119              		.loc 1 480 59 view .LVU665
 2120 001e 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 2121 0022 83F04003 		eor	r3, r3, #64
 2122 0026 C3F38013 		ubfx	r3, r3, #6, #1
 2123              	.L199:
 2124              	.LVL180:
 480:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2125              		.loc 1 480 3 is_stmt 1 view .LVU666
 480:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2126              		.loc 1 480 12 is_stmt 0 view .LVU667
 2127 002a 2370     		strb	r3, [r4]
 482:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 2128              		.loc 1 482 3 is_stmt 1 view .LVU668
 483:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2129              		.loc 1 483 1 is_stmt 0 view .LVU669
 2130 002c 02B0     		add	sp, sp, #8
 2131              	.LCFI43:
 2132              		.cfi_remember_state
 2133              		.cfi_def_cfa_offset 8
 2134              		@ sp needed
 2135 002e 10BD     		pop	{r4, pc}
 2136              	.LVL181:
 2137              	.L201:
 2138              	.LCFI44:
 2139              		.cfi_restore_state
 471:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2140              		.loc 1 471 12 view .LVU670
 2141 0030 0120     		movs	r0, #1
 2142              	.LVL182:
 483:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2143              		.loc 1 483 1 view .LVU671
ARM GAS  /tmp/ccep7lwr.s 			page 116


 2144 0032 02B0     		add	sp, sp, #8
 2145              	.LCFI45:
 2146              		.cfi_remember_state
 2147              		.cfi_def_cfa_offset 8
 2148              		@ sp needed
 2149 0034 10BD     		pop	{r4, pc}
 2150              	.LVL183:
 2151              	.L202:
 2152              	.LCFI46:
 2153              		.cfi_restore_state
 2154              	.LBB487:
 2155              	.LBB486:
 483:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2156              		.loc 1 483 1 view .LVU672
 2157 0036 0123     		movs	r3, #1
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2158              		.loc 1 190 12 view .LVU673
 2159 0038 1846     		mov	r0, r3
 2160              	.LVL184:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2161              		.loc 1 190 12 view .LVU674
 2162 003a F6E7     		b	.L199
 2163              	.LBE486:
 2164              	.LBE487:
 2165              		.cfi_endproc
 2166              	.LFE510:
 2168              		.section	.text.STSPIN32G4_setVCC,"ax",%progbits
 2169              		.align	1
 2170              		.p2align 2,,3
 2171              		.global	STSPIN32G4_setVCC
 2172              		.syntax unified
 2173              		.thumb
 2174              		.thumb_func
 2175              		.fpu fpv4-sp-d16
 2177              	STSPIN32G4_setVCC:
 2178              	.LVL185:
 2179              	.LFB511:
 486:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2180              		.loc 1 486 1 is_stmt 1 view -0
 2181              		.cfi_startproc
 2182              		@ args = 0, pretend = 0, frame = 16
 2183              		@ frame_needed = 0, uses_anonymous_args = 0
 487:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 2184              		.loc 1 487 3 view .LVU676
 488:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2185              		.loc 1 488 3 view .LVU677
 486:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2186              		.loc 1 486 1 is_stmt 0 view .LVU678
 2187 0000 30B5     		push	{r4, r5, lr}
 2188              	.LCFI47:
 2189              		.cfi_def_cfa_offset 12
 2190              		.cfi_offset 4, -12
 2191              		.cfi_offset 5, -8
 2192              		.cfi_offset 14, -4
 2193 0002 85B0     		sub	sp, sp, #20
 2194              	.LCFI48:
 2195              		.cfi_def_cfa_offset 32
ARM GAS  /tmp/ccep7lwr.s 			page 117


 488:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2196              		.loc 1 488 11 view .LVU679
 2197 0004 0023     		movs	r3, #0
 486:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2198              		.loc 1 486 1 view .LVU680
 2199 0006 0191     		str	r1, [sp, #4]
 488:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2200              		.loc 1 488 11 view .LVU681
 2201 0008 8DF80F30 		strb	r3, [sp, #15]
 490:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2202              		.loc 1 490 3 is_stmt 1 view .LVU682
 490:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2203              		.loc 1 490 6 is_stmt 0 view .LVU683
 2204 000c 10B3     		cbz	r0, .L207
 495:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2205              		.loc 1 495 3 is_stmt 1 view .LVU684
 2206              	.LVL186:
 2207              	.LBB536:
 2208              	.LBI536:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2209              		.loc 1 178 26 view .LVU685
 2210              	.LBB537:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2211              		.loc 1 180 3 view .LVU686
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2212              		.loc 1 181 3 view .LVU687
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2213              		.loc 1 187 3 view .LVU688
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2214              		.loc 1 187 6 is_stmt 0 view .LVU689
 2215 000e 0368     		ldr	r3, [r0]
 2216 0010 0446     		mov	r4, r0
 2217 0012 FBB1     		cbz	r3, .L207
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2218              		.loc 1 193 3 is_stmt 1 view .LVU690
 2219 0014 0DF10F02 		add	r2, sp, #15
 2220              	.LVL187:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2221              		.loc 1 193 3 is_stmt 0 view .LVU691
 2222 0018 0121     		movs	r1, #1
 2223 001a FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 2224              	.LVL188:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2225              		.loc 1 193 3 view .LVU692
 2226              	.LBE537:
 2227              	.LBE536:
 497:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2228              		.loc 1 497 3 is_stmt 1 view .LVU693
 2229              	.LBB538:
 2230              	.LBB539:
 2231              	.LBB540:
 2232              	.LBB541:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2233              		.loc 1 301 6 is_stmt 0 view .LVU694
 2234 001e 2368     		ldr	r3, [r4]
 2235              	.LBE541:
 2236              	.LBE540:
ARM GAS  /tmp/ccep7lwr.s 			page 118


 2237              	.LBE539:
 2238              	.LBE538:
 497:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2239              		.loc 1 497 6 view .LVU695
 2240 0020 E0B1     		cbz	r0, .L276
 2241              	.LVL189:
 2242              	.L222:
 585:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2243              		.loc 1 585 5 is_stmt 1 view .LVU696
 2244              	.LBB556:
 2245              	.LBI556:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2246              		.loc 1 110 26 view .LVU697
 2247              	.LBB557:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 2248              		.loc 1 112 3 view .LVU698
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 2249              		.loc 1 113 3 view .LVU699
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2250              		.loc 1 114 3 view .LVU700
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2251              		.loc 1 116 3 view .LVU701
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 2252              		.loc 1 121 3 view .LVU702
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2253              		.loc 1 122 3 view .LVU703
 2254              	.LBB558:
 2255              	.LBI558:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2256              		.loc 1 292 26 view .LVU704
 2257              	.LBB559:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2258              		.loc 1 294 3 view .LVU705
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2259              		.loc 1 295 3 view .LVU706
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2260              		.loc 1 301 3 view .LVU707
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2261              		.loc 1 301 6 is_stmt 0 view .LVU708
 2262 0022 BBB1     		cbz	r3, .L207
 2263 0024 DD22     		movs	r2, #221
 2264 0026 0B21     		movs	r1, #11
 2265 0028 2046     		mov	r0, r4
 2266 002a FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 2267              	.LVL190:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2268              		.loc 1 301 6 view .LVU709
 2269              	.LBE559:
 2270              	.LBE558:
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2271              		.loc 1 126 3 is_stmt 1 view .LVU710
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2272              		.loc 1 126 6 is_stmt 0 view .LVU711
 2273 002e 0546     		mov	r5, r0
 2274 0030 68B9     		cbnz	r0, .L242
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2275              		.loc 1 128 5 is_stmt 1 view .LVU712
ARM GAS  /tmp/ccep7lwr.s 			page 119


 2276              	.LVL191:
 2277              	.LBB562:
 2278              	.LBI562:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2279              		.loc 1 1337 26 view .LVU713
 2280              	.LBE562:
 2281              	.LBE557:
 2282              	.LBE556:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2283              		.loc 1 1339 3 view .LVU714
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2284              		.loc 1 1344 3 view .LVU715
 2285              		.loc 1 1349 3 view .LVU716
 2286              	.LBB574:
 2287              	.LBB571:
 2288              	.LBB568:
 2289              	.LBB563:
 2290              	.LBI563:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2291              		.loc 1 178 26 view .LVU717
 2292              	.LBB564:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2293              		.loc 1 180 3 view .LVU718
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2294              		.loc 1 181 3 view .LVU719
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2295              		.loc 1 187 3 view .LVU720
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2296              		.loc 1 187 6 is_stmt 0 view .LVU721
 2297 0032 2368     		ldr	r3, [r4]
 2298 0034 73B1     		cbz	r3, .L207
 2299              	.LVL192:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2300              		.loc 1 187 6 view .LVU722
 2301              	.LBE564:
 2302              	.LBE563:
 2303              	.LBB565:
 2304              	.LBI565:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2305              		.loc 1 1337 26 is_stmt 1 view .LVU723
 2306              	.LBB566:
 2307              	.LBB567:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2308              		.loc 1 193 3 view .LVU724
 2309 0036 03AA     		add	r2, sp, #12
 2310              	.LVL193:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2311              		.loc 1 193 3 is_stmt 0 view .LVU725
 2312 0038 8021     		movs	r1, #128
 2313 003a 2046     		mov	r0, r4
 2314              	.LVL194:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2315              		.loc 1 193 3 view .LVU726
 2316 003c FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 2317              	.LVL195:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2318              		.loc 1 193 3 view .LVU727
ARM GAS  /tmp/ccep7lwr.s 			page 120


 2319              	.LBE567:
 2320              	.LBE566:
 2321              	.LBE565:
 2322              	.LBE568:
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2323              		.loc 1 131 3 is_stmt 1 view .LVU728
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2324              		.loc 1 131 6 is_stmt 0 view .LVU729
 2325 0040 0546     		mov	r5, r0
 2326 0042 20B9     		cbnz	r0, .L242
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2327              		.loc 1 133 5 is_stmt 1 view .LVU730
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2328              		.loc 1 133 8 is_stmt 0 view .LVU731
 2329 0044 9DF80C50 		ldrb	r5, [sp, #12]	@ zero_extendqisi2
 2330 0048 ED43     		mvns	r5, r5
 135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2331              		.loc 1 135 14 view .LVU732
 2332 004a C5F3C015 		ubfx	r5, r5, #7, #1
 2333              	.LVL196:
 2334              	.L242:
 135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2335              		.loc 1 135 14 view .LVU733
 2336              	.LBE571:
 2337              	.LBE574:
 587:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2338              		.loc 1 587 1 view .LVU734
 2339 004e 2846     		mov	r0, r5
 2340 0050 05B0     		add	sp, sp, #20
 2341              	.LCFI49:
 2342              		.cfi_remember_state
 2343              		.cfi_def_cfa_offset 12
 2344              		@ sp needed
 2345 0052 30BD     		pop	{r4, r5, pc}
 2346              	.LVL197:
 2347              	.L207:
 2348              	.LCFI50:
 2349              		.cfi_restore_state
 585:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2350              		.loc 1 585 5 is_stmt 1 view .LVU735
 2351              	.LBB575:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2352              		.loc 1 110 26 view .LVU736
 2353              	.LBB572:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 2354              		.loc 1 112 3 view .LVU737
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 2355              		.loc 1 113 3 view .LVU738
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2356              		.loc 1 114 3 view .LVU739
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2357              		.loc 1 116 3 view .LVU740
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 2358              		.loc 1 121 3 view .LVU741
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2359              		.loc 1 122 3 view .LVU742
 2360              	.LBB569:
ARM GAS  /tmp/ccep7lwr.s 			page 121


 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2361              		.loc 1 292 26 view .LVU743
 2362              	.LBB560:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2363              		.loc 1 294 3 view .LVU744
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2364              		.loc 1 295 3 view .LVU745
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2365              		.loc 1 301 3 view .LVU746
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2366              		.loc 1 304 12 is_stmt 0 view .LVU747
 2367 0054 0125     		movs	r5, #1
 2368              	.LBE560:
 2369              	.LBE569:
 2370              	.LBE572:
 2371              	.LBE575:
 587:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2372              		.loc 1 587 1 view .LVU748
 2373 0056 2846     		mov	r0, r5
 2374 0058 05B0     		add	sp, sp, #20
 2375              	.LCFI51:
 2376              		.cfi_remember_state
 2377              		.cfi_def_cfa_offset 12
 2378              		@ sp needed
 2379 005a 30BD     		pop	{r4, r5, pc}
 2380              	.LVL198:
 2381              	.L276:
 2382              	.LCFI52:
 2383              		.cfi_restore_state
 499:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2384              		.loc 1 499 5 is_stmt 1 view .LVU749
 2385              	.LBB576:
 2386              	.LBI538:
 144:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2387              		.loc 1 144 26 view .LVU750
 2388              	.LBB554:
 146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 2389              		.loc 1 146 3 view .LVU751
 147:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 2390              		.loc 1 147 3 view .LVU752
 148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2391              		.loc 1 148 3 view .LVU753
 150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2392              		.loc 1 150 3 view .LVU754
 155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 2393              		.loc 1 155 3 view .LVU755
 156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2394              		.loc 1 156 3 view .LVU756
 2395              	.LBB543:
 2396              	.LBI540:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2397              		.loc 1 292 26 view .LVU757
 2398              	.LBB542:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2399              		.loc 1 294 3 view .LVU758
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2400              		.loc 1 295 3 view .LVU759
ARM GAS  /tmp/ccep7lwr.s 			page 122


 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2401              		.loc 1 301 3 view .LVU760
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2402              		.loc 1 301 6 is_stmt 0 view .LVU761
 2403 005c 002B     		cmp	r3, #0
 2404 005e F9D0     		beq	.L207
 2405 0060 2D22     		movs	r2, #45
 2406 0062 0B21     		movs	r1, #11
 2407 0064 2046     		mov	r0, r4
 2408              	.LVL199:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2409              		.loc 1 301 6 view .LVU762
 2410 0066 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 2411              	.LVL200:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2412              		.loc 1 301 6 view .LVU763
 2413              	.LBE542:
 2414              	.LBE543:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2415              		.loc 1 160 3 is_stmt 1 view .LVU764
 2416              	.LBB544:
 2417              	.LBB545:
 2418              	.LBB546:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2419              		.loc 1 187 6 is_stmt 0 view .LVU765
 2420 006a 2368     		ldr	r3, [r4]
 2421              	.LBE546:
 2422              	.LBE545:
 2423              	.LBE544:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2424              		.loc 1 160 6 view .LVU766
 2425 006c 0028     		cmp	r0, #0
 2426 006e D8D1     		bne	.L222
 162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2427              		.loc 1 162 5 is_stmt 1 view .LVU767
 2428              	.LVL201:
 2429              	.LBB552:
 2430              	.LBI544:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2431              		.loc 1 1337 26 view .LVU768
 2432              	.LBE552:
 2433              	.LBE554:
 2434              	.LBE576:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2435              		.loc 1 1339 3 view .LVU769
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2436              		.loc 1 1344 3 view .LVU770
 2437              		.loc 1 1349 3 view .LVU771
 2438              	.LBB577:
 2439              	.LBB555:
 2440              	.LBB553:
 2441              	.LBB548:
 2442              	.LBI545:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2443              		.loc 1 178 26 view .LVU772
 2444              	.LBB547:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
ARM GAS  /tmp/ccep7lwr.s 			page 123


 2445              		.loc 1 180 3 view .LVU773
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2446              		.loc 1 181 3 view .LVU774
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2447              		.loc 1 187 3 view .LVU775
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2448              		.loc 1 187 6 is_stmt 0 view .LVU776
 2449 0070 002B     		cmp	r3, #0
 2450 0072 EFD0     		beq	.L207
 2451              	.LVL202:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2452              		.loc 1 187 6 view .LVU777
 2453              	.LBE547:
 2454              	.LBE548:
 2455              	.LBB549:
 2456              	.LBI549:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2457              		.loc 1 1337 26 is_stmt 1 view .LVU778
 2458              	.LBB550:
 2459              	.LBB551:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2460              		.loc 1 193 3 view .LVU779
 2461 0074 03AA     		add	r2, sp, #12
 2462              	.LVL203:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2463              		.loc 1 193 3 is_stmt 0 view .LVU780
 2464 0076 8021     		movs	r1, #128
 2465 0078 2046     		mov	r0, r4
 2466              	.LVL204:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2467              		.loc 1 193 3 view .LVU781
 2468 007a FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 2469              	.LVL205:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2470              		.loc 1 193 3 view .LVU782
 2471              	.LBE551:
 2472              	.LBE550:
 2473              	.LBE549:
 2474              	.LBE553:
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2475              		.loc 1 165 3 is_stmt 1 view .LVU783
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2476              		.loc 1 165 6 is_stmt 0 view .LVU784
 2477 007e 0028     		cmp	r0, #0
 2478 0080 40F09B80 		bne	.L275
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2479              		.loc 1 167 5 is_stmt 1 view .LVU785
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2480              		.loc 1 167 8 is_stmt 0 view .LVU786
 2481 0084 9DF90C30 		ldrsb	r3, [sp, #12]
 2482 0088 002B     		cmp	r3, #0
 2483 008a C0F29680 		blt	.L275
 2484              	.LVL206:
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2485              		.loc 1 167 8 view .LVU787
 2486              	.LBE555:
 2487              	.LBE577:
ARM GAS  /tmp/ccep7lwr.s 			page 124


 502:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2488              		.loc 1 502 3 is_stmt 1 view .LVU788
 504:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2489              		.loc 1 504 5 view .LVU789
 2490 008e 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 2491 0092 042B     		cmp	r3, #4
 2492 0094 00F29180 		bhi	.L275
 2493 0098 DFE803F0 		tbb	[pc, r3]
 2494              	.L217:
 2495 009c 82       		.byte	(.L221-.L217)/2
 2496 009d 7B       		.byte	(.L220-.L217)/2
 2497 009e 72       		.byte	(.L219-.L217)/2
 2498 009f 69       		.byte	(.L218-.L217)/2
 2499 00a0 03       		.byte	(.L216-.L217)/2
 2500 00a1 00       		.p2align 1
 2501              	.L216:
 526:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_3;
 2502              		.loc 1 526 9 view .LVU790
 527:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2503              		.loc 1 527 9 view .LVU791
 526:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_3;
 2504              		.loc 1 526 16 is_stmt 0 view .LVU792
 2505 00a2 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 2506 00a6 22F02002 		bic	r2, r2, #32
 527:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2507              		.loc 1 527 16 view .LVU793
 2508 00aa 42F00302 		orr	r2, r2, #3
 2509 00ae 8DF80F20 		strb	r2, [sp, #15]
 528:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       default:
 2510              		.loc 1 528 9 is_stmt 1 view .LVU794
 2511              	.L223:
 535:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2512              		.loc 1 535 3 view .LVU795
 537:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2513              		.loc 1 537 5 view .LVU796
 2514              	.LVL207:
 2515              	.LBB578:
 2516              	.LBI578:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2517              		.loc 1 292 26 view .LVU797
 2518              	.LBB579:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2519              		.loc 1 294 3 view .LVU798
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2520              		.loc 1 295 3 view .LVU799
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2521              		.loc 1 301 3 view .LVU800
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2522              		.loc 1 301 6 is_stmt 0 view .LVU801
 2523 00b2 2368     		ldr	r3, [r4]
 2524 00b4 002B     		cmp	r3, #0
 2525 00b6 CDD0     		beq	.L207
 2526 00b8 0121     		movs	r1, #1
 2527 00ba 2046     		mov	r0, r4
 2528 00bc FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 2529              	.LVL208:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 125


 2530              		.loc 1 301 6 view .LVU802
 2531              	.LBE579:
 2532              	.LBE578:
 540:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2533              		.loc 1 540 3 is_stmt 1 view .LVU803
 2534              	.LBB580:
 2535              	.LBB581:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2536              		.loc 1 187 6 is_stmt 0 view .LVU804
 2537 00c0 2368     		ldr	r3, [r4]
 2538              	.LBE581:
 2539              	.LBE580:
 540:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2540              		.loc 1 540 6 view .LVU805
 2541 00c2 0028     		cmp	r0, #0
 2542 00c4 ADD1     		bne	.L222
 542:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2543              		.loc 1 542 5 is_stmt 1 view .LVU806
 2544              	.LVL209:
 2545              	.LBB583:
 2546              	.LBI580:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2547              		.loc 1 178 26 view .LVU807
 2548              	.LBB582:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2549              		.loc 1 180 3 view .LVU808
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2550              		.loc 1 181 3 view .LVU809
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2551              		.loc 1 187 3 view .LVU810
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2552              		.loc 1 187 6 is_stmt 0 view .LVU811
 2553 00c6 002B     		cmp	r3, #0
 2554 00c8 C4D0     		beq	.L207
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2555              		.loc 1 193 3 is_stmt 1 view .LVU812
 2556 00ca 0DF10F02 		add	r2, sp, #15
 2557              	.LVL210:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2558              		.loc 1 193 3 is_stmt 0 view .LVU813
 2559 00ce 0821     		movs	r1, #8
 2560 00d0 2046     		mov	r0, r4
 2561              	.LVL211:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2562              		.loc 1 193 3 view .LVU814
 2563 00d2 FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 2564              	.LVL212:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2565              		.loc 1 193 3 view .LVU815
 2566              	.LBE582:
 2567              	.LBE583:
 545:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2568              		.loc 1 545 3 is_stmt 1 view .LVU816
 545:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2569              		.loc 1 545 6 is_stmt 0 view .LVU817
 2570 00d6 0028     		cmp	r0, #0
 2571 00d8 6FD1     		bne	.L275
ARM GAS  /tmp/ccep7lwr.s 			page 126


 547:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2572              		.loc 1 547 5 is_stmt 1 view .LVU818
 547:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2573              		.loc 1 547 8 is_stmt 0 view .LVU819
 2574 00da 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 549:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2575              		.loc 1 549 14 view .LVU820
 2576 00de 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 547:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2577              		.loc 1 547 8 view .LVU821
 2578 00e2 002B     		cmp	r3, #0
 2579 00e4 66D0     		beq	.L226
 549:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2580              		.loc 1 549 7 is_stmt 1 view .LVU822
 549:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2581              		.loc 1 549 14 is_stmt 0 view .LVU823
 2582 00e6 42F00102 		orr	r2, r2, #1
 2583              	.L227:
 2584              	.LBB584:
 2585              	.LBB585:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2586              		.loc 1 301 6 view .LVU824
 2587 00ea 2368     		ldr	r3, [r4]
 2588 00ec 8DF80F20 		strb	r2, [sp, #15]
 2589              	.LBE585:
 2590              	.LBE584:
 556:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2591              		.loc 1 556 5 is_stmt 1 view .LVU825
 2592              	.LVL213:
 2593              	.LBB587:
 2594              	.LBI584:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2595              		.loc 1 292 26 view .LVU826
 2596              	.LBB586:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2597              		.loc 1 294 3 view .LVU827
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2598              		.loc 1 295 3 view .LVU828
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2599              		.loc 1 301 3 view .LVU829
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2600              		.loc 1 301 6 is_stmt 0 view .LVU830
 2601 00f0 002B     		cmp	r3, #0
 2602 00f2 AFD0     		beq	.L207
 2603 00f4 0821     		movs	r1, #8
 2604 00f6 2046     		mov	r0, r4
 2605              	.LVL214:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2606              		.loc 1 301 6 view .LVU831
 2607 00f8 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 2608              	.LVL215:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2609              		.loc 1 301 6 view .LVU832
 2610              	.LBE586:
 2611              	.LBE587:
 559:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2612              		.loc 1 559 3 is_stmt 1 view .LVU833
ARM GAS  /tmp/ccep7lwr.s 			page 127


 2613              	.LBB588:
 2614              	.LBB589:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2615              		.loc 1 187 6 is_stmt 0 view .LVU834
 2616 00fc 2368     		ldr	r3, [r4]
 2617              	.LBE589:
 2618              	.LBE588:
 559:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2619              		.loc 1 559 6 view .LVU835
 2620 00fe 0028     		cmp	r0, #0
 2621 0100 8FD1     		bne	.L222
 561:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2622              		.loc 1 561 5 is_stmt 1 view .LVU836
 2623              	.LVL216:
 2624              	.LBB591:
 2625              	.LBI588:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2626              		.loc 1 178 26 view .LVU837
 2627              	.LBB590:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2628              		.loc 1 180 3 view .LVU838
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2629              		.loc 1 181 3 view .LVU839
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2630              		.loc 1 187 3 view .LVU840
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2631              		.loc 1 187 6 is_stmt 0 view .LVU841
 2632 0102 002B     		cmp	r3, #0
 2633 0104 A6D0     		beq	.L207
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2634              		.loc 1 193 3 is_stmt 1 view .LVU842
 2635 0106 0DF10F02 		add	r2, sp, #15
 2636              	.LVL217:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2637              		.loc 1 193 3 is_stmt 0 view .LVU843
 2638 010a 0721     		movs	r1, #7
 2639 010c 2046     		mov	r0, r4
 2640              	.LVL218:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2641              		.loc 1 193 3 view .LVU844
 2642 010e FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 2643              	.LVL219:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2644              		.loc 1 193 3 view .LVU845
 2645              	.LBE590:
 2646              	.LBE591:
 564:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2647              		.loc 1 564 3 is_stmt 1 view .LVU846
 564:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2648              		.loc 1 564 6 is_stmt 0 view .LVU847
 2649 0112 0028     		cmp	r0, #0
 2650 0114 51D1     		bne	.L275
 566:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2651              		.loc 1 566 5 is_stmt 1 view .LVU848
 566:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2652              		.loc 1 566 8 is_stmt 0 view .LVU849
 2653 0116 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
ARM GAS  /tmp/ccep7lwr.s 			page 128


 568:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2654              		.loc 1 568 14 view .LVU850
 2655 011a 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 566:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2656              		.loc 1 566 8 view .LVU851
 2657 011e 002B     		cmp	r3, #0
 2658 0120 45D0     		beq	.L231
 568:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2659              		.loc 1 568 7 is_stmt 1 view .LVU852
 568:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2660              		.loc 1 568 14 is_stmt 0 view .LVU853
 2661 0122 42F00102 		orr	r2, r2, #1
 2662              	.L232:
 2663              	.LBB592:
 2664              	.LBB593:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2665              		.loc 1 301 6 view .LVU854
 2666 0126 2368     		ldr	r3, [r4]
 2667 0128 8DF80F20 		strb	r2, [sp, #15]
 2668              	.LBE593:
 2669              	.LBE592:
 575:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2670              		.loc 1 575 5 is_stmt 1 view .LVU855
 2671              	.LVL220:
 2672              	.LBB595:
 2673              	.LBI592:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2674              		.loc 1 292 26 view .LVU856
 2675              	.LBB594:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2676              		.loc 1 294 3 view .LVU857
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2677              		.loc 1 295 3 view .LVU858
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2678              		.loc 1 301 3 view .LVU859
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2679              		.loc 1 301 6 is_stmt 0 view .LVU860
 2680 012c 002B     		cmp	r3, #0
 2681 012e 91D0     		beq	.L207
 2682 0130 0721     		movs	r1, #7
 2683 0132 2046     		mov	r0, r4
 2684              	.LVL221:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2685              		.loc 1 301 6 view .LVU861
 2686 0134 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 2687              	.LVL222:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2688              		.loc 1 301 6 view .LVU862
 2689              	.LBE594:
 2690              	.LBE595:
 578:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2691              		.loc 1 578 3 is_stmt 1 view .LVU863
 2692              	.LBB596:
 2693              	.LBB597:
 2694              	.LBB598:
 2695              	.LBB599:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 129


 2696              		.loc 1 301 6 is_stmt 0 view .LVU864
 2697 0138 2368     		ldr	r3, [r4]
 2698              	.LBE599:
 2699              	.LBE598:
 2700              	.LBE597:
 2701              	.LBE596:
 578:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2702              		.loc 1 578 6 view .LVU865
 2703 013a 0546     		mov	r5, r0
 2704 013c 0028     		cmp	r0, #0
 2705 013e 7FF470AF 		bne	.L222
 580:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 2706              		.loc 1 580 5 is_stmt 1 view .LVU866
 2707              	.LVL223:
 2708              	.LBB611:
 2709              	.LBI596:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2710              		.loc 1 110 26 view .LVU867
 2711              	.LBB609:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 2712              		.loc 1 112 3 view .LVU868
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 2713              		.loc 1 113 3 view .LVU869
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2714              		.loc 1 114 3 view .LVU870
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2715              		.loc 1 116 3 view .LVU871
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 2716              		.loc 1 121 3 view .LVU872
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2717              		.loc 1 122 3 view .LVU873
 2718              	.LBB601:
 2719              	.LBI598:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2720              		.loc 1 292 26 view .LVU874
 2721              	.LBB600:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2722              		.loc 1 294 3 view .LVU875
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2723              		.loc 1 295 3 view .LVU876
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2724              		.loc 1 301 3 view .LVU877
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2725              		.loc 1 301 6 is_stmt 0 view .LVU878
 2726 0142 002B     		cmp	r3, #0
 2727 0144 83D0     		beq	.L242
 2728 0146 DD22     		movs	r2, #221
 2729 0148 0B21     		movs	r1, #11
 2730 014a 2046     		mov	r0, r4
 2731              	.LVL224:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2732              		.loc 1 301 6 view .LVU879
 2733 014c FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 2734              	.LVL225:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2735              		.loc 1 301 6 view .LVU880
 2736              	.LBE600:
ARM GAS  /tmp/ccep7lwr.s 			page 130


 2737              	.LBE601:
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2738              		.loc 1 126 3 is_stmt 1 view .LVU881
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2739              		.loc 1 126 6 is_stmt 0 view .LVU882
 2740 0150 0028     		cmp	r0, #0
 2741 0152 7FF47CAF 		bne	.L242
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2742              		.loc 1 128 5 is_stmt 1 view .LVU883
 2743              	.LVL226:
 2744              	.LBB602:
 2745              	.LBI602:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2746              		.loc 1 1337 26 view .LVU884
 2747              	.LBE602:
 2748              	.LBE609:
 2749              	.LBE611:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2750              		.loc 1 1339 3 view .LVU885
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2751              		.loc 1 1344 3 view .LVU886
 2752              		.loc 1 1349 3 view .LVU887
 2753              	.LBB612:
 2754              	.LBB610:
 2755              	.LBB608:
 2756              	.LBB603:
 2757              	.LBI603:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2758              		.loc 1 178 26 view .LVU888
 2759              	.LBB604:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2760              		.loc 1 180 3 view .LVU889
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2761              		.loc 1 181 3 view .LVU890
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2762              		.loc 1 187 3 view .LVU891
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2763              		.loc 1 187 6 is_stmt 0 view .LVU892
 2764 0156 2368     		ldr	r3, [r4]
 2765 0158 002B     		cmp	r3, #0
 2766 015a 3FF478AF 		beq	.L242
 2767              	.LVL227:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2768              		.loc 1 187 6 view .LVU893
 2769              	.LBE604:
 2770              	.LBE603:
 2771              	.LBB605:
 2772              	.LBI605:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2773              		.loc 1 1337 26 is_stmt 1 view .LVU894
 2774              	.LBB606:
 2775              	.LBB607:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2776              		.loc 1 193 3 view .LVU895
 2777 015e 03AA     		add	r2, sp, #12
 2778              	.LVL228:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 131


 2779              		.loc 1 193 3 is_stmt 0 view .LVU896
 2780 0160 8021     		movs	r1, #128
 2781 0162 2046     		mov	r0, r4
 2782              	.LVL229:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2783              		.loc 1 193 3 view .LVU897
 2784 0164 FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 2785              	.LVL230:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2786              		.loc 1 193 3 view .LVU898
 2787              	.LBE607:
 2788              	.LBE606:
 2789              	.LBE605:
 2790              	.LBE608:
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2791              		.loc 1 131 3 is_stmt 1 view .LVU899
 2792              	.LBE610:
 2793              	.LBE612:
 587:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2794              		.loc 1 587 1 is_stmt 0 view .LVU900
 2795 0168 2846     		mov	r0, r5
 2796 016a 05B0     		add	sp, sp, #20
 2797              	.LCFI53:
 2798              		.cfi_remember_state
 2799              		.cfi_def_cfa_offset 12
 2800              		@ sp needed
 2801 016c 30BD     		pop	{r4, r5, pc}
 2802              	.LVL231:
 2803              	.L218:
 2804              	.LCFI54:
 2805              		.cfi_restore_state
 521:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_2;
 2806              		.loc 1 521 9 is_stmt 1 view .LVU901
 522:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2807              		.loc 1 522 9 view .LVU902
 521:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_2;
 2808              		.loc 1 521 16 is_stmt 0 view .LVU903
 2809 016e 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 2810 0172 22F02302 		bic	r2, r2, #35
 522:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2811              		.loc 1 522 16 view .LVU904
 2812 0176 42F00202 		orr	r2, r2, #2
 2813 017a 8DF80F20 		strb	r2, [sp, #15]
 523:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2814              		.loc 1 523 9 is_stmt 1 view .LVU905
 2815 017e 98E7     		b	.L223
 2816              	.L219:
 516:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_1;
 2817              		.loc 1 516 9 view .LVU906
 517:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2818              		.loc 1 517 9 view .LVU907
 516:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_1;
 2819              		.loc 1 516 16 is_stmt 0 view .LVU908
 2820 0180 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 2821 0184 22F02302 		bic	r2, r2, #35
 517:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2822              		.loc 1 517 16 view .LVU909
ARM GAS  /tmp/ccep7lwr.s 			page 132


 2823 0188 42F00102 		orr	r2, r2, #1
 2824 018c 8DF80F20 		strb	r2, [sp, #15]
 518:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2825              		.loc 1 518 9 is_stmt 1 view .LVU910
 2826 0190 8FE7     		b	.L223
 2827              	.L220:
 511:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_0;
 2828              		.loc 1 511 9 view .LVU911
 511:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         i2cReg |= STSPIN32G4_I2C_VCC_VAL_0;
 2829              		.loc 1 511 16 is_stmt 0 view .LVU912
 2830 0192 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 2831 0196 02F0DC02 		and	r2, r2, #220
 2832 019a 8DF80F20 		strb	r2, [sp, #15]
 512:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2833              		.loc 1 512 9 is_stmt 1 view .LVU913
 513:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2834              		.loc 1 513 9 view .LVU914
 2835 019e 88E7     		b	.L223
 2836              	.L221:
 507:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2837              		.loc 1 507 9 view .LVU915
 507:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 2838              		.loc 1 507 16 is_stmt 0 view .LVU916
 2839 01a0 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 2840 01a4 42F02002 		orr	r2, r2, #32
 2841 01a8 8DF80F20 		strb	r2, [sp, #15]
 508:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2842              		.loc 1 508 9 is_stmt 1 view .LVU917
 2843 01ac 81E7     		b	.L223
 2844              	.LVL232:
 2845              	.L231:
 572:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2846              		.loc 1 572 7 view .LVU918
 572:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2847              		.loc 1 572 14 is_stmt 0 view .LVU919
 2848 01ae 02F0FE02 		and	r2, r2, #254
 2849 01b2 B8E7     		b	.L232
 2850              	.L226:
 553:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2851              		.loc 1 553 7 is_stmt 1 view .LVU920
 553:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 2852              		.loc 1 553 14 is_stmt 0 view .LVU921
 2853 01b4 02F0FE02 		and	r2, r2, #254
 2854 01b8 97E7     		b	.L227
 2855              	.LVL233:
 2856              	.L275:
 2857              	.LBB613:
 2858              	.LBB573:
 2859              	.LBB570:
 2860              	.LBB561:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2861              		.loc 1 301 10 view .LVU922
 2862 01ba 2368     		ldr	r3, [r4]
 2863 01bc 31E7     		b	.L222
 2864              	.LBE561:
 2865              	.LBE570:
 2866              	.LBE573:
ARM GAS  /tmp/ccep7lwr.s 			page 133


 2867              	.LBE613:
 2868              		.cfi_endproc
 2869              	.LFE511:
 2871 01be 00BF     		.section	.text.STSPIN32G4_getVCC,"ax",%progbits
 2872              		.align	1
 2873              		.p2align 2,,3
 2874              		.global	STSPIN32G4_getVCC
 2875              		.syntax unified
 2876              		.thumb
 2877              		.thumb_func
 2878              		.fpu fpv4-sp-d16
 2880              	STSPIN32G4_getVCC:
 2881              	.LVL234:
 2882              	.LFB512:
 590:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2883              		.loc 1 590 1 is_stmt 1 view -0
 2884              		.cfi_startproc
 2885              		@ args = 0, pretend = 0, frame = 8
 2886              		@ frame_needed = 0, uses_anonymous_args = 0
 591:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 2887              		.loc 1 591 3 view .LVU924
 592:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2888              		.loc 1 592 3 view .LVU925
 590:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 2889              		.loc 1 590 1 is_stmt 0 view .LVU926
 2890 0000 30B5     		push	{r4, r5, lr}
 2891              	.LCFI55:
 2892              		.cfi_def_cfa_offset 12
 2893              		.cfi_offset 4, -12
 2894              		.cfi_offset 5, -8
 2895              		.cfi_offset 14, -4
 2896 0002 83B0     		sub	sp, sp, #12
 2897              	.LCFI56:
 2898              		.cfi_def_cfa_offset 24
 592:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2899              		.loc 1 592 11 view .LVU927
 2900 0004 0023     		movs	r3, #0
 2901 0006 8DF80730 		strb	r3, [sp, #7]
 594:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2902              		.loc 1 594 3 is_stmt 1 view .LVU928
 594:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2903              		.loc 1 594 6 is_stmt 0 view .LVU929
 2904 000a 68B3     		cbz	r0, .L288
 599:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2905              		.loc 1 599 3 is_stmt 1 view .LVU930
 2906 000c 0D46     		mov	r5, r1
 599:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2907              		.loc 1 599 6 is_stmt 0 view .LVU931
 2908 000e 59B3     		cbz	r1, .L288
 604:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2909              		.loc 1 604 3 is_stmt 1 view .LVU932
 2910              	.LVL235:
 2911              	.LBB614:
 2912              	.LBI614:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2913              		.loc 1 178 26 view .LVU933
 2914              	.LBB615:
ARM GAS  /tmp/ccep7lwr.s 			page 134


 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2915              		.loc 1 180 3 view .LVU934
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2916              		.loc 1 181 3 view .LVU935
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2917              		.loc 1 187 3 view .LVU936
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2918              		.loc 1 187 6 is_stmt 0 view .LVU937
 2919 0010 0368     		ldr	r3, [r0]
 2920 0012 0446     		mov	r4, r0
 2921 0014 43B3     		cbz	r3, .L288
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2922              		.loc 1 193 3 is_stmt 1 view .LVU938
 2923 0016 0DF10702 		add	r2, sp, #7
 2924              	.LVL236:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2925              		.loc 1 193 3 is_stmt 0 view .LVU939
 2926 001a 0121     		movs	r1, #1
 2927              	.LVL237:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2928              		.loc 1 193 3 view .LVU940
 2929 001c FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 2930              	.LVL238:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2931              		.loc 1 193 3 view .LVU941
 2932 0020 0346     		mov	r3, r0
 2933              	.LVL239:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2934              		.loc 1 193 3 view .LVU942
 2935              	.LBE615:
 2936              	.LBE614:
 606:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2937              		.loc 1 606 3 is_stmt 1 view .LVU943
 606:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2938              		.loc 1 606 6 is_stmt 0 view .LVU944
 2939 0022 F8B9     		cbnz	r0, .L278
 608:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2940              		.loc 1 608 5 is_stmt 1 view .LVU945
 608:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2941              		.loc 1 608 16 is_stmt 0 view .LVU946
 2942 0024 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 608:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 2943              		.loc 1 608 8 view .LVU947
 2944 0028 9106     		lsls	r1, r2, #26
 2945 002a 20D5     		bpl	.L279
 2946              	.L291:
 629:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 2947              		.loc 1 629 24 view .LVU948
 2948 002c 2B70     		strb	r3, [r5]
 630:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 2949              		.loc 1 630 11 is_stmt 1 view .LVU949
 2950              	.LVL240:
 639:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2951              		.loc 1 639 3 view .LVU950
 2952              	.L280:
 641:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     vcc->useNFAULT = (i2cReg & STSPIN32G4_I2C_VCC_UVLO_FLT) ? true : false;
 2953              		.loc 1 641 5 view .LVU951
ARM GAS  /tmp/ccep7lwr.s 			page 135


 2954              	.LBB616:
 2955              	.LBI616:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2956              		.loc 1 178 26 view .LVU952
 2957              	.LBB617:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2958              		.loc 1 180 3 view .LVU953
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2959              		.loc 1 181 3 view .LVU954
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2960              		.loc 1 187 3 view .LVU955
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2961              		.loc 1 187 6 is_stmt 0 view .LVU956
 2962 002e 2368     		ldr	r3, [r4]
 2963 0030 63B3     		cbz	r3, .L292
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2964              		.loc 1 193 3 is_stmt 1 view .LVU957
 2965 0032 0DF10702 		add	r2, sp, #7
 2966              	.LVL241:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2967              		.loc 1 193 3 is_stmt 0 view .LVU958
 2968 0036 0821     		movs	r1, #8
 2969 0038 2046     		mov	r0, r4
 2970 003a FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 2971              	.LVL242:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2972              		.loc 1 193 3 view .LVU959
 2973              	.LBE617:
 2974              	.LBE616:
 642:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2975              		.loc 1 642 5 is_stmt 1 view .LVU960
 642:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2976              		.loc 1 642 68 is_stmt 0 view .LVU961
 2977 003e 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 2978 0042 03F00103 		and	r3, r3, #1
 642:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 2979              		.loc 1 642 20 view .LVU962
 2980 0046 6B70     		strb	r3, [r5, #1]
 645:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2981              		.loc 1 645 3 is_stmt 1 view .LVU963
 645:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2982              		.loc 1 645 6 is_stmt 0 view .LVU964
 2983 0048 60B9     		cbnz	r0, .L278
 647:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     vcc->useREADY = (i2cReg & STSPIN32G4_I2C_VCC_UVLO_RDY) ? true : false;
 2984              		.loc 1 647 5 is_stmt 1 view .LVU965
 2985              	.LVL243:
 2986              	.LBB619:
 2987              	.LBI619:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 2988              		.loc 1 178 26 view .LVU966
 2989              	.LBB620:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 2990              		.loc 1 180 3 view .LVU967
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2991              		.loc 1 181 3 view .LVU968
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2992              		.loc 1 187 3 view .LVU969
ARM GAS  /tmp/ccep7lwr.s 			page 136


 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2993              		.loc 1 187 6 is_stmt 0 view .LVU970
 2994 004a 2268     		ldr	r2, [r4]
 2995 004c DAB1     		cbz	r2, .L289
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2996              		.loc 1 193 3 is_stmt 1 view .LVU971
 2997 004e 0DF10702 		add	r2, sp, #7
 2998              	.LVL244:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 2999              		.loc 1 193 3 is_stmt 0 view .LVU972
 3000 0052 0721     		movs	r1, #7
 3001 0054 2046     		mov	r0, r4
 3002              	.LVL245:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3003              		.loc 1 193 3 view .LVU973
 3004 0056 FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 3005              	.LVL246:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3006              		.loc 1 193 3 view .LVU974
 3007              	.LBE620:
 3008              	.LBE619:
 648:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3009              		.loc 1 648 67 view .LVU975
 3010 005a 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 3011 005e 03F00103 		and	r3, r3, #1
 3012              	.LVL247:
 648:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3013              		.loc 1 648 5 is_stmt 1 view .LVU976
 648:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3014              		.loc 1 648 19 is_stmt 0 view .LVU977
 3015 0062 AB70     		strb	r3, [r5, #2]
 3016              	.LVL248:
 3017              	.L278:
 652:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3018              		.loc 1 652 1 view .LVU978
 3019 0064 03B0     		add	sp, sp, #12
 3020              	.LCFI57:
 3021              		.cfi_remember_state
 3022              		.cfi_def_cfa_offset 12
 3023              		@ sp needed
 3024 0066 30BD     		pop	{r4, r5, pc}
 3025              	.LVL249:
 3026              	.L288:
 3027              	.LCFI58:
 3028              		.cfi_restore_state
 596:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3029              		.loc 1 596 12 view .LVU979
 3030 0068 0120     		movs	r0, #1
 3031              	.LVL250:
 652:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3032              		.loc 1 652 1 view .LVU980
 3033 006a 03B0     		add	sp, sp, #12
 3034              	.LCFI59:
 3035              		.cfi_remember_state
 3036              		.cfi_def_cfa_offset 12
 3037              		@ sp needed
 3038 006c 30BD     		pop	{r4, r5, pc}
ARM GAS  /tmp/ccep7lwr.s 			page 137


 3039              	.LVL251:
 3040              	.L279:
 3041              	.LCFI60:
 3042              		.cfi_restore_state
 614:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
 3043              		.loc 1 614 7 is_stmt 1 view .LVU981
 3044 006e 02F00303 		and	r3, r2, #3
 3045 0072 022B     		cmp	r3, #2
 3046 0074 0FD0     		beq	.L281
 3047 0076 032B     		cmp	r3, #3
 3048 0078 10D0     		beq	.L282
 3049 007a 012B     		cmp	r3, #1
 617:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 3050              		.loc 1 617 11 view .LVU982
 617:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 3051              		.loc 1 617 24 is_stmt 0 view .LVU983
 3052 007c 14BF     		ite	ne
 3053 007e 0123     		movne	r3, #1
 621:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 3054              		.loc 1 621 11 is_stmt 1 view .LVU984
 621:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 3055              		.loc 1 621 24 is_stmt 0 view .LVU985
 3056 0080 0223     		moveq	r3, #2
 3057 0082 2B70     		strb	r3, [r5]
 622:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3058              		.loc 1 622 11 is_stmt 1 view .LVU986
 3059              	.LVL252:
 639:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3060              		.loc 1 639 3 view .LVU987
 3061 0084 D3E7     		b	.L280
 3062              	.LVL253:
 3063              	.L289:
 3064              	.LBB622:
 3065              	.LBB621:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3066              		.loc 1 190 12 is_stmt 0 view .LVU988
 3067 0086 0120     		movs	r0, #1
 3068              	.LVL254:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3069              		.loc 1 190 12 view .LVU989
 3070              	.LBE621:
 3071              	.LBE622:
 648:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3072              		.loc 1 648 5 is_stmt 1 view .LVU990
 648:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3073              		.loc 1 648 19 is_stmt 0 view .LVU991
 3074 0088 AB70     		strb	r3, [r5, #2]
 3075 008a EBE7     		b	.L278
 3076              	.LVL255:
 3077              	.L292:
 642:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3078              		.loc 1 642 5 is_stmt 1 view .LVU992
 642:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3079              		.loc 1 642 68 is_stmt 0 view .LVU993
 3080 008c 02F00102 		and	r2, r2, #1
 3081 0090 6A70     		strb	r2, [r5, #1]
 645:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 138


 3082              		.loc 1 645 3 is_stmt 1 view .LVU994
 3083              	.LBB623:
 3084              	.LBB618:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3085              		.loc 1 190 12 is_stmt 0 view .LVU995
 3086 0092 0120     		movs	r0, #1
 3087 0094 E6E7     		b	.L278
 3088              	.LVL256:
 3089              	.L281:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3090              		.loc 1 190 12 view .LVU996
 3091              	.LBE618:
 3092              	.LBE623:
 625:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 3093              		.loc 1 625 11 is_stmt 1 view .LVU997
 625:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 3094              		.loc 1 625 24 is_stmt 0 view .LVU998
 3095 0096 0323     		movs	r3, #3
 3096 0098 2B70     		strb	r3, [r5]
 626:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3097              		.loc 1 626 11 is_stmt 1 view .LVU999
 3098              	.LVL257:
 639:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3099              		.loc 1 639 3 view .LVU1000
 3100 009a C8E7     		b	.L280
 3101              	.LVL258:
 3102              	.L282:
 629:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 3103              		.loc 1 629 11 view .LVU1001
 629:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
 3104              		.loc 1 629 24 is_stmt 0 view .LVU1002
 3105 009c 0423     		movs	r3, #4
 3106 009e C5E7     		b	.L291
 3107              		.cfi_endproc
 3108              	.LFE512:
 3110              		.section	.text.STSPIN32G4_setInterlocking,"ax",%progbits
 3111              		.align	1
 3112              		.p2align 2,,3
 3113              		.global	STSPIN32G4_setInterlocking
 3114              		.syntax unified
 3115              		.thumb
 3116              		.thumb_func
 3117              		.fpu fpv4-sp-d16
 3119              	STSPIN32G4_setInterlocking:
 3120              	.LVL259:
 3121              	.LFB513:
 655:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 3122              		.loc 1 655 1 is_stmt 1 view -0
 3123              		.cfi_startproc
 3124              		@ args = 0, pretend = 0, frame = 8
 3125              		@ frame_needed = 0, uses_anonymous_args = 0
 656:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 3126              		.loc 1 656 3 view .LVU1004
 657:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3127              		.loc 1 657 3 view .LVU1005
 655:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 3128              		.loc 1 655 1 is_stmt 0 view .LVU1006
ARM GAS  /tmp/ccep7lwr.s 			page 139


 3129 0000 30B5     		push	{r4, r5, lr}
 3130              	.LCFI61:
 3131              		.cfi_def_cfa_offset 12
 3132              		.cfi_offset 4, -12
 3133              		.cfi_offset 5, -8
 3134              		.cfi_offset 14, -4
 3135 0002 83B0     		sub	sp, sp, #12
 3136              	.LCFI62:
 3137              		.cfi_def_cfa_offset 24
 657:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3138              		.loc 1 657 11 view .LVU1007
 3139 0004 0023     		movs	r3, #0
 3140 0006 8DF80730 		strb	r3, [sp, #7]
 659:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3141              		.loc 1 659 3 is_stmt 1 view .LVU1008
 659:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3142              		.loc 1 659 6 is_stmt 0 view .LVU1009
 3143 000a 18B3     		cbz	r0, .L301
 664:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3144              		.loc 1 664 3 is_stmt 1 view .LVU1010
 3145              	.LVL260:
 3146              	.LBB664:
 3147              	.LBI664:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3148              		.loc 1 178 26 view .LVU1011
 3149              	.LBB665:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3150              		.loc 1 180 3 view .LVU1012
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3151              		.loc 1 181 3 view .LVU1013
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3152              		.loc 1 187 3 view .LVU1014
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3153              		.loc 1 187 6 is_stmt 0 view .LVU1015
 3154 000c 0368     		ldr	r3, [r0]
 3155 000e 0446     		mov	r4, r0
 3156 0010 03B3     		cbz	r3, .L301
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3157              		.loc 1 193 3 is_stmt 1 view .LVU1016
 3158 0012 0D46     		mov	r5, r1
 3159 0014 0DF10702 		add	r2, sp, #7
 3160              	.LVL261:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3161              		.loc 1 193 3 is_stmt 0 view .LVU1017
 3162 0018 0221     		movs	r1, #2
 3163              	.LVL262:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3164              		.loc 1 193 3 view .LVU1018
 3165 001a FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 3166              	.LVL263:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3167              		.loc 1 193 3 view .LVU1019
 3168              	.LBE665:
 3169              	.LBE664:
 666:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3170              		.loc 1 666 3 is_stmt 1 view .LVU1020
 3171              	.LBB666:
ARM GAS  /tmp/ccep7lwr.s 			page 140


 3172              	.LBB667:
 3173              	.LBB668:
 3174              	.LBB669:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3175              		.loc 1 301 6 is_stmt 0 view .LVU1021
 3176 001e 2368     		ldr	r3, [r4]
 3177              	.LBE669:
 3178              	.LBE668:
 3179              	.LBE667:
 3180              	.LBE666:
 666:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3181              		.loc 1 666 6 view .LVU1022
 3182 0020 E0B1     		cbz	r0, .L335
 3183              	.LVL264:
 3184              	.L306:
 692:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3185              		.loc 1 692 5 is_stmt 1 view .LVU1023
 3186              	.LBB685:
 3187              	.LBI685:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3188              		.loc 1 110 26 view .LVU1024
 3189              	.LBB686:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 3190              		.loc 1 112 3 view .LVU1025
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 3191              		.loc 1 113 3 view .LVU1026
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3192              		.loc 1 114 3 view .LVU1027
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3193              		.loc 1 116 3 view .LVU1028
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 3194              		.loc 1 121 3 view .LVU1029
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3195              		.loc 1 122 3 view .LVU1030
 3196              	.LBB687:
 3197              	.LBI687:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3198              		.loc 1 292 26 view .LVU1031
 3199              	.LBB688:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3200              		.loc 1 294 3 view .LVU1032
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3201              		.loc 1 295 3 view .LVU1033
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3202              		.loc 1 301 3 view .LVU1034
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3203              		.loc 1 301 6 is_stmt 0 view .LVU1035
 3204 0022 BBB1     		cbz	r3, .L301
 3205 0024 DD22     		movs	r2, #221
 3206 0026 0B21     		movs	r1, #11
 3207 0028 2046     		mov	r0, r4
 3208 002a FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 3209              	.LVL265:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3210              		.loc 1 301 6 view .LVU1036
 3211              	.LBE688:
 3212              	.LBE687:
ARM GAS  /tmp/ccep7lwr.s 			page 141


 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3213              		.loc 1 126 3 is_stmt 1 view .LVU1037
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3214              		.loc 1 126 6 is_stmt 0 view .LVU1038
 3215 002e 0546     		mov	r5, r0
 3216 0030 68B9     		cbnz	r0, .L314
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3217              		.loc 1 128 5 is_stmt 1 view .LVU1039
 3218              	.LVL266:
 3219              	.LBB691:
 3220              	.LBI691:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3221              		.loc 1 1337 26 view .LVU1040
 3222              	.LBE691:
 3223              	.LBE686:
 3224              	.LBE685:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3225              		.loc 1 1339 3 view .LVU1041
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3226              		.loc 1 1344 3 view .LVU1042
 3227              		.loc 1 1349 3 view .LVU1043
 3228              	.LBB703:
 3229              	.LBB700:
 3230              	.LBB697:
 3231              	.LBB692:
 3232              	.LBI692:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3233              		.loc 1 178 26 view .LVU1044
 3234              	.LBB693:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3235              		.loc 1 180 3 view .LVU1045
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3236              		.loc 1 181 3 view .LVU1046
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3237              		.loc 1 187 3 view .LVU1047
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3238              		.loc 1 187 6 is_stmt 0 view .LVU1048
 3239 0032 2368     		ldr	r3, [r4]
 3240 0034 73B1     		cbz	r3, .L301
 3241              	.LVL267:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3242              		.loc 1 187 6 view .LVU1049
 3243              	.LBE693:
 3244              	.LBE692:
 3245              	.LBB694:
 3246              	.LBI694:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3247              		.loc 1 1337 26 is_stmt 1 view .LVU1050
 3248              	.LBB695:
 3249              	.LBB696:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3250              		.loc 1 193 3 view .LVU1051
 3251 0036 01AA     		add	r2, sp, #4
 3252              	.LVL268:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3253              		.loc 1 193 3 is_stmt 0 view .LVU1052
 3254 0038 8021     		movs	r1, #128
ARM GAS  /tmp/ccep7lwr.s 			page 142


 3255 003a 2046     		mov	r0, r4
 3256              	.LVL269:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3257              		.loc 1 193 3 view .LVU1053
 3258 003c FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 3259              	.LVL270:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3260              		.loc 1 193 3 view .LVU1054
 3261              	.LBE696:
 3262              	.LBE695:
 3263              	.LBE694:
 3264              	.LBE697:
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3265              		.loc 1 131 3 is_stmt 1 view .LVU1055
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3266              		.loc 1 131 6 is_stmt 0 view .LVU1056
 3267 0040 0546     		mov	r5, r0
 3268 0042 20B9     		cbnz	r0, .L314
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3269              		.loc 1 133 5 is_stmt 1 view .LVU1057
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3270              		.loc 1 133 8 is_stmt 0 view .LVU1058
 3271 0044 9DF80450 		ldrb	r5, [sp, #4]	@ zero_extendqisi2
 3272 0048 ED43     		mvns	r5, r5
 135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3273              		.loc 1 135 14 view .LVU1059
 3274 004a C5F3C015 		ubfx	r5, r5, #7, #1
 3275              	.LVL271:
 3276              	.L314:
 135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3277              		.loc 1 135 14 view .LVU1060
 3278              	.LBE700:
 3279              	.LBE703:
 694:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3280              		.loc 1 694 1 view .LVU1061
 3281 004e 2846     		mov	r0, r5
 3282 0050 03B0     		add	sp, sp, #12
 3283              	.LCFI63:
 3284              		.cfi_remember_state
 3285              		.cfi_def_cfa_offset 12
 3286              		@ sp needed
 3287 0052 30BD     		pop	{r4, r5, pc}
 3288              	.LVL272:
 3289              	.L301:
 3290              	.LCFI64:
 3291              		.cfi_restore_state
 692:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3292              		.loc 1 692 5 is_stmt 1 view .LVU1062
 3293              	.LBB704:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3294              		.loc 1 110 26 view .LVU1063
 3295              	.LBB701:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 3296              		.loc 1 112 3 view .LVU1064
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 3297              		.loc 1 113 3 view .LVU1065
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/ccep7lwr.s 			page 143


 3298              		.loc 1 114 3 view .LVU1066
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3299              		.loc 1 116 3 view .LVU1067
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 3300              		.loc 1 121 3 view .LVU1068
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3301              		.loc 1 122 3 view .LVU1069
 3302              	.LBB698:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3303              		.loc 1 292 26 view .LVU1070
 3304              	.LBB689:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3305              		.loc 1 294 3 view .LVU1071
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3306              		.loc 1 295 3 view .LVU1072
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3307              		.loc 1 301 3 view .LVU1073
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3308              		.loc 1 304 12 is_stmt 0 view .LVU1074
 3309 0054 0125     		movs	r5, #1
 3310              	.LBE689:
 3311              	.LBE698:
 3312              	.LBE701:
 3313              	.LBE704:
 694:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3314              		.loc 1 694 1 view .LVU1075
 3315 0056 2846     		mov	r0, r5
 3316 0058 03B0     		add	sp, sp, #12
 3317              	.LCFI65:
 3318              		.cfi_remember_state
 3319              		.cfi_def_cfa_offset 12
 3320              		@ sp needed
 3321 005a 30BD     		pop	{r4, r5, pc}
 3322              	.LVL273:
 3323              	.L335:
 3324              	.LCFI66:
 3325              		.cfi_restore_state
 668:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3326              		.loc 1 668 5 is_stmt 1 view .LVU1076
 3327              	.LBB705:
 3328              	.LBI666:
 144:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3329              		.loc 1 144 26 view .LVU1077
 3330              	.LBB682:
 146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 3331              		.loc 1 146 3 view .LVU1078
 147:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 3332              		.loc 1 147 3 view .LVU1079
 148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3333              		.loc 1 148 3 view .LVU1080
 150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3334              		.loc 1 150 3 view .LVU1081
 155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 3335              		.loc 1 155 3 view .LVU1082
 156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3336              		.loc 1 156 3 view .LVU1083
 3337              	.LBB671:
ARM GAS  /tmp/ccep7lwr.s 			page 144


 3338              	.LBI668:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3339              		.loc 1 292 26 view .LVU1084
 3340              	.LBB670:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3341              		.loc 1 294 3 view .LVU1085
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3342              		.loc 1 295 3 view .LVU1086
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3343              		.loc 1 301 3 view .LVU1087
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3344              		.loc 1 301 6 is_stmt 0 view .LVU1088
 3345 005c 002B     		cmp	r3, #0
 3346 005e F9D0     		beq	.L301
 3347 0060 2D22     		movs	r2, #45
 3348 0062 0B21     		movs	r1, #11
 3349 0064 2046     		mov	r0, r4
 3350              	.LVL274:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3351              		.loc 1 301 6 view .LVU1089
 3352 0066 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 3353              	.LVL275:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3354              		.loc 1 301 6 view .LVU1090
 3355              	.LBE670:
 3356              	.LBE671:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3357              		.loc 1 160 3 is_stmt 1 view .LVU1091
 3358              	.LBB672:
 3359              	.LBB673:
 3360              	.LBB674:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3361              		.loc 1 187 6 is_stmt 0 view .LVU1092
 3362 006a 2368     		ldr	r3, [r4]
 3363              	.LBE674:
 3364              	.LBE673:
 3365              	.LBE672:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3366              		.loc 1 160 6 view .LVU1093
 3367 006c 0028     		cmp	r0, #0
 3368 006e D8D1     		bne	.L306
 162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3369              		.loc 1 162 5 is_stmt 1 view .LVU1094
 3370              	.LVL276:
 3371              	.LBB680:
 3372              	.LBI672:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3373              		.loc 1 1337 26 view .LVU1095
 3374              	.LBE680:
 3375              	.LBE682:
 3376              	.LBE705:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3377              		.loc 1 1339 3 view .LVU1096
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3378              		.loc 1 1344 3 view .LVU1097
 3379              		.loc 1 1349 3 view .LVU1098
 3380              	.LBB706:
ARM GAS  /tmp/ccep7lwr.s 			page 145


 3381              	.LBB683:
 3382              	.LBB681:
 3383              	.LBB676:
 3384              	.LBI673:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3385              		.loc 1 178 26 view .LVU1099
 3386              	.LBB675:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3387              		.loc 1 180 3 view .LVU1100
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3388              		.loc 1 181 3 view .LVU1101
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3389              		.loc 1 187 3 view .LVU1102
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3390              		.loc 1 187 6 is_stmt 0 view .LVU1103
 3391 0070 002B     		cmp	r3, #0
 3392 0072 EFD0     		beq	.L301
 3393              	.LVL277:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3394              		.loc 1 187 6 view .LVU1104
 3395              	.LBE675:
 3396              	.LBE676:
 3397              	.LBB677:
 3398              	.LBI677:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3399              		.loc 1 1337 26 is_stmt 1 view .LVU1105
 3400              	.LBB678:
 3401              	.LBB679:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3402              		.loc 1 193 3 view .LVU1106
 3403 0074 01AA     		add	r2, sp, #4
 3404              	.LVL278:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3405              		.loc 1 193 3 is_stmt 0 view .LVU1107
 3406 0076 8021     		movs	r1, #128
 3407 0078 2046     		mov	r0, r4
 3408              	.LVL279:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3409              		.loc 1 193 3 view .LVU1108
 3410 007a FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 3411              	.LVL280:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3412              		.loc 1 193 3 view .LVU1109
 3413              	.LBE679:
 3414              	.LBE678:
 3415              	.LBE677:
 3416              	.LBE681:
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3417              		.loc 1 165 3 is_stmt 1 view .LVU1110
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3418              		.loc 1 165 6 is_stmt 0 view .LVU1111
 3419 007e 70BB     		cbnz	r0, .L303
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3420              		.loc 1 167 5 is_stmt 1 view .LVU1112
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3421              		.loc 1 167 8 is_stmt 0 view .LVU1113
 3422 0080 9DF90430 		ldrsb	r3, [sp, #4]
ARM GAS  /tmp/ccep7lwr.s 			page 146


 3423 0084 002B     		cmp	r3, #0
 3424 0086 2ADB     		blt	.L303
 3425              	.LVL281:
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3426              		.loc 1 167 8 view .LVU1114
 3427              	.LBE683:
 3428              	.LBE706:
 671:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3429              		.loc 1 671 3 is_stmt 1 view .LVU1115
 673:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3430              		.loc 1 673 5 view .LVU1116
 673:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3431              		.loc 1 673 8 is_stmt 0 view .LVU1117
 3432 0088 25B3     		cbz	r5, .L336
 675:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3433              		.loc 1 675 7 is_stmt 1 view .LVU1118
 675:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3434              		.loc 1 675 14 is_stmt 0 view .LVU1119
 3435 008a 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 3436 008e 42F00102 		orr	r2, r2, #1
 3437              	.L307:
 3438              	.LBB707:
 3439              	.LBB708:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3440              		.loc 1 301 6 view .LVU1120
 3441 0092 2368     		ldr	r3, [r4]
 3442 0094 8DF80720 		strb	r2, [sp, #7]
 3443              	.LBE708:
 3444              	.LBE707:
 682:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3445              		.loc 1 682 5 is_stmt 1 view .LVU1121
 3446              	.LVL282:
 3447              	.LBB710:
 3448              	.LBI707:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3449              		.loc 1 292 26 view .LVU1122
 3450              	.LBB709:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3451              		.loc 1 294 3 view .LVU1123
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3452              		.loc 1 295 3 view .LVU1124
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3453              		.loc 1 301 3 view .LVU1125
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3454              		.loc 1 301 6 is_stmt 0 view .LVU1126
 3455 0098 002B     		cmp	r3, #0
 3456 009a DBD0     		beq	.L301
 3457 009c 0221     		movs	r1, #2
 3458 009e 2046     		mov	r0, r4
 3459 00a0 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 3460              	.LVL283:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3461              		.loc 1 301 6 view .LVU1127
 3462              	.LBE709:
 3463              	.LBE710:
 685:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3464              		.loc 1 685 3 is_stmt 1 view .LVU1128
ARM GAS  /tmp/ccep7lwr.s 			page 147


 3465              	.LBB711:
 3466              	.LBB712:
 3467              	.LBB713:
 3468              	.LBB714:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3469              		.loc 1 301 6 is_stmt 0 view .LVU1129
 3470 00a4 2368     		ldr	r3, [r4]
 3471              	.LBE714:
 3472              	.LBE713:
 3473              	.LBE712:
 3474              	.LBE711:
 685:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3475              		.loc 1 685 6 view .LVU1130
 3476 00a6 0546     		mov	r5, r0
 3477 00a8 0028     		cmp	r0, #0
 3478 00aa BAD1     		bne	.L306
 687:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 3479              		.loc 1 687 5 is_stmt 1 view .LVU1131
 3480              	.LVL284:
 3481              	.LBB726:
 3482              	.LBI711:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3483              		.loc 1 110 26 view .LVU1132
 3484              	.LBB724:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 3485              		.loc 1 112 3 view .LVU1133
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 3486              		.loc 1 113 3 view .LVU1134
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3487              		.loc 1 114 3 view .LVU1135
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3488              		.loc 1 116 3 view .LVU1136
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 3489              		.loc 1 121 3 view .LVU1137
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3490              		.loc 1 122 3 view .LVU1138
 3491              	.LBB716:
 3492              	.LBI713:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3493              		.loc 1 292 26 view .LVU1139
 3494              	.LBB715:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3495              		.loc 1 294 3 view .LVU1140
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3496              		.loc 1 295 3 view .LVU1141
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3497              		.loc 1 301 3 view .LVU1142
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3498              		.loc 1 301 6 is_stmt 0 view .LVU1143
 3499 00ac 002B     		cmp	r3, #0
 3500 00ae CED0     		beq	.L314
 3501 00b0 DD22     		movs	r2, #221
 3502 00b2 0B21     		movs	r1, #11
 3503 00b4 2046     		mov	r0, r4
 3504              	.LVL285:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3505              		.loc 1 301 6 view .LVU1144
ARM GAS  /tmp/ccep7lwr.s 			page 148


 3506 00b6 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 3507              	.LVL286:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3508              		.loc 1 301 6 view .LVU1145
 3509              	.LBE715:
 3510              	.LBE716:
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3511              		.loc 1 126 3 is_stmt 1 view .LVU1146
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3512              		.loc 1 126 6 is_stmt 0 view .LVU1147
 3513 00ba 0028     		cmp	r0, #0
 3514 00bc C7D1     		bne	.L314
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3515              		.loc 1 128 5 is_stmt 1 view .LVU1148
 3516              	.LVL287:
 3517              	.LBB717:
 3518              	.LBI717:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3519              		.loc 1 1337 26 view .LVU1149
 3520              	.LBE717:
 3521              	.LBE724:
 3522              	.LBE726:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3523              		.loc 1 1339 3 view .LVU1150
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3524              		.loc 1 1344 3 view .LVU1151
 3525              		.loc 1 1349 3 view .LVU1152
 3526              	.LBB727:
 3527              	.LBB725:
 3528              	.LBB723:
 3529              	.LBB718:
 3530              	.LBI718:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3531              		.loc 1 178 26 view .LVU1153
 3532              	.LBB719:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3533              		.loc 1 180 3 view .LVU1154
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3534              		.loc 1 181 3 view .LVU1155
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3535              		.loc 1 187 3 view .LVU1156
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3536              		.loc 1 187 6 is_stmt 0 view .LVU1157
 3537 00be 2368     		ldr	r3, [r4]
 3538 00c0 002B     		cmp	r3, #0
 3539 00c2 C4D0     		beq	.L314
 3540              	.LVL288:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3541              		.loc 1 187 6 view .LVU1158
 3542              	.LBE719:
 3543              	.LBE718:
 3544              	.LBB720:
 3545              	.LBI720:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3546              		.loc 1 1337 26 is_stmt 1 view .LVU1159
 3547              	.LBB721:
 3548              	.LBB722:
ARM GAS  /tmp/ccep7lwr.s 			page 149


 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3549              		.loc 1 193 3 view .LVU1160
 3550 00c4 01AA     		add	r2, sp, #4
 3551              	.LVL289:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3552              		.loc 1 193 3 is_stmt 0 view .LVU1161
 3553 00c6 8021     		movs	r1, #128
 3554 00c8 2046     		mov	r0, r4
 3555              	.LVL290:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3556              		.loc 1 193 3 view .LVU1162
 3557 00ca FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 3558              	.LVL291:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3559              		.loc 1 193 3 view .LVU1163
 3560              	.LBE722:
 3561              	.LBE721:
 3562              	.LBE720:
 3563              	.LBE723:
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3564              		.loc 1 131 3 is_stmt 1 view .LVU1164
 3565              	.LBE725:
 3566              	.LBE727:
 694:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3567              		.loc 1 694 1 is_stmt 0 view .LVU1165
 3568 00ce 2846     		mov	r0, r5
 3569 00d0 03B0     		add	sp, sp, #12
 3570              	.LCFI67:
 3571              		.cfi_remember_state
 3572              		.cfi_def_cfa_offset 12
 3573              		@ sp needed
 3574 00d2 30BD     		pop	{r4, r5, pc}
 3575              	.LVL292:
 3576              	.L336:
 3577              	.LCFI68:
 3578              		.cfi_restore_state
 679:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3579              		.loc 1 679 7 is_stmt 1 view .LVU1166
 679:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3580              		.loc 1 679 14 is_stmt 0 view .LVU1167
 3581 00d4 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 3582 00d8 02F0FE02 		and	r2, r2, #254
 3583 00dc D9E7     		b	.L307
 3584              	.LVL293:
 3585              	.L303:
 3586              	.LBB728:
 3587              	.LBB684:
 169:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3588              		.loc 1 169 7 is_stmt 1 view .LVU1168
 169:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3589              		.loc 1 169 7 is_stmt 0 view .LVU1169
 3590              	.LBE684:
 3591              	.LBE728:
 671:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3592              		.loc 1 671 3 is_stmt 1 view .LVU1170
 3593              	.LBB729:
 3594              	.LBB702:
ARM GAS  /tmp/ccep7lwr.s 			page 150


 3595              	.LBB699:
 3596              	.LBB690:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3597              		.loc 1 301 10 is_stmt 0 view .LVU1171
 3598 00de 2368     		ldr	r3, [r4]
 3599 00e0 9FE7     		b	.L306
 3600              	.LBE690:
 3601              	.LBE699:
 3602              	.LBE702:
 3603              	.LBE729:
 3604              		.cfi_endproc
 3605              	.LFE513:
 3607 00e2 00BF     		.section	.text.STSPIN32G4_getInterlocking,"ax",%progbits
 3608              		.align	1
 3609              		.p2align 2,,3
 3610              		.global	STSPIN32G4_getInterlocking
 3611              		.syntax unified
 3612              		.thumb
 3613              		.thumb_func
 3614              		.fpu fpv4-sp-d16
 3616              	STSPIN32G4_getInterlocking:
 3617              	.LVL294:
 3618              	.LFB514:
 697:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 3619              		.loc 1 697 1 is_stmt 1 view -0
 3620              		.cfi_startproc
 3621              		@ args = 0, pretend = 0, frame = 8
 3622              		@ frame_needed = 0, uses_anonymous_args = 0
 698:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 3623              		.loc 1 698 3 view .LVU1173
 699:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3624              		.loc 1 699 3 view .LVU1174
 697:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 3625              		.loc 1 697 1 is_stmt 0 view .LVU1175
 3626 0000 10B5     		push	{r4, lr}
 3627              	.LCFI69:
 3628              		.cfi_def_cfa_offset 8
 3629              		.cfi_offset 4, -8
 3630              		.cfi_offset 14, -4
 3631 0002 82B0     		sub	sp, sp, #8
 3632              	.LCFI70:
 3633              		.cfi_def_cfa_offset 16
 699:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3634              		.loc 1 699 11 view .LVU1176
 3635 0004 0023     		movs	r3, #0
 3636 0006 8DF80730 		strb	r3, [sp, #7]
 701:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3637              		.loc 1 701 3 is_stmt 1 view .LVU1177
 701:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3638              		.loc 1 701 6 is_stmt 0 view .LVU1178
 3639 000a 78B1     		cbz	r0, .L341
 706:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3640              		.loc 1 706 3 is_stmt 1 view .LVU1179
 3641 000c 0C46     		mov	r4, r1
 706:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3642              		.loc 1 706 6 is_stmt 0 view .LVU1180
 3643 000e 69B1     		cbz	r1, .L341
ARM GAS  /tmp/ccep7lwr.s 			page 151


 711:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *enabled = (i2cReg & STSPIN32G4_I2C_ILOCK) ? true : false;
 3644              		.loc 1 711 3 is_stmt 1 view .LVU1181
 3645              	.LVL295:
 3646              	.LBB730:
 3647              	.LBI730:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3648              		.loc 1 178 26 view .LVU1182
 3649              	.LBB731:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3650              		.loc 1 180 3 view .LVU1183
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3651              		.loc 1 181 3 view .LVU1184
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3652              		.loc 1 187 3 view .LVU1185
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3653              		.loc 1 187 6 is_stmt 0 view .LVU1186
 3654 0010 0368     		ldr	r3, [r0]
 3655 0012 73B1     		cbz	r3, .L342
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3656              		.loc 1 193 3 is_stmt 1 view .LVU1187
 3657 0014 0DF10702 		add	r2, sp, #7
 3658              	.LVL296:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3659              		.loc 1 193 3 is_stmt 0 view .LVU1188
 3660 0018 0221     		movs	r1, #2
 3661              	.LVL297:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3662              		.loc 1 193 3 view .LVU1189
 3663 001a FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 3664              	.LVL298:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3665              		.loc 1 193 3 view .LVU1190
 3666              	.LBE731:
 3667              	.LBE730:
 712:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3668              		.loc 1 712 53 view .LVU1191
 3669 001e 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 3670 0022 03F00103 		and	r3, r3, #1
 3671              	.L339:
 3672              	.LVL299:
 712:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3673              		.loc 1 712 3 is_stmt 1 view .LVU1192
 712:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3674              		.loc 1 712 12 is_stmt 0 view .LVU1193
 3675 0026 2370     		strb	r3, [r4]
 714:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 3676              		.loc 1 714 3 is_stmt 1 view .LVU1194
 715:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3677              		.loc 1 715 1 is_stmt 0 view .LVU1195
 3678 0028 02B0     		add	sp, sp, #8
 3679              	.LCFI71:
 3680              		.cfi_remember_state
 3681              		.cfi_def_cfa_offset 8
 3682              		@ sp needed
 3683 002a 10BD     		pop	{r4, pc}
 3684              	.LVL300:
 3685              	.L341:
ARM GAS  /tmp/ccep7lwr.s 			page 152


 3686              	.LCFI72:
 3687              		.cfi_restore_state
 703:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3688              		.loc 1 703 12 view .LVU1196
 3689 002c 0120     		movs	r0, #1
 3690              	.LVL301:
 715:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3691              		.loc 1 715 1 view .LVU1197
 3692 002e 02B0     		add	sp, sp, #8
 3693              	.LCFI73:
 3694              		.cfi_remember_state
 3695              		.cfi_def_cfa_offset 8
 3696              		@ sp needed
 3697 0030 10BD     		pop	{r4, pc}
 3698              	.LVL302:
 3699              	.L342:
 3700              	.LCFI74:
 3701              		.cfi_restore_state
 3702              	.LBB733:
 3703              	.LBB732:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3704              		.loc 1 190 12 view .LVU1198
 3705 0032 0120     		movs	r0, #1
 3706              	.LVL303:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3707              		.loc 1 190 12 view .LVU1199
 3708 0034 F7E7     		b	.L339
 3709              	.LBE732:
 3710              	.LBE733:
 3711              		.cfi_endproc
 3712              	.LFE514:
 3714 0036 00BF     		.section	.text.STSPIN32G4_setMinimumDeadTime,"ax",%progbits
 3715              		.align	1
 3716              		.p2align 2,,3
 3717              		.global	STSPIN32G4_setMinimumDeadTime
 3718              		.syntax unified
 3719              		.thumb
 3720              		.thumb_func
 3721              		.fpu fpv4-sp-d16
 3723              	STSPIN32G4_setMinimumDeadTime:
 3724              	.LVL304:
 3725              	.LFB515:
 718:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 3726              		.loc 1 718 1 is_stmt 1 view -0
 3727              		.cfi_startproc
 3728              		@ args = 0, pretend = 0, frame = 8
 3729              		@ frame_needed = 0, uses_anonymous_args = 0
 719:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 3730              		.loc 1 719 3 view .LVU1201
 720:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3731              		.loc 1 720 3 view .LVU1202
 718:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 3732              		.loc 1 718 1 is_stmt 0 view .LVU1203
 3733 0000 30B5     		push	{r4, r5, lr}
 3734              	.LCFI75:
 3735              		.cfi_def_cfa_offset 12
 3736              		.cfi_offset 4, -12
ARM GAS  /tmp/ccep7lwr.s 			page 153


 3737              		.cfi_offset 5, -8
 3738              		.cfi_offset 14, -4
 3739 0002 83B0     		sub	sp, sp, #12
 3740              	.LCFI76:
 3741              		.cfi_def_cfa_offset 24
 720:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3742              		.loc 1 720 11 view .LVU1204
 3743 0004 0023     		movs	r3, #0
 3744 0006 8DF80730 		strb	r3, [sp, #7]
 722:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3745              		.loc 1 722 3 is_stmt 1 view .LVU1205
 722:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3746              		.loc 1 722 6 is_stmt 0 view .LVU1206
 3747 000a 18B3     		cbz	r0, .L352
 727:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3748              		.loc 1 727 3 is_stmt 1 view .LVU1207
 3749              	.LVL305:
 3750              	.LBB774:
 3751              	.LBI774:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3752              		.loc 1 178 26 view .LVU1208
 3753              	.LBB775:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3754              		.loc 1 180 3 view .LVU1209
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3755              		.loc 1 181 3 view .LVU1210
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3756              		.loc 1 187 3 view .LVU1211
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3757              		.loc 1 187 6 is_stmt 0 view .LVU1212
 3758 000c 0368     		ldr	r3, [r0]
 3759 000e 0446     		mov	r4, r0
 3760 0010 03B3     		cbz	r3, .L352
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3761              		.loc 1 193 3 is_stmt 1 view .LVU1213
 3762 0012 0D46     		mov	r5, r1
 3763 0014 0DF10702 		add	r2, sp, #7
 3764              	.LVL306:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3765              		.loc 1 193 3 is_stmt 0 view .LVU1214
 3766 0018 0221     		movs	r1, #2
 3767              	.LVL307:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3768              		.loc 1 193 3 view .LVU1215
 3769 001a FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 3770              	.LVL308:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3771              		.loc 1 193 3 view .LVU1216
 3772              	.LBE775:
 3773              	.LBE774:
 729:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3774              		.loc 1 729 3 is_stmt 1 view .LVU1217
 3775              	.LBB776:
 3776              	.LBB777:
 3777              	.LBB778:
 3778              	.LBB779:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 154


 3779              		.loc 1 301 6 is_stmt 0 view .LVU1218
 3780 001e 2368     		ldr	r3, [r4]
 3781              	.LBE779:
 3782              	.LBE778:
 3783              	.LBE777:
 3784              	.LBE776:
 729:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3785              		.loc 1 729 6 view .LVU1219
 3786 0020 E0B1     		cbz	r0, .L386
 3787              	.LVL309:
 3788              	.L357:
 755:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3789              		.loc 1 755 5 is_stmt 1 view .LVU1220
 3790              	.LBB795:
 3791              	.LBI795:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3792              		.loc 1 110 26 view .LVU1221
 3793              	.LBB796:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 3794              		.loc 1 112 3 view .LVU1222
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 3795              		.loc 1 113 3 view .LVU1223
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3796              		.loc 1 114 3 view .LVU1224
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3797              		.loc 1 116 3 view .LVU1225
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 3798              		.loc 1 121 3 view .LVU1226
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3799              		.loc 1 122 3 view .LVU1227
 3800              	.LBB797:
 3801              	.LBI797:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3802              		.loc 1 292 26 view .LVU1228
 3803              	.LBB798:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3804              		.loc 1 294 3 view .LVU1229
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3805              		.loc 1 295 3 view .LVU1230
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3806              		.loc 1 301 3 view .LVU1231
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3807              		.loc 1 301 6 is_stmt 0 view .LVU1232
 3808 0022 BBB1     		cbz	r3, .L352
 3809 0024 DD22     		movs	r2, #221
 3810 0026 0B21     		movs	r1, #11
 3811 0028 2046     		mov	r0, r4
 3812 002a FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 3813              	.LVL310:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3814              		.loc 1 301 6 view .LVU1233
 3815              	.LBE798:
 3816              	.LBE797:
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3817              		.loc 1 126 3 is_stmt 1 view .LVU1234
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3818              		.loc 1 126 6 is_stmt 0 view .LVU1235
ARM GAS  /tmp/ccep7lwr.s 			page 155


 3819 002e 0546     		mov	r5, r0
 3820 0030 68B9     		cbnz	r0, .L365
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3821              		.loc 1 128 5 is_stmt 1 view .LVU1236
 3822              	.LVL311:
 3823              	.LBB801:
 3824              	.LBI801:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3825              		.loc 1 1337 26 view .LVU1237
 3826              	.LBE801:
 3827              	.LBE796:
 3828              	.LBE795:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3829              		.loc 1 1339 3 view .LVU1238
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3830              		.loc 1 1344 3 view .LVU1239
 3831              		.loc 1 1349 3 view .LVU1240
 3832              	.LBB813:
 3833              	.LBB810:
 3834              	.LBB807:
 3835              	.LBB802:
 3836              	.LBI802:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3837              		.loc 1 178 26 view .LVU1241
 3838              	.LBB803:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3839              		.loc 1 180 3 view .LVU1242
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3840              		.loc 1 181 3 view .LVU1243
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3841              		.loc 1 187 3 view .LVU1244
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3842              		.loc 1 187 6 is_stmt 0 view .LVU1245
 3843 0032 2368     		ldr	r3, [r4]
 3844 0034 73B1     		cbz	r3, .L352
 3845              	.LVL312:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3846              		.loc 1 187 6 view .LVU1246
 3847              	.LBE803:
 3848              	.LBE802:
 3849              	.LBB804:
 3850              	.LBI804:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3851              		.loc 1 1337 26 is_stmt 1 view .LVU1247
 3852              	.LBB805:
 3853              	.LBB806:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3854              		.loc 1 193 3 view .LVU1248
 3855 0036 01AA     		add	r2, sp, #4
 3856              	.LVL313:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3857              		.loc 1 193 3 is_stmt 0 view .LVU1249
 3858 0038 8021     		movs	r1, #128
 3859 003a 2046     		mov	r0, r4
 3860              	.LVL314:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3861              		.loc 1 193 3 view .LVU1250
ARM GAS  /tmp/ccep7lwr.s 			page 156


 3862 003c FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 3863              	.LVL315:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3864              		.loc 1 193 3 view .LVU1251
 3865              	.LBE806:
 3866              	.LBE805:
 3867              	.LBE804:
 3868              	.LBE807:
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3869              		.loc 1 131 3 is_stmt 1 view .LVU1252
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3870              		.loc 1 131 6 is_stmt 0 view .LVU1253
 3871 0040 0546     		mov	r5, r0
 3872 0042 20B9     		cbnz	r0, .L365
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3873              		.loc 1 133 5 is_stmt 1 view .LVU1254
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 3874              		.loc 1 133 8 is_stmt 0 view .LVU1255
 3875 0044 9DF80450 		ldrb	r5, [sp, #4]	@ zero_extendqisi2
 3876 0048 ED43     		mvns	r5, r5
 135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3877              		.loc 1 135 14 view .LVU1256
 3878 004a C5F3C015 		ubfx	r5, r5, #7, #1
 3879              	.LVL316:
 3880              	.L365:
 135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 3881              		.loc 1 135 14 view .LVU1257
 3882              	.LBE810:
 3883              	.LBE813:
 757:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3884              		.loc 1 757 1 view .LVU1258
 3885 004e 2846     		mov	r0, r5
 3886 0050 03B0     		add	sp, sp, #12
 3887              	.LCFI77:
 3888              		.cfi_remember_state
 3889              		.cfi_def_cfa_offset 12
 3890              		@ sp needed
 3891 0052 30BD     		pop	{r4, r5, pc}
 3892              	.LVL317:
 3893              	.L352:
 3894              	.LCFI78:
 3895              		.cfi_restore_state
 755:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3896              		.loc 1 755 5 is_stmt 1 view .LVU1259
 3897              	.LBB814:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3898              		.loc 1 110 26 view .LVU1260
 3899              	.LBB811:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 3900              		.loc 1 112 3 view .LVU1261
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 3901              		.loc 1 113 3 view .LVU1262
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3902              		.loc 1 114 3 view .LVU1263
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3903              		.loc 1 116 3 view .LVU1264
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
ARM GAS  /tmp/ccep7lwr.s 			page 157


 3904              		.loc 1 121 3 view .LVU1265
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3905              		.loc 1 122 3 view .LVU1266
 3906              	.LBB808:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3907              		.loc 1 292 26 view .LVU1267
 3908              	.LBB799:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3909              		.loc 1 294 3 view .LVU1268
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3910              		.loc 1 295 3 view .LVU1269
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3911              		.loc 1 301 3 view .LVU1270
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3912              		.loc 1 304 12 is_stmt 0 view .LVU1271
 3913 0054 0125     		movs	r5, #1
 3914              	.LBE799:
 3915              	.LBE808:
 3916              	.LBE811:
 3917              	.LBE814:
 757:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3918              		.loc 1 757 1 view .LVU1272
 3919 0056 2846     		mov	r0, r5
 3920 0058 03B0     		add	sp, sp, #12
 3921              	.LCFI79:
 3922              		.cfi_remember_state
 3923              		.cfi_def_cfa_offset 12
 3924              		@ sp needed
 3925 005a 30BD     		pop	{r4, r5, pc}
 3926              	.LVL318:
 3927              	.L386:
 3928              	.LCFI80:
 3929              		.cfi_restore_state
 731:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3930              		.loc 1 731 5 is_stmt 1 view .LVU1273
 3931              	.LBB815:
 3932              	.LBI776:
 144:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3933              		.loc 1 144 26 view .LVU1274
 3934              	.LBB792:
 146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 3935              		.loc 1 146 3 view .LVU1275
 147:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 3936              		.loc 1 147 3 view .LVU1276
 148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3937              		.loc 1 148 3 view .LVU1277
 150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3938              		.loc 1 150 3 view .LVU1278
 155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 3939              		.loc 1 155 3 view .LVU1279
 156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 3940              		.loc 1 156 3 view .LVU1280
 3941              	.LBB781:
 3942              	.LBI778:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3943              		.loc 1 292 26 view .LVU1281
 3944              	.LBB780:
ARM GAS  /tmp/ccep7lwr.s 			page 158


 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3945              		.loc 1 294 3 view .LVU1282
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3946              		.loc 1 295 3 view .LVU1283
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3947              		.loc 1 301 3 view .LVU1284
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3948              		.loc 1 301 6 is_stmt 0 view .LVU1285
 3949 005c 002B     		cmp	r3, #0
 3950 005e F9D0     		beq	.L352
 3951 0060 2D22     		movs	r2, #45
 3952 0062 0B21     		movs	r1, #11
 3953 0064 2046     		mov	r0, r4
 3954              	.LVL319:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3955              		.loc 1 301 6 view .LVU1286
 3956 0066 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 3957              	.LVL320:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3958              		.loc 1 301 6 view .LVU1287
 3959              	.LBE780:
 3960              	.LBE781:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3961              		.loc 1 160 3 is_stmt 1 view .LVU1288
 3962              	.LBB782:
 3963              	.LBB783:
 3964              	.LBB784:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3965              		.loc 1 187 6 is_stmt 0 view .LVU1289
 3966 006a 2368     		ldr	r3, [r4]
 3967              	.LBE784:
 3968              	.LBE783:
 3969              	.LBE782:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3970              		.loc 1 160 6 view .LVU1290
 3971 006c 0028     		cmp	r0, #0
 3972 006e D8D1     		bne	.L357
 162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 3973              		.loc 1 162 5 is_stmt 1 view .LVU1291
 3974              	.LVL321:
 3975              	.LBB790:
 3976              	.LBI782:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3977              		.loc 1 1337 26 view .LVU1292
 3978              	.LBE790:
 3979              	.LBE792:
 3980              	.LBE815:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3981              		.loc 1 1339 3 view .LVU1293
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3982              		.loc 1 1344 3 view .LVU1294
 3983              		.loc 1 1349 3 view .LVU1295
 3984              	.LBB816:
 3985              	.LBB793:
 3986              	.LBB791:
 3987              	.LBB786:
 3988              	.LBI783:
ARM GAS  /tmp/ccep7lwr.s 			page 159


 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 3989              		.loc 1 178 26 view .LVU1296
 3990              	.LBB785:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 3991              		.loc 1 180 3 view .LVU1297
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3992              		.loc 1 181 3 view .LVU1298
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3993              		.loc 1 187 3 view .LVU1299
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3994              		.loc 1 187 6 is_stmt 0 view .LVU1300
 3995 0070 002B     		cmp	r3, #0
 3996 0072 EFD0     		beq	.L352
 3997              	.LVL322:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 3998              		.loc 1 187 6 view .LVU1301
 3999              	.LBE785:
 4000              	.LBE786:
 4001              	.LBB787:
 4002              	.LBI787:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4003              		.loc 1 1337 26 is_stmt 1 view .LVU1302
 4004              	.LBB788:
 4005              	.LBB789:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4006              		.loc 1 193 3 view .LVU1303
 4007 0074 01AA     		add	r2, sp, #4
 4008              	.LVL323:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4009              		.loc 1 193 3 is_stmt 0 view .LVU1304
 4010 0076 8021     		movs	r1, #128
 4011 0078 2046     		mov	r0, r4
 4012              	.LVL324:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4013              		.loc 1 193 3 view .LVU1305
 4014 007a FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 4015              	.LVL325:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4016              		.loc 1 193 3 view .LVU1306
 4017              	.LBE789:
 4018              	.LBE788:
 4019              	.LBE787:
 4020              	.LBE791:
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4021              		.loc 1 165 3 is_stmt 1 view .LVU1307
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4022              		.loc 1 165 6 is_stmt 0 view .LVU1308
 4023 007e 70BB     		cbnz	r0, .L354
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 4024              		.loc 1 167 5 is_stmt 1 view .LVU1309
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 4025              		.loc 1 167 8 is_stmt 0 view .LVU1310
 4026 0080 9DF90430 		ldrsb	r3, [sp, #4]
 4027 0084 002B     		cmp	r3, #0
 4028 0086 2ADB     		blt	.L354
 4029              	.LVL326:
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
ARM GAS  /tmp/ccep7lwr.s 			page 160


 4030              		.loc 1 167 8 view .LVU1311
 4031              	.LBE793:
 4032              	.LBE816:
 734:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4033              		.loc 1 734 3 is_stmt 1 view .LVU1312
 736:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 4034              		.loc 1 736 5 view .LVU1313
 736:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 4035              		.loc 1 736 8 is_stmt 0 view .LVU1314
 4036 0088 25B3     		cbz	r5, .L387
 738:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 4037              		.loc 1 738 7 is_stmt 1 view .LVU1315
 738:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 4038              		.loc 1 738 14 is_stmt 0 view .LVU1316
 4039 008a 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 4040 008e 42F00202 		orr	r2, r2, #2
 4041              	.L358:
 4042              	.LBB817:
 4043              	.LBB818:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4044              		.loc 1 301 6 view .LVU1317
 4045 0092 2368     		ldr	r3, [r4]
 4046 0094 8DF80720 		strb	r2, [sp, #7]
 4047              	.LBE818:
 4048              	.LBE817:
 745:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 4049              		.loc 1 745 5 is_stmt 1 view .LVU1318
 4050              	.LVL327:
 4051              	.LBB820:
 4052              	.LBI817:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4053              		.loc 1 292 26 view .LVU1319
 4054              	.LBB819:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4055              		.loc 1 294 3 view .LVU1320
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4056              		.loc 1 295 3 view .LVU1321
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4057              		.loc 1 301 3 view .LVU1322
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4058              		.loc 1 301 6 is_stmt 0 view .LVU1323
 4059 0098 002B     		cmp	r3, #0
 4060 009a DBD0     		beq	.L352
 4061 009c 0221     		movs	r1, #2
 4062 009e 2046     		mov	r0, r4
 4063 00a0 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 4064              	.LVL328:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4065              		.loc 1 301 6 view .LVU1324
 4066              	.LBE819:
 4067              	.LBE820:
 748:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4068              		.loc 1 748 3 is_stmt 1 view .LVU1325
 4069              	.LBB821:
 4070              	.LBB822:
 4071              	.LBB823:
 4072              	.LBB824:
ARM GAS  /tmp/ccep7lwr.s 			page 161


 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4073              		.loc 1 301 6 is_stmt 0 view .LVU1326
 4074 00a4 2368     		ldr	r3, [r4]
 4075              	.LBE824:
 4076              	.LBE823:
 4077              	.LBE822:
 4078              	.LBE821:
 748:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4079              		.loc 1 748 6 view .LVU1327
 4080 00a6 0546     		mov	r5, r0
 4081 00a8 0028     		cmp	r0, #0
 4082 00aa BAD1     		bne	.L357
 750:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 4083              		.loc 1 750 5 is_stmt 1 view .LVU1328
 4084              	.LVL329:
 4085              	.LBB836:
 4086              	.LBI821:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4087              		.loc 1 110 26 view .LVU1329
 4088              	.LBB834:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 4089              		.loc 1 112 3 view .LVU1330
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 4090              		.loc 1 113 3 view .LVU1331
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4091              		.loc 1 114 3 view .LVU1332
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4092              		.loc 1 116 3 view .LVU1333
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 4093              		.loc 1 121 3 view .LVU1334
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4094              		.loc 1 122 3 view .LVU1335
 4095              	.LBB826:
 4096              	.LBI823:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4097              		.loc 1 292 26 view .LVU1336
 4098              	.LBB825:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4099              		.loc 1 294 3 view .LVU1337
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4100              		.loc 1 295 3 view .LVU1338
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4101              		.loc 1 301 3 view .LVU1339
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4102              		.loc 1 301 6 is_stmt 0 view .LVU1340
 4103 00ac 002B     		cmp	r3, #0
 4104 00ae CED0     		beq	.L365
 4105 00b0 DD22     		movs	r2, #221
 4106 00b2 0B21     		movs	r1, #11
 4107 00b4 2046     		mov	r0, r4
 4108              	.LVL330:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4109              		.loc 1 301 6 view .LVU1341
 4110 00b6 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 4111              	.LVL331:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4112              		.loc 1 301 6 view .LVU1342
ARM GAS  /tmp/ccep7lwr.s 			page 162


 4113              	.LBE825:
 4114              	.LBE826:
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4115              		.loc 1 126 3 is_stmt 1 view .LVU1343
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4116              		.loc 1 126 6 is_stmt 0 view .LVU1344
 4117 00ba 0028     		cmp	r0, #0
 4118 00bc C7D1     		bne	.L365
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 4119              		.loc 1 128 5 is_stmt 1 view .LVU1345
 4120              	.LVL332:
 4121              	.LBB827:
 4122              	.LBI827:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4123              		.loc 1 1337 26 view .LVU1346
 4124              	.LBE827:
 4125              	.LBE834:
 4126              	.LBE836:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4127              		.loc 1 1339 3 view .LVU1347
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4128              		.loc 1 1344 3 view .LVU1348
 4129              		.loc 1 1349 3 view .LVU1349
 4130              	.LBB837:
 4131              	.LBB835:
 4132              	.LBB833:
 4133              	.LBB828:
 4134              	.LBI828:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4135              		.loc 1 178 26 view .LVU1350
 4136              	.LBB829:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4137              		.loc 1 180 3 view .LVU1351
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4138              		.loc 1 181 3 view .LVU1352
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4139              		.loc 1 187 3 view .LVU1353
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4140              		.loc 1 187 6 is_stmt 0 view .LVU1354
 4141 00be 2368     		ldr	r3, [r4]
 4142 00c0 002B     		cmp	r3, #0
 4143 00c2 C4D0     		beq	.L365
 4144              	.LVL333:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4145              		.loc 1 187 6 view .LVU1355
 4146              	.LBE829:
 4147              	.LBE828:
 4148              	.LBB830:
 4149              	.LBI830:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4150              		.loc 1 1337 26 is_stmt 1 view .LVU1356
 4151              	.LBB831:
 4152              	.LBB832:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4153              		.loc 1 193 3 view .LVU1357
 4154 00c4 01AA     		add	r2, sp, #4
 4155              	.LVL334:
ARM GAS  /tmp/ccep7lwr.s 			page 163


 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4156              		.loc 1 193 3 is_stmt 0 view .LVU1358
 4157 00c6 8021     		movs	r1, #128
 4158 00c8 2046     		mov	r0, r4
 4159              	.LVL335:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4160              		.loc 1 193 3 view .LVU1359
 4161 00ca FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 4162              	.LVL336:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4163              		.loc 1 193 3 view .LVU1360
 4164              	.LBE832:
 4165              	.LBE831:
 4166              	.LBE830:
 4167              	.LBE833:
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4168              		.loc 1 131 3 is_stmt 1 view .LVU1361
 4169              	.LBE835:
 4170              	.LBE837:
 757:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4171              		.loc 1 757 1 is_stmt 0 view .LVU1362
 4172 00ce 2846     		mov	r0, r5
 4173 00d0 03B0     		add	sp, sp, #12
 4174              	.LCFI81:
 4175              		.cfi_remember_state
 4176              		.cfi_def_cfa_offset 12
 4177              		@ sp needed
 4178 00d2 30BD     		pop	{r4, r5, pc}
 4179              	.LVL337:
 4180              	.L387:
 4181              	.LCFI82:
 4182              		.cfi_restore_state
 742:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 4183              		.loc 1 742 7 is_stmt 1 view .LVU1363
 742:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 4184              		.loc 1 742 14 is_stmt 0 view .LVU1364
 4185 00d4 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 4186 00d8 02F0FD02 		and	r2, r2, #253
 4187 00dc D9E7     		b	.L358
 4188              	.LVL338:
 4189              	.L354:
 4190              	.LBB838:
 4191              	.LBB794:
 169:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 4192              		.loc 1 169 7 is_stmt 1 view .LVU1365
 169:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 4193              		.loc 1 169 7 is_stmt 0 view .LVU1366
 4194              	.LBE794:
 4195              	.LBE838:
 734:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4196              		.loc 1 734 3 is_stmt 1 view .LVU1367
 4197              	.LBB839:
 4198              	.LBB812:
 4199              	.LBB809:
 4200              	.LBB800:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4201              		.loc 1 301 10 is_stmt 0 view .LVU1368
ARM GAS  /tmp/ccep7lwr.s 			page 164


 4202 00de 2368     		ldr	r3, [r4]
 4203 00e0 9FE7     		b	.L357
 4204              	.LBE800:
 4205              	.LBE809:
 4206              	.LBE812:
 4207              	.LBE839:
 4208              		.cfi_endproc
 4209              	.LFE515:
 4211 00e2 00BF     		.section	.text.STSPIN32G4_getMinimumDeadTime,"ax",%progbits
 4212              		.align	1
 4213              		.p2align 2,,3
 4214              		.global	STSPIN32G4_getMinimumDeadTime
 4215              		.syntax unified
 4216              		.thumb
 4217              		.thumb_func
 4218              		.fpu fpv4-sp-d16
 4220              	STSPIN32G4_getMinimumDeadTime:
 4221              	.LVL339:
 4222              	.LFB516:
 760:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 4223              		.loc 1 760 1 is_stmt 1 view -0
 4224              		.cfi_startproc
 4225              		@ args = 0, pretend = 0, frame = 8
 4226              		@ frame_needed = 0, uses_anonymous_args = 0
 761:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 4227              		.loc 1 761 3 view .LVU1370
 762:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4228              		.loc 1 762 3 view .LVU1371
 760:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 4229              		.loc 1 760 1 is_stmt 0 view .LVU1372
 4230 0000 10B5     		push	{r4, lr}
 4231              	.LCFI83:
 4232              		.cfi_def_cfa_offset 8
 4233              		.cfi_offset 4, -8
 4234              		.cfi_offset 14, -4
 4235 0002 82B0     		sub	sp, sp, #8
 4236              	.LCFI84:
 4237              		.cfi_def_cfa_offset 16
 762:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4238              		.loc 1 762 11 view .LVU1373
 4239 0004 0023     		movs	r3, #0
 4240 0006 8DF80730 		strb	r3, [sp, #7]
 764:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4241              		.loc 1 764 3 is_stmt 1 view .LVU1374
 764:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4242              		.loc 1 764 6 is_stmt 0 view .LVU1375
 4243 000a 78B1     		cbz	r0, .L392
 769:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4244              		.loc 1 769 3 is_stmt 1 view .LVU1376
 4245 000c 0C46     		mov	r4, r1
 769:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4246              		.loc 1 769 6 is_stmt 0 view .LVU1377
 4247 000e 69B1     		cbz	r1, .L392
 774:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   *enabled = (i2cReg & STSPIN32G4_I2C_DTMIN) ? true : false;
 4248              		.loc 1 774 3 is_stmt 1 view .LVU1378
 4249              	.LVL340:
 4250              	.LBB840:
ARM GAS  /tmp/ccep7lwr.s 			page 165


 4251              	.LBI840:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4252              		.loc 1 178 26 view .LVU1379
 4253              	.LBB841:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4254              		.loc 1 180 3 view .LVU1380
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4255              		.loc 1 181 3 view .LVU1381
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4256              		.loc 1 187 3 view .LVU1382
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4257              		.loc 1 187 6 is_stmt 0 view .LVU1383
 4258 0010 0368     		ldr	r3, [r0]
 4259 0012 73B1     		cbz	r3, .L393
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4260              		.loc 1 193 3 is_stmt 1 view .LVU1384
 4261 0014 0DF10702 		add	r2, sp, #7
 4262              	.LVL341:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4263              		.loc 1 193 3 is_stmt 0 view .LVU1385
 4264 0018 0221     		movs	r1, #2
 4265              	.LVL342:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4266              		.loc 1 193 3 view .LVU1386
 4267 001a FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 4268              	.LVL343:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4269              		.loc 1 193 3 view .LVU1387
 4270              	.LBE841:
 4271              	.LBE840:
 775:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4272              		.loc 1 775 53 view .LVU1388
 4273 001e 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 4274 0022 C3F34003 		ubfx	r3, r3, #1, #1
 4275              	.L390:
 4276              	.LVL344:
 775:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4277              		.loc 1 775 3 is_stmt 1 view .LVU1389
 775:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4278              		.loc 1 775 12 is_stmt 0 view .LVU1390
 4279 0026 2370     		strb	r3, [r4]
 777:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 4280              		.loc 1 777 3 is_stmt 1 view .LVU1391
 778:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4281              		.loc 1 778 1 is_stmt 0 view .LVU1392
 4282 0028 02B0     		add	sp, sp, #8
 4283              	.LCFI85:
 4284              		.cfi_remember_state
 4285              		.cfi_def_cfa_offset 8
 4286              		@ sp needed
 4287 002a 10BD     		pop	{r4, pc}
 4288              	.LVL345:
 4289              	.L392:
 4290              	.LCFI86:
 4291              		.cfi_restore_state
 766:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 4292              		.loc 1 766 12 view .LVU1393
ARM GAS  /tmp/ccep7lwr.s 			page 166


 4293 002c 0120     		movs	r0, #1
 4294              	.LVL346:
 778:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4295              		.loc 1 778 1 view .LVU1394
 4296 002e 02B0     		add	sp, sp, #8
 4297              	.LCFI87:
 4298              		.cfi_remember_state
 4299              		.cfi_def_cfa_offset 8
 4300              		@ sp needed
 4301 0030 10BD     		pop	{r4, pc}
 4302              	.LVL347:
 4303              	.L393:
 4304              	.LCFI88:
 4305              		.cfi_restore_state
 4306              	.LBB843:
 4307              	.LBB842:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 4308              		.loc 1 190 12 view .LVU1395
 4309 0032 0120     		movs	r0, #1
 4310              	.LVL348:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 4311              		.loc 1 190 12 view .LVU1396
 4312 0034 F7E7     		b	.L390
 4313              	.LBE842:
 4314              	.LBE843:
 4315              		.cfi_endproc
 4316              	.LFE516:
 4318 0036 00BF     		.section	.text.STSPIN32G4_setVDSP,"ax",%progbits
 4319              		.align	1
 4320              		.p2align 2,,3
 4321              		.global	STSPIN32G4_setVDSP
 4322              		.syntax unified
 4323              		.thumb
 4324              		.thumb_func
 4325              		.fpu fpv4-sp-d16
 4327              	STSPIN32G4_setVDSP:
 4328              	.LVL349:
 4329              	.LFB517:
 781:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 4330              		.loc 1 781 1 is_stmt 1 view -0
 4331              		.cfi_startproc
 4332              		@ args = 0, pretend = 0, frame = 16
 4333              		@ frame_needed = 0, uses_anonymous_args = 0
 782:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 4334              		.loc 1 782 3 view .LVU1398
 783:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4335              		.loc 1 783 3 view .LVU1399
 781:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 4336              		.loc 1 781 1 is_stmt 0 view .LVU1400
 4337 0000 30B5     		push	{r4, r5, lr}
 4338              	.LCFI89:
 4339              		.cfi_def_cfa_offset 12
 4340              		.cfi_offset 4, -12
 4341              		.cfi_offset 5, -8
 4342              		.cfi_offset 14, -4
 4343 0002 85B0     		sub	sp, sp, #20
 4344              	.LCFI90:
ARM GAS  /tmp/ccep7lwr.s 			page 167


 4345              		.cfi_def_cfa_offset 32
 783:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4346              		.loc 1 783 11 view .LVU1401
 4347 0004 0023     		movs	r3, #0
 781:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 4348              		.loc 1 781 1 view .LVU1402
 4349 0006 ADF80410 		strh	r1, [sp, #4]	@ movhi
 783:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4350              		.loc 1 783 11 view .LVU1403
 4351 000a 8DF80F30 		strb	r3, [sp, #15]
 785:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4352              		.loc 1 785 3 is_stmt 1 view .LVU1404
 785:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4353              		.loc 1 785 6 is_stmt 0 view .LVU1405
 4354 000e 10B3     		cbz	r0, .L403
 790:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4355              		.loc 1 790 3 is_stmt 1 view .LVU1406
 4356              	.LVL350:
 4357              	.LBB888:
 4358              	.LBI888:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4359              		.loc 1 178 26 view .LVU1407
 4360              	.LBB889:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4361              		.loc 1 180 3 view .LVU1408
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4362              		.loc 1 181 3 view .LVU1409
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4363              		.loc 1 187 3 view .LVU1410
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4364              		.loc 1 187 6 is_stmt 0 view .LVU1411
 4365 0010 0368     		ldr	r3, [r0]
 4366 0012 0446     		mov	r4, r0
 4367 0014 FBB1     		cbz	r3, .L403
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4368              		.loc 1 193 3 is_stmt 1 view .LVU1412
 4369 0016 0DF10F02 		add	r2, sp, #15
 4370              	.LVL351:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4371              		.loc 1 193 3 is_stmt 0 view .LVU1413
 4372 001a 0221     		movs	r1, #2
 4373 001c FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 4374              	.LVL352:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4375              		.loc 1 193 3 view .LVU1414
 4376              	.LBE889:
 4377              	.LBE888:
 792:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4378              		.loc 1 792 3 is_stmt 1 view .LVU1415
 4379              	.LBB890:
 4380              	.LBB891:
 4381              	.LBB892:
 4382              	.LBB893:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4383              		.loc 1 301 6 is_stmt 0 view .LVU1416
 4384 0020 2368     		ldr	r3, [r4]
 4385              	.LBE893:
ARM GAS  /tmp/ccep7lwr.s 			page 168


 4386              	.LBE892:
 4387              	.LBE891:
 4388              	.LBE890:
 792:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4389              		.loc 1 792 6 view .LVU1417
 4390 0022 E0B1     		cbz	r0, .L450
 4391              	.LVL353:
 4392              	.L412:
 854:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 4393              		.loc 1 854 5 is_stmt 1 view .LVU1418
 4394              	.LBB908:
 4395              	.LBI908:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4396              		.loc 1 110 26 view .LVU1419
 4397              	.LBB909:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 4398              		.loc 1 112 3 view .LVU1420
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 4399              		.loc 1 113 3 view .LVU1421
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4400              		.loc 1 114 3 view .LVU1422
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4401              		.loc 1 116 3 view .LVU1423
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 4402              		.loc 1 121 3 view .LVU1424
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4403              		.loc 1 122 3 view .LVU1425
 4404              	.LBB910:
 4405              	.LBI910:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4406              		.loc 1 292 26 view .LVU1426
 4407              	.LBB911:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4408              		.loc 1 294 3 view .LVU1427
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4409              		.loc 1 295 3 view .LVU1428
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4410              		.loc 1 301 3 view .LVU1429
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4411              		.loc 1 301 6 is_stmt 0 view .LVU1430
 4412 0024 BBB1     		cbz	r3, .L403
 4413 0026 DD22     		movs	r2, #221
 4414 0028 0B21     		movs	r1, #11
 4415 002a 2046     		mov	r0, r4
 4416 002c FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 4417              	.LVL354:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4418              		.loc 1 301 6 view .LVU1431
 4419              	.LBE911:
 4420              	.LBE910:
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4421              		.loc 1 126 3 is_stmt 1 view .LVU1432
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4422              		.loc 1 126 6 is_stmt 0 view .LVU1433
 4423 0030 0546     		mov	r5, r0
 4424 0032 68B9     		cbnz	r0, .L423
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
ARM GAS  /tmp/ccep7lwr.s 			page 169


 4425              		.loc 1 128 5 is_stmt 1 view .LVU1434
 4426              	.LVL355:
 4427              	.LBB914:
 4428              	.LBI914:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4429              		.loc 1 1337 26 view .LVU1435
 4430              	.LBE914:
 4431              	.LBE909:
 4432              	.LBE908:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4433              		.loc 1 1339 3 view .LVU1436
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4434              		.loc 1 1344 3 view .LVU1437
 4435              		.loc 1 1349 3 view .LVU1438
 4436              	.LBB926:
 4437              	.LBB923:
 4438              	.LBB920:
 4439              	.LBB915:
 4440              	.LBI915:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4441              		.loc 1 178 26 view .LVU1439
 4442              	.LBB916:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4443              		.loc 1 180 3 view .LVU1440
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4444              		.loc 1 181 3 view .LVU1441
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4445              		.loc 1 187 3 view .LVU1442
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4446              		.loc 1 187 6 is_stmt 0 view .LVU1443
 4447 0034 2368     		ldr	r3, [r4]
 4448 0036 73B1     		cbz	r3, .L403
 4449              	.LVL356:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4450              		.loc 1 187 6 view .LVU1444
 4451              	.LBE916:
 4452              	.LBE915:
 4453              	.LBB917:
 4454              	.LBI917:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4455              		.loc 1 1337 26 is_stmt 1 view .LVU1445
 4456              	.LBB918:
 4457              	.LBB919:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4458              		.loc 1 193 3 view .LVU1446
 4459 0038 03AA     		add	r2, sp, #12
 4460              	.LVL357:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4461              		.loc 1 193 3 is_stmt 0 view .LVU1447
 4462 003a 8021     		movs	r1, #128
 4463 003c 2046     		mov	r0, r4
 4464              	.LVL358:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4465              		.loc 1 193 3 view .LVU1448
 4466 003e FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 4467              	.LVL359:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 170


 4468              		.loc 1 193 3 view .LVU1449
 4469              	.LBE919:
 4470              	.LBE918:
 4471              	.LBE917:
 4472              	.LBE920:
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4473              		.loc 1 131 3 is_stmt 1 view .LVU1450
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4474              		.loc 1 131 6 is_stmt 0 view .LVU1451
 4475 0042 0546     		mov	r5, r0
 4476 0044 20B9     		cbnz	r0, .L423
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 4477              		.loc 1 133 5 is_stmt 1 view .LVU1452
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 4478              		.loc 1 133 8 is_stmt 0 view .LVU1453
 4479 0046 9DF80C50 		ldrb	r5, [sp, #12]	@ zero_extendqisi2
 4480 004a ED43     		mvns	r5, r5
 135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 4481              		.loc 1 135 14 view .LVU1454
 4482 004c C5F3C015 		ubfx	r5, r5, #7, #1
 4483              	.LVL360:
 4484              	.L423:
 135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 4485              		.loc 1 135 14 view .LVU1455
 4486              	.LBE923:
 4487              	.LBE926:
 856:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4488              		.loc 1 856 1 view .LVU1456
 4489 0050 2846     		mov	r0, r5
 4490 0052 05B0     		add	sp, sp, #20
 4491              	.LCFI91:
 4492              		.cfi_remember_state
 4493              		.cfi_def_cfa_offset 12
 4494              		@ sp needed
 4495 0054 30BD     		pop	{r4, r5, pc}
 4496              	.LVL361:
 4497              	.L403:
 4498              	.LCFI92:
 4499              		.cfi_restore_state
 854:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 4500              		.loc 1 854 5 is_stmt 1 view .LVU1457
 4501              	.LBB927:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4502              		.loc 1 110 26 view .LVU1458
 4503              	.LBB924:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 4504              		.loc 1 112 3 view .LVU1459
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 4505              		.loc 1 113 3 view .LVU1460
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4506              		.loc 1 114 3 view .LVU1461
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4507              		.loc 1 116 3 view .LVU1462
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 4508              		.loc 1 121 3 view .LVU1463
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4509              		.loc 1 122 3 view .LVU1464
ARM GAS  /tmp/ccep7lwr.s 			page 171


 4510              	.LBB921:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4511              		.loc 1 292 26 view .LVU1465
 4512              	.LBB912:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4513              		.loc 1 294 3 view .LVU1466
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4514              		.loc 1 295 3 view .LVU1467
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4515              		.loc 1 301 3 view .LVU1468
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 4516              		.loc 1 304 12 is_stmt 0 view .LVU1469
 4517 0056 0125     		movs	r5, #1
 4518              	.LBE912:
 4519              	.LBE921:
 4520              	.LBE924:
 4521              	.LBE927:
 856:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4522              		.loc 1 856 1 view .LVU1470
 4523 0058 2846     		mov	r0, r5
 4524 005a 05B0     		add	sp, sp, #20
 4525              	.LCFI93:
 4526              		.cfi_remember_state
 4527              		.cfi_def_cfa_offset 12
 4528              		@ sp needed
 4529 005c 30BD     		pop	{r4, r5, pc}
 4530              	.LVL362:
 4531              	.L450:
 4532              	.LCFI94:
 4533              		.cfi_restore_state
 794:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 4534              		.loc 1 794 5 is_stmt 1 view .LVU1471
 4535              	.LBB928:
 4536              	.LBI890:
 144:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4537              		.loc 1 144 26 view .LVU1472
 4538              	.LBB906:
 146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 4539              		.loc 1 146 3 view .LVU1473
 147:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 4540              		.loc 1 147 3 view .LVU1474
 148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4541              		.loc 1 148 3 view .LVU1475
 150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4542              		.loc 1 150 3 view .LVU1476
 155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 4543              		.loc 1 155 3 view .LVU1477
 156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4544              		.loc 1 156 3 view .LVU1478
 4545              	.LBB895:
 4546              	.LBI892:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4547              		.loc 1 292 26 view .LVU1479
 4548              	.LBB894:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4549              		.loc 1 294 3 view .LVU1480
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 172


 4550              		.loc 1 295 3 view .LVU1481
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4551              		.loc 1 301 3 view .LVU1482
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4552              		.loc 1 301 6 is_stmt 0 view .LVU1483
 4553 005e 002B     		cmp	r3, #0
 4554 0060 F9D0     		beq	.L403
 4555 0062 2D22     		movs	r2, #45
 4556 0064 0B21     		movs	r1, #11
 4557 0066 2046     		mov	r0, r4
 4558              	.LVL363:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4559              		.loc 1 301 6 view .LVU1484
 4560 0068 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 4561              	.LVL364:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4562              		.loc 1 301 6 view .LVU1485
 4563              	.LBE894:
 4564              	.LBE895:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4565              		.loc 1 160 3 is_stmt 1 view .LVU1486
 4566              	.LBB896:
 4567              	.LBB897:
 4568              	.LBB898:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4569              		.loc 1 187 6 is_stmt 0 view .LVU1487
 4570 006c 2368     		ldr	r3, [r4]
 4571              	.LBE898:
 4572              	.LBE897:
 4573              	.LBE896:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4574              		.loc 1 160 6 view .LVU1488
 4575 006e 0028     		cmp	r0, #0
 4576 0070 D8D1     		bne	.L412
 162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 4577              		.loc 1 162 5 is_stmt 1 view .LVU1489
 4578              	.LVL365:
 4579              	.LBB904:
 4580              	.LBI896:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4581              		.loc 1 1337 26 view .LVU1490
 4582              	.LBE904:
 4583              	.LBE906:
 4584              	.LBE928:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4585              		.loc 1 1339 3 view .LVU1491
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4586              		.loc 1 1344 3 view .LVU1492
 4587              		.loc 1 1349 3 view .LVU1493
 4588              	.LBB929:
 4589              	.LBB907:
 4590              	.LBB905:
 4591              	.LBB900:
 4592              	.LBI897:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4593              		.loc 1 178 26 view .LVU1494
 4594              	.LBB899:
ARM GAS  /tmp/ccep7lwr.s 			page 173


 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4595              		.loc 1 180 3 view .LVU1495
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4596              		.loc 1 181 3 view .LVU1496
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4597              		.loc 1 187 3 view .LVU1497
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4598              		.loc 1 187 6 is_stmt 0 view .LVU1498
 4599 0072 002B     		cmp	r3, #0
 4600 0074 EFD0     		beq	.L403
 4601              	.LVL366:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4602              		.loc 1 187 6 view .LVU1499
 4603              	.LBE899:
 4604              	.LBE900:
 4605              	.LBB901:
 4606              	.LBI901:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4607              		.loc 1 1337 26 is_stmt 1 view .LVU1500
 4608              	.LBB902:
 4609              	.LBB903:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4610              		.loc 1 193 3 view .LVU1501
 4611 0076 03AA     		add	r2, sp, #12
 4612              	.LVL367:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4613              		.loc 1 193 3 is_stmt 0 view .LVU1502
 4614 0078 8021     		movs	r1, #128
 4615 007a 2046     		mov	r0, r4
 4616              	.LVL368:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4617              		.loc 1 193 3 view .LVU1503
 4618 007c FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 4619              	.LVL369:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4620              		.loc 1 193 3 view .LVU1504
 4621              	.LBE903:
 4622              	.LBE902:
 4623              	.LBE901:
 4624              	.LBE905:
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4625              		.loc 1 165 3 is_stmt 1 view .LVU1505
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4626              		.loc 1 165 6 is_stmt 0 view .LVU1506
 4627 0080 0028     		cmp	r0, #0
 4628 0082 5ED1     		bne	.L449
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 4629              		.loc 1 167 5 is_stmt 1 view .LVU1507
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 4630              		.loc 1 167 8 is_stmt 0 view .LVU1508
 4631 0084 9DF90C30 		ldrsb	r3, [sp, #12]
 4632 0088 002B     		cmp	r3, #0
 4633 008a 5ADB     		blt	.L449
 4634              	.LVL370:
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 4635              		.loc 1 167 8 view .LVU1509
 4636              	.LBE907:
ARM GAS  /tmp/ccep7lwr.s 			page 174


 4637              	.LBE929:
 797:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4638              		.loc 1 797 3 is_stmt 1 view .LVU1510
 799:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     switch (vdsp.deglitchTime)
 4639              		.loc 1 799 5 view .LVU1511
 799:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     switch (vdsp.deglitchTime)
 4640              		.loc 1 799 12 is_stmt 0 view .LVU1512
 4641 008c 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 4642 0090 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 4643 0094 02F0F302 		and	r2, r2, #243
 4644 0098 8DF80F20 		strb	r2, [sp, #15]
 800:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 4645              		.loc 1 800 5 is_stmt 1 view .LVU1513
 4646 009c 032B     		cmp	r3, #3
 4647 009e 50D8     		bhi	.L449
 4648 00a0 DFE803F0 		tbb	[pc, r3]
 4649              	.L408:
 4650 00a4 06       		.byte	(.L411-.L408)/2
 4651 00a5 02       		.byte	(.L410-.L408)/2
 4652 00a6 47       		.byte	(.L409-.L408)/2
 4653 00a7 42       		.byte	(.L407-.L408)/2
 4654              		.p2align 1
 4655              	.L410:
 807:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 4656              		.loc 1 807 9 view .LVU1514
 807:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 4657              		.loc 1 807 16 is_stmt 0 view .LVU1515
 4658 00a8 42F00402 		orr	r2, r2, #4
 4659 00ac 8DF80F20 		strb	r2, [sp, #15]
 808:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4660              		.loc 1 808 9 is_stmt 1 view .LVU1516
 4661              	.L411:
 4662              	.LVL371:
 825:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 4663              		.loc 1 825 5 view .LVU1517
 4664              	.LBB930:
 4665              	.LBI930:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4666              		.loc 1 292 26 view .LVU1518
 4667              	.LBB931:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4668              		.loc 1 294 3 view .LVU1519
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4669              		.loc 1 295 3 view .LVU1520
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4670              		.loc 1 301 3 view .LVU1521
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4671              		.loc 1 301 6 is_stmt 0 view .LVU1522
 4672 00b0 2368     		ldr	r3, [r4]
 4673 00b2 002B     		cmp	r3, #0
 4674 00b4 CFD0     		beq	.L403
 4675 00b6 0221     		movs	r1, #2
 4676 00b8 2046     		mov	r0, r4
 4677 00ba FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 4678              	.LVL372:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4679              		.loc 1 301 6 view .LVU1523
ARM GAS  /tmp/ccep7lwr.s 			page 175


 4680              	.LBE931:
 4681              	.LBE930:
 828:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4682              		.loc 1 828 3 is_stmt 1 view .LVU1524
 4683              	.LBB932:
 4684              	.LBB933:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4685              		.loc 1 187 6 is_stmt 0 view .LVU1525
 4686 00be 2368     		ldr	r3, [r4]
 4687              	.LBE933:
 4688              	.LBE932:
 828:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4689              		.loc 1 828 6 view .LVU1526
 4690 00c0 0028     		cmp	r0, #0
 4691 00c2 AFD1     		bne	.L412
 830:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 4692              		.loc 1 830 5 is_stmt 1 view .LVU1527
 4693              	.LVL373:
 4694              	.LBB935:
 4695              	.LBI932:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4696              		.loc 1 178 26 view .LVU1528
 4697              	.LBB934:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4698              		.loc 1 180 3 view .LVU1529
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4699              		.loc 1 181 3 view .LVU1530
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4700              		.loc 1 187 3 view .LVU1531
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4701              		.loc 1 187 6 is_stmt 0 view .LVU1532
 4702 00c4 002B     		cmp	r3, #0
 4703 00c6 C6D0     		beq	.L403
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4704              		.loc 1 193 3 is_stmt 1 view .LVU1533
 4705 00c8 0DF10F02 		add	r2, sp, #15
 4706              	.LVL374:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4707              		.loc 1 193 3 is_stmt 0 view .LVU1534
 4708 00cc 0821     		movs	r1, #8
 4709 00ce 2046     		mov	r0, r4
 4710              	.LVL375:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4711              		.loc 1 193 3 view .LVU1535
 4712 00d0 FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 4713              	.LVL376:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4714              		.loc 1 193 3 view .LVU1536
 4715              	.LBE934:
 4716              	.LBE935:
 833:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4717              		.loc 1 833 3 is_stmt 1 view .LVU1537
 833:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4718              		.loc 1 833 6 is_stmt 0 view .LVU1538
 4719 00d4 0028     		cmp	r0, #0
 4720 00d6 34D1     		bne	.L449
 835:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
ARM GAS  /tmp/ccep7lwr.s 			page 176


 4721              		.loc 1 835 5 is_stmt 1 view .LVU1539
 835:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 4722              		.loc 1 835 8 is_stmt 0 view .LVU1540
 4723 00d8 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 837:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 4724              		.loc 1 837 14 view .LVU1541
 4725 00dc 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 835:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 4726              		.loc 1 835 8 view .LVU1542
 4727 00e0 63B3     		cbz	r3, .L415
 837:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 4728              		.loc 1 837 7 is_stmt 1 view .LVU1543
 837:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 4729              		.loc 1 837 14 is_stmt 0 view .LVU1544
 4730 00e2 42F00402 		orr	r2, r2, #4
 4731              	.L416:
 4732              	.LBB936:
 4733              	.LBB937:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4734              		.loc 1 301 6 view .LVU1545
 4735 00e6 2368     		ldr	r3, [r4]
 4736 00e8 8DF80F20 		strb	r2, [sp, #15]
 4737              	.LBE937:
 4738              	.LBE936:
 844:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 4739              		.loc 1 844 5 is_stmt 1 view .LVU1546
 4740              	.LVL377:
 4741              	.LBB939:
 4742              	.LBI936:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4743              		.loc 1 292 26 view .LVU1547
 4744              	.LBB938:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4745              		.loc 1 294 3 view .LVU1548
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4746              		.loc 1 295 3 view .LVU1549
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4747              		.loc 1 301 3 view .LVU1550
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4748              		.loc 1 301 6 is_stmt 0 view .LVU1551
 4749 00ec 002B     		cmp	r3, #0
 4750 00ee B2D0     		beq	.L403
 4751 00f0 0821     		movs	r1, #8
 4752 00f2 2046     		mov	r0, r4
 4753              	.LVL378:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4754              		.loc 1 301 6 view .LVU1552
 4755 00f4 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 4756              	.LVL379:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4757              		.loc 1 301 6 view .LVU1553
 4758              	.LBE938:
 4759              	.LBE939:
 847:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4760              		.loc 1 847 3 is_stmt 1 view .LVU1554
 4761              	.LBB940:
 4762              	.LBB941:
ARM GAS  /tmp/ccep7lwr.s 			page 177


 4763              	.LBB942:
 4764              	.LBB943:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4765              		.loc 1 301 6 is_stmt 0 view .LVU1555
 4766 00f8 2368     		ldr	r3, [r4]
 4767              	.LBE943:
 4768              	.LBE942:
 4769              	.LBE941:
 4770              	.LBE940:
 847:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4771              		.loc 1 847 6 view .LVU1556
 4772 00fa 0546     		mov	r5, r0
 4773 00fc 0028     		cmp	r0, #0
 4774 00fe 91D1     		bne	.L412
 849:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 4775              		.loc 1 849 5 is_stmt 1 view .LVU1557
 4776              	.LVL380:
 4777              	.LBB955:
 4778              	.LBI940:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4779              		.loc 1 110 26 view .LVU1558
 4780              	.LBB953:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 4781              		.loc 1 112 3 view .LVU1559
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 4782              		.loc 1 113 3 view .LVU1560
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4783              		.loc 1 114 3 view .LVU1561
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4784              		.loc 1 116 3 view .LVU1562
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 4785              		.loc 1 121 3 view .LVU1563
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4786              		.loc 1 122 3 view .LVU1564
 4787              	.LBB945:
 4788              	.LBI942:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4789              		.loc 1 292 26 view .LVU1565
 4790              	.LBB944:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4791              		.loc 1 294 3 view .LVU1566
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4792              		.loc 1 295 3 view .LVU1567
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4793              		.loc 1 301 3 view .LVU1568
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4794              		.loc 1 301 6 is_stmt 0 view .LVU1569
 4795 0100 002B     		cmp	r3, #0
 4796 0102 A5D0     		beq	.L423
 4797 0104 DD22     		movs	r2, #221
 4798 0106 0B21     		movs	r1, #11
 4799 0108 2046     		mov	r0, r4
 4800              	.LVL381:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4801              		.loc 1 301 6 view .LVU1570
 4802 010a FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 4803              	.LVL382:
ARM GAS  /tmp/ccep7lwr.s 			page 178


 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4804              		.loc 1 301 6 view .LVU1571
 4805              	.LBE944:
 4806              	.LBE945:
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4807              		.loc 1 126 3 is_stmt 1 view .LVU1572
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4808              		.loc 1 126 6 is_stmt 0 view .LVU1573
 4809 010e 0028     		cmp	r0, #0
 4810 0110 9ED1     		bne	.L423
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 4811              		.loc 1 128 5 is_stmt 1 view .LVU1574
 4812              	.LVL383:
 4813              	.LBB946:
 4814              	.LBI946:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4815              		.loc 1 1337 26 view .LVU1575
 4816              	.LBE946:
 4817              	.LBE953:
 4818              	.LBE955:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4819              		.loc 1 1339 3 view .LVU1576
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4820              		.loc 1 1344 3 view .LVU1577
 4821              		.loc 1 1349 3 view .LVU1578
 4822              	.LBB956:
 4823              	.LBB954:
 4824              	.LBB952:
 4825              	.LBB947:
 4826              	.LBI947:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4827              		.loc 1 178 26 view .LVU1579
 4828              	.LBB948:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4829              		.loc 1 180 3 view .LVU1580
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4830              		.loc 1 181 3 view .LVU1581
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4831              		.loc 1 187 3 view .LVU1582
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4832              		.loc 1 187 6 is_stmt 0 view .LVU1583
 4833 0112 2368     		ldr	r3, [r4]
 4834 0114 002B     		cmp	r3, #0
 4835 0116 9BD0     		beq	.L423
 4836              	.LVL384:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4837              		.loc 1 187 6 view .LVU1584
 4838              	.LBE948:
 4839              	.LBE947:
 4840              	.LBB949:
 4841              	.LBI949:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4842              		.loc 1 1337 26 is_stmt 1 view .LVU1585
 4843              	.LBB950:
 4844              	.LBB951:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4845              		.loc 1 193 3 view .LVU1586
ARM GAS  /tmp/ccep7lwr.s 			page 179


 4846 0118 03AA     		add	r2, sp, #12
 4847              	.LVL385:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4848              		.loc 1 193 3 is_stmt 0 view .LVU1587
 4849 011a 8021     		movs	r1, #128
 4850 011c 2046     		mov	r0, r4
 4851              	.LVL386:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4852              		.loc 1 193 3 view .LVU1588
 4853 011e FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 4854              	.LVL387:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4855              		.loc 1 193 3 view .LVU1589
 4856              	.LBE951:
 4857              	.LBE950:
 4858              	.LBE949:
 4859              	.LBE952:
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4860              		.loc 1 131 3 is_stmt 1 view .LVU1590
 4861              	.LBE954:
 4862              	.LBE956:
 856:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4863              		.loc 1 856 1 is_stmt 0 view .LVU1591
 4864 0122 2846     		mov	r0, r5
 4865 0124 05B0     		add	sp, sp, #20
 4866              	.LCFI95:
 4867              		.cfi_remember_state
 4868              		.cfi_def_cfa_offset 12
 4869              		@ sp needed
 4870 0126 30BD     		pop	{r4, r5, pc}
 4871              	.LVL388:
 4872              	.L407:
 4873              	.LCFI96:
 4874              		.cfi_restore_state
 815:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 4875              		.loc 1 815 9 is_stmt 1 view .LVU1592
 815:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 4876              		.loc 1 815 16 is_stmt 0 view .LVU1593
 4877 0128 42F00C02 		orr	r2, r2, #12
 4878 012c 8DF80F20 		strb	r2, [sp, #15]
 816:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4879              		.loc 1 816 9 is_stmt 1 view .LVU1594
 4880 0130 BEE7     		b	.L411
 4881              	.L409:
 811:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 4882              		.loc 1 811 9 view .LVU1595
 811:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 4883              		.loc 1 811 16 is_stmt 0 view .LVU1596
 4884 0132 42F00802 		orr	r2, r2, #8
 4885 0136 8DF80F20 		strb	r2, [sp, #15]
 812:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4886              		.loc 1 812 9 is_stmt 1 view .LVU1597
 4887 013a B9E7     		b	.L411
 4888              	.LVL389:
 4889              	.L415:
 841:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 4890              		.loc 1 841 7 view .LVU1598
ARM GAS  /tmp/ccep7lwr.s 			page 180


 841:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 4891              		.loc 1 841 14 is_stmt 0 view .LVU1599
 4892 013c 02F0FB02 		and	r2, r2, #251
 4893 0140 D1E7     		b	.L416
 4894              	.LVL390:
 4895              	.L449:
 4896              	.LBB957:
 4897              	.LBB925:
 4898              	.LBB922:
 4899              	.LBB913:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4900              		.loc 1 301 10 view .LVU1600
 4901 0142 2368     		ldr	r3, [r4]
 4902 0144 6EE7     		b	.L412
 4903              	.LBE913:
 4904              	.LBE922:
 4905              	.LBE925:
 4906              	.LBE957:
 4907              		.cfi_endproc
 4908              	.LFE517:
 4910 0146 00BF     		.section	.text.STSPIN32G4_getVDSP,"ax",%progbits
 4911              		.align	1
 4912              		.p2align 2,,3
 4913              		.global	STSPIN32G4_getVDSP
 4914              		.syntax unified
 4915              		.thumb
 4916              		.thumb_func
 4917              		.fpu fpv4-sp-d16
 4919              	STSPIN32G4_getVDSP:
 4920              	.LVL391:
 4921              	.LFB518:
 859:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 4922              		.loc 1 859 1 is_stmt 1 view -0
 4923              		.cfi_startproc
 4924              		@ args = 0, pretend = 0, frame = 8
 4925              		@ frame_needed = 0, uses_anonymous_args = 0
 860:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 4926              		.loc 1 860 3 view .LVU1602
 861:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4927              		.loc 1 861 3 view .LVU1603
 859:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 4928              		.loc 1 859 1 is_stmt 0 view .LVU1604
 4929 0000 30B5     		push	{r4, r5, lr}
 4930              	.LCFI97:
 4931              		.cfi_def_cfa_offset 12
 4932              		.cfi_offset 4, -12
 4933              		.cfi_offset 5, -8
 4934              		.cfi_offset 14, -4
 4935 0002 83B0     		sub	sp, sp, #12
 4936              	.LCFI98:
 4937              		.cfi_def_cfa_offset 24
 861:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4938              		.loc 1 861 11 view .LVU1605
 4939 0004 0023     		movs	r3, #0
 4940 0006 8DF80730 		strb	r3, [sp, #7]
 863:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4941              		.loc 1 863 3 is_stmt 1 view .LVU1606
ARM GAS  /tmp/ccep7lwr.s 			page 181


 863:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4942              		.loc 1 863 6 is_stmt 0 view .LVU1607
 4943 000a C8B1     		cbz	r0, .L463
 868:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4944              		.loc 1 868 3 is_stmt 1 view .LVU1608
 4945 000c 0D46     		mov	r5, r1
 868:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4946              		.loc 1 868 6 is_stmt 0 view .LVU1609
 4947 000e B9B1     		cbz	r1, .L463
 873:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 4948              		.loc 1 873 3 is_stmt 1 view .LVU1610
 4949              	.LVL392:
 4950              	.LBB958:
 4951              	.LBI958:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 4952              		.loc 1 178 26 view .LVU1611
 4953              	.LBB959:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 4954              		.loc 1 180 3 view .LVU1612
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4955              		.loc 1 181 3 view .LVU1613
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4956              		.loc 1 187 3 view .LVU1614
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4957              		.loc 1 187 6 is_stmt 0 view .LVU1615
 4958 0010 0368     		ldr	r3, [r0]
 4959 0012 0446     		mov	r4, r0
 4960 0014 A3B1     		cbz	r3, .L463
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4961              		.loc 1 193 3 is_stmt 1 view .LVU1616
 4962 0016 0DF10702 		add	r2, sp, #7
 4963              	.LVL393:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4964              		.loc 1 193 3 is_stmt 0 view .LVU1617
 4965 001a 0221     		movs	r1, #2
 4966              	.LVL394:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4967              		.loc 1 193 3 view .LVU1618
 4968 001c FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 4969              	.LVL395:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4970              		.loc 1 193 3 view .LVU1619
 4971              	.LBE959:
 4972              	.LBE958:
 875:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4973              		.loc 1 875 3 is_stmt 1 view .LVU1620
 875:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 4974              		.loc 1 875 6 is_stmt 0 view .LVU1621
 4975 0020 78B9     		cbnz	r0, .L452
 877:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 4976              		.loc 1 877 5 is_stmt 1 view .LVU1622
 877:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 4977              		.loc 1 877 20 is_stmt 0 view .LVU1623
 4978 0022 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 4979 0026 03F00C02 		and	r2, r3, #12
 4980 002a 0C2A     		cmp	r2, #12
 4981 002c 08D8     		bhi	.L463
ARM GAS  /tmp/ccep7lwr.s 			page 182


 4982 002e DFE802F0 		tbb	[pc, r2]
 4983              	.L454:
 4984 0032 21       		.byte	(.L457-.L454)/2
 4985 0033 07       		.byte	(.L463-.L454)/2
 4986 0034 07       		.byte	(.L463-.L454)/2
 4987 0035 07       		.byte	(.L463-.L454)/2
 4988 0036 1E       		.byte	(.L456-.L454)/2
 4989 0037 07       		.byte	(.L463-.L454)/2
 4990 0038 07       		.byte	(.L463-.L454)/2
 4991 0039 07       		.byte	(.L463-.L454)/2
 4992 003a 1B       		.byte	(.L455-.L454)/2
 4993 003b 07       		.byte	(.L463-.L454)/2
 4994 003c 07       		.byte	(.L463-.L454)/2
 4995 003d 07       		.byte	(.L463-.L454)/2
 4996 003e 0A       		.byte	(.L453-.L454)/2
 4997              	.LVL396:
 4998 003f 00       		.p2align 1
 4999              	.L463:
 877:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 5000              		.loc 1 877 20 view .LVU1624
 5001 0040 0120     		movs	r0, #1
 5002              	.L452:
 908:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5003              		.loc 1 908 1 view .LVU1625
 5004 0042 03B0     		add	sp, sp, #12
 5005              	.LCFI99:
 5006              		.cfi_remember_state
 5007              		.cfi_def_cfa_offset 12
 5008              		@ sp needed
 5009 0044 30BD     		pop	{r4, r5, pc}
 5010              	.LVL397:
 5011              	.L453:
 5012              	.LCFI100:
 5013              		.cfi_restore_state
 892:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 5014              		.loc 1 892 9 is_stmt 1 view .LVU1626
 892:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 5015              		.loc 1 892 28 is_stmt 0 view .LVU1627
 5016 0046 0322     		movs	r2, #3
 5017 0048 2A70     		strb	r2, [r5]
 893:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5018              		.loc 1 893 9 is_stmt 1 view .LVU1628
 5019              	.LVL398:
 901:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5020              		.loc 1 901 3 view .LVU1629
 5021              	.L458:
 903:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     vdsp->useNFAULT = (i2cReg & STSPIN32G4_I2C_VDS_P_FLT) ? true : false;
 5022              		.loc 1 903 5 view .LVU1630
 5023              	.LBB960:
 5024              	.LBI960:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5025              		.loc 1 178 26 view .LVU1631
 5026              	.LBB961:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5027              		.loc 1 180 3 view .LVU1632
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5028              		.loc 1 181 3 view .LVU1633
ARM GAS  /tmp/ccep7lwr.s 			page 183


 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5029              		.loc 1 187 3 view .LVU1634
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5030              		.loc 1 187 6 is_stmt 0 view .LVU1635
 5031 004a 2268     		ldr	r2, [r4]
 5032 004c AAB1     		cbz	r2, .L464
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5033              		.loc 1 193 3 is_stmt 1 view .LVU1636
 5034 004e 0DF10702 		add	r2, sp, #7
 5035              	.LVL399:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5036              		.loc 1 193 3 is_stmt 0 view .LVU1637
 5037 0052 0821     		movs	r1, #8
 5038 0054 2046     		mov	r0, r4
 5039 0056 FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 5040              	.LVL400:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5041              		.loc 1 193 3 view .LVU1638
 5042              	.LBE961:
 5043              	.LBE960:
 904:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5044              		.loc 1 904 66 view .LVU1639
 5045 005a 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 5046              	.L459:
 5047              	.LVL401:
 904:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5048              		.loc 1 904 5 is_stmt 1 view .LVU1640
 904:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5049              		.loc 1 904 66 is_stmt 0 view .LVU1641
 5050 005e C3F38003 		ubfx	r3, r3, #2, #1
 5051 0062 6B70     		strb	r3, [r5, #1]
 5052              	.LVL402:
 908:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5053              		.loc 1 908 1 view .LVU1642
 5054 0064 03B0     		add	sp, sp, #12
 5055              	.LCFI101:
 5056              		.cfi_remember_state
 5057              		.cfi_def_cfa_offset 12
 5058              		@ sp needed
 5059 0066 30BD     		pop	{r4, r5, pc}
 5060              	.LVL403:
 5061              	.L455:
 5062              	.LCFI102:
 5063              		.cfi_restore_state
 888:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 5064              		.loc 1 888 9 is_stmt 1 view .LVU1643
 888:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 5065              		.loc 1 888 28 is_stmt 0 view .LVU1644
 5066 0068 0222     		movs	r2, #2
 5067 006a 2A70     		strb	r2, [r5]
 889:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5068              		.loc 1 889 9 is_stmt 1 view .LVU1645
 5069              	.LVL404:
 901:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5070              		.loc 1 901 3 view .LVU1646
 5071 006c EDE7     		b	.L458
 5072              	.LVL405:
ARM GAS  /tmp/ccep7lwr.s 			page 184


 5073              	.L456:
 884:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 5074              		.loc 1 884 9 view .LVU1647
 884:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 5075              		.loc 1 884 28 is_stmt 0 view .LVU1648
 5076 006e 0122     		movs	r2, #1
 5077 0070 2A70     		strb	r2, [r5]
 885:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5078              		.loc 1 885 9 is_stmt 1 view .LVU1649
 5079              	.LVL406:
 901:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5080              		.loc 1 901 3 view .LVU1650
 5081 0072 EAE7     		b	.L458
 5082              	.LVL407:
 5083              	.L457:
 880:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 5084              		.loc 1 880 9 view .LVU1651
 880:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         break;
 5085              		.loc 1 880 28 is_stmt 0 view .LVU1652
 5086 0074 0022     		movs	r2, #0
 5087 0076 2A70     		strb	r2, [r5]
 881:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5088              		.loc 1 881 9 is_stmt 1 view .LVU1653
 5089              	.LVL408:
 901:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5090              		.loc 1 901 3 view .LVU1654
 5091 0078 E7E7     		b	.L458
 5092              	.LVL409:
 5093              	.L464:
 5094              	.LBB963:
 5095              	.LBB962:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5096              		.loc 1 190 12 is_stmt 0 view .LVU1655
 5097 007a 0120     		movs	r0, #1
 5098 007c EFE7     		b	.L459
 5099              	.LBE962:
 5100              	.LBE963:
 5101              		.cfi_endproc
 5102              	.LFE518:
 5104 007e 00BF     		.section	.text.STSPIN32G4_setTHSD,"ax",%progbits
 5105              		.align	1
 5106              		.p2align 2,,3
 5107              		.global	STSPIN32G4_setTHSD
 5108              		.syntax unified
 5109              		.thumb
 5110              		.thumb_func
 5111              		.fpu fpv4-sp-d16
 5113              	STSPIN32G4_setTHSD:
 5114              	.LVL410:
 5115              	.LFB519:
 911:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 5116              		.loc 1 911 1 is_stmt 1 view -0
 5117              		.cfi_startproc
 5118              		@ args = 0, pretend = 0, frame = 16
 5119              		@ frame_needed = 0, uses_anonymous_args = 0
 912:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 5120              		.loc 1 912 3 view .LVU1657
ARM GAS  /tmp/ccep7lwr.s 			page 185


 913:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5121              		.loc 1 913 3 view .LVU1658
 911:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 5122              		.loc 1 911 1 is_stmt 0 view .LVU1659
 5123 0000 30B5     		push	{r4, r5, lr}
 5124              	.LCFI103:
 5125              		.cfi_def_cfa_offset 12
 5126              		.cfi_offset 4, -12
 5127              		.cfi_offset 5, -8
 5128              		.cfi_offset 14, -4
 5129 0002 85B0     		sub	sp, sp, #20
 5130              	.LCFI104:
 5131              		.cfi_def_cfa_offset 32
 913:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5132              		.loc 1 913 11 view .LVU1660
 5133 0004 0023     		movs	r3, #0
 911:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 5134              		.loc 1 911 1 view .LVU1661
 5135 0006 ADF80410 		strh	r1, [sp, #4]	@ movhi
 913:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5136              		.loc 1 913 11 view .LVU1662
 5137 000a 8DF80F30 		strb	r3, [sp, #15]
 915:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5138              		.loc 1 915 3 is_stmt 1 view .LVU1663
 915:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5139              		.loc 1 915 6 is_stmt 0 view .LVU1664
 5140 000e 10B3     		cbz	r0, .L469
 920:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5141              		.loc 1 920 3 is_stmt 1 view .LVU1665
 5142              	.LVL411:
 5143              	.LBB1008:
 5144              	.LBI1008:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5145              		.loc 1 178 26 view .LVU1666
 5146              	.LBB1009:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5147              		.loc 1 180 3 view .LVU1667
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5148              		.loc 1 181 3 view .LVU1668
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5149              		.loc 1 187 3 view .LVU1669
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5150              		.loc 1 187 6 is_stmt 0 view .LVU1670
 5151 0010 0368     		ldr	r3, [r0]
 5152 0012 0446     		mov	r4, r0
 5153 0014 FBB1     		cbz	r3, .L469
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5154              		.loc 1 193 3 is_stmt 1 view .LVU1671
 5155 0016 0DF10F02 		add	r2, sp, #15
 5156              	.LVL412:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5157              		.loc 1 193 3 is_stmt 0 view .LVU1672
 5158 001a 0821     		movs	r1, #8
 5159 001c FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 5160              	.LVL413:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5161              		.loc 1 193 3 view .LVU1673
ARM GAS  /tmp/ccep7lwr.s 			page 186


 5162              	.LBE1009:
 5163              	.LBE1008:
 922:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5164              		.loc 1 922 3 is_stmt 1 view .LVU1674
 5165              	.LBB1010:
 5166              	.LBB1011:
 5167              	.LBB1012:
 5168              	.LBB1013:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5169              		.loc 1 301 6 is_stmt 0 view .LVU1675
 5170 0020 2368     		ldr	r3, [r4]
 5171              	.LBE1013:
 5172              	.LBE1012:
 5173              	.LBE1011:
 5174              	.LBE1010:
 922:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5175              		.loc 1 922 6 view .LVU1676
 5176 0022 E0B1     		cbz	r0, .L523
 5177              	.LVL414:
 5178              	.L477:
 967:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5179              		.loc 1 967 5 is_stmt 1 view .LVU1677
 5180              	.LBB1028:
 5181              	.LBI1028:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5182              		.loc 1 110 26 view .LVU1678
 5183              	.LBB1029:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 5184              		.loc 1 112 3 view .LVU1679
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 5185              		.loc 1 113 3 view .LVU1680
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5186              		.loc 1 114 3 view .LVU1681
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5187              		.loc 1 116 3 view .LVU1682
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 5188              		.loc 1 121 3 view .LVU1683
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5189              		.loc 1 122 3 view .LVU1684
 5190              	.LBB1030:
 5191              	.LBI1030:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5192              		.loc 1 292 26 view .LVU1685
 5193              	.LBB1031:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5194              		.loc 1 294 3 view .LVU1686
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5195              		.loc 1 295 3 view .LVU1687
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5196              		.loc 1 301 3 view .LVU1688
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5197              		.loc 1 301 6 is_stmt 0 view .LVU1689
 5198 0024 BBB1     		cbz	r3, .L469
 5199 0026 DD22     		movs	r2, #221
 5200 0028 0B21     		movs	r1, #11
 5201 002a 2046     		mov	r0, r4
 5202 002c FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
ARM GAS  /tmp/ccep7lwr.s 			page 187


 5203              	.LVL415:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5204              		.loc 1 301 6 view .LVU1690
 5205              	.LBE1031:
 5206              	.LBE1030:
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5207              		.loc 1 126 3 is_stmt 1 view .LVU1691
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5208              		.loc 1 126 6 is_stmt 0 view .LVU1692
 5209 0030 0546     		mov	r5, r0
 5210 0032 68B9     		cbnz	r0, .L493
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5211              		.loc 1 128 5 is_stmt 1 view .LVU1693
 5212              	.LVL416:
 5213              	.LBB1034:
 5214              	.LBI1034:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5215              		.loc 1 1337 26 view .LVU1694
 5216              	.LBE1034:
 5217              	.LBE1029:
 5218              	.LBE1028:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5219              		.loc 1 1339 3 view .LVU1695
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5220              		.loc 1 1344 3 view .LVU1696
 5221              		.loc 1 1349 3 view .LVU1697
 5222              	.LBB1046:
 5223              	.LBB1043:
 5224              	.LBB1040:
 5225              	.LBB1035:
 5226              	.LBI1035:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5227              		.loc 1 178 26 view .LVU1698
 5228              	.LBB1036:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5229              		.loc 1 180 3 view .LVU1699
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5230              		.loc 1 181 3 view .LVU1700
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5231              		.loc 1 187 3 view .LVU1701
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5232              		.loc 1 187 6 is_stmt 0 view .LVU1702
 5233 0034 2368     		ldr	r3, [r4]
 5234 0036 73B1     		cbz	r3, .L469
 5235              	.LVL417:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5236              		.loc 1 187 6 view .LVU1703
 5237              	.LBE1036:
 5238              	.LBE1035:
 5239              	.LBB1037:
 5240              	.LBI1037:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5241              		.loc 1 1337 26 is_stmt 1 view .LVU1704
 5242              	.LBB1038:
 5243              	.LBB1039:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5244              		.loc 1 193 3 view .LVU1705
ARM GAS  /tmp/ccep7lwr.s 			page 188


 5245 0038 03AA     		add	r2, sp, #12
 5246              	.LVL418:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5247              		.loc 1 193 3 is_stmt 0 view .LVU1706
 5248 003a 8021     		movs	r1, #128
 5249 003c 2046     		mov	r0, r4
 5250              	.LVL419:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5251              		.loc 1 193 3 view .LVU1707
 5252 003e FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 5253              	.LVL420:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5254              		.loc 1 193 3 view .LVU1708
 5255              	.LBE1039:
 5256              	.LBE1038:
 5257              	.LBE1037:
 5258              	.LBE1040:
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5259              		.loc 1 131 3 is_stmt 1 view .LVU1709
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5260              		.loc 1 131 6 is_stmt 0 view .LVU1710
 5261 0042 0546     		mov	r5, r0
 5262 0044 20B9     		cbnz	r0, .L493
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 5263              		.loc 1 133 5 is_stmt 1 view .LVU1711
 133:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 5264              		.loc 1 133 8 is_stmt 0 view .LVU1712
 5265 0046 9DF80C50 		ldrb	r5, [sp, #12]	@ zero_extendqisi2
 5266 004a ED43     		mvns	r5, r5
 135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 5267              		.loc 1 135 14 view .LVU1713
 5268 004c C5F3C015 		ubfx	r5, r5, #7, #1
 5269              	.LVL421:
 5270              	.L493:
 135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 5271              		.loc 1 135 14 view .LVU1714
 5272              	.LBE1043:
 5273              	.LBE1046:
 969:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5274              		.loc 1 969 1 view .LVU1715
 5275 0050 2846     		mov	r0, r5
 5276 0052 05B0     		add	sp, sp, #20
 5277              	.LCFI105:
 5278              		.cfi_remember_state
 5279              		.cfi_def_cfa_offset 12
 5280              		@ sp needed
 5281 0054 30BD     		pop	{r4, r5, pc}
 5282              	.LVL422:
 5283              	.L469:
 5284              	.LCFI106:
 5285              		.cfi_restore_state
 967:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5286              		.loc 1 967 5 is_stmt 1 view .LVU1716
 5287              	.LBB1047:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5288              		.loc 1 110 26 view .LVU1717
 5289              	.LBB1044:
ARM GAS  /tmp/ccep7lwr.s 			page 189


 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 5290              		.loc 1 112 3 view .LVU1718
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 5291              		.loc 1 113 3 view .LVU1719
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5292              		.loc 1 114 3 view .LVU1720
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5293              		.loc 1 116 3 view .LVU1721
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 5294              		.loc 1 121 3 view .LVU1722
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5295              		.loc 1 122 3 view .LVU1723
 5296              	.LBB1041:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5297              		.loc 1 292 26 view .LVU1724
 5298              	.LBB1032:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5299              		.loc 1 294 3 view .LVU1725
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5300              		.loc 1 295 3 view .LVU1726
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5301              		.loc 1 301 3 view .LVU1727
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5302              		.loc 1 304 12 is_stmt 0 view .LVU1728
 5303 0056 0125     		movs	r5, #1
 5304              	.LBE1032:
 5305              	.LBE1041:
 5306              	.LBE1044:
 5307              	.LBE1047:
 969:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5308              		.loc 1 969 1 view .LVU1729
 5309 0058 2846     		mov	r0, r5
 5310 005a 05B0     		add	sp, sp, #20
 5311              	.LCFI107:
 5312              		.cfi_remember_state
 5313              		.cfi_def_cfa_offset 12
 5314              		@ sp needed
 5315 005c 30BD     		pop	{r4, r5, pc}
 5316              	.LVL423:
 5317              	.L523:
 5318              	.LCFI108:
 5319              		.cfi_restore_state
 924:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5320              		.loc 1 924 5 is_stmt 1 view .LVU1730
 5321              	.LBB1048:
 5322              	.LBI1010:
 144:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5323              		.loc 1 144 26 view .LVU1731
 5324              	.LBB1026:
 146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 5325              		.loc 1 146 3 view .LVU1732
 147:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 5326              		.loc 1 147 3 view .LVU1733
 148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5327              		.loc 1 148 3 view .LVU1734
 150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5328              		.loc 1 150 3 view .LVU1735
ARM GAS  /tmp/ccep7lwr.s 			page 190


 155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 5329              		.loc 1 155 3 view .LVU1736
 156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5330              		.loc 1 156 3 view .LVU1737
 5331              	.LBB1015:
 5332              	.LBI1012:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5333              		.loc 1 292 26 view .LVU1738
 5334              	.LBB1014:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5335              		.loc 1 294 3 view .LVU1739
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5336              		.loc 1 295 3 view .LVU1740
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5337              		.loc 1 301 3 view .LVU1741
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5338              		.loc 1 301 6 is_stmt 0 view .LVU1742
 5339 005e 002B     		cmp	r3, #0
 5340 0060 F9D0     		beq	.L469
 5341 0062 2D22     		movs	r2, #45
 5342 0064 0B21     		movs	r1, #11
 5343 0066 2046     		mov	r0, r4
 5344              	.LVL424:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5345              		.loc 1 301 6 view .LVU1743
 5346 0068 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 5347              	.LVL425:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5348              		.loc 1 301 6 view .LVU1744
 5349              	.LBE1014:
 5350              	.LBE1015:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5351              		.loc 1 160 3 is_stmt 1 view .LVU1745
 5352              	.LBB1016:
 5353              	.LBB1017:
 5354              	.LBB1018:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5355              		.loc 1 187 6 is_stmt 0 view .LVU1746
 5356 006c 2368     		ldr	r3, [r4]
 5357              	.LBE1018:
 5358              	.LBE1017:
 5359              	.LBE1016:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5360              		.loc 1 160 6 view .LVU1747
 5361 006e 0028     		cmp	r0, #0
 5362 0070 D8D1     		bne	.L477
 162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5363              		.loc 1 162 5 is_stmt 1 view .LVU1748
 5364              	.LVL426:
 5365              	.LBB1024:
 5366              	.LBI1016:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5367              		.loc 1 1337 26 view .LVU1749
 5368              	.LBE1024:
 5369              	.LBE1026:
 5370              	.LBE1048:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 191


 5371              		.loc 1 1339 3 view .LVU1750
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5372              		.loc 1 1344 3 view .LVU1751
 5373              		.loc 1 1349 3 view .LVU1752
 5374              	.LBB1049:
 5375              	.LBB1027:
 5376              	.LBB1025:
 5377              	.LBB1020:
 5378              	.LBI1017:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5379              		.loc 1 178 26 view .LVU1753
 5380              	.LBB1019:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5381              		.loc 1 180 3 view .LVU1754
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5382              		.loc 1 181 3 view .LVU1755
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5383              		.loc 1 187 3 view .LVU1756
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5384              		.loc 1 187 6 is_stmt 0 view .LVU1757
 5385 0072 002B     		cmp	r3, #0
 5386 0074 EFD0     		beq	.L469
 5387              	.LVL427:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5388              		.loc 1 187 6 view .LVU1758
 5389              	.LBE1019:
 5390              	.LBE1020:
 5391              	.LBB1021:
 5392              	.LBI1021:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5393              		.loc 1 1337 26 is_stmt 1 view .LVU1759
 5394              	.LBB1022:
 5395              	.LBB1023:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5396              		.loc 1 193 3 view .LVU1760
 5397 0076 03AA     		add	r2, sp, #12
 5398              	.LVL428:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5399              		.loc 1 193 3 is_stmt 0 view .LVU1761
 5400 0078 8021     		movs	r1, #128
 5401 007a 2046     		mov	r0, r4
 5402              	.LVL429:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5403              		.loc 1 193 3 view .LVU1762
 5404 007c FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 5405              	.LVL430:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5406              		.loc 1 193 3 view .LVU1763
 5407              	.LBE1023:
 5408              	.LBE1022:
 5409              	.LBE1021:
 5410              	.LBE1025:
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5411              		.loc 1 165 3 is_stmt 1 view .LVU1764
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5412              		.loc 1 165 6 is_stmt 0 view .LVU1765
 5413 0080 0028     		cmp	r0, #0
ARM GAS  /tmp/ccep7lwr.s 			page 192


 5414 0082 4ED1     		bne	.L522
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 5415              		.loc 1 167 5 is_stmt 1 view .LVU1766
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 5416              		.loc 1 167 8 is_stmt 0 view .LVU1767
 5417 0084 9DF90C30 		ldrsb	r3, [sp, #12]
 5418 0088 002B     		cmp	r3, #0
 5419 008a 4ADB     		blt	.L522
 5420              	.LVL431:
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 5421              		.loc 1 167 8 view .LVU1768
 5422              	.LBE1027:
 5423              	.LBE1049:
 927:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5424              		.loc 1 927 3 is_stmt 1 view .LVU1769
 929:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 5425              		.loc 1 929 5 view .LVU1770
 929:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 5426              		.loc 1 929 8 is_stmt 0 view .LVU1771
 5427 008c 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 931:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 5428              		.loc 1 931 14 view .LVU1772
 5429 0090 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 929:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 5430              		.loc 1 929 8 view .LVU1773
 5431 0094 002B     		cmp	r3, #0
 5432 0096 3ED0     		beq	.L518
 931:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 5433              		.loc 1 931 7 is_stmt 1 view .LVU1774
 931:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 5434              		.loc 1 931 14 is_stmt 0 view .LVU1775
 5435 0098 42F00202 		orr	r2, r2, #2
 5436              	.L480:
 5437              	.LBB1050:
 5438              	.LBB1051:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5439              		.loc 1 301 6 view .LVU1776
 5440 009c 2368     		ldr	r3, [r4]
 5441 009e 8DF80F20 		strb	r2, [sp, #15]
 5442              	.LBE1051:
 5443              	.LBE1050:
 938:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5444              		.loc 1 938 5 is_stmt 1 view .LVU1777
 5445              	.LVL432:
 5446              	.LBB1053:
 5447              	.LBI1050:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5448              		.loc 1 292 26 view .LVU1778
 5449              	.LBB1052:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5450              		.loc 1 294 3 view .LVU1779
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5451              		.loc 1 295 3 view .LVU1780
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5452              		.loc 1 301 3 view .LVU1781
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5453              		.loc 1 301 6 is_stmt 0 view .LVU1782
ARM GAS  /tmp/ccep7lwr.s 			page 193


 5454 00a2 002B     		cmp	r3, #0
 5455 00a4 D7D0     		beq	.L469
 5456 00a6 0821     		movs	r1, #8
 5457 00a8 2046     		mov	r0, r4
 5458 00aa FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 5459              	.LVL433:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5460              		.loc 1 301 6 view .LVU1783
 5461              	.LBE1052:
 5462              	.LBE1053:
 941:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5463              		.loc 1 941 3 is_stmt 1 view .LVU1784
 5464              	.LBB1054:
 5465              	.LBB1055:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5466              		.loc 1 187 6 is_stmt 0 view .LVU1785
 5467 00ae 2368     		ldr	r3, [r4]
 5468              	.LBE1055:
 5469              	.LBE1054:
 941:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5470              		.loc 1 941 6 view .LVU1786
 5471 00b0 0028     		cmp	r0, #0
 5472 00b2 B7D1     		bne	.L477
 943:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5473              		.loc 1 943 5 is_stmt 1 view .LVU1787
 5474              	.LVL434:
 5475              	.LBB1057:
 5476              	.LBI1054:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5477              		.loc 1 178 26 view .LVU1788
 5478              	.LBB1056:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5479              		.loc 1 180 3 view .LVU1789
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5480              		.loc 1 181 3 view .LVU1790
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5481              		.loc 1 187 3 view .LVU1791
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5482              		.loc 1 187 6 is_stmt 0 view .LVU1792
 5483 00b4 002B     		cmp	r3, #0
 5484 00b6 CED0     		beq	.L469
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5485              		.loc 1 193 3 is_stmt 1 view .LVU1793
 5486 00b8 0DF10F02 		add	r2, sp, #15
 5487              	.LVL435:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5488              		.loc 1 193 3 is_stmt 0 view .LVU1794
 5489 00bc 0721     		movs	r1, #7
 5490 00be 2046     		mov	r0, r4
 5491              	.LVL436:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5492              		.loc 1 193 3 view .LVU1795
 5493 00c0 FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 5494              	.LVL437:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5495              		.loc 1 193 3 view .LVU1796
 5496              	.LBE1056:
ARM GAS  /tmp/ccep7lwr.s 			page 194


 5497              	.LBE1057:
 946:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5498              		.loc 1 946 3 is_stmt 1 view .LVU1797
 946:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5499              		.loc 1 946 6 is_stmt 0 view .LVU1798
 5500 00c4 68BB     		cbnz	r0, .L522
 948:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 5501              		.loc 1 948 5 is_stmt 1 view .LVU1799
 948:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 5502              		.loc 1 948 8 is_stmt 0 view .LVU1800
 5503 00c6 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 950:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 5504              		.loc 1 950 14 view .LVU1801
 5505 00ca 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 948:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 5506              		.loc 1 948 8 view .LVU1802
 5507 00ce 2BB3     		cbz	r3, .L484
 950:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 5508              		.loc 1 950 7 is_stmt 1 view .LVU1803
 950:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 5509              		.loc 1 950 14 is_stmt 0 view .LVU1804
 5510 00d0 42F00202 		orr	r2, r2, #2
 5511              	.L485:
 5512              	.LBB1058:
 5513              	.LBB1059:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5514              		.loc 1 301 6 view .LVU1805
 5515 00d4 2368     		ldr	r3, [r4]
 5516 00d6 8DF80F20 		strb	r2, [sp, #15]
 5517              	.LBE1059:
 5518              	.LBE1058:
 957:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5519              		.loc 1 957 5 is_stmt 1 view .LVU1806
 5520              	.LVL438:
 5521              	.LBB1061:
 5522              	.LBI1058:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5523              		.loc 1 292 26 view .LVU1807
 5524              	.LBB1060:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5525              		.loc 1 294 3 view .LVU1808
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5526              		.loc 1 295 3 view .LVU1809
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5527              		.loc 1 301 3 view .LVU1810
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5528              		.loc 1 301 6 is_stmt 0 view .LVU1811
 5529 00da 002B     		cmp	r3, #0
 5530 00dc BBD0     		beq	.L469
 5531 00de 0721     		movs	r1, #7
 5532 00e0 2046     		mov	r0, r4
 5533              	.LVL439:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5534              		.loc 1 301 6 view .LVU1812
 5535 00e2 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 5536              	.LVL440:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 195


 5537              		.loc 1 301 6 view .LVU1813
 5538              	.LBE1060:
 5539              	.LBE1061:
 960:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5540              		.loc 1 960 3 is_stmt 1 view .LVU1814
 5541              	.LBB1062:
 5542              	.LBB1063:
 5543              	.LBB1064:
 5544              	.LBB1065:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5545              		.loc 1 301 6 is_stmt 0 view .LVU1815
 5546 00e6 2368     		ldr	r3, [r4]
 5547              	.LBE1065:
 5548              	.LBE1064:
 5549              	.LBE1063:
 5550              	.LBE1062:
 960:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5551              		.loc 1 960 6 view .LVU1816
 5552 00e8 0546     		mov	r5, r0
 5553 00ea 0028     		cmp	r0, #0
 5554 00ec 9AD1     		bne	.L477
 962:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     return status;
 5555              		.loc 1 962 5 is_stmt 1 view .LVU1817
 5556              	.LVL441:
 5557              	.LBB1077:
 5558              	.LBI1062:
 110:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5559              		.loc 1 110 26 view .LVU1818
 5560              	.LBB1075:
 112:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 5561              		.loc 1 112 3 view .LVU1819
 113:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 5562              		.loc 1 113 3 view .LVU1820
 114:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5563              		.loc 1 114 3 view .LVU1821
 116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5564              		.loc 1 116 3 view .LVU1822
 121:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 5565              		.loc 1 121 3 view .LVU1823
 122:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5566              		.loc 1 122 3 view .LVU1824
 5567              	.LBB1067:
 5568              	.LBI1064:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5569              		.loc 1 292 26 view .LVU1825
 5570              	.LBB1066:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5571              		.loc 1 294 3 view .LVU1826
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5572              		.loc 1 295 3 view .LVU1827
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5573              		.loc 1 301 3 view .LVU1828
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5574              		.loc 1 301 6 is_stmt 0 view .LVU1829
 5575 00ee 002B     		cmp	r3, #0
 5576 00f0 AED0     		beq	.L493
 5577 00f2 DD22     		movs	r2, #221
ARM GAS  /tmp/ccep7lwr.s 			page 196


 5578 00f4 0B21     		movs	r1, #11
 5579 00f6 2046     		mov	r0, r4
 5580              	.LVL442:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5581              		.loc 1 301 6 view .LVU1830
 5582 00f8 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 5583              	.LVL443:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5584              		.loc 1 301 6 view .LVU1831
 5585              	.LBE1066:
 5586              	.LBE1067:
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5587              		.loc 1 126 3 is_stmt 1 view .LVU1832
 126:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5588              		.loc 1 126 6 is_stmt 0 view .LVU1833
 5589 00fc 0028     		cmp	r0, #0
 5590 00fe A7D1     		bne	.L493
 128:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5591              		.loc 1 128 5 is_stmt 1 view .LVU1834
 5592              	.LVL444:
 5593              	.LBB1068:
 5594              	.LBI1068:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5595              		.loc 1 1337 26 view .LVU1835
 5596              	.LBE1068:
 5597              	.LBE1075:
 5598              	.LBE1077:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5599              		.loc 1 1339 3 view .LVU1836
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5600              		.loc 1 1344 3 view .LVU1837
 5601              		.loc 1 1349 3 view .LVU1838
 5602              	.LBB1078:
 5603              	.LBB1076:
 5604              	.LBB1074:
 5605              	.LBB1069:
 5606              	.LBI1069:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5607              		.loc 1 178 26 view .LVU1839
 5608              	.LBB1070:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5609              		.loc 1 180 3 view .LVU1840
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5610              		.loc 1 181 3 view .LVU1841
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5611              		.loc 1 187 3 view .LVU1842
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5612              		.loc 1 187 6 is_stmt 0 view .LVU1843
 5613 0100 2368     		ldr	r3, [r4]
 5614 0102 002B     		cmp	r3, #0
 5615 0104 A4D0     		beq	.L493
 5616              	.LVL445:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5617              		.loc 1 187 6 view .LVU1844
 5618              	.LBE1070:
 5619              	.LBE1069:
 5620              	.LBB1071:
ARM GAS  /tmp/ccep7lwr.s 			page 197


 5621              	.LBI1071:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5622              		.loc 1 1337 26 is_stmt 1 view .LVU1845
 5623              	.LBB1072:
 5624              	.LBB1073:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5625              		.loc 1 193 3 view .LVU1846
 5626 0106 03AA     		add	r2, sp, #12
 5627              	.LVL446:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5628              		.loc 1 193 3 is_stmt 0 view .LVU1847
 5629 0108 8021     		movs	r1, #128
 5630 010a 2046     		mov	r0, r4
 5631              	.LVL447:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5632              		.loc 1 193 3 view .LVU1848
 5633 010c FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 5634              	.LVL448:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5635              		.loc 1 193 3 view .LVU1849
 5636              	.LBE1073:
 5637              	.LBE1072:
 5638              	.LBE1071:
 5639              	.LBE1074:
 131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5640              		.loc 1 131 3 is_stmt 1 view .LVU1850
 5641              	.LBE1076:
 5642              	.LBE1078:
 969:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5643              		.loc 1 969 1 is_stmt 0 view .LVU1851
 5644 0110 2846     		mov	r0, r5
 5645 0112 05B0     		add	sp, sp, #20
 5646              	.LCFI109:
 5647              		.cfi_remember_state
 5648              		.cfi_def_cfa_offset 12
 5649              		@ sp needed
 5650 0114 30BD     		pop	{r4, r5, pc}
 5651              	.LVL449:
 5652              	.L518:
 5653              	.LCFI110:
 5654              		.cfi_restore_state
 935:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 5655              		.loc 1 935 7 is_stmt 1 view .LVU1852
 935:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 5656              		.loc 1 935 14 is_stmt 0 view .LVU1853
 5657 0116 02F0FD02 		and	r2, r2, #253
 5658 011a BFE7     		b	.L480
 5659              	.LVL450:
 5660              	.L484:
 954:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 5661              		.loc 1 954 7 is_stmt 1 view .LVU1854
 954:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 5662              		.loc 1 954 14 is_stmt 0 view .LVU1855
 5663 011c 02F0FD02 		and	r2, r2, #253
 5664 0120 D8E7     		b	.L485
 5665              	.LVL451:
 5666              	.L522:
ARM GAS  /tmp/ccep7lwr.s 			page 198


 5667              	.LBB1079:
 5668              	.LBB1045:
 5669              	.LBB1042:
 5670              	.LBB1033:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5671              		.loc 1 301 10 view .LVU1856
 5672 0122 2368     		ldr	r3, [r4]
 5673 0124 7EE7     		b	.L477
 5674              	.LBE1033:
 5675              	.LBE1042:
 5676              	.LBE1045:
 5677              	.LBE1079:
 5678              		.cfi_endproc
 5679              	.LFE519:
 5681 0126 00BF     		.section	.text.STSPIN32G4_getTHSD,"ax",%progbits
 5682              		.align	1
 5683              		.p2align 2,,3
 5684              		.global	STSPIN32G4_getTHSD
 5685              		.syntax unified
 5686              		.thumb
 5687              		.thumb_func
 5688              		.fpu fpv4-sp-d16
 5690              	STSPIN32G4_getTHSD:
 5691              	.LVL452:
 5692              	.LFB520:
 972:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 5693              		.loc 1 972 1 is_stmt 1 view -0
 5694              		.cfi_startproc
 5695              		@ args = 0, pretend = 0, frame = 8
 5696              		@ frame_needed = 0, uses_anonymous_args = 0
 973:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 5697              		.loc 1 973 3 view .LVU1858
 974:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5698              		.loc 1 974 3 view .LVU1859
 972:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 5699              		.loc 1 972 1 is_stmt 0 view .LVU1860
 5700 0000 30B5     		push	{r4, r5, lr}
 5701              	.LCFI111:
 5702              		.cfi_def_cfa_offset 12
 5703              		.cfi_offset 4, -12
 5704              		.cfi_offset 5, -8
 5705              		.cfi_offset 14, -4
 5706 0002 83B0     		sub	sp, sp, #12
 5707              	.LCFI112:
 5708              		.cfi_def_cfa_offset 24
 974:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5709              		.loc 1 974 11 view .LVU1861
 5710 0004 0023     		movs	r3, #0
 5711 0006 8DF80730 		strb	r3, [sp, #7]
 976:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5712              		.loc 1 976 3 is_stmt 1 view .LVU1862
 976:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5713              		.loc 1 976 6 is_stmt 0 view .LVU1863
 5714 000a F0B1     		cbz	r0, .L529
 981:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5715              		.loc 1 981 3 is_stmt 1 view .LVU1864
 5716 000c 0D46     		mov	r5, r1
ARM GAS  /tmp/ccep7lwr.s 			page 199


 981:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5717              		.loc 1 981 6 is_stmt 0 view .LVU1865
 5718 000e E1B1     		cbz	r1, .L529
 986:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   thsd->useNFAULT = (i2cReg & STSPIN32G4_I2C_THSD_FLT) ? true : false;
 5719              		.loc 1 986 3 is_stmt 1 view .LVU1866
 5720              	.LVL453:
 5721              	.LBB1080:
 5722              	.LBI1080:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5723              		.loc 1 178 26 view .LVU1867
 5724              	.LBB1081:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5725              		.loc 1 180 3 view .LVU1868
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5726              		.loc 1 181 3 view .LVU1869
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5727              		.loc 1 187 3 view .LVU1870
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5728              		.loc 1 187 6 is_stmt 0 view .LVU1871
 5729 0010 0368     		ldr	r3, [r0]
 5730 0012 0446     		mov	r4, r0
 5731 0014 E3B1     		cbz	r3, .L532
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5732              		.loc 1 193 3 is_stmt 1 view .LVU1872
 5733 0016 0DF10702 		add	r2, sp, #7
 5734              	.LVL454:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5735              		.loc 1 193 3 is_stmt 0 view .LVU1873
 5736 001a 0821     		movs	r1, #8
 5737              	.LVL455:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5738              		.loc 1 193 3 view .LVU1874
 5739 001c FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 5740              	.LVL456:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5741              		.loc 1 193 3 view .LVU1875
 5742              	.LBE1081:
 5743              	.LBE1080:
 987:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5744              		.loc 1 987 3 is_stmt 1 view .LVU1876
 987:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5745              		.loc 1 987 63 is_stmt 0 view .LVU1877
 5746 0020 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 5747 0024 C3F34003 		ubfx	r3, r3, #1, #1
 987:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5748              		.loc 1 987 19 view .LVU1878
 5749 0028 2B70     		strb	r3, [r5]
 989:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5750              		.loc 1 989 3 is_stmt 1 view .LVU1879
 989:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5751              		.loc 1 989 6 is_stmt 0 view .LVU1880
 5752 002a 60B9     		cbnz	r0, .L525
 991:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     thsd->useREADY = (i2cReg & STSPIN32G4_I2C_THSD_RDY) ? true : false;
 5753              		.loc 1 991 5 is_stmt 1 view .LVU1881
 5754              	.LVL457:
 5755              	.LBB1083:
 5756              	.LBI1083:
ARM GAS  /tmp/ccep7lwr.s 			page 200


 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5757              		.loc 1 178 26 view .LVU1882
 5758              	.LBB1084:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5759              		.loc 1 180 3 view .LVU1883
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5760              		.loc 1 181 3 view .LVU1884
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5761              		.loc 1 187 3 view .LVU1885
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5762              		.loc 1 187 6 is_stmt 0 view .LVU1886
 5763 002c 2268     		ldr	r2, [r4]
 5764 002e 9AB1     		cbz	r2, .L530
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5765              		.loc 1 193 3 is_stmt 1 view .LVU1887
 5766 0030 0DF10702 		add	r2, sp, #7
 5767              	.LVL458:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5768              		.loc 1 193 3 is_stmt 0 view .LVU1888
 5769 0034 0721     		movs	r1, #7
 5770 0036 2046     		mov	r0, r4
 5771              	.LVL459:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5772              		.loc 1 193 3 view .LVU1889
 5773 0038 FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 5774              	.LVL460:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5775              		.loc 1 193 3 view .LVU1890
 5776              	.LBE1084:
 5777              	.LBE1083:
 992:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5778              		.loc 1 992 64 view .LVU1891
 5779 003c 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 5780 0040 C3F34003 		ubfx	r3, r3, #1, #1
 5781              	.LVL461:
 992:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5782              		.loc 1 992 5 is_stmt 1 view .LVU1892
 992:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5783              		.loc 1 992 20 is_stmt 0 view .LVU1893
 5784 0044 6B70     		strb	r3, [r5, #1]
 5785              	.L525:
 5786              	.LVL462:
 997:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5787              		.loc 1 997 1 view .LVU1894
 5788 0046 03B0     		add	sp, sp, #12
 5789              	.LCFI113:
 5790              		.cfi_remember_state
 5791              		.cfi_def_cfa_offset 12
 5792              		@ sp needed
 5793 0048 30BD     		pop	{r4, r5, pc}
 5794              	.LVL463:
 5795              	.L529:
 5796              	.LCFI114:
 5797              		.cfi_restore_state
 978:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5798              		.loc 1 978 12 view .LVU1895
 5799 004a 0120     		movs	r0, #1
ARM GAS  /tmp/ccep7lwr.s 			page 201


 5800              	.LVL464:
 997:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5801              		.loc 1 997 1 view .LVU1896
 5802 004c 03B0     		add	sp, sp, #12
 5803              	.LCFI115:
 5804              		.cfi_remember_state
 5805              		.cfi_def_cfa_offset 12
 5806              		@ sp needed
 5807 004e 30BD     		pop	{r4, r5, pc}
 5808              	.LVL465:
 5809              	.L532:
 5810              	.LCFI116:
 5811              		.cfi_restore_state
 987:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5812              		.loc 1 987 3 is_stmt 1 view .LVU1897
 5813              	.LBB1086:
 5814              	.LBB1082:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5815              		.loc 1 190 12 is_stmt 0 view .LVU1898
 5816 0050 0120     		movs	r0, #1
 5817              	.LVL466:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5818              		.loc 1 190 12 view .LVU1899
 5819              	.LBE1082:
 5820              	.LBE1086:
 987:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5821              		.loc 1 987 19 view .LVU1900
 5822 0052 0B70     		strb	r3, [r1]
 989:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5823              		.loc 1 989 3 is_stmt 1 view .LVU1901
 5824              	.LVL467:
 997:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5825              		.loc 1 997 1 is_stmt 0 view .LVU1902
 5826 0054 03B0     		add	sp, sp, #12
 5827              	.LCFI117:
 5828              		.cfi_remember_state
 5829              		.cfi_def_cfa_offset 12
 5830              		@ sp needed
 5831 0056 30BD     		pop	{r4, r5, pc}
 5832              	.LVL468:
 5833              	.L530:
 5834              	.LCFI118:
 5835              		.cfi_restore_state
 5836              	.LBB1087:
 5837              	.LBB1085:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5838              		.loc 1 190 12 view .LVU1903
 5839 0058 0120     		movs	r0, #1
 5840              	.LVL469:
 190:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5841              		.loc 1 190 12 view .LVU1904
 5842              	.LBE1085:
 5843              	.LBE1087:
 992:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5844              		.loc 1 992 5 is_stmt 1 view .LVU1905
 992:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5845              		.loc 1 992 20 is_stmt 0 view .LVU1906
ARM GAS  /tmp/ccep7lwr.s 			page 202


 5846 005a 6B70     		strb	r3, [r5, #1]
 5847 005c F3E7     		b	.L525
 5848              		.cfi_endproc
 5849              	.LFE520:
 5851 005e 00BF     		.section	.text.STSPIN32G4_clearFaults,"ax",%progbits
 5852              		.align	1
 5853              		.p2align 2,,3
 5854              		.global	STSPIN32G4_clearFaults
 5855              		.syntax unified
 5856              		.thumb
 5857              		.thumb_func
 5858              		.fpu fpv4-sp-d16
 5860              	STSPIN32G4_clearFaults:
 5861              	.LVL470:
 5862              	.LFB521:
1000:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0xff;
 5863              		.loc 1 1000 1 is_stmt 1 view -0
 5864              		.cfi_startproc
 5865              		@ args = 0, pretend = 0, frame = 0
 5866              		@ frame_needed = 0, uses_anonymous_args = 0
 5867              		@ link register save eliminated.
1001:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5868              		.loc 1 1001 3 view .LVU1908
1003:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5869              		.loc 1 1003 3 view .LVU1909
1003:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5870              		.loc 1 1003 6 is_stmt 0 view .LVU1910
 5871 0000 28B1     		cbz	r0, .L534
1008:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 5872              		.loc 1 1008 3 is_stmt 1 view .LVU1911
 5873              	.LVL471:
 5874              	.LBB1088:
 5875              	.LBI1088:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5876              		.loc 1 292 26 view .LVU1912
 5877              	.LBB1089:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5878              		.loc 1 294 3 view .LVU1913
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5879              		.loc 1 295 3 view .LVU1914
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5880              		.loc 1 301 3 view .LVU1915
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5881              		.loc 1 301 6 is_stmt 0 view .LVU1916
 5882 0002 0368     		ldr	r3, [r0]
 5883 0004 1BB1     		cbz	r3, .L534
 5884 0006 FF22     		movs	r2, #255
 5885 0008 0921     		movs	r1, #9
 5886 000a FFF7FEBF 		b	STSPIN32G4_writeReg.part.0
 5887              	.LVL472:
 5888              	.L534:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5889              		.loc 1 301 6 view .LVU1917
 5890              	.LBE1089:
 5891              	.LBE1088:
1009:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5892              		.loc 1 1009 1 view .LVU1918
ARM GAS  /tmp/ccep7lwr.s 			page 203


 5893 000e 0120     		movs	r0, #1
 5894              	.LVL473:
1009:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5895              		.loc 1 1009 1 view .LVU1919
 5896 0010 7047     		bx	lr
 5897              		.cfi_endproc
 5898              	.LFE521:
 5900 0012 00BF     		.section	.text.STSPIN32G4_reset,"ax",%progbits
 5901              		.align	1
 5902              		.p2align 2,,3
 5903              		.global	STSPIN32G4_reset
 5904              		.syntax unified
 5905              		.thumb
 5906              		.thumb_func
 5907              		.fpu fpv4-sp-d16
 5909              	STSPIN32G4_reset:
 5910              	.LVL474:
 5911              	.LFB522:
1012:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 5912              		.loc 1 1012 1 is_stmt 1 view -0
 5913              		.cfi_startproc
 5914              		@ args = 0, pretend = 0, frame = 8
 5915              		@ frame_needed = 0, uses_anonymous_args = 0
1013:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0xff;
 5916              		.loc 1 1013 3 view .LVU1921
1014:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5917              		.loc 1 1014 3 view .LVU1922
1016:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5918              		.loc 1 1016 3 view .LVU1923
1016:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5919              		.loc 1 1016 6 is_stmt 0 view .LVU1924
 5920 0000 10B3     		cbz	r0, .L554
1021:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5921              		.loc 1 1021 3 is_stmt 1 view .LVU1925
 5922              	.LVL475:
 5923              	.LBB1104:
 5924              	.LBI1104:
 144:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5925              		.loc 1 144 26 view .LVU1926
 5926              	.LBB1105:
 146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 5927              		.loc 1 146 3 view .LVU1927
 147:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 5928              		.loc 1 147 3 view .LVU1928
 148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5929              		.loc 1 148 3 view .LVU1929
 150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5930              		.loc 1 150 3 view .LVU1930
 155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 5931              		.loc 1 155 3 view .LVU1931
 156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 5932              		.loc 1 156 3 view .LVU1932
 5933              	.LBB1106:
 5934              	.LBI1106:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5935              		.loc 1 292 26 view .LVU1933
 5936              	.LBB1107:
ARM GAS  /tmp/ccep7lwr.s 			page 204


 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5937              		.loc 1 294 3 view .LVU1934
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5938              		.loc 1 295 3 view .LVU1935
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5939              		.loc 1 301 3 view .LVU1936
 5940              	.LBE1107:
 5941              	.LBE1106:
 5942              	.LBE1105:
 5943              	.LBE1104:
1012:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 5944              		.loc 1 1012 1 is_stmt 0 view .LVU1937
 5945 0002 10B5     		push	{r4, lr}
 5946              	.LCFI119:
 5947              		.cfi_def_cfa_offset 8
 5948              		.cfi_offset 4, -8
 5949              		.cfi_offset 14, -4
 5950              	.LBB1125:
 5951              	.LBB1121:
 5952              	.LBB1111:
 5953              	.LBB1108:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5954              		.loc 1 301 6 view .LVU1938
 5955 0004 0368     		ldr	r3, [r0]
 5956              	.LBE1108:
 5957              	.LBE1111:
 5958              	.LBE1121:
 5959              	.LBE1125:
1012:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 5960              		.loc 1 1012 1 view .LVU1939
 5961 0006 82B0     		sub	sp, sp, #8
 5962              	.LCFI120:
 5963              		.cfi_def_cfa_offset 16
 5964 0008 0446     		mov	r4, r0
 5965              	.LBB1126:
 5966              	.LBB1122:
 5967              	.LBB1112:
 5968              	.LBB1109:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5969              		.loc 1 301 6 view .LVU1940
 5970 000a D3B1     		cbz	r3, .L546
 5971 000c 2D22     		movs	r2, #45
 5972 000e 0B21     		movs	r1, #11
 5973 0010 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 5974              	.LVL476:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5975              		.loc 1 301 6 view .LVU1941
 5976              	.LBE1109:
 5977              	.LBE1112:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5978              		.loc 1 160 3 is_stmt 1 view .LVU1942
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5979              		.loc 1 160 6 is_stmt 0 view .LVU1943
 5980 0014 B0B9     		cbnz	r0, .L547
 162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 5981              		.loc 1 162 5 is_stmt 1 view .LVU1944
 5982              	.LVL477:
ARM GAS  /tmp/ccep7lwr.s 			page 205


 5983              	.LBB1113:
 5984              	.LBI1113:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5985              		.loc 1 1337 26 view .LVU1945
 5986              	.LBE1113:
 5987              	.LBE1122:
 5988              	.LBE1126:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5989              		.loc 1 1339 3 view .LVU1946
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 5990              		.loc 1 1344 3 view .LVU1947
 5991              		.loc 1 1349 3 view .LVU1948
 5992              	.LBB1127:
 5993              	.LBB1123:
 5994              	.LBB1119:
 5995              	.LBB1114:
 5996              	.LBI1114:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 5997              		.loc 1 178 26 view .LVU1949
 5998              	.LBB1115:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 5999              		.loc 1 180 3 view .LVU1950
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6000              		.loc 1 181 3 view .LVU1951
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6001              		.loc 1 187 3 view .LVU1952
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6002              		.loc 1 187 6 is_stmt 0 view .LVU1953
 6003 0016 2368     		ldr	r3, [r4]
 6004 0018 9BB1     		cbz	r3, .L546
 6005              	.LVL478:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6006              		.loc 1 187 6 view .LVU1954
 6007              	.LBE1115:
 6008              	.LBE1114:
 6009              	.LBB1116:
 6010              	.LBI1116:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 6011              		.loc 1 1337 26 is_stmt 1 view .LVU1955
 6012              	.LBB1117:
 6013              	.LBB1118:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6014              		.loc 1 193 3 view .LVU1956
 6015 001a 01AA     		add	r2, sp, #4
 6016              	.LVL479:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6017              		.loc 1 193 3 is_stmt 0 view .LVU1957
 6018 001c 8021     		movs	r1, #128
 6019 001e 2046     		mov	r0, r4
 6020              	.LVL480:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6021              		.loc 1 193 3 view .LVU1958
 6022 0020 FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 6023              	.LVL481:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6024              		.loc 1 193 3 view .LVU1959
 6025              	.LBE1118:
ARM GAS  /tmp/ccep7lwr.s 			page 206


 6026              	.LBE1117:
 6027              	.LBE1116:
 6028              	.LBE1119:
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6029              		.loc 1 165 3 is_stmt 1 view .LVU1960
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6030              		.loc 1 165 6 is_stmt 0 view .LVU1961
 6031 0024 70B9     		cbnz	r0, .L547
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 6032              		.loc 1 167 5 is_stmt 1 view .LVU1962
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 6033              		.loc 1 167 8 is_stmt 0 view .LVU1963
 6034 0026 9DF90430 		ldrsb	r3, [sp, #4]
 6035 002a 002B     		cmp	r3, #0
 6036 002c 09DB     		blt	.L546
 6037              	.LVL482:
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 6038              		.loc 1 167 8 view .LVU1964
 6039              	.LBE1123:
 6040              	.LBE1127:
1023:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6041              		.loc 1 1023 3 is_stmt 1 view .LVU1965
1025:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6042              		.loc 1 1025 5 view .LVU1966
 6043              	.LBB1128:
 6044              	.LBI1128:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 6045              		.loc 1 292 26 view .LVU1967
 6046              	.LBB1129:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 6047              		.loc 1 294 3 view .LVU1968
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6048              		.loc 1 295 3 view .LVU1969
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6049              		.loc 1 301 3 view .LVU1970
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6050              		.loc 1 301 6 is_stmt 0 view .LVU1971
 6051 002e 2368     		ldr	r3, [r4]
 6052 0030 3BB1     		cbz	r3, .L546
 6053 0032 FF22     		movs	r2, #255
 6054 0034 0C21     		movs	r1, #12
 6055 0036 2046     		mov	r0, r4
 6056              	.LBE1129:
 6057              	.LBE1128:
1029:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6058              		.loc 1 1029 1 view .LVU1972
 6059 0038 02B0     		add	sp, sp, #8
 6060              	.LCFI121:
 6061              		.cfi_remember_state
 6062              		.cfi_def_cfa_offset 8
 6063              		@ sp needed
 6064 003a BDE81040 		pop	{r4, lr}
 6065              	.LCFI122:
 6066              		.cfi_restore 14
 6067              		.cfi_restore 4
 6068              		.cfi_def_cfa_offset 0
 6069              	.LVL483:
ARM GAS  /tmp/ccep7lwr.s 			page 207


 6070              	.LBB1131:
 6071              	.LBB1130:
1029:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6072              		.loc 1 1029 1 view .LVU1973
 6073 003e FFF7FEBF 		b	STSPIN32G4_writeReg.part.0
 6074              	.LVL484:
 6075              	.L546:
 6076              	.LCFI123:
 6077              		.cfi_restore_state
1029:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6078              		.loc 1 1029 1 view .LVU1974
 6079              	.LBE1130:
 6080              	.LBE1131:
 6081              	.LBB1132:
 6082              	.LBB1124:
 6083              	.LBB1120:
 6084              	.LBB1110:
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6085              		.loc 1 304 12 view .LVU1975
 6086 0042 0120     		movs	r0, #1
 6087              	.LVL485:
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6088              		.loc 1 304 12 view .LVU1976
 6089              	.LBE1110:
 6090              	.LBE1120:
 6091              	.LBE1124:
 6092              	.LBE1132:
1023:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6093              		.loc 1 1023 3 is_stmt 1 view .LVU1977
 6094              	.L547:
1029:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6095              		.loc 1 1029 1 is_stmt 0 view .LVU1978
 6096 0044 02B0     		add	sp, sp, #8
 6097              	.LCFI124:
 6098              		.cfi_def_cfa_offset 8
 6099              		@ sp needed
 6100 0046 10BD     		pop	{r4, pc}
 6101              	.LVL486:
 6102              	.L554:
 6103              	.LCFI125:
 6104              		.cfi_def_cfa_offset 0
 6105              		.cfi_restore 4
 6106              		.cfi_restore 14
1018:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6107              		.loc 1 1018 12 view .LVU1979
 6108 0048 0120     		movs	r0, #1
 6109              	.LVL487:
1029:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6110              		.loc 1 1029 1 view .LVU1980
 6111 004a 7047     		bx	lr
 6112              		.cfi_endproc
 6113              	.LFE522:
 6115              		.section	.text.STSPIN32G4_standby,"ax",%progbits
 6116              		.align	1
 6117              		.p2align 2,,3
 6118              		.global	STSPIN32G4_standby
 6119              		.syntax unified
ARM GAS  /tmp/ccep7lwr.s 			page 208


 6120              		.thumb
 6121              		.thumb_func
 6122              		.fpu fpv4-sp-d16
 6124              	STSPIN32G4_standby:
 6125              	.LVL488:
 6126              	.LFB523:
1032:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 6127              		.loc 1 1032 1 is_stmt 1 view -0
 6128              		.cfi_startproc
 6129              		@ args = 0, pretend = 0, frame = 24
 6130              		@ frame_needed = 0, uses_anonymous_args = 0
1033:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 6131              		.loc 1 1033 3 view .LVU1982
1034:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickFreq;
 6132              		.loc 1 1034 3 view .LVU1983
1032:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 6133              		.loc 1 1032 1 is_stmt 0 view .LVU1984
 6134 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 6135              	.LCFI126:
 6136              		.cfi_def_cfa_offset 20
 6137              		.cfi_offset 4, -20
 6138              		.cfi_offset 5, -16
 6139              		.cfi_offset 6, -12
 6140              		.cfi_offset 7, -8
 6141              		.cfi_offset 14, -4
 6142 0002 87B0     		sub	sp, sp, #28
 6143              	.LCFI127:
 6144              		.cfi_def_cfa_offset 48
1034:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickFreq;
 6145              		.loc 1 1034 11 view .LVU1985
 6146 0004 0023     		movs	r3, #0
1032:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 6147              		.loc 1 1032 1 view .LVU1986
 6148 0006 0546     		mov	r5, r0
1041:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6149              		.loc 1 1041 3 view .LVU1987
 6150 0008 02A8     		add	r0, sp, #8
 6151              	.LVL489:
1034:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickFreq;
 6152              		.loc 1 1034 11 view .LVU1988
 6153 000a 8DF80730 		strb	r3, [sp, #7]
1035:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks;
 6154              		.loc 1 1035 3 is_stmt 1 view .LVU1989
1036:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6155              		.loc 1 1036 3 view .LVU1990
1040:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 6156              		.loc 1 1040 3 view .LVU1991
1041:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6157              		.loc 1 1041 3 view .LVU1992
1032:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 6158              		.loc 1 1032 1 is_stmt 0 view .LVU1993
 6159 000e 0F46     		mov	r7, r1
1041:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6160              		.loc 1 1041 3 view .LVU1994
 6161 0010 FFF7FEFF 		bl	LL_RCC_GetSystemClocksFreq
 6162              	.LVL490:
1043:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
ARM GAS  /tmp/ccep7lwr.s 			page 209


 6163              		.loc 1 1043 3 is_stmt 1 view .LVU1995
1043:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6164              		.loc 1 1043 51 is_stmt 0 view .LVU1996
 6165 0014 4FF0E023 		mov	r3, #-536813568
1043:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6166              		.loc 1 1043 12 view .LVU1997
 6167 0018 039A     		ldr	r2, [sp, #12]
1043:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6168              		.loc 1 1043 51 view .LVU1998
 6169 001a 5869     		ldr	r0, [r3, #20]
 6170              	.LBB1173:
 6171              	.LBB1174:
 6172              		.loc 2 263 10 view .LVU1999
 6173 001c 1B69     		ldr	r3, [r3, #16]
 6174              	.LBE1174:
 6175              	.LBE1173:
1045:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6176              		.loc 1 1045 6 view .LVU2000
 6177 001e 5B07     		lsls	r3, r3, #29
1043:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6178              		.loc 1 1043 58 view .LVU2001
 6179 0020 00F10100 		add	r0, r0, #1
1043:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6180              		.loc 1 1043 12 view .LVU2002
 6181 0024 B2FBF0F6 		udiv	r6, r2, r0
 6182              	.LVL491:
1045:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6183              		.loc 1 1045 3 is_stmt 1 view .LVU2003
 6184              	.LBB1176:
 6185              	.LBI1173:
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 6186              		.loc 2 261 26 view .LVU2004
 6187              	.LBB1175:
 6188              		.loc 2 263 3 view .LVU2005
 6189              	.LBE1175:
 6190              	.LBE1176:
1047:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6191              		.loc 1 1047 5 view .LVU2006
1047:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6192              		.loc 1 1047 14 is_stmt 0 view .LVU2007
 6193 0028 58BF     		it	pl
 6194 002a F608     		lsrpl	r6, r6, #3
 6195              	.LVL492:
1057:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6196              		.loc 1 1057 3 is_stmt 1 view .LVU2008
1057:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6197              		.loc 1 1057 6 is_stmt 0 view .LVU2009
 6198 002c 002D     		cmp	r5, #0
 6199 002e 00F09180 		beq	.L581
1062:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6200              		.loc 1 1062 3 is_stmt 1 view .LVU2010
 6201              	.LVL493:
 6202              	.LBB1177:
 6203              	.LBI1177:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 6204              		.loc 1 178 26 view .LVU2011
 6205              	.LBB1178:
ARM GAS  /tmp/ccep7lwr.s 			page 210


 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 6206              		.loc 1 180 3 view .LVU2012
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6207              		.loc 1 181 3 view .LVU2013
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6208              		.loc 1 187 3 view .LVU2014
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6209              		.loc 1 187 6 is_stmt 0 view .LVU2015
 6210 0032 2B68     		ldr	r3, [r5]
 6211 0034 4BB3     		cbz	r3, .L582
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6212              		.loc 1 193 3 is_stmt 1 view .LVU2016
 6213 0036 0DF10702 		add	r2, sp, #7
 6214              	.LVL494:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6215              		.loc 1 193 3 is_stmt 0 view .LVU2017
 6216 003a 0121     		movs	r1, #1
 6217 003c 2846     		mov	r0, r5
 6218 003e FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 6219              	.LVL495:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6220              		.loc 1 193 3 view .LVU2018
 6221              	.LBE1178:
 6222              	.LBE1177:
1064:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6223              		.loc 1 1064 3 is_stmt 1 view .LVU2019
1064:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6224              		.loc 1 1064 6 is_stmt 0 view .LVU2020
 6225 0042 0446     		mov	r4, r0
 6226 0044 68B3     		cbz	r0, .L614
 6227              	.LVL496:
 6228              	.L559:
1135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6229              		.loc 1 1135 3 is_stmt 1 view .LVU2021
1135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6230              		.loc 1 1135 26 is_stmt 0 view .LVU2022
 6231 0046 4948     		ldr	r0, .L617
 6232              	.LBB1179:
 6233              	.LBB1180:
 6234              		.file 4 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @file    stm32g4xx_ll_gpio.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * All rights reserved.
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * in the root directory of this software component.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
ARM GAS  /tmp/ccep7lwr.s 			page 211


  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #ifndef STM32G4xx_LL_GPIO_H
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define STM32G4xx_LL_GPIO_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #ifdef __cplusplus
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** extern "C" {
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #include "stm32g4xx.h"
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @addtogroup STM32G4xx_LL_Driver
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** MISRA C:2012 deviation rule has been granted for following rules:
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * Rule-18.1_d - Medium: Array pointer `GPIOx' is accessed with index [..,..]
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * which may be out of array bounds [..,UNKNOWN] in following APIs:
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_0_7
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_0_7
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_8_15
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_8_15
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** typedef struct
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
ARM GAS  /tmp/ccep7lwr.s 			page 212


  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS0 /*!< Select pin 0 */
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS1 /*!< Select pin 1 */
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS2 /*!< Select pin 2 */
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS3 /*!< Select pin 3 */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS4 /*!< Select pin 4 */
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS5 /*!< Select pin 5 */
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS6 /*!< Select pin 6 */
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS7 /*!< Select pin 7 */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS8 /*!< Select pin 8 */
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS9 /*!< Select pin 9 */
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS10 /*!< Select pin 10 */
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS11 /*!< Select pin 11 */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS12 /*!< Select pin 12 */
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS13 /*!< Select pin 13 */
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS14 /*!< Select pin 14 */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS15 /*!< Select pin 15 */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS0 | GPIO_BSRR_BS1  | GPIO_BSRR_BS2  | \
ARM GAS  /tmp/ccep7lwr.s 			page 213


 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS3  | GPIO_BSRR_BS4  | GPIO_BSRR_BS5  | \
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS6  | GPIO_BSRR_BS7  | GPIO_BSRR_BS8  | \
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS9  | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS15) /*!< Select all pins */
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODE0_0  /*!< Select output mode */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODE0_1  /*!< Select alternate function mode 
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODE0    /*!< Select analog mode */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT0 /*!< Select open-drain as output type */
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output spe
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDR_OSPEED0   /*!< Select I/O high output speed
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW                  LL_GPIO_SPEED_FREQ_LOW
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM               LL_GPIO_SPEED_FREQ_MEDIUM
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FAST                 LL_GPIO_SPEED_FREQ_HIGH
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH                 LL_GPIO_SPEED_FREQ_VERY_HIGH
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
ARM GAS  /tmp/ccep7lwr.s 			page 214


 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Register value
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
ARM GAS  /tmp/ccep7lwr.s 			page 215


 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(P
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
ARM GAS  /tmp/ccep7lwr.s 			page 216


 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
ARM GAS  /tmp/ccep7lwr.s 			page 217


 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
ARM GAS  /tmp/ccep7lwr.s 			page 218


 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(P
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
ARM GAS  /tmp/ccep7lwr.s 			page 219


 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(P
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
ARM GAS  /tmp/ccep7lwr.s 			page 220


 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
ARM GAS  /tmp/ccep7lwr.s 			page 221


 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) 
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
ARM GAS  /tmp/ccep7lwr.s 			page 222


 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         next reset.
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         (control and alternate function registers).
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
ARM GAS  /tmp/ccep7lwr.s 			page 223


 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   __IO uint32_t temp;
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   /* Read LCKR register. This read is mandatory to complete key lock sequence */
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   (void) temp;
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL);
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
ARM GAS  /tmp/ccep7lwr.s 			page 224


 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL);
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Input data register value of port
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
ARM GAS  /tmp/ccep7lwr.s 			page 225


 6235              		.loc 4 815 12 view .LVU2023
 6236 0048 494B     		ldr	r3, .L617+4
 6237              	.LBE1180:
 6238              	.LBE1179:
1135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6239              		.loc 1 1135 26 view .LVU2024
 6240 004a A0FB0620 		umull	r2, r0, r0, r6
 6241              	.LBB1184:
 6242              	.LBB1181:
 6243              		.loc 4 815 12 view .LVU2025
 6244 004e 1A69     		ldr	r2, [r3, #16]
 6245              	.LBE1181:
 6246              	.LBE1184:
1135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6247              		.loc 1 1135 26 view .LVU2026
 6248 0050 8009     		lsrs	r0, r0, #6
 6249              	.LBB1185:
 6250              	.LBB1182:
 6251              		.loc 4 815 62 view .LVU2027
 6252 0052 5704     		lsls	r7, r2, #17
 6253              	.LBE1182:
 6254              	.LBE1185:
1135:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6255              		.loc 1 1135 9 view .LVU2028
 6256 0054 00F10100 		add	r0, r0, #1
 6257              	.LVL497:
1139:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6258              		.loc 1 1139 3 is_stmt 1 view .LVU2029
 6259              	.LBB1186:
 6260              	.LBI1179:
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 6261              		.loc 4 813 26 view .LVU2030
 6262              	.LBB1183:
 6263              		.loc 4 815 3 view .LVU2031
 6264              		.loc 4 815 62 is_stmt 0 view .LVU2032
 6265 0058 19D4     		bmi	.L572
 6266              	.LVL498:
 6267              		.loc 4 815 62 view .LVU2033
 6268              	.LBE1183:
 6269              	.LBE1186:
1146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6270              		.loc 1 1146 5 is_stmt 1 view .LVU2034
 6271              	.LBB1187:
 6272              	.LBI1187:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 6273              		.loc 2 229 26 view .LVU2035
 6274              	.LBB1188:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 6275              		.loc 2 231 3 view .LVU2036
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 6276              		.loc 2 231 20 is_stmt 0 view .LVU2037
 6277 005a 4FF0E021 		mov	r1, #-536813568
 6278 005e 0A69     		ldr	r2, [r1, #16]
 6279              	.LVL499:
 6280              	.L576:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 6281              		.loc 2 231 20 view .LVU2038
ARM GAS  /tmp/ccep7lwr.s 			page 226


 6282              	.LBE1188:
 6283              	.LBE1187:
1148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 6284              		.loc 1 1148 11 is_stmt 1 view .LVU2039
 6285              	.LBB1189:
 6286              	.LBI1189:
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 6287              		.loc 4 813 26 view .LVU2040
 6288              	.LBB1190:
 6289              		.loc 4 815 3 view .LVU2041
 6290              		.loc 4 815 3 is_stmt 0 view .LVU2042
 6291              	.LBE1190:
 6292              	.LBE1189:
1150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         {
 6293              		.loc 1 1150 9 is_stmt 1 view .LVU2043
 6294              	.LBB1192:
 6295              	.LBI1192:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 6296              		.loc 2 229 26 view .LVU2044
 6297              	.LBB1193:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 6298              		.loc 2 231 3 view .LVU2045
 6299              	.LBE1193:
 6300              	.LBE1192:
 6301              	.LBB1195:
 6302              	.LBB1191:
 6303              		.loc 4 815 12 is_stmt 0 view .LVU2046
 6304 0060 1A69     		ldr	r2, [r3, #16]
 6305              		.loc 4 815 62 view .LVU2047
 6306 0062 5604     		lsls	r6, r2, #17
 6307 0064 05D4     		bmi	.L574
 6308              	.LBE1191:
 6309              	.LBE1195:
1152:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         }
 6310              		.loc 1 1152 11 is_stmt 1 view .LVU2048
 6311              	.LVL500:
1155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         {
 6312              		.loc 1 1155 9 view .LVU2049
 6313              	.LBB1196:
 6314              	.LBB1194:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 6315              		.loc 2 231 20 is_stmt 0 view .LVU2050
 6316 0066 0A69     		ldr	r2, [r1, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 6317              		.loc 2 231 96 view .LVU2051
 6318 0068 D503     		lsls	r5, r2, #15
 6319 006a F9D5     		bpl	.L576
 6320              	.LBE1194:
 6321              	.LBE1196:
1155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         {
 6322              		.loc 1 1155 12 view .LVU2052
 6323 006c 0138     		subs	r0, r0, #1
 6324              	.LVL501:
1155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****         {
 6325              		.loc 1 1155 12 view .LVU2053
 6326 006e F7D1     		bne	.L576
1157:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****           break;
ARM GAS  /tmp/ccep7lwr.s 			page 227


 6327              		.loc 1 1157 18 view .LVU2054
 6328 0070 0324     		movs	r4, #3
 6329              	.LVL502:
 6330              	.L574:
1188:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (!LL_GPIO_IsInputPinSet(GD_READY_GPIO_Port, GD_READY_Pin) ||
 6331              		.loc 1 1188 3 is_stmt 1 view .LVU2055
 6332 0072 FFF7FEFF 		bl	LL_mDelay
 6333              	.LVL503:
1189:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****        !LL_GPIO_IsInputPinSet(GD_NFAULT_GPIO_Port, GD_NFAULT_Pin))
 6334              		.loc 1 1189 3 view .LVU2056
 6335              	.LBB1197:
 6336              	.LBI1197:
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 6337              		.loc 4 813 26 view .LVU2057
 6338              	.LBB1198:
 6339              		.loc 4 815 3 view .LVU2058
 6340              		.loc 4 815 12 is_stmt 0 view .LVU2059
 6341 0076 3E4B     		ldr	r3, .L617+4
 6342 0078 1A69     		ldr	r2, [r3, #16]
 6343              		.loc 4 815 62 view .LVU2060
 6344 007a 5204     		lsls	r2, r2, #17
 6345 007c 0BD4     		bmi	.L615
 6346              	.LVL504:
 6347              	.L585:
 6348              		.loc 4 815 62 view .LVU2061
 6349              	.LBE1198:
 6350              	.LBE1197:
1192:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6351              		.loc 1 1192 12 view .LVU2062
 6352 007e 0124     		movs	r4, #1
 6353              	.LVL505:
 6354              	.L577:
1211:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6355              		.loc 1 1211 5 is_stmt 1 view .LVU2063
 6356 0080 FFF7FEFF 		bl	SystemClock_Config
 6357              	.LVL506:
 6358              	.L586:
1217:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6359              		.loc 1 1217 1 is_stmt 0 view .LVU2064
 6360 0084 2046     		mov	r0, r4
 6361 0086 07B0     		add	sp, sp, #28
 6362              	.LCFI128:
 6363              		.cfi_remember_state
 6364              		.cfi_def_cfa_offset 20
 6365              		@ sp needed
 6366 0088 F0BD     		pop	{r4, r5, r6, r7, pc}
 6367              	.LVL507:
 6368              	.L582:
 6369              	.LCFI129:
 6370              		.cfi_restore_state
 6371              	.LBB1199:
 6372              	.LBB1200:
 6373              	.LBB1201:
 6374              	.LBB1202:
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6375              		.loc 1 304 12 view .LVU2065
 6376 008a 0124     		movs	r4, #1
ARM GAS  /tmp/ccep7lwr.s 			page 228


 6377              	.LVL508:
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6378              		.loc 1 304 12 view .LVU2066
 6379 008c DBE7     		b	.L559
 6380              	.LVL509:
 6381              	.L572:
 304:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6382              		.loc 1 304 12 view .LVU2067
 6383              	.LBE1202:
 6384              	.LBE1201:
 6385              	.LBE1200:
 6386              	.LBE1199:
1141:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status =  STSPIN32G4_ERROR;
 6387              		.loc 1 1141 5 is_stmt 1 view .LVU2068
 6388              	.LBB1214:
 6389              	.LBI1214:
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Output data register value of port
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
ARM GAS  /tmp/ccep7lwr.s 			page 229


 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 6390              		.loc 4 894 22 view .LVU2069
 6391              	.LBB1215:
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 6392              		.loc 4 896 3 view .LVU2070
 6393 008e 8022     		movs	r2, #128
 6394 0090 9A61     		str	r2, [r3, #24]
 6395              	.LVL510:
 6396              		.loc 4 896 3 is_stmt 0 view .LVU2071
 6397              	.LBE1215:
 6398              	.LBE1214:
1142:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6399              		.loc 1 1142 5 is_stmt 1 view .LVU2072
1142:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6400              		.loc 1 1142 12 is_stmt 0 view .LVU2073
 6401 0092 0124     		movs	r4, #1
 6402 0094 EDE7     		b	.L574
 6403              	.LVL511:
 6404              	.L615:
ARM GAS  /tmp/ccep7lwr.s 			page 230


 6405              	.LBB1216:
 6406              	.LBI1216:
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 6407              		.loc 4 813 26 is_stmt 1 view .LVU2074
 6408              	.LBB1217:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 6409              		.loc 4 815 3 view .LVU2075
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 6410              		.loc 4 815 12 is_stmt 0 view .LVU2076
 6411 0096 1B69     		ldr	r3, [r3, #16]
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 6412              		.loc 4 815 62 view .LVU2077
 6413 0098 1B04     		lsls	r3, r3, #16
 6414 009a F0D5     		bpl	.L585
 6415              	.LVL512:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 6416              		.loc 4 815 62 view .LVU2078
 6417              	.LBE1217:
 6418              	.LBE1216:
1209:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6419              		.loc 1 1209 3 is_stmt 1 view .LVU2079
1209:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6420              		.loc 1 1209 6 is_stmt 0 view .LVU2080
 6421 009c 002C     		cmp	r4, #0
 6422 009e F1D0     		beq	.L586
 6423 00a0 EEE7     		b	.L577
 6424              	.LVL513:
 6425              	.L614:
1066:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6426              		.loc 1 1066 5 is_stmt 1 view .LVU2081
 6427              	.LBB1218:
 6428              	.LBI1199:
 144:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 6429              		.loc 1 144 26 view .LVU2082
 6430              	.LBB1212:
 146:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statusReg;
 6431              		.loc 1 146 3 view .LVU2083
 147:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint8_t i2cReg = 0;
 6432              		.loc 1 147 3 view .LVU2084
 148:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6433              		.loc 1 148 3 view .LVU2085
 150:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6434              		.loc 1 150 3 view .LVU2086
 155:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_LOCK, i2cReg);
 6435              		.loc 1 155 3 view .LVU2087
 156:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6436              		.loc 1 156 3 view .LVU2088
 6437              	.LBB1204:
 6438              	.LBI1201:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 6439              		.loc 1 292 26 view .LVU2089
 6440              	.LBB1203:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 6441              		.loc 1 294 3 view .LVU2090
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6442              		.loc 1 295 3 view .LVU2091
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 231


 6443              		.loc 1 301 3 view .LVU2092
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6444              		.loc 1 301 6 is_stmt 0 view .LVU2093
 6445 00a2 2B68     		ldr	r3, [r5]
 6446 00a4 002B     		cmp	r3, #0
 6447 00a6 F0D0     		beq	.L582
 6448 00a8 2D22     		movs	r2, #45
 6449 00aa 0B21     		movs	r1, #11
 6450 00ac 2846     		mov	r0, r5
 6451              	.LVL514:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6452              		.loc 1 301 6 view .LVU2094
 6453 00ae FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 6454              	.LVL515:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6455              		.loc 1 301 6 view .LVU2095
 6456              	.LBE1203:
 6457              	.LBE1204:
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6458              		.loc 1 160 3 is_stmt 1 view .LVU2096
 160:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6459              		.loc 1 160 6 is_stmt 0 view .LVU2097
 6460 00b2 0446     		mov	r4, r0
 6461 00b4 0028     		cmp	r0, #0
 6462 00b6 C6D1     		bne	.L559
 162:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6463              		.loc 1 162 5 is_stmt 1 view .LVU2098
 6464              	.LVL516:
 6465              	.LBB1205:
 6466              	.LBI1205:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 6467              		.loc 1 1337 26 view .LVU2099
 6468              	.LBE1205:
 6469              	.LBE1212:
 6470              	.LBE1218:
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6471              		.loc 1 1339 3 view .LVU2100
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6472              		.loc 1 1344 3 view .LVU2101
 6473              		.loc 1 1349 3 view .LVU2102
 6474              	.LBB1219:
 6475              	.LBB1213:
 6476              	.LBB1211:
 6477              	.LBB1206:
 6478              	.LBI1206:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 6479              		.loc 1 178 26 view .LVU2103
 6480              	.LBB1207:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 6481              		.loc 1 180 3 view .LVU2104
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6482              		.loc 1 181 3 view .LVU2105
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6483              		.loc 1 187 3 view .LVU2106
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6484              		.loc 1 187 6 is_stmt 0 view .LVU2107
 6485 00b8 2B68     		ldr	r3, [r5]
ARM GAS  /tmp/ccep7lwr.s 			page 232


 6486 00ba 002B     		cmp	r3, #0
 6487 00bc E5D0     		beq	.L582
 6488              	.LVL517:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6489              		.loc 1 187 6 view .LVU2108
 6490              	.LBE1207:
 6491              	.LBE1206:
 6492              	.LBB1208:
 6493              	.LBI1208:
1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 6494              		.loc 1 1337 26 is_stmt 1 view .LVU2109
 6495              	.LBB1209:
 6496              	.LBB1210:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6497              		.loc 1 193 3 view .LVU2110
 6498 00be 01AA     		add	r2, sp, #4
 6499              	.LVL518:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6500              		.loc 1 193 3 is_stmt 0 view .LVU2111
 6501 00c0 8021     		movs	r1, #128
 6502 00c2 2846     		mov	r0, r5
 6503              	.LVL519:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6504              		.loc 1 193 3 view .LVU2112
 6505 00c4 FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 6506              	.LVL520:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6507              		.loc 1 193 3 view .LVU2113
 6508              	.LBE1210:
 6509              	.LBE1209:
 6510              	.LBE1208:
 6511              	.LBE1211:
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6512              		.loc 1 165 3 is_stmt 1 view .LVU2114
 165:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6513              		.loc 1 165 6 is_stmt 0 view .LVU2115
 6514 00c8 0446     		mov	r4, r0
 6515 00ca 0028     		cmp	r0, #0
 6516 00cc BBD1     		bne	.L559
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 6517              		.loc 1 167 5 is_stmt 1 view .LVU2116
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 6518              		.loc 1 167 8 is_stmt 0 view .LVU2117
 6519 00ce 9DF90430 		ldrsb	r3, [sp, #4]
 6520 00d2 002B     		cmp	r3, #0
 6521 00d4 D9DB     		blt	.L582
 6522              	.LVL521:
 167:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 6523              		.loc 1 167 8 view .LVU2118
 6524              	.LBE1213:
 6525              	.LBE1219:
1069:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6526              		.loc 1 1069 3 is_stmt 1 view .LVU2119
1071:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 6527              		.loc 1 1071 5 view .LVU2120
1071:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 6528              		.loc 1 1071 8 is_stmt 0 view .LVU2121
ARM GAS  /tmp/ccep7lwr.s 			page 233


 6529 00d6 002F     		cmp	r7, #0
 6530 00d8 37D0     		beq	.L616
1073:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 6531              		.loc 1 1073 7 is_stmt 1 view .LVU2122
1073:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 6532              		.loc 1 1073 14 is_stmt 0 view .LVU2123
 6533 00da 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 6534 00de 42F01002 		orr	r2, r2, #16
 6535              	.L565:
 6536              	.LBB1220:
 6537              	.LBB1221:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6538              		.loc 1 301 6 view .LVU2124
 6539 00e2 2B68     		ldr	r3, [r5]
 6540 00e4 8DF80720 		strb	r2, [sp, #7]
 6541              	.LBE1221:
 6542              	.LBE1220:
1080:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6543              		.loc 1 1080 5 is_stmt 1 view .LVU2125
 6544              	.LVL522:
 6545              	.LBB1223:
 6546              	.LBI1220:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 6547              		.loc 1 292 26 view .LVU2126
 6548              	.LBB1222:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 6549              		.loc 1 294 3 view .LVU2127
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6550              		.loc 1 295 3 view .LVU2128
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6551              		.loc 1 301 3 view .LVU2129
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6552              		.loc 1 301 6 is_stmt 0 view .LVU2130
 6553 00e8 002B     		cmp	r3, #0
 6554 00ea CED0     		beq	.L582
 6555 00ec 0121     		movs	r1, #1
 6556 00ee 2846     		mov	r0, r5
 6557 00f0 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 6558              	.LVL523:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6559              		.loc 1 301 6 view .LVU2131
 6560              	.LBE1222:
 6561              	.LBE1223:
1083:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6562              		.loc 1 1083 3 is_stmt 1 view .LVU2132
1083:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6563              		.loc 1 1083 6 is_stmt 0 view .LVU2133
 6564 00f4 0446     		mov	r4, r0
 6565 00f6 0028     		cmp	r0, #0
 6566 00f8 A5D1     		bne	.L559
1085:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6567              		.loc 1 1085 5 is_stmt 1 view .LVU2134
 6568              	.LVL524:
 6569              	.LBB1224:
 6570              	.LBI1224:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 6571              		.loc 1 178 26 view .LVU2135
ARM GAS  /tmp/ccep7lwr.s 			page 234


 6572              	.LBB1225:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 6573              		.loc 1 180 3 view .LVU2136
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6574              		.loc 1 181 3 view .LVU2137
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6575              		.loc 1 187 3 view .LVU2138
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6576              		.loc 1 187 6 is_stmt 0 view .LVU2139
 6577 00fa 2B68     		ldr	r3, [r5]
 6578 00fc 002B     		cmp	r3, #0
 6579 00fe C4D0     		beq	.L582
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6580              		.loc 1 193 3 is_stmt 1 view .LVU2140
 6581 0100 1C4A     		ldr	r2, .L617+8
 6582 0102 0721     		movs	r1, #7
 6583 0104 2846     		mov	r0, r5
 6584              	.LVL525:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6585              		.loc 1 193 3 is_stmt 0 view .LVU2141
 6586 0106 FFF7FEFF 		bl	STSPIN32G4_readReg.part.0
 6587              	.LVL526:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6588              		.loc 1 193 3 view .LVU2142
 6589              	.LBE1225:
 6590              	.LBE1224:
1088:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6591              		.loc 1 1088 3 is_stmt 1 view .LVU2143
1088:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6592              		.loc 1 1088 6 is_stmt 0 view .LVU2144
 6593 010a 0446     		mov	r4, r0
 6594 010c 0028     		cmp	r0, #0
 6595 010e 9AD1     		bne	.L559
1090:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_READY, i2cReg);
 6596              		.loc 1 1090 5 is_stmt 1 view .LVU2145
 6597              	.LBB1226:
 6598              	.LBB1227:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6599              		.loc 1 301 6 is_stmt 0 view .LVU2146
 6600 0110 2B68     		ldr	r3, [r5]
 6601              	.LBE1227:
 6602              	.LBE1226:
1090:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_READY, i2cReg);
 6603              		.loc 1 1090 12 view .LVU2147
 6604 0112 0822     		movs	r2, #8
 6605 0114 8DF80720 		strb	r2, [sp, #7]
1091:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6606              		.loc 1 1091 5 is_stmt 1 view .LVU2148
 6607              	.LVL527:
 6608              	.LBB1229:
 6609              	.LBI1226:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 6610              		.loc 1 292 26 view .LVU2149
 6611              	.LBB1228:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 6612              		.loc 1 294 3 view .LVU2150
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
ARM GAS  /tmp/ccep7lwr.s 			page 235


 6613              		.loc 1 295 3 view .LVU2151
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6614              		.loc 1 301 3 view .LVU2152
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6615              		.loc 1 301 6 is_stmt 0 view .LVU2153
 6616 0118 002B     		cmp	r3, #0
 6617 011a B6D0     		beq	.L582
 6618 011c 0721     		movs	r1, #7
 6619 011e 2846     		mov	r0, r5
 6620              	.LVL528:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6621              		.loc 1 301 6 view .LVU2154
 6622 0120 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 6623              	.LVL529:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6624              		.loc 1 301 6 view .LVU2155
 6625              	.LBE1228:
 6626              	.LBE1229:
1094:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6627              		.loc 1 1094 3 is_stmt 1 view .LVU2156
1094:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6628              		.loc 1 1094 6 is_stmt 0 view .LVU2157
 6629 0124 0446     		mov	r4, r0
 6630 0126 0028     		cmp	r0, #0
 6631 0128 8DD1     		bne	.L559
1098:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6632              		.loc 1 1098 5 is_stmt 1 view .LVU2158
 6633              	.LVL530:
 6634              	.LBB1230:
 6635              	.LBI1230:
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
ARM GAS  /tmp/ccep7lwr.s 			page 236


 6636              		.loc 4 923 22 view .LVU2159
 6637              	.LBB1231:
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, PinMask);
 6638              		.loc 4 925 3 view .LVU2160
 6639 012a 114B     		ldr	r3, .L617+4
 6640 012c 8022     		movs	r2, #128
 6641 012e 9A62     		str	r2, [r3, #40]
 6642              	.LVL531:
 6643              		.loc 4 925 3 is_stmt 0 view .LVU2161
 6644              	.LBE1231:
 6645              	.LBE1230:
1109:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6646              		.loc 1 1109 3 is_stmt 1 view .LVU2162
1111:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 6647              		.loc 1 1111 5 view .LVU2163
1111:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     {
 6648              		.loc 1 1111 8 is_stmt 0 view .LVU2164
 6649 0130 A7B9     		cbnz	r7, .L568
 6650              	.L571:
1131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_STBY, i2cReg);
 6651              		.loc 1 1131 5 is_stmt 1 view .LVU2165
 6652              	.LBB1232:
 6653              	.LBB1233:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6654              		.loc 1 301 6 is_stmt 0 view .LVU2166
 6655 0132 2B68     		ldr	r3, [r5]
 6656              	.LBE1233:
 6657              	.LBE1232:
1131:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     status = STSPIN32G4_writeReg(hdl, STSPIN32G4_I2C_STBY, i2cReg);
 6658              		.loc 1 1131 12 view .LVU2167
 6659 0134 0122     		movs	r2, #1
 6660 0136 8DF80720 		strb	r2, [sp, #7]
1132:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6661              		.loc 1 1132 5 is_stmt 1 view .LVU2168
 6662              	.LVL532:
 6663              	.LBB1235:
 6664              	.LBI1232:
 292:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 6665              		.loc 1 292 26 view .LVU2169
 6666              	.LBB1234:
 294:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 6667              		.loc 1 294 3 view .LVU2170
 295:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6668              		.loc 1 295 3 view .LVU2171
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6669              		.loc 1 301 3 view .LVU2172
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6670              		.loc 1 301 6 is_stmt 0 view .LVU2173
 6671 013a 002B     		cmp	r3, #0
 6672 013c A5D0     		beq	.L582
 6673 013e 0A21     		movs	r1, #10
 6674 0140 2846     		mov	r0, r5
 6675 0142 FFF7FEFF 		bl	STSPIN32G4_writeReg.part.0
 6676              	.LVL533:
 6677 0146 0446     		mov	r4, r0
 6678 0148 7DE7     		b	.L559
ARM GAS  /tmp/ccep7lwr.s 			page 237


 6679              	.LVL534:
 6680              	.L616:
 301:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6681              		.loc 1 301 6 view .LVU2174
 6682              	.LBE1234:
 6683              	.LBE1235:
1077:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 6684              		.loc 1 1077 7 is_stmt 1 view .LVU2175
1077:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****     }
 6685              		.loc 1 1077 14 is_stmt 0 view .LVU2176
 6686 014a 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 6687 014e 02F0EF02 		and	r2, r2, #239
 6688 0152 C6E7     		b	.L565
 6689              	.LVL535:
 6690              	.L581:
1059:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6691              		.loc 1 1059 12 view .LVU2177
 6692 0154 0124     		movs	r4, #1
1217:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6693              		.loc 1 1217 1 view .LVU2178
 6694 0156 2046     		mov	r0, r4
 6695 0158 07B0     		add	sp, sp, #28
 6696              	.LCFI130:
 6697              		.cfi_remember_state
 6698              		.cfi_def_cfa_offset 20
 6699              		@ sp needed
 6700 015a F0BD     		pop	{r4, r5, r6, r7, pc}
 6701              	.LVL536:
 6702              	.L568:
 6703              	.LCFI131:
 6704              		.cfi_restore_state
1116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6705              		.loc 1 1116 7 is_stmt 1 view .LVU2179
1116:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6706              		.loc 1 1116 43 is_stmt 0 view .LVU2180
 6707 015c FFF7FEFF 		bl	LL_RCC_DeInit
 6708              	.LVL537:
1129:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6709              		.loc 1 1129 3 is_stmt 1 view .LVU2181
1129:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6710              		.loc 1 1129 6 is_stmt 0 view .LVU2182
 6711 0160 0446     		mov	r4, r0
 6712 0162 0028     		cmp	r0, #0
 6713 0164 7FF46FAF 		bne	.L559
 6714 0168 E3E7     		b	.L571
 6715              	.L618:
 6716 016a 00BF     		.align	2
 6717              	.L617:
 6718 016c D34D6210 		.word	274877907
 6719 0170 00100048 		.word	1207963648
 6720 0174 00000000 		.word	.LANCHOR0
 6721              		.cfi_endproc
 6722              	.LFE523:
 6724              		.section	.text.STSPIN32G4_wakeup,"ax",%progbits
 6725              		.align	1
 6726              		.p2align 2,,3
 6727              		.global	STSPIN32G4_wakeup
ARM GAS  /tmp/ccep7lwr.s 			page 238


 6728              		.syntax unified
 6729              		.thumb
 6730              		.thumb_func
 6731              		.fpu fpv4-sp-d16
 6733              	STSPIN32G4_wakeup:
 6734              	.LVL538:
 6735              	.LFB524:
1220:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 6736              		.loc 1 1220 1 is_stmt 1 view -0
 6737              		.cfi_startproc
 6738              		@ args = 0, pretend = 0, frame = 16
 6739              		@ frame_needed = 0, uses_anonymous_args = 0
1221:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_statusRegTypeDef statReg;
 6740              		.loc 1 1221 3 view .LVU2184
1222:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t tickFreq;
 6741              		.loc 1 1222 3 view .LVU2185
1223:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   uint32_t ticks;
 6742              		.loc 1 1223 3 view .LVU2186
1224:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6743              		.loc 1 1224 3 view .LVU2187
1228:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 6744              		.loc 1 1228 3 view .LVU2188
1229:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6745              		.loc 1 1229 3 view .LVU2189
1220:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 6746              		.loc 1 1220 1 is_stmt 0 view .LVU2190
 6747 0000 70B5     		push	{r4, r5, r6, lr}
 6748              	.LCFI132:
 6749              		.cfi_def_cfa_offset 16
 6750              		.cfi_offset 4, -16
 6751              		.cfi_offset 5, -12
 6752              		.cfi_offset 6, -8
 6753              		.cfi_offset 14, -4
 6754 0002 84B0     		sub	sp, sp, #16
 6755              	.LCFI133:
 6756              		.cfi_def_cfa_offset 32
1220:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 6757              		.loc 1 1220 1 view .LVU2191
 6758 0004 0446     		mov	r4, r0
1229:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6759              		.loc 1 1229 3 view .LVU2192
 6760 0006 6846     		mov	r0, sp
 6761              	.LVL539:
1220:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   STSPIN32G4_StatusTypeDef status;
 6762              		.loc 1 1220 1 view .LVU2193
 6763 0008 0E46     		mov	r6, r1
1229:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6764              		.loc 1 1229 3 view .LVU2194
 6765 000a FFF7FEFF 		bl	LL_RCC_GetSystemClocksFreq
 6766              	.LVL540:
1231:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6767              		.loc 1 1231 3 is_stmt 1 view .LVU2195
1231:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6768              		.loc 1 1231 51 is_stmt 0 view .LVU2196
 6769 000e 4FF0E02C 		mov	ip, #-536813568
1231:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6770              		.loc 1 1231 12 view .LVU2197
ARM GAS  /tmp/ccep7lwr.s 			page 239


 6771 0012 019A     		ldr	r2, [sp, #4]
1231:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6772              		.loc 1 1231 51 view .LVU2198
 6773 0014 DCF81400 		ldr	r0, [ip, #20]
 6774              	.LBB1236:
 6775              	.LBB1237:
 6776              		.loc 2 263 10 view .LVU2199
 6777 0018 DCF81050 		ldr	r5, [ip, #16]
 6778              	.LBE1237:
 6779              	.LBE1236:
1233:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6780              		.loc 1 1233 6 view .LVU2200
 6781 001c 6D07     		lsls	r5, r5, #29
1231:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6782              		.loc 1 1231 58 view .LVU2201
 6783 001e 00F10100 		add	r0, r0, #1
1231:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6784              		.loc 1 1231 12 view .LVU2202
 6785 0022 B2FBF0F2 		udiv	r2, r2, r0
 6786              	.LVL541:
1233:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6787              		.loc 1 1233 3 is_stmt 1 view .LVU2203
 6788              	.LBB1239:
 6789              	.LBI1236:
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 6790              		.loc 2 261 26 view .LVU2204
 6791              	.LBB1238:
 6792              		.loc 2 263 3 view .LVU2205
 6793              	.LBE1238:
 6794              	.LBE1239:
1235:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6795              		.loc 1 1235 5 view .LVU2206
1235:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6796              		.loc 1 1235 14 is_stmt 0 view .LVU2207
 6797 0026 58BF     		it	pl
 6798 0028 D208     		lsrpl	r2, r2, #3
 6799              	.LVL542:
1246:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6800              		.loc 1 1246 3 is_stmt 1 view .LVU2208
1246:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6801              		.loc 1 1246 6 is_stmt 0 view .LVU2209
 6802 002a DCB1     		cbz	r4, .L625
1253:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6803              		.loc 1 1253 3 is_stmt 1 view .LVU2210
 6804              	.LVL543:
 6805              	.LBB1240:
 6806              	.LBI1240:
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 6807              		.loc 4 894 22 view .LVU2211
 6808              	.LBB1241:
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 6809              		.loc 4 896 3 view .LVU2212
 6810              	.LBE1241:
 6811              	.LBE1240:
1266:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6812              		.loc 1 1266 23 is_stmt 0 view .LVU2213
 6813 002c 042E     		cmp	r6, #4
ARM GAS  /tmp/ccep7lwr.s 			page 240


 6814 002e 3146     		mov	r1, r6
1266:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6815              		.loc 1 1266 35 view .LVU2214
 6816 0030 0E4C     		ldr	r4, .L629
 6817              	.LVL544:
 6818              	.LBB1245:
 6819              	.LBB1242:
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 6820              		.loc 4 896 3 view .LVU2215
 6821 0032 0F48     		ldr	r0, .L629+4
 6822              	.LBE1242:
 6823              	.LBE1245:
1266:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6824              		.loc 1 1266 23 view .LVU2216
 6825 0034 38BF     		it	cc
 6826 0036 0421     		movcc	r1, #4
 6827 0038 02FB01F3 		mul	r3, r2, r1
1266:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6828              		.loc 1 1266 35 view .LVU2217
 6829 003c A4FB0313 		umull	r1, r3, r4, r3
 6830              	.LBB1246:
 6831              	.LBB1243:
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 6832              		.loc 4 896 3 view .LVU2218
 6833 0040 8022     		movs	r2, #128
 6834              	.LVL545:
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 6835              		.loc 4 896 3 view .LVU2219
 6836              	.LBE1243:
 6837              	.LBE1246:
 6838              	.LBB1247:
 6839              	.LBB1248:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 6840              		.loc 2 231 20 view .LVU2220
 6841 0042 4FF0E021 		mov	r1, #-536813568
 6842              	.LBE1248:
 6843              	.LBE1247:
 6844              	.LBB1251:
 6845              	.LBB1244:
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 6846              		.loc 4 896 3 view .LVU2221
 6847 0046 8261     		str	r2, [r0, #24]
 6848              	.LVL546:
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 6849              		.loc 4 896 3 view .LVU2222
 6850              	.LBE1244:
 6851              	.LBE1251:
1261:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6852              		.loc 1 1261 3 is_stmt 1 view .LVU2223
1266:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6853              		.loc 1 1266 3 view .LVU2224
1266:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6854              		.loc 1 1266 35 is_stmt 0 view .LVU2225
 6855 0048 9B09     		lsrs	r3, r3, #6
 6856              	.LBB1252:
 6857              	.LBB1249:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
ARM GAS  /tmp/ccep7lwr.s 			page 241


 6858              		.loc 2 231 20 view .LVU2226
 6859 004a 0A69     		ldr	r2, [r1, #16]
 6860              	.LBE1249:
 6861              	.LBE1252:
1266:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6862              		.loc 1 1266 9 view .LVU2227
 6863 004c 0133     		adds	r3, r3, #1
 6864              	.LVL547:
1270:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6865              		.loc 1 1270 3 is_stmt 1 view .LVU2228
 6866              	.LBB1253:
 6867              	.LBI1247:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 6868              		.loc 2 229 26 view .LVU2229
 6869              	.LBB1250:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 6870              		.loc 2 231 3 view .LVU2230
 6871              	.L624:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 6872              		.loc 2 231 3 is_stmt 0 view .LVU2231
 6873              	.LBE1250:
 6874              	.LBE1253:
1272:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6875              		.loc 1 1272 9 is_stmt 1 view .LVU2232
 6876              	.LBB1254:
 6877              	.LBI1254:
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 6878              		.loc 4 813 26 view .LVU2233
 6879              	.LBB1255:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 6880              		.loc 4 815 3 view .LVU2234
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 6881              		.loc 4 815 3 is_stmt 0 view .LVU2235
 6882              	.LBE1255:
 6883              	.LBE1254:
1274:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
 6884              		.loc 1 1274 7 is_stmt 1 view .LVU2236
 6885              	.LBB1257:
 6886              	.LBI1257:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 6887              		.loc 2 229 26 view .LVU2237
 6888              	.LBB1258:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 6889              		.loc 2 231 3 view .LVU2238
 6890              	.LBE1258:
 6891              	.LBE1257:
 6892              	.LBB1260:
 6893              	.LBB1256:
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 6894              		.loc 4 815 12 is_stmt 0 view .LVU2239
 6895 004e 0269     		ldr	r2, [r0, #16]
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 6896              		.loc 4 815 62 view .LVU2240
 6897 0050 5404     		lsls	r4, r2, #17
 6898 0052 04D4     		bmi	.L627
 6899              	.LBE1256:
 6900              	.LBE1260:
ARM GAS  /tmp/ccep7lwr.s 			page 242


1276:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       }
 6901              		.loc 1 1276 9 is_stmt 1 view .LVU2241
 6902              	.LVL548:
1279:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
 6903              		.loc 1 1279 7 view .LVU2242
 6904              	.LBB1261:
 6905              	.LBB1259:
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 6906              		.loc 2 231 20 is_stmt 0 view .LVU2243
 6907 0054 0A69     		ldr	r2, [r1, #16]
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 6908              		.loc 2 231 96 view .LVU2244
 6909 0056 D203     		lsls	r2, r2, #15
 6910 0058 F9D5     		bpl	.L624
 6911              	.LBE1259:
 6912              	.LBE1261:
1279:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
 6913              		.loc 1 1279 10 view .LVU2245
 6914 005a 013B     		subs	r3, r3, #1
 6915              	.LVL549:
1279:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****       {
 6916              		.loc 1 1279 10 view .LVU2246
 6917 005c F7D1     		bne	.L624
 6918              	.LVL550:
 6919              	.L627:
1334:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 6920              		.loc 1 1334 10 view .LVU2247
 6921 005e 0320     		movs	r0, #3
1335:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6922              		.loc 1 1335 1 view .LVU2248
 6923 0060 04B0     		add	sp, sp, #16
 6924              	.LCFI134:
 6925              		.cfi_remember_state
 6926              		.cfi_def_cfa_offset 16
 6927              		@ sp needed
 6928 0062 70BD     		pop	{r4, r5, r6, pc}
 6929              	.LVL551:
 6930              	.L625:
 6931              	.LCFI135:
 6932              		.cfi_restore_state
1248:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   }
 6933              		.loc 1 1248 12 view .LVU2249
 6934 0064 0120     		movs	r0, #1
1335:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6935              		.loc 1 1335 1 view .LVU2250
 6936 0066 04B0     		add	sp, sp, #16
 6937              	.LCFI136:
 6938              		.cfi_def_cfa_offset 16
 6939              		@ sp needed
 6940 0068 70BD     		pop	{r4, r5, r6, pc}
 6941              	.LVL552:
 6942              	.L630:
1335:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** 
 6943              		.loc 1 1335 1 view .LVU2251
 6944 006a 00BF     		.align	2
 6945              	.L629:
 6946 006c D34D6210 		.word	274877907
ARM GAS  /tmp/ccep7lwr.s 			page 243


 6947 0070 00100048 		.word	1207963648
 6948              		.cfi_endproc
 6949              	.LFE524:
 6951              		.section	.text.STSPIN32G4_getStatus,"ax",%progbits
 6952              		.align	1
 6953              		.p2align 2,,3
 6954              		.global	STSPIN32G4_getStatus
 6955              		.syntax unified
 6956              		.thumb
 6957              		.thumb_func
 6958              		.fpu fpv4-sp-d16
 6960              	STSPIN32G4_getStatus:
 6961              	.LVL553:
 6962              	.LFB525:
1338:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 6963              		.loc 1 1338 1 is_stmt 1 view -0
 6964              		.cfi_startproc
 6965              		@ args = 0, pretend = 0, frame = 0
 6966              		@ frame_needed = 0, uses_anonymous_args = 0
 6967              		@ link register save eliminated.
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6968              		.loc 1 1339 3 view .LVU2253
1338:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 6969              		.loc 1 1338 1 is_stmt 0 view .LVU2254
 6970 0000 0A46     		mov	r2, r1
1339:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6971              		.loc 1 1339 6 view .LVU2255
 6972 0002 28B1     		cbz	r0, .L632
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6973              		.loc 1 1344 3 is_stmt 1 view .LVU2256
1344:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6974              		.loc 1 1344 6 is_stmt 0 view .LVU2257
 6975 0004 21B1     		cbz	r1, .L632
 6976              		.loc 1 1349 3 is_stmt 1 view .LVU2258
 6977              	.LVL554:
 6978              	.LBB1268:
 6979              	.LBI1268:
 178:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 6980              		.loc 1 178 26 view .LVU2259
 6981              	.LBB1269:
 180:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   if (hdl == NULL)
 6982              		.loc 1 180 3 view .LVU2260
 181:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6983              		.loc 1 181 3 view .LVU2261
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6984              		.loc 1 187 3 view .LVU2262
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6985              		.loc 1 187 6 is_stmt 0 view .LVU2263
 6986 0006 0368     		ldr	r3, [r0]
 6987 0008 13B1     		cbz	r3, .L632
 6988              	.LVL555:
 187:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6989              		.loc 1 187 6 view .LVU2264
 6990              	.LBE1269:
 6991              	.LBE1268:
 6992              	.LBB1270:
 6993              	.LBI1270:
ARM GAS  /tmp/ccep7lwr.s 			page 244


1337:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** {
 6994              		.loc 1 1337 26 is_stmt 1 view .LVU2265
 6995              	.LBB1271:
 6996              	.LBB1272:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 6997              		.loc 1 193 3 view .LVU2266
 6998 000a 8021     		movs	r1, #128
 6999              	.LVL556:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 7000              		.loc 1 193 3 is_stmt 0 view .LVU2267
 7001 000c FFF7FEBF 		b	STSPIN32G4_readReg.part.0
 7002              	.LVL557:
 7003              	.L632:
 193:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c ****   {
 7004              		.loc 1 193 3 view .LVU2268
 7005              	.LBE1272:
 7006              	.LBE1271:
 7007              	.LBE1270:
1350:MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Src/stspin32g4.c **** }
 7008              		.loc 1 1350 1 view .LVU2269
 7009 0010 0120     		movs	r0, #1
 7010              	.LVL558:
 7011              		.loc 1 1350 1 view .LVU2270
 7012 0012 7047     		bx	lr
 7013              		.cfi_endproc
 7014              	.LFE525:
 7016              		.section	.bss.STSPIN32G4_bkupREADY,"aw",%nobits
 7017              		.set	.LANCHOR0,. + 0
 7020              	STSPIN32G4_bkupREADY:
 7021 0000 00       		.space	1
 7022              		.text
 7023              	.Letext0:
 7024              		.file 5 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_type
 7025              		.file 6 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 7026              		.file 7 "Drivers/CMSIS/Include/core_cm4.h"
 7027              		.file 8 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 7028              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h"
 7029              		.file 10 "MCSDK_v6.3.2-Full/MotorControl/MCSDK/MCLib/G4xx/Inc/stspin32g4.h"
 7030              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h"
ARM GAS  /tmp/ccep7lwr.s 			page 245


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stspin32g4.c
     /tmp/ccep7lwr.s:18     .text.STSPIN32G4_readReg.part.0:0000000000000000 $t
     /tmp/ccep7lwr.s:26     .text.STSPIN32G4_readReg.part.0:0000000000000000 STSPIN32G4_readReg.part.0
     /tmp/ccep7lwr.s:142    .text.STSPIN32G4_readReg.part.0:0000000000000058 $d
     /tmp/ccep7lwr.s:474    .text.STSPIN32G4_readReg.part.0:0000000000000108 $d
     /tmp/ccep7lwr.s:482    .text.STSPIN32G4_writeReg.part.0:0000000000000000 $t
     /tmp/ccep7lwr.s:489    .text.STSPIN32G4_writeReg.part.0:0000000000000000 STSPIN32G4_writeReg.part.0
     /tmp/ccep7lwr.s:610    .text.STSPIN32G4_writeReg.part.0:0000000000000056 $d
     /tmp/ccep7lwr.s:941    .text.STSPIN32G4_writeReg.part.0:00000000000000f8 $d
     /tmp/ccep7lwr.s:950    .text.STSPIN32G4_init:0000000000000000 $t
     /tmp/ccep7lwr.s:958    .text.STSPIN32G4_init:0000000000000000 STSPIN32G4_init
     /tmp/ccep7lwr.s:991    .text.STSPIN32G4_init:0000000000000010 $d
     /tmp/ccep7lwr.s:996    .text.STSPIN32G4_deInit:0000000000000000 $t
     /tmp/ccep7lwr.s:1004   .text.STSPIN32G4_deInit:0000000000000000 STSPIN32G4_deInit
     /tmp/ccep7lwr.s:1027   .text.STSPIN32G4_lockReg:0000000000000000 $t
     /tmp/ccep7lwr.s:1035   .text.STSPIN32G4_lockReg:0000000000000000 STSPIN32G4_lockReg
     /tmp/ccep7lwr.s:1181   .text.STSPIN32G4_unlockReg:0000000000000000 $t
     /tmp/ccep7lwr.s:1189   .text.STSPIN32G4_unlockReg:0000000000000000 STSPIN32G4_unlockReg
     /tmp/ccep7lwr.s:1333   .text.STSPIN32G4_readReg:0000000000000000 $t
     /tmp/ccep7lwr.s:1341   .text.STSPIN32G4_readReg:0000000000000000 STSPIN32G4_readReg
     /tmp/ccep7lwr.s:1396   .text.STSPIN32G4_writeReg:0000000000000000 $t
     /tmp/ccep7lwr.s:1404   .text.STSPIN32G4_writeReg:0000000000000000 STSPIN32G4_writeReg
     /tmp/ccep7lwr.s:1432   .text.STSPIN32G4_writeVerifyReg:0000000000000000 $t
     /tmp/ccep7lwr.s:1440   .text.STSPIN32G4_writeVerifyReg:0000000000000000 STSPIN32G4_writeVerifyReg
     /tmp/ccep7lwr.s:1562   .text.STSPIN32G4_set3V3:0000000000000000 $t
     /tmp/ccep7lwr.s:1570   .text.STSPIN32G4_set3V3:0000000000000000 STSPIN32G4_set3V3
     /tmp/ccep7lwr.s:2059   .text.STSPIN32G4_get3V3:0000000000000000 $t
     /tmp/ccep7lwr.s:2067   .text.STSPIN32G4_get3V3:0000000000000000 STSPIN32G4_get3V3
     /tmp/ccep7lwr.s:2169   .text.STSPIN32G4_setVCC:0000000000000000 $t
     /tmp/ccep7lwr.s:2177   .text.STSPIN32G4_setVCC:0000000000000000 STSPIN32G4_setVCC
     /tmp/ccep7lwr.s:2495   .text.STSPIN32G4_setVCC:000000000000009c $d
     /tmp/ccep7lwr.s:2872   .text.STSPIN32G4_getVCC:0000000000000000 $t
     /tmp/ccep7lwr.s:2880   .text.STSPIN32G4_getVCC:0000000000000000 STSPIN32G4_getVCC
     /tmp/ccep7lwr.s:3111   .text.STSPIN32G4_setInterlocking:0000000000000000 $t
     /tmp/ccep7lwr.s:3119   .text.STSPIN32G4_setInterlocking:0000000000000000 STSPIN32G4_setInterlocking
     /tmp/ccep7lwr.s:3608   .text.STSPIN32G4_getInterlocking:0000000000000000 $t
     /tmp/ccep7lwr.s:3616   .text.STSPIN32G4_getInterlocking:0000000000000000 STSPIN32G4_getInterlocking
     /tmp/ccep7lwr.s:3715   .text.STSPIN32G4_setMinimumDeadTime:0000000000000000 $t
     /tmp/ccep7lwr.s:3723   .text.STSPIN32G4_setMinimumDeadTime:0000000000000000 STSPIN32G4_setMinimumDeadTime
     /tmp/ccep7lwr.s:4212   .text.STSPIN32G4_getMinimumDeadTime:0000000000000000 $t
     /tmp/ccep7lwr.s:4220   .text.STSPIN32G4_getMinimumDeadTime:0000000000000000 STSPIN32G4_getMinimumDeadTime
     /tmp/ccep7lwr.s:4319   .text.STSPIN32G4_setVDSP:0000000000000000 $t
     /tmp/ccep7lwr.s:4327   .text.STSPIN32G4_setVDSP:0000000000000000 STSPIN32G4_setVDSP
     /tmp/ccep7lwr.s:4650   .text.STSPIN32G4_setVDSP:00000000000000a4 $d
     /tmp/ccep7lwr.s:4654   .text.STSPIN32G4_setVDSP:00000000000000a8 $t
     /tmp/ccep7lwr.s:4911   .text.STSPIN32G4_getVDSP:0000000000000000 $t
     /tmp/ccep7lwr.s:4919   .text.STSPIN32G4_getVDSP:0000000000000000 STSPIN32G4_getVDSP
     /tmp/ccep7lwr.s:4984   .text.STSPIN32G4_getVDSP:0000000000000032 $d
     /tmp/ccep7lwr.s:5105   .text.STSPIN32G4_setTHSD:0000000000000000 $t
     /tmp/ccep7lwr.s:5113   .text.STSPIN32G4_setTHSD:0000000000000000 STSPIN32G4_setTHSD
     /tmp/ccep7lwr.s:5682   .text.STSPIN32G4_getTHSD:0000000000000000 $t
     /tmp/ccep7lwr.s:5690   .text.STSPIN32G4_getTHSD:0000000000000000 STSPIN32G4_getTHSD
     /tmp/ccep7lwr.s:5852   .text.STSPIN32G4_clearFaults:0000000000000000 $t
     /tmp/ccep7lwr.s:5860   .text.STSPIN32G4_clearFaults:0000000000000000 STSPIN32G4_clearFaults
     /tmp/ccep7lwr.s:5901   .text.STSPIN32G4_reset:0000000000000000 $t
     /tmp/ccep7lwr.s:5909   .text.STSPIN32G4_reset:0000000000000000 STSPIN32G4_reset
ARM GAS  /tmp/ccep7lwr.s 			page 246


     /tmp/ccep7lwr.s:6116   .text.STSPIN32G4_standby:0000000000000000 $t
     /tmp/ccep7lwr.s:6124   .text.STSPIN32G4_standby:0000000000000000 STSPIN32G4_standby
     /tmp/ccep7lwr.s:6718   .text.STSPIN32G4_standby:000000000000016c $d
     /tmp/ccep7lwr.s:6725   .text.STSPIN32G4_wakeup:0000000000000000 $t
     /tmp/ccep7lwr.s:6733   .text.STSPIN32G4_wakeup:0000000000000000 STSPIN32G4_wakeup
     /tmp/ccep7lwr.s:6946   .text.STSPIN32G4_wakeup:000000000000006c $d
     /tmp/ccep7lwr.s:6952   .text.STSPIN32G4_getStatus:0000000000000000 $t
     /tmp/ccep7lwr.s:6960   .text.STSPIN32G4_getStatus:0000000000000000 STSPIN32G4_getStatus
     /tmp/ccep7lwr.s:7020   .bss.STSPIN32G4_bkupREADY:0000000000000000 STSPIN32G4_bkupREADY
     /tmp/ccep7lwr.s:7021   .bss.STSPIN32G4_bkupREADY:0000000000000000 $d
     /tmp/ccep7lwr.s:151    .text.STSPIN32G4_readReg.part.0:0000000000000061 $d
     /tmp/ccep7lwr.s:151    .text.STSPIN32G4_readReg.part.0:0000000000000062 $t
     /tmp/ccep7lwr.s:619    .text.STSPIN32G4_writeReg.part.0:000000000000005f $d
     /tmp/ccep7lwr.s:619    .text.STSPIN32G4_writeReg.part.0:0000000000000060 $t
     /tmp/ccep7lwr.s:2500   .text.STSPIN32G4_setVCC:00000000000000a1 $d
     /tmp/ccep7lwr.s:2500   .text.STSPIN32G4_setVCC:00000000000000a2 $t
     /tmp/ccep7lwr.s:4998   .text.STSPIN32G4_getVDSP:000000000000003f $d
     /tmp/ccep7lwr.s:4998   .text.STSPIN32G4_getVDSP:0000000000000040 $t

UNDEFINED SYMBOLS
LL_RCC_GetSystemClocksFreq
LL_mDelay
SystemClock_Config
LL_RCC_DeInit
