Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 10d62736f9fc446cb036b7821d40cd07 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <WR> does not exist in entity <RegisterFile>.  Please compare the definition of block <RegisterFile> to its component declaration and its instantion to detect the mismatch. [C:/Users/oousterm/Documents/GitHub/CPE-233/Exp_7/Exp_7.srcs/sources_1/new/RAT_MCU.vhd:103]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_rat_wrapper in library work failed.
