/**
 *
 * @file NVIC_RegisterDefines_IPR0.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 21 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 21 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_IPR_NVIC_REGISTERDEFINES_IPR0_H_
#define XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_IPR_NVIC_REGISTERDEFINES_IPR0_H_

#include <xUtils/Standard/Standard.h>

/********************************************************************************************/
/************************************* IPR0 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR0_R_NVIC_GPIOA_MASK     ((uint32_t)0x000000E0u)
#define NVIC_IPR0_R_NVIC_GPIOA_BIT      (5u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP1      ((uint32_t)0x00000020u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP2      ((uint32_t)0x00000040u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP3      ((uint32_t)0x00000060u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP4      ((uint32_t)0x00000080u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP5      ((uint32_t)0x000000A0u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP6      ((uint32_t)0x000000C0u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP7      ((uint32_t)0x000000E0u)

#define NVIC_IPR0_NVIC_GPIOA_MASK       ((uint32_t)0x00000007u)
#define NVIC_IPR0_NVIC_GPIOA_IP0        ((uint32_t)0x00000000u)
#define NVIC_IPR0_NVIC_GPIOA_IP1        ((uint32_t)0x00000001u)
#define NVIC_IPR0_NVIC_GPIOA_IP2        ((uint32_t)0x00000002u)
#define NVIC_IPR0_NVIC_GPIOA_IP3        ((uint32_t)0x00000003u)
#define NVIC_IPR0_NVIC_GPIOA_IP4        ((uint32_t)0x00000004u)
#define NVIC_IPR0_NVIC_GPIOA_IP5        ((uint32_t)0x00000005u)
#define NVIC_IPR0_NVIC_GPIOA_IP6        ((uint32_t)0x00000006u)
#define NVIC_IPR0_NVIC_GPIOA_IP7        ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR0_R_NVIC_GPIOB_MASK     ((uint32_t)0x0000E000u)
#define NVIC_IPR0_R_NVIC_GPIOB_BIT      (13u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP1      ((uint32_t)0x00002000u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP2      ((uint32_t)0x00004000u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP3      ((uint32_t)0x00006000u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP4      ((uint32_t)0x00008000u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP5      ((uint32_t)0x0000A000u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP6      ((uint32_t)0x0000C000u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP7      ((uint32_t)0x0000E000u)

#define NVIC_IPR0_NVIC_GPIOB_MASK       ((uint32_t)0x00000007u)
#define NVIC_IPR0_NVIC_GPIOB_IP0        ((uint32_t)0x00000000u)
#define NVIC_IPR0_NVIC_GPIOB_IP1        ((uint32_t)0x00000001u)
#define NVIC_IPR0_NVIC_GPIOB_IP2        ((uint32_t)0x00000002u)
#define NVIC_IPR0_NVIC_GPIOB_IP3        ((uint32_t)0x00000003u)
#define NVIC_IPR0_NVIC_GPIOB_IP4        ((uint32_t)0x00000004u)
#define NVIC_IPR0_NVIC_GPIOB_IP5        ((uint32_t)0x00000005u)
#define NVIC_IPR0_NVIC_GPIOB_IP6        ((uint32_t)0x00000006u)
#define NVIC_IPR0_NVIC_GPIOB_IP7        ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR0_R_NVIC_GPIOC_MASK     ((uint32_t)0x00E00000u)
#define NVIC_IPR0_R_NVIC_GPIOC_BIT      (21u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP1      ((uint32_t)0x00200000u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP2      ((uint32_t)0x00400000u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP3      ((uint32_t)0x00600000u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP4      ((uint32_t)0x00800000u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP5      ((uint32_t)0x00A00000u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP6      ((uint32_t)0x00C00000u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP7      ((uint32_t)0x00E00000u)

#define NVIC_IPR0_NVIC_GPIOC_MASK       ((uint32_t)0x00000007u)
#define NVIC_IPR0_NVIC_GPIOC_IP0        ((uint32_t)0x00000000u)
#define NVIC_IPR0_NVIC_GPIOC_IP1        ((uint32_t)0x00000001u)
#define NVIC_IPR0_NVIC_GPIOC_IP2        ((uint32_t)0x00000002u)
#define NVIC_IPR0_NVIC_GPIOC_IP3        ((uint32_t)0x00000003u)
#define NVIC_IPR0_NVIC_GPIOC_IP4        ((uint32_t)0x00000004u)
#define NVIC_IPR0_NVIC_GPIOC_IP5        ((uint32_t)0x00000005u)
#define NVIC_IPR0_NVIC_GPIOC_IP6        ((uint32_t)0x00000006u)
#define NVIC_IPR0_NVIC_GPIOC_IP7        ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR0_R_NVIC_GPIOD_MASK     ((uint32_t)0xF0000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_BIT      (29u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP1      ((uint32_t)0x10000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP2      ((uint32_t)0x20000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP3      ((uint32_t)0x30000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP4      ((uint32_t)0x40000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP5      ((uint32_t)0x50000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP6      ((uint32_t)0x60000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP7      ((uint32_t)0x70000000u)

#define NVIC_IPR0_NVIC_GPIOD_MASK       ((uint32_t)0x00000007u)
#define NVIC_IPR0_NVIC_GPIOD_IP0        ((uint32_t)0x00000000u)
#define NVIC_IPR0_NVIC_GPIOD_IP1        ((uint32_t)0x00000001u)
#define NVIC_IPR0_NVIC_GPIOD_IP2        ((uint32_t)0x00000002u)
#define NVIC_IPR0_NVIC_GPIOD_IP3        ((uint32_t)0x00000003u)
#define NVIC_IPR0_NVIC_GPIOD_IP4        ((uint32_t)0x00000004u)
#define NVIC_IPR0_NVIC_GPIOD_IP5        ((uint32_t)0x00000005u)
#define NVIC_IPR0_NVIC_GPIOD_IP6        ((uint32_t)0x00000006u)
#define NVIC_IPR0_NVIC_GPIOD_IP7        ((uint32_t)0x00000007u)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_IPR_NVIC_REGISTERDEFINES_IPR0_H_ */
