// Seed: 143407722
module module_0;
  wire id_1;
endmodule
module module_1;
  assign id_1[1] = id_1;
  module_0();
  final $display(id_1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5[1 : 1] = 1;
  if (1 - 1) assign #id_10 id_4 = 1;
  always @(*);
  wand id_11;
  assign id_2 = 1;
  id_12 :
  assert property (@(1) id_11)
  else id_12 = id_1;
  wire id_13 = id_7;
  wire id_14;
  module_0();
  assign this = 1;
  wire id_15;
  wire id_16;
  id_17(
      .id_0(1), .id_1(1)
  );
  wire id_18;
endmodule
