{"index": 174, "svad": "This property verifies that whenever the signal rADR equals the hexadecimal value 32'h12345678, the signal ich_adr must also equal the same value 32'h12345678. The check is triggered on every positive edge of the clock signal gclk. The property is disabled and does not check during any clock cycle where the reset signal grst is active high (equal to 1).", "reference_sva": "property p_ich_adr_rADR;\n    @(posedge gclk) disable iff (grst == 1)\n        (rADR == 32'h12345678) |-> (ich_adr == 32'h12345678);\nendproperty\nassert_p_ich_adr_rADR: assert property (p_ich_adr_rADR) else $error(\"Assertion failed: ich_adr does not equal 32'h12345678 when rADR is 32'h12345678\");", "generated_sva": "property p_adr_match;\n  @(posedge gclk) disable iff (grst)\n  (rADR == 32'h12345678) |-> (ich_adr == 32'h12345678);\nendproperty\n\nassert property (p_adr_match);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_ich_adr_rADR\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `h12345678`, `ich_adr`, `rADR`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(rADR == 32'h12345678)`\n    * Response condition: `(ich_adr == 32'h12345678)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(rADR == 32'h12345678)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `(ich_adr == 32'h12345678)`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 1)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) (rADR == 32'h12345678) |-> (ich_adr == 32'h12345678)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_ich_adr_rADR;\n    @(posedge gclk) disable iff (grst == 1)\n        (rADR == 32'h12345678) |-> (ich_adr == 32'h12345678);\nendproperty\nassert_p_ich_adr_rADR: assert property (p_ich_adr_rADR) else $error(\"Assertion failed: ich_adr does not equal 32'h12345678 when rADR is 32'h12345678\");\n```\n\n**Summary:**\nProperty `p_ich_adr_rADR` uses overlapping implication synchronized to `gclk`.", "error_message": null, "generation_time": 29.435335636138916, "verification_time": 0.014919042587280273, "from_cache": false}