
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
        <link rel="canonical" href="https://jailuo.github.io/notes/Course/GeekTime/%E8%AE%A1%E7%AE%97%E6%9C%BA%E5%9F%BA%E7%A1%80%E5%AE%9E%E6%88%98%E8%AF%BE/1.%20MiniCPU%E8%AE%BE%E8%AE%A1/MiniCPU%E8%AE%BE%E8%AE%A1/">
      
      
      
      
      <link rel="icon" href="../../../../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.6.1, mkdocs-material-9.5.48">
    
    
      
        <title>MiniCPU设计 - Messy Notes</title>
      
    
    
      <link rel="stylesheet" href="../../../../../assets/stylesheets/main.6f8fc17f.min.css">
      
        
        <link rel="stylesheet" href="../../../../../assets/stylesheets/palette.06af60db.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL("../../../../..",location),__md_hash=e=>[...e].reduce(((e,_)=>(e<<5)-e+_.charCodeAt(0)),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="indigo" data-md-color-accent="indigo">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#_1" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../../../../.." title="Messy Notes" class="md-header__button md-logo" aria-label="Messy Notes" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3zm0 5h18v2H3zm0 5h18v2H3z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            Messy Notes
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              MiniCPU设计
            
          </span>
        </div>
      </div>
    </div>
    
      
        <form class="md-header__option" data-md-component="palette">
  
    
    
    
    <input class="md-option" data-md-color-media="" data-md-color-scheme="default" data-md-color-primary="indigo" data-md-color-accent="indigo"  aria-label="Switch to dark mode"  type="radio" name="__palette" id="__palette_0">
    
      <label class="md-header__button md-icon" title="Switch to dark mode" for="__palette_1" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="m17.75 4.09-2.53 1.94.91 3.06-2.63-1.81-2.63 1.81.91-3.06-2.53-1.94L12.44 4l1.06-3 1.06 3zm3.5 6.91-1.64 1.25.59 1.98-1.7-1.17-1.7 1.17.59-1.98L15.75 11l2.06-.05L18.5 9l.69 1.95zm-2.28 4.95c.83-.08 1.72 1.1 1.19 1.85-.32.45-.66.87-1.08 1.27C15.17 23 8.84 23 4.94 19.07c-3.91-3.9-3.91-10.24 0-14.14.4-.4.82-.76 1.27-1.08.75-.53 1.93.36 1.85 1.19-.27 2.86.69 5.83 2.89 8.02a9.96 9.96 0 0 0 8.02 2.89m-1.64 2.02a12.08 12.08 0 0 1-7.8-3.47c-2.17-2.19-3.33-5-3.49-7.82-2.81 3.14-2.7 7.96.31 10.98 3.02 3.01 7.84 3.12 10.98.31"/></svg>
      </label>
    
  
    
    
    
    <input class="md-option" data-md-color-media="" data-md-color-scheme="slate" data-md-color-primary="indigo" data-md-color-accent="indigo"  aria-label="Switch to light mode"  type="radio" name="__palette" id="__palette_1">
    
      <label class="md-header__button md-icon" title="Switch to light mode" for="__palette_0" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 7a5 5 0 0 1 5 5 5 5 0 0 1-5 5 5 5 0 0 1-5-5 5 5 0 0 1 5-5m0 2a3 3 0 0 0-3 3 3 3 0 0 0 3 3 3 3 0 0 0 3-3 3 3 0 0 0-3-3m0-7 2.39 3.42C13.65 5.15 12.84 5 12 5s-1.65.15-2.39.42zM3.34 7l4.16-.35A7.2 7.2 0 0 0 5.94 8.5c-.44.74-.69 1.5-.83 2.29zm.02 10 1.76-3.77a7.131 7.131 0 0 0 2.38 4.14zM20.65 7l-1.77 3.79a7.02 7.02 0 0 0-2.38-4.15zm-.01 10-4.14.36c.59-.51 1.12-1.14 1.54-1.86.42-.73.69-1.5.83-2.29zM12 22l-2.41-3.44c.74.27 1.55.44 2.41.44.82 0 1.63-.17 2.37-.44z"/></svg>
      </label>
    
  
</form>
      
    
    
      <script>var palette=__md_get("__palette");if(palette&&palette.color){if("(prefers-color-scheme)"===palette.color.media){var media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']");palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent")}for(var[key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.7.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256l137.3-137.4c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" tabindex="0" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/JAILuo/notes" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.7.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81"/></svg>
  </div>
  <div class="md-source__repository">
    GitHub
  </div>
</a>
      </div>
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



<nav class="md-nav md-nav--primary" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../../../../.." title="Messy Notes" class="md-nav__button md-logo" aria-label="Messy Notes" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"/></svg>

    </a>
    Messy Notes
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/JAILuo/notes" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.7.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81"/></svg>
  </div>
  <div class="md-source__repository">
    GitHub
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../../.." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    首页
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
        
          
          <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    ysyx
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_2">
            <span class="md-nav__icon md-icon"></span>
            ysyx
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2_1" >
        
          
          <label class="md-nav__link" for="__nav_2_1" id="__nav_2_1_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    NJU-ICS2023-PA
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_2_1_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_2_1">
            <span class="md-nav__icon md-icon"></span>
            NJU-ICS2023-PA
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../ysyx/pa/pa1/pa1/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    PA1
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../ysyx/pa/pa2/pa2/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    PA2
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../ysyx/pa/pa3/pa3/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    PA3
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../ysyx/pa/pa4/pa4/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    PA4
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../ysyx/pa/c_marco/macro/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    C Macro
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../ysyx/pa/summary/summary/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Summary
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../ysyx/pa/Linux_porting/porting/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Linux Porting
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../ysyx/digital-circuit/digital%20circuit/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Digital Circuit
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    <span class="md-ellipsis">
      前言
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#verilog" class="md-nav__link">
    <span class="md-ellipsis">
      Verilog
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Verilog">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_2" class="md-nav__link">
    <span class="md-ellipsis">
      设计思想：
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_3" class="md-nav__link">
    <span class="md-ellipsis">
      设计流程
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_4" class="md-nav__link">
    <span class="md-ellipsis">
      语法快速入门
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_5" class="md-nav__link">
    <span class="md-ellipsis">
      电路接描述方法（重要）
    </span>
  </a>
  
    <nav class="md-nav" aria-label="电路接描述方法（重要）">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#muxmultiplexing-hardware" class="md-nav__link">
    <span class="md-ellipsis">
      多路选择器：MUX（Multiplexing Hardware）
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_6" class="md-nav__link">
    <span class="md-ellipsis">
      触发器和锁存器
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_7" class="md-nav__link">
    <span class="md-ellipsis">
      组合逻辑
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_8" class="md-nav__link">
    <span class="md-ellipsis">
      时序逻辑
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_9" class="md-nav__link">
    <span class="md-ellipsis">
      存储器
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_10" class="md-nav__link">
    <span class="md-ellipsis">
      流水线设计
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_11" class="md-nav__link">
    <span class="md-ellipsis">
      参数化
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_12" class="md-nav__link">
    <span class="md-ellipsis">
      模块实例化
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_13" class="md-nav__link">
    <span class="md-ellipsis">
      代码规范
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#hdl" class="md-nav__link">
    <span class="md-ellipsis">
      HDL 刷题
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_14" class="md-nav__link">
    <span class="md-ellipsis">
      学习资料
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#risc-v" class="md-nav__link">
    <span class="md-ellipsis">
      RISC-V指令集
    </span>
  </a>
  
    <nav class="md-nav" aria-label="RISC-V指令集">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_15" class="md-nav__link">
    <span class="md-ellipsis">
      基础指令集和扩展指令集
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#risc-v_1" class="md-nav__link">
    <span class="md-ellipsis">
      RISC-V 特权级
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#rv32i" class="md-nav__link">
    <span class="md-ellipsis">
      RV32I
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#rv32i_1" class="md-nav__link">
    <span class="md-ellipsis">
      RV32I的各类指令
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_16" class="md-nav__link">
    <span class="md-ellipsis">
      总结
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#cpucpu" class="md-nav__link">
    <span class="md-ellipsis">
      手写CPU（一）：CPU架构设计与取指令实现
    </span>
  </a>
  
    <nav class="md-nav" aria-label="手写CPU（一）：CPU架构设计与取指令实现">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_17" class="md-nav__link">
    <span class="md-ellipsis">
      架构
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_18" class="md-nav__link">
    <span class="md-ellipsis">
      指令预读取模块设计
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_19" class="md-nav__link">
    <span class="md-ellipsis">
      取指数据通路模块
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_20" class="md-nav__link">
    <span class="md-ellipsis">
      相关代码
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#cpu" class="md-nav__link">
    <span class="md-ellipsis">
      手写CPU（二）：指令译码模块
    </span>
  </a>
  
    <nav class="md-nav" aria-label="手写CPU（二）：指令译码模块">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_21" class="md-nav__link">
    <span class="md-ellipsis">
      译码模块设计
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_22" class="md-nav__link">
    <span class="md-ellipsis">
      译码控制模块设计
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_23" class="md-nav__link">
    <span class="md-ellipsis">
      译码数据通路模块设计
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_24" class="md-nav__link">
    <span class="md-ellipsis">
      总结
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_25" class="md-nav__link">
    <span class="md-ellipsis">
      相关代码
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#cpu_1" class="md-nav__link">
    <span class="md-ellipsis">
      手写CPU（三）：指令执行模块
    </span>
  </a>
  
    <nav class="md-nav" aria-label="手写CPU（三）：指令执行模块">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_26" class="md-nav__link">
    <span class="md-ellipsis">
      执行控制模块
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_27" class="md-nav__link">
    <span class="md-ellipsis">
      通用寄存器
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#alu" class="md-nav__link">
    <span class="md-ellipsis">
      ALU模块设计
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_28" class="md-nav__link">
    <span class="md-ellipsis">
      总结
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_29" class="md-nav__link">
    <span class="md-ellipsis">
      相关代码
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#cpucpu_1" class="md-nav__link">
    <span class="md-ellipsis">
      手写CPU（四）：CPU流水线的访存阶段
    </span>
  </a>
  
    <nav class="md-nav" aria-label="手写CPU（四）：CPU流水线的访存阶段">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_30" class="md-nav__link">
    <span class="md-ellipsis">
      流水线数据冒险
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_31" class="md-nav__link">
    <span class="md-ellipsis">
      数据前递模块设计
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_32" class="md-nav__link">
    <span class="md-ellipsis">
      访存控制模块设计
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_33" class="md-nav__link">
    <span class="md-ellipsis">
      访存数据通路模块
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_34" class="md-nav__link">
    <span class="md-ellipsis">
      总结
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_35" class="md-nav__link">
    <span class="md-ellipsis">
      相关代码
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#cpucpu_2" class="md-nav__link">
    <span class="md-ellipsis">
      手写CPU（五）：CPU流水线写回模块
    </span>
  </a>
  
    <nav class="md-nav" aria-label="手写CPU（五）：CPU流水线写回模块">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_36" class="md-nav__link">
    <span class="md-ellipsis">
      流水线控制冒险
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_37" class="md-nav__link">
    <span class="md-ellipsis">
      控制冒险模块
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_38" class="md-nav__link">
    <span class="md-ellipsis">
      写回控制模块
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_39" class="md-nav__link">
    <span class="md-ellipsis">
      写回数据通路模块
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_40" class="md-nav__link">
    <span class="md-ellipsis">
      总结
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_41" class="md-nav__link">
    <span class="md-ellipsis">
      相关代码
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#cpucpu_3" class="md-nav__link">
    <span class="md-ellipsis">
      手写CPU（六）：让CPU跑起来
    </span>
  </a>
  
    <nav class="md-nav" aria-label="手写CPU（六）：让CPU跑起来">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_42" class="md-nav__link">
    <span class="md-ellipsis">
      系统总线设计
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#rom" class="md-nav__link">
    <span class="md-ellipsis">
      ROM的实现
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#ram" class="md-nav__link">
    <span class="md-ellipsis">
      随机访问存储器RAM
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#uart" class="md-nav__link">
    <span class="md-ellipsis">
      外设UART设计
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


  <h1>MiniCPU设计</h1>

<h2 id="_1">前言</h2>
<ul>
<li><strong>使用 Verilog 硬件描述语言</strong></li>
<li><strong>基于 RV32I 指令集</strong>，<strong>设计一个 32 位五级流水线的处理器核</strong>。( <strong>取值 --&gt; 译码 --&gt; 执行 --&gt; 访存 --&gt; 写回</strong> )</li>
<li>该处理器核包括<strong>指令提取单元</strong>、<strong>指令译码单元</strong>、<strong>整型执行单元</strong>、<strong>访问存储器</strong>和<strong>写回结果</strong>等单元模块，<strong>支持运行大多数 RV32I 的基础指令</strong>。</li>
<li>最后，编写简单的汇编代码，放在设计出来的处理器上运行。</li>
</ul>
<p><img alt="82b3fyy2fd5b465256fyy76da8a58eeb" src="../pic/82b3fyy2fd5b465256fyy76da8a58eeb.webp" /></p>
<h2 id="verilog">Verilog</h2>
<p><strong>区别于高级编程语言</strong></p>
<h4 id="_2">设计思想：</h4>
<ul>
<li>
<p><strong>模块化</strong></p>
<blockquote>
<ul>
<li>
<p>对整个芯片系统做好规划</p>
</li>
<li>
<p>在写具体的 Verilog 代码之前，把系统划分成几个大的基本的功能模块。</p>
</li>
<li>
<p>每个功能模块再按一定的规则，划分出下一个层次的基本单元。</p>
</li>
</ul>
<p><strong>Verilog 语言的 module 模块化：上一层模块对下一层子模块进行例化, 自顶向下,像编程语言的函数调用一样</strong>。根据包含的子功能模块一直例化下去，最终形成 hierarchy 结构。</p>
</blockquote>
</li>
</ul>
<p><img src="pic/3c36d7832261f4cc35d4c142c17ddd3b.webp" alt="3c36d7832261f4cc35d4c142c17ddd3b" style="zoom:50%;" /></p>
<ul>
<li>
<p><strong>代码对应电路</strong></p>
<blockquote>
<p>用 Verilog 的时候，<strong>必须理解每条语句实质上对应着什么电路，并且要从电路的角度来思考它为何要这样设计</strong>，</p>
<p>如：</p>
<ul>
<li>声明变量的时候，如果指定是一个 reg，那么这个变量就有寄存数值的功能，可以综合出来一个实际的寄存器；</li>
<li>如果指定是一段 wire，那么它就只能传递数据，只是表示一条线。</li>
<li>在 Verilog 里写一个判断语句，可能就对应了一个 MUX（数据选择器），写一个 for 可能就是把一段电路重复好几遍。</li>
<li>always 块，它可以指定某一个信号在某个值或某个跳变的时候，执行块里的代码（类似中断/异常）</li>
</ul>
<p>==所以你是在设计电路，不是在编程==</p>
</blockquote>
</li>
<li>
<p><strong>并行性和并发性</strong></p>
<blockquote>
<p><strong>电路中的多个元件可以同时工作</strong></p>
<ul>
<li>
<p>在 Verilog 中，可以使用并行赋值语句来表示多个信号的并行操作，从而实现硬件的并行计算和处理。</p>
<p><img src="pic/image-20240223155013788.png" alt="image-20240223155013788" style="zoom:50%;" /></p>
</li>
</ul>
</blockquote>
</li>
<li>
<p><strong>时序和状态机</strong></p>
<blockquote>
<p><strong>时序是指电路中的信号传输和触发的顺序和时间关系</strong></p>
<p><strong>状态机则是描述了电路在不同状态下的行为和转移条件</strong></p>
<ul>
<li>在 Verilog 中，可以使用时钟信号和触发器来实现<strong>时序控制</strong>，使用状态机模块来描述电路的状态和状态转移</li>
</ul>
</blockquote>
</li>
</ul>
<h4 id="_3">设计流程</h4>
<p><img alt="image-20240223160811590" src="../pic/image-20240223160811590.png" /></p>
<p><img src="https://th.bing.com/th/id/R.3a4b1d5fdc8b387f62f9743f05c09f0f?rik=XJU0oRP6HXIICw&riu=http%3a%2f%2ffile.elecfans.com%2fweb1%2fM00%2f7E%2f8A%2fo4YBAFwa-v-AbuvBAAEoqN2bxIo463.png&ehk=0k9pw9%2fnHQizAl7IrQ89t38RayDR4i1j%2fg7uQeLJViM%3d&risl=&pid=ImgRaw&r=0" alt="【文章】根据Verilog代码画电路图（原创精华）_明德扬科技" style="zoom: 50%;" /></p>
<p><img alt="基于Verilog的系统设计流程_verilog 流程图-CSDN博客" src="https://img-blog.csdnimg.cn/20191107192415880.png" /></p>
<p>相关单词：</p>
<p>（Architecture Specification）架构规范</p>
<p>（Design &amp; RTL）Register Transfer Level 寄存器级设计</p>
<p>（Pre-Silicon Simulation）流片前仿真（仿真）</p>
<p>（Logic Synthesis/Netlist）逻辑综合/门级网表</p>
<p>（placement &amp; routing）布线</p>
<p>（post-Silicon Verification）流片后验证</p>
<h4 id="_4">语法快速入门</h4>
<p><img src="https://static001.geekbang.org/resource/image/13/bf/13ec949bd7c269421b2cae33381c49bf.jpg?wh=1920x1397" alt="img" style="zoom:50%;" /></p>
<p>要想熟悉硬件语言，最关键的就是做好思路转换。</p>
<p>硬件语言跟高级编程语言本质的不同就是，使用 Verilog 的时候，<strong>必须理解每条语句实质上对应的什么电路，并且要从电路的角度来思考它为何要这样设计，</strong>而高级编程语言通常只要实现功能就行。</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">counter</span><span class="p">(</span>
<span class="w">  </span><span class="c1">//端口定义</span>
<span class="w">  </span><span class="k">input</span><span class="w">                   </span><span class="n">reset_n</span><span class="p">,</span><span class="w">  </span><span class="c1">//复位端，低有效</span>
<span class="w">  </span><span class="k">input</span><span class="w">                   </span><span class="n">clk</span><span class="p">,</span><span class="w">       </span><span class="c1">//输入时钟</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">            </span><span class="n">cnt</span><span class="p">,</span><span class="w">      </span><span class="c1">//计数输出</span>
<span class="w">  </span><span class="k">output</span><span class="w">                  </span><span class="n">cout</span><span class="w">     </span><span class="c1">//溢出位</span>
<span class="p">);</span><span class="w">  </span>

<span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">               </span><span class="n">cnt_r</span><span class="w"> </span><span class="p">;</span><span class="w">      </span><span class="c1">//计数器寄存器</span>

<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">reset_n</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">reset_n</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w">                  </span><span class="c1">//复位时，计时归0</span>
<span class="w">      </span><span class="n">cnt_r</span><span class="w">        </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">4</span><span class="mb">&#39;b0000</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">cnt_r</span><span class="o">==</span><span class="mh">4</span><span class="mi">&#39;d9</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w">      </span><span class="c1">//计时10个cycle时，计时归0</span>
<span class="w">      </span><span class="n">cnt_r</span><span class="w">        </span><span class="o">&lt;=</span><span class="mh">4</span><span class="mb">&#39;b0000</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w">                      </span>
<span class="w">      </span><span class="n">cnt_r</span><span class="w">        </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">cnt_r</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">//计时加1</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">end</span>

<span class="w">  </span><span class="k">assign</span><span class="w">  </span><span class="n">cout</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">cnt_r</span><span class="o">==</span><span class="mh">4</span><span class="mi">&#39;d9</span><span class="p">)</span><span class="w"> </span><span class="p">;</span><span class="w">       </span><span class="c1">//输出周期位</span>
<span class="w">  </span><span class="k">assign</span><span class="w">  </span><span class="n">cnt</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">cnt_r</span><span class="w"> </span><span class="p">;</span><span class="w">               </span><span class="c1">//输出实时计时器</span>

<span class="k">endmodule</span>
</code></pre></div>
<ul>
<li>
<p><strong>模块结构</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">counter</span><span class="p">(</span>
<span class="w">  </span><span class="c1">//端口定义</span>
<span class="w">  </span><span class="k">input</span><span class="w">                   </span><span class="n">reset_n</span><span class="p">,</span><span class="w">  </span><span class="c1">//复位端，低有效</span>
<span class="w">  </span><span class="k">input</span><span class="w">                   </span><span class="n">clk</span><span class="p">,</span><span class="w">       </span><span class="c1">//输入时钟</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">            </span><span class="n">cnt</span><span class="p">,</span><span class="w">      </span><span class="c1">//计数输出</span>
<span class="w">  </span><span class="k">output</span><span class="w">                  </span><span class="n">cout</span><span class="w">     </span><span class="c1">//溢出位</span>
<span class="p">);</span><span class="w">  </span>

<span class="p">...</span>
<span class="k">endmodule</span>
</code></pre></div>
</li>
<li>
<p><strong>数据类型</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">parameter</span><span class="w"> </span><span class="n">SIZE</span><span class="w">  </span><span class="o">=</span><span class="w">  </span><span class="mh">2</span><span class="err">’</span><span class="n">b01</span><span class="p">;</span>
<span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">               </span><span class="n">cnt_r</span><span class="p">;</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cout_w</span><span class="p">;</span>
</code></pre></div>
<ul>
<li>
<p>位宽为 4 bit 的寄存器 reg 类型信号，信号名称为 cnt_r。</p>
<blockquote>
<p>寄存器 reg 类型表示抽象数据存储单元，它对应的是一种寄存器电路。</p>
<p>reg 默认初始值为 X（不确定值），换句话说就是，reg 电路在上电之后，输出高电平还是低电平是不确定的，一般是在系统复位信号有效时，给它赋一个确定值。比如例子中的 cnt_r，在复位信号 reset_n 等于低电平时，就会给 cnt_r 赋“0”值。</p>
<p>reg 类型只能在 always 和 inital 语句中被赋值</p>
<p>==注意：reg仅仅是语法定义，不等于电路中寄存器；==</p>
<p>==只有时序电路中reg变量才会被逻辑综合工具认为是寄存器== <strong>如下：</strong></p>
<blockquote>
<ul>
<li>
<p>如果描述语句是时序逻辑，即 always 语句中带有时钟信号，寄存器变量对应为触发器电路。</p>
<blockquote>
<p>比如上述定义的 cnt_r，就是在带 clk 时钟信号的 always 块中被赋值，所以它对应的是触发器电路；
</p>
</blockquote>
</li>
<li>
<p>如果描述语句是组合逻辑，即 always 语句不带有时钟信号，寄存器变量对应为锁存器电路。</p>
</li>
</ul>
</blockquote>
</blockquote>
</li>
<li>
<p>wire 类型表示结构实体（例如各种逻辑门）之间的物理连线。</p>
<blockquote>
<p>wire 类型不能存储数值，它的值是由驱动它的元件所决定的。</p>
<p>驱动线网类型变量的有逻辑门、连续赋值语句、assign 等。</p>
<p>如果没有驱动元件连接到线网上，线网就默认为高阻态“Z”。
</p>
</blockquote>
<p>==凡是在always initial 语句中复制到变量，一定是reg型==</p>
<p>==凡是在assign 语句中复制的变量，一定是wire型==</p>
<p>总结：</p>
<p>wire型：表示电路模块重点连线，仿真波形不可见</p>
<p>reg型：占用仿真环境的物理内存，会显示在仿  真波形中</p>
</li>
<li>
<p>常量参数 parameter声明一个标识符，符号常量</p>
<blockquote>
<p>这个常量，就是电路中一串由高低电平排列组成的一个固定数值。</p>
</blockquote>
</li>
</ul>
</li>
<li>
<p><strong>数据表达</strong></p>
</li>
</ul>
<div class="highlight"><pre><span></span><code><span class="w"> </span><span class="n">cnt_r</span><span class="w">        </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">4</span><span class="mb">&#39;b0000</span><span class="w"> </span><span class="p">;</span>
</code></pre></div>
<blockquote>
<p>给寄存器 cnt_r 赋 4’b0000 的值。其中的逻辑“0”低电平，对应电路接地（GND）。同样的，逻辑“1”则表示高电平，对应电路接电源 VCC。</p>
<p>除此之外，还有特殊的“X”和“Z”值。逻辑“X”表示电平未知，输入端存在多种输入情况，可能是高电平，也可能是低电平；逻辑“Z”表示高阻态，外部没有激励信号，是一个悬空状态。当然，为了代码的简洁明了，Verilog 可以用不同的格式，表示同样的数值。比如要表示 4 位宽的数值“10”，二进制写法为 4’b1010，十进制写法为 4’d10，十六进制写法为 4’ha。</p>
<p>但是数据在实际存储时还是用二进制，位宽表示储存时二进制占用宽度。</p>
</blockquote>
<ul>
<li>
<p><strong>运算符</strong></p>
<blockquote>
<p>基本C语言</p>
</blockquote>
</li>
<li>
<p><strong>条件、分支、循环</strong></p>
<blockquote>
<p>语法基本同C语言，小区别不管，直接上手看代码用起来即可。</p>
<p>这里重点来对比不同之处，也就是用 Verilog 对于条件、分支语句有什么  不同。</p>
<p>用 if 设计的语句所对应电路<strong>是有优先级的</strong>，也就是多级串联的 MUX 电路。</p>
<p>而 case 语句对应的电路是<strong>没有优先级</strong>的，是一个多输入的 MUX 电路。（多路选择器）</p>
<p>设计时，只要我们合理使用这两个语句，就可以优化电路时序或者节省硬件电路资源。</p>
<p>循环语句，一共有4 种类型，分别是 while，for，repeat 和 forever 循环。注意，循环语句只能在 always 块或 initial 块中使用。</p>
</blockquote>
</li>
<li>
<p><strong>过程结构</strong></p>
<ul>
<li>
<p><strong>always</strong></p>
<p>always可以简单的看作while（event），即当事件发生的时候，就执行always语句。</p>
<p>==根据事件event中是否包含时序事件，always分为两种逻辑：<strong>时序逻辑和组合逻辑</strong>==。</p>
<ol>
<li>
<p><strong>时序逻辑</strong>表示always只会在<strong>对应的信号出现边沿事件时</strong>，才会执行对应的代码。</p>
<p>如果有多个信号以or连接，这些对应的事件被称为敏感事件列表，如下：</p>
<div class="highlight"><pre><span></span><code><span class="k">always</span><span class="w"> </span><span class="p">@</span><span class="w"> </span><span class="p">(</span><span class="k">edge</span><span class="w"> </span><span class="n">eventA</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">edge</span><span class="w"> </span><span class="n">eventB</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="p">[</span><span class="n">multiple</span><span class="w"> </span><span class="n">statements</span><span class="p">]</span>
<span class="k">end</span>
</code></pre></div>
<p><strong>其中edge可以是negedge（下降沿）和posedge（上升沿）。</strong></p>
</li>
<li>
<p><strong>组合逻辑</strong>通常用来<strong>监听信号水平事件的发生</strong>。当敏感信号出现电平的变化时就会执行always语句。</p>
<p><strong>例如always @(a or b or c)，a、b、c均为变量，当其中一个发生变化时都会执行后续代码。</strong>例如：</p>
<div class="highlight"><pre><span></span><code><span class="k">always</span><span class="p">@(</span><span class="n">a</span><span class="p">,</span><span class="n">b</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="o">&amp;</span><span class="n">b</span><span class="p">;</span>
<span class="k">end</span>
</code></pre></div>
<p>上述代码中always的敏感事件列表为a b发生电平变化，即当ab其中任何一个发生变化，都会赋予out新值。</p>
<p>有的时候敏感事件变量较多，一个一个写比较麻烦，还有一种特殊的用法，always @（*），此时的敏感列表是module中所有具有形参的信号，其中任何信号发生变化都会触发always语句。上述代码就可以写成：</p>
<div class="highlight"><pre><span></span><code><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="o">&amp;</span><span class="n">b</span><span class="p">;</span>
<span class="k">end</span>
</code></pre></div>
</li>
</ol>
<p><img alt="image-20240223211542618" src="../pic/image-20240223211542618.png" /></p>
</li>
<li>
<p>tips</p>
<p>always 块内不能使用 wire、</p>
</li>
<li>
<p><strong>initial</strong></p>
<p><strong>initial语句只执行一次，常用于产生仿真测试信号，或对某些变量赋初值。</strong></p>
<p><strong>如果module中有多个initial语句，这些语句之间是相互独立的，都是从0时刻开始并行执行，并没有顺序之分。</strong></p>
</li>
<li>
<p><strong>阻塞/非阻塞赋值</strong></p>
<p>如果现在跳回去看之前的代码，会看到这样的注释：</p>
<div class="highlight"><pre><span></span><code><span class="err">……</span><span class="w">                   </span>
<span class="w">  </span><span class="n">cnt_r</span><span class="w">        </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">cnt_r</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="p">;</span><span class="w">       </span><span class="c1">//计数加1 // 非阻塞赋值</span>
<span class="err">……</span><span class="w">  </span>
<span class="w">  </span><span class="k">assign</span><span class="w">  </span><span class="n">cout</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">cnt_r</span><span class="o">==</span><span class="mh">4</span><span class="mi">&#39;d9</span><span class="p">)</span><span class="w"> </span><span class="p">;</span><span class="w">       </span><span class="c1">//输出周期位 // 阻塞赋值</span>
<span class="w">  </span><span class="k">assign</span><span class="w">  </span><span class="n">cnt</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">cnt_r</span><span class="w"> </span><span class="p">;</span><span class="w">               </span><span class="c1">//输出实时计时器 // 阻塞赋值</span>
<span class="err">……</span>
</code></pre></div>
<p>可以发现对变量进行赋值时有两种方法：=（阻塞赋值）和&lt;=（非阻塞赋值）。</p>
<p>两者的区别就在于</p>
<ol>
<li>阻塞赋值会立即计算右手语句值（RHS）并立即赋值给左手语句（LHS）， <strong>而且这行代码之后的语句会被阻塞，只有它执行完毕之后才能够继续进行。</strong></li>
<li>非阻塞赋值将赋值分为两个步骤：计算右边RHS，更新左边（LHS），并且其他语句不会被其所阻塞。<strong>非阻塞赋值只能用于对寄存器信号进行赋值。</strong></li>
</ol>
<p>需要注意的是，阻塞赋值可能会造成数据竞争，例如实现在上升沿时交换两个寄存器的值：</p>
<div class="highlight"><pre><span></span><code><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="p">;</span>
<span class="k">end</span>

<span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">b</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="k">end</span>
</code></pre></div>
<p>如果采用上述阻塞赋值，最后a b的值都会相等，而不是我们想要的交换。但是如果使用非阻塞赋值就没有这个顾虑：</p>
<div class="highlight"><pre><span></span><code><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="p">;</span>
<span class="k">end</span>

<span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="k">end</span>
</code></pre></div>
</li>
</ul>
</li>
<li>
<p><strong>assign</strong></p>
<p>在Verilog中，<strong><code>assign</code>语句用于给一个线网（wire）或寄存器（reg）赋值。</strong></p>
<p>它主要用于连接逻辑门、模块实例或信号，从而实现<strong>组合逻辑</strong>或连线功能。（主要用于描述<strong>组合逻辑电路</strong>）</p>
<p><strong><code>assign</code>语句在Verilog中是一种连续赋值语句，它在每个时钟周期都会重新计算并更新赋值结果。</strong></p>
<p><code>assign</code>语句通常用于以下情况：</p>
<ol>
<li>连接输入输出端口：将模块的输入输出端口与其他信号或寄存器连接起来。</li>
<li>连接逻辑门：将逻辑门的输出与其他信号连接起来。</li>
<li>连接多个模块实例：将多个模块实例的输出连接到某个信号上。</li>
<li>连接内部信号：将内部信号连接到其他信号或寄存器上。</li>
</ol>
<p>示例：
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">Adder</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Sum</span>
<span class="p">);</span>

<span class="k">assign</span><span class="w"> </span><span class="n">Sum</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>

<span class="k">endmodule</span>
</code></pre></div></p>
<p>在上面的示例中，<code>assign Sum = A + B;</code>语句将输入端口A和B的值相加，并将结果赋值给输出端口Sum。这样，在每个时钟周期，Sum的值都会根据A和B的值重新计算并更新。</p>
<p><img src="pic/image-20240223211446931.png" alt="image-20240223211446931" style="zoom: 67%;" /></p>
</li>
</ul>
<p><a href="https://blog.csdn.net/qq_28238141/article/details/114766153?spm=1001.2101.3001.6650.1&amp;utm_medium=distribute.pc_relevant.none-task-blog-2~default~CTRLIST~Rate-1-114766153-blog-89031964.235^v43^pc_blog_bottom_relevance_base4&amp;depth_1-utm_source=distribute.pc_relevant.none-task-blog-2~default~CTRLIST~Rate-1-114766153-blog-89031964.235^v43^pc_blog_bottom_relevance_base4&amp;utm_relevant_index=2">verilog中assign和always@(*)的区别和易忽略的点_verilog alway信号 信号为x的时候-CSDN博客</a></p>
<p>assign语句和always@(*)的差别（组合逻辑常用的两种描述）：</p>
<ol>
<li>
<p>被assign赋值的信号定义为wire型，被always@(*)结构块下的信号定义为reg型，值得注意的是，这里的reg并不是一个真正的触发器，只有敏感列表为上升沿触发的写法才会综合为触发器，在仿真时才具有触发器的特性。</p>
</li>
<li>
<p>细微差别：</p>
<div class="highlight"><pre><span></span><code><span class="kt">wire</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="kt">reg</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>

<span class="k">assign</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="k">always</span><span class="p">@(</span><span class="o">*</span><span class="p">)</span>
<span class="w">    </span><span class="n">b</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
</code></pre></div>
<p>在这种情况下，使用vcs仿真时a将会正常驱动为0， 但是b却是不定态。这是为什么？</p>
<p><code>verilog</code>规定，always@( * )中的 <code>*</code>是指该always块内的所有输入信号的变化为敏感列表，也就是仿真时只有<strong>当always@(* )块内的输入信号产生变化，该块内描述的信号才会产生变化，</strong></p>
<p>而像<code>always@(*) b = 1'b0;</code> 这种写法由于1'b0一直没有变化，所以b的信号状态一直没有改变，由于b是组合逻辑输出，所以复位时没有明确的值（不定态），而又因为always@(*)块内没有敏感信号变化，因此b的信号状态一直保持为不定态。</p>
<p>事实上该语句的综合结果有可能跟assign一样（本人没有去尝试），但是在功能仿真时就差之千里了。</p>
</li>
</ol>
<p>在 always @(*) ，组合逻辑块中，左边的变量赋值使用reg类型的，而 assign 的左边变量使用 wire 类型的。</p>
<blockquote>
<p>For combinational always blocks, always use a sensitivity list of <code>(*)</code>. Explicitly listing out the signals is error-prone (if you miss one), and is ignored for hardware synthesis. If you explicitly specify the sensitivity list and miss a signal, the synthesized hardware will still behave as though <code>(*)</code> was specified, but the simulation will not and not match the hardware's behaviour. (In SystemVerilog, use <code>always_comb</code>.)</p>
<p>A note on wire vs. reg: The left-hand-side of an assign statement must be a <em>net</em> type (e.g., <code>wire</code>), while the left-hand-side of a procedural assignment (in an always block) must be a <em>variable</em> type (e.g., <code>reg</code>). These types (wire vs. reg) have nothing to do with what hardware is synthesized, and is just syntax left over from Verilog's use as a hardware <em>simulation</em> language.</p>
</blockquote>
<ul>
<li>
<p>函数</p>
<div class="highlight"><pre><span></span><code><span class="w">    </span><span class="k">function</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reverse</span><span class="p">;</span>
<span class="w">        </span><span class="k">input</span><span class="w">   </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">in</span><span class="p">;</span>
<span class="w">        </span><span class="k">integer</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>

<span class="w">        </span><span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mh">32</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">reverse</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="p">[</span><span class="mh">31</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">i</span><span class="p">];</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">endfunction</span>
</code></pre></div>
<p>在Verilog中，<code>function</code>关键字用于定义一个函数，这与C语言中的函数类似，但是有一些区别。函数<code>reverse</code>是一个例子，它接受一个32位的输入<code>in</code>，并通过循环将其位反转。</p>
<p>Verilog中的函数不能包含<code>always</code>或<code>assign</code>语句，它们通常用于执行简单的计算或逻辑操作，并且可以被<code>always</code>或<code>initial</code>块调用。在这个例子中，<code>reverse</code>函数将输入的每一位从最高位到最低位进行反转。</p>
</li>
</ul>
<p>==特别注意==</p>
<p>在可综合描述里，只使用一下四个关键字</p>
<p><code>always</code> <code>if-else</code> <code>assign</code> <code>case</code></p>
<p>如果用到了别的，那一定是你自己的问题</p>
<h4 id="_5">电路接描述方法（重要）</h4>
<h5 id="muxmultiplexing-hardware">多路选择器：MUX（Multiplexing Hardware）</h5>
<p><img src="pic/image-20240223212110310.png" alt="image-20240223212110310" style="zoom:67%;" /></p>
<blockquote>
<p>如果有多路，多个if//或者case</p>
</blockquote>
<p>==电路 &lt; == &gt; Verilog代码==</p>
<p>==&gt; 变形</p>
<p><img src="pic/image-20240223213305136.png" alt="image-20240223213305136" style="zoom:67%;" /></p>
<blockquote>
<p>注意上述两种电路的区别，先选后加 / 先加后选</p>
<p>用先选后加可以少一个加法器，设计出来的电路的面积更小，</p>
</blockquote>
<h5 id="_6">触发器和锁存器</h5>
<p><img src="pic/image-20240223213748607.png" alt="image-20240223213748607" style="zoom:67%;" /></p>
<blockquote>
<p>Latch 可以直接理解成组合逻辑的电路，就是输出跟随输入（只是会有延迟）</p>
<p>在设计时序的时候，不要写latch</p>
</blockquote>
<p><img src="pic/image-20240223214316268.png" alt="image-20240223214316268" style="zoom: 67%;" /></p>
<p><img src="pic/image-20240223214442596.png" alt="image-20240223214442596" style="zoom:67%;" /></p>
<p><img alt="image-20240223214555454" src="../pic/image-20240223214555454.png" /></p>
<blockquote>
<p>落后的多少个时钟周期由你自己设计</p>
<p>写的时序是什么样的，就应该是什么样的</p>
</blockquote>
<h5 id="_7">组合逻辑</h5>
<p><img alt="image-20240223214754755" src="../pic/image-20240223214754755.png" /></p>
<p><img alt="image-20240223215004841" src="../pic/image-20240223215004841.png" /></p>
<blockquote>
<p>关于什么时候用 = 和 &lt;=</p>
<p>直接记住：</p>
<p>==组合逻辑用 =（阻塞赋值）==</p>
<p>==时序逻辑用 &lt;= （非阻塞赋值）==</p>
</blockquote>
<h5 id="_8">时序逻辑</h5>
<blockquote>
<p>组合逻辑 + 触发器</p>
</blockquote>
<p><img alt="image-20240223215055802" src="../pic/image-20240223215055802.png" /></p>
<p>​    </p>
<h5 id="_9">存储器</h5>
<p><img alt="image-20240223215244997" src="../pic/image-20240223215244997.png" /></p>
<blockquote>
<p>理解成二维数组</p>
</blockquote>
<p><img alt="image-20240223215517421" src="../pic/image-20240223215517421.png" /></p>
<h4 id="_10">流水线设计</h4>
<h4 id="_11">参数化</h4>
<p><img alt="image-20240223220239023" src="../pic/image-20240223220239023.png" /></p>
<h4 id="_12">模块实例化</h4>
<h4 id="_13">代码规范</h4>
<p><a href="https://hitsz-cslab.gitee.io/diglogic/codingstyle/codingstyle/">Verilog代码规范 - 数字逻辑设计（2023秋季）  哈工大（深圳） (gitee.io)</a></p>
<h4 id="hdl">HDL 刷题</h4>
<p><img alt="image-20240818204711370" src="../pic/image-20240818204711370.png" /></p>
<ul>
<li>
<p>条件运算符</p>
<p>同 C 语言。</p>
</li>
<li>
<p>缩减运算符</p>
<p>是的，您这样写是可以的。在Verilog中，<code>^</code> 用作按位异或（XOR）操作符。当应用于一个向量时，它将对向量中的每一位执行按位异或操作，并产生一个向量作为结果。然而，当您使用 <code>^</code> 操作符对一个向量进行操作时，结果向量的长度将与输入向量的长度相同。</p>
<p>在您的例子中，<code>in</code> 是一个8位宽的输入向量，如果您直接使用 <code>^in</code>，结果 <code>parity</code> 将是一个8位宽的向量，而不是1位。但是，您可以通过缩减操作符 <code>^</code> 来对整个向量执行缩减异或操作，这样可以得到一个单比特的输出，表示整个向量的异或结果。<strong>缩减异或操作的结果是1位宽的，表示输入向量中1的奇偶性：</strong></p>
<ul>
<li>如果输入向量中有奇数个1，则结果为1（奇数个1产生偶数个0）。</li>
<li>如果输入向量中有偶数个1，则结果为0（偶数个1产生偶数个0）。</li>
</ul>
<p>这是缩减异或操作符的用法，它将产生一个单比特的奇偶校验位：</p>
<div class="highlight"><pre><span></span><code><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in</span><span class="p">,</span>
<span class="k">output</span><span class="w"> </span><span class="n">parity</span><span class="p">;</span>

<span class="k">assign</span><span class="w"> </span><span class="n">parity</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">^</span><span class="n">in</span><span class="p">;</span><span class="w"> </span><span class="c1">// 使用缩减异或操作符来计算8位输入的奇偶性</span>
</code></pre></div>
<p>这样，<code>parity</code> 将是一个1位宽的输出，表示输入向量的奇偶性。这是计算奇偶校验位的常见方法，特别是在需要检测数据中是否出现错误的情况下。</p>
</li>
<li>
<p>反转每一位</p>
</li>
<li>
<p>1的计数器</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="p">(</span><span class="w"> </span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">254</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="p">);</span>

<span class="w">    </span><span class="kt">int</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mh">255</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">            </span><span class="n">out</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="p">(</span><span class="n">in</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">);</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>


<span class="k">endmodule</span>
</code></pre></div>
<p>虽然过了，可能有问题。</p>
</li>
<li>
<p>实例化 100个加法器</p>
<p>Create a 100-bit binary ripple-carry adder by instantiating 100 <a href="https://hdlbits.01xz.net/wiki/Fadd">full adders</a>. The adder adds two 100-bit numbers and a carry-in to produce a 100-bit sum and carry out. To encourage you to actually instantiate full adders, also output the carry-out from <em>each</em> full adder in the ripple-carry adder. cout[99] is the final carry-out from the last full adder, and is the carry-out you usually see.</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="p">(</span><span class="w"> </span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">99</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">cin</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">99</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cout</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">99</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum</span><span class="w"> </span><span class="p">);</span>

<span class="w">    </span><span class="k">genvar</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
<span class="w">    </span><span class="k">generate</span><span class="w"> </span>
<span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mh">100</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="w"> </span><span class="n">full_adder</span>
<span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">                </span><span class="k">assign</span><span class="w"> </span><span class="p">{</span><span class="n">cout</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">sum</span><span class="p">[</span><span class="mh">0</span><span class="p">]}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">cin</span><span class="p">;</span><span class="w"> </span>
<span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">                </span><span class="k">assign</span><span class="w"> </span><span class="p">{</span><span class="n">cout</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">sum</span><span class="p">[</span><span class="n">i</span><span class="p">]}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">cout</span><span class="p">[</span><span class="n">i</span><span class="w"> </span><span class="o">-</span><span class="mh">1</span><span class="p">];</span>
<span class="w">            </span><span class="k">end</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">endgenerate</span>

<span class="k">endmodule</span>
</code></pre></div>
<p>用用chisel？</p>
</li>
<li>
<p>实例化 100个 BCD 加法器</p>
<p>在Verilog中，<code>generate</code> 和 <code>endgenerate</code> 是用于创建循环结构或条件实例化的语法。这种结构允许你重复相同的硬件模块多次，或者根据不同的条件来实例化不同的模块。这在创建大型数组或根据不同条件生成不同模块时非常有用。</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="p">(</span><span class="w"> </span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">399</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">cin</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">cout</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">399</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum</span><span class="w"> </span><span class="p">);</span>

<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">99</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cin_cout</span><span class="p">;</span>
<span class="w">    </span><span class="k">genvar</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
<span class="w">    </span><span class="k">generate</span><span class="w"> </span>
<span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mh">100</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="w"> </span><span class="n">full_adder</span>
<span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">                </span><span class="n">bcd_fadd</span><span class="w"> </span><span class="n">adder1</span><span class="p">(</span>
<span class="w">                    </span><span class="p">.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">cin</span><span class="p">(</span><span class="n">cin</span><span class="p">),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">cout</span><span class="p">(</span><span class="n">cin_cout</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">sum</span><span class="p">(</span><span class="n">sum</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span>
<span class="w">                </span><span class="p">);</span>
<span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">                </span><span class="n">bcd_fadd</span><span class="w"> </span><span class="n">adder2</span><span class="p">(</span>
<span class="w">                    </span><span class="p">.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">4</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="n">i</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="mh">4</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mh">4</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="n">i</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="mh">4</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">cin</span><span class="p">(</span><span class="n">cin_cout</span><span class="p">[</span><span class="n">i</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mh">1</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">cout</span><span class="p">(</span><span class="n">cin_cout</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">sum</span><span class="p">(</span><span class="n">sum</span><span class="p">[</span><span class="mh">4</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="n">i</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="mh">4</span><span class="p">])</span>
<span class="w">                </span><span class="p">);</span>
<span class="w">            </span><span class="k">end</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">        </span><span class="k">assign</span><span class="w"> </span><span class="n">cout</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cin_cout</span><span class="p">[</span><span class="mh">99</span><span class="p">];</span>
<span class="w">    </span><span class="k">endgenerate</span>

<span class="k">endmodule</span>
</code></pre></div>
</li>
<li>
<p>差位比较</p>
<p>You are given a four-bit input vector in[3:0]. We want to know some relationships between each bit and its neighbour:</p>
<ul>
<li><strong>out_both</strong>: Each bit of this output vector should indicate whether <em>both</em> the corresponding input bit and its neighbour to the <strong>left</strong> (higher index) are '1'. For example, <code>out_both[2]</code> should indicate if <code>in[2]</code> and <code>in[3]</code> are both 1. Since <code>in[3]</code> has no neighbour to the left, the answer is obvious so we don't need to know <code>out_both[3]</code>.</li>
<li><strong>out_any</strong>: Each bit of this output vector should indicate whether <em>any</em> of the corresponding input bit and its neighbour to the <strong>right</strong> are '1'. For example, <code>out_any[2]</code> should indicate if either <code>in[2]</code> or <code>in[1]</code> are 1. Since <code>in[0]</code> has no neighbour to the right, the answer is obvious so we don't need to know <code>out_any[0]</code>.</li>
<li><strong>out_different</strong>: Each bit of this output vector should indicate whether the corresponding input bit is different from its neighbour to the <strong>left</strong>. For example, <code>out_different[2]</code> should indicate if <code>in[2]</code> is different from <code>in[3]</code>. For this part, treat the vector as wrapping around, so <code>in[3]</code>'s neighbour to the left is <code>in[0]</code>.</li>
</ul>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="p">(</span><span class="w"> </span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out_both</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="n">out_any</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out_different</span><span class="w"> </span><span class="p">);</span>


<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">out_both</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">in</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">out_any</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">in</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">out_different</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="n">in</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">in</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">1</span><span class="p">]}</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">in</span><span class="p">;</span>


<span class="k">endmodule</span>
</code></pre></div>
<p>后面的100位也是一样的，这就是Verilog 的能力吗？不同于C，Verilog 对bit的操作（切片操作）更加灵活，想知道chisel有什么别的好玩的。</p>
</li>
<li>
<p>选择器</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">b</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">c</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">e</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">f</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">g</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">h</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">i</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sel</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out</span>
<span class="p">);</span>

<span class="w">    </span><span class="c1">// Case statements can only be used inside procedural blocks (always block)</span>
<span class="w">    </span><span class="c1">// This is a combinational circuit, so use a combinational always @(*) block.</span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">&#39;1</span><span class="p">;</span><span class="w">       </span><span class="c1">// &#39;1 is a special literal syntax for a number with all bits set to 1.</span>
<span class="w">                        </span><span class="c1">// &#39;0, &#39;x, and &#39;z are also valid.</span>
<span class="w">                        </span><span class="c1">// I prefer to assign a default value to &#39;out&#39; instead of using a</span>
<span class="w">                        </span><span class="c1">// default case.</span>
<span class="w">        </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">sel</span><span class="p">)</span>
<span class="w">            </span><span class="mh">4&#39;h0</span><span class="o">:</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">            </span><span class="mh">4&#39;h1</span><span class="o">:</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">            </span><span class="mh">4&#39;h2</span><span class="o">:</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<span class="w">            </span><span class="mh">4&#39;h3</span><span class="o">:</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<span class="w">            </span><span class="mh">4&#39;h4</span><span class="o">:</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">e</span><span class="p">;</span>
<span class="w">            </span><span class="mh">4&#39;h5</span><span class="o">:</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">f</span><span class="p">;</span>
<span class="w">            </span><span class="mh">4&#39;h6</span><span class="o">:</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">g</span><span class="p">;</span>
<span class="w">            </span><span class="mh">4&#39;h7</span><span class="o">:</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">h</span><span class="p">;</span>
<span class="w">            </span><span class="mh">4&#39;h8</span><span class="o">:</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
<span class="w">        </span><span class="k">endcase</span>
<span class="w">    </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>
</li>
<li>
<p>256 bit -&gt; 1bit</p>
<p>Create a 1-bit wide, 256-to-1 multiplexer. The 256 inputs are all packed into a single 256-bit input vector. sel=0 should select <code>in[0]</code>, sel=1 selects bits <code>in[1]</code>, sel=2 selects bits <code>in[2]</code>, etc.</p>
<p><em><strong>Expected solution length:</strong> Around 1 line.</em></p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="p">(</span><span class="w"> </span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">255</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sel</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="p">);</span>

<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="p">[</span><span class="n">sel</span><span class="p">];</span>

<span class="k">endmodule</span>
</code></pre></div>
</li>
<li>
<p>256 bit -&gt; 4bit</p>
<p>Create a 4-bit wide, 256-to-1 multiplexer. The 256 4-bit inputs are all packed into a single 1024-bit input vector. sel=0 should select bits <code>in[3:0]</code>, sel=1 selects bits <code>in[7:4]</code>, sel=2 selects bits <code>in[11:8]</code>, etc.</p>
<p><em><strong>Expected solution length:</strong> Around 1–5 lines.</em></p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="p">(</span><span class="w"> </span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">1023</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sel</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="p">);</span>


<span class="w">    </span><span class="c1">// new syntax</span>
<span class="w">    </span><span class="c1">//assign out = in[sel * 4 +: 4];</span>

<span class="w">    </span><span class="c1">//second way</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="n">in</span><span class="p">[</span><span class="n">sel</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="mh">4</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">3</span><span class="p">],</span><span class="w"> </span><span class="n">in</span><span class="p">[</span><span class="n">sel</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="mh">4</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">2</span><span class="p">],</span><span class="w"> </span><span class="n">in</span><span class="p">[</span><span class="n">sel</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="mh">4</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="p">],</span><span class="w"> </span><span class="n">in</span><span class="p">[</span><span class="n">sel</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="mh">4</span><span class="p">]};</span>

<span class="k">endmodule</span>
</code></pre></div>
<p>这种写法是verilog 2001标准中新增加的，是<strong>向量部分选择</strong>的意思，<strong>如果sel等于0，in[sel * 4 +: 4]代表从0开始向上数4位，即in[3:0</strong>]，建议大家学习使用这种方法，在sel位宽较大是可以有效减小工作量。</p>
</li>
<li>
<p>3-bits full adder</p>
<p>Now that you know how to build a <a href="https://hdlbits.01xz.net/wiki/Fadd">full adder</a>, make 3 instances of it to create a 3-bit binary ripple-carry adder. The adder adds two 3-bit numbers and a carry-in to produce a 3-bit sum and carry out. To encourage you to actually instantiate full adders, also output the carry-out from <em>each</em> full adder in the ripple-carry adder. cout[2] is the final carry-out from the last full adder, and is the carry-out you usually see.</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="p">(</span><span class="w"> </span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">cin</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cout</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum</span><span class="w"> </span><span class="p">);</span>

<span class="w">    </span><span class="n">full_adder</span><span class="w"> </span><span class="n">adder_1</span><span class="p">(</span>
<span class="w">        </span><span class="p">.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>
<span class="w">        </span><span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>
<span class="w">        </span><span class="p">.</span><span class="n">cin</span><span class="p">(</span><span class="n">cin</span><span class="p">),</span>
<span class="w">        </span><span class="p">.</span><span class="n">cout</span><span class="p">(</span><span class="n">cout</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>
<span class="w">        </span><span class="p">.</span><span class="n">sum</span><span class="p">(</span><span class="n">sum</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span>
<span class="w">    </span><span class="p">);</span>

<span class="w">    </span><span class="n">full_adder</span><span class="w"> </span><span class="n">adder_2</span><span class="p">(</span>
<span class="w">        </span><span class="p">.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span>
<span class="w">        </span><span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span>
<span class="w">        </span><span class="p">.</span><span class="n">cin</span><span class="p">(</span><span class="n">cout</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>
<span class="w">        </span><span class="p">.</span><span class="n">cout</span><span class="p">(</span><span class="n">cout</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span>
<span class="w">        </span><span class="p">.</span><span class="n">sum</span><span class="p">(</span><span class="n">sum</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span>
<span class="w">    </span><span class="p">);</span><span class="w">    </span>

<span class="w">    </span><span class="n">full_adder</span><span class="w"> </span><span class="n">adder_3</span><span class="p">(</span>
<span class="w">        </span><span class="p">.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span>
<span class="w">        </span><span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span>
<span class="w">        </span><span class="p">.</span><span class="n">cin</span><span class="p">(</span><span class="n">cout</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span>
<span class="w">        </span><span class="p">.</span><span class="n">cout</span><span class="p">(</span><span class="n">cout</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span>
<span class="w">        </span><span class="p">.</span><span class="n">sum</span><span class="p">(</span><span class="n">sum</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span>
<span class="w">    </span><span class="p">);</span><span class="w">        </span>

<span class="k">endmodule</span>


<span class="k">module</span><span class="w"> </span><span class="n">full_adder</span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">a</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">b</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">cin</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">cout</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">sum</span>
<span class="p">);</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">cout</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">((</span><span class="n">a</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">b</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">cin</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">b</span><span class="p">);</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">sum</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">cin</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div>
</li>
<li>
<p>overflow</p>
<p>为了检测8位2的补数表示的有符号数相加时是否溢出，我们可以使用以下方法之一：</p>
<ol>
<li><strong>通过符号比较</strong>：检查 <code>a</code> 和 <code>b</code> 的符号是否相同，以及结果 <code>s</code> 的符号是否不同。如果是这样，就发生了溢出。</li>
<li><strong>使用进位位</strong>：在8位加法中，如果最高位的进位（来自位7到位8的进位）与次高地位（位7）的进位不同，那么就会溢出。</li>
</ol>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">b</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">s</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">overflow</span>
<span class="p">);</span><span class="w"> </span><span class="c1">//</span>

<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">s</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>

<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">overflow</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">7</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">b</span><span class="p">[</span><span class="mh">7</span><span class="p">])</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">7</span><span class="p">]</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="n">s</span><span class="p">[</span><span class="mh">7</span><span class="p">]);</span>

<span class="w">    </span><span class="c1">//assign overflow = (a[7] &amp; b[7] &amp; ~s[7]) | (~a[7] &amp; ~b[7] &amp; s[7]);</span>

<span class="k">endmodule</span>
</code></pre></div>
</li>
<li>
<p>100 bits fuller-adder</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="p">(</span><span class="w"> </span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">99</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">cin</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">cout</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">99</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum</span><span class="w"> </span><span class="p">);</span>

<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">98</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">tmp_cout</span><span class="p">;</span>
<span class="w">    </span><span class="k">genvar</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
<span class="w">    </span><span class="k">generate</span><span class="w"> </span>
<span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mh">100</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">adder</span>
<span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">                </span><span class="n">full_adder</span><span class="w"> </span><span class="n">adder_0</span><span class="p">(</span>
<span class="w">                    </span><span class="p">.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">cin</span><span class="p">(</span><span class="n">cin</span><span class="p">),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">cout</span><span class="p">(</span><span class="n">tmp_cout</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">sum</span><span class="p">(</span><span class="n">sum</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span>
<span class="w">                </span><span class="p">);</span>
<span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">99</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                </span><span class="n">full_adder</span><span class="w"> </span><span class="n">adder_1</span><span class="p">(</span>
<span class="w">                    </span><span class="p">.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">99</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mh">99</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">cin</span><span class="p">(</span><span class="n">tmp_cout</span><span class="p">[</span><span class="mh">98</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">cout</span><span class="p">(</span><span class="n">cout</span><span class="p">),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">sum</span><span class="p">(</span><span class="n">sum</span><span class="p">[</span><span class="mh">99</span><span class="p">])</span>
<span class="w">                </span><span class="p">);</span>
<span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                </span><span class="n">full_adder</span><span class="w"> </span><span class="n">adder_2</span><span class="p">(</span>
<span class="w">                    </span><span class="p">.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">cin</span><span class="p">(</span><span class="n">tmp_cout</span><span class="p">[</span><span class="n">i</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mh">1</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">cout</span><span class="p">(</span><span class="n">tmp_cout</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>
<span class="w">                    </span><span class="p">.</span><span class="n">sum</span><span class="p">(</span><span class="n">sum</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<span class="w">                </span><span class="p">);</span>
<span class="w">            </span><span class="k">end</span>
<span class="w">        </span><span class="k">end</span>

<span class="w">    </span><span class="k">endgenerate</span>

<span class="k">endmodule</span>


<span class="k">module</span><span class="w"> </span><span class="n">full_adder</span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">a</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">b</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">cin</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">cout</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">sum</span>
<span class="p">);</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">cout</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">((</span><span class="n">a</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">b</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">cin</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">b</span><span class="p">);</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">sum</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">cin</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div>
</li>
<li>
<p>BCD adder</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">bcd_fadd</span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">b</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">     </span><span class="n">cin</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w">   </span><span class="n">cout</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum</span>
<span class="p">);</span>

<span class="w">    </span><span class="c1">// 定义中间变量</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">temp_sum</span><span class="p">;</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">temp_cout</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// 实现4个1位全加器</span>
<span class="w">    </span><span class="k">genvar</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
<span class="w">    </span><span class="k">generate</span>
<span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mh">4</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">bcd_adder</span>
<span class="w">            </span><span class="n">full_adder</span><span class="w"> </span><span class="n">fa</span><span class="p">(</span>
<span class="w">                </span><span class="p">.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>
<span class="w">                </span><span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>
<span class="w">                </span><span class="p">.</span><span class="n">cin</span><span class="p">((</span><span class="n">i</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">cin</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">temp_cout</span><span class="p">[</span><span class="n">i</span><span class="o">-</span><span class="mh">1</span><span class="p">]),</span>
<span class="w">                </span><span class="p">.</span><span class="n">cout</span><span class="p">(</span><span class="n">temp_cout</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>
<span class="w">                </span><span class="p">.</span><span class="n">sum</span><span class="p">(</span><span class="n">temp_sum</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<span class="w">            </span><span class="p">);</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">endgenerate</span>

<span class="w">    </span><span class="c1">// 检查是否有进位需要传递到下一个高位</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">cout</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">temp_cout</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">cin</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">!</span><span class="p">(</span><span class="n">temp_sum</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">temp_sum</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">temp_sum</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">temp_sum</span><span class="p">[</span><span class="mh">0</span><span class="p">]);</span>

<span class="w">    </span><span class="c1">// 修正sum以确保它是BCD格式</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">sum</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">temp_sum</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">4</span><span class="mb">&#39;b1000</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">temp_sum</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mh">4</span><span class="mb">&#39;b1001</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">temp_cout</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">cin</span><span class="p">));</span>

<span class="k">endmodule</span>

<span class="k">module</span><span class="w"> </span><span class="n">full_adder</span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">cin</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">sum</span><span class="p">,</span><span class="w"> </span><span class="n">cout</span>
<span class="p">);</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="p">{</span><span class="n">cout</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">cin</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div>
</li>
<li>
<p>上升沿检测电路</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">pedge</span>
<span class="p">);</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_last</span><span class="p">;</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">in_last</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<span class="w">        </span><span class="c1">// 检测到正跳变</span>
<span class="w">        </span><span class="n">pedge</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">in_last</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>



<span class="k">endmodule</span>
</code></pre></div>
<ul>
<li><code>in_last</code> 是一个寄存器数组，用于存储上一个时钟周期的 <code>in</code> 信号的值。</li>
<li>在每个时钟上升沿，<code>in_last</code> 被更新为当前的 <code>in</code> 值。</li>
<li>然后，通过比较当前的 <code>in</code> 值和 <code>in_last</code>，检测每一位是否发生了正跳变。</li>
<li>如果检测到正跳变（即当前位是1，而上一个周期是0），则将 <code>pedge</code> 对应的位设置为1。 <code>in &amp; ~in_last;</code></li>
<li><code>pedge</code> 在每个时钟周期开始时被重置，以确保只反映最近一次的跳变。</li>
</ul>
<blockquote>
<p>同理，下降沿检测： <code>~in &amp; in_last</code></p>
</blockquote>
</li>
<li>
<p>双边沿检测</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">anyedge</span>
<span class="p">);</span>

<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_last</span><span class="p">;</span>
<span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<span class="w">        </span><span class="n">in_last</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<span class="w">        </span><span class="n">anyedge</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">in_last</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>
<p>计算 <code>in</code> 和 <code>in_last</code> 的按位异或（XOR）。</p>
<p>异或操作的结果是一个位向量，其中每一位表示输入在相应位上是否发生了变化：</p>
<ul>
<li>如果输入位没有变化（保持0或1），则该位结果为0。</li>
<li>如果输入位发生了变化（从0变为1或从1变为0），则该位结果为1。</li>
</ul>
</li>
<li>
<p>边沿捕获寄存器</p>
<p>For each bit in a 32-bit vector, capture when the input signal changes from 1 in one clock cycle to 0 the next. "Capture" means that the output will remain 1 until the register is reset (synchronous reset).</p>
<p>Each output bit behaves like a SR flip-flop: The output bit should be set (to 1) the cycle after a 1 to 0 transition occurs. The output bit should be reset (to 0) at the positive clock edge when reset is high. If both of the above events occur at the same time, reset has precedence. In the last 4 cycles of the example waveform below, the 'reset' event occurs one cycle earlier than the 'set' event, so there is no conflict here.</p>
<p>In the example waveform below, reset, in[1] and out[1] are shown again separately for clarity.</p>
<p><img alt="image-20240819170657990" src="../pic/image-20240819170657990.png" /></p>
<p>题目要求的不只是下降沿检测，即输出不只是脉冲信号，而是检测到一次下降沿就一直将输出保持为高电平。</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">reset</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out</span>
<span class="p">);</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_last</span><span class="p">;</span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">         </span><span class="n">in_last</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">out</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32</span><span class="mb">&#39;b0</span><span class="p">;</span><span class="w"> </span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="c1">// 使用 | 或赋值操作符来更新 out，这样如果 out 中的某位已经是1，它将保持为1。</span>
<span class="w">            </span><span class="n">out</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="o">~</span><span class="n">in</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">in_last</span><span class="p">);</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>
<ul>
<li>存储上一个周期的输入值：in_last</li>
<li>如果 <code>reset</code> 信号在任何时钟周期为高，则 <code>out</code> 应立即被清零。这应该在检查输入信号变化之前完成。</li>
<li>保持输出状态，使用 <code>|=</code> （或赋值）操作符来更新 <code>out</code>，这样如果 <code>out</code> 中的某位已经是1，它将保持为1。知道复位事件发生。</li>
<li>在复位条件之外，使用 <code>(~in) &amp; in_last</code> 来检测1到0的转换。</li>
<li>确保复位优先，并在检测到1到0的转换后保持输出状态，直到复位事件发生。</li>
</ul>
</li>
<li>
<p>模拟双边沿触发：<code>Dualedge</code></p>
<p>代码分析：不同就用 异或。</p>
<ul>
<li>第一个 <code>always</code> 块在 <code>clk</code> 的上升沿触发，更新 <code>q_neg</code> 的值。它使用 <code>q_pos</code> 和当前的输入 <code>d</code> 进行异或操作，将结果存储在 <code>q_neg</code> 中。</li>
<li>第二个 <code>always</code> 块在 <code>clk</code> 的下降沿触发，更新 <code>q_pos</code> 的值。它使用 <code>q_neg</code> 和当前的输入 <code>d</code> 进行异或操作，将结果存储在 <code>q_pos</code> 中。</li>
<li><code>assign</code> 语句将 <code>q</code> 的值设置为 <code>q_pos</code> 和 <code>q_neg</code> 的异或结果。</li>
</ul>
<p>这种方法能够实现双沿触发的效果，因为<strong>每个触发器在时钟信号的相反边缘触发</strong>，并且它们的状态在每个时钟周期内相互更新。这样，无论时钟信号是上升还是下降，输入 <code>d</code> 的变化都能被捕捉并反映到输出 <code>q</code>。</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">d</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">q</span>
<span class="p">);</span>

<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">q_pos</span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">q_neg</span><span class="p">;</span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">q_neg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">q_pos</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">d</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">q_pos</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">q_neg</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">d</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span>

<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">q</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">q_pos</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">q_neg</span><span class="p">;</span>


<span class="k">endmodule</span>


<span class="nl">others:</span>
<span class="w">    </span><span class="cm">/*</span>
<span class="cm">    //second way</span>
<span class="cm">    always@(posedge clk)begin</span>
<span class="cm">        q_d1 &lt;= d;</span>
<span class="cm">    end</span>

<span class="cm">    always@(negedge clk)begin</span>
<span class="cm">        q_d2 &lt;= d;</span>
<span class="cm">    end</span>

<span class="cm">    assign q = clk ? q_d1 : q_d2;</span>
<span class="cm">    */</span>
</code></pre></div>
<p>请注意，最后一个 <code>always</code> 块用于确保 <code>q</code> 始终是 <code>q_pos</code> 和 <code>q_neg</code> 的最新异或结果。这个 <code>always</code> 块对 <code>q_pos</code> 或 <code>q_neg</code> 的任何变化都敏感，但它不会在时钟边沿触发，因此不会违反FPGA的时钟约束。</p>
<p>这种方法的一个关键点是确保 <code>q_pos</code> 和 <code>q_neg</code> 在不同的时钟边缘更新，这样它们就不会同时改变，从而避免了竞争条件。这种设计允许 <code>q</code> 在每个时钟周期的上升沿和下降沿都反映出 <code>d</code> 的最新状态。</p>
<p>这里注意：</p>
<ul>
<li>
<p>对于双沿检测，一定不能使用 <code>always@(posedge clk or negedge clk)</code>这种方式，这种方式是不可综合的。</p>
</li>
<li>
<p>另外：others 的方法会在 <code>modelsim</code> 和 <code>vivado</code> 中仿真会产生毛刺，不建议用。</p>
</li>
</ul>
</li>
<li>
<p>4位二进制计数器</p>
<div class="highlight"><pre><span></span><code><span class="w">   </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="k">begin</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">4</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">q</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>
</code></pre></div>
<p>计到15清零，懒得清了。</p>
</li>
<li>
<p>十进制计数</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">reset</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">q</span><span class="p">);</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">q</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">9</span><span class="p">)</span><span class="w">    </span><span class="c1">// Count to 10 requires rolling over 9-&gt;0 instead of the more natural 15-&gt;0</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">        </span><span class="k">else</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">q</span><span class="o">+</span><span class="mh">1</span><span class="p">;</span>

<span class="k">endmodule</span>
</code></pre></div>
</li>
<li>
<p>1计到10</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">reset</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">q</span><span class="p">);</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">q</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">4</span><span class="mi">&#39;d10</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">4</span><span class="mb">&#39;b1</span><span class="p">;</span><span class="w"> </span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">q</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>


<span class="k">endmodule</span>
</code></pre></div>
</li>
<li>
<p>pause counter</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">slowena</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">reset</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">q</span><span class="p">);</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">slowena</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">q</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">4</span><span class="mi">&#39;d9</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">q</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">            </span><span class="k">end</span>
<span class="w">        </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>
</li>
<li>
<p>1-12计数器</p>
<p>Design a 1-12 counter with the following inputs and outputs:</p>
<ul>
<li><strong>Reset</strong> Synchronous active-high reset that forces the counter to 1</li>
<li><strong>Enable</strong> Set high for the counter to run</li>
<li><strong>Clk</strong> Positive edge-triggered clock input</li>
<li><strong>Q[3:0]</strong> The output of the counter</li>
<li><strong>c_enable, c_load, c_d[3:0]</strong> Control signals going to the provided 4-bit counter, so correct operation can be verified.</li>
</ul>
<p>You have the following components available:</p>
<ul>
<li>the 4-bit binary counter (<strong>count4</strong>) below, which has Enable and synchronous parallel-load inputs (load has higher priority than enable). The <strong>count4</strong> module is provided to you. Instantiate it in your circuit.</li>
<li>logic gates</li>
</ul>
<div class="highlight"><pre><span></span><code>module count4(
    input clk,
    input enable,
    input load,
    input [3:0] d,
    output reg [3:0] Q
);
</code></pre></div>
<p>The <strong>c_enable</strong>, <strong>c_load</strong>, and <strong>c_d</strong> outputs are the signals that go to the internal counter's <strong>enable</strong>, <strong>load</strong>, and <strong>d</strong> inputs, respectively. Their purpose is to allow these signals to be checked for correctness.</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">top_module</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">reset</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">enable</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Q</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">c_enable</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">c_load</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">c_d</span>
<span class="p">);</span><span class="w"> </span><span class="c1">//</span>

<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">c_enable</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">enable</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">c_load</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reset</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">((</span><span class="n">Q</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">4</span><span class="mi">&#39;d12</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">enable</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">);</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">c_d</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">c_load</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">4</span><span class="mi">&#39;d1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">4</span><span class="mi">&#39;d0</span><span class="p">;</span>

<span class="w">    </span><span class="n">count4</span><span class="w"> </span><span class="n">u_counter</span><span class="w"> </span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">c_enable</span><span class="p">,</span><span class="w"> </span><span class="n">c_load</span><span class="p">,</span><span class="w"> </span><span class="n">c_d</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>

<span class="k">endmodule</span>
</code></pre></div>
</li>
<li>
<p>1000计数器</p>
<p>From a 1000 Hz clock, derive a 1 Hz signal, called <strong>OneHertz</strong>, that could be used to drive an Enable signal for a set of hour/minute/second counters to create a digital wall clock. Since we want the clock to count once per second, the <strong>OneHertz</strong> signal must be asserted for exactly one cycle each second. Build the frequency divider using modulo-10 (BCD) counters and as few other gates as possible. Also output the enable signals from each of the BCD counters you use (c_enable[0] for the fastest counter, c_enable[2] for the slowest).</p>
<p>The following BCD counter is provided for you. <strong>Enable</strong> must be high for the counter to run. <strong>Reset</strong> is synchronous and set high to force the counter to zero. All counters in your circuit must directly use the same 1000 Hz signal.</p>
<div class="highlight"><pre><span></span><code>module bcdcount (
    input clk,
    input reset,
    input enable,
    output reg [3:0] Q
);
</code></pre></div>
<div class="highlight"><pre><span></span><code>module top_module (
    input clk,
    input reset,
    output OneHertz,
    output [2:0] c_enable
); //

    wire [3:0] one, ten, hundred;

    bcdcount counter0 (clk, reset, c_enable[0], one/*, ... */);
    bcdcount counter1 (clk, reset, c_enable[1], ten/*, ... */);
    bcdcount counter2 (clk, reset, c_enable[2], hundred/*, ... */);    

    assign c_enable = {one == 4&#39;d9 &amp;&amp; ten == 4&#39;d9, one == 4&#39;d9, 1&#39;b1};
    assign OneHertz = (one == 4&#39;d9 &amp;&amp; ten == 4&#39;d9 &amp;&amp; hundred == 4&#39;d9);

endmodule
</code></pre></div>
</li>
</ul>
<h4 id="_14">学习资料</h4>
<p><a href="https://www.bilibili.com/video/BV1PS4y1s7XW?p=1&amp;vd_source=ecc99d78ae961113010161a48a475a35">从电路设计的角度入门VerilogHDL_bilibili</a></p>
<p><a href="https://www.runoob.com/w3cnote/verilog-tutorial.html">1.1 Verilog 教程 | 菜鸟教程 (runoob.com)</a></p>
<p><a href="https://vlab.ustc.edu.cn/guide/doc_verilog.html">Verilog语法 | 教程 (ustc.edu.cn)</a></p>
<p>《Verilog HDL高级数字设计》</p>
<p><a href="https://hdlbits.01xz.net/wiki/Main_Page">HDLBits (01xz.net)</a></p>
<h2 id="risc-v">RISC-V指令集</h2>
<h4 id="_15"><strong>基础指令集和扩展指令集</strong></h4>
<p><img src="pic/a85e679d3b2a4810b6300df6f4c9ab9d.jpg" alt="img" style="zoom: 25%;" /></p>
<p><img src="https://static001.geekbang.org/resource/image/32/05/325yy6b15697abae97c145f3135af005.jpg?wh=1920x1414" alt="img" style="zoom: 50%;" /></p>
<p>要满足现代操作系统和应用程序的基本运行，RV32G 指令集或者 RV64G 指令集就够了（G 是通用的意思 ，而 I 只是整数指令集，G 包含 I），注意 RV32G 指令集或者 RV64G 指令集，只有寄存器位宽和寻址空间大小不同，这些指令按照功能可以分为如下几类。</p>
<ol>
<li>整数运算指令：实现算术、逻辑、比较等运算操作。</li>
<li>分支转移指令：实现条件转移、无条件转移等操作。</li>
<li>加载存储指令：实现字节、半字、字、双字（RV64I）的加载、存储操作，采用的都是寄存器相对寻址方式。</li>
<li>控制与状态寄存器访问指令：实现对系统控制与系统状态寄存器的原子读 - 写、原子读 - 修改、原子读 - 清零等操作。</li>
<li>系统调用指令：实现系统调用功能。</li>
<li>原子指令：用于现在你能看到的各种同步锁。</li>
<li>
<p>单双浮点指令：用于实现浮点运算操作。</p>
</li>
<li>
<p>指令集命名模式</p>
<div class="highlight"><pre><span></span><code>RV<span class="o">[</span><span class="c1">###][abc……xyz]</span>
</code></pre></div>
<p><img src="https://static001.geekbang.org/resource/image/fe/3e/fedceecb22936111a74227f7b3dc273e.jpg?wh=1920x810" alt="img" style="zoom: 50%;" /></p>
</li>
</ol>
<h4 id="risc-v_1">RISC-V 特权级</h4>
<p><img src="pic/6cb32d65dddb4742ea1229c3d3a28a6c.jpg" alt="img" style="zoom:33%;" /></p>
<p>一个 RISC-V 硬件线程（hart），相当于一个 CPU 内的独立的可执行核心，在任一时刻，只能运行在某一个特权级上，这个特权级由 CSR（控制和状态寄存器）指定和配置。具体分级如下：</p>
<ol>
<li>机器特权级（M）：RISC-V 中 hart 可以执行的最高权限模式。在 M 模式下运行的 hart，对内存、I/O 和一些必要的底层功能（启动和系统配置）有着完全的控制权。因此，它是唯一一个所有标准 RISC-V CPU 都必须实现的权限级。实际上，普通的 RISC-V 微控制器仅支持机器特权级。</li>
<li>虚拟机监视特权级（H）：为了支持虚拟机监视器而定义的特权级。</li>
<li>管理员特权级（S）：主要用于支持现代操作系统，如 Linux、FreeBSD 和 Windows。</li>
<li>用户应用特权级（U）：用于运行应用程序，同样也适用于嵌入式系统。</li>
</ol>
<p>好了，关于 RISC-V 的特权级，你了解这些，在现阶段已经足够了。需要把握的重点是，特权级起到了怎样的作用。有了特权级的存在，就给指令加上了权力，从而去控制用指令编写的程序。应用程序只能干应用程序该干的事情，不能越权操作。操作系统则拥有更高的权力，能对系统的资源进行管理。</p>
<h4 id="rv32i">RV32I</h4>
<p>RV32I 包含的指令是固定的，永远不会改变。这为编译器设计人员，操作系统开发人员和汇编语言程序员提供了稳定的基础知识框架。</p>
<p><img src="pic/e3055b9ebb8e1459b1a9e007fde2b008.jpg" alt="img" style="zoom: 33%;" /></p>
<blockquote>
<p>命名规则</p>
<p>从图中我们可以看到，有些字母带有下划线。我们把带有下划线的字母从左到右连接起来，就可以组成一个 RV32I 的指令。</p>
<p>对于每一个指令名称，集合标志{}内列举了指令的所有变体，变体用加下划线的字母或下划线字符 _ 表示。如果大括号内只有下划线字符 _，则表示对于此指令变体不需用字母表示。</p>
<p>我们再结合例子加深一下理解：</p>
<p><img src="pic/4063e22fc0ea23955c75e411e6585caf.jpg" alt="img" style="zoom: 25%;" /></p>
</blockquote>
<ul>
<li>
<p>RV32I的指令格式</p>
<p><img src="pic/image-20240118200749474.png" alt="image-20240118200749474" style="zoom:50%;" /><img src="pic/d8d87cc1093252d02a854fc9836c3d0f.jpg" alt="img" style="zoom: 50%;" /></p>
</li>
</ul>
<p>不要小看这些指令，我们来分析一下它们到底有哪些优势。</p>
<p>这些指令格式规整有序，结构简单。因为指令只有六种格式，并且所有的指令都是 32 位长度的，所以这些指令解码起来就比较简单，可以简化解码电路，提高 CPU 的性能功耗比。上图中的 <code>opcode</code> 代表指令操作码，<code>imm</code> 代表立即数，<code>funct3</code> 和 <code>funct7</code> 代表指令对应的功能，<code>rs1</code>、<code>rs2</code> 和 <code>rd</code> 则分别代表源寄存器 1、源寄存器 2 以及目标寄存器。</p>
<p>RISC-V 的一个指令中可以提供三个寄存器操作数，而不是像 x86 一样，让源操作数和目的操作数共享一个字段，因此相比 x86 指令，RISC-V 减少了软件的程序操作。</p>
<ul>
<li>
<p><strong>RV32I的32个通用寄存器</strong></p>
<p><img src="pic/29b1fcdeeaecffb0b86499066c3d9b6b.jpg" alt="img" style="zoom:50%;" /></p>
</li>
</ul>
<h4 id="rv32i_1">RV32I的各类指令</h4>
<ul>
<li>
<p><strong>算术与逻辑指令</strong></p>
<p>在 RV32I 的指令中，包括</p>
<ul>
<li>算术指令（<code>add</code>, <code>sub</code>）</li>
<li>数值比较指令（<code>slt</code>）</li>
<li>逻辑指令（<code>and</code>, <code>or</code>, <code>xor</code>）</li>
<li>移位指令 （<code>sll</code>, <code>srl</code>, <code>sra</code>）</li>
</ul>
<p>立即数版本：</p>
<p><img src="pic/54b02a5c4bbfb27d5893253b39c8808a.jpg" alt="img" style="zoom: 50%;" /></p>
<p>寄存器操作版本：</p>
<p><img src="pic/b93b1e301cefa6a2c2fa5cc469a21dd6.jpg" alt="img" style="zoom:50%;" /></p>
</li>
<li>
<p><code>Load</code> 和 <code>Store</code></p>
<p>在 RISC-V 指令集中，对内存的读写只能通过 LOAD 指令和 STORE 指令实现。而其他的指令，都只能以寄存器为操作对象。</p>
<p><img src="pic/fdfa6ce0100bcb824c61314aaa1dea14.jpg" alt="img" style="zoom: 50%;" /></p>
</li>
<li>
<p>分支跳转指令</p>
<ul>
<li>
<p>有条件分支跳转</p>
<p>RV32I 中的条件跳转指令是通过比较两个寄存器的值，并根据比较结果进行分支跳转。</p>
<p>比较可以是：相等（<code>beq</code>），不相等 （<code>bne</code>），大于等于（<code>bge</code>），或小于（<code>blt</code>）。</p>
<p>如下图所示，</p>
<ul>
<li>大于等于（<code>bge</code>），和小于（<code>blt</code>）则跳转指令为有符号数比较，</li>
<li>RV32I 也提供了相应的无符号数的比较指令，分别为 <code>bgeu</code> 和 <code>bltu</code>。</li>
<li>剩下的两个比较关系（大于和小于等于），可以通过简单地交换两个操作数位置，来完成相同的比较。例如， x &lt; y 可以表示为 y &gt; x ，同样的， x ≤ y 也表示为 y ≥ x。</li>
</ul>
<p><img src="pic/70c2682fbbd1f9f3f4d14d7f5d5cd337-17120437778515.jpg" alt="img" style="zoom: 25%;" /></p>
</li>
<li>
<p>无条件跳转</p>
<p>除了有条件分支跳转，RV32I 还提供了无条件跳转指令，无条件跳转指令还可以细分为直接跳转和间接跳转这两种指令。</p>
<ul>
<li>
<p>JAL</p>
<p>直接跳转指令 JAL 如下图所示。RISC-V 为 JAL 指令专门定义了 J-TYPE 格式。<img src="pic/1027ff24d1dc411c05670099e27fa8c4-17120439312607.jpg" alt="img" style="zoom:33%;" /></p>
<p>JAL 指令的执行过程是这样的。首先，它会把 20 位立即数做符号位扩展，并左移一位，产生一个 32 位的符号数。然后，将该 32 位符号数和 PC 相加来产生目标地址（这样，JAL 可以作为短跳转指令，跳转至 PC±1 MB 的地址范围内）。</p>
<p>同时，JAL 也会把紧随其后的那条指令的地址，存入目标寄存器中。这样，如果目标寄存器是零，则 JAL 就等同于 GOTO 指令；如果目标寄存器不为零，JAL 可以实现函数调用的功能。</p>
</li>
<li>
<p>JALR</p>
<p><img alt="img" src="../pic/51733a156b421868f5765yy376caa089.jpg" /></p>
<p>间接跳转指令 JALR 如上图所示。JALR 指令会把 12 位立即数和源寄存器相加，并把相加的结果末位清零，作为新的跳转地址。同时，和 JAL 指令一样，JALR 也会把紧随其后的那条指令的地址，存入到目标寄存器中。</p>
</li>
</ul>
</li>
</ul>
</li>
<li>
<p><strong>其他指令</strong></p>
<p>除了内存地址空间和通用寄存器地址空间外，RISC-V 中还定义了一个独立的控制与状态寄存器（Control Status Register，CSR）地址空间。每个处理器实现的 CSR 会因设计目标不同而有差异，但这些 CSR 的访问方式却是一致的，访问这些 CSR 的指令定义在了用户指令集中（Zicsr 指令集扩展）。</p>
<p><img alt="img" src="../pic/777a0494580fca3b981b1cb32b19068a.jpg" /></p>
<p>有了上图这些 CSR 指令，能够让我们轻松访问一些程序性能计数器。这些计数器包括系统时间、时间周期以及执行的指令数目。</p>
</li>
</ul>
<p>在 RISC-V 指令集中，还有其他的一些指令，例如用于系统调用的 <code>ecall</code> 指令，在调试时用于将控制转移到调试环境的 <code>ebreak</code> 指令等。对于这些扩展的指令，这里就不展开讲了。</p>
<h4 id="_16"><strong>总结</strong></h4>
<p><img alt="img" src="../pic/a4a2649c9df2799a7ddf3be7c18ef305.jpg" /></p>
<h2 id="cpucpu">手写CPU（一）：CPU架构设计与取指令实现</h2>
<h4 id="_17"><strong>架构</strong></h4>
<p><img src="pic/31b586c344cd7d0127775e7ff63711dd.jpg" alt="img" style="zoom: 67%;" /></p>
<ol>
<li>
<p>取指阶段（Instruction Fetch）：</p>
<p>取指阶段是指将指令从存储器中读取出来的过程。程序指针寄存器用来指定当前指令在存储器中的位置。读取一条指令后，程序指针寄存器会根据指令的长度自动递增，或者改写成指定的地址。</p>
<p>相关代码模块：</p>
<ul>
<li><code>pre_if.v</code>(指令预读取模块)</li>
<li><code>if_id.v</code>(取值数据通路模块)</li>
</ul>
</li>
<li>
<p>译码阶段（Instruction Decode）：</p>
<p>指令译码是指将存储器中取出的指令进行翻译的过程。指令译码器对指令进行拆分和解释，识别出指令类别以及所需的各种操作数。</p>
<p>相关代码模块：</p>
<ul>
<li><code>decode.v</code>(译码模块)</li>
<li><code>id_ex_ctrl.v(</code>译码控制模块)</li>
<li><code>id_ex</code>(译码数据通路模块)</li>
</ul>
</li>
<li>
<p>执行阶段（Instruction Execute）：</p>
<p>指令执行是指对指令进行真正运算的过程。例如指令是一条加法运算指令，则对操作数进行相加操作；如果是一条乘法运算指令，则进行乘法运算。在“执行”阶段最关键的模块为算术逻辑单元（Arithmetic Logical Unit，ALU），它是实施具体运算的硬件功能单元。</p>
<p>相关代码模块：</p>
<ul>
<li><code>ALUCtrl.v</code>(执行控制模块)</li>
<li><code>gen_regs.v</code>(通用寄存器模块)</li>
<li><code>alu.v</code>(执行模块)</li>
</ul>
</li>
<li>
<p>访存阶段（Memory Access）：</p>
<p>访存是指存储器访问指令将数据从存储器中读出，或写入存储器的过程。</p>
<p>相关代码模块：</p>
<ul>
<li><code>forwarding.v</code>(数据前递模块)</li>
<li><code>ex_mem_ctrl.v</code>(访存控制模块)</li>
<li><code>ex_mem.v</code>(访存数据通路模块)</li>
</ul>
</li>
<li>
<p>写回阶段（Write-Back）：</p>
<p>写回是指将指令执行的结果写回通用寄存器的过程。如果是普通运算指令，该结果值来自于“执行”阶段计算的结果；如果是存储器读指令，该结果来自于“访存”阶段从存储器中读取出来的数据。</p>
<p>相关代码模块：</p>
<ul>
<li><code>hazard.v</code>(控制冒险模块)</li>
<li><code>mem_wb_ctrl.v</code>(写回控制模块)</li>
<li><code>mem_wb.v</code>(写回数据模块)</li>
</ul>
</li>
<li>
<p>[补充] 系统总线、ROM、RAM、UART</p>
</li>
</ol>
<p>相关代码模块：</p>
<ul>
<li><code>sys_bus</code>(系统总线)</li>
<li><code>imem</code>(ROM)</li>
<li><code>dmem.v</code>(RAM)</li>
<li><code>uart_tx.v</code>、<code>uart_rx.v</code>(UART)</li>
</ul>
<h4 id="_18">指令预读取模块设计</h4>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">pre_if</span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">instr</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">pc</span><span class="p">,</span>

<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">pre_pc</span><span class="p">,</span>
<span class="p">)</span>

<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">is_bxx</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">instr</span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="no">`OPCODE_BRANCH</span><span class="p">);</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">is_jal</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">instr</span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="no">`OPCODE_JAL</span><span class="p">);</span>

<span class="w">    </span><span class="c1">// B型指令的立即数拼接</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">bimm</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="p">{{</span><span class="mh">20</span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">7</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">30</span><span class="o">:</span><span class="mh">25</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">8</span><span class="p">],</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">};</span>
<span class="w">    </span><span class="c1">// J型指令的立即数拼接</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">jimm</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="p">{{</span><span class="mh">12</span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">19</span><span class="o">:</span><span class="mh">12</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">20</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">30</span><span class="o">:</span><span class="mh">21</span><span class="p">],</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">};</span>

<span class="w">    </span><span class="c1">// 指令地址的偏移量</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">is_jal</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">jimm</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="p">(</span><span class="n">is_bxx</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">bimm</span><span class="p">[</span><span class="mh">31</span><span class="p">])</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">bimm</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">4</span><span class="p">;</span>

<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">pre_pc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">pc</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">addr</span><span class="p">;</span>

<span class="k">endmodule</span>
</code></pre></div>
<p>8、9行：根据指令的低 7 位操作码，判断是否是条件跳转指令或是无条件跳转指令。</p>
<p><img alt="img" src="../pic/70c2682fbbd1f9f3f4d14d7f5d5cd337.jpg" /></p>
<p>从这张表格我们可以发现，条件跳转指令的操作码，也就是指令中的低 7 位数都是 7’b1100011。根据这一特点，我们就可以在指令解码之前，判断出接下来可能会发生跳转。</p>
<p>我们结合代码来看看。下面的 Verilog 语句就是跳转指令的判断，其中的`OPCODE_BRANCH 已经通过宏定义为 7’b1100011。</p>
<p>条件跳转指令执行时是否发生跳转，要根据相关的数据来判断，这就需要指令执行之后才能知道是否需要跳转（具体如何判断，我们后面写回模块那节课再展开）。</p>
<p><img alt="img" src="../pic/a08a9d2a3e693e95bd035af3673bb009.jpg" /></p>
<p>但是，我们的 CPU 是多级流水线架构，一条指令执行需要多个时钟周期。如果要等到跳转指令执行完成之后再去取下一条指令，就会降低我们的指令执行效率。而指令预读取模块刚好可以解决这个问题。</p>
<p>不管指令是否跳转，都提前把跳转之后的下一条指令从存储器中读取出来，以备流水线的下一阶段使用，这就提高了 CPU 的执行效率。</p>
<p>以下代码就是根据条件跳转指令的格式，对指令中的立即数进行拼接，为指令跳转时的 PC 提供偏移量。</p>
<div class="highlight"><pre><span></span><code><span class="w">    </span><span class="c1">// B型指令的立即数拼接</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">bimm</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="p">{{</span><span class="mh">20</span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">7</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">30</span><span class="o">:</span><span class="mh">25</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">8</span><span class="p">],</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">};</span>
<span class="w">    </span><span class="c1">// J型指令的立即数拼接</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">jimm</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="p">{{</span><span class="mh">12</span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">19</span><span class="o">:</span><span class="mh">12</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">20</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">30</span><span class="o">:</span><span class="mh">21</span><span class="p">],</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">};</span>
</code></pre></div>
<p><img alt="img" src="../pic/1027ff24d1dc411c05670099e27fa8c4.jpg" /></p>
<blockquote>
<p>这两句代码使用了Verilog中的concatenation操作符{{}}, 用于拼接多个信号或位。让我详细解释一下：</p>
<ol>
<li><strong>{{20{instr[31]}}, instr[7], instr[30:25], instr[11:8], 1'b0}</strong>：</li>
<li>{{20{instr[31]}}}：这部分表示将instr[31]重复20次，即将instr[31]扩展成20位，形成一个20位的向量。</li>
<li>instr[7]：表示取instr的第7位。</li>
<li>instr[30:25]：表示取instr的第30位到第25位（共6位）。</li>
<li>instr[11:8]：表示取instr的第11位到第8位（共4位）。</li>
<li>
<p>1'b0：表示一个单独的0位。
   综合起来，这条语句的作用是将上述几部分按顺序拼接在一起，形成一个32位的立即数bimm。</p>
</li>
<li>
<p><strong>{{12{instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0}</strong>：</p>
</li>
<li>{{12{instr[31]}}}：这部分表示将instr[31]重复12次，即将instr[31]扩展成12位，形成一个12位的向量。</li>
<li>instr[19:12]：表示取instr的第19位到第12位（共8位）。</li>
<li>instr[20]：表示取instr的第20位。</li>
<li>instr[30:21]：表示取instr的第30位到第21位（共10位）。</li>
<li>1'b0：表示一个单独的0位。
   综合起来，这条语句的作用是将上述几部分按顺序拼接在一起，形成一个32位的立即数jimm。</li>
</ol>
<p>这样的拼接操作是为了从指令中提取出特定的位，并按照特定的顺序组合成新的信号，以便后续的计算和处理。</p>
</blockquote>
<h4 id="_19">取指数据通路模块</h4>
<p>由上述的指令预读取模块把指令从存储器中读取之后，需要把它发送给译码模块进行翻译。但是，预读取模块读出的指令，并不是全部都能发送后续模块去执行。</p>
<p>例如上面的条件分支指令，在指令完成之前就把后续的指令预读取出来了。如果指令执行之后发现跳转的条件不成立，这时预读取的指令就是无效的，需要对流水线进行冲刷（flush），把无效的指令都清除掉。</p>
<p>取指通路模块 if_id 主要产生 3 个信号。首先是给后面解码模块提供的指令信号 reg_instr。如果流水线没有发生冲突，也就是没有发出清除信号 flush，则把预读取的指令保存，否则把指令清“0”。</p>
<div class="highlight"><pre><span></span><code><span class="w">  </span><span class="c1">//指令通路</span>
<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clock</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_instr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_instr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">valid</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_instr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_instr</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>
</code></pre></div>
<p>第二个是更新 PC 值，如果指令清除信号 flush=“0”，则把当前指令对应的 PC 值保存为 reg_pc，否则就把 reg_pc 清“0”。</p>
<div class="highlight"><pre><span></span><code><span class="w">  </span><span class="c1">//PC值通路</span>
<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clock</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="s">&quot;&quot;</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_pc</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_pc</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">valid</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_pc</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_pc</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>
</code></pre></div>
<p>最后一个是流水线冲刷的标志信号 reg_noflush。当需要进行流水线冲刷时，reg_noflush=“0”，否则 reg_noflush=“1”。</p>
<div class="highlight"><pre><span></span><code><span class="w">  </span><span class="c1">//流水线冲刷标志位</span>
<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clock</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w">  </span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_noflush</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_noflush</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">valid</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_noflush</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_noflush</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>
</code></pre></div>
<p>搞定。</p>
<ul>
<li>
<p>总结</p>
<p>取值阶段就是把存储器里面的指令读出，并传递给后面的译码模块进行处理。</p>
</li>
</ul>
<h4 id="_20"><strong>相关代码</strong></h4>
<ul>
<li><code>pre_if.v</code>(指令预读取模块)</li>
<li><code>if_id.v</code>(取值数据通路模块)</li>
</ul>
<h2 id="cpu">手写CPU（二）：指令译码模块</h2>
<blockquote>
<p><strong>指令译码电路翻译出指令中携带的执行信息</strong></p>
<p><strong>由译码数据通路负责把译码后的指令信息发送给对应的指令单元</strong></p>
</blockquote>
<h4 id="_21">译码模块设计</h4>
<p>指令格式不同，指令译码模块翻译指令的工作机制却是统一的。首先译码电路会翻译出指令中携带的寄存器索引、立即数大小等执行信息。</p>
<blockquote>
<p>虽然工作机制一致，得到的寄存器索引、立即数都是那些，但是之后按照什么样的既定顺序划分指令的类型呢？什么样的顺序便于我们解码的CPU设计？</p>
<div class="highlight"><pre><span></span><code><span class="w">    </span><span class="no">`OPCODE_LUI</span><span class="w">    </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_LUI</span><span class="p">;</span><span class="w">   </span>
<span class="w">    </span><span class="no">`OPCODE_AUIPC</span><span class="w">  </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_AUIPC</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="no">`OPCODE_JAL</span><span class="w">    </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_JAL</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="no">`OPCODE_JALR</span><span class="w">   </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_JALR</span><span class="p">;</span><span class="w">   </span>
<span class="w">    </span><span class="no">`OPCODE_BRANCH</span><span class="w"> </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_BRANCH</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="no">`OPCODE_LOAD</span><span class="w">   </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_LOAD</span><span class="p">;</span><span class="w">   </span>
<span class="w">    </span><span class="no">`OPCODE_STORE</span><span class="w">  </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_STORE</span><span class="p">;</span><span class="w">  </span>
<span class="w">    </span><span class="no">`OPCODE_ALUI</span><span class="w">   </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_ALUI</span><span class="p">;</span><span class="w">  </span>
<span class="w">    </span><span class="no">`OPCODE_ALUR</span><span class="w">   </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_ALUR</span><span class="p">;</span><span class="w">  </span>
</code></pre></div>
<p>像这样，划分成这些指令？还是划分成R、I、S、B、U、J？还是按照什么算数、逻辑、跳转等等？还是按照寄存器、立即数，再分出一些指令？</p>
<p>哪一种方便我们设计CPU或者说实际生产中，哪一种更合适呢？实际开发的人员它们是怎么划分的？</p>
</blockquote>
<p>接着，在解决数据可能存在的数据冒险（这个概念后面第九节课会讲）之后，由译码数据通路负责把译码后的指令信息，发送给对应的执行单元去执行。</p>
<p><img alt="image-20240118200749474" src="../pic/image-20240118200749474.png" /></p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">decode</span><span class="w"> </span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">instr</span><span class="p">,</span><span class="w">      </span><span class="c1">//指令源码</span>

<span class="w">  </span><span class="k">output</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">rs1_addr</span><span class="p">,</span><span class="w">    </span><span class="c1">//源寄存器rs1索引</span>
<span class="w">  </span><span class="k">output</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">rs2_addr</span><span class="p">,</span><span class="w">    </span><span class="c1">//源寄存器rs2索引</span>
<span class="w">  </span><span class="k">output</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">rd_addr</span><span class="p">,</span><span class="w">    </span><span class="c1">//目标寄存器rd索引</span>
<span class="w">  </span><span class="k">output</span><span class="w">  </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">funct3</span><span class="p">,</span><span class="w">      </span><span class="c1">//功能码funct3</span>
<span class="w">  </span><span class="k">output</span><span class="w">  </span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">funct7</span><span class="p">,</span><span class="w">      </span><span class="c1">//功能码funct7</span>
<span class="w">  </span><span class="k">output</span><span class="w">        </span><span class="n">branch</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">jump</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">        </span><span class="n">mem_read</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">        </span><span class="n">mem_write</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">        </span><span class="n">reg_write</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">        </span><span class="n">to_reg</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">result_sel</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">        </span><span class="n">alu_src</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">        </span><span class="n">pc_add</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">types</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">alu_ctrlop</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">        </span><span class="n">valid_inst</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">imm</span>
<span class="p">);</span>

<span class="k">localparam</span><span class="w"> </span><span class="n">DEC_INVALID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">21</span><span class="mb">&#39;b0</span><span class="p">;</span>

<span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">20</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dec_array</span><span class="p">;</span>

<span class="c1">//---------- decode rs1、rs2 -----------------</span>
<span class="k">assign</span><span class="w"> </span><span class="n">rs1_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">19</span><span class="o">:</span><span class="mh">15</span><span class="p">];</span><span class="w"> </span>
<span class="k">assign</span><span class="w"> </span><span class="n">rs2_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">24</span><span class="o">:</span><span class="mh">20</span><span class="p">];</span>

<span class="c1">//---------- decode rd -----------------------</span>
<span class="k">assign</span><span class="w"> </span><span class="n">rd_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">7</span><span class="p">];</span><span class="w"> </span>

<span class="c1">//---------- decode funct3、funct7 -----------</span>
<span class="k">assign</span><span class="w"> </span><span class="n">funct7</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">25</span><span class="p">];</span><span class="w"> </span>
<span class="k">assign</span><span class="w"> </span><span class="n">funct3</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="mh">12</span><span class="p">];</span><span class="w"> </span>


<span class="c1">// ----------------------------- decode signals ---------------------------------</span>
<span class="c1">//                        20     19-18  17       16        15        14     13-12      11      10     9--------3  2---1      0</span>
<span class="c1">//                        branch jump   memRead  memWrite  regWrite  toReg  resultSel  aluSrc  pcAdd     RISBUJZ  aluctrlop  validInst</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">DEC_LUI</span><span class="w">     </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">    </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">   </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">7</span><span class="mb">&#39;b0000100</span><span class="p">,</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">};</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">DEC_AUIPC</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">    </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">   </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">  </span><span class="mh">7</span><span class="mb">&#39;b0000100</span><span class="p">,</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">};</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">DEC_JAL</span><span class="w">     </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">    </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">   </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">7</span><span class="mb">&#39;b0000010</span><span class="p">,</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">};</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">DEC_JALR</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b11</span><span class="p">,</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">    </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">   </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">7</span><span class="mb">&#39;b0100000</span><span class="p">,</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">};</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">DEC_BRANCH</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">    </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">   </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">7</span><span class="mb">&#39;b0001000</span><span class="p">,</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">};</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">DEC_LOAD</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">    </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">   </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">7</span><span class="mb">&#39;b0100000</span><span class="p">,</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">};</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">DEC_STORE</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">    </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">   </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">7</span><span class="mb">&#39;b0010000</span><span class="p">,</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">};</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">DEC_ALUI</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">    </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">   </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">7</span><span class="mb">&#39;b0100000</span><span class="p">,</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">};</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">DEC_ALUR</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">    </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">   </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w">  </span><span class="mh">7</span><span class="mb">&#39;b1000000</span><span class="p">,</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">,</span><span class="w">     </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">};</span>

<span class="k">assign</span><span class="w">  </span><span class="p">{</span><span class="n">branch</span><span class="p">,</span><span class="w"> </span><span class="n">jump</span><span class="p">,</span><span class="w"> </span><span class="n">mem_read</span><span class="p">,</span><span class="w"> </span><span class="n">mem_write</span><span class="p">,</span><span class="w"> </span><span class="n">reg_write</span><span class="p">,</span><span class="w"> </span><span class="n">to_reg</span><span class="p">,</span><span class="w"> </span><span class="n">result_sel</span><span class="p">,</span><span class="w"> </span><span class="n">alu_src</span><span class="p">,</span><span class="w"> </span><span class="n">pc_add</span><span class="p">,</span><span class="w"> </span><span class="n">types</span><span class="p">,</span><span class="w"> </span><span class="n">alu_ctrlop</span><span class="p">,</span><span class="w"> </span><span class="n">valid_inst</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dec_array</span><span class="p">;</span>

<span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w">    </span><span class="c1">//参数太多用@(*)表示</span>
<span class="w">    </span><span class="k">case</span><span class="p">(</span><span class="n">instr</span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span><span class="w">    </span><span class="c1">//看上一级pre_if模块传过来的指令 识别指令的类型</span>
<span class="w">    </span><span class="no">`OPCODE_LUI</span><span class="w">    </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_LUI</span><span class="p">;</span><span class="w">   </span>
<span class="w">    </span><span class="no">`OPCODE_AUIPC</span><span class="w">  </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_AUIPC</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="no">`OPCODE_JAL</span><span class="w">    </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_JAL</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="no">`OPCODE_JALR</span><span class="w">   </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_JALR</span><span class="p">;</span><span class="w">   </span>
<span class="w">    </span><span class="no">`OPCODE_BRANCH</span><span class="w"> </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_BRANCH</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="no">`OPCODE_LOAD</span><span class="w">   </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_LOAD</span><span class="p">;</span><span class="w">   </span>
<span class="w">    </span><span class="no">`OPCODE_STORE</span><span class="w">  </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_STORE</span><span class="p">;</span><span class="w">  </span>
<span class="w">    </span><span class="no">`OPCODE_ALUI</span><span class="w">   </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_ALUI</span><span class="p">;</span><span class="w">  </span>
<span class="w">    </span><span class="no">`OPCODE_ALUR</span><span class="w">   </span><span class="o">:</span><span class="w">   </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_ALUR</span><span class="p">;</span><span class="w">  </span>
<span class="w">    </span><span class="k">default</span><span class="w">        </span><span class="o">:</span><span class="w">  </span><span class="k">begin</span>
<span class="w">                 </span><span class="n">dec_array</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">DEC_INVALID</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">endcase</span>
<span class="k">end</span>

<span class="c1">// -------------------- IMM -------------------------</span>
<span class="c1">//提取立即数</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Iimm</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{{</span><span class="mh">21</span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">30</span><span class="o">:</span><span class="mh">20</span><span class="p">]};</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Simm</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{{</span><span class="mh">21</span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">30</span><span class="o">:</span><span class="mh">25</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">7</span><span class="p">]};</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Bimm</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{{</span><span class="mh">20</span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">7</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">30</span><span class="o">:</span><span class="mh">25</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">8</span><span class="p">],</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">};</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Uimm</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">12</span><span class="p">],</span><span class="w"> </span><span class="mh">12</span><span class="mb">&#39;b0</span><span class="p">};</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Jimm</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{{</span><span class="mh">12</span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">19</span><span class="o">:</span><span class="mh">12</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">20</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">30</span><span class="o">:</span><span class="mh">21</span><span class="p">],</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">};</span><span class="w">   </span>

<span class="k">assign</span><span class="w"> </span><span class="n">imm</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="mh">32</span><span class="p">{</span><span class="n">types</span><span class="p">[</span><span class="mh">5</span><span class="p">]}}</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">Iimm</span>
<span class="w">           </span><span class="o">|</span><span class="w"> </span><span class="p">{</span><span class="mh">32</span><span class="p">{</span><span class="n">types</span><span class="p">[</span><span class="mh">4</span><span class="p">]}}</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">Simm</span>
<span class="w">           </span><span class="o">|</span><span class="w"> </span><span class="p">{</span><span class="mh">32</span><span class="p">{</span><span class="n">types</span><span class="p">[</span><span class="mh">3</span><span class="p">]}}</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">Bimm</span>
<span class="w">           </span><span class="o">|</span><span class="w"> </span><span class="p">{</span><span class="mh">32</span><span class="p">{</span><span class="n">types</span><span class="p">[</span><span class="mh">2</span><span class="p">]}}</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">Uimm</span>
<span class="w">           </span><span class="o">|</span><span class="w"> </span><span class="p">{</span><span class="mh">32</span><span class="p">{</span><span class="n">types</span><span class="p">[</span><span class="mh">1</span><span class="p">]}}</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">Jimm</span><span class="p">;</span>

<span class="k">endmodule</span>
</code></pre></div>
<ul>
<li>
<p><strong>第 28 行到 37 行负责完成指令的源寄存器、目标寄存器、3 位操作码和 7 位操作码的译码</strong></p>
<p>如上代码</p>
<p><img alt="img" src="../pic/c1d593a99ac6b08e50yy0c45a930857a.jpg" /></p>
<p>各种指令类型的上面这些内容的位置比较固定。因此我们就可以根据这些位置特点，直接从指令中截取，从而得到它们相应的信息。</p>
</li>
<li>
<p><strong>第 40 行至 73 行负责完成指令格式类型的识别（指令控制信号）</strong> <img src="pic/image-20240118201543746.png" alt="image-20240118201543746" style="zoom: 50%;" /></p>
<div class="highlight"><pre><span></span><code><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">types</span><span class="p">,</span>
</code></pre></div>
<p>译码的过程就是先识别<strong>指令的低 7 位操作码 instr[6:0]</strong>，</p>
<p>根据操作码对应的代码标识，产生分支信号 branch、跳转信号 jump、读存储器信号 mem_read……这些译码之后的指令控制信息。</p>
<p>然后，把译码得到的信息交到 CPU 流水线的下一级去执行。</p>
</li>
<li>
<p><strong>第 75 行至 87 行负责完成立即数译码（指令数据信息）</strong></p>
<p>和 <code>pre_if.v</code> 类似</p>
<blockquote>
<p>这段Verilog代码是用来提取RISC-V指令中的立即数（immediate value）部分的。让我解释一下这些代码的含义：</p>
<p><code>wire [31:0] Iimm = {{21{instr[31]}}, instr[30:20]};</code>
这行代码中的<code>Iimm</code>是一个32位的wire类型变量，它的值由<code>instr</code>中的特定位组成。<code>{{21{instr[31]}}, instr[30:20]}</code>这部分的意思是，将<code>instr[31]</code>重复21次，然后再加上<code>instr[30:20]</code>的值。所以<code>Iimm</code>的值由<code>instr[31]</code>重复21次和<code>instr[30:20]</code>的值组成。</p>
<p><code>wire [31:0] Simm = {{21{instr[31]}}, instr[30:25], instr[11:7]};</code>
同样地，<code>Simm</code>也是一个32位的wire类型变量，它的值由<code>instr</code>中的特定位组成。<code>{{21{instr[31]}}, instr[30:25], instr[11:7]}</code>表示<code>instr[31]</code>重复21次，加上<code>instr[30:25]</code>的值，再加上<code>instr[11:7]</code>的值。</p>
<p>类似地，<code>Bimm</code>、<code>Uimm</code>和<code>Jimm</code>的赋值也是根据<code>instr</code>中的特定位组成的。这些操作主要是根据RISC-V指令的格式和立即数的位置来提取立即数的值。</p>
<p>至于为什么要重复某个位多次，这可能是因为在RISC-V指令集中，<strong>立即数的位数可能不足32位，需要进行扩展以匹配32位的寄存器</strong>。这种操作可以确保提取的立即数在使用时具有正确的位数和格式。</p>
</blockquote>
</li>
</ul>
<h4 id="_22">译码控制模块设计</h4>
<p>前面的译码模块得到的指令信号，可以分为两大类。</p>
<ul>
<li>一类是由指令的操作码经过译码后产生的指令执行控制信号，如跳转操作 jump 信号、存储器读取 mem_read 信号等；</li>
<li>另一类是从指令源码中提取出来的数据信息，如立即数、寄存器索引、功能码等。</li>
</ul>
<p>为了能对流水线更好地实施控制，这里我们需要==<strong>把译码后的数据和控制信号分开处理</strong>==。首先来看译码控制模块的实现：</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">id_ex_ctrl</span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">clk</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">reset</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_ex_ctrl_itype</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_ex_ctrl_alu_ctrlop</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_ex_ctrl_result_sel</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_ex_ctrl_alu_src</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_ex_ctrl_pc_add</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_ex_ctrl_branch</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_ex_ctrl_jump</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_mem_ctrl_mem_read</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_mem_ctrl_mem_write</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_mem_ctrl_mask_mode</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_mem_ctrl_sext</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_wb_ctrl_to_reg</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_wb_ctrl_reg_write</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_noflush</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">flush</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">valid</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_ex_ctrl_itype</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out_ex_ctrl_alu_ctrlop</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out_ex_ctrl_result_sel</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_ex_ctrl_alu_src</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_ex_ctrl_pc_add</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_ex_ctrl_branch</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out_ex_ctrl_jump</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_mem_ctrl_mem_read</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_mem_ctrl_mem_write</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out_mem_ctrl_mask_mode</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_mem_ctrl_sext</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_wb_ctrl_to_reg</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_wb_ctrl_reg_write</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_noflush</span>
<span class="p">);</span>

<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_ex_ctrl_itype</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_ex_ctrl_alu_ctrlop</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_ex_ctrl_result_sel</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_ex_ctrl_alu_src</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_ex_ctrl_pc_add</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_ex_ctrl_branch</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_ex_ctrl_jump</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_mem_ctrl_mem_read</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_mem_ctrl_mem_write</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_mem_ctrl_mask_mode</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_mem_ctrl_sext</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_wb_ctrl_to_reg</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_wb_ctrl_reg_write</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_noflush</span><span class="p">;</span><span class="w"> </span>

<span class="w">  </span><span class="err">………………</span><span class="w">    </span><span class="c1">//由于这里的代码较长，结构相似，这里省略了一部分</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_noflush</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_noflush</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">valid</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_noflush</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_noflush</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
<p>上一节课学习取指模块的时候我们说过，并不是所有从存储器中读取出来的指令，都能够给到执行单元去执行的。</p>
<p>比如，当指令发生冲突时，需要对流水线进行冲刷，这时就需要清除流水线中的指令。同样的，译码阶段的指令信号也需要清除。译码控制模块就是为了实现这一功能，当指令清除信号 flush 有效时，把译码模块产生的 jump、branch、mem_read、mem_write、reg_write……这些控制信号全部清“0”。否则，就把这些控制信号发送给流水线的下一级进行处理。</p>
<h4 id="_23">译码数据通路模块设计</h4>
<p>和译码模块类似，译码数据通路模块会根据 CPU 相关控制模块产生的流水线冲刷控制信号，决定要不要把这些数据发送给后续模块。</p>
<p>其中，译码得到的数据信息包括立即数 <code>imm</code>、源寄存器索引 <code>rs1</code> 和 <code>rs2</code>、目标寄存器索引 <code>rd</code> 以及功能码 <code>funct3</code> 和 <code>funct7</code>。具体的设计代码如下所示：</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">id_ex</span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">clk</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">reset</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">in_rd_addr</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">in_funct7</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">in_funct3</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_imm</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_rs2_data</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_rs1_data</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_pc</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">in_rs1_addr</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">in_rs2_addr</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">flush</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">valid</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">out_rd_addr</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">out_funct7</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">out_funct3</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out_imm</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out_rs2_data</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out_rs1_data</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out_pc</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">out_rs1_addr</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">out_rs2_addr</span>
<span class="p">);</span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_rd_addr</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_funct7</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_funct3</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_imm</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_rs2_data</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_rs1_data</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_pc</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_rs1_addr</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_rs2_addr</span><span class="p">;</span><span class="w"> </span>

<span class="w">  </span><span class="err">…………</span><span class="w">  </span><span class="c1">//由于代码较长，结构相似，这里省略了一部分，完整代码你可以从Gitee上获取</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_rs2_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">5&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_rs2_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">5&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">valid</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_rs2_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_rs2_addr</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>
<p>我们以目标寄存器的索引地址 reg_rd_addr 信号为例，分析一下它是怎么流通的。</p>
<p>当流水线冲刷信号 flush 有效时，目标寄存器的索引地址 reg_rd_addr 直接清“0”，否则当信号有效标志 valid 为“1”时，把目标寄存器的索引地址传递给流水线的下一级。</p>
<div class="highlight"><pre><span></span><code><span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_rd_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">5&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_rd_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">5&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">valid</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_rd_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_rd_addr</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>
</code></pre></div>
<h4 id="_24">总结</h4>
<p><img src="https://static001.geekbang.org/resource/image/c9/6c/c9a820a96faa70f18a77155be538506c.jpg?wh=1920x1324" alt="img" style="zoom: 67%;" /></p>
<h4 id="_25">相关代码</h4>
<ul>
<li><code>decode.v</code>(译码模块)</li>
<li><code>id_ex_ctrl.v(</code>译码控制模块)</li>
<li><code>id_ex</code>(译码数据通路模块)</li>
</ul>
<h2 id="cpu_1">手写CPU（三）：指令执行模块</h2>
<p><strong>重点与ALU相关</strong></p>
<p><img src="pic/e3548857ab073bb598f1dff35a245f28.jpg" alt="img" style="zoom:33%;" /></p>
<p>上图就是 ALU 模块的设计框图。在 ALU 模块中，指令可以分成三类来处理：</p>
<ol>
<li>第一类是普通的 ALU 指令，包括逻辑运算、移位操作等指令；</li>
<li>第二类指令负责完成存储器访问指令 Load 和 Store 的地址生成工作；</li>
<li>第三类是负责分支跳转指令的结果解析和执行。这就是流水线执行阶段的核心模块 ALU 的设计思路。</li>
</ol>
<h4 id="_26"><strong>执行控制模块</strong></h4>
<p>由译码阶段传入的<code>aluCtrlOp[2 : 1]</code></p>
<p><img src="pic/43a64833c9d698e35697c7cb7c4d67be.jpg" alt="img" style="zoom: 50%;" /></p>
<p>根据 2 位执行类型字段 <code>aluCrtlOp</code>，以及指令译码得到的操作码 funct7 和 funct3，就可以设计我们的执行控制模块了。结合前面的表格，我们来看看执行控制模块如何根据 <code>aluCrtlOp</code> 信号做判断：</p>
<p>如果 <code>aluCrtlOp</code> 等于（00），对应的指令类型就是 Load 和 Store 指令，也就是通过加法运算来计算访存地址；</p>
<p>如果 <code>aluCrtlOp</code> 等于（01），相应的指令类型就是 ALUI/ALUR，同样也是根据输入的 funct7 和 funct3 字段决定执行哪些算术运算，比如加减运算、移位操作等；</p>
<p>如果类型字段等于（10），就对应着分支跳转指令，流水线就会相应去完成条件分支的解析工作。</p>
<p>最后一列：表示扩展指令再用</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">ALUCtrl</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">funct3</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">funct7</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">aluCtrlOp</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">        </span><span class="n">itype</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">aluOp</span><span class="w">  </span><span class="c1">//给后面ALU模块，选择对alun1和alun2进行哪种逻辑运算</span>
<span class="p">);</span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="k">case</span><span class="p">(</span><span class="n">aluCtrlOp</span><span class="p">)</span>
<span class="w">        </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="o">:</span><span class="w">  </span><span class="n">aluOp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="no">`ALU_OP_ADD</span><span class="p">;</span><span class="w">           </span><span class="c1">// Load/Store</span>
<span class="w">        </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="o">:</span><span class="w">  </span><span class="k">begin</span>
<span class="w">          </span><span class="k">if</span><span class="p">(</span><span class="n">itype</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">funct3</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">)</span>
<span class="w">            </span><span class="n">aluOp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w"> </span><span class="n">funct3</span><span class="p">};</span>
<span class="w">          </span><span class="k">else</span>
<span class="w">            </span><span class="n">aluOp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="n">funct7</span><span class="p">[</span><span class="mh">5</span><span class="p">],</span><span class="w"> </span><span class="n">funct3</span><span class="p">};</span><span class="w">   </span><span class="c1">// normal ALUI/ALUR</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">        </span><span class="mh">2</span><span class="mb">&#39;b10</span><span class="o">:</span><span class="w">  </span><span class="k">begin</span>
<span class="w">          </span><span class="k">case</span><span class="p">(</span><span class="n">funct3</span><span class="p">)</span><span class="w">                    </span><span class="c1">// bxx</span>
<span class="w">            </span><span class="no">`BEQ_FUNCT3</span><span class="o">:</span><span class="w">  </span><span class="n">aluOp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="no">`ALU_OP_EQ</span><span class="p">;</span>
<span class="w">            </span><span class="no">`BNE_FUNCT3</span><span class="o">:</span><span class="w">  </span><span class="n">aluOp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="no">`ALU_OP_NEQ</span><span class="p">;</span>
<span class="w">            </span><span class="no">`BLT_FUNCT3</span><span class="o">:</span><span class="w">  </span><span class="n">aluOp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="no">`ALU_OP_SLT</span><span class="p">;</span>
<span class="w">            </span><span class="no">`BGE_FUNCT3</span><span class="o">:</span><span class="w">  </span><span class="n">aluOp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="no">`ALU_OP_GE</span><span class="p">;</span>
<span class="w">            </span><span class="no">`BLTU_FUNCT3</span><span class="o">:</span><span class="w"> </span><span class="n">aluOp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="no">`ALU_OP_SLTU</span><span class="p">;</span>
<span class="w">            </span><span class="no">`BGEU_FUNCT3</span><span class="o">:</span><span class="w"> </span><span class="n">aluOp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="no">`ALU_OP_GEU</span><span class="p">;</span>
<span class="w">            </span><span class="k">default</span><span class="o">:</span><span class="w">      </span><span class="n">aluOp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="no">`ALU_OP_XXX</span><span class="p">;</span>
<span class="w">          </span><span class="k">endcase</span>
<span class="w">          </span><span class="k">end</span>
<span class="w">        </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="n">aluOp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="no">`ALU_OP_XXX</span><span class="p">;</span>
<span class="w">      </span><span class="k">endcase</span>
<span class="w">    </span><span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
<p>这里要注意的是，当 <code>aluCtrlOp</code> 等于（01）时，需要根据 funct3 和 funct7 产生 ALU 的操作码。</p>
<p>在前面的译码模块中，已经为我们提供了 <strong>I 型指令类型的判断信号 <code>itype</code></strong>。</p>
<p>如果是 <code>itype</code> 信号等于“1”，操作码直接由 funct3 和高位补“0”组成；如果不是 I 型指令，ALU 操作码则要由 funct3 和 funct7 的第五位组成。</p>
<p><strong>根据上述的三类指令，就会产生一个 4 位的 ALU 操作信号 aluOp，为后面的 ALU 模块做相关逻辑运行提供操作码。</strong></p>
<h4 id="_27"><strong>通用寄存器</strong></h4>
<p>指令大多与寄存器相关，先实现一个通用寄存器模块（类似于MIPS里面的寄存器堆？）</p>
<blockquote>
<p>R形指令add, rd, rs1, rs2  </p>
<p>对应到每条指令，则需要从通用寄存器模块中读取其中两个寄存器中的数据，之后还要把运算结果写入另一个通用寄存器。</p>
<p><strong>每读取一个寄存器，就需要输入一个寄存器索引（寄存器的地址），并输出一个通用寄存器中的值。</strong></p>
<p>两个操作数对应的寄存器需要同时读取，所以通用寄存器模块需要两个读地址接口和两个读数据输出接口。</p>
<p>此外，处于流水线上的指令是<strong>并发执行</strong>的，<strong>在读取通用寄存器的同时，可能还需要写入数据到通用寄存器</strong>，所以需要一套写地址和写数据接口。因此，通用寄存器模块的设计框图如下：</p>
<p><img src="https://static001.geekbang.org/resource/image/a6/57/a67a8bf89580a4418287026580a2a557.jpg?wh=1805x1305" alt="img" style="zoom:33%;" /></p>
<p><img alt="Screen Shot 2018-09-29 at 8.30.155 pm" src="../pic/605033-20181215155653950-192565519.png" /></p>
<blockquote>
<p>个人理解：</p>
<p>RISC-V中的通用寄存器模块实际上是<strong>一个寄存器文件（寄存器堆）</strong>，用于存储和管理通用寄存器的数据。它通常包括多个寄存器，每个寄存器都有一个唯一的地址用于读取和写入数据。</p>
<ul>
<li>
<p>对于输入</p>
<ul>
<li>read address1和read address2用于选择要读取的寄存器地址（为什么读两个，<strong>有些指令两个源操作数需要两个寄存器</strong>）</li>
<li>write address用于选择要写入的寄存器地址</li>
<li>write data用于写入数据到选定的寄存器。</li>
</ul>
</li>
<li>
<p>对于输出</p>
<ul>
<li>read data1和read data2用于输出从选定的寄存器读取的数据。</li>
</ul>
</li>
<li>
<p>分析一条指令</p>
<p>如果现在读取一个寄存器，那么首先需要指定要读取寄存器堆里的哪两个寄存器（通过read address），然后输出（通过read data）。可能这个时候由于指令流水线，又会对这个寄存器进行写入，那就需要write data和write address。这就让这个寄存器模块同时有了四个输入 两个输出。</p>
</li>
</ul>
</blockquote>
</blockquote>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">gen_regs</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="n">clk</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="n">reset</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="n">wen</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">regRAddr1</span><span class="p">,</span><span class="w"> </span><span class="n">regRAddr2</span><span class="p">,</span><span class="w"> </span><span class="n">regWAddr</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">regWData</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">regRData1</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">regRData2</span>
<span class="p">);</span>
<span class="w">    </span><span class="k">integer</span><span class="w"> </span><span class="n">ii</span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">regs</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>

<span class="w">    </span><span class="c1">// write registers</span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="k">for</span><span class="p">(</span><span class="n">ii</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">ii</span><span class="o">&lt;</span><span class="mh">32</span><span class="p">;</span><span class="w"> </span><span class="n">ii</span><span class="o">=</span><span class="n">ii</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span>
<span class="w">                </span><span class="n">regs</span><span class="p">[</span><span class="n">ii</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">wen</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="o">|</span><span class="n">regWAddr</span><span class="p">))</span><span class="w"> </span>
<span class="w">                </span><span class="n">regs</span><span class="p">[</span><span class="n">regWAddr</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">regWData</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="c1">// read registers</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">regRData1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">wen</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">regWAddr</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">regRAddr1</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">regWData</span>
<span class="w">                    </span><span class="o">:</span><span class="w"> </span><span class="p">((</span><span class="n">regRAddr1</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="mh">5</span><span class="mb">&#39;b0</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">regs</span><span class="p">[</span><span class="n">regRAddr1</span><span class="p">]</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">32</span><span class="mb">&#39;b0</span><span class="p">);</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">regRData2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">wen</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">regWAddr</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">regRAddr2</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">regWData</span>
<span class="w">                    </span><span class="o">:</span><span class="w"> </span><span class="p">((</span><span class="n">regRAddr2</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="mh">5</span><span class="mb">&#39;b0</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">regs</span><span class="p">[</span><span class="n">regRAddr2</span><span class="p">]</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">32</span><span class="mb">&#39;b0</span><span class="p">);</span>
<span class="k">endmodule</span>
</code></pre></div>
<blockquote>
<p>这里添加了一个<strong>写控制使能信号 wen。（write enable）</strong></p>
<p>因为写寄存器是边沿触发的，在一个时钟周期内写入的寄存器数据，需要在下一个时钟周期才能把写入的数据读取出来。</p>
<p>为了提高读写效率，在对同一个寄存器进行读写时，如果写使能 wen 有效，就直接把写入寄存器的数据送给读数据接口，这样就可以在一个时钟周期内，读出当前要写入的寄存器数据了。（直接越过，有点像大话计算机的流水线那一章的开头部分）</p>
<p>注：</p>
<p>​ 2^5^=32 个<strong>通用寄存器</strong></p>
<p>​ 其中，还有一个寄存器比较特殊，从代码中也可以看到它的特殊处理，即读地址 regRAddr1 = 5’b0 时的寄存器。我们把第一个寄存器叫做 0 值寄存器，因为在 RISC-V 指令架构中就规定好了，第一个通用寄存器必须编码为 0，也就是把写入该寄存器的数据忽略，而在读取时永远输出为 0。</p>
</blockquote>
<h4 id="alu"><strong>ALU模块设计</strong></h4>
<p><img src="pic/12b4de8b3f29f191fbd679439008acd3.jpg" alt="img" style="zoom:50%;" /></p>
<p><img src="pic/22033f3e45836cce1a6c35a6def6e038.jpg" alt="img" style="zoom: 33%;" /></p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">alu</span><span class="w"> </span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">alu_data1_i</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">alu_data2_i</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">alu_op_i</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">alu_result_o</span>
<span class="p">);</span>

<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">result</span><span class="p">;</span>

<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="n">alu_data1_i</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="p">((</span><span class="n">alu_op_i</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">alu_op_i</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="o">-</span><span class="n">alu_data2_i</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">alu_data2_i</span><span class="p">);</span>
<span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">neq</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="o">|</span><span class="n">sum</span><span class="p">;</span>
<span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">cmp</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">alu_data1_i</span><span class="p">[</span><span class="mh">31</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">alu_data2_i</span><span class="p">[</span><span class="mh">31</span><span class="p">])</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">sum</span><span class="p">[</span><span class="mh">31</span><span class="p">]</span>
<span class="w">                     </span><span class="o">:</span><span class="w"> </span><span class="n">alu_op_i</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">alu_data2_i</span><span class="p">[</span><span class="mh">31</span><span class="p">]</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">alu_data1_i</span><span class="p">[</span><span class="mh">31</span><span class="p">];</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shamt</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">alu_data2_i</span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shin</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="n">alu_op_i</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">alu_data1_i</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">reverse</span><span class="p">(</span><span class="n">alu_data1_i</span><span class="p">);</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">32</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shift</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="n">alu_op_i</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">shin</span><span class="p">[</span><span class="mh">31</span><span class="p">],</span><span class="w"> </span><span class="n">shin</span><span class="p">};</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">32</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shiftt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">$signed</span><span class="p">(</span><span class="n">shift</span><span class="p">)</span><span class="w"> </span><span class="o">&gt;&gt;&gt;</span><span class="w"> </span><span class="n">shamt</span><span class="p">);</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shiftr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">shiftt</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shiftl</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reverse</span><span class="p">(</span><span class="n">shiftr</span><span class="p">);</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">case</span><span class="p">(</span><span class="n">alu_op_i</span><span class="p">)</span>
<span class="w">      </span><span class="no">`ALU_OP_ADD</span><span class="o">:</span><span class="w">    </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">sum</span><span class="p">;</span>
<span class="w">      </span><span class="no">`ALU_OP_SUB</span><span class="o">:</span><span class="w">    </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">sum</span><span class="p">;</span>
<span class="w">      </span><span class="no">`ALU_OP_SLL</span><span class="o">:</span><span class="w">    </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">shiftl</span><span class="p">;</span>
<span class="w">      </span><span class="no">`ALU_OP_SLT</span><span class="o">:</span><span class="w">    </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">cmp</span><span class="p">;</span>
<span class="w">      </span><span class="no">`ALU_OP_SLTU</span><span class="o">:</span><span class="w">   </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">cmp</span><span class="p">;</span>
<span class="w">      </span><span class="no">`ALU_OP_XOR</span><span class="o">:</span><span class="w">    </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">alu_data1_i</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">alu_data2_i</span><span class="p">);</span>
<span class="w">      </span><span class="no">`ALU_OP_SRL</span><span class="o">:</span><span class="w">    </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">shiftr</span><span class="p">;</span>
<span class="w">      </span><span class="no">`ALU_OP_SRA</span><span class="o">:</span><span class="w">    </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">shiftr</span><span class="p">;</span>
<span class="w">      </span><span class="no">`ALU_OP_OR</span><span class="o">:</span><span class="w">     </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">alu_data1_i</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">alu_data2_i</span><span class="p">);</span>
<span class="w">      </span><span class="no">`ALU_OP_AND</span><span class="o">:</span><span class="w">    </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">alu_data1_i</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">alu_data2_i</span><span class="p">);</span>

<span class="w">      </span><span class="no">`ALU_OP_EQ</span><span class="o">:</span><span class="w">     </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="mh">31</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w"> </span><span class="o">~</span><span class="n">neq</span><span class="p">};</span>
<span class="w">      </span><span class="no">`ALU_OP_NEQ</span><span class="o">:</span><span class="w">    </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="mh">31</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w"> </span><span class="n">neq</span><span class="p">};</span>
<span class="w">      </span><span class="no">`ALU_OP_GE</span><span class="o">:</span><span class="w">     </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="mh">31</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w"> </span><span class="o">~</span><span class="n">cmp</span><span class="p">};</span>
<span class="w">      </span><span class="no">`ALU_OP_GEU</span><span class="o">:</span><span class="w">    </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="mh">31</span><span class="mb">&#39;b0</span><span class="p">,</span><span class="w"> </span><span class="o">~</span><span class="n">cmp</span><span class="p">};</span>
<span class="w">      </span><span class="k">default</span><span class="o">:</span><span class="w">        </span><span class="k">begin</span><span class="w"> </span>
<span class="w">                      </span><span class="n">result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32</span><span class="mb">&#39;b0</span><span class="p">;</span><span class="w"> </span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">endcase</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">function</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reverse</span><span class="p">;</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in</span><span class="p">;</span>
<span class="w">    </span><span class="k">integer</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
<span class="w">    </span><span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">&lt;</span><span class="mh">32</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">=</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="n">reverse</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="p">[</span><span class="mh">31</span><span class="o">-</span><span class="n">i</span><span class="p">];</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">endfunction</span><span class="w">  </span>

<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">alu_result_o</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">result</span><span class="p">;</span>

<span class="k">endmodule</span>
</code></pre></div>
<blockquote>
<p>ALU 模块的总体代码比较简单，但里面这段代码（第 10 行～第 19 行）不好理解，别担心，我这里专门拿出来给你讲一下。 </p>
<div class="highlight"><pre><span></span><code><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="n">aluIn1</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="p">((</span><span class="n">aluOp</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">aluOp</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="o">-</span><span class="n">aluIn2</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">aluIn2</span><span class="p">);</span>
<span class="kt">wire</span><span class="w">        </span><span class="n">neq</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="o">|</span><span class="n">sum</span><span class="p">;</span>
<span class="kt">wire</span><span class="w">        </span><span class="n">cmp</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">aluIn1</span><span class="p">[</span><span class="mh">31</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">aluIn2</span><span class="p">[</span><span class="mh">31</span><span class="p">])</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">sum</span><span class="p">[</span><span class="mh">31</span><span class="p">]</span>
<span class="w">                    </span><span class="o">:</span><span class="w"> </span><span class="n">aluOp</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">aluIn2</span><span class="p">[</span><span class="mh">31</span><span class="p">]</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">aluIn1</span><span class="p">[</span><span class="mh">31</span><span class="p">];</span>
</code></pre></div>
<ol>
<li>
<p>sum 信号是两个源操作数的和，不过当运算码 aluOp 的第 3 位和第 1 位为“1”时做的是相减运算，这是为减法指令或者后面的比较大小而准备的运算。你可以对照上面的 ALU 运算表格来理解。</p>
</li>
<li>
<p>neq 信号表示的是比较两个操作数是否相等，这就是根据前面的两个操作相减的结果判断，如果它们的差不为“0”，也就是 sum 信号按位与之后不为“0”，则表示两个操作数不相等。</p>
</li>
<li>
<p>cmp 信号表示两个操作数的大小比较，如果它们的最高位（也就是符号位）相等，则根据两个操作数相减的差值的符号位（也是数值的最高位）判断。如果是正数，表示源操作数 1 大于源操作数 2，否则表示源操作数 1 小于源操作数 2。如果它们的最高位不相等，则根据 ALU 运算控制码 aluOp 的最低位判断。如果 aluOp 最低位为“1”，表示是无符号数比较，直接取操作数 2 的最高位作为比较结果。如果 aluOp 最低位为“0”，表示是有符号数比较，直接取操作数 1 的最高位作为比较结果。</p>
</li>
</ol>
<p>移位操作相关的代码，</p>
<div class="highlight"><pre><span></span><code><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shamt</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">aluIn2</span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shin</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="n">aluOp</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">aluIn1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">reverse</span><span class="p">(</span><span class="n">aluIn1</span><span class="p">);</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">32</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shift</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="n">aluOp</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">shin</span><span class="p">[</span><span class="mh">31</span><span class="p">],</span><span class="w"> </span><span class="n">shin</span><span class="p">};</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">32</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shiftt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">$signed</span><span class="p">(</span><span class="n">shift</span><span class="p">)</span><span class="w"> </span><span class="o">&gt;&gt;&gt;</span><span class="w"> </span><span class="n">shamt</span><span class="p">);</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shiftr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">shiftt</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shiftl</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reverse</span><span class="p">(</span><span class="n">shiftr</span><span class="p">);</span>
</code></pre></div>
<ol>
<li>
<p>shamt 信号是取自源操作数 2 的低五位，表示源操作数 1 需要移多少位（2^5^=32）。</p>
</li>
<li>
<p>shin 信号是取出要移位的数值，根据 aluOp 判断是左移还是右移，如果是右移就直接等于源操作数 1，如果是左移就先对源操作数的各位数做镜像处理。</p>
</li>
<li>
<p>shift 信号是根据 aluOp 判断是算术右移还是逻辑右移，如果是算术右移，则在最高位补一个符号位。</p>
</li>
<li>
<p>shiftt 信号是右移之后的结果，这里用到了$signed() 函数对移位前的数据 shift 进行了修饰，$signed() 的作用是决定如何对操作数扩位这个问题。</p>
</li>
<li>
<p>左移的结果 shiftl，是由右移后的结果进行位置取反得到的。因为对于需要左移的操作数，在前面已经做了位置取反，所以移位操作时也是进行右移处理，最后把结果再一次做位置取反就可以了。</p>
<p><strong>(由此可见RISC-V的哲学，能用已经实现的电路，就不再创造新的电路)</strong></p>
</li>
</ol>
</blockquote>
<h4 id="_28"><strong>总结</strong></h4>
<p><img src="pic/6538fa1bc1829f2f24cf1197fb579ef0.jpg" alt="img" style="zoom:50%;" /></p>
<h4 id="_29">相关代码</h4>
<ul>
<li><code>ALUCtrl.v</code>(执行控制模块)</li>
<li><code>gen_regs.v</code>(通用寄存器模块)</li>
<li><code>alu.v</code>(执行模块)</li>
</ul>
<h2 id="cpucpu_1">手写CPU（四）：CPU流水线的访存阶段</h2>
<h4 id="_30"><strong>流水线数据冒险</strong></h4>
<p>指令在流水线中重叠执行时，后面的指令需要用到前面的指令的执行结果，而前面的指令结果尚未写回，由此导致的冲突就叫数据冒险。</p>
<div class="highlight"><pre><span></span><code>add  x2,x0,x1
sub x6,x2,x3
</code></pre></div>
<p><strong>解决：</strong></p>
<ol>
<li><strong>数据前递</strong><img src="pic/856yy7f373d45a5de8e5881b46bc030d.jpg" alt="img" style="zoom: 50%;" /></li>
<li><strong>nop空泡</strong></li>
<li><strong>指令重排</strong></li>
</ol>
<h4 id="_31"><strong>数据前递模块设计</strong></h4>
<p>把流水线中后面阶段产生的数据向前传递的过程</p>
<p><img src="pic/867b43606a4e52777003f20cbcb61cab.jpg" alt="img" style="zoom:50%;" /></p>
<p>流水线根据当前指令的译码信号，选择读取通用寄存器的数据作为执行模块的操作数，或者选择来自前递模块的数据作为执行模块的操作数。</p>
<div class="highlight"><pre><span></span><code><span class="o">-</span><span class="w"> </span><span class="k">module</span><span class="w"> </span><span class="n">forwarding</span><span class="w"> </span><span class="p">(</span>
<span class="w">      </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">rs1</span><span class="p">,</span>
<span class="w">      </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">rs2</span><span class="p">,</span><span class="w">        </span><span class="c1">//指令译码后得到的两个通用寄存器索引</span>
<span class="w">      </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">exMemRd</span><span class="p">,</span><span class="w">    </span><span class="c1">//来自访存模块的对通用寄存器的访问地址</span>
<span class="w">      </span><span class="k">input</span><span class="w">       </span><span class="n">exMemRw</span><span class="p">,</span><span class="w">    </span><span class="c1">//访存阶段对通用寄存器的写使能控制信号</span>
<span class="w">      </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">memWBRd</span><span class="p">,</span><span class="w">    </span><span class="c1">//写回模块对通用寄存器的访问地址</span>
<span class="w">      </span><span class="k">input</span><span class="w">       </span><span class="n">memWBRw</span><span class="p">,</span><span class="w">    </span><span class="c1">//写回模块对通用寄存器的写使能控制信号信号  </span>
<span class="w">                              </span><span class="c1">//这四个可以用于判断是否发生数据冒险</span>
<span class="w">      </span><span class="k">input</span><span class="w">        </span><span class="n">mem_wb_ctrl_data_toReg</span><span class="p">,</span>
<span class="w">      </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem_wb_readData</span><span class="p">,</span>
<span class="w">      </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem_wb_data_result</span><span class="p">,</span>
<span class="w">      </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">id_ex_data_regRData1</span><span class="p">,</span><span class="w">    </span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">id_ex_data_regRData2</span><span class="p">,</span><span class="w">   </span><span class="c1">//流水线不发生数据冒险，用指令译码之后读出的两个通用寄存器的数据</span>
<span class="w">      </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ex_mem_data_result</span><span class="p">,</span><span class="w">      </span><span class="c1">//指令执行后访存阶段需要写到通用寄存器的数据</span>

<span class="w">      </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">forward_rs1_data</span><span class="p">,</span>
<span class="w">      </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">forward_rs2_data</span>
<span class="w">    </span><span class="p">);</span>
<span class="w">      </span><span class="c1">//检查是否发生数据冒险</span>
<span class="w">      </span><span class="c1">//如：上图的当前指令，sub的两个源操作数x2 x3，选择哪两个寄存器为rs1 rs2</span>
<span class="w">      </span><span class="c1">//exMemRd和memWBRd，为上一条指令add的执行结果x2通用寄存器的访问地址</span>
<span class="w">      </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">forward_rs1_sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">exMemRw</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">rs1</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">exMemRd</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">exMemRd</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="mh">5</span><span class="mb">&#39;b0</span><span class="p">))</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b01</span>
<span class="w">                                  </span><span class="o">:</span><span class="p">(</span><span class="n">memWBRw</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">rs1</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">memWBRd</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">memWBRd</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="mh">5</span><span class="mb">&#39;b0</span><span class="p">))</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b10</span>
<span class="w">                                  </span><span class="o">:</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">;</span>

<span class="w">      </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">forward_rs2_sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">exMemRw</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">rs2</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">exMemRd</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">exMemRd</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="mh">5</span><span class="mb">&#39;b0</span><span class="p">))</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b01</span>
<span class="w">                                  </span><span class="o">:</span><span class="p">(</span><span class="n">memWBRw</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">rs2</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">memWBRd</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">memWBRd</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="mh">5</span><span class="mb">&#39;b0</span><span class="p">))</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b10</span>
<span class="w">                                  </span><span class="o">:</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">;</span>

<span class="w">      </span><span class="c1">//回写阶段，需要更新到通用寄存器的数据</span>
<span class="w">      </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">regWData</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mem_wb_ctrl_data_toReg</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">mem_wb_readData</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">mem_wb_data_result</span><span class="p">;</span><span class="w"> </span>

<span class="w">      </span><span class="c1">//根据数据冒险的类型选择前递的数据</span>
<span class="w">      </span><span class="k">assign</span><span class="w"> </span><span class="n">forward_rs1_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">forward_rs1_sel</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">id_ex_data_regRData1</span><span class="w"> </span><span class="o">:</span>
<span class="w">                                </span><span class="p">(</span><span class="n">forward_rs1_sel</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">ex_mem_data_result</span><span class="w">   </span><span class="o">:</span>
<span class="w">                                </span><span class="p">(</span><span class="n">forward_rs1_sel</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">regWData</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>

<span class="w">      </span><span class="k">assign</span><span class="w"> </span><span class="n">forward_rs2_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">forward_rs2_sel</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">id_ex_data_regRData2</span><span class="w"> </span><span class="o">:</span>
<span class="w">                                </span><span class="p">(</span><span class="n">forward_rs2_sel</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">ex_mem_data_result</span><span class="w">   </span><span class="o">:</span>
<span class="w">                                </span><span class="p">(</span><span class="n">forward_rs2_sel</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">regWData</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>

<span class="k">endmodule</span>
</code></pre></div>
<p>这个模块通过比较当前指令需要读取的寄存器地址与执行阶段和内存访问阶段将要写入的地址，来判断是否需要进行数据前递。</p>
<ul>
<li>如果需要，它会选择合适的数据源进行前递，以避免由于数据冒险导致的性能损失。</li>
<li>如果不需要前递，它会直接使用译码阶段读取的寄存器数据。</li>
</ul>
<p>此外，该模块还考虑了写回阶段的数据，如果内存访问阶段有写操作，并且目标地址与当前指令读取的地址相同，那么它会使用写回阶段的数据。</p>
<h4 id="_32"><strong>访存控制模块设计</strong></h4>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">ex_mem_ctrl</span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">clk</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">reset</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_mem_ctrl_memRead</span><span class="p">,</span><span class="w">   </span><span class="c1">//memory读控制信号</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_mem_ctrl_memWrite</span><span class="p">,</span><span class="w">  </span><span class="c1">//memory写控制信号</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_mem_ctrl_maskMode</span><span class="p">,</span><span class="w">  </span><span class="c1">//mask模式选择</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_mem_ctrl_sext</span><span class="p">,</span><span class="w">      </span><span class="c1">//符号扩展</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_wb_ctrl_toReg</span><span class="p">,</span><span class="w">      </span><span class="c1">//写回寄存器的数据选择，“1”时为mem读取的数据</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">in_wb_ctrl_regWrite</span><span class="p">,</span><span class="w">   </span><span class="c1">//寄存器写控制信号</span>
<span class="w">  </span><span class="k">input</span><span class="w">        </span><span class="n">flush</span><span class="p">,</span><span class="w">                 </span><span class="c1">//流水线数据冲刷信号</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_mem_ctrl_memRead</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_mem_ctrl_memWrite</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out_mem_ctrl_maskMode</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_mem_ctrl_sext</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_wb_ctrl_toReg</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">       </span><span class="n">out_wb_ctrl_regWrite</span>
<span class="p">);</span>

<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_mem_ctrl_memRead</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_mem_ctrl_memWrite</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_mem_ctrl_maskMode</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_mem_ctrl_sext</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_wb_ctrl_toReg</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_wb_ctrl_regWrite</span><span class="p">;</span><span class="w"> </span>

<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">out_mem_ctrl_memRead</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_mem_ctrl_memRead</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">out_mem_ctrl_memWrite</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_mem_ctrl_memWrite</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">out_mem_ctrl_maskMode</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_mem_ctrl_maskMode</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">out_mem_ctrl_sext</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_mem_ctrl_sext</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">out_wb_ctrl_toReg</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_wb_ctrl_toReg</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">out_wb_ctrl_regWrite</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_wb_ctrl_regWrite</span><span class="p">;</span><span class="w"> </span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_mem_ctrl_memRead</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_mem_ctrl_memRead</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_mem_ctrl_memRead</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_mem_ctrl_memRead</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_mem_ctrl_memWrite</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_mem_ctrl_memWrite</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_mem_ctrl_memWrite</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_mem_ctrl_memWrite</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_mem_ctrl_maskMode</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">2&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_mem_ctrl_maskMode</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">2&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_mem_ctrl_maskMode</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_mem_ctrl_maskMode</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_mem_ctrl_sext</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_mem_ctrl_sext</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_mem_ctrl_sext</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_mem_ctrl_sext</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_wb_ctrl_toReg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_wb_ctrl_toReg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_wb_ctrl_toReg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_wb_ctrl_toReg</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_wb_ctrl_regWrite</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_wb_ctrl_regWrite</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_wb_ctrl_regWrite</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_wb_ctrl_regWrite</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>
<ol>
<li>
<p>reg_mem_ctrl_memRead: 这个时序逻辑块用于更新内存控制模块中的memRead寄存器。</p>
<ul>
<li>当复位信号为1时，将memRead寄存器的值置为0；</li>
<li>当流水线的冲刷控制flush信号为1时，也将 <code>memRead</code> 寄存器的值置为0；</li>
<li>否则，就把上一阶段送过来的控制信号（比如存储器读控制信号 <code>memRead</code>、存储器写控制信号 <code>memWrite</code>……等），通过寄存器保存下来，然后发送给存储器读写控制模块（<code>dmem_rw.v</code>）或者流水线的下一级使用。</li>
</ul>
</li>
<li>
<p><code>reg_mem_ctrl_memWrite; 
    reg_mem_ctrl_maskMode;
    reg_mem_ctrl_sext; 
    reg_wb_ctrl_toReg; 
    reg_wb_ctrl_regWrite;</code></p>
<p><strong>同1的时序逻辑</strong></p>
</li>
</ol>
<h4 id="_33"><strong>访存数据通路模块</strong></h4>
<p><strong>把访存阶段读取到的存储器数据，或者是指令执行产生的结果发送流水线的下一级处理。</strong></p>
<p><strong>由于下一级也就是流水线的最后一级——写回，所以访存的数据通路主要包括要写回的通用寄存器地址 regWAddr、访问存储器读取的数据 regRData2、指令运算的结果 result 等。</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">ex_mem</span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">clk</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">reset</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">in_regWAddr</span><span class="p">,</span><span class="w">    </span><span class="c1">//写回寄存器的地址</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_regRData2</span><span class="p">,</span><span class="w">   </span><span class="c1">//读存储器的数据</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">ex_result_sel</span><span class="p">,</span><span class="w">  </span><span class="c1">//执行结果选择</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">id_ex_data_imm</span><span class="p">,</span><span class="w"> </span><span class="c1">//指令立即数</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">alu_result</span><span class="p">,</span><span class="w">     </span><span class="c1">//ALU运算结果</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_pc</span><span class="p">,</span><span class="w">          </span><span class="c1">//当前PC值</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">flush</span><span class="p">,</span><span class="w">          </span><span class="c1">//流水线数据冲刷控制信号</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">data_regWAddr</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data_regRData2</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data_result</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data_pc</span>
<span class="p">);</span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_regWAddr</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_regRData2</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_result</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_pc</span><span class="p">;</span><span class="w"> </span>

<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">resulet_w</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">ex_result_sel</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2&#39;h0</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">alu_result</span><span class="w"> </span><span class="o">:</span>
<span class="w">                          </span><span class="p">(</span><span class="n">ex_result_sel</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2&#39;h1</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">id_ex_data_imm</span><span class="w"> </span><span class="o">:</span>
<span class="w">                          </span><span class="p">(</span><span class="n">ex_result_sel</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2&#39;h2</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="p">(</span><span class="n">in_pc</span><span class="w"> </span><span class="o">+</span><span class="mh">32&#39;h4</span><span class="p">)</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">data_regWAddr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_regWAddr</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">data_regRData2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_regRData2</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">data_result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_result</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">data_pc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_pc</span><span class="p">;</span><span class="w"> </span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_regWAddr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">5&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_regWAddr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">5&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_regWAddr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_regWAddr</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_regRData2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_regRData2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_regRData2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_regRData2</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">resulet_w</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_pc</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flush</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_pc</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_pc</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_pc</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
<blockquote>
<p>21-23行</p>
<p>ex_result_sel 就是对流水线执行阶段的结果进行选择。</p>
<p>当（ex_result_sel == 2’h0）时，就选择 ALU 的运算结果；</p>
<p>当（ex_result_sel == 2’h1）时，就会选择指令解码得到的立即数（其实就是对应 LUI 指令）；</p>
<p>当（ex_result_sel == 2’h2）时，选择 PC 加 4 的值，也就是下一个 PC 的值。</p>
<p>后面29行到最后，和上面的访存控制模块类似的逻辑</p>
</blockquote>
<ul>
<li>
<p><strong>补充</strong></p>
<blockquote>
<p>锁、内存屏障等概念其实说到底就是基于访存阶段进行的特性化操作</p>
</blockquote>
</li>
</ul>
<h4 id="_34">总结</h4>
<p><img src="https://static001.geekbang.org/resource/image/94/53/9407395b0d8dc0eef24878c1a9978353.jpg?wh=1920x1763" alt="img" style="zoom: 50%;" /></p>
<h4 id="_35">相关代码</h4>
<ul>
<li><code>forwarding.v</code>(数据前递模块)</li>
<li><code>ex_mem_ctrl.v</code>(访存控制模块)</li>
<li><code>ex_mem.v</code>(访存数据通路模块)</li>
</ul>
<h2 id="cpucpu_2">手写CPU（五）：CPU流水线写回模块</h2>
<h4 id="_36"><strong>流水线控制冒险</strong></h4>
<p>beq bne</p>
<blockquote>
<p>假如在流水线取出分支指令后，紧跟着在下一个时钟周期就会取下一条指令。但是，流水线并不知道下一条指令应该从哪里取，因为它刚从存储器中取出分支指令，还不能确定上一条分支指令是否会发生跳转。</p>
<p>上面这种流水线需要根据上一条指令的执行结果决定下一步行为的情况，就是流水线中的控制冒险</p>
</blockquote>
<ul>
<li>
<p><strong>解决：控制冒险？</strong></p>
<ol>
<li>
<p>流水线停顿（无法根除，又影响流水线性能）</p>
</li>
<li>
<p>只能优化 --&gt; 分支预测</p>
<blockquote>
<p>具体思路是这样的，当每次<strong>遇到条件分支指令</strong>时，预测分支会发生跳转，直接在分支指令的下一条取跳转后相应地址的指令。如果分支发生跳转的概率是 50%，那么这种优化方式就可以减少一半由控制冒险带来的性能损失。</p>
<p><strong>第一课中的if_pre.v就是这个功能</strong></p>
<div class="highlight"><pre><span></span><code><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">is_bxx</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">instr</span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="no">`OPCODE_BRANCH</span><span class="p">);</span><span class="w">   </span><span class="c1">//条件挑转指令的操作码</span>
<span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">is_jal</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">instr</span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="no">`OPCODE_JAL</span><span class="p">)</span><span class="w"> </span><span class="p">;</span><span class="w">     </span><span class="c1">//无条件跳转指令的操作码</span>

<span class="w"> </span><span class="c1">//B型指令的立即数拼接</span>
<span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">bimm</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="p">{{</span><span class="mh">20</span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">7</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">30</span><span class="o">:</span><span class="mh">25</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">8</span><span class="p">],</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">};</span>
<span class="w"> </span><span class="c1">//J型指令的立即数拼接</span>
<span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">jimm</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="p">{{</span><span class="mh">12</span><span class="p">{</span><span class="n">instr</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">19</span><span class="o">:</span><span class="mh">12</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">20</span><span class="p">],</span><span class="w"> </span><span class="n">instr</span><span class="p">[</span><span class="mh">30</span><span class="o">:</span><span class="mh">21</span><span class="p">],</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">};</span>

<span class="w"> </span><span class="c1">//指令地址的偏移量</span>
<span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">adder</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">is_jal</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">jimm</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="p">(</span><span class="n">is_bxx</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">bimm</span><span class="p">[</span><span class="mh">31</span><span class="p">])</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">bimm</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">4</span><span class="p">;</span>

<span class="w"> </span><span class="k">assign</span><span class="w"> </span><span class="n">pre_pc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">pc</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">adder</span><span class="p">;</span>
</code></pre></div>
<p>若不跳转，直接将流水线中处于取指、译码和执行阶段的指令清除。</p>
<p>有没有更加优化的功能？</p>
<blockquote>
<p>为了改进分支预测的代码，我们可以考虑实现一个简单的局部分支预测器（Local Branch Predictor）。局部分支预测器通常基于当前指令的局部历史来预测分支的走向。下面是一个简化的局部分支预测器的实现示例：</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">hazard_unit</span><span class="w"> </span><span class="p">#(</span>
<span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">BRANCH_HISTORY_BITS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="w"> </span><span class="c1">// 分支历史位数，可以根据需要调整</span>
<span class="p">)</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">pc</span><span class="p">,</span><span class="w">                  </span><span class="c1">// 当前程序计数器</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">rs1</span><span class="p">,</span><span class="w">                 </span><span class="c1">// 源寄存器1</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">rs2</span><span class="p">,</span><span class="w">                 </span><span class="c1">// 源寄存器2</span>
<span class="w">    </span><span class="k">input</span><span class="w">          </span><span class="n">alu_result</span><span class="p">,</span><span class="w">          </span><span class="c1">// ALU结果，用于比较</span>
<span class="w">    </span><span class="k">input</span><span class="w">          </span><span class="n">id_ex_branch</span><span class="p">,</span><span class="w">        </span><span class="c1">// 分支指令标志</span>
<span class="w">    </span><span class="k">input</span><span class="w">          </span><span class="n">id_ex_jump</span><span class="p">,</span><span class="w">          </span><span class="c1">// 跳转指令标志</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">id_ex_imm</span><span class="p">,</span><span class="w">            </span><span class="c1">// 立即数，用于比较</span>
<span class="w">    </span><span class="k">input</span><span class="w">          </span><span class="n">id_ex_memRead</span><span class="p">,</span><span class="w">       </span><span class="c1">// 内存读取标志</span>
<span class="w">    </span><span class="k">input</span><span class="w">          </span><span class="n">id_ex_memWrite</span><span class="p">,</span><span class="w">      </span><span class="c1">// 内存写入标志</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">id_ex_rd</span><span class="p">,</span><span class="w">             </span><span class="c1">// 目标寄存器</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">branch_history</span><span class="p">,</span><span class="w">    </span><span class="c1">// 分支历史寄存器</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">       </span><span class="n">pcFromTaken</span><span class="p">,</span><span class="w">        </span><span class="c1">// 分支预测结果</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">       </span><span class="n">stalling</span><span class="w">          </span><span class="c1">// 是否需要暂停流水线</span>
<span class="p">);</span>

<span class="c1">// 局部分支预测器的状态寄存器</span>
<span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">BRANCH_HISTORY_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">local_history</span><span class="p">;</span>

<span class="c1">// 更新分支历史</span>
<span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">local_history</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="c1">// 如果是分支或跳转指令，更新历史</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">id_ex_branch</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">id_ex_jump</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">local_history</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">local_history</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w"> </span><span class="c1">// 右移一位，为新的历史信息腾出空间</span>
<span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">alu_result</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="n">id_ex_imm</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                </span><span class="n">local_history</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span><span class="w"> </span><span class="c1">// 如果ALU结果与立即数不相等，预测分支将被执行</span>
<span class="w">            </span><span class="k">end</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>
<span class="k">end</span>

<span class="c1">// 根据局部分支历史预测分支的走向</span>
<span class="k">assign</span><span class="w"> </span><span class="n">branch_history</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">local_history</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">pcFromTaken</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">local_history</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span><span class="w"> </span><span class="c1">// 如果历史非零，预测分支将被执行</span>
<span class="k">assign</span><span class="w"> </span><span class="n">stalling</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">id_ex_branch</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">id_ex_jump</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">local_history</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">);</span><span class="w"> </span><span class="c1">// 如果历史为零，且是分支或跳转指令，需要暂停流水线</span>

<span class="k">endmodule</span>
</code></pre></div>
<p>在这个示例中，我们定义了一个名为<code>hazard_unit</code>的模块，它实现了一个简单的局部分支预测器。该预测器使用一个局部历史寄存器<code>local_history</code>来记录最近的分支行为。每次分支或跳转指令执行时，我们都会更新这个历史寄存器。如果ALU的结果与立即数不相等，我们预测分支将被执行，否则预测分支不会执行。</p>
<p>请注意，这是一个非常简化的分支预测器，它不考虑很多可能影响预测准确性的因素，如分支目标地址、程序的循环结构等。在实际的处理器设计中，可能需要更复杂的分支预测策略，如全局分支预测器、双向分支预测器、基于机器学习的预测器等。</p>
<p>此外，为了提高分支预测的准确性，还可以考虑以下策略：</p>
<ul>
<li>使用更大的分支历史表（BHT）来记录更长的分支历史。</li>
<li>实现分支目标缓冲区（BTB）来快速获取分支目标地址。</li>
<li>结合多种分支预测技术，如局部分支预测和全局分支预测。</li>
<li>使用饱和计数器来避免分支预测器被频繁的分支行为所误导。</li>
</ul>
<p>请根据你的具体需求和设计目标来选择合适的分支预测策略，并在实际应用中进行调整和优化。</p>
</blockquote>
</blockquote>
</li>
</ol>
</li>
</ul>
<h4 id="_37"><strong>控制冒险模块</strong></h4>
<p>这段代码定义了一个名为 <code>hazard</code> 的模块，它是处理器流水线中用于检测和处理数据冒险（Data Hazards）和控制冒险（Control Hazards）的单元。该模块通过分析当前指令的状态和其他信号来决定是否需要插入气泡（Stall）、清零（Flush）流水线或者更新程序计数器（PC）。</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">hazard</span><span class="w"> </span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">rs1</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">rs2</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">alu_result_0</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">id_ex_jump</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">id_ex_branch</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">id_ex_imm_31</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">id_ex_memRead</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">id_ex_memWrite</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">id_ex_rd</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">ex_mem_maskMode</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">ex_mem_memWrite</span><span class="p">,</span>

<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">    </span><span class="n">pcFromTaken</span><span class="p">,</span><span class="w">    </span><span class="c1">//分支指令执行结果，判断是否与预测方向一样</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">    </span><span class="n">pcStall</span><span class="p">,</span><span class="w">        </span><span class="c1">//程序计数器停止信号,流水线不读取新的指令</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">    </span><span class="n">IF_ID_stall</span><span class="p">,</span><span class="w">    </span><span class="c1">//流水线IF_ID段停止信号</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">    </span><span class="n">ID_EX_stall</span><span class="p">,</span><span class="w">    </span><span class="c1">//流水线ID_EX段停止信号</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">    </span><span class="n">ID_EX_flush</span><span class="p">,</span><span class="w">    </span><span class="c1">//流水线ID_EX段清零信号</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">    </span><span class="n">EX_MEM_flush</span><span class="p">,</span><span class="w">   </span><span class="c1">//流水线EX_MEM段清零信号</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">    </span><span class="n">IF_ID_flush</span><span class="w">     </span><span class="c1">//流水线IF_ID段清零信号</span>
<span class="p">);</span>

<span class="w">    </span><span class="c1">// 条件分支指令的条件比较结果</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">branch_do</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">((</span><span class="n">alu_result_0</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">id_ex_imm_31</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="o">~</span><span class="n">alu_result_0</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">id_ex_imm_31</span><span class="p">));</span>
<span class="w">    </span><span class="c1">// 确认分支指令跳转的信号</span>
<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">ex_mem_taken</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">id_ex_jump</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">id_ex_branch</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">branch_do</span><span class="p">);</span>

<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">id_ex_memAccess</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">id_ex_memRead</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">id_ex_memWrite</span><span class="p">;</span><span class="w"> </span>

<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">ex_mem_need_stall</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">ex_mem_memWrite</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">ex_mem_maskMode</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2&#39;h0</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ex_mem_maskMode</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2&#39;h1</span><span class="p">);</span><span class="w"> </span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">id_ex_memAccess</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">ex_mem_need_stall</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="n">pcFromTaken</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">      </span><span class="n">pcStall</span><span class="w">      </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">IF_ID_stall</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">IF_ID_flush</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">      </span><span class="n">ID_EX_stall</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">ID_EX_flush</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">      </span><span class="n">EX_MEM_flush</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">ex_mem_taken</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">pcFromTaken</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">pcStall</span><span class="w">      </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span>
<span class="w">      </span><span class="n">IF_ID_flush</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">ID_EX_flush</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">EX_MEM_flush</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">id_ex_memRead</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">id_ex_rd</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">rs1</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">id_ex_rd</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">rs2</span><span class="p">))</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="n">pcFromTaken</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">      </span><span class="n">pcStall</span><span class="w">     </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">IF_ID_stall</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">ID_EX_flush</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="n">pcFromTaken</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w">  </span>
<span class="w">      </span><span class="n">pcStall</span><span class="w">        </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span>
<span class="w">      </span><span class="n">IF_ID_stall</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">      </span><span class="n">ID_EX_stall</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">      </span><span class="n">ID_EX_flush</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">      </span><span class="n">EX_MEM_flush</span><span class="w">   </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w">  </span>
<span class="w">      </span><span class="n">IF_ID_flush</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
<ul>
<li>
<p>什么时候产生上面的控制信号？三种情况</p>
<ol>
<li>
<p>数据相关性问题</p>
<p>数据相关指的是指令之间存在的依赖关系。当两条指令之间存在相关关系时，它们就不能在流水线中重叠执行。例如，前一条指令是访存指令 Store，后一条也是 Load 或者 Store 指令，因为我们采用的是同步 RAM，需要先读出再写入，占用两个时钟周期，所以这时要把之后的指令停一个时钟周期。</p>
<div class="highlight"><pre><span></span><code><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">ID_EX_memAccess</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">EX_MEM_need_stall</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="n">pcFromTaken</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">      </span><span class="n">pcStall</span><span class="w">      </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">IF_ID_stall</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">IF_ID_flush</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">      </span><span class="n">ID_EX_stall</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">ID_EX_flush</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">      </span><span class="n">EX_MEM_flush</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
</code></pre></div>
</li>
<li>
<p>分支预测失败</p>
<p>当分支指令执行之后，如果发现分支跳转的方向与预测方向不一致。这时就需要冲刷流水线，清除处于取指、译码阶段的指令数据，更新 PC 值。</p>
<div class="highlight"><pre><span></span><code><span class="w"> </span><span class="c1">// 分支预测失败，需要冲刷流水线，更新pc值</span>
<span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">EX_MEM_taken</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">pcFromTaken</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w"> </span>
<span class="w">      </span><span class="n">pcStall</span><span class="w">      </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span>
<span class="w">      </span><span class="n">IF_ID_flush</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">ID_EX_flush</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">EX_MEM_flush</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
</code></pre></div>
</li>
<li>
<p>数据冒险问题</p>
<p>当前一条指令是 Load，后一条指令的源寄存器 rs1 和 rs2 依赖于前一条从存储器中读出来的值，需要把 Load 指令之后的指令停顿一个时钟周期，而且还要冲刷 ID _EX 阶段的指令数据。</p>
<div class="highlight"><pre><span></span><code><span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">ID_EX_memRead</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">ID_EX_rd</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">rs1</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">ID_EX_rd</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">rs2</span><span class="p">))</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="n">pcFromTaken</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">      </span><span class="n">pcStall</span><span class="w">     </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">IF_ID_stall</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="n">ID_EX_flush</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
</code></pre></div>
</li>
</ol>
</li>
</ul>
<blockquote>
<p>在处理器的流水线设计中，掩码模式（Mask Mode）通常与内存访问操作中的字（Word）、半字（Halfword）或字节（Byte）级别的读写有关。</p>
<p>掩码模式用于指定内存操作的大小（宽度），以及如何正确地处理地址未对齐的情况。</p>
<p>在RISC-V等处理器架构中，内存访问指令可以指定不同的掩码模式，这些模式决定了如何处理内存中的字节、半字或字。例如：</p>
<ul>
<li><strong>字（Word）</strong>：通常是32位宽。在进行字级别的内存访问时，如果地址是对齐的（即地址的最低两位是0），则可以直接访问该地址。</li>
<li><strong>半字（Halfword）</strong>：通常是16位宽。在进行半字级别的内存访问时，如果地址的最低位是0（但不一定是偶数），则可以访问该地址。</li>
<li><strong>字节（Byte）</strong>：通常是8位宽。在进行字节级别的内存访问时，任何地址都可以访问，但可能需要处理符号扩展或其他转换。</li>
</ul>
<p>掩码模式通常由指令中的特定位来指定，它告诉处理器在执行内存操作时应该使用哪种访问大小。在流水线设计中，掩码模式对于确保数据正确性和处理潜在的数据冒险非常重要。</p>
<p>在您提供的代码段中，<code>ex_mem_maskMode</code>是一个两位的输入信号，它指示当前执行的内存操作使用的掩码模式。如果掩码模式指示正在进行字或半字级别的内存访问，并且同时存在内存写操作，那么可能需要插入气泡来等待写操作完成，以确保后续的读取操作不会读取到未更新的数据。这种情况下，流水线的不同阶段会被暂停（通过设置<code>stall</code>信号），并且可能需要清零某些阶段（通过设置<code>flush</code>信号），以避免数据冒险和确保数据的一致性。</p>
<blockquote>
<p>就有点像x86汇编的WORD PTR 关键字了是吧</p>
</blockquote>
</blockquote>
<h4 id="_38"><strong>写回</strong>控制模块</h4>
<p><strong>选择存储器读取回来的数据作为写回的结果，或者选择流水线执行运算之后产生的数据作为写回结果</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">mem_wb_ctrl</span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w">   </span><span class="n">clk</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">   </span><span class="n">reset</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">   </span><span class="n">in_wb_ctrl_toReg</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">   </span><span class="n">in_wb_ctrl_regWrite</span><span class="p">,</span>

<span class="w">  </span><span class="k">output</span><span class="w">  </span><span class="n">data_wb_ctrl_toReg</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">  </span><span class="n">data_wb_ctrl_regWrite</span>
<span class="p">);</span>

<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_wb_ctrl_toReg</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w">  </span><span class="n">reg_wb_ctrl_regWrite</span><span class="p">;</span><span class="w"> </span>

<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">data_wb_ctrl_toReg</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_wb_ctrl_toReg</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">data_wb_ctrl_regWrite</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_wb_ctrl_regWrite</span><span class="p">;</span><span class="w"> </span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_wb_ctrl_toReg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_wb_ctrl_toReg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_wb_ctrl_toReg</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_wb_ctrl_regWrite</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_wb_ctrl_regWrite</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_wb_ctrl_regWrite</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>
<ul>
<li>两个关键信号<ol>
<li><strong>写回寄存器的数据选择信号 wb_ctrl_toReg</strong><ol>
<li>当这个信号为“1”时，选择从存储器读取的数值作为写回数据，</li>
<li>为“0”把流水线的运算结果作为写回数据。</li>
</ol>
</li>
<li>寄存器的写控制信号 wb_ctrl_regWrite，<ol>
<li>当这个信号为“1”时，开始往目标寄存器写回指令执行的结果。</li>
</ol>
</li>
</ol>
</li>
</ul>
<p>这个模块的主要功能是在每个时钟周期更新其内部寄存器的值，以存储来自EX-MEM阶段的控制信号。这些控制信号指示是否应该将数据写回寄存器，以及是否应该执行寄存器的写操作。</p>
<p>通过这种方式，<code>mem_wb_ctrl</code>模块确保了在写回阶段，数据能够根据之前的执行结果和控制信号正确地写入到目标寄存器中。如果发生复位，所有的控制信号都会被清零，以确保流水线能够从已知的初始状态重新开始执行。</p>
<h4 id="_39">写回数据通路模块</h4>
<p>写回数据通路模块产生的信号主要包括</p>
<ul>
<li>
<p>写回目标寄存器的地址 reg_WAddr</p>
</li>
<li>
<p>流水线执行运算后的结果数据 result</p>
</li>
<li>
<p>从存储器读取的数据 readData</p>
</li>
</ul>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">mem_wb</span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">clk</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">reset</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">in_regWAddr</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_result</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_readData</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in_pc</span><span class="p">,</span>

<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">data_regWAddr</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data_result</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data_readData</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data_pc</span>
<span class="p">);</span>

<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">reg_regWAddr</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_result</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_readData</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_pc</span><span class="p">;</span><span class="w"> </span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_regWAddr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">5&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w">  </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_regWAddr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_regWAddr</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_result</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_result</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_readData</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_readData</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_readData</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w">    </span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_pc</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w">  </span><span class="k">begin</span><span class="w"> </span>
<span class="w">      </span><span class="n">reg_pc</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">in_pc</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">data_regWAddr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_regWAddr</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">data_result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_result</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">data_readData</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_readData</span><span class="p">;</span><span class="w"> </span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">data_pc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_pc</span><span class="p">;</span><span class="w"> </span>

<span class="k">endmodule</span>
</code></pre></div>
<blockquote>
<p>注意：</p>
<p>写回阶段的模块没有了流水线的停止控制信号 stall 和流水线的冲刷控制信号 flush。</p>
<p>这是因为写回阶段的数据经过了数据冒险和控制冒险模块的处理，已经可以确保流水线产生的结果无误了，所以写回阶段的数据不受停止信号 stall 和清零信号 flush 的控制。</p>
</blockquote>
<h4 id="_40"><strong>总结</strong></h4>
<p><img src="https://static001.geekbang.org/resource/image/1e/e6/1e593yy8c0627efb9b0809de38aeb7e6.jpg?wh=1920x1722" alt="img" style="zoom: 67%;" /></p>
<h4 id="_41">相关代码</h4>
<ul>
<li><code>hazard.v</code>(控制冒险模块)</li>
<li><code>mem_wb_ctrl.v</code>(写回控制模块)</li>
<li><code>mem_wb.v</code>(写回数据模块)</li>
</ul>
<h2 id="cpucpu_3">手写CPU（六）：让CPU跑起来</h2>
<h4 id="_42"><strong>系统总线设计</strong></h4>
<p>总线是连接多个部件的信息传输线，它是各部件共享的传输介质。</p>
<p><strong>在某一时刻，只允许有一个部件向总线发送信息，而多个部件可以同时从总线上接收相同的信息。</strong></p>
<p><strong>MiniCPU 的系统总线用来连接 CPU 内核与外设，完成信息传输的功能。</strong></p>
<p>系统总线在整个 MiniCPU 中是一个很关键的模块。你可以这样理解，<strong>总线就是 CPU 内核跟其他外设部件的“联络员”</strong>。</p>
<p>举几个例子，总线可以从 ROM 中读取指令，再交给 CPU 去执行；</p>
<p>CPU 运行程序时的变量，也会交由总线保存到 RAM 中；</p>
<p>用来实现芯片与外部通信的 UART 模块，也需要通过总线跟 CPU 进行信息交换……</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">sys_bus</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="c1">// cpu -&gt; imem</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cpu_imem_addr</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cpu_imem_data</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">imem_addr</span><span class="p">,</span><span class="w">              </span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">imem_data</span><span class="p">,</span><span class="w"> </span>

<span class="w">    </span><span class="c1">// cpu -&gt; bus</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cpu_dmem_addr</span><span class="p">,</span><span class="w">        </span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cpu_dmem_data_in</span><span class="p">,</span><span class="w">     </span>
<span class="w">    </span><span class="k">input</span><span class="w">         </span><span class="n">cpu_dmem_wen</span><span class="p">,</span><span class="w">        </span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cpu_dmem_data_out</span><span class="p">,</span>

<span class="w">    </span><span class="c1">// bus -&gt; ram </span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dmem_read_data</span><span class="p">,</span><span class="w">     </span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dmem_write_data</span><span class="p">,</span><span class="w">    </span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dmem_addr</span><span class="p">,</span><span class="w">           </span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">    </span><span class="n">dmem_wen</span><span class="p">,</span>

<span class="w">    </span><span class="c1">// bus -&gt; rom </span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dmem_rom_read_data</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dmem_rom_addr</span><span class="p">,</span><span class="w"> </span>

<span class="w">    </span><span class="c1">// bus -&gt; uart</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">uart_read_data</span><span class="p">,</span><span class="w">   </span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">uart_write_data</span><span class="p">,</span><span class="w">   </span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">uart_addr</span><span class="p">,</span><span class="w">         </span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">    </span><span class="n">uart_wen</span>
<span class="p">);</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">imem_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cpu_imem_addr</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">cpu_imem_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">imem_data</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">dmem_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cpu_dmem_addr</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">dmem_write_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cpu_dmem_data_in</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">dmem_rom_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cpu_dmem_addr</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">uart_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cpu_dmem_addr</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">uart_write_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cpu_dmem_data_in</span><span class="p">;</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">cpu_dmem_addr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">28</span><span class="p">])</span>
<span class="w">            </span><span class="mh">4&#39;h0</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span><span class="w">                </span><span class="c1">//ROM</span>
<span class="w">                </span><span class="n">cpu_dmem_data_out</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">dmem_rom_read_data</span><span class="p">;</span>
<span class="w">                </span><span class="n">dmem_wen</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">                </span><span class="n">uart_wen</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">            </span><span class="k">end</span>
<span class="w">            </span><span class="mh">4&#39;h1</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span><span class="w">               </span><span class="c1">// RAM</span>
<span class="w">                </span><span class="n">dmem_wen</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">cpu_dmem_wen</span><span class="p">;</span>
<span class="w">                </span><span class="n">cpu_dmem_data_out</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">dmem_read_data</span><span class="p">;</span>
<span class="w">                </span><span class="n">uart_wen</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">            </span><span class="k">end</span>
<span class="w">            </span><span class="mh">4&#39;h2</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span><span class="w">               </span><span class="c1">// uart io</span>
<span class="w">                </span><span class="n">uart_wen</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">cpu_dmem_wen</span><span class="p">;</span>
<span class="w">                </span><span class="n">cpu_dmem_data_out</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">uart_read_data</span><span class="p">;</span>
<span class="w">                </span><span class="n">dmem_wen</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">            </span><span class="k">end</span>
<span class="w">            </span><span class="k">default</span><span class="o">:</span><span class="w">   </span><span class="k">begin</span>
<span class="w">                </span><span class="n">dmem_wen</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">                </span><span class="n">uart_wen</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">                </span><span class="n">cpu_dmem_data_out</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">            </span><span class="k">end</span>
<span class="w">        </span><span class="k">endcase</span>
<span class="w">    </span><span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
<p><img src="pic/ac1d4cf173d140225fff21f2c9fedb0e.jpg" alt="img" style="zoom: 50%;" /></p>
<p>CPU 内核具有系统总线的控制权，它可以通过系统总线，发起对外设的访问，而外设只能响应从 CPU 内核发来的各种总线命令。</p>
<p><strong>因此，每个外设都需要有一个固定的地址，作为 CPU 访问特定外设的标识。</strong></p>
<p>以下就是给从设备分配的地址空间：</p>
<blockquote>
<p>// 设备地址空间</p>
<p>// 0x0000_0000 -ROM (word to byte )</p>
<p>// 0x1000_0000 -RAM (word to byte )</p>
<p>// 0x2000_0000 -uart (word to byte )</p>
<p>// 0x3000_0000 -other(word to byte )</p>
</blockquote>
<h4 id="rom"><strong>ROM的实现</strong></h4>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">imem</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">addr1</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">imem_o1</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">addr2</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">imem_o2</span>
<span class="p">);</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">imem_reg</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">4096</span><span class="p">];</span>

<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">imem_o1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">imem_reg</span><span class="p">[</span><span class="n">addr1</span><span class="p">];</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">imem_o2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">imem_reg</span><span class="p">[</span><span class="n">addr2</span><span class="p">];</span>

<span class="k">endmodule</span>
</code></pre></div>
<p>为了方便学习和仿真，我们使用了寄存器（reg）临时定义了一个指令存储器 imem，并在仿真的顶层（tb_top.v）使用了$readmemh（）函数，把编译好的二进制指令读入到 imem 中，以便 CPU 内部读取并执行这些指令。</p>
<p>这里我们设置的存储器在功能上是只读的。以下就是仿真的顶层（tb_top.v）调用 $ readmemh（）函数的语句。</p>
<div class="highlight"><pre><span></span><code><span class="nv">$readmemh</span><span class="o">(</span><span class="sb">`</span>HEXFILE,<span class="w"> </span>MiniCPU.u_imem.imem_reg<span class="o">)</span><span class="p">;</span>
</code></pre></div>
<p>函数里面有两个参数，一个是存放二进制指令的文件（HEXFILE），另一个就是实现 ROM 功能的寄存器（imem_reg）。</p>
<p>这条语句可以在我们启动 CPU 仿真时，把二进制的指令一次性读入到 imem 中，这样 CPU 运行的过程中就可以取 imem 中的指令去执行了。</p>
<h4 id="ram"><strong>随机访问存储器RAM</strong></h4>
<p>和 ROM 一样，为了方便对设计的 MiniCPU 进行仿真验证，我们还是用寄存器（reg）临时构建了一个数据存储器 dmem，作为 MiniCPU 中的 RAM 使用。虽然临时构建的存储器和实际的 RAM 有点差别，但我们还在初期学习阶段，这已经足够了。</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">dmem</span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">addr</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">we</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">din</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>

<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dout</span>
<span class="p">);</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dmem_reg</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">4095</span><span class="p">];</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">we</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">dmem_reg</span><span class="p">[</span><span class="n">addr</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">din</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">            </span><span class="n">dout</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">dmem_reg</span><span class="p">[</span><span class="n">addr</span><span class="p">];</span>
<span class="w">    </span><span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>
<h4 id="uart"><strong>外设UART设计</strong></h4>
<ul>
<li>
<p>UART 的全称叫通用异步收发传输器（Universal Asynchronous Receiver/Transmitter），它是一种串行、异步、全双工的通信协议，是电子设备间进行异步通信的常用模块。</p>
<p>UART 负责对系统总线的并行数据和串行口上的串行数据进行转换，通信双方采用相同的波特率。</p>
<p>在不使用时钟信号线的情况下，<strong>仅用一根数据发送信号线和一根数据接收信号线（Rx 和 Tx）</strong>就可以完成两个设备间的通信，因此我们也把 UART 称为异步串行通信。</p>
</li>
<li>
<p>串行通信是指，利用一条传输线将数据<strong>按顺序一位位</strong>传送的过程。</p>
<p>UART 的发送模块会把来自 CPU 总线的并行数据转换为串行数据，</p>
<p>再以串行方式将其发送到另一个设备的 UART 接收端。</p>
<p>然后由 UART 的接收模块把串行数据转换为并行数据，以便接收设备存储和使用这些数据。</p>
</li>
</ul>
<p><img alt="img" src="https://static001.geekbang.org/resource/image/e7/c2/e7308850a0d185b3ccdde6b7ef4806c2.jpg?wh=1920x872" />UART 传输数据包括<strong>起始位</strong>、<strong>数据位</strong>、<strong>奇偶校验位</strong>、<strong>停止位和空闲位</strong>。UART 数据传输线通常<strong>在不传输数据时保持在高电平</strong>。</p>
<ul>
<li><strong>起始位</strong>是在数据线上先发出一个逻辑低电平“0”信号，表示数据传输的开始。</li>
<li><strong>数据位</strong>是由 5~8 位逻辑高低电平表示的“1”或“0”信号。</li>
<li><strong>校验位</strong>在传输的数据位的后面加 1bit，表示“1”的位数应为偶数（偶校验）或奇数（奇校验）。</li>
<li><strong>停止位</strong>是一个数据位宽的 1 倍、1.5 倍、或者 2 倍的高电平信号，它是一次数据传输的结束标志。</li>
<li><strong>空闲位</strong>是数据传输线处于逻辑高电平状态，表示当前线路上处于空闲状态，没有数据传送。</li>
</ul>
<p><strong>具体实现</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">uart_tx</span><span class="p">(</span>
<span class="k">input</span><span class="w">           </span><span class="n">clk</span><span class="w">         </span><span class="p">,</span><span class="w"> </span><span class="c1">// Top level system clock input.</span>
<span class="k">input</span><span class="w">           </span><span class="n">resetn</span><span class="w">      </span><span class="p">,</span><span class="w"> </span><span class="c1">// Asynchronous active low reset.</span>
<span class="k">output</span><span class="w">          </span><span class="n">uart_txd</span><span class="w">    </span><span class="p">,</span><span class="w"> </span><span class="c1">// UART transmit pin.</span>
<span class="k">output</span><span class="w">          </span><span class="n">uart_tx_busy</span><span class="p">,</span><span class="w"> </span><span class="c1">// Module busy sending previous item.</span>
<span class="k">input</span><span class="w">           </span><span class="n">uart_tx_en</span><span class="w">  </span><span class="p">,</span><span class="w"> </span><span class="c1">// Send the data on uart_tx_data</span>
<span class="k">input</span><span class="w">   </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">uart_tx_data</span><span class="w">  </span><span class="c1">// The data to be sent</span>
<span class="p">);</span>
<span class="w">    </span><span class="p">......</span><span class="c1">//具体看源码</span>
</code></pre></div>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">uart_rx</span><span class="p">(</span>
<span class="k">input</span><span class="w">         </span><span class="n">clk</span><span class="w">          </span><span class="p">,</span><span class="w"> </span><span class="c1">// Top level system clock input.</span>
<span class="k">input</span><span class="w">         </span><span class="n">resetn</span><span class="w">       </span><span class="p">,</span><span class="w"> </span><span class="c1">// Asynchronous active low reset.</span>
<span class="k">input</span><span class="w">         </span><span class="n">uart_rxd</span><span class="w">     </span><span class="p">,</span><span class="w"> </span><span class="c1">// UART Recieve pin.</span>
<span class="k">input</span><span class="w">         </span><span class="n">uart_rx_en</span><span class="w">   </span><span class="p">,</span><span class="w"> </span><span class="c1">// Recieve enable</span>
<span class="k">output</span><span class="w">        </span><span class="n">uart_rx_break</span><span class="p">,</span><span class="w"> </span><span class="c1">// Did we get a BREAK message?</span>
<span class="k">output</span><span class="w">        </span><span class="n">uart_rx_valid</span><span class="p">,</span><span class="w"> </span><span class="c1">// Valid data recieved and available.</span>
<span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">  </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">uart_rx_data</span><span class="w">   </span><span class="c1">// The recieved data.</span>
<span class="p">);</span>
<span class="w">    </span><span class="p">......</span><span class="c1">//具体看源码</span>
</code></pre></div>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "../../../../..", "features": [], "search": "../../../../../assets/javascripts/workers/search.6ce7567c.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../../../../../assets/javascripts/bundle.83f73b43.min.js"></script>
      
    
  </body>
</html>