To implement 4x2 Priority Encoder in Verilog.
