ARM GAS  /tmp/ccvhMGf1.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SPI1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_SPI1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_SPI1_Init:
  27              	.LFB1026:
  28              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI1 init function */
  30:Core/Src/spi.c **** void MX_SPI1_Init(void)
ARM GAS  /tmp/ccvhMGf1.s 			page 2


  31:Core/Src/spi.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  40:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  38              		.loc 1 40 3 view .LVU1
  39              		.loc 1 40 18 is_stmt 0 view .LVU2
  40 0002 1048     		ldr	r0, .L5
  41 0004 104B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  43              		.loc 1 41 3 is_stmt 1 view .LVU3
  44              		.loc 1 41 19 is_stmt 0 view .LVU4
  45 0008 4FF48273 		mov	r3, #260
  46 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  47              		.loc 1 42 3 is_stmt 1 view .LVU5
  48              		.loc 1 42 24 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
  51              		.loc 1 43 3 is_stmt 1 view .LVU7
  52              		.loc 1 43 23 is_stmt 0 view .LVU8
  53 0012 4FF44072 		mov	r2, #768
  54 0016 C260     		str	r2, [r0, #12]
  44:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  55              		.loc 1 44 3 is_stmt 1 view .LVU9
  56              		.loc 1 44 26 is_stmt 0 view .LVU10
  57 0018 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  58              		.loc 1 45 3 is_stmt 1 view .LVU11
  59              		.loc 1 45 23 is_stmt 0 view .LVU12
  60 001a 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  61              		.loc 1 46 3 is_stmt 1 view .LVU13
  62              		.loc 1 46 18 is_stmt 0 view .LVU14
  63 001c 4FF40072 		mov	r2, #512
  64 0020 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  65              		.loc 1 47 3 is_stmt 1 view .LVU15
  66              		.loc 1 47 32 is_stmt 0 view .LVU16
  67 0022 C361     		str	r3, [r0, #28]
  48:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  /tmp/ccvhMGf1.s 			page 3


  68              		.loc 1 48 3 is_stmt 1 view .LVU17
  69              		.loc 1 48 23 is_stmt 0 view .LVU18
  70 0024 0362     		str	r3, [r0, #32]
  49:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  71              		.loc 1 49 3 is_stmt 1 view .LVU19
  72              		.loc 1 49 21 is_stmt 0 view .LVU20
  73 0026 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  74              		.loc 1 50 3 is_stmt 1 view .LVU21
  75              		.loc 1 50 29 is_stmt 0 view .LVU22
  76 0028 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  77              		.loc 1 51 3 is_stmt 1 view .LVU23
  78              		.loc 1 51 28 is_stmt 0 view .LVU24
  79 002a 0722     		movs	r2, #7
  80 002c C262     		str	r2, [r0, #44]
  52:Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  81              		.loc 1 52 3 is_stmt 1 view .LVU25
  82              		.loc 1 52 24 is_stmt 0 view .LVU26
  83 002e 0363     		str	r3, [r0, #48]
  53:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  84              		.loc 1 53 3 is_stmt 1 view .LVU27
  85              		.loc 1 53 23 is_stmt 0 view .LVU28
  86 0030 0823     		movs	r3, #8
  87 0032 4363     		str	r3, [r0, #52]
  54:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  88              		.loc 1 54 3 is_stmt 1 view .LVU29
  89              		.loc 1 54 7 is_stmt 0 view .LVU30
  90 0034 FFF7FEFF 		bl	HAL_SPI_Init
  91              	.LVL0:
  92              		.loc 1 54 6 view .LVU31
  93 0038 00B9     		cbnz	r0, .L4
  94              	.L1:
  55:Core/Src/spi.c ****   {
  56:Core/Src/spi.c ****     Error_Handler();
  57:Core/Src/spi.c ****   }
  58:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** }
  95              		.loc 1 62 1 view .LVU32
  96 003a 08BD     		pop	{r3, pc}
  97              	.L4:
  56:Core/Src/spi.c ****   }
  98              		.loc 1 56 5 is_stmt 1 view .LVU33
  99 003c FFF7FEFF 		bl	Error_Handler
 100              	.LVL1:
 101              		.loc 1 62 1 is_stmt 0 view .LVU34
 102 0040 FBE7     		b	.L1
 103              	.L6:
 104 0042 00BF     		.align	2
 105              	.L5:
 106 0044 00000000 		.word	.LANCHOR0
 107 0048 00300140 		.word	1073819648
 108              		.cfi_endproc
 109              	.LFE1026:
ARM GAS  /tmp/ccvhMGf1.s 			page 4


 111              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 112              		.align	1
 113              		.global	HAL_SPI_MspInit
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 117              		.fpu fpv4-sp-d16
 119              	HAL_SPI_MspInit:
 120              	.LVL2:
 121              	.LFB1027:
  63:Core/Src/spi.c **** 
  64:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  65:Core/Src/spi.c **** {
 122              		.loc 1 65 1 is_stmt 1 view -0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 32
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		.loc 1 65 1 is_stmt 0 view .LVU36
 127 0000 30B5     		push	{r4, r5, lr}
 128              	.LCFI1:
 129              		.cfi_def_cfa_offset 12
 130              		.cfi_offset 4, -12
 131              		.cfi_offset 5, -8
 132              		.cfi_offset 14, -4
 133 0002 89B0     		sub	sp, sp, #36
 134              	.LCFI2:
 135              		.cfi_def_cfa_offset 48
  66:Core/Src/spi.c **** 
  67:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 136              		.loc 1 67 3 is_stmt 1 view .LVU37
 137              		.loc 1 67 20 is_stmt 0 view .LVU38
 138 0004 0023     		movs	r3, #0
 139 0006 0393     		str	r3, [sp, #12]
 140 0008 0493     		str	r3, [sp, #16]
 141 000a 0593     		str	r3, [sp, #20]
 142 000c 0693     		str	r3, [sp, #24]
 143 000e 0793     		str	r3, [sp, #28]
  68:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 144              		.loc 1 68 3 is_stmt 1 view .LVU39
 145              		.loc 1 68 15 is_stmt 0 view .LVU40
 146 0010 0268     		ldr	r2, [r0]
 147              		.loc 1 68 5 view .LVU41
 148 0012 1C4B     		ldr	r3, .L11
 149 0014 9A42     		cmp	r2, r3
 150 0016 01D0     		beq	.L10
 151              	.LVL3:
 152              	.L7:
  69:Core/Src/spi.c ****   {
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  73:Core/Src/spi.c ****     /* SPI1 clock enable */
  74:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  75:Core/Src/spi.c **** 
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  77:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  78:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
ARM GAS  /tmp/ccvhMGf1.s 			page 5


  79:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  80:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  81:Core/Src/spi.c ****     PB3     ------> SPI1_SCK
  82:Core/Src/spi.c ****     */
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  86:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  87:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  88:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  89:Core/Src/spi.c **** 
  90:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
  91:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  92:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  93:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  94:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  95:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  96:Core/Src/spi.c **** 
  97:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
  98:Core/Src/spi.c **** 
  99:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 100:Core/Src/spi.c ****   }
 101:Core/Src/spi.c **** }
 153              		.loc 1 101 1 view .LVU42
 154 0018 09B0     		add	sp, sp, #36
 155              	.LCFI3:
 156              		.cfi_remember_state
 157              		.cfi_def_cfa_offset 12
 158              		@ sp needed
 159 001a 30BD     		pop	{r4, r5, pc}
 160              	.LVL4:
 161              	.L10:
 162              	.LCFI4:
 163              		.cfi_restore_state
  74:Core/Src/spi.c **** 
 164              		.loc 1 74 5 is_stmt 1 view .LVU43
 165              	.LBB2:
  74:Core/Src/spi.c **** 
 166              		.loc 1 74 5 view .LVU44
  74:Core/Src/spi.c **** 
 167              		.loc 1 74 5 view .LVU45
 168 001c 03F56043 		add	r3, r3, #57344
 169 0020 1A6E     		ldr	r2, [r3, #96]
 170 0022 42F48052 		orr	r2, r2, #4096
 171 0026 1A66     		str	r2, [r3, #96]
  74:Core/Src/spi.c **** 
 172              		.loc 1 74 5 view .LVU46
 173 0028 1A6E     		ldr	r2, [r3, #96]
 174 002a 02F48052 		and	r2, r2, #4096
 175 002e 0092     		str	r2, [sp]
  74:Core/Src/spi.c **** 
 176              		.loc 1 74 5 view .LVU47
 177 0030 009A     		ldr	r2, [sp]
 178              	.LBE2:
  74:Core/Src/spi.c **** 
 179              		.loc 1 74 5 view .LVU48
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /tmp/ccvhMGf1.s 			page 6


 180              		.loc 1 76 5 view .LVU49
 181              	.LBB3:
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 182              		.loc 1 76 5 view .LVU50
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 183              		.loc 1 76 5 view .LVU51
 184 0032 DA6C     		ldr	r2, [r3, #76]
 185 0034 42F00102 		orr	r2, r2, #1
 186 0038 DA64     		str	r2, [r3, #76]
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 187              		.loc 1 76 5 view .LVU52
 188 003a DA6C     		ldr	r2, [r3, #76]
 189 003c 02F00102 		and	r2, r2, #1
 190 0040 0192     		str	r2, [sp, #4]
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 191              		.loc 1 76 5 view .LVU53
 192 0042 019A     		ldr	r2, [sp, #4]
 193              	.LBE3:
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 194              		.loc 1 76 5 view .LVU54
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 195              		.loc 1 77 5 view .LVU55
 196              	.LBB4:
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 197              		.loc 1 77 5 view .LVU56
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 198              		.loc 1 77 5 view .LVU57
 199 0044 DA6C     		ldr	r2, [r3, #76]
 200 0046 42F00202 		orr	r2, r2, #2
 201 004a DA64     		str	r2, [r3, #76]
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 202              		.loc 1 77 5 view .LVU58
 203 004c DB6C     		ldr	r3, [r3, #76]
 204 004e 03F00203 		and	r3, r3, #2
 205 0052 0293     		str	r3, [sp, #8]
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 206              		.loc 1 77 5 view .LVU59
 207 0054 029B     		ldr	r3, [sp, #8]
 208              	.LBE4:
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 209              		.loc 1 77 5 view .LVU60
  83:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 210              		.loc 1 83 5 view .LVU61
  83:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 211              		.loc 1 83 25 is_stmt 0 view .LVU62
 212 0056 C023     		movs	r3, #192
 213 0058 0393     		str	r3, [sp, #12]
  84:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 214              		.loc 1 84 5 is_stmt 1 view .LVU63
  84:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 215              		.loc 1 84 26 is_stmt 0 view .LVU64
 216 005a 0225     		movs	r5, #2
 217 005c 0495     		str	r5, [sp, #16]
  85:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 218              		.loc 1 85 5 is_stmt 1 view .LVU65
  86:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 219              		.loc 1 86 5 view .LVU66
ARM GAS  /tmp/ccvhMGf1.s 			page 7


  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 220              		.loc 1 87 5 view .LVU67
  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 221              		.loc 1 87 31 is_stmt 0 view .LVU68
 222 005e 0524     		movs	r4, #5
 223 0060 0794     		str	r4, [sp, #28]
  88:Core/Src/spi.c **** 
 224              		.loc 1 88 5 is_stmt 1 view .LVU69
 225 0062 03A9     		add	r1, sp, #12
 226 0064 4FF09040 		mov	r0, #1207959552
 227              	.LVL5:
  88:Core/Src/spi.c **** 
 228              		.loc 1 88 5 is_stmt 0 view .LVU70
 229 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 230              	.LVL6:
  90:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 231              		.loc 1 90 5 is_stmt 1 view .LVU71
  90:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 232              		.loc 1 90 25 is_stmt 0 view .LVU72
 233 006c 0823     		movs	r3, #8
 234 006e 0393     		str	r3, [sp, #12]
  91:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 235              		.loc 1 91 5 is_stmt 1 view .LVU73
  91:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 236              		.loc 1 91 26 is_stmt 0 view .LVU74
 237 0070 0495     		str	r5, [sp, #16]
  92:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 238              		.loc 1 92 5 is_stmt 1 view .LVU75
  92:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 239              		.loc 1 92 26 is_stmt 0 view .LVU76
 240 0072 0023     		movs	r3, #0
 241 0074 0593     		str	r3, [sp, #20]
  93:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 242              		.loc 1 93 5 is_stmt 1 view .LVU77
  93:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 243              		.loc 1 93 27 is_stmt 0 view .LVU78
 244 0076 0693     		str	r3, [sp, #24]
  94:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 245              		.loc 1 94 5 is_stmt 1 view .LVU79
  94:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 246              		.loc 1 94 31 is_stmt 0 view .LVU80
 247 0078 0794     		str	r4, [sp, #28]
  95:Core/Src/spi.c **** 
 248              		.loc 1 95 5 is_stmt 1 view .LVU81
 249 007a 03A9     		add	r1, sp, #12
 250 007c 0248     		ldr	r0, .L11+4
 251 007e FFF7FEFF 		bl	HAL_GPIO_Init
 252              	.LVL7:
 253              		.loc 1 101 1 is_stmt 0 view .LVU82
 254 0082 C9E7     		b	.L7
 255              	.L12:
 256              		.align	2
 257              	.L11:
 258 0084 00300140 		.word	1073819648
 259 0088 00040048 		.word	1207960576
 260              		.cfi_endproc
 261              	.LFE1027:
ARM GAS  /tmp/ccvhMGf1.s 			page 8


 263              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 264              		.align	1
 265              		.global	HAL_SPI_MspDeInit
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 269              		.fpu fpv4-sp-d16
 271              	HAL_SPI_MspDeInit:
 272              	.LVL8:
 273              	.LFB1028:
 102:Core/Src/spi.c **** 
 103:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 104:Core/Src/spi.c **** {
 274              		.loc 1 104 1 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278              		.loc 1 104 1 is_stmt 0 view .LVU84
 279 0000 08B5     		push	{r3, lr}
 280              	.LCFI5:
 281              		.cfi_def_cfa_offset 8
 282              		.cfi_offset 3, -8
 283              		.cfi_offset 14, -4
 105:Core/Src/spi.c **** 
 106:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 284              		.loc 1 106 3 is_stmt 1 view .LVU85
 285              		.loc 1 106 15 is_stmt 0 view .LVU86
 286 0002 0268     		ldr	r2, [r0]
 287              		.loc 1 106 5 view .LVU87
 288 0004 094B     		ldr	r3, .L17
 289 0006 9A42     		cmp	r2, r3
 290 0008 00D0     		beq	.L16
 291              	.LVL9:
 292              	.L13:
 107:Core/Src/spi.c ****   {
 108:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 109:Core/Src/spi.c **** 
 110:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 111:Core/Src/spi.c ****     /* Peripheral clock disable */
 112:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 113:Core/Src/spi.c **** 
 114:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 115:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 116:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 117:Core/Src/spi.c ****     PB3     ------> SPI1_SCK
 118:Core/Src/spi.c ****     */
 119:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 120:Core/Src/spi.c **** 
 121:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 122:Core/Src/spi.c **** 
 123:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 124:Core/Src/spi.c **** 
 125:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 126:Core/Src/spi.c ****   }
 127:Core/Src/spi.c **** }
 293              		.loc 1 127 1 view .LVU88
 294 000a 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccvhMGf1.s 			page 9


 295              	.LVL10:
 296              	.L16:
 112:Core/Src/spi.c **** 
 297              		.loc 1 112 5 is_stmt 1 view .LVU89
 298 000c 084A     		ldr	r2, .L17+4
 299 000e 136E     		ldr	r3, [r2, #96]
 300 0010 23F48053 		bic	r3, r3, #4096
 301 0014 1366     		str	r3, [r2, #96]
 119:Core/Src/spi.c **** 
 302              		.loc 1 119 5 view .LVU90
 303 0016 C021     		movs	r1, #192
 304 0018 4FF09040 		mov	r0, #1207959552
 305              	.LVL11:
 119:Core/Src/spi.c **** 
 306              		.loc 1 119 5 is_stmt 0 view .LVU91
 307 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 308              	.LVL12:
 121:Core/Src/spi.c **** 
 309              		.loc 1 121 5 is_stmt 1 view .LVU92
 310 0020 0821     		movs	r1, #8
 311 0022 0448     		ldr	r0, .L17+8
 312 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 313              	.LVL13:
 314              		.loc 1 127 1 is_stmt 0 view .LVU93
 315 0028 EFE7     		b	.L13
 316              	.L18:
 317 002a 00BF     		.align	2
 318              	.L17:
 319 002c 00300140 		.word	1073819648
 320 0030 00100240 		.word	1073876992
 321 0034 00040048 		.word	1207960576
 322              		.cfi_endproc
 323              	.LFE1028:
 325              		.global	hspi1
 326              		.section	.bss.hspi1,"aw",%nobits
 327              		.align	2
 328              		.set	.LANCHOR0,. + 0
 331              	hspi1:
 332 0000 00000000 		.space	100
 332      00000000 
 332      00000000 
 332      00000000 
 332      00000000 
 333              		.text
 334              	.Letext0:
 335              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 336              		.file 3 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 337              		.file 4 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 338              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 339              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 340              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_spi.h"
 341              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 342              		.file 9 "Core/Inc/main.h"
 343              		.file 10 "Core/Inc/spi.h"
ARM GAS  /tmp/ccvhMGf1.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccvhMGf1.s:18     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccvhMGf1.s:26     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccvhMGf1.s:106    .text.MX_SPI1_Init:0000000000000044 $d
     /tmp/ccvhMGf1.s:112    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccvhMGf1.s:119    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccvhMGf1.s:258    .text.HAL_SPI_MspInit:0000000000000084 $d
     /tmp/ccvhMGf1.s:264    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccvhMGf1.s:271    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccvhMGf1.s:319    .text.HAL_SPI_MspDeInit:000000000000002c $d
     /tmp/ccvhMGf1.s:331    .bss.hspi1:0000000000000000 hspi1
     /tmp/ccvhMGf1.s:327    .bss.hspi1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
