#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu May 04 16:21:00 2017
# Process ID: 11420
# Current directory: C:/zynq_book/Meffects_constants_testing_2/Meffects_constants_testing_2.runs/impl_1
# Command line: vivado.exe -log effects_loop_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source effects_loop_wrapper.tcl -notrace
# Log file: C:/zynq_book/Meffects_constants_testing_2/Meffects_constants_testing_2.runs/impl_1/effects_loop_wrapper.vdi
# Journal file: C:/zynq_book/Meffects_constants_testing_2/Meffects_constants_testing_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source effects_loop_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/zynq_book/Meffects_constants_testing_2/Meffects_constants_testing_2.srcs/sources_1/bd/effects_loop/ip/effects_loop_processing_system7_0_0/effects_loop_processing_system7_0_0.xdc] for cell 'effects_loop_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/zynq_book/Meffects_constants_testing_2/Meffects_constants_testing_2.srcs/sources_1/bd/effects_loop/ip/effects_loop_processing_system7_0_0/effects_loop_processing_system7_0_0.xdc] for cell 'effects_loop_i/processing_system7_0/inst'
Parsing XDC File [c:/zynq_book/Meffects_constants_testing_2/Meffects_constants_testing_2.srcs/sources_1/bd/effects_loop/ip/effects_loop_rst_processing_system7_0_100M_0/effects_loop_rst_processing_system7_0_100M_0_board.xdc] for cell 'effects_loop_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/zynq_book/Meffects_constants_testing_2/Meffects_constants_testing_2.srcs/sources_1/bd/effects_loop/ip/effects_loop_rst_processing_system7_0_100M_0/effects_loop_rst_processing_system7_0_100M_0_board.xdc] for cell 'effects_loop_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/zynq_book/Meffects_constants_testing_2/Meffects_constants_testing_2.srcs/sources_1/bd/effects_loop/ip/effects_loop_rst_processing_system7_0_100M_0/effects_loop_rst_processing_system7_0_100M_0.xdc] for cell 'effects_loop_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/zynq_book/Meffects_constants_testing_2/Meffects_constants_testing_2.srcs/sources_1/bd/effects_loop/ip/effects_loop_rst_processing_system7_0_100M_0/effects_loop_rst_processing_system7_0_100M_0.xdc] for cell 'effects_loop_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [C:/zynq_book/Meffects_constants_testing_2/Meffects_constants_testing_2.srcs/constrs_1/new/cost.xdc]
Finished Parsing XDC File [C:/zynq_book/Meffects_constants_testing_2/Meffects_constants_testing_2.srcs/constrs_1/new/cost.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 481.246 ; gain = 274.727
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 485.152 ; gain = 3.906
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1be6a40b1

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20d988618

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.594 . Memory (MB): peak = 902.355 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 191 cells.
Phase 2 Constant Propagation | Checksum: 1cabed8e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 902.355 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 391 unconnected nets.
INFO: [Opt 31-11] Eliminated 335 unconnected cells.
Phase 3 Sweep | Checksum: 1e424780b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 902.355 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 902.355 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e424780b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 902.355 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e424780b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 902.355 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 902.355 ; gain = 421.109
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.171 . Memory (MB): peak = 902.355 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/zynq_book/Meffects_constants_testing_2/Meffects_constants_testing_2.runs/impl_1/effects_loop_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 902.355 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.355 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: d7358eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 902.355 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: d7358eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.766 . Memory (MB): peak = 902.355 ; gain = 0.000
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: d7358eff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 913.871 ; gain = 11.516
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: d7358eff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: d7358eff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: cdfecfab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 913.871 ; gain = 11.516
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: cdfecfab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 913.871 ; gain = 11.516
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1063b24da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 18022f49e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 18022f49e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 913.871 ; gain = 11.516
Phase 1.2.1 Place Init Design | Checksum: 1e0a01eb1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 913.871 ; gain = 11.516
Phase 1.2 Build Placer Netlist Model | Checksum: 1e0a01eb1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1e0a01eb1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 913.871 ; gain = 11.516
Phase 1 Placer Initialization | Checksum: 1e0a01eb1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: aa08bf2d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: aa08bf2d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 124f60422

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 132c800d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 132c800d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 98f94b30

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 98f94b30

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1710a59c3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: c03e69e3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: c03e69e3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: c03e69e3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 913.871 ; gain = 11.516
Phase 3 Detail Placement | Checksum: c03e69e3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 913.871 ; gain = 11.516

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: a952af39

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 923.098 ; gain = 20.742

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.931. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: d83996c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 923.340 ; gain = 20.984
Phase 4.1 Post Commit Optimization | Checksum: d83996c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 923.340 ; gain = 20.984

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: d83996c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 923.340 ; gain = 20.984

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: d83996c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 923.340 ; gain = 20.984

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: d83996c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 923.340 ; gain = 20.984

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: d83996c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 923.340 ; gain = 20.984

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 13f0fc26b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 923.340 ; gain = 20.984
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13f0fc26b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 923.340 ; gain = 20.984
Ending Placer Task | Checksum: c1323502

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 923.340 ; gain = 20.984
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 923.340 ; gain = 20.984
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.765 . Memory (MB): peak = 923.340 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 927.453 ; gain = 4.113
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.062 . Memory (MB): peak = 927.453 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 927.453 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 351e5df9 ConstDB: 0 ShapeSum: 8c13d709 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 495be3de

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1073.305 ; gain = 145.852

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 495be3de

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1073.305 ; gain = 145.852

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 495be3de

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1073.852 ; gain = 146.398

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 495be3de

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1073.852 ; gain = 146.398
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f96a3ac3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 1099.473 ; gain = 172.020
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.006  | TNS=0.000  | WHS=-0.183 | THS=-27.652|

Phase 2 Router Initialization | Checksum: 13cb969c7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1099.473 ; gain = 172.020

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24ae947a8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1099.473 ; gain = 172.020

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 245
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1dd46859e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1099.473 ; gain = 172.020
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.318  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1adffc6f9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1099.473 ; gain = 172.020

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 151fc9903

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1099.473 ; gain = 172.020
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.318  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1116cb0ec

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1099.473 ; gain = 172.020
Phase 4 Rip-up And Reroute | Checksum: 1116cb0ec

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1099.473 ; gain = 172.020

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 117cc05fa

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1099.473 ; gain = 172.020
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.332  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 117cc05fa

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1099.473 ; gain = 172.020

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 117cc05fa

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1099.473 ; gain = 172.020
Phase 5 Delay and Skew Optimization | Checksum: 117cc05fa

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1099.473 ; gain = 172.020

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e1e1a75d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1099.473 ; gain = 172.020
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.332  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1899c2fe3

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1099.473 ; gain = 172.020
Phase 6 Post Hold Fix | Checksum: 1899c2fe3

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1099.473 ; gain = 172.020

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.48804 %
  Global Horizontal Routing Utilization  = 0.57598 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 127291936

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1099.473 ; gain = 172.020

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 127291936

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1099.473 ; gain = 172.020

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 116b4f006

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1099.473 ; gain = 172.020

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.332  | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 116b4f006

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 1099.473 ; gain = 172.020
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 1099.473 ; gain = 172.020

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 1099.473 ; gain = 172.020
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.921 . Memory (MB): peak = 1099.473 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/zynq_book/Meffects_constants_testing_2/Meffects_constants_testing_2.runs/impl_1/effects_loop_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu May 04 16:22:49 2017...
