<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_002" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router_007.sv"
   type="SYSTEM_VERILOG"
   library="router_007" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux_005.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_005" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_005" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_demux_006.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_006" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_006.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_006" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_006" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_005.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_005" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_002" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="philosopher_two_outgoing_master_limiter" />
 <file
   path="submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="philosopher_two_outgoing_master_limiter" />
 <file
   path="submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="philosopher_two_outgoing_master_limiter" />
 <file
   path="submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="philosopher_two_outgoing_master_limiter" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_router_014.sv"
   type="SYSTEM_VERILOG"
   library="router_014" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_router_013.sv"
   type="SYSTEM_VERILOG"
   library="router_013" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_router_012.sv"
   type="SYSTEM_VERILOG"
   library="router_012" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_router_011.sv"
   type="SYSTEM_VERILOG"
   library="router_011" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_router_010.sv"
   type="SYSTEM_VERILOG"
   library="router_010" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_router_009.sv"
   type="SYSTEM_VERILOG"
   library="router_009" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_router_008.sv"
   type="SYSTEM_VERILOG"
   library="router_008" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_router_007.sv"
   type="SYSTEM_VERILOG"
   library="router_007" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_router_006.sv"
   type="SYSTEM_VERILOG"
   library="router_006" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_router_005.sv"
   type="SYSTEM_VERILOG"
   library="router_005" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_top_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_top_avalon_jtag_slave_agent" />
 <file
   path="submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_top_avalon_jtag_slave_agent" />
 <file
   path="submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_top_data_master_agent" />
 <file
   path="submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_top_avalon_jtag_slave_translator" />
 <file
   path="submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_top_data_master_translator" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero.v"
   type="VERILOG"
   library="cpu_zero" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two.v"
   type="VERILOG"
   library="cpu_two" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="submodules/altera_avalon_mm_bridge.v"
   type="VERILOG"
   library="in_philo_bridge" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one.v"
   type="VERILOG"
   library="cpu_one" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex.v"
   type="VERILOG"
   library="chopstick_mutex" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_timer_top.v"
   type="VERILOG"
   library="timer_top" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_sysid_qsys.v"
   type="VERILOG"
   library="sysid_qsys" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_zero.v"
   type="VERILOG"
   library="philosopher_zero" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_two.v"
   type="VERILOG"
   library="philosopher_two" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_philosopher_one.v"
   type="VERILOG"
   library="philosopher_one" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_onchip_memory.hex"
   type="HEX"
   library="onchip_memory" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_onchip_memory.v"
   type="VERILOG"
   library="onchip_memory" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_jtag_uart_top.v"
   type="VERILOG"
   library="jtag_uart_top" />
 <file
   path="submodules/multiprocessor_tutorial_main_system_cpu_top.v"
   type="VERILOG"
   library="cpu_top" />
 <file path="multiprocessor_tutorial_main_system.v" type="VERILOG" />
 <topLevel name="multiprocessor_tutorial_main_system" />
 <deviceFamily name="cyclone10lp" />
 <modelMap
   controllerPath="multiprocessor_tutorial_main_system.onchip_memory"
   modelPath="multiprocessor_tutorial_main_system.onchip_memory" />
</simPackage>
