$date
	Tue Mar  3 00:12:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Mealy_Zero_Detector $end
$scope module M0 $end
$var wire 1 ! clock $end
$var wire 1 " reset $end
$var wire 1 # x_in $end
$var reg 2 $ next_state [1:0] $end
$var reg 2 % state [1:0] $end
$var reg 1 & y_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
bx %
bx $
x#
0"
0!
$end
#2
1"
#5
b0 $
0&
b0 %
1!
#10
b1 $
0!
1#
#15
1!
#20
0!
#25
1!
#30
b0 $
0!
0#
#35
1!
#40
b1 $
0!
1#
#45
1!
#50
b0 $
0!
0#
#52
b1 $
1#
#54
b0 $
0#
#55
1!
#60
0!
#65
1!
#70
b1 $
0!
1#
#75
1!
#80
b0 $
0!
0#
#85
1!
#90
b1 $
0!
1#
#95
1!
#100
0!
#105
1!
#110
0!
#115
1!
#120
0!
#125
1!
#130
0!
#135
1!
#140
0!
#145
1!
#150
0!
#155
1!
#160
0!
#165
1!
#170
0!
#175
1!
#180
0!
#185
1!
#190
0!
#195
1!
#200
0!
