// diskemu.v

// Generated using ACDS version 13.1 162 at 2020.05.26.16:17:17

`timescale 1 ps / 1 ps
module diskemu (
		input  wire        clk_clk,              //             clk.clk
		input  wire        spi_sdcard_slow_MISO, // spi_sdcard_slow.MISO
		output wire        spi_sdcard_slow_MOSI, //                .MOSI
		output wire        spi_sdcard_slow_SCLK, //                .SCLK
		output wire        spi_sdcard_slow_SS_n, //                .SS_n
		input  wire        reset_reset_n,        //           reset.reset_n
		input  wire        spi_sdcard_fast_MISO, // spi_sdcard_fast.MISO
		output wire        spi_sdcard_fast_MOSI, //                .MOSI
		output wire        spi_sdcard_fast_SCLK, //                .SCLK
		output wire        spi_sdcard_fast_SS_n, //                .SS_n
		input  wire [7:0]  sasidin_export,       //         sasidin.export
		output wire [7:0]  sasidout_export,      //        sasidout.export
		input  wire        sasisel_export,       //         sasisel.export
		output wire        sasibsy_export,       //         sasibsy.export
		output wire        sasireq_export,       //         sasireq.export
		input  wire        sasiack_export,       //         sasiack.export
		output wire        sasiio_export,        //          sasiio.export
		output wire        sasicd_export,        //          sasicd.export
		output wire        sasimsg_export,       //         sasimsg.export
		input  wire        sasirst_export,       //         sasirst.export
		output wire        spihs_export,         //           spihs.export
		input  wire [12:0] vram_address,         //            vram.address
		input  wire        vram_chipselect,      //                .chipselect
		input  wire        vram_clken,           //                .clken
		input  wire        vram_write,           //                .write
		output wire [7:0]  vram_readdata,        //                .readdata
		input  wire [7:0]  vram_writedata,       //                .writedata
		input  wire        vclk_clk,             //            vclk.clk
		input  wire [7:0]  model_export,         //           model.export
		output wire        sdcs_export,          //            sdcs.export
		input  wire [12:0] nvsram_address,       //          nvsram.address
		input  wire        nvsram_chipselect,    //                .chipselect
		input  wire        nvsram_clken,         //                .clken
		input  wire        nvsram_write,         //                .write
		output wire [15:0] nvsram_readdata,      //                .readdata
		input  wire [15:0] nvsram_writedata,     //                .writedata
		input  wire [1:0]  nvsram_byteenable,    //                .byteenable
		input  wire        sysclk_clk,           //          sysclk.clk
		input  wire        nvsave_export,        //          nvsave.export
		input  wire        fdclk_clk,            //           fdclk.clk
		output wire        initdone_export,      //        initdone.export
		output wire [15:0] fdramaddr_export,     //       fdramaddr.export
		input  wire [7:0]  fdmodein_export,      //        fdmodein.export
		input  wire [3:0]  fdwrote_export,       //         fdwrote.export
		output wire [3:0]  fdsel0_export,        //          fdsel0.export
		output wire [3:0]  fdsel1_export,        //          fdsel1.export
		input  wire [3:0]  fdeject_export,       //         fdeject.export
		output wire [3:0]  fdindisk_export,      //        fdindisk.export
		output wire [7:0]  fdmodeout_export,     //       fdmodeout.export
		output wire [3:0]  fdwprot_export,       //         fdwprot.export
		output wire [6:0]  curc_export,          //            curc.export
		output wire [5:0]  curl_export,          //            curl.export
		output wire        curen_export,         //           curen.export
		output wire [3:0]  fdemuen_export,       //         fdemuen.export
		output wire        fdramrd_export,       //         fdramrd.export
		input  wire [7:0]  fdram_address,        //           fdram.address
		input  wire        fdram_chipselect,     //                .chipselect
		input  wire        fdram_clken,          //                .clken
		input  wire        fdram_write,          //                .write
		output wire [15:0] fdram_readdata,       //                .readdata
		input  wire [15:0] fdram_writedata,      //                .writedata
		input  wire [1:0]  fdram_byteenable,     //                .byteenable
		input  wire [31:0] kbfifoin_writedata,   //        kbfifoin.writedata
		input  wire        kbfifoin_write,       //                .write
		output wire        kbfifoin_waitrequest, //                .waitrequest
		output wire        fdramwr_export,       //         fdramwr.export
		output wire        fdebusy_export,       //         fdebusy.export
		input  wire        fdrambusy_export,     //       fdrambusy.export
		input  wire        ramclk_clk,           //          ramclk.clk
		output wire [3:0]  fdmodeset_export,     //       fdmodeset.export
		input  wire [3:0]  fdmotor_export,       //         fdmotor.export
		output wire [1:0]  fdcpy_fdmode_export,  //    fdcpy_fdmode.export
		output wire        fdcpy_mfm_export,     //       fdcpy_mfm.export
		output wire        fdcpy_unit_export,    //      fdcpy_unit.export
		output wire [1:0]  fdcpy_emunit_export,  //    fdcpy_emunit.export
		output wire [6:0]  fdcpy_track_export,   //     fdcpy_track.export
		output wire        fdcpy_head_export,    //      fdcpy_head.export
		output wire        fdcpy_recarib_export, //   fdcpy_recarib.export
		output wire        fdcpy_seek_export,    //      fdcpy_seek.export
		output wire        fdcpy_wrdisk_export,  //    fdcpy_wrdisk.export
		output wire        fdcpy_rddisk_export,  //    fdcpy_rddisk.export
		input  wire        fdcpy_busy_export,    //      fdcpy_busy.export
		input  wire        fdcpy_error_export,   //     fdcpy_error.export
		input  wire [3:0]  fddsel_export,        //          fddsel.export
		input  wire        fdwgate_export        //         fdwgate.export
	);

	wire  [31:0] mm_interconnect_0_pio_fdramrd_s1_writedata;                   // mm_interconnect_0:pio_FDRAMRD_s1_writedata -> pio_FDRAMRD:writedata
	wire   [1:0] mm_interconnect_0_pio_fdramrd_s1_address;                     // mm_interconnect_0:pio_FDRAMRD_s1_address -> pio_FDRAMRD:address
	wire         mm_interconnect_0_pio_fdramrd_s1_chipselect;                  // mm_interconnect_0:pio_FDRAMRD_s1_chipselect -> pio_FDRAMRD:chipselect
	wire         mm_interconnect_0_pio_fdramrd_s1_write;                       // mm_interconnect_0:pio_FDRAMRD_s1_write -> pio_FDRAMRD:write_n
	wire  [31:0] mm_interconnect_0_pio_fdramrd_s1_readdata;                    // pio_FDRAMRD:readdata -> mm_interconnect_0:pio_FDRAMRD_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_sasiack_s1_writedata;                   // mm_interconnect_0:pio_SASIACK_s1_writedata -> pio_SASIACK:writedata
	wire   [1:0] mm_interconnect_0_pio_sasiack_s1_address;                     // mm_interconnect_0:pio_SASIACK_s1_address -> pio_SASIACK:address
	wire         mm_interconnect_0_pio_sasiack_s1_chipselect;                  // mm_interconnect_0:pio_SASIACK_s1_chipselect -> pio_SASIACK:chipselect
	wire         mm_interconnect_0_pio_sasiack_s1_write;                       // mm_interconnect_0:pio_SASIACK_s1_write -> pio_SASIACK:write_n
	wire  [31:0] mm_interconnect_0_pio_sasiack_s1_readdata;                    // pio_SASIACK:readdata -> mm_interconnect_0:pio_SASIACK_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_sasirst_s1_writedata;                   // mm_interconnect_0:pio_SASIRST_s1_writedata -> pio_SASIRST:writedata
	wire   [1:0] mm_interconnect_0_pio_sasirst_s1_address;                     // mm_interconnect_0:pio_SASIRST_s1_address -> pio_SASIRST:address
	wire         mm_interconnect_0_pio_sasirst_s1_chipselect;                  // mm_interconnect_0:pio_SASIRST_s1_chipselect -> pio_SASIRST:chipselect
	wire         mm_interconnect_0_pio_sasirst_s1_write;                       // mm_interconnect_0:pio_SASIRST_s1_write -> pio_SASIRST:write_n
	wire  [31:0] mm_interconnect_0_pio_sasirst_s1_readdata;                    // pio_SASIRST:readdata -> mm_interconnect_0:pio_SASIRST_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_fdmotor_s1_writedata;                   // mm_interconnect_0:pio_FDMOTOR_s1_writedata -> pio_FDMOTOR:writedata
	wire   [1:0] mm_interconnect_0_pio_fdmotor_s1_address;                     // mm_interconnect_0:pio_FDMOTOR_s1_address -> pio_FDMOTOR:address
	wire         mm_interconnect_0_pio_fdmotor_s1_chipselect;                  // mm_interconnect_0:pio_FDMOTOR_s1_chipselect -> pio_FDMOTOR:chipselect
	wire         mm_interconnect_0_pio_fdmotor_s1_write;                       // mm_interconnect_0:pio_FDMOTOR_s1_write -> pio_FDMOTOR:write_n
	wire  [31:0] mm_interconnect_0_pio_fdmotor_s1_readdata;                    // pio_FDMOTOR:readdata -> mm_interconnect_0:pio_FDMOTOR_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_fdwprot_s1_writedata;                   // mm_interconnect_0:pio_FDWPROT_s1_writedata -> pio_FDWPROT:writedata
	wire   [1:0] mm_interconnect_0_pio_fdwprot_s1_address;                     // mm_interconnect_0:pio_FDWPROT_s1_address -> pio_FDWPROT:address
	wire         mm_interconnect_0_pio_fdwprot_s1_chipselect;                  // mm_interconnect_0:pio_FDWPROT_s1_chipselect -> pio_FDWPROT:chipselect
	wire         mm_interconnect_0_pio_fdwprot_s1_write;                       // mm_interconnect_0:pio_FDWPROT_s1_write -> pio_FDWPROT:write_n
	wire  [31:0] mm_interconnect_0_pio_fdwprot_s1_readdata;                    // pio_FDWPROT:readdata -> mm_interconnect_0:pio_FDWPROT_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_sasireq_s1_writedata;                   // mm_interconnect_0:pio_SASIREQ_s1_writedata -> pio_SASIREQ:writedata
	wire   [1:0] mm_interconnect_0_pio_sasireq_s1_address;                     // mm_interconnect_0:pio_SASIREQ_s1_address -> pio_SASIREQ:address
	wire         mm_interconnect_0_pio_sasireq_s1_chipselect;                  // mm_interconnect_0:pio_SASIREQ_s1_chipselect -> pio_SASIREQ:chipselect
	wire         mm_interconnect_0_pio_sasireq_s1_write;                       // mm_interconnect_0:pio_SASIREQ_s1_write -> pio_SASIREQ:write_n
	wire  [31:0] mm_interconnect_0_pio_sasireq_s1_readdata;                    // pio_SASIREQ:readdata -> mm_interconnect_0:pio_SASIREQ_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_fdramaddr_s1_writedata;                 // mm_interconnect_0:pio_FDRAMADDR_s1_writedata -> pio_FDRAMADDR:writedata
	wire   [1:0] mm_interconnect_0_pio_fdramaddr_s1_address;                   // mm_interconnect_0:pio_FDRAMADDR_s1_address -> pio_FDRAMADDR:address
	wire         mm_interconnect_0_pio_fdramaddr_s1_chipselect;                // mm_interconnect_0:pio_FDRAMADDR_s1_chipselect -> pio_FDRAMADDR:chipselect
	wire         mm_interconnect_0_pio_fdramaddr_s1_write;                     // mm_interconnect_0:pio_FDRAMADDR_s1_write -> pio_FDRAMADDR:write_n
	wire  [31:0] mm_interconnect_0_pio_fdramaddr_s1_readdata;                  // pio_FDRAMADDR:readdata -> mm_interconnect_0:pio_FDRAMADDR_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_fdwrote_s1_writedata;                   // mm_interconnect_0:pio_FDWROTE_s1_writedata -> pio_FDWROTE:writedata
	wire   [1:0] mm_interconnect_0_pio_fdwrote_s1_address;                     // mm_interconnect_0:pio_FDWROTE_s1_address -> pio_FDWROTE:address
	wire         mm_interconnect_0_pio_fdwrote_s1_chipselect;                  // mm_interconnect_0:pio_FDWROTE_s1_chipselect -> pio_FDWROTE:chipselect
	wire         mm_interconnect_0_pio_fdwrote_s1_write;                       // mm_interconnect_0:pio_FDWROTE_s1_write -> pio_FDWROTE:write_n
	wire  [31:0] mm_interconnect_0_pio_fdwrote_s1_readdata;                    // pio_FDWROTE:readdata -> mm_interconnect_0:pio_FDWROTE_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_spihs_s1_writedata;                     // mm_interconnect_0:pio_SPIHS_s1_writedata -> pio_SPIHS:writedata
	wire   [1:0] mm_interconnect_0_pio_spihs_s1_address;                       // mm_interconnect_0:pio_SPIHS_s1_address -> pio_SPIHS:address
	wire         mm_interconnect_0_pio_spihs_s1_chipselect;                    // mm_interconnect_0:pio_SPIHS_s1_chipselect -> pio_SPIHS:chipselect
	wire         mm_interconnect_0_pio_spihs_s1_write;                         // mm_interconnect_0:pio_SPIHS_s1_write -> pio_SPIHS:write_n
	wire  [31:0] mm_interconnect_0_pio_spihs_s1_readdata;                      // pio_SPIHS:readdata -> mm_interconnect_0:pio_SPIHS_s1_readdata
	wire  [31:0] mm_interconnect_0_fdcpy_busy_s1_writedata;                    // mm_interconnect_0:fdcpy_busy_s1_writedata -> fdcpy_busy:writedata
	wire   [1:0] mm_interconnect_0_fdcpy_busy_s1_address;                      // mm_interconnect_0:fdcpy_busy_s1_address -> fdcpy_busy:address
	wire         mm_interconnect_0_fdcpy_busy_s1_chipselect;                   // mm_interconnect_0:fdcpy_busy_s1_chipselect -> fdcpy_busy:chipselect
	wire         mm_interconnect_0_fdcpy_busy_s1_write;                        // mm_interconnect_0:fdcpy_busy_s1_write -> fdcpy_busy:write_n
	wire  [31:0] mm_interconnect_0_fdcpy_busy_s1_readdata;                     // fdcpy_busy:readdata -> mm_interconnect_0:fdcpy_busy_s1_readdata
	wire         mm_interconnect_0_nios2_qsys_0_jtag_debug_module_waitrequest; // nios2_qsys_0:jtag_debug_module_waitrequest -> mm_interconnect_0:nios2_qsys_0_jtag_debug_module_waitrequest
	wire  [31:0] mm_interconnect_0_nios2_qsys_0_jtag_debug_module_writedata;   // mm_interconnect_0:nios2_qsys_0_jtag_debug_module_writedata -> nios2_qsys_0:jtag_debug_module_writedata
	wire   [8:0] mm_interconnect_0_nios2_qsys_0_jtag_debug_module_address;     // mm_interconnect_0:nios2_qsys_0_jtag_debug_module_address -> nios2_qsys_0:jtag_debug_module_address
	wire         mm_interconnect_0_nios2_qsys_0_jtag_debug_module_write;       // mm_interconnect_0:nios2_qsys_0_jtag_debug_module_write -> nios2_qsys_0:jtag_debug_module_write
	wire         mm_interconnect_0_nios2_qsys_0_jtag_debug_module_read;        // mm_interconnect_0:nios2_qsys_0_jtag_debug_module_read -> nios2_qsys_0:jtag_debug_module_read
	wire  [31:0] mm_interconnect_0_nios2_qsys_0_jtag_debug_module_readdata;    // nios2_qsys_0:jtag_debug_module_readdata -> mm_interconnect_0:nios2_qsys_0_jtag_debug_module_readdata
	wire         mm_interconnect_0_nios2_qsys_0_jtag_debug_module_debugaccess; // mm_interconnect_0:nios2_qsys_0_jtag_debug_module_debugaccess -> nios2_qsys_0:jtag_debug_module_debugaccess
	wire   [3:0] mm_interconnect_0_nios2_qsys_0_jtag_debug_module_byteenable;  // mm_interconnect_0:nios2_qsys_0_jtag_debug_module_byteenable -> nios2_qsys_0:jtag_debug_module_byteenable
	wire  [31:0] mm_interconnect_0_pio_fdsel1_s1_writedata;                    // mm_interconnect_0:pio_FDSEL1_s1_writedata -> pio_FDSEL1:writedata
	wire   [1:0] mm_interconnect_0_pio_fdsel1_s1_address;                      // mm_interconnect_0:pio_FDSEL1_s1_address -> pio_FDSEL1:address
	wire         mm_interconnect_0_pio_fdsel1_s1_chipselect;                   // mm_interconnect_0:pio_FDSEL1_s1_chipselect -> pio_FDSEL1:chipselect
	wire         mm_interconnect_0_pio_fdsel1_s1_write;                        // mm_interconnect_0:pio_FDSEL1_s1_write -> pio_FDSEL1:write_n
	wire  [31:0] mm_interconnect_0_pio_fdsel1_s1_readdata;                     // pio_FDSEL1:readdata -> mm_interconnect_0:pio_FDSEL1_s1_readdata
	wire   [1:0] mm_interconnect_0_pio_fdrambusy_s1_address;                   // mm_interconnect_0:pio_FDRAMBUSY_s1_address -> pio_FDRAMBUSY:address
	wire  [31:0] mm_interconnect_0_pio_fdrambusy_s1_readdata;                  // pio_FDRAMBUSY:readdata -> mm_interconnect_0:pio_FDRAMBUSY_s1_readdata
	wire         nios2_qsys_0_data_master_waitrequest;                         // mm_interconnect_0:nios2_qsys_0_data_master_waitrequest -> nios2_qsys_0:d_waitrequest
	wire  [31:0] nios2_qsys_0_data_master_writedata;                           // nios2_qsys_0:d_writedata -> mm_interconnect_0:nios2_qsys_0_data_master_writedata
	wire  [18:0] nios2_qsys_0_data_master_address;                             // nios2_qsys_0:d_address -> mm_interconnect_0:nios2_qsys_0_data_master_address
	wire         nios2_qsys_0_data_master_write;                               // nios2_qsys_0:d_write -> mm_interconnect_0:nios2_qsys_0_data_master_write
	wire         nios2_qsys_0_data_master_read;                                // nios2_qsys_0:d_read -> mm_interconnect_0:nios2_qsys_0_data_master_read
	wire  [31:0] nios2_qsys_0_data_master_readdata;                            // mm_interconnect_0:nios2_qsys_0_data_master_readdata -> nios2_qsys_0:d_readdata
	wire         nios2_qsys_0_data_master_debugaccess;                         // nios2_qsys_0:jtag_debug_module_debugaccess_to_roms -> mm_interconnect_0:nios2_qsys_0_data_master_debugaccess
	wire   [3:0] nios2_qsys_0_data_master_byteenable;                          // nios2_qsys_0:d_byteenable -> mm_interconnect_0:nios2_qsys_0_data_master_byteenable
	wire   [1:0] mm_interconnect_0_pio_fdmodein_s1_address;                    // mm_interconnect_0:pio_FDMODEIN_s1_address -> pio_FDMODEIN:address
	wire  [31:0] mm_interconnect_0_pio_fdmodein_s1_readdata;                   // pio_FDMODEIN:readdata -> mm_interconnect_0:pio_FDMODEIN_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_fdeject_s1_writedata;                   // mm_interconnect_0:pio_FDEJECT_s1_writedata -> pio_FDEJECT:writedata
	wire   [1:0] mm_interconnect_0_pio_fdeject_s1_address;                     // mm_interconnect_0:pio_FDEJECT_s1_address -> pio_FDEJECT:address
	wire         mm_interconnect_0_pio_fdeject_s1_chipselect;                  // mm_interconnect_0:pio_FDEJECT_s1_chipselect -> pio_FDEJECT:chipselect
	wire         mm_interconnect_0_pio_fdeject_s1_write;                       // mm_interconnect_0:pio_FDEJECT_s1_write -> pio_FDEJECT:write_n
	wire  [31:0] mm_interconnect_0_pio_fdeject_s1_readdata;                    // pio_FDEJECT:readdata -> mm_interconnect_0:pio_FDEJECT_s1_readdata
	wire  [31:0] mm_interconnect_0_fdcpy_mfm_s1_writedata;                     // mm_interconnect_0:fdcpy_mfm_s1_writedata -> fdcpy_mfm:writedata
	wire   [1:0] mm_interconnect_0_fdcpy_mfm_s1_address;                       // mm_interconnect_0:fdcpy_mfm_s1_address -> fdcpy_mfm:address
	wire         mm_interconnect_0_fdcpy_mfm_s1_chipselect;                    // mm_interconnect_0:fdcpy_mfm_s1_chipselect -> fdcpy_mfm:chipselect
	wire         mm_interconnect_0_fdcpy_mfm_s1_write;                         // mm_interconnect_0:fdcpy_mfm_s1_write -> fdcpy_mfm:write_n
	wire  [31:0] mm_interconnect_0_fdcpy_mfm_s1_readdata;                      // fdcpy_mfm:readdata -> mm_interconnect_0:fdcpy_mfm_s1_readdata
	wire         nios2_qsys_0_instruction_master_waitrequest;                  // mm_interconnect_0:nios2_qsys_0_instruction_master_waitrequest -> nios2_qsys_0:i_waitrequest
	wire  [18:0] nios2_qsys_0_instruction_master_address;                      // nios2_qsys_0:i_address -> mm_interconnect_0:nios2_qsys_0_instruction_master_address
	wire         nios2_qsys_0_instruction_master_read;                         // nios2_qsys_0:i_read -> mm_interconnect_0:nios2_qsys_0_instruction_master_read
	wire  [31:0] nios2_qsys_0_instruction_master_readdata;                     // mm_interconnect_0:nios2_qsys_0_instruction_master_readdata -> nios2_qsys_0:i_readdata
	wire  [31:0] mm_interconnect_0_kbfifo_out_csr_writedata;                   // mm_interconnect_0:kbfifo_out_csr_writedata -> kbfifo:rdclk_control_slave_writedata
	wire   [2:0] mm_interconnect_0_kbfifo_out_csr_address;                     // mm_interconnect_0:kbfifo_out_csr_address -> kbfifo:rdclk_control_slave_address
	wire         mm_interconnect_0_kbfifo_out_csr_write;                       // mm_interconnect_0:kbfifo_out_csr_write -> kbfifo:rdclk_control_slave_write
	wire         mm_interconnect_0_kbfifo_out_csr_read;                        // mm_interconnect_0:kbfifo_out_csr_read -> kbfifo:rdclk_control_slave_read
	wire  [31:0] mm_interconnect_0_kbfifo_out_csr_readdata;                    // kbfifo:rdclk_control_slave_readdata -> mm_interconnect_0:kbfifo_out_csr_readdata
	wire  [31:0] mm_interconnect_0_fdcpy_seek_s1_writedata;                    // mm_interconnect_0:fdcpy_seek_s1_writedata -> fdcpy_seek:writedata
	wire   [1:0] mm_interconnect_0_fdcpy_seek_s1_address;                      // mm_interconnect_0:fdcpy_seek_s1_address -> fdcpy_seek:address
	wire         mm_interconnect_0_fdcpy_seek_s1_chipselect;                   // mm_interconnect_0:fdcpy_seek_s1_chipselect -> fdcpy_seek:chipselect
	wire         mm_interconnect_0_fdcpy_seek_s1_write;                        // mm_interconnect_0:fdcpy_seek_s1_write -> fdcpy_seek:write_n
	wire  [31:0] mm_interconnect_0_fdcpy_seek_s1_readdata;                     // fdcpy_seek:readdata -> mm_interconnect_0:fdcpy_seek_s1_readdata
	wire         mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_waitrequest;  // jtag_uart_0:av_waitrequest -> mm_interconnect_0:jtag_uart_0_avalon_jtag_slave_waitrequest
	wire  [31:0] mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_writedata;    // mm_interconnect_0:jtag_uart_0_avalon_jtag_slave_writedata -> jtag_uart_0:av_writedata
	wire   [0:0] mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_address;      // mm_interconnect_0:jtag_uart_0_avalon_jtag_slave_address -> jtag_uart_0:av_address
	wire         mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_chipselect;   // mm_interconnect_0:jtag_uart_0_avalon_jtag_slave_chipselect -> jtag_uart_0:av_chipselect
	wire         mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_write;        // mm_interconnect_0:jtag_uart_0_avalon_jtag_slave_write -> jtag_uart_0:av_write_n
	wire         mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_read;         // mm_interconnect_0:jtag_uart_0_avalon_jtag_slave_read -> jtag_uart_0:av_read_n
	wire  [31:0] mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_readdata;     // jtag_uart_0:av_readdata -> mm_interconnect_0:jtag_uart_0_avalon_jtag_slave_readdata
	wire  [31:0] mm_interconnect_0_fdwgate_s1_writedata;                       // mm_interconnect_0:fdwgate_s1_writedata -> fdwgate:writedata
	wire   [1:0] mm_interconnect_0_fdwgate_s1_address;                         // mm_interconnect_0:fdwgate_s1_address -> fdwgate:address
	wire         mm_interconnect_0_fdwgate_s1_chipselect;                      // mm_interconnect_0:fdwgate_s1_chipselect -> fdwgate:chipselect
	wire         mm_interconnect_0_fdwgate_s1_write;                           // mm_interconnect_0:fdwgate_s1_write -> fdwgate:write_n
	wire  [31:0] mm_interconnect_0_fdwgate_s1_readdata;                        // fdwgate:readdata -> mm_interconnect_0:fdwgate_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_sasibsy_s1_writedata;                   // mm_interconnect_0:pio_SASIBSY_s1_writedata -> pio_SASIBSY:writedata
	wire   [1:0] mm_interconnect_0_pio_sasibsy_s1_address;                     // mm_interconnect_0:pio_SASIBSY_s1_address -> pio_SASIBSY:address
	wire         mm_interconnect_0_pio_sasibsy_s1_chipselect;                  // mm_interconnect_0:pio_SASIBSY_s1_chipselect -> pio_SASIBSY:chipselect
	wire         mm_interconnect_0_pio_sasibsy_s1_write;                       // mm_interconnect_0:pio_SASIBSY_s1_write -> pio_SASIBSY:write_n
	wire  [31:0] mm_interconnect_0_pio_sasibsy_s1_readdata;                    // pio_SASIBSY:readdata -> mm_interconnect_0:pio_SASIBSY_s1_readdata
	wire  [31:0] mm_interconnect_0_mainmem_s1_writedata;                       // mm_interconnect_0:mainmem_s1_writedata -> mainmem:writedata
	wire  [14:0] mm_interconnect_0_mainmem_s1_address;                         // mm_interconnect_0:mainmem_s1_address -> mainmem:address
	wire         mm_interconnect_0_mainmem_s1_chipselect;                      // mm_interconnect_0:mainmem_s1_chipselect -> mainmem:chipselect
	wire         mm_interconnect_0_mainmem_s1_clken;                           // mm_interconnect_0:mainmem_s1_clken -> mainmem:clken
	wire         mm_interconnect_0_mainmem_s1_write;                           // mm_interconnect_0:mainmem_s1_write -> mainmem:write
	wire  [31:0] mm_interconnect_0_mainmem_s1_readdata;                        // mainmem:readdata -> mm_interconnect_0:mainmem_s1_readdata
	wire   [3:0] mm_interconnect_0_mainmem_s1_byteenable;                      // mm_interconnect_0:mainmem_s1_byteenable -> mainmem:byteenable
	wire  [15:0] mm_interconnect_0_nvsram_s1_writedata;                        // mm_interconnect_0:nvsram_s1_writedata -> nvsram:writedata
	wire  [12:0] mm_interconnect_0_nvsram_s1_address;                          // mm_interconnect_0:nvsram_s1_address -> nvsram:address
	wire         mm_interconnect_0_nvsram_s1_chipselect;                       // mm_interconnect_0:nvsram_s1_chipselect -> nvsram:chipselect
	wire         mm_interconnect_0_nvsram_s1_clken;                            // mm_interconnect_0:nvsram_s1_clken -> nvsram:clken
	wire         mm_interconnect_0_nvsram_s1_write;                            // mm_interconnect_0:nvsram_s1_write -> nvsram:write
	wire  [15:0] mm_interconnect_0_nvsram_s1_readdata;                         // nvsram:readdata -> mm_interconnect_0:nvsram_s1_readdata
	wire   [1:0] mm_interconnect_0_nvsram_s1_byteenable;                       // mm_interconnect_0:nvsram_s1_byteenable -> nvsram:byteenable
	wire  [31:0] mm_interconnect_0_fdcpy_rddisk_s1_writedata;                  // mm_interconnect_0:fdcpy_rddisk_s1_writedata -> fdcpy_rddisk:writedata
	wire   [1:0] mm_interconnect_0_fdcpy_rddisk_s1_address;                    // mm_interconnect_0:fdcpy_rddisk_s1_address -> fdcpy_rddisk:address
	wire         mm_interconnect_0_fdcpy_rddisk_s1_chipselect;                 // mm_interconnect_0:fdcpy_rddisk_s1_chipselect -> fdcpy_rddisk:chipselect
	wire         mm_interconnect_0_fdcpy_rddisk_s1_write;                      // mm_interconnect_0:fdcpy_rddisk_s1_write -> fdcpy_rddisk:write_n
	wire  [31:0] mm_interconnect_0_fdcpy_rddisk_s1_readdata;                   // fdcpy_rddisk:readdata -> mm_interconnect_0:fdcpy_rddisk_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_fdmodeset_s1_writedata;                 // mm_interconnect_0:pio_FDMODESET_s1_writedata -> pio_FDMODESET:writedata
	wire   [1:0] mm_interconnect_0_pio_fdmodeset_s1_address;                   // mm_interconnect_0:pio_FDMODESET_s1_address -> pio_FDMODESET:address
	wire         mm_interconnect_0_pio_fdmodeset_s1_chipselect;                // mm_interconnect_0:pio_FDMODESET_s1_chipselect -> pio_FDMODESET:chipselect
	wire         mm_interconnect_0_pio_fdmodeset_s1_write;                     // mm_interconnect_0:pio_FDMODESET_s1_write -> pio_FDMODESET:write_n
	wire  [31:0] mm_interconnect_0_pio_fdmodeset_s1_readdata;                  // pio_FDMODESET:readdata -> mm_interconnect_0:pio_FDMODESET_s1_readdata
	wire   [7:0] mm_interconnect_0_vram_s1_writedata;                          // mm_interconnect_0:vram_s1_writedata -> vram:writedata
	wire  [12:0] mm_interconnect_0_vram_s1_address;                            // mm_interconnect_0:vram_s1_address -> vram:address
	wire         mm_interconnect_0_vram_s1_chipselect;                         // mm_interconnect_0:vram_s1_chipselect -> vram:chipselect
	wire         mm_interconnect_0_vram_s1_clken;                              // mm_interconnect_0:vram_s1_clken -> vram:clken
	wire         mm_interconnect_0_vram_s1_write;                              // mm_interconnect_0:vram_s1_write -> vram:write
	wire   [7:0] mm_interconnect_0_vram_s1_readdata;                           // vram:readdata -> mm_interconnect_0:vram_s1_readdata
	wire  [31:0] mm_interconnect_0_fddsel_s1_writedata;                        // mm_interconnect_0:fddsel_s1_writedata -> fddsel:writedata
	wire   [1:0] mm_interconnect_0_fddsel_s1_address;                          // mm_interconnect_0:fddsel_s1_address -> fddsel:address
	wire         mm_interconnect_0_fddsel_s1_chipselect;                       // mm_interconnect_0:fddsel_s1_chipselect -> fddsel:chipselect
	wire         mm_interconnect_0_fddsel_s1_write;                            // mm_interconnect_0:fddsel_s1_write -> fddsel:write_n
	wire  [31:0] mm_interconnect_0_fddsel_s1_readdata;                         // fddsel:readdata -> mm_interconnect_0:fddsel_s1_readdata
	wire  [31:0] mm_interconnect_0_fdcpy_recarib_s1_writedata;                 // mm_interconnect_0:fdcpy_recarib_s1_writedata -> fdcpy_recarib:writedata
	wire   [1:0] mm_interconnect_0_fdcpy_recarib_s1_address;                   // mm_interconnect_0:fdcpy_recarib_s1_address -> fdcpy_recarib:address
	wire         mm_interconnect_0_fdcpy_recarib_s1_chipselect;                // mm_interconnect_0:fdcpy_recarib_s1_chipselect -> fdcpy_recarib:chipselect
	wire         mm_interconnect_0_fdcpy_recarib_s1_write;                     // mm_interconnect_0:fdcpy_recarib_s1_write -> fdcpy_recarib:write_n
	wire  [31:0] mm_interconnect_0_fdcpy_recarib_s1_readdata;                  // fdcpy_recarib:readdata -> mm_interconnect_0:fdcpy_recarib_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_fdemuen_s1_writedata;                   // mm_interconnect_0:pio_FDEMUEN_s1_writedata -> pio_FDEMUEN:writedata
	wire   [1:0] mm_interconnect_0_pio_fdemuen_s1_address;                     // mm_interconnect_0:pio_FDEMUEN_s1_address -> pio_FDEMUEN:address
	wire         mm_interconnect_0_pio_fdemuen_s1_chipselect;                  // mm_interconnect_0:pio_FDEMUEN_s1_chipselect -> pio_FDEMUEN:chipselect
	wire         mm_interconnect_0_pio_fdemuen_s1_write;                       // mm_interconnect_0:pio_FDEMUEN_s1_write -> pio_FDEMUEN:write_n
	wire  [31:0] mm_interconnect_0_pio_fdemuen_s1_readdata;                    // pio_FDEMUEN:readdata -> mm_interconnect_0:pio_FDEMUEN_s1_readdata
	wire  [31:0] mm_interconnect_0_fdcpy_emunit_s1_writedata;                  // mm_interconnect_0:fdcpy_emunit_s1_writedata -> fdcpy_emunit:writedata
	wire   [1:0] mm_interconnect_0_fdcpy_emunit_s1_address;                    // mm_interconnect_0:fdcpy_emunit_s1_address -> fdcpy_emunit:address
	wire         mm_interconnect_0_fdcpy_emunit_s1_chipselect;                 // mm_interconnect_0:fdcpy_emunit_s1_chipselect -> fdcpy_emunit:chipselect
	wire         mm_interconnect_0_fdcpy_emunit_s1_write;                      // mm_interconnect_0:fdcpy_emunit_s1_write -> fdcpy_emunit:write_n
	wire  [31:0] mm_interconnect_0_fdcpy_emunit_s1_readdata;                   // fdcpy_emunit:readdata -> mm_interconnect_0:fdcpy_emunit_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_sasisel_s1_writedata;                   // mm_interconnect_0:pio_SASISEL_s1_writedata -> pio_SASISEL:writedata
	wire   [1:0] mm_interconnect_0_pio_sasisel_s1_address;                     // mm_interconnect_0:pio_SASISEL_s1_address -> pio_SASISEL:address
	wire         mm_interconnect_0_pio_sasisel_s1_chipselect;                  // mm_interconnect_0:pio_SASISEL_s1_chipselect -> pio_SASISEL:chipselect
	wire         mm_interconnect_0_pio_sasisel_s1_write;                       // mm_interconnect_0:pio_SASISEL_s1_write -> pio_SASISEL:write_n
	wire  [31:0] mm_interconnect_0_pio_sasisel_s1_readdata;                    // pio_SASISEL:readdata -> mm_interconnect_0:pio_SASISEL_s1_readdata
	wire  [15:0] mm_interconnect_0_spi_fast_spi_control_port_writedata;        // mm_interconnect_0:spi_fast_spi_control_port_writedata -> spi_fast:data_from_cpu
	wire   [2:0] mm_interconnect_0_spi_fast_spi_control_port_address;          // mm_interconnect_0:spi_fast_spi_control_port_address -> spi_fast:mem_addr
	wire         mm_interconnect_0_spi_fast_spi_control_port_chipselect;       // mm_interconnect_0:spi_fast_spi_control_port_chipselect -> spi_fast:spi_select
	wire         mm_interconnect_0_spi_fast_spi_control_port_write;            // mm_interconnect_0:spi_fast_spi_control_port_write -> spi_fast:write_n
	wire         mm_interconnect_0_spi_fast_spi_control_port_read;             // mm_interconnect_0:spi_fast_spi_control_port_read -> spi_fast:read_n
	wire  [15:0] mm_interconnect_0_spi_fast_spi_control_port_readdata;         // spi_fast:data_to_cpu -> mm_interconnect_0:spi_fast_spi_control_port_readdata
	wire  [31:0] mm_interconnect_0_txt_cursorc_s1_writedata;                   // mm_interconnect_0:txt_cursorC_s1_writedata -> txt_cursorC:writedata
	wire   [1:0] mm_interconnect_0_txt_cursorc_s1_address;                     // mm_interconnect_0:txt_cursorC_s1_address -> txt_cursorC:address
	wire         mm_interconnect_0_txt_cursorc_s1_chipselect;                  // mm_interconnect_0:txt_cursorC_s1_chipselect -> txt_cursorC:chipselect
	wire         mm_interconnect_0_txt_cursorc_s1_write;                       // mm_interconnect_0:txt_cursorC_s1_write -> txt_cursorC:write_n
	wire  [31:0] mm_interconnect_0_txt_cursorc_s1_readdata;                    // txt_cursorC:readdata -> mm_interconnect_0:txt_cursorC_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_nvsave_s1_writedata;                    // mm_interconnect_0:pio_NVSAVE_s1_writedata -> pio_NVSAVE:writedata
	wire   [1:0] mm_interconnect_0_pio_nvsave_s1_address;                      // mm_interconnect_0:pio_NVSAVE_s1_address -> pio_NVSAVE:address
	wire         mm_interconnect_0_pio_nvsave_s1_chipselect;                   // mm_interconnect_0:pio_NVSAVE_s1_chipselect -> pio_NVSAVE:chipselect
	wire         mm_interconnect_0_pio_nvsave_s1_write;                        // mm_interconnect_0:pio_NVSAVE_s1_write -> pio_NVSAVE:write_n
	wire  [31:0] mm_interconnect_0_pio_nvsave_s1_readdata;                     // pio_NVSAVE:readdata -> mm_interconnect_0:pio_NVSAVE_s1_readdata
	wire  [31:0] mm_interconnect_0_txt_cursorl_s1_writedata;                   // mm_interconnect_0:txt_cursorL_s1_writedata -> txt_cursorL:writedata
	wire   [1:0] mm_interconnect_0_txt_cursorl_s1_address;                     // mm_interconnect_0:txt_cursorL_s1_address -> txt_cursorL:address
	wire         mm_interconnect_0_txt_cursorl_s1_chipselect;                  // mm_interconnect_0:txt_cursorL_s1_chipselect -> txt_cursorL:chipselect
	wire         mm_interconnect_0_txt_cursorl_s1_write;                       // mm_interconnect_0:txt_cursorL_s1_write -> txt_cursorL:write_n
	wire  [31:0] mm_interconnect_0_txt_cursorl_s1_readdata;                    // txt_cursorL:readdata -> mm_interconnect_0:txt_cursorL_s1_readdata
	wire   [0:0] mm_interconnect_0_sysid_control_slave_address;                // mm_interconnect_0:sysid_control_slave_address -> sysid:address
	wire  [31:0] mm_interconnect_0_sysid_control_slave_readdata;               // sysid:readdata -> mm_interconnect_0:sysid_control_slave_readdata
	wire  [31:0] mm_interconnect_0_fdcpy_wrdisk_s1_writedata;                  // mm_interconnect_0:fdcpy_wrdisk_s1_writedata -> fdcpy_wrdisk:writedata
	wire   [1:0] mm_interconnect_0_fdcpy_wrdisk_s1_address;                    // mm_interconnect_0:fdcpy_wrdisk_s1_address -> fdcpy_wrdisk:address
	wire         mm_interconnect_0_fdcpy_wrdisk_s1_chipselect;                 // mm_interconnect_0:fdcpy_wrdisk_s1_chipselect -> fdcpy_wrdisk:chipselect
	wire         mm_interconnect_0_fdcpy_wrdisk_s1_write;                      // mm_interconnect_0:fdcpy_wrdisk_s1_write -> fdcpy_wrdisk:write_n
	wire  [31:0] mm_interconnect_0_fdcpy_wrdisk_s1_readdata;                   // fdcpy_wrdisk:readdata -> mm_interconnect_0:fdcpy_wrdisk_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_fdramwr_s1_writedata;                   // mm_interconnect_0:pio_FDRAMWR_s1_writedata -> pio_FDRAMWR:writedata
	wire   [1:0] mm_interconnect_0_pio_fdramwr_s1_address;                     // mm_interconnect_0:pio_FDRAMWR_s1_address -> pio_FDRAMWR:address
	wire         mm_interconnect_0_pio_fdramwr_s1_chipselect;                  // mm_interconnect_0:pio_FDRAMWR_s1_chipselect -> pio_FDRAMWR:chipselect
	wire         mm_interconnect_0_pio_fdramwr_s1_write;                       // mm_interconnect_0:pio_FDRAMWR_s1_write -> pio_FDRAMWR:write_n
	wire  [31:0] mm_interconnect_0_pio_fdramwr_s1_readdata;                    // pio_FDRAMWR:readdata -> mm_interconnect_0:pio_FDRAMWR_s1_readdata
	wire   [1:0] mm_interconnect_0_model_s1_address;                           // mm_interconnect_0:model_s1_address -> model:address
	wire  [31:0] mm_interconnect_0_model_s1_readdata;                          // model:readdata -> mm_interconnect_0:model_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_fdmodeout_s1_writedata;                 // mm_interconnect_0:pio_FDMODEOUT_s1_writedata -> pio_FDMODEOUT:writedata
	wire   [1:0] mm_interconnect_0_pio_fdmodeout_s1_address;                   // mm_interconnect_0:pio_FDMODEOUT_s1_address -> pio_FDMODEOUT:address
	wire         mm_interconnect_0_pio_fdmodeout_s1_chipselect;                // mm_interconnect_0:pio_FDMODEOUT_s1_chipselect -> pio_FDMODEOUT:chipselect
	wire         mm_interconnect_0_pio_fdmodeout_s1_write;                     // mm_interconnect_0:pio_FDMODEOUT_s1_write -> pio_FDMODEOUT:write_n
	wire  [31:0] mm_interconnect_0_pio_fdmodeout_s1_readdata;                  // pio_FDMODEOUT:readdata -> mm_interconnect_0:pio_FDMODEOUT_s1_readdata
	wire  [15:0] mm_interconnect_0_spi_slow_spi_control_port_writedata;        // mm_interconnect_0:spi_slow_spi_control_port_writedata -> spi_slow:data_from_cpu
	wire   [2:0] mm_interconnect_0_spi_slow_spi_control_port_address;          // mm_interconnect_0:spi_slow_spi_control_port_address -> spi_slow:mem_addr
	wire         mm_interconnect_0_spi_slow_spi_control_port_chipselect;       // mm_interconnect_0:spi_slow_spi_control_port_chipselect -> spi_slow:spi_select
	wire         mm_interconnect_0_spi_slow_spi_control_port_write;            // mm_interconnect_0:spi_slow_spi_control_port_write -> spi_slow:write_n
	wire         mm_interconnect_0_spi_slow_spi_control_port_read;             // mm_interconnect_0:spi_slow_spi_control_port_read -> spi_slow:read_n
	wire  [15:0] mm_interconnect_0_spi_slow_spi_control_port_readdata;         // spi_slow:data_to_cpu -> mm_interconnect_0:spi_slow_spi_control_port_readdata
	wire  [31:0] mm_interconnect_0_fdcpy_error_s1_writedata;                   // mm_interconnect_0:fdcpy_error_s1_writedata -> fdcpy_error:writedata
	wire   [1:0] mm_interconnect_0_fdcpy_error_s1_address;                     // mm_interconnect_0:fdcpy_error_s1_address -> fdcpy_error:address
	wire         mm_interconnect_0_fdcpy_error_s1_chipselect;                  // mm_interconnect_0:fdcpy_error_s1_chipselect -> fdcpy_error:chipselect
	wire         mm_interconnect_0_fdcpy_error_s1_write;                       // mm_interconnect_0:fdcpy_error_s1_write -> fdcpy_error:write_n
	wire  [31:0] mm_interconnect_0_fdcpy_error_s1_readdata;                    // fdcpy_error:readdata -> mm_interconnect_0:fdcpy_error_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_sasiio_s1_writedata;                    // mm_interconnect_0:pio_SASIIO_s1_writedata -> pio_SASIIO:writedata
	wire   [1:0] mm_interconnect_0_pio_sasiio_s1_address;                      // mm_interconnect_0:pio_SASIIO_s1_address -> pio_SASIIO:address
	wire         mm_interconnect_0_pio_sasiio_s1_chipselect;                   // mm_interconnect_0:pio_SASIIO_s1_chipselect -> pio_SASIIO:chipselect
	wire         mm_interconnect_0_pio_sasiio_s1_write;                        // mm_interconnect_0:pio_SASIIO_s1_write -> pio_SASIIO:write_n
	wire  [31:0] mm_interconnect_0_pio_sasiio_s1_readdata;                     // pio_SASIIO:readdata -> mm_interconnect_0:pio_SASIIO_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_sasimsg_s1_writedata;                   // mm_interconnect_0:pio_SASIMSG_s1_writedata -> pio_SASIMSG:writedata
	wire   [1:0] mm_interconnect_0_pio_sasimsg_s1_address;                     // mm_interconnect_0:pio_SASIMSG_s1_address -> pio_SASIMSG:address
	wire         mm_interconnect_0_pio_sasimsg_s1_chipselect;                  // mm_interconnect_0:pio_SASIMSG_s1_chipselect -> pio_SASIMSG:chipselect
	wire         mm_interconnect_0_pio_sasimsg_s1_write;                       // mm_interconnect_0:pio_SASIMSG_s1_write -> pio_SASIMSG:write_n
	wire  [31:0] mm_interconnect_0_pio_sasimsg_s1_readdata;                    // pio_SASIMSG:readdata -> mm_interconnect_0:pio_SASIMSG_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_sasiout_s1_writedata;                   // mm_interconnect_0:pio_SASIOUT_s1_writedata -> pio_SASIOUT:writedata
	wire   [1:0] mm_interconnect_0_pio_sasiout_s1_address;                     // mm_interconnect_0:pio_SASIOUT_s1_address -> pio_SASIOUT:address
	wire         mm_interconnect_0_pio_sasiout_s1_chipselect;                  // mm_interconnect_0:pio_SASIOUT_s1_chipselect -> pio_SASIOUT:chipselect
	wire         mm_interconnect_0_pio_sasiout_s1_write;                       // mm_interconnect_0:pio_SASIOUT_s1_write -> pio_SASIOUT:write_n
	wire  [31:0] mm_interconnect_0_pio_sasiout_s1_readdata;                    // pio_SASIOUT:readdata -> mm_interconnect_0:pio_SASIOUT_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_fdsel0_s1_writedata;                    // mm_interconnect_0:pio_FDSEL0_s1_writedata -> pio_FDSEL0:writedata
	wire   [1:0] mm_interconnect_0_pio_fdsel0_s1_address;                      // mm_interconnect_0:pio_FDSEL0_s1_address -> pio_FDSEL0:address
	wire         mm_interconnect_0_pio_fdsel0_s1_chipselect;                   // mm_interconnect_0:pio_FDSEL0_s1_chipselect -> pio_FDSEL0:chipselect
	wire         mm_interconnect_0_pio_fdsel0_s1_write;                        // mm_interconnect_0:pio_FDSEL0_s1_write -> pio_FDSEL0:write_n
	wire  [31:0] mm_interconnect_0_pio_fdsel0_s1_readdata;                     // pio_FDSEL0:readdata -> mm_interconnect_0:pio_FDSEL0_s1_readdata
	wire  [31:0] mm_interconnect_0_fdcpy_fdmode_s1_writedata;                  // mm_interconnect_0:fdcpy_fdmode_s1_writedata -> fdcpy_fdmode:writedata
	wire   [1:0] mm_interconnect_0_fdcpy_fdmode_s1_address;                    // mm_interconnect_0:fdcpy_fdmode_s1_address -> fdcpy_fdmode:address
	wire         mm_interconnect_0_fdcpy_fdmode_s1_chipselect;                 // mm_interconnect_0:fdcpy_fdmode_s1_chipselect -> fdcpy_fdmode:chipselect
	wire         mm_interconnect_0_fdcpy_fdmode_s1_write;                      // mm_interconnect_0:fdcpy_fdmode_s1_write -> fdcpy_fdmode:write_n
	wire  [31:0] mm_interconnect_0_fdcpy_fdmode_s1_readdata;                   // fdcpy_fdmode:readdata -> mm_interconnect_0:fdcpy_fdmode_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_fdebusy_s1_writedata;                   // mm_interconnect_0:pio_FDEBUSY_s1_writedata -> pio_FDEBUSY:writedata
	wire   [1:0] mm_interconnect_0_pio_fdebusy_s1_address;                     // mm_interconnect_0:pio_FDEBUSY_s1_address -> pio_FDEBUSY:address
	wire         mm_interconnect_0_pio_fdebusy_s1_chipselect;                  // mm_interconnect_0:pio_FDEBUSY_s1_chipselect -> pio_FDEBUSY:chipselect
	wire         mm_interconnect_0_pio_fdebusy_s1_write;                       // mm_interconnect_0:pio_FDEBUSY_s1_write -> pio_FDEBUSY:write_n
	wire  [31:0] mm_interconnect_0_pio_fdebusy_s1_readdata;                    // pio_FDEBUSY:readdata -> mm_interconnect_0:pio_FDEBUSY_s1_readdata
	wire         mm_interconnect_0_kbfifo_out_waitrequest;                     // kbfifo:avalonmm_read_slave_waitrequest -> mm_interconnect_0:kbfifo_out_waitrequest
	wire         mm_interconnect_0_kbfifo_out_read;                            // mm_interconnect_0:kbfifo_out_read -> kbfifo:avalonmm_read_slave_read
	wire  [31:0] mm_interconnect_0_kbfifo_out_readdata;                        // kbfifo:avalonmm_read_slave_readdata -> mm_interconnect_0:kbfifo_out_readdata
	wire  [31:0] mm_interconnect_0_pio_sasicd_s1_writedata;                    // mm_interconnect_0:pio_SASICD_s1_writedata -> pio_SASICD:writedata
	wire   [1:0] mm_interconnect_0_pio_sasicd_s1_address;                      // mm_interconnect_0:pio_SASICD_s1_address -> pio_SASICD:address
	wire         mm_interconnect_0_pio_sasicd_s1_chipselect;                   // mm_interconnect_0:pio_SASICD_s1_chipselect -> pio_SASICD:chipselect
	wire         mm_interconnect_0_pio_sasicd_s1_write;                        // mm_interconnect_0:pio_SASICD_s1_write -> pio_SASICD:write_n
	wire  [31:0] mm_interconnect_0_pio_sasicd_s1_readdata;                     // pio_SASICD:readdata -> mm_interconnect_0:pio_SASICD_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_sdcs_s1_writedata;                      // mm_interconnect_0:pio_SDCS_s1_writedata -> pio_SDCS:writedata
	wire   [1:0] mm_interconnect_0_pio_sdcs_s1_address;                        // mm_interconnect_0:pio_SDCS_s1_address -> pio_SDCS:address
	wire         mm_interconnect_0_pio_sdcs_s1_chipselect;                     // mm_interconnect_0:pio_SDCS_s1_chipselect -> pio_SDCS:chipselect
	wire         mm_interconnect_0_pio_sdcs_s1_write;                          // mm_interconnect_0:pio_SDCS_s1_write -> pio_SDCS:write_n
	wire  [31:0] mm_interconnect_0_pio_sdcs_s1_readdata;                       // pio_SDCS:readdata -> mm_interconnect_0:pio_SDCS_s1_readdata
	wire  [31:0] mm_interconnect_0_txt_cursoren_s1_writedata;                  // mm_interconnect_0:txt_cursoren_s1_writedata -> txt_cursoren:writedata
	wire   [1:0] mm_interconnect_0_txt_cursoren_s1_address;                    // mm_interconnect_0:txt_cursoren_s1_address -> txt_cursoren:address
	wire         mm_interconnect_0_txt_cursoren_s1_chipselect;                 // mm_interconnect_0:txt_cursoren_s1_chipselect -> txt_cursoren:chipselect
	wire         mm_interconnect_0_txt_cursoren_s1_write;                      // mm_interconnect_0:txt_cursoren_s1_write -> txt_cursoren:write_n
	wire  [31:0] mm_interconnect_0_txt_cursoren_s1_readdata;                   // txt_cursoren:readdata -> mm_interconnect_0:txt_cursoren_s1_readdata
	wire  [15:0] mm_interconnect_0_fdram_s1_writedata;                         // mm_interconnect_0:FDRAM_s1_writedata -> FDRAM:writedata
	wire   [7:0] mm_interconnect_0_fdram_s1_address;                           // mm_interconnect_0:FDRAM_s1_address -> FDRAM:address
	wire         mm_interconnect_0_fdram_s1_chipselect;                        // mm_interconnect_0:FDRAM_s1_chipselect -> FDRAM:chipselect
	wire         mm_interconnect_0_fdram_s1_clken;                             // mm_interconnect_0:FDRAM_s1_clken -> FDRAM:clken
	wire         mm_interconnect_0_fdram_s1_write;                             // mm_interconnect_0:FDRAM_s1_write -> FDRAM:write
	wire  [15:0] mm_interconnect_0_fdram_s1_readdata;                          // FDRAM:readdata -> mm_interconnect_0:FDRAM_s1_readdata
	wire   [1:0] mm_interconnect_0_fdram_s1_byteenable;                        // mm_interconnect_0:FDRAM_s1_byteenable -> FDRAM:byteenable
	wire  [31:0] mm_interconnect_0_fdcpy_track_s1_writedata;                   // mm_interconnect_0:fdcpy_track_s1_writedata -> fdcpy_track:writedata
	wire   [1:0] mm_interconnect_0_fdcpy_track_s1_address;                     // mm_interconnect_0:fdcpy_track_s1_address -> fdcpy_track:address
	wire         mm_interconnect_0_fdcpy_track_s1_chipselect;                  // mm_interconnect_0:fdcpy_track_s1_chipselect -> fdcpy_track:chipselect
	wire         mm_interconnect_0_fdcpy_track_s1_write;                       // mm_interconnect_0:fdcpy_track_s1_write -> fdcpy_track:write_n
	wire  [31:0] mm_interconnect_0_fdcpy_track_s1_readdata;                    // fdcpy_track:readdata -> mm_interconnect_0:fdcpy_track_s1_readdata
	wire  [31:0] mm_interconnect_0_fdcpy_head_s1_writedata;                    // mm_interconnect_0:fdcpy_head_s1_writedata -> fdcpy_head:writedata
	wire   [1:0] mm_interconnect_0_fdcpy_head_s1_address;                      // mm_interconnect_0:fdcpy_head_s1_address -> fdcpy_head:address
	wire         mm_interconnect_0_fdcpy_head_s1_chipselect;                   // mm_interconnect_0:fdcpy_head_s1_chipselect -> fdcpy_head:chipselect
	wire         mm_interconnect_0_fdcpy_head_s1_write;                        // mm_interconnect_0:fdcpy_head_s1_write -> fdcpy_head:write_n
	wire  [31:0] mm_interconnect_0_fdcpy_head_s1_readdata;                     // fdcpy_head:readdata -> mm_interconnect_0:fdcpy_head_s1_readdata
	wire  [31:0] mm_interconnect_0_fdcpy_unit_s1_writedata;                    // mm_interconnect_0:fdcpy_unit_s1_writedata -> fdcpy_unit:writedata
	wire   [1:0] mm_interconnect_0_fdcpy_unit_s1_address;                      // mm_interconnect_0:fdcpy_unit_s1_address -> fdcpy_unit:address
	wire         mm_interconnect_0_fdcpy_unit_s1_chipselect;                   // mm_interconnect_0:fdcpy_unit_s1_chipselect -> fdcpy_unit:chipselect
	wire         mm_interconnect_0_fdcpy_unit_s1_write;                        // mm_interconnect_0:fdcpy_unit_s1_write -> fdcpy_unit:write_n
	wire  [31:0] mm_interconnect_0_fdcpy_unit_s1_readdata;                     // fdcpy_unit:readdata -> mm_interconnect_0:fdcpy_unit_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_fdindisk_s1_writedata;                  // mm_interconnect_0:pio_FDINDISK_s1_writedata -> pio_FDINDISK:writedata
	wire   [1:0] mm_interconnect_0_pio_fdindisk_s1_address;                    // mm_interconnect_0:pio_FDINDISK_s1_address -> pio_FDINDISK:address
	wire         mm_interconnect_0_pio_fdindisk_s1_chipselect;                 // mm_interconnect_0:pio_FDINDISK_s1_chipselect -> pio_FDINDISK:chipselect
	wire         mm_interconnect_0_pio_fdindisk_s1_write;                      // mm_interconnect_0:pio_FDINDISK_s1_write -> pio_FDINDISK:write_n
	wire  [31:0] mm_interconnect_0_pio_fdindisk_s1_readdata;                   // pio_FDINDISK:readdata -> mm_interconnect_0:pio_FDINDISK_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_initdone_s1_writedata;                  // mm_interconnect_0:pio_INITDONE_s1_writedata -> pio_INITDONE:writedata
	wire   [1:0] mm_interconnect_0_pio_initdone_s1_address;                    // mm_interconnect_0:pio_INITDONE_s1_address -> pio_INITDONE:address
	wire         mm_interconnect_0_pio_initdone_s1_chipselect;                 // mm_interconnect_0:pio_INITDONE_s1_chipselect -> pio_INITDONE:chipselect
	wire         mm_interconnect_0_pio_initdone_s1_write;                      // mm_interconnect_0:pio_INITDONE_s1_write -> pio_INITDONE:write_n
	wire  [31:0] mm_interconnect_0_pio_initdone_s1_readdata;                   // pio_INITDONE:readdata -> mm_interconnect_0:pio_INITDONE_s1_readdata
	wire  [31:0] mm_interconnect_0_pio_sasiin_s1_writedata;                    // mm_interconnect_0:pio_SASIIN_s1_writedata -> pio_SASIIN:writedata
	wire   [1:0] mm_interconnect_0_pio_sasiin_s1_address;                      // mm_interconnect_0:pio_SASIIN_s1_address -> pio_SASIIN:address
	wire         mm_interconnect_0_pio_sasiin_s1_chipselect;                   // mm_interconnect_0:pio_SASIIN_s1_chipselect -> pio_SASIIN:chipselect
	wire         mm_interconnect_0_pio_sasiin_s1_write;                        // mm_interconnect_0:pio_SASIIN_s1_write -> pio_SASIIN:write_n
	wire  [31:0] mm_interconnect_0_pio_sasiin_s1_readdata;                     // pio_SASIIN:readdata -> mm_interconnect_0:pio_SASIIN_s1_readdata
	wire         irq_mapper_receiver0_irq;                                     // jtag_uart_0:av_irq -> irq_mapper:receiver0_irq
	wire         irq_mapper_receiver1_irq;                                     // spi_slow:irq -> irq_mapper:receiver1_irq
	wire         irq_mapper_receiver2_irq;                                     // spi_fast:irq -> irq_mapper:receiver2_irq
	wire         irq_mapper_receiver3_irq;                                     // pio_SASISEL:irq -> irq_mapper:receiver3_irq
	wire         irq_mapper_receiver4_irq;                                     // pio_NVSAVE:irq -> irq_mapper:receiver4_irq
	wire         irq_mapper_receiver5_irq;                                     // pio_FDEJECT:irq -> irq_mapper:receiver5_irq
	wire         irq_mapper_receiver6_irq;                                     // kbfifo:rdclk_control_slave_irq -> irq_mapper:receiver6_irq
	wire         irq_mapper_receiver7_irq;                                     // pio_FDMOTOR:irq -> irq_mapper:receiver7_irq
	wire         irq_mapper_receiver8_irq;                                     // fdcpy_busy:irq -> irq_mapper:receiver8_irq
	wire         irq_mapper_receiver9_irq;                                     // fdcpy_error:irq -> irq_mapper:receiver9_irq
	wire         irq_mapper_receiver10_irq;                                    // fddsel:irq -> irq_mapper:receiver10_irq
	wire         irq_mapper_receiver11_irq;                                    // fdwgate:irq -> irq_mapper:receiver11_irq
	wire  [31:0] nios2_qsys_0_d_irq_irq;                                       // irq_mapper:sender_irq -> nios2_qsys_0:d_irq
	wire         rst_controller_reset_out_reset;                               // rst_controller:reset_out -> [FDRAM:reset, irq_mapper:reset, jtag_uart_0:rst_n, mainmem:reset, mm_interconnect_0:nios2_qsys_0_reset_n_reset_bridge_in_reset_reset, model:reset_n, nios2_qsys_0:reset_n, nvsram:reset, pio_FDEBUSY:reset_n, pio_FDEJECT:reset_n, pio_FDEMUEN:reset_n, pio_FDINDISK:reset_n, pio_FDMODEIN:reset_n, pio_FDMODEOUT:reset_n, pio_FDMODESET:reset_n, pio_FDMOTOR:reset_n, pio_FDRAMADDR:reset_n, pio_FDRAMBUSY:reset_n, pio_FDRAMRD:reset_n, pio_FDRAMWR:reset_n, pio_FDSEL0:reset_n, pio_FDSEL1:reset_n, pio_FDWPROT:reset_n, pio_FDWROTE:reset_n, pio_INITDONE:reset_n, pio_NVSAVE:reset_n, pio_SASIACK:reset_n, pio_SASIBSY:reset_n, pio_SASICD:reset_n, pio_SASIIN:reset_n, pio_SASIIO:reset_n, pio_SASIMSG:reset_n, pio_SASIOUT:reset_n, pio_SASIREQ:reset_n, pio_SASIRST:reset_n, pio_SASISEL:reset_n, pio_SDCS:reset_n, pio_SPIHS:reset_n, rst_translator:in_reset, spi_fast:reset_n, spi_slow:reset_n, sysid:reset_n, txt_cursorC:reset_n, txt_cursorL:reset_n, txt_cursoren:reset_n, vram:reset]
	wire         rst_controller_reset_out_reset_req;                           // rst_controller:reset_req -> [FDRAM:reset_req, mainmem:reset_req, nios2_qsys_0:reset_req, nvsram:reset_req, rst_translator:reset_req_in, vram:reset_req]
	wire         nios2_qsys_0_jtag_debug_module_reset_reset;                   // nios2_qsys_0:jtag_debug_module_resetrequest -> [rst_controller:reset_in0, rst_controller_002:reset_in1, rst_controller_004:reset_in1, rst_controller_005:reset_in1, rst_controller_009:reset_in1, rst_controller_010:reset_in1]
	wire         rst_controller_001_reset_out_reset;                           // rst_controller_001:reset_out -> vram:reset2
	wire         rst_controller_001_reset_out_reset_req;                       // rst_controller_001:reset_req -> vram:reset_req2
	wire         rst_controller_002_reset_out_reset;                           // rst_controller_002:reset_out -> rst_controller_001:reset_in0
	wire         rst_controller_003_reset_out_reset;                           // rst_controller_003:reset_out -> nvsram:reset2
	wire         rst_controller_003_reset_out_reset_req;                       // rst_controller_003:reset_req -> nvsram:reset_req2
	wire         rst_controller_004_reset_out_reset;                           // rst_controller_004:reset_out -> rst_controller_003:reset_in0
	wire         rst_controller_005_reset_out_reset;                           // rst_controller_005:reset_out -> [rst_controller_009:reset_in2, rst_controller_010:reset_in2]
	wire         rst_controller_006_reset_out_reset;                           // rst_controller_006:reset_out -> FDRAM:reset2
	wire         rst_controller_006_reset_out_reset_req;                       // rst_controller_006:reset_req -> FDRAM:reset_req2
	wire         rst_controller_007_reset_out_reset;                           // rst_controller_007:reset_out -> kbfifo:wrreset_n
	wire         rst_controller_008_reset_out_reset;                           // rst_controller_008:reset_out -> [kbfifo:rdreset_n, mm_interconnect_0:kbfifo_reset_out_reset_bridge_in_reset_reset]
	wire         rst_controller_009_reset_out_reset;                           // rst_controller_009:reset_out -> [fdcpy_fdmode:reset_n, mm_interconnect_0:fdcpy_fdmode_reset_reset_bridge_in_reset_reset]
	wire         rst_controller_010_reset_out_reset;                           // rst_controller_010:reset_out -> [fdcpy_busy:reset_n, fdcpy_emunit:reset_n, fdcpy_error:reset_n, fdcpy_head:reset_n, fdcpy_mfm:reset_n, fdcpy_rddisk:reset_n, fdcpy_recarib:reset_n, fdcpy_seek:reset_n, fdcpy_track:reset_n, fdcpy_unit:reset_n, fdcpy_wrdisk:reset_n, fddsel:reset_n, fdwgate:reset_n, mm_interconnect_0:fdcpy_mfm_reset_reset_bridge_in_reset_reset]

	diskemu_mainmem mainmem (
		.clk        (clk_clk),                                 //   clk1.clk
		.address    (mm_interconnect_0_mainmem_s1_address),    //     s1.address
		.clken      (mm_interconnect_0_mainmem_s1_clken),      //       .clken
		.chipselect (mm_interconnect_0_mainmem_s1_chipselect), //       .chipselect
		.write      (mm_interconnect_0_mainmem_s1_write),      //       .write
		.readdata   (mm_interconnect_0_mainmem_s1_readdata),   //       .readdata
		.writedata  (mm_interconnect_0_mainmem_s1_writedata),  //       .writedata
		.byteenable (mm_interconnect_0_mainmem_s1_byteenable), //       .byteenable
		.reset      (rst_controller_reset_out_reset),          // reset1.reset
		.reset_req  (rst_controller_reset_out_reset_req)       //       .reset_req
	);

	diskemu_nios2_qsys_0 nios2_qsys_0 (
		.clk                                   (clk_clk),                                                      //                       clk.clk
		.reset_n                               (~rst_controller_reset_out_reset),                              //                   reset_n.reset_n
		.reset_req                             (rst_controller_reset_out_reset_req),                           //                          .reset_req
		.d_address                             (nios2_qsys_0_data_master_address),                             //               data_master.address
		.d_byteenable                          (nios2_qsys_0_data_master_byteenable),                          //                          .byteenable
		.d_read                                (nios2_qsys_0_data_master_read),                                //                          .read
		.d_readdata                            (nios2_qsys_0_data_master_readdata),                            //                          .readdata
		.d_waitrequest                         (nios2_qsys_0_data_master_waitrequest),                         //                          .waitrequest
		.d_write                               (nios2_qsys_0_data_master_write),                               //                          .write
		.d_writedata                           (nios2_qsys_0_data_master_writedata),                           //                          .writedata
		.jtag_debug_module_debugaccess_to_roms (nios2_qsys_0_data_master_debugaccess),                         //                          .debugaccess
		.i_address                             (nios2_qsys_0_instruction_master_address),                      //        instruction_master.address
		.i_read                                (nios2_qsys_0_instruction_master_read),                         //                          .read
		.i_readdata                            (nios2_qsys_0_instruction_master_readdata),                     //                          .readdata
		.i_waitrequest                         (nios2_qsys_0_instruction_master_waitrequest),                  //                          .waitrequest
		.d_irq                                 (nios2_qsys_0_d_irq_irq),                                       //                     d_irq.irq
		.jtag_debug_module_resetrequest        (nios2_qsys_0_jtag_debug_module_reset_reset),                   //   jtag_debug_module_reset.reset
		.jtag_debug_module_address             (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_address),     //         jtag_debug_module.address
		.jtag_debug_module_byteenable          (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_byteenable),  //                          .byteenable
		.jtag_debug_module_debugaccess         (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_debugaccess), //                          .debugaccess
		.jtag_debug_module_read                (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_read),        //                          .read
		.jtag_debug_module_readdata            (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_readdata),    //                          .readdata
		.jtag_debug_module_waitrequest         (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_waitrequest), //                          .waitrequest
		.jtag_debug_module_write               (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_write),       //                          .write
		.jtag_debug_module_writedata           (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_writedata),   //                          .writedata
		.no_ci_readra                          ()                                                              // custom_instruction_master.readra
	);

	diskemu_jtag_uart_0 jtag_uart_0 (
		.clk            (clk_clk),                                                     //               clk.clk
		.rst_n          (~rst_controller_reset_out_reset),                             //             reset.reset_n
		.av_chipselect  (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_chipselect),  // avalon_jtag_slave.chipselect
		.av_address     (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_address),     //                  .address
		.av_read_n      (~mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_read),       //                  .read_n
		.av_readdata    (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_readdata),    //                  .readdata
		.av_write_n     (~mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_write),      //                  .write_n
		.av_writedata   (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_writedata),   //                  .writedata
		.av_waitrequest (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_waitrequest), //                  .waitrequest
		.av_irq         (irq_mapper_receiver0_irq)                                     //               irq.irq
	);

	diskemu_spi_slow spi_slow (
		.clk           (clk_clk),                                                //              clk.clk
		.reset_n       (~rst_controller_reset_out_reset),                        //            reset.reset_n
		.data_from_cpu (mm_interconnect_0_spi_slow_spi_control_port_writedata),  // spi_control_port.writedata
		.data_to_cpu   (mm_interconnect_0_spi_slow_spi_control_port_readdata),   //                 .readdata
		.mem_addr      (mm_interconnect_0_spi_slow_spi_control_port_address),    //                 .address
		.read_n        (~mm_interconnect_0_spi_slow_spi_control_port_read),      //                 .read_n
		.spi_select    (mm_interconnect_0_spi_slow_spi_control_port_chipselect), //                 .chipselect
		.write_n       (~mm_interconnect_0_spi_slow_spi_control_port_write),     //                 .write_n
		.irq           (irq_mapper_receiver1_irq),                               //              irq.irq
		.MISO          (spi_sdcard_slow_MISO),                                   //         external.export
		.MOSI          (spi_sdcard_slow_MOSI),                                   //                 .export
		.SCLK          (spi_sdcard_slow_SCLK),                                   //                 .export
		.SS_n          (spi_sdcard_slow_SS_n)                                    //                 .export
	);

	diskemu_sysid sysid (
		.clock    (clk_clk),                                        //           clk.clk
		.reset_n  (~rst_controller_reset_out_reset),                //         reset.reset_n
		.readdata (mm_interconnect_0_sysid_control_slave_readdata), // control_slave.readdata
		.address  (mm_interconnect_0_sysid_control_slave_address)   //              .address
	);

	diskemu_spi_fast spi_fast (
		.clk           (clk_clk),                                                //              clk.clk
		.reset_n       (~rst_controller_reset_out_reset),                        //            reset.reset_n
		.data_from_cpu (mm_interconnect_0_spi_fast_spi_control_port_writedata),  // spi_control_port.writedata
		.data_to_cpu   (mm_interconnect_0_spi_fast_spi_control_port_readdata),   //                 .readdata
		.mem_addr      (mm_interconnect_0_spi_fast_spi_control_port_address),    //                 .address
		.read_n        (~mm_interconnect_0_spi_fast_spi_control_port_read),      //                 .read_n
		.spi_select    (mm_interconnect_0_spi_fast_spi_control_port_chipselect), //                 .chipselect
		.write_n       (~mm_interconnect_0_spi_fast_spi_control_port_write),     //                 .write_n
		.irq           (irq_mapper_receiver2_irq),                               //              irq.irq
		.MISO          (spi_sdcard_fast_MISO),                                   //         external.export
		.MOSI          (spi_sdcard_fast_MOSI),                                   //                 .export
		.SCLK          (spi_sdcard_fast_SCLK),                                   //                 .export
		.SS_n          (spi_sdcard_fast_SS_n)                                    //                 .export
	);

	diskemu_pio_SASIIN pio_sasiin (
		.clk        (clk_clk),                                    //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),            //               reset.reset_n
		.address    (mm_interconnect_0_pio_sasiin_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_sasiin_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_sasiin_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_sasiin_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_sasiin_s1_readdata),   //                    .readdata
		.in_port    (sasidin_export)                              // external_connection.export
	);

	diskemu_pio_SASIOUT pio_sasiout (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_sasiout_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_sasiout_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_sasiout_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_sasiout_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_sasiout_s1_readdata),   //                    .readdata
		.out_port   (sasidout_export)                              // external_connection.export
	);

	diskemu_pio_SASISEL pio_sasisel (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_sasisel_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_sasisel_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_sasisel_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_sasisel_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_sasisel_s1_readdata),   //                    .readdata
		.in_port    (sasisel_export),                              // external_connection.export
		.irq        (irq_mapper_receiver3_irq)                     //                 irq.irq
	);

	diskemu_pio_SASIBSY pio_sasibsy (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_sasibsy_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_sasibsy_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_sasibsy_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_sasibsy_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_sasibsy_s1_readdata),   //                    .readdata
		.out_port   (sasibsy_export)                               // external_connection.export
	);

	diskemu_pio_SASIBSY pio_sasireq (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_sasireq_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_sasireq_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_sasireq_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_sasireq_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_sasireq_s1_readdata),   //                    .readdata
		.out_port   (sasireq_export)                               // external_connection.export
	);

	diskemu_pio_SASIACK pio_sasiack (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_sasiack_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_sasiack_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_sasiack_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_sasiack_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_sasiack_s1_readdata),   //                    .readdata
		.in_port    (sasiack_export)                               // external_connection.export
	);

	diskemu_pio_SASIBSY pio_sasiio (
		.clk        (clk_clk),                                    //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),            //               reset.reset_n
		.address    (mm_interconnect_0_pio_sasiio_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_sasiio_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_sasiio_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_sasiio_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_sasiio_s1_readdata),   //                    .readdata
		.out_port   (sasiio_export)                               // external_connection.export
	);

	diskemu_pio_SASICD pio_sasicd (
		.clk        (clk_clk),                                    //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),            //               reset.reset_n
		.address    (mm_interconnect_0_pio_sasicd_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_sasicd_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_sasicd_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_sasicd_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_sasicd_s1_readdata),   //                    .readdata
		.out_port   (sasicd_export)                               // external_connection.export
	);

	diskemu_pio_SASIBSY pio_sasimsg (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_sasimsg_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_sasimsg_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_sasimsg_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_sasimsg_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_sasimsg_s1_readdata),   //                    .readdata
		.out_port   (sasimsg_export)                               // external_connection.export
	);

	diskemu_pio_SASIACK pio_sasirst (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_sasirst_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_sasirst_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_sasirst_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_sasirst_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_sasirst_s1_readdata),   //                    .readdata
		.in_port    (sasirst_export)                               // external_connection.export
	);

	diskemu_pio_SASIBSY pio_spihs (
		.clk        (clk_clk),                                   //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),           //               reset.reset_n
		.address    (mm_interconnect_0_pio_spihs_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_spihs_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_spihs_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_spihs_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_spihs_s1_readdata),   //                    .readdata
		.out_port   (spihs_export)                               // external_connection.export
	);

	diskemu_vram vram (
		.clk         (clk_clk),                                //   clk1.clk
		.address     (mm_interconnect_0_vram_s1_address),      //     s1.address
		.clken       (mm_interconnect_0_vram_s1_clken),        //       .clken
		.chipselect  (mm_interconnect_0_vram_s1_chipselect),   //       .chipselect
		.write       (mm_interconnect_0_vram_s1_write),        //       .write
		.readdata    (mm_interconnect_0_vram_s1_readdata),     //       .readdata
		.writedata   (mm_interconnect_0_vram_s1_writedata),    //       .writedata
		.reset       (rst_controller_reset_out_reset),         // reset1.reset
		.reset_req   (rst_controller_reset_out_reset_req),     //       .reset_req
		.address2    (vram_address),                           //     s2.address
		.chipselect2 (vram_chipselect),                        //       .chipselect
		.clken2      (vram_clken),                             //       .clken
		.write2      (vram_write),                             //       .write
		.readdata2   (vram_readdata),                          //       .readdata
		.writedata2  (vram_writedata),                         //       .writedata
		.clk2        (vclk_clk),                               //   clk2.clk
		.reset2      (rst_controller_001_reset_out_reset),     // reset2.reset
		.reset_req2  (rst_controller_001_reset_out_reset_req)  //       .reset_req
	);

	diskemu_model model (
		.clk      (clk_clk),                             //                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),     //               reset.reset_n
		.address  (mm_interconnect_0_model_s1_address),  //                  s1.address
		.readdata (mm_interconnect_0_model_s1_readdata), //                    .readdata
		.in_port  (model_export)                         // external_connection.export
	);

	diskemu_pio_SDCS pio_sdcs (
		.clk        (clk_clk),                                  //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),          //               reset.reset_n
		.address    (mm_interconnect_0_pio_sdcs_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_sdcs_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_sdcs_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_sdcs_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_sdcs_s1_readdata),   //                    .readdata
		.out_port   (sdcs_export)                               // external_connection.export
	);

	diskemu_nvsram nvsram (
		.clk         (clk_clk),                                //   clk1.clk
		.address     (mm_interconnect_0_nvsram_s1_address),    //     s1.address
		.clken       (mm_interconnect_0_nvsram_s1_clken),      //       .clken
		.chipselect  (mm_interconnect_0_nvsram_s1_chipselect), //       .chipselect
		.write       (mm_interconnect_0_nvsram_s1_write),      //       .write
		.readdata    (mm_interconnect_0_nvsram_s1_readdata),   //       .readdata
		.writedata   (mm_interconnect_0_nvsram_s1_writedata),  //       .writedata
		.byteenable  (mm_interconnect_0_nvsram_s1_byteenable), //       .byteenable
		.reset       (rst_controller_reset_out_reset),         // reset1.reset
		.reset_req   (rst_controller_reset_out_reset_req),     //       .reset_req
		.address2    (nvsram_address),                         //     s2.address
		.chipselect2 (nvsram_chipselect),                      //       .chipselect
		.clken2      (nvsram_clken),                           //       .clken
		.write2      (nvsram_write),                           //       .write
		.readdata2   (nvsram_readdata),                        //       .readdata
		.writedata2  (nvsram_writedata),                       //       .writedata
		.byteenable2 (nvsram_byteenable),                      //       .byteenable
		.clk2        (sysclk_clk),                             //   clk2.clk
		.reset2      (rst_controller_003_reset_out_reset),     // reset2.reset
		.reset_req2  (rst_controller_003_reset_out_reset_req)  //       .reset_req
	);

	diskemu_pio_NVSAVE pio_nvsave (
		.clk        (clk_clk),                                    //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),            //               reset.reset_n
		.address    (mm_interconnect_0_pio_nvsave_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_nvsave_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_nvsave_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_nvsave_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_nvsave_s1_readdata),   //                    .readdata
		.in_port    (nvsave_export),                              // external_connection.export
		.irq        (irq_mapper_receiver4_irq)                    //                 irq.irq
	);

	diskemu_pio_SASIBSY pio_initdone (
		.clk        (clk_clk),                                      //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),              //               reset.reset_n
		.address    (mm_interconnect_0_pio_initdone_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_initdone_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_initdone_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_initdone_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_initdone_s1_readdata),   //                    .readdata
		.out_port   (initdone_export)                               // external_connection.export
	);

	diskemu_pio_FDRAMADDR pio_fdramaddr (
		.clk        (clk_clk),                                       //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),               //               reset.reset_n
		.address    (mm_interconnect_0_pio_fdramaddr_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_fdramaddr_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_fdramaddr_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_fdramaddr_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_fdramaddr_s1_readdata),   //                    .readdata
		.out_port   (fdramaddr_export)                               // external_connection.export
	);

	diskemu_model pio_fdmodein (
		.clk      (clk_clk),                                    //                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),            //               reset.reset_n
		.address  (mm_interconnect_0_pio_fdmodein_s1_address),  //                  s1.address
		.readdata (mm_interconnect_0_pio_fdmodein_s1_readdata), //                    .readdata
		.in_port  (fdmodein_export)                             // external_connection.export
	);

	diskemu_pio_FDWROTE pio_fdwrote (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_fdwrote_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_fdwrote_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_fdwrote_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_fdwrote_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_fdwrote_s1_readdata),   //                    .readdata
		.in_port    (fdwrote_export)                               // external_connection.export
	);

	diskemu_pio_FDSEL0 pio_fdsel0 (
		.clk        (clk_clk),                                    //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),            //               reset.reset_n
		.address    (mm_interconnect_0_pio_fdsel0_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_fdsel0_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_fdsel0_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_fdsel0_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_fdsel0_s1_readdata),   //                    .readdata
		.out_port   (fdsel0_export)                               // external_connection.export
	);

	diskemu_pio_FDSEL1 pio_fdsel1 (
		.clk        (clk_clk),                                    //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),            //               reset.reset_n
		.address    (mm_interconnect_0_pio_fdsel1_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_fdsel1_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_fdsel1_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_fdsel1_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_fdsel1_s1_readdata),   //                    .readdata
		.out_port   (fdsel1_export)                               // external_connection.export
	);

	diskemu_pio_FDEJECT pio_fdeject (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_fdeject_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_fdeject_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_fdeject_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_fdeject_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_fdeject_s1_readdata),   //                    .readdata
		.in_port    (fdeject_export),                              // external_connection.export
		.irq        (irq_mapper_receiver5_irq)                     //                 irq.irq
	);

	diskemu_pio_FDINDISK pio_fdindisk (
		.clk        (clk_clk),                                      //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),              //               reset.reset_n
		.address    (mm_interconnect_0_pio_fdindisk_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_fdindisk_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_fdindisk_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_fdindisk_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_fdindisk_s1_readdata),   //                    .readdata
		.out_port   (fdindisk_export)                               // external_connection.export
	);

	diskemu_pio_SASIOUT pio_fdmodeout (
		.clk        (clk_clk),                                       //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),               //               reset.reset_n
		.address    (mm_interconnect_0_pio_fdmodeout_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_fdmodeout_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_fdmodeout_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_fdmodeout_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_fdmodeout_s1_readdata),   //                    .readdata
		.out_port   (fdmodeout_export)                               // external_connection.export
	);

	diskemu_pio_FDINDISK pio_fdwprot (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_fdwprot_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_fdwprot_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_fdwprot_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_fdwprot_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_fdwprot_s1_readdata),   //                    .readdata
		.out_port   (fdwprot_export)                               // external_connection.export
	);

	diskemu_txt_cursorC txt_cursorc (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_txt_cursorc_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_txt_cursorc_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_txt_cursorc_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_txt_cursorc_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_txt_cursorc_s1_readdata),   //                    .readdata
		.out_port   (curc_export)                                  // external_connection.export
	);

	diskemu_txt_cursorL txt_cursorl (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_txt_cursorl_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_txt_cursorl_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_txt_cursorl_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_txt_cursorl_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_txt_cursorl_s1_readdata),   //                    .readdata
		.out_port   (curl_export)                                  // external_connection.export
	);

	diskemu_pio_SASIBSY txt_cursoren (
		.clk        (clk_clk),                                      //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),              //               reset.reset_n
		.address    (mm_interconnect_0_txt_cursoren_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_txt_cursoren_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_txt_cursoren_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_txt_cursoren_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_txt_cursoren_s1_readdata),   //                    .readdata
		.out_port   (curen_export)                                  // external_connection.export
	);

	diskemu_pio_FDINDISK pio_fdemuen (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_fdemuen_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_fdemuen_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_fdemuen_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_fdemuen_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_fdemuen_s1_readdata),   //                    .readdata
		.out_port   (fdemuen_export)                               // external_connection.export
	);

	diskemu_pio_FDRAMRD pio_fdramrd (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_fdramrd_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_fdramrd_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_fdramrd_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_fdramrd_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_fdramrd_s1_readdata),   //                    .readdata
		.out_port   (fdramrd_export)                               // external_connection.export
	);

	diskemu_FDRAM fdram (
		.clk         (clk_clk),                                //   clk1.clk
		.address     (mm_interconnect_0_fdram_s1_address),     //     s1.address
		.clken       (mm_interconnect_0_fdram_s1_clken),       //       .clken
		.chipselect  (mm_interconnect_0_fdram_s1_chipselect),  //       .chipselect
		.write       (mm_interconnect_0_fdram_s1_write),       //       .write
		.readdata    (mm_interconnect_0_fdram_s1_readdata),    //       .readdata
		.writedata   (mm_interconnect_0_fdram_s1_writedata),   //       .writedata
		.byteenable  (mm_interconnect_0_fdram_s1_byteenable),  //       .byteenable
		.reset       (rst_controller_reset_out_reset),         // reset1.reset
		.reset_req   (rst_controller_reset_out_reset_req),     //       .reset_req
		.address2    (fdram_address),                          //     s2.address
		.chipselect2 (fdram_chipselect),                       //       .chipselect
		.clken2      (fdram_clken),                            //       .clken
		.write2      (fdram_write),                            //       .write
		.readdata2   (fdram_readdata),                         //       .readdata
		.writedata2  (fdram_writedata),                        //       .writedata
		.byteenable2 (fdram_byteenable),                       //       .byteenable
		.clk2        (ramclk_clk),                             //   clk2.clk
		.reset2      (rst_controller_006_reset_out_reset),     // reset2.reset
		.reset_req2  (rst_controller_006_reset_out_reset_req)  //       .reset_req
	);

	diskemu_kbfifo kbfifo (
		.wrclock                          (sysclk_clk),                                 //    clk_in.clk
		.wrreset_n                        (~rst_controller_007_reset_out_reset),        //  reset_in.reset_n
		.rdclock                          (clk_clk),                                    //   clk_out.clk
		.rdreset_n                        (~rst_controller_008_reset_out_reset),        // reset_out.reset_n
		.avalonmm_write_slave_writedata   (kbfifoin_writedata),                         //        in.writedata
		.avalonmm_write_slave_write       (kbfifoin_write),                             //          .write
		.avalonmm_write_slave_waitrequest (kbfifoin_waitrequest),                       //          .waitrequest
		.avalonmm_read_slave_readdata     (mm_interconnect_0_kbfifo_out_readdata),      //       out.readdata
		.avalonmm_read_slave_read         (mm_interconnect_0_kbfifo_out_read),          //          .read
		.avalonmm_read_slave_waitrequest  (mm_interconnect_0_kbfifo_out_waitrequest),   //          .waitrequest
		.rdclk_control_slave_address      (mm_interconnect_0_kbfifo_out_csr_address),   //   out_csr.address
		.rdclk_control_slave_read         (mm_interconnect_0_kbfifo_out_csr_read),      //          .read
		.rdclk_control_slave_writedata    (mm_interconnect_0_kbfifo_out_csr_writedata), //          .writedata
		.rdclk_control_slave_write        (mm_interconnect_0_kbfifo_out_csr_write),     //          .write
		.rdclk_control_slave_readdata     (mm_interconnect_0_kbfifo_out_csr_readdata),  //          .readdata
		.rdclk_control_slave_irq          (irq_mapper_receiver6_irq)                    //   out_irq.irq
	);

	diskemu_pio_FDRAMRD pio_fdramwr (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_fdramwr_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_fdramwr_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_fdramwr_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_fdramwr_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_fdramwr_s1_readdata),   //                    .readdata
		.out_port   (fdramwr_export)                               // external_connection.export
	);

	diskemu_pio_SASIBSY pio_fdebusy (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_fdebusy_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_fdebusy_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_fdebusy_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_fdebusy_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_fdebusy_s1_readdata),   //                    .readdata
		.out_port   (fdebusy_export)                               // external_connection.export
	);

	diskemu_pio_FDRAMBUSY pio_fdrambusy (
		.clk      (clk_clk),                                     //                 clk.clk
		.reset_n  (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address  (mm_interconnect_0_pio_fdrambusy_s1_address),  //                  s1.address
		.readdata (mm_interconnect_0_pio_fdrambusy_s1_readdata), //                    .readdata
		.in_port  (fdrambusy_export)                             // external_connection.export
	);

	diskemu_pio_FDINDISK pio_fdmodeset (
		.clk        (clk_clk),                                       //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),               //               reset.reset_n
		.address    (mm_interconnect_0_pio_fdmodeset_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_fdmodeset_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_fdmodeset_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_fdmodeset_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_fdmodeset_s1_readdata),   //                    .readdata
		.out_port   (fdmodeset_export)                               // external_connection.export
	);

	diskemu_pio_FDMOTOR pio_fdmotor (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_0_pio_fdmotor_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_pio_fdmotor_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_pio_fdmotor_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_pio_fdmotor_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_pio_fdmotor_s1_readdata),   //                    .readdata
		.in_port    (fdmotor_export),                              // external_connection.export
		.irq        (irq_mapper_receiver7_irq)                     //                 irq.irq
	);

	diskemu_fdcpy_fdmode fdcpy_fdmode (
		.clk        (fdclk_clk),                                    //                 clk.clk
		.reset_n    (~rst_controller_009_reset_out_reset),          //               reset.reset_n
		.address    (mm_interconnect_0_fdcpy_fdmode_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_fdcpy_fdmode_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_fdcpy_fdmode_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_fdcpy_fdmode_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_fdcpy_fdmode_s1_readdata),   //                    .readdata
		.out_port   (fdcpy_fdmode_export)                           // external_connection.export
	);

	diskemu_pio_SASIBSY fdcpy_mfm (
		.clk        (clk_clk),                                   //                 clk.clk
		.reset_n    (~rst_controller_010_reset_out_reset),       //               reset.reset_n
		.address    (mm_interconnect_0_fdcpy_mfm_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_fdcpy_mfm_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_fdcpy_mfm_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_fdcpy_mfm_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_fdcpy_mfm_s1_readdata),   //                    .readdata
		.out_port   (fdcpy_mfm_export)                           // external_connection.export
	);

	diskemu_pio_SASIBSY fdcpy_unit (
		.clk        (clk_clk),                                    //                 clk.clk
		.reset_n    (~rst_controller_010_reset_out_reset),        //               reset.reset_n
		.address    (mm_interconnect_0_fdcpy_unit_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_fdcpy_unit_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_fdcpy_unit_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_fdcpy_unit_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_fdcpy_unit_s1_readdata),   //                    .readdata
		.out_port   (fdcpy_unit_export)                           // external_connection.export
	);

	diskemu_fdcpy_emunit fdcpy_emunit (
		.clk        (clk_clk),                                      //                 clk.clk
		.reset_n    (~rst_controller_010_reset_out_reset),          //               reset.reset_n
		.address    (mm_interconnect_0_fdcpy_emunit_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_fdcpy_emunit_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_fdcpy_emunit_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_fdcpy_emunit_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_fdcpy_emunit_s1_readdata),   //                    .readdata
		.out_port   (fdcpy_emunit_export)                           // external_connection.export
	);

	diskemu_txt_cursorC fdcpy_track (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_010_reset_out_reset),         //               reset.reset_n
		.address    (mm_interconnect_0_fdcpy_track_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_fdcpy_track_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_fdcpy_track_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_fdcpy_track_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_fdcpy_track_s1_readdata),   //                    .readdata
		.out_port   (fdcpy_track_export)                           // external_connection.export
	);

	diskemu_pio_SASIBSY fdcpy_head (
		.clk        (clk_clk),                                    //                 clk.clk
		.reset_n    (~rst_controller_010_reset_out_reset),        //               reset.reset_n
		.address    (mm_interconnect_0_fdcpy_head_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_fdcpy_head_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_fdcpy_head_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_fdcpy_head_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_fdcpy_head_s1_readdata),   //                    .readdata
		.out_port   (fdcpy_head_export)                           // external_connection.export
	);

	diskemu_pio_SASIBSY fdcpy_recarib (
		.clk        (clk_clk),                                       //                 clk.clk
		.reset_n    (~rst_controller_010_reset_out_reset),           //               reset.reset_n
		.address    (mm_interconnect_0_fdcpy_recarib_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_fdcpy_recarib_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_fdcpy_recarib_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_fdcpy_recarib_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_fdcpy_recarib_s1_readdata),   //                    .readdata
		.out_port   (fdcpy_recarib_export)                           // external_connection.export
	);

	diskemu_pio_SASIBSY fdcpy_seek (
		.clk        (clk_clk),                                    //                 clk.clk
		.reset_n    (~rst_controller_010_reset_out_reset),        //               reset.reset_n
		.address    (mm_interconnect_0_fdcpy_seek_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_fdcpy_seek_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_fdcpy_seek_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_fdcpy_seek_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_fdcpy_seek_s1_readdata),   //                    .readdata
		.out_port   (fdcpy_seek_export)                           // external_connection.export
	);

	diskemu_pio_SASIBSY fdcpy_wrdisk (
		.clk        (clk_clk),                                      //                 clk.clk
		.reset_n    (~rst_controller_010_reset_out_reset),          //               reset.reset_n
		.address    (mm_interconnect_0_fdcpy_wrdisk_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_fdcpy_wrdisk_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_fdcpy_wrdisk_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_fdcpy_wrdisk_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_fdcpy_wrdisk_s1_readdata),   //                    .readdata
		.out_port   (fdcpy_wrdisk_export)                           // external_connection.export
	);

	diskemu_pio_SASIBSY fdcpy_rddisk (
		.clk        (clk_clk),                                      //                 clk.clk
		.reset_n    (~rst_controller_010_reset_out_reset),          //               reset.reset_n
		.address    (mm_interconnect_0_fdcpy_rddisk_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_fdcpy_rddisk_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_fdcpy_rddisk_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_fdcpy_rddisk_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_fdcpy_rddisk_s1_readdata),   //                    .readdata
		.out_port   (fdcpy_rddisk_export)                           // external_connection.export
	);

	diskemu_fdcpy_busy fdcpy_busy (
		.clk        (clk_clk),                                    //                 clk.clk
		.reset_n    (~rst_controller_010_reset_out_reset),        //               reset.reset_n
		.address    (mm_interconnect_0_fdcpy_busy_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_fdcpy_busy_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_fdcpy_busy_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_fdcpy_busy_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_fdcpy_busy_s1_readdata),   //                    .readdata
		.in_port    (fdcpy_busy_export),                          // external_connection.export
		.irq        (irq_mapper_receiver8_irq)                    //                 irq.irq
	);

	diskemu_pio_SASISEL fdcpy_error (
		.clk        (clk_clk),                                     //                 clk.clk
		.reset_n    (~rst_controller_010_reset_out_reset),         //               reset.reset_n
		.address    (mm_interconnect_0_fdcpy_error_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_fdcpy_error_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_fdcpy_error_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_fdcpy_error_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_fdcpy_error_s1_readdata),   //                    .readdata
		.in_port    (fdcpy_error_export),                          // external_connection.export
		.irq        (irq_mapper_receiver9_irq)                     //                 irq.irq
	);

	diskemu_fddsel fddsel (
		.clk        (clk_clk),                                //                 clk.clk
		.reset_n    (~rst_controller_010_reset_out_reset),    //               reset.reset_n
		.address    (mm_interconnect_0_fddsel_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_fddsel_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_fddsel_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_fddsel_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_fddsel_s1_readdata),   //                    .readdata
		.in_port    (fddsel_export),                          // external_connection.export
		.irq        (irq_mapper_receiver10_irq)               //                 irq.irq
	);

	diskemu_fdwgate fdwgate (
		.clk        (clk_clk),                                 //                 clk.clk
		.reset_n    (~rst_controller_010_reset_out_reset),     //               reset.reset_n
		.address    (mm_interconnect_0_fdwgate_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_0_fdwgate_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_0_fdwgate_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_0_fdwgate_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_0_fdwgate_s1_readdata),   //                    .readdata
		.in_port    (fdwgate_export),                          // external_connection.export
		.irq        (irq_mapper_receiver11_irq)                //                 irq.irq
	);

	diskemu_mm_interconnect_0 mm_interconnect_0 (
		.clk_0_clk_clk                                    (clk_clk),                                                      //                                  clk_0_clk.clk
		.fdclk_clk_clk                                    (fdclk_clk),                                                    //                                  fdclk_clk.clk
		.fdcpy_fdmode_reset_reset_bridge_in_reset_reset   (rst_controller_009_reset_out_reset),                           //   fdcpy_fdmode_reset_reset_bridge_in_reset.reset
		.fdcpy_mfm_reset_reset_bridge_in_reset_reset      (rst_controller_010_reset_out_reset),                           //      fdcpy_mfm_reset_reset_bridge_in_reset.reset
		.kbfifo_reset_out_reset_bridge_in_reset_reset     (rst_controller_008_reset_out_reset),                           //     kbfifo_reset_out_reset_bridge_in_reset.reset
		.nios2_qsys_0_reset_n_reset_bridge_in_reset_reset (rst_controller_reset_out_reset),                               // nios2_qsys_0_reset_n_reset_bridge_in_reset.reset
		.nios2_qsys_0_data_master_address                 (nios2_qsys_0_data_master_address),                             //                   nios2_qsys_0_data_master.address
		.nios2_qsys_0_data_master_waitrequest             (nios2_qsys_0_data_master_waitrequest),                         //                                           .waitrequest
		.nios2_qsys_0_data_master_byteenable              (nios2_qsys_0_data_master_byteenable),                          //                                           .byteenable
		.nios2_qsys_0_data_master_read                    (nios2_qsys_0_data_master_read),                                //                                           .read
		.nios2_qsys_0_data_master_readdata                (nios2_qsys_0_data_master_readdata),                            //                                           .readdata
		.nios2_qsys_0_data_master_write                   (nios2_qsys_0_data_master_write),                               //                                           .write
		.nios2_qsys_0_data_master_writedata               (nios2_qsys_0_data_master_writedata),                           //                                           .writedata
		.nios2_qsys_0_data_master_debugaccess             (nios2_qsys_0_data_master_debugaccess),                         //                                           .debugaccess
		.nios2_qsys_0_instruction_master_address          (nios2_qsys_0_instruction_master_address),                      //            nios2_qsys_0_instruction_master.address
		.nios2_qsys_0_instruction_master_waitrequest      (nios2_qsys_0_instruction_master_waitrequest),                  //                                           .waitrequest
		.nios2_qsys_0_instruction_master_read             (nios2_qsys_0_instruction_master_read),                         //                                           .read
		.nios2_qsys_0_instruction_master_readdata         (nios2_qsys_0_instruction_master_readdata),                     //                                           .readdata
		.fdcpy_busy_s1_address                            (mm_interconnect_0_fdcpy_busy_s1_address),                      //                              fdcpy_busy_s1.address
		.fdcpy_busy_s1_write                              (mm_interconnect_0_fdcpy_busy_s1_write),                        //                                           .write
		.fdcpy_busy_s1_readdata                           (mm_interconnect_0_fdcpy_busy_s1_readdata),                     //                                           .readdata
		.fdcpy_busy_s1_writedata                          (mm_interconnect_0_fdcpy_busy_s1_writedata),                    //                                           .writedata
		.fdcpy_busy_s1_chipselect                         (mm_interconnect_0_fdcpy_busy_s1_chipselect),                   //                                           .chipselect
		.fdcpy_emunit_s1_address                          (mm_interconnect_0_fdcpy_emunit_s1_address),                    //                            fdcpy_emunit_s1.address
		.fdcpy_emunit_s1_write                            (mm_interconnect_0_fdcpy_emunit_s1_write),                      //                                           .write
		.fdcpy_emunit_s1_readdata                         (mm_interconnect_0_fdcpy_emunit_s1_readdata),                   //                                           .readdata
		.fdcpy_emunit_s1_writedata                        (mm_interconnect_0_fdcpy_emunit_s1_writedata),                  //                                           .writedata
		.fdcpy_emunit_s1_chipselect                       (mm_interconnect_0_fdcpy_emunit_s1_chipselect),                 //                                           .chipselect
		.fdcpy_error_s1_address                           (mm_interconnect_0_fdcpy_error_s1_address),                     //                             fdcpy_error_s1.address
		.fdcpy_error_s1_write                             (mm_interconnect_0_fdcpy_error_s1_write),                       //                                           .write
		.fdcpy_error_s1_readdata                          (mm_interconnect_0_fdcpy_error_s1_readdata),                    //                                           .readdata
		.fdcpy_error_s1_writedata                         (mm_interconnect_0_fdcpy_error_s1_writedata),                   //                                           .writedata
		.fdcpy_error_s1_chipselect                        (mm_interconnect_0_fdcpy_error_s1_chipselect),                  //                                           .chipselect
		.fdcpy_fdmode_s1_address                          (mm_interconnect_0_fdcpy_fdmode_s1_address),                    //                            fdcpy_fdmode_s1.address
		.fdcpy_fdmode_s1_write                            (mm_interconnect_0_fdcpy_fdmode_s1_write),                      //                                           .write
		.fdcpy_fdmode_s1_readdata                         (mm_interconnect_0_fdcpy_fdmode_s1_readdata),                   //                                           .readdata
		.fdcpy_fdmode_s1_writedata                        (mm_interconnect_0_fdcpy_fdmode_s1_writedata),                  //                                           .writedata
		.fdcpy_fdmode_s1_chipselect                       (mm_interconnect_0_fdcpy_fdmode_s1_chipselect),                 //                                           .chipselect
		.fdcpy_head_s1_address                            (mm_interconnect_0_fdcpy_head_s1_address),                      //                              fdcpy_head_s1.address
		.fdcpy_head_s1_write                              (mm_interconnect_0_fdcpy_head_s1_write),                        //                                           .write
		.fdcpy_head_s1_readdata                           (mm_interconnect_0_fdcpy_head_s1_readdata),                     //                                           .readdata
		.fdcpy_head_s1_writedata                          (mm_interconnect_0_fdcpy_head_s1_writedata),                    //                                           .writedata
		.fdcpy_head_s1_chipselect                         (mm_interconnect_0_fdcpy_head_s1_chipselect),                   //                                           .chipselect
		.fdcpy_mfm_s1_address                             (mm_interconnect_0_fdcpy_mfm_s1_address),                       //                               fdcpy_mfm_s1.address
		.fdcpy_mfm_s1_write                               (mm_interconnect_0_fdcpy_mfm_s1_write),                         //                                           .write
		.fdcpy_mfm_s1_readdata                            (mm_interconnect_0_fdcpy_mfm_s1_readdata),                      //                                           .readdata
		.fdcpy_mfm_s1_writedata                           (mm_interconnect_0_fdcpy_mfm_s1_writedata),                     //                                           .writedata
		.fdcpy_mfm_s1_chipselect                          (mm_interconnect_0_fdcpy_mfm_s1_chipselect),                    //                                           .chipselect
		.fdcpy_rddisk_s1_address                          (mm_interconnect_0_fdcpy_rddisk_s1_address),                    //                            fdcpy_rddisk_s1.address
		.fdcpy_rddisk_s1_write                            (mm_interconnect_0_fdcpy_rddisk_s1_write),                      //                                           .write
		.fdcpy_rddisk_s1_readdata                         (mm_interconnect_0_fdcpy_rddisk_s1_readdata),                   //                                           .readdata
		.fdcpy_rddisk_s1_writedata                        (mm_interconnect_0_fdcpy_rddisk_s1_writedata),                  //                                           .writedata
		.fdcpy_rddisk_s1_chipselect                       (mm_interconnect_0_fdcpy_rddisk_s1_chipselect),                 //                                           .chipselect
		.fdcpy_recarib_s1_address                         (mm_interconnect_0_fdcpy_recarib_s1_address),                   //                           fdcpy_recarib_s1.address
		.fdcpy_recarib_s1_write                           (mm_interconnect_0_fdcpy_recarib_s1_write),                     //                                           .write
		.fdcpy_recarib_s1_readdata                        (mm_interconnect_0_fdcpy_recarib_s1_readdata),                  //                                           .readdata
		.fdcpy_recarib_s1_writedata                       (mm_interconnect_0_fdcpy_recarib_s1_writedata),                 //                                           .writedata
		.fdcpy_recarib_s1_chipselect                      (mm_interconnect_0_fdcpy_recarib_s1_chipselect),                //                                           .chipselect
		.fdcpy_seek_s1_address                            (mm_interconnect_0_fdcpy_seek_s1_address),                      //                              fdcpy_seek_s1.address
		.fdcpy_seek_s1_write                              (mm_interconnect_0_fdcpy_seek_s1_write),                        //                                           .write
		.fdcpy_seek_s1_readdata                           (mm_interconnect_0_fdcpy_seek_s1_readdata),                     //                                           .readdata
		.fdcpy_seek_s1_writedata                          (mm_interconnect_0_fdcpy_seek_s1_writedata),                    //                                           .writedata
		.fdcpy_seek_s1_chipselect                         (mm_interconnect_0_fdcpy_seek_s1_chipselect),                   //                                           .chipselect
		.fdcpy_track_s1_address                           (mm_interconnect_0_fdcpy_track_s1_address),                     //                             fdcpy_track_s1.address
		.fdcpy_track_s1_write                             (mm_interconnect_0_fdcpy_track_s1_write),                       //                                           .write
		.fdcpy_track_s1_readdata                          (mm_interconnect_0_fdcpy_track_s1_readdata),                    //                                           .readdata
		.fdcpy_track_s1_writedata                         (mm_interconnect_0_fdcpy_track_s1_writedata),                   //                                           .writedata
		.fdcpy_track_s1_chipselect                        (mm_interconnect_0_fdcpy_track_s1_chipselect),                  //                                           .chipselect
		.fdcpy_unit_s1_address                            (mm_interconnect_0_fdcpy_unit_s1_address),                      //                              fdcpy_unit_s1.address
		.fdcpy_unit_s1_write                              (mm_interconnect_0_fdcpy_unit_s1_write),                        //                                           .write
		.fdcpy_unit_s1_readdata                           (mm_interconnect_0_fdcpy_unit_s1_readdata),                     //                                           .readdata
		.fdcpy_unit_s1_writedata                          (mm_interconnect_0_fdcpy_unit_s1_writedata),                    //                                           .writedata
		.fdcpy_unit_s1_chipselect                         (mm_interconnect_0_fdcpy_unit_s1_chipselect),                   //                                           .chipselect
		.fdcpy_wrdisk_s1_address                          (mm_interconnect_0_fdcpy_wrdisk_s1_address),                    //                            fdcpy_wrdisk_s1.address
		.fdcpy_wrdisk_s1_write                            (mm_interconnect_0_fdcpy_wrdisk_s1_write),                      //                                           .write
		.fdcpy_wrdisk_s1_readdata                         (mm_interconnect_0_fdcpy_wrdisk_s1_readdata),                   //                                           .readdata
		.fdcpy_wrdisk_s1_writedata                        (mm_interconnect_0_fdcpy_wrdisk_s1_writedata),                  //                                           .writedata
		.fdcpy_wrdisk_s1_chipselect                       (mm_interconnect_0_fdcpy_wrdisk_s1_chipselect),                 //                                           .chipselect
		.fddsel_s1_address                                (mm_interconnect_0_fddsel_s1_address),                          //                                  fddsel_s1.address
		.fddsel_s1_write                                  (mm_interconnect_0_fddsel_s1_write),                            //                                           .write
		.fddsel_s1_readdata                               (mm_interconnect_0_fddsel_s1_readdata),                         //                                           .readdata
		.fddsel_s1_writedata                              (mm_interconnect_0_fddsel_s1_writedata),                        //                                           .writedata
		.fddsel_s1_chipselect                             (mm_interconnect_0_fddsel_s1_chipselect),                       //                                           .chipselect
		.FDRAM_s1_address                                 (mm_interconnect_0_fdram_s1_address),                           //                                   FDRAM_s1.address
		.FDRAM_s1_write                                   (mm_interconnect_0_fdram_s1_write),                             //                                           .write
		.FDRAM_s1_readdata                                (mm_interconnect_0_fdram_s1_readdata),                          //                                           .readdata
		.FDRAM_s1_writedata                               (mm_interconnect_0_fdram_s1_writedata),                         //                                           .writedata
		.FDRAM_s1_byteenable                              (mm_interconnect_0_fdram_s1_byteenable),                        //                                           .byteenable
		.FDRAM_s1_chipselect                              (mm_interconnect_0_fdram_s1_chipselect),                        //                                           .chipselect
		.FDRAM_s1_clken                                   (mm_interconnect_0_fdram_s1_clken),                             //                                           .clken
		.fdwgate_s1_address                               (mm_interconnect_0_fdwgate_s1_address),                         //                                 fdwgate_s1.address
		.fdwgate_s1_write                                 (mm_interconnect_0_fdwgate_s1_write),                           //                                           .write
		.fdwgate_s1_readdata                              (mm_interconnect_0_fdwgate_s1_readdata),                        //                                           .readdata
		.fdwgate_s1_writedata                             (mm_interconnect_0_fdwgate_s1_writedata),                       //                                           .writedata
		.fdwgate_s1_chipselect                            (mm_interconnect_0_fdwgate_s1_chipselect),                      //                                           .chipselect
		.jtag_uart_0_avalon_jtag_slave_address            (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_address),      //              jtag_uart_0_avalon_jtag_slave.address
		.jtag_uart_0_avalon_jtag_slave_write              (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_write),        //                                           .write
		.jtag_uart_0_avalon_jtag_slave_read               (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_read),         //                                           .read
		.jtag_uart_0_avalon_jtag_slave_readdata           (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_readdata),     //                                           .readdata
		.jtag_uart_0_avalon_jtag_slave_writedata          (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_writedata),    //                                           .writedata
		.jtag_uart_0_avalon_jtag_slave_waitrequest        (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_waitrequest),  //                                           .waitrequest
		.jtag_uart_0_avalon_jtag_slave_chipselect         (mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_chipselect),   //                                           .chipselect
		.kbfifo_out_read                                  (mm_interconnect_0_kbfifo_out_read),                            //                                 kbfifo_out.read
		.kbfifo_out_readdata                              (mm_interconnect_0_kbfifo_out_readdata),                        //                                           .readdata
		.kbfifo_out_waitrequest                           (mm_interconnect_0_kbfifo_out_waitrequest),                     //                                           .waitrequest
		.kbfifo_out_csr_address                           (mm_interconnect_0_kbfifo_out_csr_address),                     //                             kbfifo_out_csr.address
		.kbfifo_out_csr_write                             (mm_interconnect_0_kbfifo_out_csr_write),                       //                                           .write
		.kbfifo_out_csr_read                              (mm_interconnect_0_kbfifo_out_csr_read),                        //                                           .read
		.kbfifo_out_csr_readdata                          (mm_interconnect_0_kbfifo_out_csr_readdata),                    //                                           .readdata
		.kbfifo_out_csr_writedata                         (mm_interconnect_0_kbfifo_out_csr_writedata),                   //                                           .writedata
		.mainmem_s1_address                               (mm_interconnect_0_mainmem_s1_address),                         //                                 mainmem_s1.address
		.mainmem_s1_write                                 (mm_interconnect_0_mainmem_s1_write),                           //                                           .write
		.mainmem_s1_readdata                              (mm_interconnect_0_mainmem_s1_readdata),                        //                                           .readdata
		.mainmem_s1_writedata                             (mm_interconnect_0_mainmem_s1_writedata),                       //                                           .writedata
		.mainmem_s1_byteenable                            (mm_interconnect_0_mainmem_s1_byteenable),                      //                                           .byteenable
		.mainmem_s1_chipselect                            (mm_interconnect_0_mainmem_s1_chipselect),                      //                                           .chipselect
		.mainmem_s1_clken                                 (mm_interconnect_0_mainmem_s1_clken),                           //                                           .clken
		.model_s1_address                                 (mm_interconnect_0_model_s1_address),                           //                                   model_s1.address
		.model_s1_readdata                                (mm_interconnect_0_model_s1_readdata),                          //                                           .readdata
		.nios2_qsys_0_jtag_debug_module_address           (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_address),     //             nios2_qsys_0_jtag_debug_module.address
		.nios2_qsys_0_jtag_debug_module_write             (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_write),       //                                           .write
		.nios2_qsys_0_jtag_debug_module_read              (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_read),        //                                           .read
		.nios2_qsys_0_jtag_debug_module_readdata          (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_readdata),    //                                           .readdata
		.nios2_qsys_0_jtag_debug_module_writedata         (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_writedata),   //                                           .writedata
		.nios2_qsys_0_jtag_debug_module_byteenable        (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_byteenable),  //                                           .byteenable
		.nios2_qsys_0_jtag_debug_module_waitrequest       (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_waitrequest), //                                           .waitrequest
		.nios2_qsys_0_jtag_debug_module_debugaccess       (mm_interconnect_0_nios2_qsys_0_jtag_debug_module_debugaccess), //                                           .debugaccess
		.nvsram_s1_address                                (mm_interconnect_0_nvsram_s1_address),                          //                                  nvsram_s1.address
		.nvsram_s1_write                                  (mm_interconnect_0_nvsram_s1_write),                            //                                           .write
		.nvsram_s1_readdata                               (mm_interconnect_0_nvsram_s1_readdata),                         //                                           .readdata
		.nvsram_s1_writedata                              (mm_interconnect_0_nvsram_s1_writedata),                        //                                           .writedata
		.nvsram_s1_byteenable                             (mm_interconnect_0_nvsram_s1_byteenable),                       //                                           .byteenable
		.nvsram_s1_chipselect                             (mm_interconnect_0_nvsram_s1_chipselect),                       //                                           .chipselect
		.nvsram_s1_clken                                  (mm_interconnect_0_nvsram_s1_clken),                            //                                           .clken
		.pio_FDEBUSY_s1_address                           (mm_interconnect_0_pio_fdebusy_s1_address),                     //                             pio_FDEBUSY_s1.address
		.pio_FDEBUSY_s1_write                             (mm_interconnect_0_pio_fdebusy_s1_write),                       //                                           .write
		.pio_FDEBUSY_s1_readdata                          (mm_interconnect_0_pio_fdebusy_s1_readdata),                    //                                           .readdata
		.pio_FDEBUSY_s1_writedata                         (mm_interconnect_0_pio_fdebusy_s1_writedata),                   //                                           .writedata
		.pio_FDEBUSY_s1_chipselect                        (mm_interconnect_0_pio_fdebusy_s1_chipselect),                  //                                           .chipselect
		.pio_FDEJECT_s1_address                           (mm_interconnect_0_pio_fdeject_s1_address),                     //                             pio_FDEJECT_s1.address
		.pio_FDEJECT_s1_write                             (mm_interconnect_0_pio_fdeject_s1_write),                       //                                           .write
		.pio_FDEJECT_s1_readdata                          (mm_interconnect_0_pio_fdeject_s1_readdata),                    //                                           .readdata
		.pio_FDEJECT_s1_writedata                         (mm_interconnect_0_pio_fdeject_s1_writedata),                   //                                           .writedata
		.pio_FDEJECT_s1_chipselect                        (mm_interconnect_0_pio_fdeject_s1_chipselect),                  //                                           .chipselect
		.pio_FDEMUEN_s1_address                           (mm_interconnect_0_pio_fdemuen_s1_address),                     //                             pio_FDEMUEN_s1.address
		.pio_FDEMUEN_s1_write                             (mm_interconnect_0_pio_fdemuen_s1_write),                       //                                           .write
		.pio_FDEMUEN_s1_readdata                          (mm_interconnect_0_pio_fdemuen_s1_readdata),                    //                                           .readdata
		.pio_FDEMUEN_s1_writedata                         (mm_interconnect_0_pio_fdemuen_s1_writedata),                   //                                           .writedata
		.pio_FDEMUEN_s1_chipselect                        (mm_interconnect_0_pio_fdemuen_s1_chipselect),                  //                                           .chipselect
		.pio_FDINDISK_s1_address                          (mm_interconnect_0_pio_fdindisk_s1_address),                    //                            pio_FDINDISK_s1.address
		.pio_FDINDISK_s1_write                            (mm_interconnect_0_pio_fdindisk_s1_write),                      //                                           .write
		.pio_FDINDISK_s1_readdata                         (mm_interconnect_0_pio_fdindisk_s1_readdata),                   //                                           .readdata
		.pio_FDINDISK_s1_writedata                        (mm_interconnect_0_pio_fdindisk_s1_writedata),                  //                                           .writedata
		.pio_FDINDISK_s1_chipselect                       (mm_interconnect_0_pio_fdindisk_s1_chipselect),                 //                                           .chipselect
		.pio_FDMODEIN_s1_address                          (mm_interconnect_0_pio_fdmodein_s1_address),                    //                            pio_FDMODEIN_s1.address
		.pio_FDMODEIN_s1_readdata                         (mm_interconnect_0_pio_fdmodein_s1_readdata),                   //                                           .readdata
		.pio_FDMODEOUT_s1_address                         (mm_interconnect_0_pio_fdmodeout_s1_address),                   //                           pio_FDMODEOUT_s1.address
		.pio_FDMODEOUT_s1_write                           (mm_interconnect_0_pio_fdmodeout_s1_write),                     //                                           .write
		.pio_FDMODEOUT_s1_readdata                        (mm_interconnect_0_pio_fdmodeout_s1_readdata),                  //                                           .readdata
		.pio_FDMODEOUT_s1_writedata                       (mm_interconnect_0_pio_fdmodeout_s1_writedata),                 //                                           .writedata
		.pio_FDMODEOUT_s1_chipselect                      (mm_interconnect_0_pio_fdmodeout_s1_chipselect),                //                                           .chipselect
		.pio_FDMODESET_s1_address                         (mm_interconnect_0_pio_fdmodeset_s1_address),                   //                           pio_FDMODESET_s1.address
		.pio_FDMODESET_s1_write                           (mm_interconnect_0_pio_fdmodeset_s1_write),                     //                                           .write
		.pio_FDMODESET_s1_readdata                        (mm_interconnect_0_pio_fdmodeset_s1_readdata),                  //                                           .readdata
		.pio_FDMODESET_s1_writedata                       (mm_interconnect_0_pio_fdmodeset_s1_writedata),                 //                                           .writedata
		.pio_FDMODESET_s1_chipselect                      (mm_interconnect_0_pio_fdmodeset_s1_chipselect),                //                                           .chipselect
		.pio_FDMOTOR_s1_address                           (mm_interconnect_0_pio_fdmotor_s1_address),                     //                             pio_FDMOTOR_s1.address
		.pio_FDMOTOR_s1_write                             (mm_interconnect_0_pio_fdmotor_s1_write),                       //                                           .write
		.pio_FDMOTOR_s1_readdata                          (mm_interconnect_0_pio_fdmotor_s1_readdata),                    //                                           .readdata
		.pio_FDMOTOR_s1_writedata                         (mm_interconnect_0_pio_fdmotor_s1_writedata),                   //                                           .writedata
		.pio_FDMOTOR_s1_chipselect                        (mm_interconnect_0_pio_fdmotor_s1_chipselect),                  //                                           .chipselect
		.pio_FDRAMADDR_s1_address                         (mm_interconnect_0_pio_fdramaddr_s1_address),                   //                           pio_FDRAMADDR_s1.address
		.pio_FDRAMADDR_s1_write                           (mm_interconnect_0_pio_fdramaddr_s1_write),                     //                                           .write
		.pio_FDRAMADDR_s1_readdata                        (mm_interconnect_0_pio_fdramaddr_s1_readdata),                  //                                           .readdata
		.pio_FDRAMADDR_s1_writedata                       (mm_interconnect_0_pio_fdramaddr_s1_writedata),                 //                                           .writedata
		.pio_FDRAMADDR_s1_chipselect                      (mm_interconnect_0_pio_fdramaddr_s1_chipselect),                //                                           .chipselect
		.pio_FDRAMBUSY_s1_address                         (mm_interconnect_0_pio_fdrambusy_s1_address),                   //                           pio_FDRAMBUSY_s1.address
		.pio_FDRAMBUSY_s1_readdata                        (mm_interconnect_0_pio_fdrambusy_s1_readdata),                  //                                           .readdata
		.pio_FDRAMRD_s1_address                           (mm_interconnect_0_pio_fdramrd_s1_address),                     //                             pio_FDRAMRD_s1.address
		.pio_FDRAMRD_s1_write                             (mm_interconnect_0_pio_fdramrd_s1_write),                       //                                           .write
		.pio_FDRAMRD_s1_readdata                          (mm_interconnect_0_pio_fdramrd_s1_readdata),                    //                                           .readdata
		.pio_FDRAMRD_s1_writedata                         (mm_interconnect_0_pio_fdramrd_s1_writedata),                   //                                           .writedata
		.pio_FDRAMRD_s1_chipselect                        (mm_interconnect_0_pio_fdramrd_s1_chipselect),                  //                                           .chipselect
		.pio_FDRAMWR_s1_address                           (mm_interconnect_0_pio_fdramwr_s1_address),                     //                             pio_FDRAMWR_s1.address
		.pio_FDRAMWR_s1_write                             (mm_interconnect_0_pio_fdramwr_s1_write),                       //                                           .write
		.pio_FDRAMWR_s1_readdata                          (mm_interconnect_0_pio_fdramwr_s1_readdata),                    //                                           .readdata
		.pio_FDRAMWR_s1_writedata                         (mm_interconnect_0_pio_fdramwr_s1_writedata),                   //                                           .writedata
		.pio_FDRAMWR_s1_chipselect                        (mm_interconnect_0_pio_fdramwr_s1_chipselect),                  //                                           .chipselect
		.pio_FDSEL0_s1_address                            (mm_interconnect_0_pio_fdsel0_s1_address),                      //                              pio_FDSEL0_s1.address
		.pio_FDSEL0_s1_write                              (mm_interconnect_0_pio_fdsel0_s1_write),                        //                                           .write
		.pio_FDSEL0_s1_readdata                           (mm_interconnect_0_pio_fdsel0_s1_readdata),                     //                                           .readdata
		.pio_FDSEL0_s1_writedata                          (mm_interconnect_0_pio_fdsel0_s1_writedata),                    //                                           .writedata
		.pio_FDSEL0_s1_chipselect                         (mm_interconnect_0_pio_fdsel0_s1_chipselect),                   //                                           .chipselect
		.pio_FDSEL1_s1_address                            (mm_interconnect_0_pio_fdsel1_s1_address),                      //                              pio_FDSEL1_s1.address
		.pio_FDSEL1_s1_write                              (mm_interconnect_0_pio_fdsel1_s1_write),                        //                                           .write
		.pio_FDSEL1_s1_readdata                           (mm_interconnect_0_pio_fdsel1_s1_readdata),                     //                                           .readdata
		.pio_FDSEL1_s1_writedata                          (mm_interconnect_0_pio_fdsel1_s1_writedata),                    //                                           .writedata
		.pio_FDSEL1_s1_chipselect                         (mm_interconnect_0_pio_fdsel1_s1_chipselect),                   //                                           .chipselect
		.pio_FDWPROT_s1_address                           (mm_interconnect_0_pio_fdwprot_s1_address),                     //                             pio_FDWPROT_s1.address
		.pio_FDWPROT_s1_write                             (mm_interconnect_0_pio_fdwprot_s1_write),                       //                                           .write
		.pio_FDWPROT_s1_readdata                          (mm_interconnect_0_pio_fdwprot_s1_readdata),                    //                                           .readdata
		.pio_FDWPROT_s1_writedata                         (mm_interconnect_0_pio_fdwprot_s1_writedata),                   //                                           .writedata
		.pio_FDWPROT_s1_chipselect                        (mm_interconnect_0_pio_fdwprot_s1_chipselect),                  //                                           .chipselect
		.pio_FDWROTE_s1_address                           (mm_interconnect_0_pio_fdwrote_s1_address),                     //                             pio_FDWROTE_s1.address
		.pio_FDWROTE_s1_write                             (mm_interconnect_0_pio_fdwrote_s1_write),                       //                                           .write
		.pio_FDWROTE_s1_readdata                          (mm_interconnect_0_pio_fdwrote_s1_readdata),                    //                                           .readdata
		.pio_FDWROTE_s1_writedata                         (mm_interconnect_0_pio_fdwrote_s1_writedata),                   //                                           .writedata
		.pio_FDWROTE_s1_chipselect                        (mm_interconnect_0_pio_fdwrote_s1_chipselect),                  //                                           .chipselect
		.pio_INITDONE_s1_address                          (mm_interconnect_0_pio_initdone_s1_address),                    //                            pio_INITDONE_s1.address
		.pio_INITDONE_s1_write                            (mm_interconnect_0_pio_initdone_s1_write),                      //                                           .write
		.pio_INITDONE_s1_readdata                         (mm_interconnect_0_pio_initdone_s1_readdata),                   //                                           .readdata
		.pio_INITDONE_s1_writedata                        (mm_interconnect_0_pio_initdone_s1_writedata),                  //                                           .writedata
		.pio_INITDONE_s1_chipselect                       (mm_interconnect_0_pio_initdone_s1_chipselect),                 //                                           .chipselect
		.pio_NVSAVE_s1_address                            (mm_interconnect_0_pio_nvsave_s1_address),                      //                              pio_NVSAVE_s1.address
		.pio_NVSAVE_s1_write                              (mm_interconnect_0_pio_nvsave_s1_write),                        //                                           .write
		.pio_NVSAVE_s1_readdata                           (mm_interconnect_0_pio_nvsave_s1_readdata),                     //                                           .readdata
		.pio_NVSAVE_s1_writedata                          (mm_interconnect_0_pio_nvsave_s1_writedata),                    //                                           .writedata
		.pio_NVSAVE_s1_chipselect                         (mm_interconnect_0_pio_nvsave_s1_chipselect),                   //                                           .chipselect
		.pio_SASIACK_s1_address                           (mm_interconnect_0_pio_sasiack_s1_address),                     //                             pio_SASIACK_s1.address
		.pio_SASIACK_s1_write                             (mm_interconnect_0_pio_sasiack_s1_write),                       //                                           .write
		.pio_SASIACK_s1_readdata                          (mm_interconnect_0_pio_sasiack_s1_readdata),                    //                                           .readdata
		.pio_SASIACK_s1_writedata                         (mm_interconnect_0_pio_sasiack_s1_writedata),                   //                                           .writedata
		.pio_SASIACK_s1_chipselect                        (mm_interconnect_0_pio_sasiack_s1_chipselect),                  //                                           .chipselect
		.pio_SASIBSY_s1_address                           (mm_interconnect_0_pio_sasibsy_s1_address),                     //                             pio_SASIBSY_s1.address
		.pio_SASIBSY_s1_write                             (mm_interconnect_0_pio_sasibsy_s1_write),                       //                                           .write
		.pio_SASIBSY_s1_readdata                          (mm_interconnect_0_pio_sasibsy_s1_readdata),                    //                                           .readdata
		.pio_SASIBSY_s1_writedata                         (mm_interconnect_0_pio_sasibsy_s1_writedata),                   //                                           .writedata
		.pio_SASIBSY_s1_chipselect                        (mm_interconnect_0_pio_sasibsy_s1_chipselect),                  //                                           .chipselect
		.pio_SASICD_s1_address                            (mm_interconnect_0_pio_sasicd_s1_address),                      //                              pio_SASICD_s1.address
		.pio_SASICD_s1_write                              (mm_interconnect_0_pio_sasicd_s1_write),                        //                                           .write
		.pio_SASICD_s1_readdata                           (mm_interconnect_0_pio_sasicd_s1_readdata),                     //                                           .readdata
		.pio_SASICD_s1_writedata                          (mm_interconnect_0_pio_sasicd_s1_writedata),                    //                                           .writedata
		.pio_SASICD_s1_chipselect                         (mm_interconnect_0_pio_sasicd_s1_chipselect),                   //                                           .chipselect
		.pio_SASIIN_s1_address                            (mm_interconnect_0_pio_sasiin_s1_address),                      //                              pio_SASIIN_s1.address
		.pio_SASIIN_s1_write                              (mm_interconnect_0_pio_sasiin_s1_write),                        //                                           .write
		.pio_SASIIN_s1_readdata                           (mm_interconnect_0_pio_sasiin_s1_readdata),                     //                                           .readdata
		.pio_SASIIN_s1_writedata                          (mm_interconnect_0_pio_sasiin_s1_writedata),                    //                                           .writedata
		.pio_SASIIN_s1_chipselect                         (mm_interconnect_0_pio_sasiin_s1_chipselect),                   //                                           .chipselect
		.pio_SASIIO_s1_address                            (mm_interconnect_0_pio_sasiio_s1_address),                      //                              pio_SASIIO_s1.address
		.pio_SASIIO_s1_write                              (mm_interconnect_0_pio_sasiio_s1_write),                        //                                           .write
		.pio_SASIIO_s1_readdata                           (mm_interconnect_0_pio_sasiio_s1_readdata),                     //                                           .readdata
		.pio_SASIIO_s1_writedata                          (mm_interconnect_0_pio_sasiio_s1_writedata),                    //                                           .writedata
		.pio_SASIIO_s1_chipselect                         (mm_interconnect_0_pio_sasiio_s1_chipselect),                   //                                           .chipselect
		.pio_SASIMSG_s1_address                           (mm_interconnect_0_pio_sasimsg_s1_address),                     //                             pio_SASIMSG_s1.address
		.pio_SASIMSG_s1_write                             (mm_interconnect_0_pio_sasimsg_s1_write),                       //                                           .write
		.pio_SASIMSG_s1_readdata                          (mm_interconnect_0_pio_sasimsg_s1_readdata),                    //                                           .readdata
		.pio_SASIMSG_s1_writedata                         (mm_interconnect_0_pio_sasimsg_s1_writedata),                   //                                           .writedata
		.pio_SASIMSG_s1_chipselect                        (mm_interconnect_0_pio_sasimsg_s1_chipselect),                  //                                           .chipselect
		.pio_SASIOUT_s1_address                           (mm_interconnect_0_pio_sasiout_s1_address),                     //                             pio_SASIOUT_s1.address
		.pio_SASIOUT_s1_write                             (mm_interconnect_0_pio_sasiout_s1_write),                       //                                           .write
		.pio_SASIOUT_s1_readdata                          (mm_interconnect_0_pio_sasiout_s1_readdata),                    //                                           .readdata
		.pio_SASIOUT_s1_writedata                         (mm_interconnect_0_pio_sasiout_s1_writedata),                   //                                           .writedata
		.pio_SASIOUT_s1_chipselect                        (mm_interconnect_0_pio_sasiout_s1_chipselect),                  //                                           .chipselect
		.pio_SASIREQ_s1_address                           (mm_interconnect_0_pio_sasireq_s1_address),                     //                             pio_SASIREQ_s1.address
		.pio_SASIREQ_s1_write                             (mm_interconnect_0_pio_sasireq_s1_write),                       //                                           .write
		.pio_SASIREQ_s1_readdata                          (mm_interconnect_0_pio_sasireq_s1_readdata),                    //                                           .readdata
		.pio_SASIREQ_s1_writedata                         (mm_interconnect_0_pio_sasireq_s1_writedata),                   //                                           .writedata
		.pio_SASIREQ_s1_chipselect                        (mm_interconnect_0_pio_sasireq_s1_chipselect),                  //                                           .chipselect
		.pio_SASIRST_s1_address                           (mm_interconnect_0_pio_sasirst_s1_address),                     //                             pio_SASIRST_s1.address
		.pio_SASIRST_s1_write                             (mm_interconnect_0_pio_sasirst_s1_write),                       //                                           .write
		.pio_SASIRST_s1_readdata                          (mm_interconnect_0_pio_sasirst_s1_readdata),                    //                                           .readdata
		.pio_SASIRST_s1_writedata                         (mm_interconnect_0_pio_sasirst_s1_writedata),                   //                                           .writedata
		.pio_SASIRST_s1_chipselect                        (mm_interconnect_0_pio_sasirst_s1_chipselect),                  //                                           .chipselect
		.pio_SASISEL_s1_address                           (mm_interconnect_0_pio_sasisel_s1_address),                     //                             pio_SASISEL_s1.address
		.pio_SASISEL_s1_write                             (mm_interconnect_0_pio_sasisel_s1_write),                       //                                           .write
		.pio_SASISEL_s1_readdata                          (mm_interconnect_0_pio_sasisel_s1_readdata),                    //                                           .readdata
		.pio_SASISEL_s1_writedata                         (mm_interconnect_0_pio_sasisel_s1_writedata),                   //                                           .writedata
		.pio_SASISEL_s1_chipselect                        (mm_interconnect_0_pio_sasisel_s1_chipselect),                  //                                           .chipselect
		.pio_SDCS_s1_address                              (mm_interconnect_0_pio_sdcs_s1_address),                        //                                pio_SDCS_s1.address
		.pio_SDCS_s1_write                                (mm_interconnect_0_pio_sdcs_s1_write),                          //                                           .write
		.pio_SDCS_s1_readdata                             (mm_interconnect_0_pio_sdcs_s1_readdata),                       //                                           .readdata
		.pio_SDCS_s1_writedata                            (mm_interconnect_0_pio_sdcs_s1_writedata),                      //                                           .writedata
		.pio_SDCS_s1_chipselect                           (mm_interconnect_0_pio_sdcs_s1_chipselect),                     //                                           .chipselect
		.pio_SPIHS_s1_address                             (mm_interconnect_0_pio_spihs_s1_address),                       //                               pio_SPIHS_s1.address
		.pio_SPIHS_s1_write                               (mm_interconnect_0_pio_spihs_s1_write),                         //                                           .write
		.pio_SPIHS_s1_readdata                            (mm_interconnect_0_pio_spihs_s1_readdata),                      //                                           .readdata
		.pio_SPIHS_s1_writedata                           (mm_interconnect_0_pio_spihs_s1_writedata),                     //                                           .writedata
		.pio_SPIHS_s1_chipselect                          (mm_interconnect_0_pio_spihs_s1_chipselect),                    //                                           .chipselect
		.spi_fast_spi_control_port_address                (mm_interconnect_0_spi_fast_spi_control_port_address),          //                  spi_fast_spi_control_port.address
		.spi_fast_spi_control_port_write                  (mm_interconnect_0_spi_fast_spi_control_port_write),            //                                           .write
		.spi_fast_spi_control_port_read                   (mm_interconnect_0_spi_fast_spi_control_port_read),             //                                           .read
		.spi_fast_spi_control_port_readdata               (mm_interconnect_0_spi_fast_spi_control_port_readdata),         //                                           .readdata
		.spi_fast_spi_control_port_writedata              (mm_interconnect_0_spi_fast_spi_control_port_writedata),        //                                           .writedata
		.spi_fast_spi_control_port_chipselect             (mm_interconnect_0_spi_fast_spi_control_port_chipselect),       //                                           .chipselect
		.spi_slow_spi_control_port_address                (mm_interconnect_0_spi_slow_spi_control_port_address),          //                  spi_slow_spi_control_port.address
		.spi_slow_spi_control_port_write                  (mm_interconnect_0_spi_slow_spi_control_port_write),            //                                           .write
		.spi_slow_spi_control_port_read                   (mm_interconnect_0_spi_slow_spi_control_port_read),             //                                           .read
		.spi_slow_spi_control_port_readdata               (mm_interconnect_0_spi_slow_spi_control_port_readdata),         //                                           .readdata
		.spi_slow_spi_control_port_writedata              (mm_interconnect_0_spi_slow_spi_control_port_writedata),        //                                           .writedata
		.spi_slow_spi_control_port_chipselect             (mm_interconnect_0_spi_slow_spi_control_port_chipselect),       //                                           .chipselect
		.sysid_control_slave_address                      (mm_interconnect_0_sysid_control_slave_address),                //                        sysid_control_slave.address
		.sysid_control_slave_readdata                     (mm_interconnect_0_sysid_control_slave_readdata),               //                                           .readdata
		.txt_cursorC_s1_address                           (mm_interconnect_0_txt_cursorc_s1_address),                     //                             txt_cursorC_s1.address
		.txt_cursorC_s1_write                             (mm_interconnect_0_txt_cursorc_s1_write),                       //                                           .write
		.txt_cursorC_s1_readdata                          (mm_interconnect_0_txt_cursorc_s1_readdata),                    //                                           .readdata
		.txt_cursorC_s1_writedata                         (mm_interconnect_0_txt_cursorc_s1_writedata),                   //                                           .writedata
		.txt_cursorC_s1_chipselect                        (mm_interconnect_0_txt_cursorc_s1_chipselect),                  //                                           .chipselect
		.txt_cursoren_s1_address                          (mm_interconnect_0_txt_cursoren_s1_address),                    //                            txt_cursoren_s1.address
		.txt_cursoren_s1_write                            (mm_interconnect_0_txt_cursoren_s1_write),                      //                                           .write
		.txt_cursoren_s1_readdata                         (mm_interconnect_0_txt_cursoren_s1_readdata),                   //                                           .readdata
		.txt_cursoren_s1_writedata                        (mm_interconnect_0_txt_cursoren_s1_writedata),                  //                                           .writedata
		.txt_cursoren_s1_chipselect                       (mm_interconnect_0_txt_cursoren_s1_chipselect),                 //                                           .chipselect
		.txt_cursorL_s1_address                           (mm_interconnect_0_txt_cursorl_s1_address),                     //                             txt_cursorL_s1.address
		.txt_cursorL_s1_write                             (mm_interconnect_0_txt_cursorl_s1_write),                       //                                           .write
		.txt_cursorL_s1_readdata                          (mm_interconnect_0_txt_cursorl_s1_readdata),                    //                                           .readdata
		.txt_cursorL_s1_writedata                         (mm_interconnect_0_txt_cursorl_s1_writedata),                   //                                           .writedata
		.txt_cursorL_s1_chipselect                        (mm_interconnect_0_txt_cursorl_s1_chipselect),                  //                                           .chipselect
		.vram_s1_address                                  (mm_interconnect_0_vram_s1_address),                            //                                    vram_s1.address
		.vram_s1_write                                    (mm_interconnect_0_vram_s1_write),                              //                                           .write
		.vram_s1_readdata                                 (mm_interconnect_0_vram_s1_readdata),                           //                                           .readdata
		.vram_s1_writedata                                (mm_interconnect_0_vram_s1_writedata),                          //                                           .writedata
		.vram_s1_chipselect                               (mm_interconnect_0_vram_s1_chipselect),                         //                                           .chipselect
		.vram_s1_clken                                    (mm_interconnect_0_vram_s1_clken)                               //                                           .clken
	);

	diskemu_irq_mapper irq_mapper (
		.clk            (clk_clk),                        //        clk.clk
		.reset          (rst_controller_reset_out_reset), //  clk_reset.reset
		.receiver0_irq  (irq_mapper_receiver0_irq),       //  receiver0.irq
		.receiver1_irq  (irq_mapper_receiver1_irq),       //  receiver1.irq
		.receiver2_irq  (irq_mapper_receiver2_irq),       //  receiver2.irq
		.receiver3_irq  (irq_mapper_receiver3_irq),       //  receiver3.irq
		.receiver4_irq  (irq_mapper_receiver4_irq),       //  receiver4.irq
		.receiver5_irq  (irq_mapper_receiver5_irq),       //  receiver5.irq
		.receiver6_irq  (irq_mapper_receiver6_irq),       //  receiver6.irq
		.receiver7_irq  (irq_mapper_receiver7_irq),       //  receiver7.irq
		.receiver8_irq  (irq_mapper_receiver8_irq),       //  receiver8.irq
		.receiver9_irq  (irq_mapper_receiver9_irq),       //  receiver9.irq
		.receiver10_irq (irq_mapper_receiver10_irq),      // receiver10.irq
		.receiver11_irq (irq_mapper_receiver11_irq),      // receiver11.irq
		.sender_irq     (nios2_qsys_0_d_irq_irq)          //     sender.irq
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (2),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (1),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller (
		.reset_in0      (nios2_qsys_0_jtag_debug_module_reset_reset), // reset_in0.reset
		.reset_in1      (~reset_reset_n),                             // reset_in1.reset
		.clk            (clk_clk),                                    //       clk.clk
		.reset_out      (rst_controller_reset_out_reset),             // reset_out.reset
		.reset_req      (rst_controller_reset_out_reset_req),         //          .reset_req
		.reset_req_in0  (1'b0),                                       // (terminated)
		.reset_req_in1  (1'b0),                                       // (terminated)
		.reset_in2      (1'b0),                                       // (terminated)
		.reset_req_in2  (1'b0),                                       // (terminated)
		.reset_in3      (1'b0),                                       // (terminated)
		.reset_req_in3  (1'b0),                                       // (terminated)
		.reset_in4      (1'b0),                                       // (terminated)
		.reset_req_in4  (1'b0),                                       // (terminated)
		.reset_in5      (1'b0),                                       // (terminated)
		.reset_req_in5  (1'b0),                                       // (terminated)
		.reset_in6      (1'b0),                                       // (terminated)
		.reset_req_in6  (1'b0),                                       // (terminated)
		.reset_in7      (1'b0),                                       // (terminated)
		.reset_req_in7  (1'b0),                                       // (terminated)
		.reset_in8      (1'b0),                                       // (terminated)
		.reset_req_in8  (1'b0),                                       // (terminated)
		.reset_in9      (1'b0),                                       // (terminated)
		.reset_req_in9  (1'b0),                                       // (terminated)
		.reset_in10     (1'b0),                                       // (terminated)
		.reset_req_in10 (1'b0),                                       // (terminated)
		.reset_in11     (1'b0),                                       // (terminated)
		.reset_req_in11 (1'b0),                                       // (terminated)
		.reset_in12     (1'b0),                                       // (terminated)
		.reset_req_in12 (1'b0),                                       // (terminated)
		.reset_in13     (1'b0),                                       // (terminated)
		.reset_req_in13 (1'b0),                                       // (terminated)
		.reset_in14     (1'b0),                                       // (terminated)
		.reset_req_in14 (1'b0),                                       // (terminated)
		.reset_in15     (1'b0),                                       // (terminated)
		.reset_req_in15 (1'b0)                                        // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (1),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_001 (
		.reset_in0      (rst_controller_002_reset_out_reset),     // reset_in0.reset
		.clk            (vclk_clk),                               //       clk.clk
		.reset_out      (rst_controller_001_reset_out_reset),     // reset_out.reset
		.reset_req      (rst_controller_001_reset_out_reset_req), //          .reset_req
		.reset_req_in0  (1'b0),                                   // (terminated)
		.reset_in1      (1'b0),                                   // (terminated)
		.reset_req_in1  (1'b0),                                   // (terminated)
		.reset_in2      (1'b0),                                   // (terminated)
		.reset_req_in2  (1'b0),                                   // (terminated)
		.reset_in3      (1'b0),                                   // (terminated)
		.reset_req_in3  (1'b0),                                   // (terminated)
		.reset_in4      (1'b0),                                   // (terminated)
		.reset_req_in4  (1'b0),                                   // (terminated)
		.reset_in5      (1'b0),                                   // (terminated)
		.reset_req_in5  (1'b0),                                   // (terminated)
		.reset_in6      (1'b0),                                   // (terminated)
		.reset_req_in6  (1'b0),                                   // (terminated)
		.reset_in7      (1'b0),                                   // (terminated)
		.reset_req_in7  (1'b0),                                   // (terminated)
		.reset_in8      (1'b0),                                   // (terminated)
		.reset_req_in8  (1'b0),                                   // (terminated)
		.reset_in9      (1'b0),                                   // (terminated)
		.reset_req_in9  (1'b0),                                   // (terminated)
		.reset_in10     (1'b0),                                   // (terminated)
		.reset_req_in10 (1'b0),                                   // (terminated)
		.reset_in11     (1'b0),                                   // (terminated)
		.reset_req_in11 (1'b0),                                   // (terminated)
		.reset_in12     (1'b0),                                   // (terminated)
		.reset_req_in12 (1'b0),                                   // (terminated)
		.reset_in13     (1'b0),                                   // (terminated)
		.reset_req_in13 (1'b0),                                   // (terminated)
		.reset_in14     (1'b0),                                   // (terminated)
		.reset_req_in14 (1'b0),                                   // (terminated)
		.reset_in15     (1'b0),                                   // (terminated)
		.reset_req_in15 (1'b0)                                    // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (2),
		.OUTPUT_RESET_SYNC_EDGES   ("none"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_002 (
		.reset_in0      (~reset_reset_n),                             // reset_in0.reset
		.reset_in1      (nios2_qsys_0_jtag_debug_module_reset_reset), // reset_in1.reset
		.clk            (),                                           //       clk.clk
		.reset_out      (rst_controller_002_reset_out_reset),         // reset_out.reset
		.reset_req      (),                                           // (terminated)
		.reset_req_in0  (1'b0),                                       // (terminated)
		.reset_req_in1  (1'b0),                                       // (terminated)
		.reset_in2      (1'b0),                                       // (terminated)
		.reset_req_in2  (1'b0),                                       // (terminated)
		.reset_in3      (1'b0),                                       // (terminated)
		.reset_req_in3  (1'b0),                                       // (terminated)
		.reset_in4      (1'b0),                                       // (terminated)
		.reset_req_in4  (1'b0),                                       // (terminated)
		.reset_in5      (1'b0),                                       // (terminated)
		.reset_req_in5  (1'b0),                                       // (terminated)
		.reset_in6      (1'b0),                                       // (terminated)
		.reset_req_in6  (1'b0),                                       // (terminated)
		.reset_in7      (1'b0),                                       // (terminated)
		.reset_req_in7  (1'b0),                                       // (terminated)
		.reset_in8      (1'b0),                                       // (terminated)
		.reset_req_in8  (1'b0),                                       // (terminated)
		.reset_in9      (1'b0),                                       // (terminated)
		.reset_req_in9  (1'b0),                                       // (terminated)
		.reset_in10     (1'b0),                                       // (terminated)
		.reset_req_in10 (1'b0),                                       // (terminated)
		.reset_in11     (1'b0),                                       // (terminated)
		.reset_req_in11 (1'b0),                                       // (terminated)
		.reset_in12     (1'b0),                                       // (terminated)
		.reset_req_in12 (1'b0),                                       // (terminated)
		.reset_in13     (1'b0),                                       // (terminated)
		.reset_req_in13 (1'b0),                                       // (terminated)
		.reset_in14     (1'b0),                                       // (terminated)
		.reset_req_in14 (1'b0),                                       // (terminated)
		.reset_in15     (1'b0),                                       // (terminated)
		.reset_req_in15 (1'b0)                                        // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (1),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_003 (
		.reset_in0      (rst_controller_004_reset_out_reset),     // reset_in0.reset
		.clk            (sysclk_clk),                             //       clk.clk
		.reset_out      (rst_controller_003_reset_out_reset),     // reset_out.reset
		.reset_req      (rst_controller_003_reset_out_reset_req), //          .reset_req
		.reset_req_in0  (1'b0),                                   // (terminated)
		.reset_in1      (1'b0),                                   // (terminated)
		.reset_req_in1  (1'b0),                                   // (terminated)
		.reset_in2      (1'b0),                                   // (terminated)
		.reset_req_in2  (1'b0),                                   // (terminated)
		.reset_in3      (1'b0),                                   // (terminated)
		.reset_req_in3  (1'b0),                                   // (terminated)
		.reset_in4      (1'b0),                                   // (terminated)
		.reset_req_in4  (1'b0),                                   // (terminated)
		.reset_in5      (1'b0),                                   // (terminated)
		.reset_req_in5  (1'b0),                                   // (terminated)
		.reset_in6      (1'b0),                                   // (terminated)
		.reset_req_in6  (1'b0),                                   // (terminated)
		.reset_in7      (1'b0),                                   // (terminated)
		.reset_req_in7  (1'b0),                                   // (terminated)
		.reset_in8      (1'b0),                                   // (terminated)
		.reset_req_in8  (1'b0),                                   // (terminated)
		.reset_in9      (1'b0),                                   // (terminated)
		.reset_req_in9  (1'b0),                                   // (terminated)
		.reset_in10     (1'b0),                                   // (terminated)
		.reset_req_in10 (1'b0),                                   // (terminated)
		.reset_in11     (1'b0),                                   // (terminated)
		.reset_req_in11 (1'b0),                                   // (terminated)
		.reset_in12     (1'b0),                                   // (terminated)
		.reset_req_in12 (1'b0),                                   // (terminated)
		.reset_in13     (1'b0),                                   // (terminated)
		.reset_req_in13 (1'b0),                                   // (terminated)
		.reset_in14     (1'b0),                                   // (terminated)
		.reset_req_in14 (1'b0),                                   // (terminated)
		.reset_in15     (1'b0),                                   // (terminated)
		.reset_req_in15 (1'b0)                                    // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (2),
		.OUTPUT_RESET_SYNC_EDGES   ("none"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_004 (
		.reset_in0      (~reset_reset_n),                             // reset_in0.reset
		.reset_in1      (nios2_qsys_0_jtag_debug_module_reset_reset), // reset_in1.reset
		.clk            (),                                           //       clk.clk
		.reset_out      (rst_controller_004_reset_out_reset),         // reset_out.reset
		.reset_req      (),                                           // (terminated)
		.reset_req_in0  (1'b0),                                       // (terminated)
		.reset_req_in1  (1'b0),                                       // (terminated)
		.reset_in2      (1'b0),                                       // (terminated)
		.reset_req_in2  (1'b0),                                       // (terminated)
		.reset_in3      (1'b0),                                       // (terminated)
		.reset_req_in3  (1'b0),                                       // (terminated)
		.reset_in4      (1'b0),                                       // (terminated)
		.reset_req_in4  (1'b0),                                       // (terminated)
		.reset_in5      (1'b0),                                       // (terminated)
		.reset_req_in5  (1'b0),                                       // (terminated)
		.reset_in6      (1'b0),                                       // (terminated)
		.reset_req_in6  (1'b0),                                       // (terminated)
		.reset_in7      (1'b0),                                       // (terminated)
		.reset_req_in7  (1'b0),                                       // (terminated)
		.reset_in8      (1'b0),                                       // (terminated)
		.reset_req_in8  (1'b0),                                       // (terminated)
		.reset_in9      (1'b0),                                       // (terminated)
		.reset_req_in9  (1'b0),                                       // (terminated)
		.reset_in10     (1'b0),                                       // (terminated)
		.reset_req_in10 (1'b0),                                       // (terminated)
		.reset_in11     (1'b0),                                       // (terminated)
		.reset_req_in11 (1'b0),                                       // (terminated)
		.reset_in12     (1'b0),                                       // (terminated)
		.reset_req_in12 (1'b0),                                       // (terminated)
		.reset_in13     (1'b0),                                       // (terminated)
		.reset_req_in13 (1'b0),                                       // (terminated)
		.reset_in14     (1'b0),                                       // (terminated)
		.reset_req_in14 (1'b0),                                       // (terminated)
		.reset_in15     (1'b0),                                       // (terminated)
		.reset_req_in15 (1'b0)                                        // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (2),
		.OUTPUT_RESET_SYNC_EDGES   ("none"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_005 (
		.reset_in0      (~reset_reset_n),                             // reset_in0.reset
		.reset_in1      (nios2_qsys_0_jtag_debug_module_reset_reset), // reset_in1.reset
		.clk            (),                                           //       clk.clk
		.reset_out      (rst_controller_005_reset_out_reset),         // reset_out.reset
		.reset_req      (),                                           // (terminated)
		.reset_req_in0  (1'b0),                                       // (terminated)
		.reset_req_in1  (1'b0),                                       // (terminated)
		.reset_in2      (1'b0),                                       // (terminated)
		.reset_req_in2  (1'b0),                                       // (terminated)
		.reset_in3      (1'b0),                                       // (terminated)
		.reset_req_in3  (1'b0),                                       // (terminated)
		.reset_in4      (1'b0),                                       // (terminated)
		.reset_req_in4  (1'b0),                                       // (terminated)
		.reset_in5      (1'b0),                                       // (terminated)
		.reset_req_in5  (1'b0),                                       // (terminated)
		.reset_in6      (1'b0),                                       // (terminated)
		.reset_req_in6  (1'b0),                                       // (terminated)
		.reset_in7      (1'b0),                                       // (terminated)
		.reset_req_in7  (1'b0),                                       // (terminated)
		.reset_in8      (1'b0),                                       // (terminated)
		.reset_req_in8  (1'b0),                                       // (terminated)
		.reset_in9      (1'b0),                                       // (terminated)
		.reset_req_in9  (1'b0),                                       // (terminated)
		.reset_in10     (1'b0),                                       // (terminated)
		.reset_req_in10 (1'b0),                                       // (terminated)
		.reset_in11     (1'b0),                                       // (terminated)
		.reset_req_in11 (1'b0),                                       // (terminated)
		.reset_in12     (1'b0),                                       // (terminated)
		.reset_req_in12 (1'b0),                                       // (terminated)
		.reset_in13     (1'b0),                                       // (terminated)
		.reset_req_in13 (1'b0),                                       // (terminated)
		.reset_in14     (1'b0),                                       // (terminated)
		.reset_req_in14 (1'b0),                                       // (terminated)
		.reset_in15     (1'b0),                                       // (terminated)
		.reset_req_in15 (1'b0)                                        // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (1),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_006 (
		.reset_in0      (~reset_reset_n),                         // reset_in0.reset
		.clk            (ramclk_clk),                             //       clk.clk
		.reset_out      (rst_controller_006_reset_out_reset),     // reset_out.reset
		.reset_req      (rst_controller_006_reset_out_reset_req), //          .reset_req
		.reset_req_in0  (1'b0),                                   // (terminated)
		.reset_in1      (1'b0),                                   // (terminated)
		.reset_req_in1  (1'b0),                                   // (terminated)
		.reset_in2      (1'b0),                                   // (terminated)
		.reset_req_in2  (1'b0),                                   // (terminated)
		.reset_in3      (1'b0),                                   // (terminated)
		.reset_req_in3  (1'b0),                                   // (terminated)
		.reset_in4      (1'b0),                                   // (terminated)
		.reset_req_in4  (1'b0),                                   // (terminated)
		.reset_in5      (1'b0),                                   // (terminated)
		.reset_req_in5  (1'b0),                                   // (terminated)
		.reset_in6      (1'b0),                                   // (terminated)
		.reset_req_in6  (1'b0),                                   // (terminated)
		.reset_in7      (1'b0),                                   // (terminated)
		.reset_req_in7  (1'b0),                                   // (terminated)
		.reset_in8      (1'b0),                                   // (terminated)
		.reset_req_in8  (1'b0),                                   // (terminated)
		.reset_in9      (1'b0),                                   // (terminated)
		.reset_req_in9  (1'b0),                                   // (terminated)
		.reset_in10     (1'b0),                                   // (terminated)
		.reset_req_in10 (1'b0),                                   // (terminated)
		.reset_in11     (1'b0),                                   // (terminated)
		.reset_req_in11 (1'b0),                                   // (terminated)
		.reset_in12     (1'b0),                                   // (terminated)
		.reset_req_in12 (1'b0),                                   // (terminated)
		.reset_in13     (1'b0),                                   // (terminated)
		.reset_req_in13 (1'b0),                                   // (terminated)
		.reset_in14     (1'b0),                                   // (terminated)
		.reset_req_in14 (1'b0),                                   // (terminated)
		.reset_in15     (1'b0),                                   // (terminated)
		.reset_req_in15 (1'b0)                                    // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_007 (
		.reset_in0      (~reset_reset_n),                     // reset_in0.reset
		.clk            (sysclk_clk),                         //       clk.clk
		.reset_out      (rst_controller_007_reset_out_reset), // reset_out.reset
		.reset_req      (),                                   // (terminated)
		.reset_req_in0  (1'b0),                               // (terminated)
		.reset_in1      (1'b0),                               // (terminated)
		.reset_req_in1  (1'b0),                               // (terminated)
		.reset_in2      (1'b0),                               // (terminated)
		.reset_req_in2  (1'b0),                               // (terminated)
		.reset_in3      (1'b0),                               // (terminated)
		.reset_req_in3  (1'b0),                               // (terminated)
		.reset_in4      (1'b0),                               // (terminated)
		.reset_req_in4  (1'b0),                               // (terminated)
		.reset_in5      (1'b0),                               // (terminated)
		.reset_req_in5  (1'b0),                               // (terminated)
		.reset_in6      (1'b0),                               // (terminated)
		.reset_req_in6  (1'b0),                               // (terminated)
		.reset_in7      (1'b0),                               // (terminated)
		.reset_req_in7  (1'b0),                               // (terminated)
		.reset_in8      (1'b0),                               // (terminated)
		.reset_req_in8  (1'b0),                               // (terminated)
		.reset_in9      (1'b0),                               // (terminated)
		.reset_req_in9  (1'b0),                               // (terminated)
		.reset_in10     (1'b0),                               // (terminated)
		.reset_req_in10 (1'b0),                               // (terminated)
		.reset_in11     (1'b0),                               // (terminated)
		.reset_req_in11 (1'b0),                               // (terminated)
		.reset_in12     (1'b0),                               // (terminated)
		.reset_req_in12 (1'b0),                               // (terminated)
		.reset_in13     (1'b0),                               // (terminated)
		.reset_req_in13 (1'b0),                               // (terminated)
		.reset_in14     (1'b0),                               // (terminated)
		.reset_req_in14 (1'b0),                               // (terminated)
		.reset_in15     (1'b0),                               // (terminated)
		.reset_req_in15 (1'b0)                                // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_008 (
		.reset_in0      (~reset_reset_n),                     // reset_in0.reset
		.clk            (clk_clk),                            //       clk.clk
		.reset_out      (rst_controller_008_reset_out_reset), // reset_out.reset
		.reset_req      (),                                   // (terminated)
		.reset_req_in0  (1'b0),                               // (terminated)
		.reset_in1      (1'b0),                               // (terminated)
		.reset_req_in1  (1'b0),                               // (terminated)
		.reset_in2      (1'b0),                               // (terminated)
		.reset_req_in2  (1'b0),                               // (terminated)
		.reset_in3      (1'b0),                               // (terminated)
		.reset_req_in3  (1'b0),                               // (terminated)
		.reset_in4      (1'b0),                               // (terminated)
		.reset_req_in4  (1'b0),                               // (terminated)
		.reset_in5      (1'b0),                               // (terminated)
		.reset_req_in5  (1'b0),                               // (terminated)
		.reset_in6      (1'b0),                               // (terminated)
		.reset_req_in6  (1'b0),                               // (terminated)
		.reset_in7      (1'b0),                               // (terminated)
		.reset_req_in7  (1'b0),                               // (terminated)
		.reset_in8      (1'b0),                               // (terminated)
		.reset_req_in8  (1'b0),                               // (terminated)
		.reset_in9      (1'b0),                               // (terminated)
		.reset_req_in9  (1'b0),                               // (terminated)
		.reset_in10     (1'b0),                               // (terminated)
		.reset_req_in10 (1'b0),                               // (terminated)
		.reset_in11     (1'b0),                               // (terminated)
		.reset_req_in11 (1'b0),                               // (terminated)
		.reset_in12     (1'b0),                               // (terminated)
		.reset_req_in12 (1'b0),                               // (terminated)
		.reset_in13     (1'b0),                               // (terminated)
		.reset_req_in13 (1'b0),                               // (terminated)
		.reset_in14     (1'b0),                               // (terminated)
		.reset_req_in14 (1'b0),                               // (terminated)
		.reset_in15     (1'b0),                               // (terminated)
		.reset_req_in15 (1'b0)                                // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (3),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_009 (
		.reset_in0      (~reset_reset_n),                             // reset_in0.reset
		.reset_in1      (nios2_qsys_0_jtag_debug_module_reset_reset), // reset_in1.reset
		.reset_in2      (rst_controller_005_reset_out_reset),         // reset_in2.reset
		.clk            (fdclk_clk),                                  //       clk.clk
		.reset_out      (rst_controller_009_reset_out_reset),         // reset_out.reset
		.reset_req      (),                                           // (terminated)
		.reset_req_in0  (1'b0),                                       // (terminated)
		.reset_req_in1  (1'b0),                                       // (terminated)
		.reset_req_in2  (1'b0),                                       // (terminated)
		.reset_in3      (1'b0),                                       // (terminated)
		.reset_req_in3  (1'b0),                                       // (terminated)
		.reset_in4      (1'b0),                                       // (terminated)
		.reset_req_in4  (1'b0),                                       // (terminated)
		.reset_in5      (1'b0),                                       // (terminated)
		.reset_req_in5  (1'b0),                                       // (terminated)
		.reset_in6      (1'b0),                                       // (terminated)
		.reset_req_in6  (1'b0),                                       // (terminated)
		.reset_in7      (1'b0),                                       // (terminated)
		.reset_req_in7  (1'b0),                                       // (terminated)
		.reset_in8      (1'b0),                                       // (terminated)
		.reset_req_in8  (1'b0),                                       // (terminated)
		.reset_in9      (1'b0),                                       // (terminated)
		.reset_req_in9  (1'b0),                                       // (terminated)
		.reset_in10     (1'b0),                                       // (terminated)
		.reset_req_in10 (1'b0),                                       // (terminated)
		.reset_in11     (1'b0),                                       // (terminated)
		.reset_req_in11 (1'b0),                                       // (terminated)
		.reset_in12     (1'b0),                                       // (terminated)
		.reset_req_in12 (1'b0),                                       // (terminated)
		.reset_in13     (1'b0),                                       // (terminated)
		.reset_req_in13 (1'b0),                                       // (terminated)
		.reset_in14     (1'b0),                                       // (terminated)
		.reset_req_in14 (1'b0),                                       // (terminated)
		.reset_in15     (1'b0),                                       // (terminated)
		.reset_req_in15 (1'b0)                                        // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (3),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_010 (
		.reset_in0      (~reset_reset_n),                             // reset_in0.reset
		.reset_in1      (nios2_qsys_0_jtag_debug_module_reset_reset), // reset_in1.reset
		.reset_in2      (rst_controller_005_reset_out_reset),         // reset_in2.reset
		.clk            (clk_clk),                                    //       clk.clk
		.reset_out      (rst_controller_010_reset_out_reset),         // reset_out.reset
		.reset_req      (),                                           // (terminated)
		.reset_req_in0  (1'b0),                                       // (terminated)
		.reset_req_in1  (1'b0),                                       // (terminated)
		.reset_req_in2  (1'b0),                                       // (terminated)
		.reset_in3      (1'b0),                                       // (terminated)
		.reset_req_in3  (1'b0),                                       // (terminated)
		.reset_in4      (1'b0),                                       // (terminated)
		.reset_req_in4  (1'b0),                                       // (terminated)
		.reset_in5      (1'b0),                                       // (terminated)
		.reset_req_in5  (1'b0),                                       // (terminated)
		.reset_in6      (1'b0),                                       // (terminated)
		.reset_req_in6  (1'b0),                                       // (terminated)
		.reset_in7      (1'b0),                                       // (terminated)
		.reset_req_in7  (1'b0),                                       // (terminated)
		.reset_in8      (1'b0),                                       // (terminated)
		.reset_req_in8  (1'b0),                                       // (terminated)
		.reset_in9      (1'b0),                                       // (terminated)
		.reset_req_in9  (1'b0),                                       // (terminated)
		.reset_in10     (1'b0),                                       // (terminated)
		.reset_req_in10 (1'b0),                                       // (terminated)
		.reset_in11     (1'b0),                                       // (terminated)
		.reset_req_in11 (1'b0),                                       // (terminated)
		.reset_in12     (1'b0),                                       // (terminated)
		.reset_req_in12 (1'b0),                                       // (terminated)
		.reset_in13     (1'b0),                                       // (terminated)
		.reset_req_in13 (1'b0),                                       // (terminated)
		.reset_in14     (1'b0),                                       // (terminated)
		.reset_req_in14 (1'b0),                                       // (terminated)
		.reset_in15     (1'b0),                                       // (terminated)
		.reset_req_in15 (1'b0)                                        // (terminated)
	);

endmodule
