Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      182 LCs used as LUT4 only
Info:      131 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      153 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 284)
Info: promoting rst_n_SB_LUT4_I3_O [reset] (fanout 284)
Info: promoting busy_SB_LUT4_O_I3_SB_LUT4_I1_1_O [cen] (fanout 50)
Info: promoting start$SB_IO_IN [cen] (fanout 34)
Info: promoting busy_SB_LUT4_O_I3[0] [cen] (fanout 32)
Info: promoting busy_SB_LUT4_O_I3_SB_LUT4_I1_1_I3_SB_LUT4_I3_O [cen] (fanout 21)
Info: Constraining chains...
Info:        5 LCs used to legalise carry chains.
Info: Checksum: 0x2b14dc14

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x39ac66cc

Info: Device utilisation:
Info: 	         ICESTORM_LC:   474/ 7680     6%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:    71/  256    27%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 378 cells, random placement wirelen = 13990.
Info:     at initial placer iter 0, wirelen = 1902
Info:     at initial placer iter 1, wirelen = 1848
Info:     at initial placer iter 2, wirelen = 1860
Info:     at initial placer iter 3, wirelen = 1780
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1778, spread = 2986, legal = 3344; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 1829, spread = 2805, legal = 3165; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 1849, spread = 2972, legal = 3201; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 1917, spread = 2988, legal = 3227; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 2001, spread = 2856, legal = 3191; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 2034, spread = 3012, legal = 3247; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 2104, spread = 2893, legal = 3143; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 2137, spread = 2930, legal = 3163; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 2200, spread = 2811, legal = 3103; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 2212, spread = 2929, legal = 3274; time = 0.02s
Info:     at iteration #11, type ALL: wirelen solved = 2319, spread = 2935, legal = 3255; time = 0.02s
Info:     at iteration #12, type ALL: wirelen solved = 2352, spread = 3021, legal = 3212; time = 0.02s
Info:     at iteration #13, type ALL: wirelen solved = 2372, spread = 3033, legal = 3236; time = 0.02s
Info:     at iteration #14, type ALL: wirelen solved = 2434, spread = 3075, legal = 3285; time = 0.02s
Info: HeAP Placer Time: 0.32s
Info:   of which solving equations: 0.19s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.05s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 68, wirelen = 3103
Info:   at iteration #5: temp = 0.000000, timing cost = 20, wirelen = 2428
Info:   at iteration #10: temp = 0.000000, timing cost = 16, wirelen = 2301
Info:   at iteration #15: temp = 0.000000, timing cost = 16, wirelen = 2263
Info:   at iteration #20: temp = 0.000000, timing cost = 14, wirelen = 2201
Info:   at iteration #20: temp = 0.000000, timing cost = 13, wirelen = 2207 
Info: SA placement time 0.30s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 111.98 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 5.22 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 4.43 ns

Info: Slack histogram:
Info:  legend: * represents 3 endpoint(s)
Info:          + represents [1,3) endpoint(s)
Info: [ 74403,  74797) |*****+
Info: [ 74797,  75191) | 
Info: [ 75191,  75585) |+
Info: [ 75585,  75979) | 
Info: [ 75979,  76373) |+
Info: [ 76373,  76767) |*+
Info: [ 76767,  77161) |****+
Info: [ 77161,  77555) |*************+
Info: [ 77555,  77949) |************+
Info: [ 77949,  78343) |*********+
Info: [ 78343,  78737) |***************+
Info: [ 78737,  79131) |************************************************************ 
Info: [ 79131,  79525) |************************************************+
Info: [ 79525,  79919) |**************************+
Info: [ 79919,  80313) |*****************+
Info: [ 80313,  80707) |****+
Info: [ 80707,  81101) |******************************+
Info: [ 81101,  81495) |**********************+
Info: [ 81495,  81889) |*****************************************************+
Info: [ 81889,  82283) |**+
Info: Checksum: 0xc4287a15

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1601 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      135        783 |  135   783 |       766|       0.20       0.20|
Info:       1956 |      281       1591 |  146   808 |         0|       0.33       0.53|
Info: Routing complete.
Info: Router1 time 0.53s
Info: Checksum: 0x814fc5d4

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_7_LC.O
Info:  0.6  1.1    Net calc_sum_p1_p2_SB_LUT4_O_7_I2[0] budget 20.305000 ns (6,3) -> (7,4)
Info:                Sink mult1.sign_bit_a_SB_DFFER_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  1.5  Source mult1.sign_bit_a_SB_DFFER_D_Q_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.O
Info:  1.3  2.8    Net calc_sum_p1_p2_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] budget 20.305000 ns (7,4) -> (9,5)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  3.2  Source calc_sum_p1_p2_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  3.8    Net calc_sum_p1_p2_SB_LUT4_O_16_I2_SB_LUT4_O_I2[1] budget 20.305000 ns (9,5) -> (9,5)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_16_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  4.1  Source calc_sum_p1_p2_SB_LUT4_O_16_I2_SB_LUT4_O_LC.O
Info:  0.9  5.0    Net calc_sum_p1_p2_SB_LUT4_O_16_I2[1] budget 20.304001 ns (9,5) -> (7,5)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:162.17-166.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  5.3  Source calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_LC.COUT
Info:  0.2  5.5    Net calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_3_I1[3] budget 0.190000 ns (7,5) -> (7,6)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:162.17-166.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.6  Source calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_3_LC.COUT
Info:  0.0  5.6    Net calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_4_I1[3] budget 0.000000 ns (7,6) -> (7,6)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:162.17-166.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.8  Source calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_4_LC.COUT
Info:  0.0  5.8    Net calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3 budget 0.000000 ns (7,6) -> (7,6)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:162.17-166.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.1  5.9  Source calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_LC.COUT
Info:  0.3  6.1    Net calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3] budget 0.260000 ns (7,6) -> (7,6)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:162.17-166.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  6.5  Setup calc_sum_p1_p2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I3
Info: 2.7 ns logic, 3.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source multiplicand[2]$sb_io.D_IN_0
Info:  3.0  3.0    Net multiplicand[2]$SB_IO_IN budget 82.864998 ns (33,13) -> (3,12)
Info:                Sink r_mcand_SB_DFFER_Q_13_DFFLC.I0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:111.41-111.53
Info:  0.5  3.5  Setup r_mcand_SB_DFFER_Q_13_DFFLC.I0
Info: 0.5 ns logic, 3.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source busy_SB_LUT4_O_I3_SB_LUT4_I1_LC.O
Info:  1.3  1.9    Net busy_SB_LUT4_O_I3[1] budget 41.208000 ns (17,8) -> (17,15)
Info:                Sink busy_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  2.2  Source busy_SB_LUT4_O_LC.O
Info:  1.8  4.0    Net busy$SB_IO_OUT budget 41.207001 ns (17,15) -> (33,15)
Info:                Sink busy$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:116.41-116.45
Info: 0.9 ns logic, 3.2 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 154.42 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 3.49 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 4.03 ns

Info: Slack histogram:
Info:  legend: * represents 5 endpoint(s)
Info:          + represents [1,5) endpoint(s)
Info: [ 76857,  77129) |+
Info: [ 77129,  77401) |*+
Info: [ 77401,  77673) |*+
Info: [ 77673,  77945) |*+
Info: [ 77945,  78217) |****+
Info: [ 78217,  78489) |********+
Info: [ 78489,  78761) |*************+
Info: [ 78761,  79033) |*************+
Info: [ 79033,  79305) |****************+
Info: [ 79305,  79577) |*********+
Info: [ 79577,  79849) |**+
Info: [ 79849,  80121) |****+
Info: [ 80121,  80393) |****+
Info: [ 80393,  80665) |**+
Info: [ 80665,  80937) |************************************************************ 
Info: [ 80937,  81209) |*********************+
Info: [ 81209,  81481) |**************+
Info: [ 81481,  81753) |*********+
Info: [ 81753,  82025) |*****************************+
Info: [ 82025,  82297) |*+
1 warning, 0 errors

Info: Program finished normally.
