# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2105 \
    name input_tile_51 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_51 \
    op interface \
    ports { input_tile_51_address0 { O 9 vector } input_tile_51_ce0 { O 1 bit } input_tile_51_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2106 \
    name input_tile_52 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_52 \
    op interface \
    ports { input_tile_52_address0 { O 9 vector } input_tile_52_ce0 { O 1 bit } input_tile_52_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2107 \
    name input_tile_53 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_53 \
    op interface \
    ports { input_tile_53_address0 { O 9 vector } input_tile_53_ce0 { O 1 bit } input_tile_53_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2108 \
    name input_tile_54 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_54 \
    op interface \
    ports { input_tile_54_address0 { O 9 vector } input_tile_54_ce0 { O 1 bit } input_tile_54_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2109 \
    name input_tile_55 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_55 \
    op interface \
    ports { input_tile_55_address0 { O 9 vector } input_tile_55_ce0 { O 1 bit } input_tile_55_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2110 \
    name input_tile_56 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_56 \
    op interface \
    ports { input_tile_56_address0 { O 9 vector } input_tile_56_ce0 { O 1 bit } input_tile_56_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2111 \
    name input_tile_57 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_57 \
    op interface \
    ports { input_tile_57_address0 { O 9 vector } input_tile_57_ce0 { O 1 bit } input_tile_57_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2112 \
    name input_tile_58 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_58 \
    op interface \
    ports { input_tile_58_address0 { O 9 vector } input_tile_58_ce0 { O 1 bit } input_tile_58_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2113 \
    name input_tile_59 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_59 \
    op interface \
    ports { input_tile_59_address0 { O 9 vector } input_tile_59_ce0 { O 1 bit } input_tile_59_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2114 \
    name input_tile_60 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_60 \
    op interface \
    ports { input_tile_60_address0 { O 9 vector } input_tile_60_ce0 { O 1 bit } input_tile_60_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2115 \
    name input_tile_61 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_61 \
    op interface \
    ports { input_tile_61_address0 { O 9 vector } input_tile_61_ce0 { O 1 bit } input_tile_61_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2116 \
    name input_tile_62 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_62 \
    op interface \
    ports { input_tile_62_address0 { O 9 vector } input_tile_62_ce0 { O 1 bit } input_tile_62_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2117 \
    name input_tile_63 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_63 \
    op interface \
    ports { input_tile_63_address0 { O 9 vector } input_tile_63_ce0 { O 1 bit } input_tile_63_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2118 \
    name input_tile_64 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_64 \
    op interface \
    ports { input_tile_64_address0 { O 9 vector } input_tile_64_ce0 { O 1 bit } input_tile_64_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_64'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2119 \
    name input_tile_65 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_65 \
    op interface \
    ports { input_tile_65_address0 { O 9 vector } input_tile_65_ce0 { O 1 bit } input_tile_65_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_65'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2120 \
    name input_tile_66 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_66 \
    op interface \
    ports { input_tile_66_address0 { O 9 vector } input_tile_66_ce0 { O 1 bit } input_tile_66_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_66'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2121 \
    name input_tile_67 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_tile_67 \
    op interface \
    ports { input_tile_67_address0 { O 9 vector } input_tile_67_ce0 { O 1 bit } input_tile_67_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_tile_67'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2123 \
    name layer2_output_tile \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile \
    op interface \
    ports { layer2_output_tile_address0 { O 10 vector } layer2_output_tile_ce0 { O 1 bit } layer2_output_tile_we0 { O 1 bit } layer2_output_tile_d0 { O 32 vector } layer2_output_tile_address1 { O 10 vector } layer2_output_tile_ce1 { O 1 bit } layer2_output_tile_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2124 \
    name layer2_output_tile_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_1 \
    op interface \
    ports { layer2_output_tile_1_address0 { O 10 vector } layer2_output_tile_1_ce0 { O 1 bit } layer2_output_tile_1_we0 { O 1 bit } layer2_output_tile_1_d0 { O 32 vector } layer2_output_tile_1_address1 { O 10 vector } layer2_output_tile_1_ce1 { O 1 bit } layer2_output_tile_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2125 \
    name layer2_output_tile_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_2 \
    op interface \
    ports { layer2_output_tile_2_address0 { O 10 vector } layer2_output_tile_2_ce0 { O 1 bit } layer2_output_tile_2_we0 { O 1 bit } layer2_output_tile_2_d0 { O 32 vector } layer2_output_tile_2_address1 { O 10 vector } layer2_output_tile_2_ce1 { O 1 bit } layer2_output_tile_2_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2126 \
    name layer2_output_tile_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_3 \
    op interface \
    ports { layer2_output_tile_3_address0 { O 10 vector } layer2_output_tile_3_ce0 { O 1 bit } layer2_output_tile_3_we0 { O 1 bit } layer2_output_tile_3_d0 { O 32 vector } layer2_output_tile_3_address1 { O 10 vector } layer2_output_tile_3_ce1 { O 1 bit } layer2_output_tile_3_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2127 \
    name layer2_output_tile_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_4 \
    op interface \
    ports { layer2_output_tile_4_address0 { O 10 vector } layer2_output_tile_4_ce0 { O 1 bit } layer2_output_tile_4_we0 { O 1 bit } layer2_output_tile_4_d0 { O 32 vector } layer2_output_tile_4_address1 { O 10 vector } layer2_output_tile_4_ce1 { O 1 bit } layer2_output_tile_4_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2128 \
    name layer2_output_tile_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_5 \
    op interface \
    ports { layer2_output_tile_5_address0 { O 10 vector } layer2_output_tile_5_ce0 { O 1 bit } layer2_output_tile_5_we0 { O 1 bit } layer2_output_tile_5_d0 { O 32 vector } layer2_output_tile_5_address1 { O 10 vector } layer2_output_tile_5_ce1 { O 1 bit } layer2_output_tile_5_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2129 \
    name layer2_output_tile_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_6 \
    op interface \
    ports { layer2_output_tile_6_address0 { O 10 vector } layer2_output_tile_6_ce0 { O 1 bit } layer2_output_tile_6_we0 { O 1 bit } layer2_output_tile_6_d0 { O 32 vector } layer2_output_tile_6_address1 { O 10 vector } layer2_output_tile_6_ce1 { O 1 bit } layer2_output_tile_6_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2130 \
    name layer2_output_tile_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_7 \
    op interface \
    ports { layer2_output_tile_7_address0 { O 10 vector } layer2_output_tile_7_ce0 { O 1 bit } layer2_output_tile_7_we0 { O 1 bit } layer2_output_tile_7_d0 { O 32 vector } layer2_output_tile_7_address1 { O 10 vector } layer2_output_tile_7_ce1 { O 1 bit } layer2_output_tile_7_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2131 \
    name layer2_output_tile_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_8 \
    op interface \
    ports { layer2_output_tile_8_address0 { O 10 vector } layer2_output_tile_8_ce0 { O 1 bit } layer2_output_tile_8_we0 { O 1 bit } layer2_output_tile_8_d0 { O 32 vector } layer2_output_tile_8_address1 { O 10 vector } layer2_output_tile_8_ce1 { O 1 bit } layer2_output_tile_8_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2132 \
    name layer2_output_tile_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_9 \
    op interface \
    ports { layer2_output_tile_9_address0 { O 10 vector } layer2_output_tile_9_ce0 { O 1 bit } layer2_output_tile_9_we0 { O 1 bit } layer2_output_tile_9_d0 { O 32 vector } layer2_output_tile_9_address1 { O 10 vector } layer2_output_tile_9_ce1 { O 1 bit } layer2_output_tile_9_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2133 \
    name layer2_output_tile_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_10 \
    op interface \
    ports { layer2_output_tile_10_address0 { O 10 vector } layer2_output_tile_10_ce0 { O 1 bit } layer2_output_tile_10_we0 { O 1 bit } layer2_output_tile_10_d0 { O 32 vector } layer2_output_tile_10_address1 { O 10 vector } layer2_output_tile_10_ce1 { O 1 bit } layer2_output_tile_10_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2134 \
    name layer2_output_tile_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_11 \
    op interface \
    ports { layer2_output_tile_11_address0 { O 10 vector } layer2_output_tile_11_ce0 { O 1 bit } layer2_output_tile_11_we0 { O 1 bit } layer2_output_tile_11_d0 { O 32 vector } layer2_output_tile_11_address1 { O 10 vector } layer2_output_tile_11_ce1 { O 1 bit } layer2_output_tile_11_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2135 \
    name layer2_output_tile_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_12 \
    op interface \
    ports { layer2_output_tile_12_address0 { O 10 vector } layer2_output_tile_12_ce0 { O 1 bit } layer2_output_tile_12_we0 { O 1 bit } layer2_output_tile_12_d0 { O 32 vector } layer2_output_tile_12_address1 { O 10 vector } layer2_output_tile_12_ce1 { O 1 bit } layer2_output_tile_12_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2136 \
    name layer2_output_tile_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_13 \
    op interface \
    ports { layer2_output_tile_13_address0 { O 10 vector } layer2_output_tile_13_ce0 { O 1 bit } layer2_output_tile_13_we0 { O 1 bit } layer2_output_tile_13_d0 { O 32 vector } layer2_output_tile_13_address1 { O 10 vector } layer2_output_tile_13_ce1 { O 1 bit } layer2_output_tile_13_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2137 \
    name layer2_output_tile_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_14 \
    op interface \
    ports { layer2_output_tile_14_address0 { O 10 vector } layer2_output_tile_14_ce0 { O 1 bit } layer2_output_tile_14_we0 { O 1 bit } layer2_output_tile_14_d0 { O 32 vector } layer2_output_tile_14_address1 { O 10 vector } layer2_output_tile_14_ce1 { O 1 bit } layer2_output_tile_14_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2138 \
    name layer2_output_tile_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_15 \
    op interface \
    ports { layer2_output_tile_15_address0 { O 10 vector } layer2_output_tile_15_ce0 { O 1 bit } layer2_output_tile_15_we0 { O 1 bit } layer2_output_tile_15_d0 { O 32 vector } layer2_output_tile_15_address1 { O 10 vector } layer2_output_tile_15_ce1 { O 1 bit } layer2_output_tile_15_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2139 \
    name layer2_output_tile_16 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename layer2_output_tile_16 \
    op interface \
    ports { layer2_output_tile_16_address0 { O 10 vector } layer2_output_tile_16_ce0 { O 1 bit } layer2_output_tile_16_we0 { O 1 bit } layer2_output_tile_16_d0 { O 32 vector } layer2_output_tile_16_address1 { O 10 vector } layer2_output_tile_16_ce1 { O 1 bit } layer2_output_tile_16_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer2_output_tile_16'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2104 \
    name or_ln65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln65 \
    op interface \
    ports { or_ln65 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2122 \
    name add_ln63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln63 \
    op interface \
    ports { add_ln63 { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2140 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName srcnn_flow_control_loop_pipe_sequential_init_U
set CompName srcnn_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix srcnn_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


