

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_stage_2_store'
================================================================
* Date:           Sun Oct 26 18:18:45 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49155|    49155|  0.492 ms|  0.492 ms|  49155|  49155|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- stage_2_store  |    49153|    49153|         3|          1|          1|  49152|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1445_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln1445"   --->   Operation 7 'read' 'sext_ln1445_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1445_cast = sext i63 %sext_ln1445_read"   --->   Operation 8 'sext' 'sext_ln1445_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_7, i32 0, i32 0, void @empty_20, i32 0, i32 49152, void @empty_29, void @empty, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc73"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [activation_accelerator.cpp:1446]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln1445_cast" [activation_accelerator.cpp:1445]   --->   Operation 14 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.10ns)   --->   "%icmp_ln1445 = icmp_eq  i16 %i_1, i16 49152" [activation_accelerator.cpp:1445]   --->   Operation 16 'icmp' 'icmp_ln1445' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49152, i64 49152, i64 49152"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%add_ln1445 = add i16 %i_1, i16 1" [activation_accelerator.cpp:1445]   --->   Operation 18 'add' 'add_ln1445' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln1445 = br i1 %icmp_ln1445, void %for.inc73.split, void %if.end76.loopexit141.exitStub" [activation_accelerator.cpp:1445]   --->   Operation 19 'br' 'br_ln1445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i_1, i32 5, i32 15" [activation_accelerator.cpp:1446]   --->   Operation 20 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1446 = zext i11 %lshr_ln" [activation_accelerator.cpp:1446]   --->   Operation 21 'zext' 'zext_ln1446' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_90 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 22 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_90' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_91 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 23 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_91' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_92 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 24 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_92' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_93 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 25 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_93' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_94 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 26 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_94' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_95 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 27 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_95' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 28 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 29 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 30 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 31 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 32 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 33 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 34 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 35 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 36 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2 = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 37 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 38 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 39 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 40 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 41 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 42 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 43 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 44 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 45 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 46 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_118 = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 47 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_118' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 48 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 49 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 50 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 51 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 52 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31, i64 0, i64 %zext_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 53 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_addr' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1446 = trunc i16 %i_1" [activation_accelerator.cpp:1446]   --->   Operation 54 'trunc' 'trunc_ln1446' <Predicate = (!icmp_ln1445)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_90" [activation_accelerator.cpp:1446]   --->   Operation 55 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_91" [activation_accelerator.cpp:1446]   --->   Operation 56 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_92" [activation_accelerator.cpp:1446]   --->   Operation 57 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_93" [activation_accelerator.cpp:1446]   --->   Operation 58 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_104 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_94" [activation_accelerator.cpp:1446]   --->   Operation 59 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_104' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_105 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_95" [activation_accelerator.cpp:1446]   --->   Operation 60 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_105' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_106 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96" [activation_accelerator.cpp:1446]   --->   Operation 61 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_106' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_107 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97" [activation_accelerator.cpp:1446]   --->   Operation 62 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_107' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_108 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98" [activation_accelerator.cpp:1446]   --->   Operation 63 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_108' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_109 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99" [activation_accelerator.cpp:1446]   --->   Operation 64 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_109' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr" [activation_accelerator.cpp:1446]   --->   Operation 65 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_load' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_119 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr" [activation_accelerator.cpp:1446]   --->   Operation 66 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_119' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_120 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr" [activation_accelerator.cpp:1446]   --->   Operation 67 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_120' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_121 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr" [activation_accelerator.cpp:1446]   --->   Operation 68 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_121' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 69 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_122 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr" [activation_accelerator.cpp:1446]   --->   Operation 69 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_122' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_123 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2" [activation_accelerator.cpp:1446]   --->   Operation 70 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_123' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_addr" [activation_accelerator.cpp:1446]   --->   Operation 71 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_load' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_addr" [activation_accelerator.cpp:1446]   --->   Operation 72 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_load' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 73 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_addr" [activation_accelerator.cpp:1446]   --->   Operation 73 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_load' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 74 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_addr" [activation_accelerator.cpp:1446]   --->   Operation 74 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_load' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 75 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_addr" [activation_accelerator.cpp:1446]   --->   Operation 75 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_load' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 76 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_124 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_addr" [activation_accelerator.cpp:1446]   --->   Operation 76 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_124' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 77 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_125 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_addr" [activation_accelerator.cpp:1446]   --->   Operation 77 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_125' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 78 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_126 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_addr" [activation_accelerator.cpp:1446]   --->   Operation 78 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_126' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 79 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_127 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_addr" [activation_accelerator.cpp:1446]   --->   Operation 79 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_127' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 80 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_128 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_118" [activation_accelerator.cpp:1446]   --->   Operation 80 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_128' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 81 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_addr" [activation_accelerator.cpp:1446]   --->   Operation 81 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_load' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 82 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_addr" [activation_accelerator.cpp:1446]   --->   Operation 82 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_load' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 83 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_addr" [activation_accelerator.cpp:1446]   --->   Operation 83 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_load' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 84 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_addr" [activation_accelerator.cpp:1446]   --->   Operation 84 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_load' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 85 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_addr" [activation_accelerator.cpp:1446]   --->   Operation 85 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_load' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 86 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_129 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_addr" [activation_accelerator.cpp:1446]   --->   Operation 86 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_129' <Predicate = (!icmp_ln1445)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln1445 = store i16 %add_ln1445, i16 %i" [activation_accelerator.cpp:1445]   --->   Operation 87 'store' 'store_ln1445' <Predicate = (!icmp_ln1445)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 88 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_90" [activation_accelerator.cpp:1446]   --->   Operation 88 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 89 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_91" [activation_accelerator.cpp:1446]   --->   Operation 89 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 90 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_92" [activation_accelerator.cpp:1446]   --->   Operation 90 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 91 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_93" [activation_accelerator.cpp:1446]   --->   Operation 91 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 92 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_104 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_94" [activation_accelerator.cpp:1446]   --->   Operation 92 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_104' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 93 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_105 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_95" [activation_accelerator.cpp:1446]   --->   Operation 93 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 94 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_106 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96" [activation_accelerator.cpp:1446]   --->   Operation 94 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_106' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 95 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_107 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97" [activation_accelerator.cpp:1446]   --->   Operation 95 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_107' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 96 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_108 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98" [activation_accelerator.cpp:1446]   --->   Operation 96 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_108' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 97 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_109 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99" [activation_accelerator.cpp:1446]   --->   Operation 97 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_109' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 98 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr" [activation_accelerator.cpp:1446]   --->   Operation 98 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 99 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_119 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr" [activation_accelerator.cpp:1446]   --->   Operation 99 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_119' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 100 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_120 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr" [activation_accelerator.cpp:1446]   --->   Operation 100 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_120' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 101 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_121 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr" [activation_accelerator.cpp:1446]   --->   Operation 101 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_121' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 102 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_122 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr" [activation_accelerator.cpp:1446]   --->   Operation 102 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_122' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 103 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_123 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2" [activation_accelerator.cpp:1446]   --->   Operation 103 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_123' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 104 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_addr" [activation_accelerator.cpp:1446]   --->   Operation 104 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 105 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_addr" [activation_accelerator.cpp:1446]   --->   Operation 105 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 106 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_addr" [activation_accelerator.cpp:1446]   --->   Operation 106 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 107 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_addr" [activation_accelerator.cpp:1446]   --->   Operation 107 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 108 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_addr" [activation_accelerator.cpp:1446]   --->   Operation 108 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 109 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_124 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_addr" [activation_accelerator.cpp:1446]   --->   Operation 109 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_124' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 110 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_125 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_addr" [activation_accelerator.cpp:1446]   --->   Operation 110 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_125' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 111 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_126 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_addr" [activation_accelerator.cpp:1446]   --->   Operation 111 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_126' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 112 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_127 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_addr" [activation_accelerator.cpp:1446]   --->   Operation 112 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 113 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_128 = load i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_118" [activation_accelerator.cpp:1446]   --->   Operation 113 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_128' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 114 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_addr" [activation_accelerator.cpp:1446]   --->   Operation 114 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 115 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_addr" [activation_accelerator.cpp:1446]   --->   Operation 115 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 116 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_addr" [activation_accelerator.cpp:1446]   --->   Operation 116 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 117 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_addr" [activation_accelerator.cpp:1446]   --->   Operation 117 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 118 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_load = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_addr" [activation_accelerator.cpp:1446]   --->   Operation 118 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 119 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_129 = load i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_addr" [activation_accelerator.cpp:1446]   --->   Operation 119 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_129' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_2 : Operation 120 [1/1] (0.78ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.32i16.i5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_104, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_105, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_106, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_107, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_108, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_109, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_load, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_119, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_120, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_121, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_122, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_123, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_load, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_load, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_load, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_load, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_load, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_124, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_125, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_126, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_127, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_128, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_load, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_load, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_load, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_load, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_load, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_129, i5 %trunc_ln1446" [activation_accelerator.cpp:1446]   --->   Operation 120 'mux' 'tmp' <Predicate = true> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = (icmp_ln1445)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln1445 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [activation_accelerator.cpp:1445]   --->   Operation 121 'specloopname' 'specloopname_ln1445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (7.30ns)   --->   "%write_ln1446 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem2_addr, i16 %tmp, i2 3" [activation_accelerator.cpp:1446]   --->   Operation 122 'write' 'write_ln1446' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln1445 = br void %for.inc73" [activation_accelerator.cpp:1445]   --->   Operation 123 'br' 'br_ln1445' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [35]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:1446) on local variable 'i' [42]  (0 ns)
	'add' operation ('add_ln1445', activation_accelerator.cpp:1445) [48]  (0.853 ns)
	'store' operation ('store_ln1445', activation_accelerator.cpp:1445) of variable 'add_ln1445', activation_accelerator.cpp:1445 on local variable 'i' [121]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 2.03ns
The critical path consists of the following:
	'load' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100', activation_accelerator.cpp:1446) on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9' [87]  (1.24 ns)
	'mux' operation ('tmp', activation_accelerator.cpp:1446) [119]  (0.789 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln1446', activation_accelerator.cpp:1446) on port 'gmem2' (activation_accelerator.cpp:1446) [120]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
