# Pipeline-Registers
5-Stage Pipelined 
Designed and implemented a 5-stage pipelined CPU using Verilog, encompassing instruction fetch, decode, execute, memory access, and write-back stages. Optimized performance through hazard handling and thorough simulation-based testing
