
lcd3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fac  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  080060f0  080060f0  000160f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061e8  080061e8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080061e8  080061e8  000161e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080061f0  080061f0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061f0  080061f0  000161f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080061f4  080061f4  000161f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080061f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  20000074  0800626c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a0  0800626c  000201a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d385  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000231e  00000000  00000000  0002d422  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a10  00000000  00000000  0002f740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000940  00000000  00000000  00030150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017390  00000000  00000000  00030a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000da1d  00000000  00000000  00047e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008806e  00000000  00000000  0005583d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dd8ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fdc  00000000  00000000  000dd900  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000074 	.word	0x20000074
 800015c:	00000000 	.word	0x00000000
 8000160:	080060d4 	.word	0x080060d4

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000078 	.word	0x20000078
 800017c:	080060d4 	.word	0x080060d4

08000180 <__aeabi_fmul>:
 8000180:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000184:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000188:	bf1e      	ittt	ne
 800018a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800018e:	ea92 0f0c 	teqne	r2, ip
 8000192:	ea93 0f0c 	teqne	r3, ip
 8000196:	d06f      	beq.n	8000278 <__aeabi_fmul+0xf8>
 8000198:	441a      	add	r2, r3
 800019a:	ea80 0c01 	eor.w	ip, r0, r1
 800019e:	0240      	lsls	r0, r0, #9
 80001a0:	bf18      	it	ne
 80001a2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80001a6:	d01e      	beq.n	80001e6 <__aeabi_fmul+0x66>
 80001a8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80001ac:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80001b0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80001b4:	fba0 3101 	umull	r3, r1, r0, r1
 80001b8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80001bc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80001c0:	bf3e      	ittt	cc
 80001c2:	0049      	lslcc	r1, r1, #1
 80001c4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001c8:	005b      	lslcc	r3, r3, #1
 80001ca:	ea40 0001 	orr.w	r0, r0, r1
 80001ce:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001d2:	2afd      	cmp	r2, #253	; 0xfd
 80001d4:	d81d      	bhi.n	8000212 <__aeabi_fmul+0x92>
 80001d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001da:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001de:	bf08      	it	eq
 80001e0:	f020 0001 	biceq.w	r0, r0, #1
 80001e4:	4770      	bx	lr
 80001e6:	f090 0f00 	teq	r0, #0
 80001ea:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001ee:	bf08      	it	eq
 80001f0:	0249      	lsleq	r1, r1, #9
 80001f2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001f6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001fa:	3a7f      	subs	r2, #127	; 0x7f
 80001fc:	bfc2      	ittt	gt
 80001fe:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000202:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000206:	4770      	bxgt	lr
 8000208:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800020c:	f04f 0300 	mov.w	r3, #0
 8000210:	3a01      	subs	r2, #1
 8000212:	dc5d      	bgt.n	80002d0 <__aeabi_fmul+0x150>
 8000214:	f112 0f19 	cmn.w	r2, #25
 8000218:	bfdc      	itt	le
 800021a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800021e:	4770      	bxle	lr
 8000220:	f1c2 0200 	rsb	r2, r2, #0
 8000224:	0041      	lsls	r1, r0, #1
 8000226:	fa21 f102 	lsr.w	r1, r1, r2
 800022a:	f1c2 0220 	rsb	r2, r2, #32
 800022e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000232:	ea5f 0031 	movs.w	r0, r1, rrx
 8000236:	f140 0000 	adc.w	r0, r0, #0
 800023a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800023e:	bf08      	it	eq
 8000240:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000244:	4770      	bx	lr
 8000246:	f092 0f00 	teq	r2, #0
 800024a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800024e:	bf02      	ittt	eq
 8000250:	0040      	lsleq	r0, r0, #1
 8000252:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000256:	3a01      	subeq	r2, #1
 8000258:	d0f9      	beq.n	800024e <__aeabi_fmul+0xce>
 800025a:	ea40 000c 	orr.w	r0, r0, ip
 800025e:	f093 0f00 	teq	r3, #0
 8000262:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000266:	bf02      	ittt	eq
 8000268:	0049      	lsleq	r1, r1, #1
 800026a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800026e:	3b01      	subeq	r3, #1
 8000270:	d0f9      	beq.n	8000266 <__aeabi_fmul+0xe6>
 8000272:	ea41 010c 	orr.w	r1, r1, ip
 8000276:	e78f      	b.n	8000198 <__aeabi_fmul+0x18>
 8000278:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800027c:	ea92 0f0c 	teq	r2, ip
 8000280:	bf18      	it	ne
 8000282:	ea93 0f0c 	teqne	r3, ip
 8000286:	d00a      	beq.n	800029e <__aeabi_fmul+0x11e>
 8000288:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800028c:	bf18      	it	ne
 800028e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000292:	d1d8      	bne.n	8000246 <__aeabi_fmul+0xc6>
 8000294:	ea80 0001 	eor.w	r0, r0, r1
 8000298:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800029c:	4770      	bx	lr
 800029e:	f090 0f00 	teq	r0, #0
 80002a2:	bf17      	itett	ne
 80002a4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80002a8:	4608      	moveq	r0, r1
 80002aa:	f091 0f00 	teqne	r1, #0
 80002ae:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80002b2:	d014      	beq.n	80002de <__aeabi_fmul+0x15e>
 80002b4:	ea92 0f0c 	teq	r2, ip
 80002b8:	d101      	bne.n	80002be <__aeabi_fmul+0x13e>
 80002ba:	0242      	lsls	r2, r0, #9
 80002bc:	d10f      	bne.n	80002de <__aeabi_fmul+0x15e>
 80002be:	ea93 0f0c 	teq	r3, ip
 80002c2:	d103      	bne.n	80002cc <__aeabi_fmul+0x14c>
 80002c4:	024b      	lsls	r3, r1, #9
 80002c6:	bf18      	it	ne
 80002c8:	4608      	movne	r0, r1
 80002ca:	d108      	bne.n	80002de <__aeabi_fmul+0x15e>
 80002cc:	ea80 0001 	eor.w	r0, r0, r1
 80002d0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002d4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002dc:	4770      	bx	lr
 80002de:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002e2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_drsub>:
 80002e8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002ec:	e002      	b.n	80002f4 <__adddf3>
 80002ee:	bf00      	nop

080002f0 <__aeabi_dsub>:
 80002f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002f4 <__adddf3>:
 80002f4:	b530      	push	{r4, r5, lr}
 80002f6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002fa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002fe:	ea94 0f05 	teq	r4, r5
 8000302:	bf08      	it	eq
 8000304:	ea90 0f02 	teqeq	r0, r2
 8000308:	bf1f      	itttt	ne
 800030a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800030e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000312:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000316:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800031a:	f000 80e2 	beq.w	80004e2 <__adddf3+0x1ee>
 800031e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000322:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000326:	bfb8      	it	lt
 8000328:	426d      	neglt	r5, r5
 800032a:	dd0c      	ble.n	8000346 <__adddf3+0x52>
 800032c:	442c      	add	r4, r5
 800032e:	ea80 0202 	eor.w	r2, r0, r2
 8000332:	ea81 0303 	eor.w	r3, r1, r3
 8000336:	ea82 0000 	eor.w	r0, r2, r0
 800033a:	ea83 0101 	eor.w	r1, r3, r1
 800033e:	ea80 0202 	eor.w	r2, r0, r2
 8000342:	ea81 0303 	eor.w	r3, r1, r3
 8000346:	2d36      	cmp	r5, #54	; 0x36
 8000348:	bf88      	it	hi
 800034a:	bd30      	pophi	{r4, r5, pc}
 800034c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000350:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000354:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000358:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800035c:	d002      	beq.n	8000364 <__adddf3+0x70>
 800035e:	4240      	negs	r0, r0
 8000360:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000364:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000368:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800036c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000370:	d002      	beq.n	8000378 <__adddf3+0x84>
 8000372:	4252      	negs	r2, r2
 8000374:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000378:	ea94 0f05 	teq	r4, r5
 800037c:	f000 80a7 	beq.w	80004ce <__adddf3+0x1da>
 8000380:	f1a4 0401 	sub.w	r4, r4, #1
 8000384:	f1d5 0e20 	rsbs	lr, r5, #32
 8000388:	db0d      	blt.n	80003a6 <__adddf3+0xb2>
 800038a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800038e:	fa22 f205 	lsr.w	r2, r2, r5
 8000392:	1880      	adds	r0, r0, r2
 8000394:	f141 0100 	adc.w	r1, r1, #0
 8000398:	fa03 f20e 	lsl.w	r2, r3, lr
 800039c:	1880      	adds	r0, r0, r2
 800039e:	fa43 f305 	asr.w	r3, r3, r5
 80003a2:	4159      	adcs	r1, r3
 80003a4:	e00e      	b.n	80003c4 <__adddf3+0xd0>
 80003a6:	f1a5 0520 	sub.w	r5, r5, #32
 80003aa:	f10e 0e20 	add.w	lr, lr, #32
 80003ae:	2a01      	cmp	r2, #1
 80003b0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003b4:	bf28      	it	cs
 80003b6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003ba:	fa43 f305 	asr.w	r3, r3, r5
 80003be:	18c0      	adds	r0, r0, r3
 80003c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c8:	d507      	bpl.n	80003da <__adddf3+0xe6>
 80003ca:	f04f 0e00 	mov.w	lr, #0
 80003ce:	f1dc 0c00 	rsbs	ip, ip, #0
 80003d2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003d6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003da:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003de:	d31b      	bcc.n	8000418 <__adddf3+0x124>
 80003e0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003e4:	d30c      	bcc.n	8000400 <__adddf3+0x10c>
 80003e6:	0849      	lsrs	r1, r1, #1
 80003e8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f0:	f104 0401 	add.w	r4, r4, #1
 80003f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003fc:	f080 809a 	bcs.w	8000534 <__adddf3+0x240>
 8000400:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000404:	bf08      	it	eq
 8000406:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800040a:	f150 0000 	adcs.w	r0, r0, #0
 800040e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000412:	ea41 0105 	orr.w	r1, r1, r5
 8000416:	bd30      	pop	{r4, r5, pc}
 8000418:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800041c:	4140      	adcs	r0, r0
 800041e:	eb41 0101 	adc.w	r1, r1, r1
 8000422:	3c01      	subs	r4, #1
 8000424:	bf28      	it	cs
 8000426:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800042a:	d2e9      	bcs.n	8000400 <__adddf3+0x10c>
 800042c:	f091 0f00 	teq	r1, #0
 8000430:	bf04      	itt	eq
 8000432:	4601      	moveq	r1, r0
 8000434:	2000      	moveq	r0, #0
 8000436:	fab1 f381 	clz	r3, r1
 800043a:	bf08      	it	eq
 800043c:	3320      	addeq	r3, #32
 800043e:	f1a3 030b 	sub.w	r3, r3, #11
 8000442:	f1b3 0220 	subs.w	r2, r3, #32
 8000446:	da0c      	bge.n	8000462 <__adddf3+0x16e>
 8000448:	320c      	adds	r2, #12
 800044a:	dd08      	ble.n	800045e <__adddf3+0x16a>
 800044c:	f102 0c14 	add.w	ip, r2, #20
 8000450:	f1c2 020c 	rsb	r2, r2, #12
 8000454:	fa01 f00c 	lsl.w	r0, r1, ip
 8000458:	fa21 f102 	lsr.w	r1, r1, r2
 800045c:	e00c      	b.n	8000478 <__adddf3+0x184>
 800045e:	f102 0214 	add.w	r2, r2, #20
 8000462:	bfd8      	it	le
 8000464:	f1c2 0c20 	rsble	ip, r2, #32
 8000468:	fa01 f102 	lsl.w	r1, r1, r2
 800046c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000470:	bfdc      	itt	le
 8000472:	ea41 010c 	orrle.w	r1, r1, ip
 8000476:	4090      	lslle	r0, r2
 8000478:	1ae4      	subs	r4, r4, r3
 800047a:	bfa2      	ittt	ge
 800047c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000480:	4329      	orrge	r1, r5
 8000482:	bd30      	popge	{r4, r5, pc}
 8000484:	ea6f 0404 	mvn.w	r4, r4
 8000488:	3c1f      	subs	r4, #31
 800048a:	da1c      	bge.n	80004c6 <__adddf3+0x1d2>
 800048c:	340c      	adds	r4, #12
 800048e:	dc0e      	bgt.n	80004ae <__adddf3+0x1ba>
 8000490:	f104 0414 	add.w	r4, r4, #20
 8000494:	f1c4 0220 	rsb	r2, r4, #32
 8000498:	fa20 f004 	lsr.w	r0, r0, r4
 800049c:	fa01 f302 	lsl.w	r3, r1, r2
 80004a0:	ea40 0003 	orr.w	r0, r0, r3
 80004a4:	fa21 f304 	lsr.w	r3, r1, r4
 80004a8:	ea45 0103 	orr.w	r1, r5, r3
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f1c4 040c 	rsb	r4, r4, #12
 80004b2:	f1c4 0220 	rsb	r2, r4, #32
 80004b6:	fa20 f002 	lsr.w	r0, r0, r2
 80004ba:	fa01 f304 	lsl.w	r3, r1, r4
 80004be:	ea40 0003 	orr.w	r0, r0, r3
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	fa21 f004 	lsr.w	r0, r1, r4
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	f094 0f00 	teq	r4, #0
 80004d2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004d6:	bf06      	itte	eq
 80004d8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004dc:	3401      	addeq	r4, #1
 80004de:	3d01      	subne	r5, #1
 80004e0:	e74e      	b.n	8000380 <__adddf3+0x8c>
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf18      	it	ne
 80004e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ec:	d029      	beq.n	8000542 <__adddf3+0x24e>
 80004ee:	ea94 0f05 	teq	r4, r5
 80004f2:	bf08      	it	eq
 80004f4:	ea90 0f02 	teqeq	r0, r2
 80004f8:	d005      	beq.n	8000506 <__adddf3+0x212>
 80004fa:	ea54 0c00 	orrs.w	ip, r4, r0
 80004fe:	bf04      	itt	eq
 8000500:	4619      	moveq	r1, r3
 8000502:	4610      	moveq	r0, r2
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	ea91 0f03 	teq	r1, r3
 800050a:	bf1e      	ittt	ne
 800050c:	2100      	movne	r1, #0
 800050e:	2000      	movne	r0, #0
 8000510:	bd30      	popne	{r4, r5, pc}
 8000512:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000516:	d105      	bne.n	8000524 <__adddf3+0x230>
 8000518:	0040      	lsls	r0, r0, #1
 800051a:	4149      	adcs	r1, r1
 800051c:	bf28      	it	cs
 800051e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000522:	bd30      	pop	{r4, r5, pc}
 8000524:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000528:	bf3c      	itt	cc
 800052a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800052e:	bd30      	popcc	{r4, r5, pc}
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000538:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800053c:	f04f 0000 	mov.w	r0, #0
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000546:	bf1a      	itte	ne
 8000548:	4619      	movne	r1, r3
 800054a:	4610      	movne	r0, r2
 800054c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000550:	bf1c      	itt	ne
 8000552:	460b      	movne	r3, r1
 8000554:	4602      	movne	r2, r0
 8000556:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800055a:	bf06      	itte	eq
 800055c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000560:	ea91 0f03 	teqeq	r1, r3
 8000564:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	bf00      	nop

0800056c <__aeabi_ui2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000580:	f04f 0500 	mov.w	r5, #0
 8000584:	f04f 0100 	mov.w	r1, #0
 8000588:	e750      	b.n	800042c <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_i2d>:
 800058c:	f090 0f00 	teq	r0, #0
 8000590:	bf04      	itt	eq
 8000592:	2100      	moveq	r1, #0
 8000594:	4770      	bxeq	lr
 8000596:	b530      	push	{r4, r5, lr}
 8000598:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800059c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005a4:	bf48      	it	mi
 80005a6:	4240      	negmi	r0, r0
 80005a8:	f04f 0100 	mov.w	r1, #0
 80005ac:	e73e      	b.n	800042c <__adddf3+0x138>
 80005ae:	bf00      	nop

080005b0 <__aeabi_f2d>:
 80005b0:	0042      	lsls	r2, r0, #1
 80005b2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80005ba:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005be:	bf1f      	itttt	ne
 80005c0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005cc:	4770      	bxne	lr
 80005ce:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005d2:	bf08      	it	eq
 80005d4:	4770      	bxeq	lr
 80005d6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005da:	bf04      	itt	eq
 80005dc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e0:	4770      	bxeq	lr
 80005e2:	b530      	push	{r4, r5, lr}
 80005e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f0:	e71c      	b.n	800042c <__adddf3+0x138>
 80005f2:	bf00      	nop

080005f4 <__aeabi_ul2d>:
 80005f4:	ea50 0201 	orrs.w	r2, r0, r1
 80005f8:	bf08      	it	eq
 80005fa:	4770      	bxeq	lr
 80005fc:	b530      	push	{r4, r5, lr}
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	e00a      	b.n	800061a <__aeabi_l2d+0x16>

08000604 <__aeabi_l2d>:
 8000604:	ea50 0201 	orrs.w	r2, r0, r1
 8000608:	bf08      	it	eq
 800060a:	4770      	bxeq	lr
 800060c:	b530      	push	{r4, r5, lr}
 800060e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000612:	d502      	bpl.n	800061a <__aeabi_l2d+0x16>
 8000614:	4240      	negs	r0, r0
 8000616:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800061a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800061e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000622:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000626:	f43f aed8 	beq.w	80003da <__adddf3+0xe6>
 800062a:	f04f 0203 	mov.w	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000642:	f1c2 0320 	rsb	r3, r2, #32
 8000646:	fa00 fc03 	lsl.w	ip, r0, r3
 800064a:	fa20 f002 	lsr.w	r0, r0, r2
 800064e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000652:	ea40 000e 	orr.w	r0, r0, lr
 8000656:	fa21 f102 	lsr.w	r1, r1, r2
 800065a:	4414      	add	r4, r2
 800065c:	e6bd      	b.n	80003da <__adddf3+0xe6>
 800065e:	bf00      	nop

08000660 <__aeabi_dmul>:
 8000660:	b570      	push	{r4, r5, r6, lr}
 8000662:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000666:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800066a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800066e:	bf1d      	ittte	ne
 8000670:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000674:	ea94 0f0c 	teqne	r4, ip
 8000678:	ea95 0f0c 	teqne	r5, ip
 800067c:	f000 f8de 	bleq	800083c <__aeabi_dmul+0x1dc>
 8000680:	442c      	add	r4, r5
 8000682:	ea81 0603 	eor.w	r6, r1, r3
 8000686:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800068a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800068e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000692:	bf18      	it	ne
 8000694:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000698:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800069c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a0:	d038      	beq.n	8000714 <__aeabi_dmul+0xb4>
 80006a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006b6:	f04f 0600 	mov.w	r6, #0
 80006ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006be:	f09c 0f00 	teq	ip, #0
 80006c2:	bf18      	it	ne
 80006c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006d4:	d204      	bcs.n	80006e0 <__aeabi_dmul+0x80>
 80006d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006da:	416d      	adcs	r5, r5
 80006dc:	eb46 0606 	adc.w	r6, r6, r6
 80006e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f8:	bf88      	it	hi
 80006fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006fe:	d81e      	bhi.n	800073e <__aeabi_dmul+0xde>
 8000700:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000704:	bf08      	it	eq
 8000706:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800070a:	f150 0000 	adcs.w	r0, r0, #0
 800070e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000718:	ea46 0101 	orr.w	r1, r6, r1
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000728:	bfc2      	ittt	gt
 800072a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800072e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000732:	bd70      	popgt	{r4, r5, r6, pc}
 8000734:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000738:	f04f 0e00 	mov.w	lr, #0
 800073c:	3c01      	subs	r4, #1
 800073e:	f300 80ab 	bgt.w	8000898 <__aeabi_dmul+0x238>
 8000742:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000746:	bfde      	ittt	le
 8000748:	2000      	movle	r0, #0
 800074a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800074e:	bd70      	pople	{r4, r5, r6, pc}
 8000750:	f1c4 0400 	rsb	r4, r4, #0
 8000754:	3c20      	subs	r4, #32
 8000756:	da35      	bge.n	80007c4 <__aeabi_dmul+0x164>
 8000758:	340c      	adds	r4, #12
 800075a:	dc1b      	bgt.n	8000794 <__aeabi_dmul+0x134>
 800075c:	f104 0414 	add.w	r4, r4, #20
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f305 	lsl.w	r3, r0, r5
 8000768:	fa20 f004 	lsr.w	r0, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000778:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800077c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000780:	fa21 f604 	lsr.w	r6, r1, r4
 8000784:	eb42 0106 	adc.w	r1, r2, r6
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 040c 	rsb	r4, r4, #12
 8000798:	f1c4 0520 	rsb	r5, r4, #32
 800079c:	fa00 f304 	lsl.w	r3, r0, r4
 80007a0:	fa20 f005 	lsr.w	r0, r0, r5
 80007a4:	fa01 f204 	lsl.w	r2, r1, r4
 80007a8:	ea40 0002 	orr.w	r0, r0, r2
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007b4:	f141 0100 	adc.w	r1, r1, #0
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f1c4 0520 	rsb	r5, r4, #32
 80007c8:	fa00 f205 	lsl.w	r2, r0, r5
 80007cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d0:	fa20 f304 	lsr.w	r3, r0, r4
 80007d4:	fa01 f205 	lsl.w	r2, r1, r5
 80007d8:	ea43 0302 	orr.w	r3, r3, r2
 80007dc:	fa21 f004 	lsr.w	r0, r1, r4
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	fa21 f204 	lsr.w	r2, r1, r4
 80007e8:	ea20 0002 	bic.w	r0, r0, r2
 80007ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007f4:	bf08      	it	eq
 80007f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007fa:	bd70      	pop	{r4, r5, r6, pc}
 80007fc:	f094 0f00 	teq	r4, #0
 8000800:	d10f      	bne.n	8000822 <__aeabi_dmul+0x1c2>
 8000802:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000806:	0040      	lsls	r0, r0, #1
 8000808:	eb41 0101 	adc.w	r1, r1, r1
 800080c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000810:	bf08      	it	eq
 8000812:	3c01      	subeq	r4, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1a6>
 8000816:	ea41 0106 	orr.w	r1, r1, r6
 800081a:	f095 0f00 	teq	r5, #0
 800081e:	bf18      	it	ne
 8000820:	4770      	bxne	lr
 8000822:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000826:	0052      	lsls	r2, r2, #1
 8000828:	eb43 0303 	adc.w	r3, r3, r3
 800082c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000830:	bf08      	it	eq
 8000832:	3d01      	subeq	r5, #1
 8000834:	d0f7      	beq.n	8000826 <__aeabi_dmul+0x1c6>
 8000836:	ea43 0306 	orr.w	r3, r3, r6
 800083a:	4770      	bx	lr
 800083c:	ea94 0f0c 	teq	r4, ip
 8000840:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000844:	bf18      	it	ne
 8000846:	ea95 0f0c 	teqne	r5, ip
 800084a:	d00c      	beq.n	8000866 <__aeabi_dmul+0x206>
 800084c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000850:	bf18      	it	ne
 8000852:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000856:	d1d1      	bne.n	80007fc <__aeabi_dmul+0x19c>
 8000858:	ea81 0103 	eor.w	r1, r1, r3
 800085c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000860:	f04f 0000 	mov.w	r0, #0
 8000864:	bd70      	pop	{r4, r5, r6, pc}
 8000866:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800086a:	bf06      	itte	eq
 800086c:	4610      	moveq	r0, r2
 800086e:	4619      	moveq	r1, r3
 8000870:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000874:	d019      	beq.n	80008aa <__aeabi_dmul+0x24a>
 8000876:	ea94 0f0c 	teq	r4, ip
 800087a:	d102      	bne.n	8000882 <__aeabi_dmul+0x222>
 800087c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000880:	d113      	bne.n	80008aa <__aeabi_dmul+0x24a>
 8000882:	ea95 0f0c 	teq	r5, ip
 8000886:	d105      	bne.n	8000894 <__aeabi_dmul+0x234>
 8000888:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800088c:	bf1c      	itt	ne
 800088e:	4610      	movne	r0, r2
 8000890:	4619      	movne	r1, r3
 8000892:	d10a      	bne.n	80008aa <__aeabi_dmul+0x24a>
 8000894:	ea81 0103 	eor.w	r1, r1, r3
 8000898:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800089c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008a4:	f04f 0000 	mov.w	r0, #0
 80008a8:	bd70      	pop	{r4, r5, r6, pc}
 80008aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008b2:	bd70      	pop	{r4, r5, r6, pc}

080008b4 <__aeabi_ddiv>:
 80008b4:	b570      	push	{r4, r5, r6, lr}
 80008b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008c2:	bf1d      	ittte	ne
 80008c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c8:	ea94 0f0c 	teqne	r4, ip
 80008cc:	ea95 0f0c 	teqne	r5, ip
 80008d0:	f000 f8a7 	bleq	8000a22 <__aeabi_ddiv+0x16e>
 80008d4:	eba4 0405 	sub.w	r4, r4, r5
 80008d8:	ea81 0e03 	eor.w	lr, r1, r3
 80008dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008e4:	f000 8088 	beq.w	80009f8 <__aeabi_ddiv+0x144>
 80008e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000900:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000904:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000908:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800090c:	429d      	cmp	r5, r3
 800090e:	bf08      	it	eq
 8000910:	4296      	cmpeq	r6, r2
 8000912:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000916:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800091a:	d202      	bcs.n	8000922 <__aeabi_ddiv+0x6e>
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000922:	1ab6      	subs	r6, r6, r2
 8000924:	eb65 0503 	sbc.w	r5, r5, r3
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000932:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 000c 	orrcs.w	r0, r0, ip
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000978:	085b      	lsrs	r3, r3, #1
 800097a:	ea4f 0232 	mov.w	r2, r2, rrx
 800097e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000982:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000986:	bf22      	ittt	cs
 8000988:	1ab6      	subcs	r6, r6, r2
 800098a:	4675      	movcs	r5, lr
 800098c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000990:	ea55 0e06 	orrs.w	lr, r5, r6
 8000994:	d018      	beq.n	80009c8 <__aeabi_ddiv+0x114>
 8000996:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800099a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800099e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009b2:	d1c0      	bne.n	8000936 <__aeabi_ddiv+0x82>
 80009b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b8:	d10b      	bne.n	80009d2 <__aeabi_ddiv+0x11e>
 80009ba:	ea41 0100 	orr.w	r1, r1, r0
 80009be:	f04f 0000 	mov.w	r0, #0
 80009c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009c6:	e7b6      	b.n	8000936 <__aeabi_ddiv+0x82>
 80009c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009cc:	bf04      	itt	eq
 80009ce:	4301      	orreq	r1, r0
 80009d0:	2000      	moveq	r0, #0
 80009d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009d6:	bf88      	it	hi
 80009d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009dc:	f63f aeaf 	bhi.w	800073e <__aeabi_dmul+0xde>
 80009e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009e4:	bf04      	itt	eq
 80009e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ee:	f150 0000 	adcs.w	r0, r0, #0
 80009f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	pop	{r4, r5, r6, pc}
 80009f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a00:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a04:	bfc2      	ittt	gt
 8000a06:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a0a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a0e:	bd70      	popgt	{r4, r5, r6, pc}
 8000a10:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a14:	f04f 0e00 	mov.w	lr, #0
 8000a18:	3c01      	subs	r4, #1
 8000a1a:	e690      	b.n	800073e <__aeabi_dmul+0xde>
 8000a1c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a20:	e68d      	b.n	800073e <__aeabi_dmul+0xde>
 8000a22:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a26:	ea94 0f0c 	teq	r4, ip
 8000a2a:	bf08      	it	eq
 8000a2c:	ea95 0f0c 	teqeq	r5, ip
 8000a30:	f43f af3b 	beq.w	80008aa <__aeabi_dmul+0x24a>
 8000a34:	ea94 0f0c 	teq	r4, ip
 8000a38:	d10a      	bne.n	8000a50 <__aeabi_ddiv+0x19c>
 8000a3a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a3e:	f47f af34 	bne.w	80008aa <__aeabi_dmul+0x24a>
 8000a42:	ea95 0f0c 	teq	r5, ip
 8000a46:	f47f af25 	bne.w	8000894 <__aeabi_dmul+0x234>
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	e72c      	b.n	80008aa <__aeabi_dmul+0x24a>
 8000a50:	ea95 0f0c 	teq	r5, ip
 8000a54:	d106      	bne.n	8000a64 <__aeabi_ddiv+0x1b0>
 8000a56:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a5a:	f43f aefd 	beq.w	8000858 <__aeabi_dmul+0x1f8>
 8000a5e:	4610      	mov	r0, r2
 8000a60:	4619      	mov	r1, r3
 8000a62:	e722      	b.n	80008aa <__aeabi_dmul+0x24a>
 8000a64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a6e:	f47f aec5 	bne.w	80007fc <__aeabi_dmul+0x19c>
 8000a72:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a76:	f47f af0d 	bne.w	8000894 <__aeabi_dmul+0x234>
 8000a7a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a7e:	f47f aeeb 	bne.w	8000858 <__aeabi_dmul+0x1f8>
 8000a82:	e712      	b.n	80008aa <__aeabi_dmul+0x24a>

08000a84 <__gedf2>:
 8000a84:	f04f 3cff 	mov.w	ip, #4294967295
 8000a88:	e006      	b.n	8000a98 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__ledf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	e002      	b.n	8000a98 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__cmpdf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	bf18      	it	ne
 8000aaa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aae:	d01b      	beq.n	8000ae8 <__cmpdf2+0x54>
 8000ab0:	b001      	add	sp, #4
 8000ab2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000ab6:	bf0c      	ite	eq
 8000ab8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000abc:	ea91 0f03 	teqne	r1, r3
 8000ac0:	bf02      	ittt	eq
 8000ac2:	ea90 0f02 	teqeq	r0, r2
 8000ac6:	2000      	moveq	r0, #0
 8000ac8:	4770      	bxeq	lr
 8000aca:	f110 0f00 	cmn.w	r0, #0
 8000ace:	ea91 0f03 	teq	r1, r3
 8000ad2:	bf58      	it	pl
 8000ad4:	4299      	cmppl	r1, r3
 8000ad6:	bf08      	it	eq
 8000ad8:	4290      	cmpeq	r0, r2
 8000ada:	bf2c      	ite	cs
 8000adc:	17d8      	asrcs	r0, r3, #31
 8000ade:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ae2:	f040 0001 	orr.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af0:	d102      	bne.n	8000af8 <__cmpdf2+0x64>
 8000af2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af6:	d107      	bne.n	8000b08 <__cmpdf2+0x74>
 8000af8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000afc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b00:	d1d6      	bne.n	8000ab0 <__cmpdf2+0x1c>
 8000b02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b06:	d0d3      	beq.n	8000ab0 <__cmpdf2+0x1c>
 8000b08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <__aeabi_cdrcmple>:
 8000b10:	4684      	mov	ip, r0
 8000b12:	4610      	mov	r0, r2
 8000b14:	4662      	mov	r2, ip
 8000b16:	468c      	mov	ip, r1
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4663      	mov	r3, ip
 8000b1c:	e000      	b.n	8000b20 <__aeabi_cdcmpeq>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_cdcmpeq>:
 8000b20:	b501      	push	{r0, lr}
 8000b22:	f7ff ffb7 	bl	8000a94 <__cmpdf2>
 8000b26:	2800      	cmp	r0, #0
 8000b28:	bf48      	it	mi
 8000b2a:	f110 0f00 	cmnmi.w	r0, #0
 8000b2e:	bd01      	pop	{r0, pc}

08000b30 <__aeabi_dcmpeq>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff fff4 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b38:	bf0c      	ite	eq
 8000b3a:	2001      	moveq	r0, #1
 8000b3c:	2000      	movne	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmplt>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffea 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b4c:	bf34      	ite	cc
 8000b4e:	2001      	movcc	r0, #1
 8000b50:	2000      	movcs	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmple>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffe0 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b60:	bf94      	ite	ls
 8000b62:	2001      	movls	r0, #1
 8000b64:	2000      	movhi	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpge>:
 8000b6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b70:	f7ff ffce 	bl	8000b10 <__aeabi_cdrcmple>
 8000b74:	bf94      	ite	ls
 8000b76:	2001      	movls	r0, #1
 8000b78:	2000      	movhi	r0, #0
 8000b7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7e:	bf00      	nop

08000b80 <__aeabi_dcmpgt>:
 8000b80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b84:	f7ff ffc4 	bl	8000b10 <__aeabi_cdrcmple>
 8000b88:	bf34      	ite	cc
 8000b8a:	2001      	movcc	r0, #1
 8000b8c:	2000      	movcs	r0, #0
 8000b8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b92:	bf00      	nop

08000b94 <__aeabi_dcmpun>:
 8000b94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b9c:	d102      	bne.n	8000ba4 <__aeabi_dcmpun+0x10>
 8000b9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ba2:	d10a      	bne.n	8000bba <__aeabi_dcmpun+0x26>
 8000ba4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bac:	d102      	bne.n	8000bb4 <__aeabi_dcmpun+0x20>
 8000bae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bb2:	d102      	bne.n	8000bba <__aeabi_dcmpun+0x26>
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	f04f 0001 	mov.w	r0, #1
 8000bbe:	4770      	bx	lr

08000bc0 <__aeabi_d2f>:
 8000bc0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc8:	bf24      	itt	cs
 8000bca:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bce:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bd2:	d90d      	bls.n	8000bf0 <__aeabi_d2f+0x30>
 8000bd4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bdc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000be4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be8:	bf08      	it	eq
 8000bea:	f020 0001 	biceq.w	r0, r0, #1
 8000bee:	4770      	bx	lr
 8000bf0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bf4:	d121      	bne.n	8000c3a <__aeabi_d2f+0x7a>
 8000bf6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bfa:	bfbc      	itt	lt
 8000bfc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c00:	4770      	bxlt	lr
 8000c02:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c06:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c0a:	f1c2 0218 	rsb	r2, r2, #24
 8000c0e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c12:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c16:	fa20 f002 	lsr.w	r0, r0, r2
 8000c1a:	bf18      	it	ne
 8000c1c:	f040 0001 	orrne.w	r0, r0, #1
 8000c20:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c24:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c28:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c2c:	ea40 000c 	orr.w	r0, r0, ip
 8000c30:	fa23 f302 	lsr.w	r3, r3, r2
 8000c34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c38:	e7cc      	b.n	8000bd4 <__aeabi_d2f+0x14>
 8000c3a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3e:	d107      	bne.n	8000c50 <__aeabi_d2f+0x90>
 8000c40:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c44:	bf1e      	ittt	ne
 8000c46:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c4a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c4e:	4770      	bxne	lr
 8000c50:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c54:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c58:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop

08000c60 <__aeabi_frsub>:
 8000c60:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c64:	e002      	b.n	8000c6c <__addsf3>
 8000c66:	bf00      	nop

08000c68 <__aeabi_fsub>:
 8000c68:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c6c <__addsf3>:
 8000c6c:	0042      	lsls	r2, r0, #1
 8000c6e:	bf1f      	itttt	ne
 8000c70:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c74:	ea92 0f03 	teqne	r2, r3
 8000c78:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c7c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c80:	d06a      	beq.n	8000d58 <__addsf3+0xec>
 8000c82:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c86:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c8a:	bfc1      	itttt	gt
 8000c8c:	18d2      	addgt	r2, r2, r3
 8000c8e:	4041      	eorgt	r1, r0
 8000c90:	4048      	eorgt	r0, r1
 8000c92:	4041      	eorgt	r1, r0
 8000c94:	bfb8      	it	lt
 8000c96:	425b      	neglt	r3, r3
 8000c98:	2b19      	cmp	r3, #25
 8000c9a:	bf88      	it	hi
 8000c9c:	4770      	bxhi	lr
 8000c9e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ca2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000caa:	bf18      	it	ne
 8000cac:	4240      	negne	r0, r0
 8000cae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cb2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cb6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cba:	bf18      	it	ne
 8000cbc:	4249      	negne	r1, r1
 8000cbe:	ea92 0f03 	teq	r2, r3
 8000cc2:	d03f      	beq.n	8000d44 <__addsf3+0xd8>
 8000cc4:	f1a2 0201 	sub.w	r2, r2, #1
 8000cc8:	fa41 fc03 	asr.w	ip, r1, r3
 8000ccc:	eb10 000c 	adds.w	r0, r0, ip
 8000cd0:	f1c3 0320 	rsb	r3, r3, #32
 8000cd4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cd8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cdc:	d502      	bpl.n	8000ce4 <__addsf3+0x78>
 8000cde:	4249      	negs	r1, r1
 8000ce0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ce4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ce8:	d313      	bcc.n	8000d12 <__addsf3+0xa6>
 8000cea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cee:	d306      	bcc.n	8000cfe <__addsf3+0x92>
 8000cf0:	0840      	lsrs	r0, r0, #1
 8000cf2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cf6:	f102 0201 	add.w	r2, r2, #1
 8000cfa:	2afe      	cmp	r2, #254	; 0xfe
 8000cfc:	d251      	bcs.n	8000da2 <__addsf3+0x136>
 8000cfe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d06:	bf08      	it	eq
 8000d08:	f020 0001 	biceq.w	r0, r0, #1
 8000d0c:	ea40 0003 	orr.w	r0, r0, r3
 8000d10:	4770      	bx	lr
 8000d12:	0049      	lsls	r1, r1, #1
 8000d14:	eb40 0000 	adc.w	r0, r0, r0
 8000d18:	3a01      	subs	r2, #1
 8000d1a:	bf28      	it	cs
 8000d1c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d20:	d2ed      	bcs.n	8000cfe <__addsf3+0x92>
 8000d22:	fab0 fc80 	clz	ip, r0
 8000d26:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d2a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d32:	bfaa      	itet	ge
 8000d34:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d38:	4252      	neglt	r2, r2
 8000d3a:	4318      	orrge	r0, r3
 8000d3c:	bfbc      	itt	lt
 8000d3e:	40d0      	lsrlt	r0, r2
 8000d40:	4318      	orrlt	r0, r3
 8000d42:	4770      	bx	lr
 8000d44:	f092 0f00 	teq	r2, #0
 8000d48:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d4c:	bf06      	itte	eq
 8000d4e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d52:	3201      	addeq	r2, #1
 8000d54:	3b01      	subne	r3, #1
 8000d56:	e7b5      	b.n	8000cc4 <__addsf3+0x58>
 8000d58:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d60:	bf18      	it	ne
 8000d62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d66:	d021      	beq.n	8000dac <__addsf3+0x140>
 8000d68:	ea92 0f03 	teq	r2, r3
 8000d6c:	d004      	beq.n	8000d78 <__addsf3+0x10c>
 8000d6e:	f092 0f00 	teq	r2, #0
 8000d72:	bf08      	it	eq
 8000d74:	4608      	moveq	r0, r1
 8000d76:	4770      	bx	lr
 8000d78:	ea90 0f01 	teq	r0, r1
 8000d7c:	bf1c      	itt	ne
 8000d7e:	2000      	movne	r0, #0
 8000d80:	4770      	bxne	lr
 8000d82:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d86:	d104      	bne.n	8000d92 <__addsf3+0x126>
 8000d88:	0040      	lsls	r0, r0, #1
 8000d8a:	bf28      	it	cs
 8000d8c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d90:	4770      	bx	lr
 8000d92:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d96:	bf3c      	itt	cc
 8000d98:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d9c:	4770      	bxcc	lr
 8000d9e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000da2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000da6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000daa:	4770      	bx	lr
 8000dac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000db0:	bf16      	itet	ne
 8000db2:	4608      	movne	r0, r1
 8000db4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000db8:	4601      	movne	r1, r0
 8000dba:	0242      	lsls	r2, r0, #9
 8000dbc:	bf06      	itte	eq
 8000dbe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dc2:	ea90 0f01 	teqeq	r0, r1
 8000dc6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000dca:	4770      	bx	lr

08000dcc <__aeabi_ui2f>:
 8000dcc:	f04f 0300 	mov.w	r3, #0
 8000dd0:	e004      	b.n	8000ddc <__aeabi_i2f+0x8>
 8000dd2:	bf00      	nop

08000dd4 <__aeabi_i2f>:
 8000dd4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000dd8:	bf48      	it	mi
 8000dda:	4240      	negmi	r0, r0
 8000ddc:	ea5f 0c00 	movs.w	ip, r0
 8000de0:	bf08      	it	eq
 8000de2:	4770      	bxeq	lr
 8000de4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000de8:	4601      	mov	r1, r0
 8000dea:	f04f 0000 	mov.w	r0, #0
 8000dee:	e01c      	b.n	8000e2a <__aeabi_l2f+0x2a>

08000df0 <__aeabi_ul2f>:
 8000df0:	ea50 0201 	orrs.w	r2, r0, r1
 8000df4:	bf08      	it	eq
 8000df6:	4770      	bxeq	lr
 8000df8:	f04f 0300 	mov.w	r3, #0
 8000dfc:	e00a      	b.n	8000e14 <__aeabi_l2f+0x14>
 8000dfe:	bf00      	nop

08000e00 <__aeabi_l2f>:
 8000e00:	ea50 0201 	orrs.w	r2, r0, r1
 8000e04:	bf08      	it	eq
 8000e06:	4770      	bxeq	lr
 8000e08:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e0c:	d502      	bpl.n	8000e14 <__aeabi_l2f+0x14>
 8000e0e:	4240      	negs	r0, r0
 8000e10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e14:	ea5f 0c01 	movs.w	ip, r1
 8000e18:	bf02      	ittt	eq
 8000e1a:	4684      	moveq	ip, r0
 8000e1c:	4601      	moveq	r1, r0
 8000e1e:	2000      	moveq	r0, #0
 8000e20:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e24:	bf08      	it	eq
 8000e26:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e2a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e2e:	fabc f28c 	clz	r2, ip
 8000e32:	3a08      	subs	r2, #8
 8000e34:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e38:	db10      	blt.n	8000e5c <__aeabi_l2f+0x5c>
 8000e3a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e3e:	4463      	add	r3, ip
 8000e40:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	f020 0001 	biceq.w	r0, r0, #1
 8000e5a:	4770      	bx	lr
 8000e5c:	f102 0220 	add.w	r2, r2, #32
 8000e60:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e64:	f1c2 0220 	rsb	r2, r2, #32
 8000e68:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e6c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e70:	eb43 0002 	adc.w	r0, r3, r2
 8000e74:	bf08      	it	eq
 8000e76:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e7a:	4770      	bx	lr

08000e7c <__aeabi_f2iz>:
 8000e7c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e80:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000e84:	d30f      	bcc.n	8000ea6 <__aeabi_f2iz+0x2a>
 8000e86:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000e8a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e8e:	d90d      	bls.n	8000eac <__aeabi_f2iz+0x30>
 8000e90:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e94:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e98:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000e9c:	fa23 f002 	lsr.w	r0, r3, r2
 8000ea0:	bf18      	it	ne
 8000ea2:	4240      	negne	r0, r0
 8000ea4:	4770      	bx	lr
 8000ea6:	f04f 0000 	mov.w	r0, #0
 8000eaa:	4770      	bx	lr
 8000eac:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000eb0:	d101      	bne.n	8000eb6 <__aeabi_f2iz+0x3a>
 8000eb2:	0242      	lsls	r2, r0, #9
 8000eb4:	d105      	bne.n	8000ec2 <__aeabi_f2iz+0x46>
 8000eb6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000eba:	bf08      	it	eq
 8000ebc:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ec0:	4770      	bx	lr
 8000ec2:	f04f 0000 	mov.w	r0, #0
 8000ec6:	4770      	bx	lr

08000ec8 <__aeabi_uldivmod>:
 8000ec8:	b953      	cbnz	r3, 8000ee0 <__aeabi_uldivmod+0x18>
 8000eca:	b94a      	cbnz	r2, 8000ee0 <__aeabi_uldivmod+0x18>
 8000ecc:	2900      	cmp	r1, #0
 8000ece:	bf08      	it	eq
 8000ed0:	2800      	cmpeq	r0, #0
 8000ed2:	bf1c      	itt	ne
 8000ed4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ed8:	f04f 30ff 	movne.w	r0, #4294967295
 8000edc:	f000 b96e 	b.w	80011bc <__aeabi_idiv0>
 8000ee0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ee4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ee8:	f000 f806 	bl	8000ef8 <__udivmoddi4>
 8000eec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ef0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ef4:	b004      	add	sp, #16
 8000ef6:	4770      	bx	lr

08000ef8 <__udivmoddi4>:
 8000ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000efc:	9e08      	ldr	r6, [sp, #32]
 8000efe:	460d      	mov	r5, r1
 8000f00:	4604      	mov	r4, r0
 8000f02:	468e      	mov	lr, r1
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	f040 8083 	bne.w	8001010 <__udivmoddi4+0x118>
 8000f0a:	428a      	cmp	r2, r1
 8000f0c:	4617      	mov	r7, r2
 8000f0e:	d947      	bls.n	8000fa0 <__udivmoddi4+0xa8>
 8000f10:	fab2 f382 	clz	r3, r2
 8000f14:	b14b      	cbz	r3, 8000f2a <__udivmoddi4+0x32>
 8000f16:	f1c3 0120 	rsb	r1, r3, #32
 8000f1a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000f1e:	fa20 f101 	lsr.w	r1, r0, r1
 8000f22:	409f      	lsls	r7, r3
 8000f24:	ea41 0e0e 	orr.w	lr, r1, lr
 8000f28:	409c      	lsls	r4, r3
 8000f2a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000f2e:	fbbe fcf8 	udiv	ip, lr, r8
 8000f32:	fa1f f987 	uxth.w	r9, r7
 8000f36:	fb08 e21c 	mls	r2, r8, ip, lr
 8000f3a:	fb0c f009 	mul.w	r0, ip, r9
 8000f3e:	0c21      	lsrs	r1, r4, #16
 8000f40:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000f44:	4290      	cmp	r0, r2
 8000f46:	d90a      	bls.n	8000f5e <__udivmoddi4+0x66>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000f4e:	f080 8118 	bcs.w	8001182 <__udivmoddi4+0x28a>
 8000f52:	4290      	cmp	r0, r2
 8000f54:	f240 8115 	bls.w	8001182 <__udivmoddi4+0x28a>
 8000f58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f5c:	443a      	add	r2, r7
 8000f5e:	1a12      	subs	r2, r2, r0
 8000f60:	fbb2 f0f8 	udiv	r0, r2, r8
 8000f64:	fb08 2210 	mls	r2, r8, r0, r2
 8000f68:	fb00 f109 	mul.w	r1, r0, r9
 8000f6c:	b2a4      	uxth	r4, r4
 8000f6e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000f72:	42a1      	cmp	r1, r4
 8000f74:	d909      	bls.n	8000f8a <__udivmoddi4+0x92>
 8000f76:	193c      	adds	r4, r7, r4
 8000f78:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f7c:	f080 8103 	bcs.w	8001186 <__udivmoddi4+0x28e>
 8000f80:	42a1      	cmp	r1, r4
 8000f82:	f240 8100 	bls.w	8001186 <__udivmoddi4+0x28e>
 8000f86:	3802      	subs	r0, #2
 8000f88:	443c      	add	r4, r7
 8000f8a:	1a64      	subs	r4, r4, r1
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000f92:	b11e      	cbz	r6, 8000f9c <__udivmoddi4+0xa4>
 8000f94:	2200      	movs	r2, #0
 8000f96:	40dc      	lsrs	r4, r3
 8000f98:	e9c6 4200 	strd	r4, r2, [r6]
 8000f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa0:	b902      	cbnz	r2, 8000fa4 <__udivmoddi4+0xac>
 8000fa2:	deff      	udf	#255	; 0xff
 8000fa4:	fab2 f382 	clz	r3, r2
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d14f      	bne.n	800104c <__udivmoddi4+0x154>
 8000fac:	1a8d      	subs	r5, r1, r2
 8000fae:	2101      	movs	r1, #1
 8000fb0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000fb4:	fa1f f882 	uxth.w	r8, r2
 8000fb8:	fbb5 fcfe 	udiv	ip, r5, lr
 8000fbc:	fb0e 551c 	mls	r5, lr, ip, r5
 8000fc0:	fb08 f00c 	mul.w	r0, r8, ip
 8000fc4:	0c22      	lsrs	r2, r4, #16
 8000fc6:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000fca:	42a8      	cmp	r0, r5
 8000fcc:	d907      	bls.n	8000fde <__udivmoddi4+0xe6>
 8000fce:	197d      	adds	r5, r7, r5
 8000fd0:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000fd4:	d202      	bcs.n	8000fdc <__udivmoddi4+0xe4>
 8000fd6:	42a8      	cmp	r0, r5
 8000fd8:	f200 80e9 	bhi.w	80011ae <__udivmoddi4+0x2b6>
 8000fdc:	4694      	mov	ip, r2
 8000fde:	1a2d      	subs	r5, r5, r0
 8000fe0:	fbb5 f0fe 	udiv	r0, r5, lr
 8000fe4:	fb0e 5510 	mls	r5, lr, r0, r5
 8000fe8:	fb08 f800 	mul.w	r8, r8, r0
 8000fec:	b2a4      	uxth	r4, r4
 8000fee:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ff2:	45a0      	cmp	r8, r4
 8000ff4:	d907      	bls.n	8001006 <__udivmoddi4+0x10e>
 8000ff6:	193c      	adds	r4, r7, r4
 8000ff8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ffc:	d202      	bcs.n	8001004 <__udivmoddi4+0x10c>
 8000ffe:	45a0      	cmp	r8, r4
 8001000:	f200 80d9 	bhi.w	80011b6 <__udivmoddi4+0x2be>
 8001004:	4610      	mov	r0, r2
 8001006:	eba4 0408 	sub.w	r4, r4, r8
 800100a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800100e:	e7c0      	b.n	8000f92 <__udivmoddi4+0x9a>
 8001010:	428b      	cmp	r3, r1
 8001012:	d908      	bls.n	8001026 <__udivmoddi4+0x12e>
 8001014:	2e00      	cmp	r6, #0
 8001016:	f000 80b1 	beq.w	800117c <__udivmoddi4+0x284>
 800101a:	2100      	movs	r1, #0
 800101c:	e9c6 0500 	strd	r0, r5, [r6]
 8001020:	4608      	mov	r0, r1
 8001022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001026:	fab3 f183 	clz	r1, r3
 800102a:	2900      	cmp	r1, #0
 800102c:	d14b      	bne.n	80010c6 <__udivmoddi4+0x1ce>
 800102e:	42ab      	cmp	r3, r5
 8001030:	d302      	bcc.n	8001038 <__udivmoddi4+0x140>
 8001032:	4282      	cmp	r2, r0
 8001034:	f200 80b9 	bhi.w	80011aa <__udivmoddi4+0x2b2>
 8001038:	1a84      	subs	r4, r0, r2
 800103a:	eb65 0303 	sbc.w	r3, r5, r3
 800103e:	2001      	movs	r0, #1
 8001040:	469e      	mov	lr, r3
 8001042:	2e00      	cmp	r6, #0
 8001044:	d0aa      	beq.n	8000f9c <__udivmoddi4+0xa4>
 8001046:	e9c6 4e00 	strd	r4, lr, [r6]
 800104a:	e7a7      	b.n	8000f9c <__udivmoddi4+0xa4>
 800104c:	409f      	lsls	r7, r3
 800104e:	f1c3 0220 	rsb	r2, r3, #32
 8001052:	40d1      	lsrs	r1, r2
 8001054:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001058:	fbb1 f0fe 	udiv	r0, r1, lr
 800105c:	fa1f f887 	uxth.w	r8, r7
 8001060:	fb0e 1110 	mls	r1, lr, r0, r1
 8001064:	fa24 f202 	lsr.w	r2, r4, r2
 8001068:	409d      	lsls	r5, r3
 800106a:	fb00 fc08 	mul.w	ip, r0, r8
 800106e:	432a      	orrs	r2, r5
 8001070:	0c15      	lsrs	r5, r2, #16
 8001072:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8001076:	45ac      	cmp	ip, r5
 8001078:	fa04 f403 	lsl.w	r4, r4, r3
 800107c:	d909      	bls.n	8001092 <__udivmoddi4+0x19a>
 800107e:	197d      	adds	r5, r7, r5
 8001080:	f100 31ff 	add.w	r1, r0, #4294967295
 8001084:	f080 808f 	bcs.w	80011a6 <__udivmoddi4+0x2ae>
 8001088:	45ac      	cmp	ip, r5
 800108a:	f240 808c 	bls.w	80011a6 <__udivmoddi4+0x2ae>
 800108e:	3802      	subs	r0, #2
 8001090:	443d      	add	r5, r7
 8001092:	eba5 050c 	sub.w	r5, r5, ip
 8001096:	fbb5 f1fe 	udiv	r1, r5, lr
 800109a:	fb0e 5c11 	mls	ip, lr, r1, r5
 800109e:	fb01 f908 	mul.w	r9, r1, r8
 80010a2:	b295      	uxth	r5, r2
 80010a4:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80010a8:	45a9      	cmp	r9, r5
 80010aa:	d907      	bls.n	80010bc <__udivmoddi4+0x1c4>
 80010ac:	197d      	adds	r5, r7, r5
 80010ae:	f101 32ff 	add.w	r2, r1, #4294967295
 80010b2:	d274      	bcs.n	800119e <__udivmoddi4+0x2a6>
 80010b4:	45a9      	cmp	r9, r5
 80010b6:	d972      	bls.n	800119e <__udivmoddi4+0x2a6>
 80010b8:	3902      	subs	r1, #2
 80010ba:	443d      	add	r5, r7
 80010bc:	eba5 0509 	sub.w	r5, r5, r9
 80010c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80010c4:	e778      	b.n	8000fb8 <__udivmoddi4+0xc0>
 80010c6:	f1c1 0720 	rsb	r7, r1, #32
 80010ca:	408b      	lsls	r3, r1
 80010cc:	fa22 fc07 	lsr.w	ip, r2, r7
 80010d0:	ea4c 0c03 	orr.w	ip, ip, r3
 80010d4:	fa25 f407 	lsr.w	r4, r5, r7
 80010d8:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80010dc:	fbb4 f9fe 	udiv	r9, r4, lr
 80010e0:	fa1f f88c 	uxth.w	r8, ip
 80010e4:	fb0e 4419 	mls	r4, lr, r9, r4
 80010e8:	fa20 f307 	lsr.w	r3, r0, r7
 80010ec:	fb09 fa08 	mul.w	sl, r9, r8
 80010f0:	408d      	lsls	r5, r1
 80010f2:	431d      	orrs	r5, r3
 80010f4:	0c2b      	lsrs	r3, r5, #16
 80010f6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80010fa:	45a2      	cmp	sl, r4
 80010fc:	fa02 f201 	lsl.w	r2, r2, r1
 8001100:	fa00 f301 	lsl.w	r3, r0, r1
 8001104:	d909      	bls.n	800111a <__udivmoddi4+0x222>
 8001106:	eb1c 0404 	adds.w	r4, ip, r4
 800110a:	f109 30ff 	add.w	r0, r9, #4294967295
 800110e:	d248      	bcs.n	80011a2 <__udivmoddi4+0x2aa>
 8001110:	45a2      	cmp	sl, r4
 8001112:	d946      	bls.n	80011a2 <__udivmoddi4+0x2aa>
 8001114:	f1a9 0902 	sub.w	r9, r9, #2
 8001118:	4464      	add	r4, ip
 800111a:	eba4 040a 	sub.w	r4, r4, sl
 800111e:	fbb4 f0fe 	udiv	r0, r4, lr
 8001122:	fb0e 4410 	mls	r4, lr, r0, r4
 8001126:	fb00 fa08 	mul.w	sl, r0, r8
 800112a:	b2ad      	uxth	r5, r5
 800112c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001130:	45a2      	cmp	sl, r4
 8001132:	d908      	bls.n	8001146 <__udivmoddi4+0x24e>
 8001134:	eb1c 0404 	adds.w	r4, ip, r4
 8001138:	f100 35ff 	add.w	r5, r0, #4294967295
 800113c:	d22d      	bcs.n	800119a <__udivmoddi4+0x2a2>
 800113e:	45a2      	cmp	sl, r4
 8001140:	d92b      	bls.n	800119a <__udivmoddi4+0x2a2>
 8001142:	3802      	subs	r0, #2
 8001144:	4464      	add	r4, ip
 8001146:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800114a:	fba0 8902 	umull	r8, r9, r0, r2
 800114e:	eba4 040a 	sub.w	r4, r4, sl
 8001152:	454c      	cmp	r4, r9
 8001154:	46c6      	mov	lr, r8
 8001156:	464d      	mov	r5, r9
 8001158:	d319      	bcc.n	800118e <__udivmoddi4+0x296>
 800115a:	d016      	beq.n	800118a <__udivmoddi4+0x292>
 800115c:	b15e      	cbz	r6, 8001176 <__udivmoddi4+0x27e>
 800115e:	ebb3 020e 	subs.w	r2, r3, lr
 8001162:	eb64 0405 	sbc.w	r4, r4, r5
 8001166:	fa04 f707 	lsl.w	r7, r4, r7
 800116a:	fa22 f301 	lsr.w	r3, r2, r1
 800116e:	431f      	orrs	r7, r3
 8001170:	40cc      	lsrs	r4, r1
 8001172:	e9c6 7400 	strd	r7, r4, [r6]
 8001176:	2100      	movs	r1, #0
 8001178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800117c:	4631      	mov	r1, r6
 800117e:	4630      	mov	r0, r6
 8001180:	e70c      	b.n	8000f9c <__udivmoddi4+0xa4>
 8001182:	468c      	mov	ip, r1
 8001184:	e6eb      	b.n	8000f5e <__udivmoddi4+0x66>
 8001186:	4610      	mov	r0, r2
 8001188:	e6ff      	b.n	8000f8a <__udivmoddi4+0x92>
 800118a:	4543      	cmp	r3, r8
 800118c:	d2e6      	bcs.n	800115c <__udivmoddi4+0x264>
 800118e:	ebb8 0e02 	subs.w	lr, r8, r2
 8001192:	eb69 050c 	sbc.w	r5, r9, ip
 8001196:	3801      	subs	r0, #1
 8001198:	e7e0      	b.n	800115c <__udivmoddi4+0x264>
 800119a:	4628      	mov	r0, r5
 800119c:	e7d3      	b.n	8001146 <__udivmoddi4+0x24e>
 800119e:	4611      	mov	r1, r2
 80011a0:	e78c      	b.n	80010bc <__udivmoddi4+0x1c4>
 80011a2:	4681      	mov	r9, r0
 80011a4:	e7b9      	b.n	800111a <__udivmoddi4+0x222>
 80011a6:	4608      	mov	r0, r1
 80011a8:	e773      	b.n	8001092 <__udivmoddi4+0x19a>
 80011aa:	4608      	mov	r0, r1
 80011ac:	e749      	b.n	8001042 <__udivmoddi4+0x14a>
 80011ae:	f1ac 0c02 	sub.w	ip, ip, #2
 80011b2:	443d      	add	r5, r7
 80011b4:	e713      	b.n	8000fde <__udivmoddi4+0xe6>
 80011b6:	3802      	subs	r0, #2
 80011b8:	443c      	add	r4, r7
 80011ba:	e724      	b.n	8001006 <__udivmoddi4+0x10e>

080011bc <__aeabi_idiv0>:
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop

080011c0 <TMP_Receive>:
#define TIMEOUT 5000
#define ADRESSETEMP (0x44<<1)

I2C_HandleTypeDef hi2c_tmp;
void TMP_Receive(uint16_t address, uint8_t *Data, uint16_t len)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af02      	add	r7, sp, #8
 80011c6:	4603      	mov	r3, r0
 80011c8:	6039      	str	r1, [r7, #0]
 80011ca:	80fb      	strh	r3, [r7, #6]
 80011cc:	4613      	mov	r3, r2
 80011ce:	80bb      	strh	r3, [r7, #4]


	 HAL_I2C_Master_Receive(&hi2c_tmp, address, Data, len, TIMEOUT);
 80011d0:	88bb      	ldrh	r3, [r7, #4]
 80011d2:	88f9      	ldrh	r1, [r7, #6]
 80011d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80011d8:	9200      	str	r2, [sp, #0]
 80011da:	683a      	ldr	r2, [r7, #0]
 80011dc:	4803      	ldr	r0, [pc, #12]	; (80011ec <TMP_Receive+0x2c>)
 80011de:	f001 fd2b 	bl	8002c38 <HAL_I2C_Master_Receive>

}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	200000a0 	.word	0x200000a0

080011f0 <TMP_init>:

void TMP_init(I2C_HandleTypeDef hi2c)
{
 80011f0:	b084      	sub	sp, #16
 80011f2:	b580      	push	{r7, lr}
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	f107 0c08 	add.w	ip, r7, #8
 80011fa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	hi2c_tmp = hi2c;
 80011fe:	4b07      	ldr	r3, [pc, #28]	; (800121c <TMP_init+0x2c>)
 8001200:	4618      	mov	r0, r3
 8001202:	f107 0308 	add.w	r3, r7, #8
 8001206:	2254      	movs	r2, #84	; 0x54
 8001208:	4619      	mov	r1, r3
 800120a:	f003 fb91 	bl	8004930 <memcpy>
}
 800120e:	bf00      	nop
 8001210:	46bd      	mov	sp, r7
 8001212:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001216:	b004      	add	sp, #16
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	200000a0 	.word	0x200000a0

08001220 <TMP_Transmit>:
void TMP_Transmit(uint16_t address, uint8_t *Data, uint16_t len)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af02      	add	r7, sp, #8
 8001226:	4603      	mov	r3, r0
 8001228:	6039      	str	r1, [r7, #0]
 800122a:	80fb      	strh	r3, [r7, #6]
 800122c:	4613      	mov	r3, r2
 800122e:	80bb      	strh	r3, [r7, #4]
	 HAL_I2C_Master_Transmit(&hi2c_tmp, address, Data, len, TIMEOUT);
 8001230:	88bb      	ldrh	r3, [r7, #4]
 8001232:	88f9      	ldrh	r1, [r7, #6]
 8001234:	f241 3288 	movw	r2, #5000	; 0x1388
 8001238:	9200      	str	r2, [sp, #0]
 800123a:	683a      	ldr	r2, [r7, #0]
 800123c:	4803      	ldr	r0, [pc, #12]	; (800124c <TMP_Transmit+0x2c>)
 800123e:	f001 fbfd 	bl	8002a3c <HAL_I2C_Master_Transmit>
}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	200000a0 	.word	0x200000a0

08001250 <Temp_read>:

void Temp_read( float *temp, float *humidity)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
	float temperature=0;
 800125a:	f04f 0300 	mov.w	r3, #0
 800125e:	617b      	str	r3, [r7, #20]

	uint8_t Data[6]={0x24, 0x00};
 8001260:	2324      	movs	r3, #36	; 0x24
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	2300      	movs	r3, #0
 8001266:	823b      	strh	r3, [r7, #16]
	TMP_Transmit(ADRESSETEMP, Data, 2);
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	2202      	movs	r2, #2
 800126e:	4619      	mov	r1, r3
 8001270:	2088      	movs	r0, #136	; 0x88
 8001272:	f7ff ffd5 	bl	8001220 <TMP_Transmit>
	HAL_Delay(50);
 8001276:	2032      	movs	r0, #50	; 0x32
 8001278:	f000 ffee 	bl	8002258 <HAL_Delay>
	TMP_Receive(ADRESSETEMP, Data, 6);
 800127c:	f107 030c 	add.w	r3, r7, #12
 8001280:	2206      	movs	r2, #6
 8001282:	4619      	mov	r1, r3
 8001284:	2088      	movs	r0, #136	; 0x88
 8001286:	f7ff ff9b 	bl	80011c0 <TMP_Receive>

	temperature = Data[0] * 256 + Data[1];
 800128a:	7b3b      	ldrb	r3, [r7, #12]
 800128c:	021b      	lsls	r3, r3, #8
 800128e:	7b7a      	ldrb	r2, [r7, #13]
 8001290:	4413      	add	r3, r2
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff fd9e 	bl	8000dd4 <__aeabi_i2f>
 8001298:	4603      	mov	r3, r0
 800129a:	617b      	str	r3, [r7, #20]
	temperature = -45 + (175 * temperature / 65535.0);
 800129c:	4934      	ldr	r1, [pc, #208]	; (8001370 <Temp_read+0x120>)
 800129e:	6978      	ldr	r0, [r7, #20]
 80012a0:	f7fe ff6e 	bl	8000180 <__aeabi_fmul>
 80012a4:	4603      	mov	r3, r0
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff f982 	bl	80005b0 <__aeabi_f2d>
 80012ac:	a32e      	add	r3, pc, #184	; (adr r3, 8001368 <Temp_read+0x118>)
 80012ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b2:	f7ff faff 	bl	80008b4 <__aeabi_ddiv>
 80012b6:	4602      	mov	r2, r0
 80012b8:	460b      	mov	r3, r1
 80012ba:	4610      	mov	r0, r2
 80012bc:	4619      	mov	r1, r3
 80012be:	f04f 0200 	mov.w	r2, #0
 80012c2:	4b2c      	ldr	r3, [pc, #176]	; (8001374 <Temp_read+0x124>)
 80012c4:	f7ff f814 	bl	80002f0 <__aeabi_dsub>
 80012c8:	4602      	mov	r2, r0
 80012ca:	460b      	mov	r3, r1
 80012cc:	4610      	mov	r0, r2
 80012ce:	4619      	mov	r1, r3
 80012d0:	f7ff fc76 	bl	8000bc0 <__aeabi_d2f>
 80012d4:	4603      	mov	r3, r0
 80012d6:	617b      	str	r3, [r7, #20]
	*temp=-45+175*(Data[0]<<8 | Data[1])/65535.0 ;
 80012d8:	7b3b      	ldrb	r3, [r7, #12]
 80012da:	021b      	lsls	r3, r3, #8
 80012dc:	7b7a      	ldrb	r2, [r7, #13]
 80012de:	4313      	orrs	r3, r2
 80012e0:	22af      	movs	r2, #175	; 0xaf
 80012e2:	fb02 f303 	mul.w	r3, r2, r3
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff f950 	bl	800058c <__aeabi_i2d>
 80012ec:	a31e      	add	r3, pc, #120	; (adr r3, 8001368 <Temp_read+0x118>)
 80012ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f2:	f7ff fadf 	bl	80008b4 <__aeabi_ddiv>
 80012f6:	4602      	mov	r2, r0
 80012f8:	460b      	mov	r3, r1
 80012fa:	4610      	mov	r0, r2
 80012fc:	4619      	mov	r1, r3
 80012fe:	f04f 0200 	mov.w	r2, #0
 8001302:	4b1c      	ldr	r3, [pc, #112]	; (8001374 <Temp_read+0x124>)
 8001304:	f7fe fff4 	bl	80002f0 <__aeabi_dsub>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	4610      	mov	r0, r2
 800130e:	4619      	mov	r1, r3
 8001310:	f7ff fc56 	bl	8000bc0 <__aeabi_d2f>
 8001314:	4602      	mov	r2, r0
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	601a      	str	r2, [r3, #0]
	*humidity=-45+175*(Data[3]<<8 | Data[4])/65535.0 ;
 800131a:	7bfb      	ldrb	r3, [r7, #15]
 800131c:	021b      	lsls	r3, r3, #8
 800131e:	7c3a      	ldrb	r2, [r7, #16]
 8001320:	4313      	orrs	r3, r2
 8001322:	22af      	movs	r2, #175	; 0xaf
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff f92f 	bl	800058c <__aeabi_i2d>
 800132e:	a30e      	add	r3, pc, #56	; (adr r3, 8001368 <Temp_read+0x118>)
 8001330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001334:	f7ff fabe 	bl	80008b4 <__aeabi_ddiv>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	4610      	mov	r0, r2
 800133e:	4619      	mov	r1, r3
 8001340:	f04f 0200 	mov.w	r2, #0
 8001344:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <Temp_read+0x124>)
 8001346:	f7fe ffd3 	bl	80002f0 <__aeabi_dsub>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4610      	mov	r0, r2
 8001350:	4619      	mov	r1, r3
 8001352:	f7ff fc35 	bl	8000bc0 <__aeabi_d2f>
 8001356:	4602      	mov	r2, r0
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	601a      	str	r2, [r3, #0]

}
 800135c:	bf00      	nop
 800135e:	3718      	adds	r7, #24
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	f3af 8000 	nop.w
 8001368:	00000000 	.word	0x00000000
 800136c:	40efffe0 	.word	0x40efffe0
 8001370:	432f0000 	.word	0x432f0000
 8001374:	40468000 	.word	0x40468000

08001378 <reverse>:
 */

#include "caracter.h"

void reverse(char *str, int len)
{
 8001378:	b480      	push	{r7}
 800137a:	b087      	sub	sp, #28
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
    int i=0, j=len-1, temp;
 8001382:	2300      	movs	r3, #0
 8001384:	617b      	str	r3, [r7, #20]
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	3b01      	subs	r3, #1
 800138a:	613b      	str	r3, [r7, #16]
    while (i<j)
 800138c:	e018      	b.n	80013c0 <reverse+0x48>
    {
        temp = str[i];
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	687a      	ldr	r2, [r7, #4]
 8001392:	4413      	add	r3, r2
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	441a      	add	r2, r3
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	6879      	ldr	r1, [r7, #4]
 80013a2:	440b      	add	r3, r1
 80013a4:	7812      	ldrb	r2, [r2, #0]
 80013a6:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	4413      	add	r3, r2
 80013ae:	68fa      	ldr	r2, [r7, #12]
 80013b0:	b2d2      	uxtb	r2, r2
 80013b2:	701a      	strb	r2, [r3, #0]
        i++; j--;
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	3301      	adds	r3, #1
 80013b8:	617b      	str	r3, [r7, #20]
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	3b01      	subs	r3, #1
 80013be:	613b      	str	r3, [r7, #16]
    while (i<j)
 80013c0:	697a      	ldr	r2, [r7, #20]
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	429a      	cmp	r2, r3
 80013c6:	dbe2      	blt.n	800138e <reverse+0x16>
    }
}
 80013c8:	bf00      	nop
 80013ca:	bf00      	nop
 80013cc:	371c      	adds	r7, #28
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bc80      	pop	{r7}
 80013d2:	4770      	bx	lr

080013d4 <intToStr>:
// fonction qui converti un entier en chaine de caractère
int intToStr(int x, char str[], int d)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
    int i = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	617b      	str	r3, [r7, #20]
    while (x)
 80013e4:	e01d      	b.n	8001422 <intToStr+0x4e>
    {
        str[i++] = (x%10) + '0';
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	4b1d      	ldr	r3, [pc, #116]	; (8001460 <intToStr+0x8c>)
 80013ea:	fb83 1302 	smull	r1, r3, r3, r2
 80013ee:	1099      	asrs	r1, r3, #2
 80013f0:	17d3      	asrs	r3, r2, #31
 80013f2:	1ac9      	subs	r1, r1, r3
 80013f4:	460b      	mov	r3, r1
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	440b      	add	r3, r1
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	1ad1      	subs	r1, r2, r3
 80013fe:	b2ca      	uxtb	r2, r1
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	1c59      	adds	r1, r3, #1
 8001404:	6179      	str	r1, [r7, #20]
 8001406:	4619      	mov	r1, r3
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	440b      	add	r3, r1
 800140c:	3230      	adds	r2, #48	; 0x30
 800140e:	b2d2      	uxtb	r2, r2
 8001410:	701a      	strb	r2, [r3, #0]
        x = x/10;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	4a12      	ldr	r2, [pc, #72]	; (8001460 <intToStr+0x8c>)
 8001416:	fb82 1203 	smull	r1, r2, r2, r3
 800141a:	1092      	asrs	r2, r2, #2
 800141c:	17db      	asrs	r3, r3, #31
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	60fb      	str	r3, [r7, #12]
    while (x)
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d1de      	bne.n	80013e6 <intToStr+0x12>
    }

    while (i < d)
 8001428:	e007      	b.n	800143a <intToStr+0x66>
        str[i++] = '0';
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	1c5a      	adds	r2, r3, #1
 800142e:	617a      	str	r2, [r7, #20]
 8001430:	461a      	mov	r2, r3
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	4413      	add	r3, r2
 8001436:	2230      	movs	r2, #48	; 0x30
 8001438:	701a      	strb	r2, [r3, #0]
    while (i < d)
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	429a      	cmp	r2, r3
 8001440:	dbf3      	blt.n	800142a <intToStr+0x56>

    reverse(str, i);
 8001442:	6979      	ldr	r1, [r7, #20]
 8001444:	68b8      	ldr	r0, [r7, #8]
 8001446:	f7ff ff97 	bl	8001378 <reverse>
    str[i] = '\0';
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	68ba      	ldr	r2, [r7, #8]
 800144e:	4413      	add	r3, r2
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]
    return i;
 8001454:	697b      	ldr	r3, [r7, #20]
}
 8001456:	4618      	mov	r0, r3
 8001458:	3718      	adds	r7, #24
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	66666667 	.word	0x66666667

08001464 <ftoat>:
// fonction qui converti un réel en chaine de caractère
void ftoat(float n, char *res, int afterpoint)
{
 8001464:	b5b0      	push	{r4, r5, r7, lr}
 8001466:	b088      	sub	sp, #32
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
    // on extrait avant tout la partie entiere
    int ipart = (int)n;
 8001470:	68f8      	ldr	r0, [r7, #12]
 8001472:	f7ff fd03 	bl	8000e7c <__aeabi_f2iz>
 8001476:	4603      	mov	r3, r0
 8001478:	61fb      	str	r3, [r7, #28]

    // on extrait maintenant la partie decimal
    float fpart = n - (float)ipart;
 800147a:	69f8      	ldr	r0, [r7, #28]
 800147c:	f7ff fcaa 	bl	8000dd4 <__aeabi_i2f>
 8001480:	4603      	mov	r3, r0
 8001482:	4619      	mov	r1, r3
 8001484:	68f8      	ldr	r0, [r7, #12]
 8001486:	f7ff fbef 	bl	8000c68 <__aeabi_fsub>
 800148a:	4603      	mov	r3, r0
 800148c:	61bb      	str	r3, [r7, #24]

    // on convertie la partie entiere en chaine de caractère
    int i = intToStr(ipart, res, 0);
 800148e:	2200      	movs	r2, #0
 8001490:	68b9      	ldr	r1, [r7, #8]
 8001492:	69f8      	ldr	r0, [r7, #28]
 8001494:	f7ff ff9e 	bl	80013d4 <intToStr>
 8001498:	6178      	str	r0, [r7, #20]

    // afterpoint correspond au nombre de chiffre apres la virgule souhaiter
    if (afterpoint != 0)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d02c      	beq.n	80014fa <ftoat+0x96>
    {
        res[i] = '.';  // add dot
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	68ba      	ldr	r2, [r7, #8]
 80014a4:	4413      	add	r3, r2
 80014a6:	222e      	movs	r2, #46	; 0x2e
 80014a8:	701a      	strb	r2, [r3, #0]


        fpart = fpart * pow(10, afterpoint);
 80014aa:	69b8      	ldr	r0, [r7, #24]
 80014ac:	f7ff f880 	bl	80005b0 <__aeabi_f2d>
 80014b0:	4604      	mov	r4, r0
 80014b2:	460d      	mov	r5, r1
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f7ff f869 	bl	800058c <__aeabi_i2d>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	f04f 0000 	mov.w	r0, #0
 80014c2:	4910      	ldr	r1, [pc, #64]	; (8001504 <ftoat+0xa0>)
 80014c4:	f003 fe76 	bl	80051b4 <pow>
 80014c8:	4602      	mov	r2, r0
 80014ca:	460b      	mov	r3, r1
 80014cc:	4620      	mov	r0, r4
 80014ce:	4629      	mov	r1, r5
 80014d0:	f7ff f8c6 	bl	8000660 <__aeabi_dmul>
 80014d4:	4602      	mov	r2, r0
 80014d6:	460b      	mov	r3, r1
 80014d8:	4610      	mov	r0, r2
 80014da:	4619      	mov	r1, r3
 80014dc:	f7ff fb70 	bl	8000bc0 <__aeabi_d2f>
 80014e0:	4603      	mov	r3, r0
 80014e2:	61bb      	str	r3, [r7, #24]

        intToStr((int)fpart, res + i + 1, afterpoint);
 80014e4:	69b8      	ldr	r0, [r7, #24]
 80014e6:	f7ff fcc9 	bl	8000e7c <__aeabi_f2iz>
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	3301      	adds	r3, #1
 80014ee:	68ba      	ldr	r2, [r7, #8]
 80014f0:	4413      	add	r3, r2
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	4619      	mov	r1, r3
 80014f6:	f7ff ff6d 	bl	80013d4 <intToStr>
    }
}
 80014fa:	bf00      	nop
 80014fc:	3720      	adds	r7, #32
 80014fe:	46bd      	mov	sp, r7
 8001500:	bdb0      	pop	{r4, r5, r7, pc}
 8001502:	bf00      	nop
 8001504:	40240000 	.word	0x40240000

08001508 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b08a      	sub	sp, #40	; 0x28
 800150c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800150e:	f107 0314 	add.w	r3, r7, #20
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	605a      	str	r2, [r3, #4]
 8001518:	609a      	str	r2, [r3, #8]
 800151a:	60da      	str	r2, [r3, #12]
 800151c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800151e:	4b2a      	ldr	r3, [pc, #168]	; (80015c8 <MX_GPIO_Init+0xc0>)
 8001520:	69db      	ldr	r3, [r3, #28]
 8001522:	4a29      	ldr	r2, [pc, #164]	; (80015c8 <MX_GPIO_Init+0xc0>)
 8001524:	f043 0304 	orr.w	r3, r3, #4
 8001528:	61d3      	str	r3, [r2, #28]
 800152a:	4b27      	ldr	r3, [pc, #156]	; (80015c8 <MX_GPIO_Init+0xc0>)
 800152c:	69db      	ldr	r3, [r3, #28]
 800152e:	f003 0304 	and.w	r3, r3, #4
 8001532:	613b      	str	r3, [r7, #16]
 8001534:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001536:	4b24      	ldr	r3, [pc, #144]	; (80015c8 <MX_GPIO_Init+0xc0>)
 8001538:	69db      	ldr	r3, [r3, #28]
 800153a:	4a23      	ldr	r2, [pc, #140]	; (80015c8 <MX_GPIO_Init+0xc0>)
 800153c:	f043 0320 	orr.w	r3, r3, #32
 8001540:	61d3      	str	r3, [r2, #28]
 8001542:	4b21      	ldr	r3, [pc, #132]	; (80015c8 <MX_GPIO_Init+0xc0>)
 8001544:	69db      	ldr	r3, [r3, #28]
 8001546:	f003 0320 	and.w	r3, r3, #32
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800154e:	4b1e      	ldr	r3, [pc, #120]	; (80015c8 <MX_GPIO_Init+0xc0>)
 8001550:	69db      	ldr	r3, [r3, #28]
 8001552:	4a1d      	ldr	r2, [pc, #116]	; (80015c8 <MX_GPIO_Init+0xc0>)
 8001554:	f043 0301 	orr.w	r3, r3, #1
 8001558:	61d3      	str	r3, [r2, #28]
 800155a:	4b1b      	ldr	r3, [pc, #108]	; (80015c8 <MX_GPIO_Init+0xc0>)
 800155c:	69db      	ldr	r3, [r3, #28]
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	60bb      	str	r3, [r7, #8]
 8001564:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001566:	4b18      	ldr	r3, [pc, #96]	; (80015c8 <MX_GPIO_Init+0xc0>)
 8001568:	69db      	ldr	r3, [r3, #28]
 800156a:	4a17      	ldr	r2, [pc, #92]	; (80015c8 <MX_GPIO_Init+0xc0>)
 800156c:	f043 0302 	orr.w	r3, r3, #2
 8001570:	61d3      	str	r3, [r2, #28]
 8001572:	4b15      	ldr	r3, [pc, #84]	; (80015c8 <MX_GPIO_Init+0xc0>)
 8001574:	69db      	ldr	r3, [r3, #28]
 8001576:	f003 0302 	and.w	r3, r3, #2
 800157a:	607b      	str	r3, [r7, #4]
 800157c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800157e:	2200      	movs	r2, #0
 8001580:	2120      	movs	r1, #32
 8001582:	4812      	ldr	r0, [pc, #72]	; (80015cc <MX_GPIO_Init+0xc4>)
 8001584:	f001 f8fe 	bl	8002784 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001588:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800158c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800158e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001592:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	4619      	mov	r1, r3
 800159e:	480c      	ldr	r0, [pc, #48]	; (80015d0 <MX_GPIO_Init+0xc8>)
 80015a0:	f000 ff60 	bl	8002464 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80015a4:	2320      	movs	r3, #32
 80015a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a8:	2301      	movs	r3, #1
 80015aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b0:	2300      	movs	r3, #0
 80015b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	4619      	mov	r1, r3
 80015ba:	4804      	ldr	r0, [pc, #16]	; (80015cc <MX_GPIO_Init+0xc4>)
 80015bc:	f000 ff52 	bl	8002464 <HAL_GPIO_Init>

}
 80015c0:	bf00      	nop
 80015c2:	3728      	adds	r7, #40	; 0x28
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40023800 	.word	0x40023800
 80015cc:	40020000 	.word	0x40020000
 80015d0:	40020800 	.word	0x40020800

080015d4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015d8:	4b12      	ldr	r3, [pc, #72]	; (8001624 <MX_I2C1_Init+0x50>)
 80015da:	4a13      	ldr	r2, [pc, #76]	; (8001628 <MX_I2C1_Init+0x54>)
 80015dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015de:	4b11      	ldr	r3, [pc, #68]	; (8001624 <MX_I2C1_Init+0x50>)
 80015e0:	4a12      	ldr	r2, [pc, #72]	; (800162c <MX_I2C1_Init+0x58>)
 80015e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015e4:	4b0f      	ldr	r3, [pc, #60]	; (8001624 <MX_I2C1_Init+0x50>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015ea:	4b0e      	ldr	r3, [pc, #56]	; (8001624 <MX_I2C1_Init+0x50>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015f0:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <MX_I2C1_Init+0x50>)
 80015f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015f8:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <MX_I2C1_Init+0x50>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015fe:	4b09      	ldr	r3, [pc, #36]	; (8001624 <MX_I2C1_Init+0x50>)
 8001600:	2200      	movs	r2, #0
 8001602:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001604:	4b07      	ldr	r3, [pc, #28]	; (8001624 <MX_I2C1_Init+0x50>)
 8001606:	2200      	movs	r2, #0
 8001608:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800160a:	4b06      	ldr	r3, [pc, #24]	; (8001624 <MX_I2C1_Init+0x50>)
 800160c:	2200      	movs	r2, #0
 800160e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001610:	4804      	ldr	r0, [pc, #16]	; (8001624 <MX_I2C1_Init+0x50>)
 8001612:	f001 f8cf 	bl	80027b4 <HAL_I2C_Init>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800161c:	f000 fa88 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001620:	bf00      	nop
 8001622:	bd80      	pop	{r7, pc}
 8001624:	200000f4 	.word	0x200000f4
 8001628:	40005400 	.word	0x40005400
 800162c:	000186a0 	.word	0x000186a0

08001630 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b08a      	sub	sp, #40	; 0x28
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001638:	f107 0314 	add.w	r3, r7, #20
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	605a      	str	r2, [r3, #4]
 8001642:	609a      	str	r2, [r3, #8]
 8001644:	60da      	str	r2, [r3, #12]
 8001646:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a17      	ldr	r2, [pc, #92]	; (80016ac <HAL_I2C_MspInit+0x7c>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d128      	bne.n	80016a4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001652:	4b17      	ldr	r3, [pc, #92]	; (80016b0 <HAL_I2C_MspInit+0x80>)
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	4a16      	ldr	r2, [pc, #88]	; (80016b0 <HAL_I2C_MspInit+0x80>)
 8001658:	f043 0302 	orr.w	r3, r3, #2
 800165c:	61d3      	str	r3, [r2, #28]
 800165e:	4b14      	ldr	r3, [pc, #80]	; (80016b0 <HAL_I2C_MspInit+0x80>)
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	f003 0302 	and.w	r3, r3, #2
 8001666:	613b      	str	r3, [r7, #16]
 8001668:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800166a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800166e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001670:	2312      	movs	r3, #18
 8001672:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001674:	2300      	movs	r3, #0
 8001676:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001678:	2303      	movs	r3, #3
 800167a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800167c:	2304      	movs	r3, #4
 800167e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001680:	f107 0314 	add.w	r3, r7, #20
 8001684:	4619      	mov	r1, r3
 8001686:	480b      	ldr	r0, [pc, #44]	; (80016b4 <HAL_I2C_MspInit+0x84>)
 8001688:	f000 feec 	bl	8002464 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800168c:	4b08      	ldr	r3, [pc, #32]	; (80016b0 <HAL_I2C_MspInit+0x80>)
 800168e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001690:	4a07      	ldr	r2, [pc, #28]	; (80016b0 <HAL_I2C_MspInit+0x80>)
 8001692:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001696:	6253      	str	r3, [r2, #36]	; 0x24
 8001698:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <HAL_I2C_MspInit+0x80>)
 800169a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800169c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016a0:	60fb      	str	r3, [r7, #12]
 80016a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80016a4:	bf00      	nop
 80016a6:	3728      	adds	r7, #40	; 0x28
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40005400 	.word	0x40005400
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40020400 	.word	0x40020400

080016b8 <lcd_init>:
#include "i2c.h"



void lcd_init(I2C_HandleTypeDef* I2Cx, rgb_lcd* DataStruct)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b08a      	sub	sp, #40	; 0x28
 80016bc:	af02      	add	r7, sp, #8
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	61fb      	str	r3, [r7, #28]
	DataStruct->_displayfunction |= LCD_2LINE | LCD_5x10DOTS; // MODE 2 LIGNES
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	f043 030c 	orr.w	r3, r3, #12
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	701a      	strb	r2, [r3, #0]
	uint8_t data[2];
	data[0] = 0x80;
 80016d4:	2380      	movs	r3, #128	; 0x80
 80016d6:	763b      	strb	r3, [r7, #24]
	data[1] = LCD_FUNCTIONSET | DataStruct->_displayfunction;
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	f043 0320 	orr.w	r3, r3, #32
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	767b      	strb	r3, [r7, #25]

	HAL_UART_Transmit(&huart2,(uint8_t *)data,2,10);
 80016e4:	f107 0118 	add.w	r1, r7, #24
 80016e8:	230a      	movs	r3, #10
 80016ea:	2202      	movs	r2, #2
 80016ec:	486c      	ldr	r0, [pc, #432]	; (80018a0 <lcd_init+0x1e8>)
 80016ee:	f002 ff34 	bl	800455a <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80016f2:	f640 230d 	movw	r3, #2573	; 0xa0d
 80016f6:	82bb      	strh	r3, [r7, #20]
	HAL_UART_Transmit(&huart2, (uint8_t *) newline, 2, 10);
 80016f8:	f107 0114 	add.w	r1, r7, #20
 80016fc:	230a      	movs	r3, #10
 80016fe:	2202      	movs	r2, #2
 8001700:	4867      	ldr	r0, [pc, #412]	; (80018a0 <lcd_init+0x1e8>)
 8001702:	f002 ff2a 	bl	800455a <HAL_UART_Transmit>

	HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(Handle,LCD_ADDRESS,5,100);
 8001706:	2364      	movs	r3, #100	; 0x64
 8001708:	2205      	movs	r2, #5
 800170a:	217c      	movs	r1, #124	; 0x7c
 800170c:	69f8      	ldr	r0, [r7, #28]
 800170e:	f001 fcb9 	bl	8003084 <HAL_I2C_IsDeviceReady>
 8001712:	4603      	mov	r3, r0
 8001714:	74fb      	strb	r3, [r7, #19]
	HAL_UART_Transmit(&huart2,&status,1,10);
 8001716:	f107 0113 	add.w	r1, r7, #19
 800171a:	230a      	movs	r3, #10
 800171c:	2201      	movs	r2, #1
 800171e:	4860      	ldr	r0, [pc, #384]	; (80018a0 <lcd_init+0x1e8>)
 8001720:	f002 ff1b 	bl	800455a <HAL_UART_Transmit>
	HAL_Delay(50);
 8001724:	2032      	movs	r0, #50	; 0x32
 8001726:	f000 fd97 	bl	8002258 <HAL_Delay>

	HAL_StatusTypeDef status2 = HAL_I2C_Master_Transmit(Handle, LCD_ADDRESS, data,2,5000);
 800172a:	f107 0218 	add.w	r2, r7, #24
 800172e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001732:	9300      	str	r3, [sp, #0]
 8001734:	2302      	movs	r3, #2
 8001736:	217c      	movs	r1, #124	; 0x7c
 8001738:	69f8      	ldr	r0, [r7, #28]
 800173a:	f001 f97f 	bl	8002a3c <HAL_I2C_Master_Transmit>
 800173e:	4603      	mov	r3, r0
 8001740:	74bb      	strb	r3, [r7, #18]
	HAL_UART_Transmit(&huart2,&status2,1,10);
 8001742:	f107 0112 	add.w	r1, r7, #18
 8001746:	230a      	movs	r3, #10
 8001748:	2201      	movs	r2, #1
 800174a:	4855      	ldr	r0, [pc, #340]	; (80018a0 <lcd_init+0x1e8>)
 800174c:	f002 ff05 	bl	800455a <HAL_UART_Transmit>
	HAL_Delay(50);
 8001750:	2032      	movs	r0, #50	; 0x32
 8001752:	f000 fd81 	bl	8002258 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 8001756:	f107 0218 	add.w	r2, r7, #24
 800175a:	f241 3388 	movw	r3, #5000	; 0x1388
 800175e:	9300      	str	r3, [sp, #0]
 8001760:	2302      	movs	r3, #2
 8001762:	217c      	movs	r1, #124	; 0x7c
 8001764:	69f8      	ldr	r0, [r7, #28]
 8001766:	f001 f969 	bl	8002a3c <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 800176a:	2005      	movs	r0, #5
 800176c:	f000 fd74 	bl	8002258 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 8001770:	f107 0218 	add.w	r2, r7, #24
 8001774:	f241 3388 	movw	r3, #5000	; 0x1388
 8001778:	9300      	str	r3, [sp, #0]
 800177a:	2302      	movs	r3, #2
 800177c:	217c      	movs	r1, #124	; 0x7c
 800177e:	69f8      	ldr	r0, [r7, #28]
 8001780:	f001 f95c 	bl	8002a3c <HAL_I2C_Master_Transmit>

	// CONTROL
	DataStruct->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	2204      	movs	r2, #4
 8001788:	705a      	strb	r2, [r3, #1]

	data[1] = LCD_DISPLAYCONTROL | DataStruct->_displaycontrol;
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	785b      	ldrb	r3, [r3, #1]
 800178e:	f043 0308 	orr.w	r3, r3, #8
 8001792:	b2db      	uxtb	r3, r3
 8001794:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
 8001796:	f107 0218 	add.w	r2, r7, #24
 800179a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800179e:	9300      	str	r3, [sp, #0]
 80017a0:	2302      	movs	r3, #2
 80017a2:	217c      	movs	r1, #124	; 0x7c
 80017a4:	69f8      	ldr	r0, [r7, #28]
 80017a6:	f001 f949 	bl	8002a3c <HAL_I2C_Master_Transmit>

	data[1] = LCD_CLEARDISPLAY;
 80017aa:	2301      	movs	r3, #1
 80017ac:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 80017ae:	f107 0218 	add.w	r2, r7, #24
 80017b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017b6:	9300      	str	r3, [sp, #0]
 80017b8:	2302      	movs	r3, #2
 80017ba:	217c      	movs	r1, #124	; 0x7c
 80017bc:	69f8      	ldr	r0, [r7, #28]
 80017be:	f001 f93d 	bl	8002a3c <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80017c2:	2002      	movs	r0, #2
 80017c4:	f000 fd48 	bl	8002258 <HAL_Delay>

	// MODE
	DataStruct->_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	2202      	movs	r2, #2
 80017cc:	709a      	strb	r2, [r3, #2]
	data[1] = LCD_ENTRYMODESET | DataStruct->_displaymode;
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	789b      	ldrb	r3, [r3, #2]
 80017d2:	f043 0304 	orr.w	r3, r3, #4
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 80017da:	f107 0218 	add.w	r2, r7, #24
 80017de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017e2:	9300      	str	r3, [sp, #0]
 80017e4:	2302      	movs	r3, #2
 80017e6:	217c      	movs	r1, #124	; 0x7c
 80017e8:	69f8      	ldr	r0, [r7, #28]
 80017ea:	f001 f927 	bl	8002a3c <HAL_I2C_Master_Transmit>

	// initialisation du lcd_rgb_Backight
		uint8_t data_backlight[2];
		data_backlight[0] = REG_MODE1;
 80017ee:	2300      	movs	r3, #0
 80017f0:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0;
 80017f2:	2300      	movs	r3, #0
 80017f4:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 80017f6:	f107 0210 	add.w	r2, r7, #16
 80017fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	2302      	movs	r3, #2
 8001802:	21c4      	movs	r1, #196	; 0xc4
 8001804:	69f8      	ldr	r0, [r7, #28]
 8001806:	f001 f919 	bl	8002a3c <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_OUTPUT;
 800180a:	2308      	movs	r3, #8
 800180c:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0xFF;
 800180e:	23ff      	movs	r3, #255	; 0xff
 8001810:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 8001812:	f107 0210 	add.w	r2, r7, #16
 8001816:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800181a:	9300      	str	r3, [sp, #0]
 800181c:	2302      	movs	r3, #2
 800181e:	21c4      	movs	r1, #196	; 0xc4
 8001820:	69f8      	ldr	r0, [r7, #28]
 8001822:	f001 f90b 	bl	8002a3c <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_MODE2;
 8001826:	2301      	movs	r3, #1
 8001828:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0x20;
 800182a:	2320      	movs	r3, #32
 800182c:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 800182e:	f107 0210 	add.w	r2, r7, #16
 8001832:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001836:	9300      	str	r3, [sp, #0]
 8001838:	2302      	movs	r3, #2
 800183a:	21c4      	movs	r1, #196	; 0xc4
 800183c:	69f8      	ldr	r0, [r7, #28]
 800183e:	f001 f8fd 	bl	8002a3c <HAL_I2C_Master_Transmit>

		//couleur du LCD en Blanc
		uint8_t data_rgb[2];
		data_rgb[0] = REG_RED;
 8001842:	2304      	movs	r3, #4
 8001844:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 8001846:	23ff      	movs	r3, #255	; 0xff
 8001848:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 800184a:	f107 020c 	add.w	r2, r7, #12
 800184e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001852:	9300      	str	r3, [sp, #0]
 8001854:	2302      	movs	r3, #2
 8001856:	21c4      	movs	r1, #196	; 0xc4
 8001858:	69f8      	ldr	r0, [r7, #28]
 800185a:	f001 f8ef 	bl	8002a3c <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_GREEN;
 800185e:	2303      	movs	r3, #3
 8001860:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 8001862:	23ff      	movs	r3, #255	; 0xff
 8001864:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 8001866:	f107 020c 	add.w	r2, r7, #12
 800186a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	2302      	movs	r3, #2
 8001872:	21c4      	movs	r1, #196	; 0xc4
 8001874:	69f8      	ldr	r0, [r7, #28]
 8001876:	f001 f8e1 	bl	8002a3c <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_BLUE;
 800187a:	2302      	movs	r3, #2
 800187c:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 800187e:	23ff      	movs	r3, #255	; 0xff
 8001880:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 8001882:	f107 020c 	add.w	r2, r7, #12
 8001886:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	2302      	movs	r3, #2
 800188e:	21c4      	movs	r1, #196	; 0xc4
 8001890:	69f8      	ldr	r0, [r7, #28]
 8001892:	f001 f8d3 	bl	8002a3c <HAL_I2C_Master_Transmit>


}
 8001896:	bf00      	nop
 8001898:	3720      	adds	r7, #32
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20000148 	.word	0x20000148

080018a4 <lcd_print>:
    unsigned char data[2] = {0x40, value};
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
}

void lcd_print(I2C_HandleTypeDef* I2Cx, char *str)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b088      	sub	sp, #32
 80018a8:	af02      	add	r7, sp, #8
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	613b      	str	r3, [r7, #16]
    char data[2];
    data[0] = 0x40;
 80018b2:	2340      	movs	r3, #64	; 0x40
 80018b4:	733b      	strb	r3, [r7, #12]
    int i=0;
 80018b6:	2300      	movs	r3, #0
 80018b8:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 80018ba:	e011      	b.n	80018e0 <lcd_print+0x3c>
    {
            data[1] = str[i];
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	683a      	ldr	r2, [r7, #0]
 80018c0:	4413      	add	r3, r2
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	737b      	strb	r3, [r7, #13]
            HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 80018c6:	f107 020c 	add.w	r2, r7, #12
 80018ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018ce:	9300      	str	r3, [sp, #0]
 80018d0:	2302      	movs	r3, #2
 80018d2:	217c      	movs	r1, #124	; 0x7c
 80018d4:	6938      	ldr	r0, [r7, #16]
 80018d6:	f001 f8b1 	bl	8002a3c <HAL_I2C_Master_Transmit>
            i++;
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	3301      	adds	r3, #1
 80018de:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	683a      	ldr	r2, [r7, #0]
 80018e4:	4413      	add	r3, r2
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d1e7      	bne.n	80018bc <lcd_print+0x18>
   }
}
 80018ec:	bf00      	nop
 80018ee:	bf00      	nop
 80018f0:	3718      	adds	r7, #24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <lcd_position>:

void lcd_position(I2C_HandleTypeDef* I2Cx,char col, char row) // position du curseur le lcd
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b086      	sub	sp, #24
 80018fa:	af02      	add	r7, sp, #8
 80018fc:	6078      	str	r0, [r7, #4]
 80018fe:	460b      	mov	r3, r1
 8001900:	70fb      	strb	r3, [r7, #3]
 8001902:	4613      	mov	r3, r2
 8001904:	70bb      	strb	r3, [r7, #2]
	I2C_HandleTypeDef* Handle = I2Cx;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	60fb      	str	r3, [r7, #12]
    if(row == 0)
 800190a:	78bb      	ldrb	r3, [r7, #2]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d104      	bne.n	800191a <lcd_position+0x24>
    {
        col = col | 0x80;
 8001910:	78fb      	ldrb	r3, [r7, #3]
 8001912:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001916:	70fb      	strb	r3, [r7, #3]
 8001918:	e003      	b.n	8001922 <lcd_position+0x2c>
    }
    else
    {
        col = col | 0xc0;
 800191a:	78fb      	ldrb	r3, [r7, #3]
 800191c:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001920:	70fb      	strb	r3, [r7, #3]
    }

    char data[2];
    data[0] = 0x80;
 8001922:	2380      	movs	r3, #128	; 0x80
 8001924:	723b      	strb	r3, [r7, #8]
    data[1] = col;
 8001926:	78fb      	ldrb	r3, [r7, #3]
 8001928:	727b      	strb	r3, [r7, #9]
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 800192a:	f107 0208 	add.w	r2, r7, #8
 800192e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001932:	9300      	str	r3, [sp, #0]
 8001934:	2302      	movs	r3, #2
 8001936:	217c      	movs	r1, #124	; 0x7c
 8001938:	68f8      	ldr	r0, [r7, #12]
 800193a:	f001 f87f 	bl	8002a3c <HAL_I2C_Master_Transmit>
}
 800193e:	bf00      	nop
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
	...

08001948 <reglagecouleur>:

void reglagecouleur(uint8_t R,uint8_t G,uint8_t B)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b088      	sub	sp, #32
 800194c:	af02      	add	r7, sp, #8
 800194e:	4603      	mov	r3, r0
 8001950:	71fb      	strb	r3, [r7, #7]
 8001952:	460b      	mov	r3, r1
 8001954:	71bb      	strb	r3, [r7, #6]
 8001956:	4613      	mov	r3, r2
 8001958:	717b      	strb	r3, [r7, #5]
	I2C_HandleTypeDef* Handle = &hi2c1;
 800195a:	4b18      	ldr	r3, [pc, #96]	; (80019bc <reglagecouleur+0x74>)
 800195c:	617b      	str	r3, [r7, #20]
	uint8_t data_r[2];
	uint8_t data_g[2];
	uint8_t data_b[2];
	data_r[0] = REG_RED;
 800195e:	2304      	movs	r3, #4
 8001960:	743b      	strb	r3, [r7, #16]
	data_r[1] = R;
 8001962:	79fb      	ldrb	r3, [r7, #7]
 8001964:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_r,2,1000);
 8001966:	f107 0210 	add.w	r2, r7, #16
 800196a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800196e:	9300      	str	r3, [sp, #0]
 8001970:	2302      	movs	r3, #2
 8001972:	21c4      	movs	r1, #196	; 0xc4
 8001974:	6978      	ldr	r0, [r7, #20]
 8001976:	f001 f861 	bl	8002a3c <HAL_I2C_Master_Transmit>

	data_g[0] = REG_GREEN;
 800197a:	2303      	movs	r3, #3
 800197c:	733b      	strb	r3, [r7, #12]
	data_g[1] = G;
 800197e:	79bb      	ldrb	r3, [r7, #6]
 8001980:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_g,2,1000);
 8001982:	f107 020c 	add.w	r2, r7, #12
 8001986:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	2302      	movs	r3, #2
 800198e:	21c4      	movs	r1, #196	; 0xc4
 8001990:	6978      	ldr	r0, [r7, #20]
 8001992:	f001 f853 	bl	8002a3c <HAL_I2C_Master_Transmit>

	data_b[0] = REG_BLUE;
 8001996:	2302      	movs	r3, #2
 8001998:	723b      	strb	r3, [r7, #8]
	data_b[1] = B;
 800199a:	797b      	ldrb	r3, [r7, #5]
 800199c:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_b,2,1000);
 800199e:	f107 0208 	add.w	r2, r7, #8
 80019a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	2302      	movs	r3, #2
 80019aa:	21c4      	movs	r1, #196	; 0xc4
 80019ac:	6978      	ldr	r0, [r7, #20]
 80019ae:	f001 f845 	bl	8002a3c <HAL_I2C_Master_Transmit>
}
 80019b2:	bf00      	nop
 80019b4:	3718      	adds	r7, #24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	200000f4 	.word	0x200000f4

080019c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019c0:	b590      	push	{r4, r7, lr}
 80019c2:	b099      	sub	sp, #100	; 0x64
 80019c4:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019c6:	f000 fbd8 	bl	800217a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019ca:	f000 f863 	bl	8001a94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019ce:	f7ff fd9b 	bl	8001508 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80019d2:	f000 fb3f 	bl	8002054 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80019d6:	f7ff fdfd 	bl	80015d4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  lcd_init(&hi2c1, &lcdData); // initialise le lcd
 80019da:	4929      	ldr	r1, [pc, #164]	; (8001a80 <main+0xc0>)
 80019dc:	4829      	ldr	r0, [pc, #164]	; (8001a84 <main+0xc4>)
 80019de:	f7ff fe6b 	bl	80016b8 <lcd_init>
  lcd_position(&hi2c1,0,0);
 80019e2:	2200      	movs	r2, #0
 80019e4:	2100      	movs	r1, #0
 80019e6:	4827      	ldr	r0, [pc, #156]	; (8001a84 <main+0xc4>)
 80019e8:	f7ff ff85 	bl	80018f6 <lcd_position>
  lcd_print(&hi2c1," La temperature");// ecris la temperature sur le lcd
 80019ec:	4926      	ldr	r1, [pc, #152]	; (8001a88 <main+0xc8>)
 80019ee:	4825      	ldr	r0, [pc, #148]	; (8001a84 <main+0xc4>)
 80019f0:	f7ff ff58 	bl	80018a4 <lcd_print>
  reglagecouleur(50,50,9);
 80019f4:	2209      	movs	r2, #9
 80019f6:	2132      	movs	r1, #50	; 0x32
 80019f8:	2032      	movs	r0, #50	; 0x32
 80019fa:	f7ff ffa5 	bl	8001948 <reglagecouleur>
  /* USER CODE END 2 */

    float temp=0;
 80019fe:	f04f 0300 	mov.w	r3, #0
 8001a02:	617b      	str	r3, [r7, #20]
    float humidity=0;
 8001a04:	f04f 0300 	mov.w	r3, #0
 8001a08:	613b      	str	r3, [r7, #16]
    TMP_init(hi2c1);
 8001a0a:	4c1e      	ldr	r4, [pc, #120]	; (8001a84 <main+0xc4>)
 8001a0c:	4668      	mov	r0, sp
 8001a0e:	f104 0310 	add.w	r3, r4, #16
 8001a12:	2244      	movs	r2, #68	; 0x44
 8001a14:	4619      	mov	r1, r3
 8001a16:	f002 ff8b 	bl	8004930 <memcpy>
 8001a1a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a1e:	f7ff fbe7 	bl	80011f0 <TMP_init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  char res [10];
	  Temp_read(&temp, &humidity);
 8001a22:	f107 0210 	add.w	r2, r7, #16
 8001a26:	f107 0314 	add.w	r3, r7, #20
 8001a2a:	4611      	mov	r1, r2
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7ff fc0f 	bl	8001250 <Temp_read>
	  ftoat (temp,res,2);
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	1d39      	adds	r1, r7, #4
 8001a36:	2202      	movs	r2, #2
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff fd13 	bl	8001464 <ftoat>

	  lcd_position(&hi2c1,5,1);
 8001a3e:	2201      	movs	r2, #1
 8001a40:	2105      	movs	r1, #5
 8001a42:	4810      	ldr	r0, [pc, #64]	; (8001a84 <main+0xc4>)
 8001a44:	f7ff ff57 	bl	80018f6 <lcd_position>
	  lcd_print(&hi2c1,res);
 8001a48:	1d3b      	adds	r3, r7, #4
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	480d      	ldr	r0, [pc, #52]	; (8001a84 <main+0xc4>)
 8001a4e:	f7ff ff29 	bl	80018a4 <lcd_print>


	 print("la temperature est =%f\n\r ", temp);
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7fe fdab 	bl	80005b0 <__aeabi_f2d>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	480b      	ldr	r0, [pc, #44]	; (8001a8c <main+0xcc>)
 8001a60:	f000 f86c 	bl	8001b3c <print>
	 print("l'humidité est =%f\n\r ", humidity);
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7fe fda2 	bl	80005b0 <__aeabi_f2d>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4807      	ldr	r0, [pc, #28]	; (8001a90 <main+0xd0>)
 8001a72:	f000 f863 	bl	8001b3c <print>
	  HAL_Delay(1000);
 8001a76:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a7a:	f000 fbed 	bl	8002258 <HAL_Delay>
  {
 8001a7e:	e7d0      	b.n	8001a22 <main+0x62>
 8001a80:	20000090 	.word	0x20000090
 8001a84:	200000f4 	.word	0x200000f4
 8001a88:	080060f0 	.word	0x080060f0
 8001a8c:	08006100 	.word	0x08006100
 8001a90:	0800611c 	.word	0x0800611c

08001a94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b092      	sub	sp, #72	; 0x48
 8001a98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a9a:	f107 0314 	add.w	r3, r7, #20
 8001a9e:	2234      	movs	r2, #52	; 0x34
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f002 ff52 	bl	800494c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001aa8:	463b      	mov	r3, r7
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	605a      	str	r2, [r3, #4]
 8001ab0:	609a      	str	r2, [r3, #8]
 8001ab2:	60da      	str	r2, [r3, #12]
 8001ab4:	611a      	str	r2, [r3, #16]

  /**Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ab6:	4b1d      	ldr	r3, [pc, #116]	; (8001b2c <SystemClock_Config+0x98>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8001abe:	4a1b      	ldr	r2, [pc, #108]	; (8001b2c <SystemClock_Config+0x98>)
 8001ac0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ac4:	6013      	str	r3, [r2, #0]
  /**Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001aca:	2301      	movs	r3, #1
 8001acc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ace:	2310      	movs	r3, #16
 8001ad0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001ada:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001ade:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8001ae0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8001ae4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ae6:	f107 0314 	add.w	r3, r7, #20
 8001aea:	4618      	mov	r0, r3
 8001aec:	f001 ff24 	bl	8003938 <HAL_RCC_OscConfig>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001af6:	f000 f81b 	bl	8001b30 <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001afa:	230f      	movs	r3, #15
 8001afc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001afe:	2303      	movs	r3, #3
 8001b00:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b02:	2300      	movs	r3, #0
 8001b04:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b06:	2300      	movs	r3, #0
 8001b08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001b0e:	463b      	mov	r3, r7
 8001b10:	2101      	movs	r1, #1
 8001b12:	4618      	mov	r0, r3
 8001b14:	f002 fa40 	bl	8003f98 <HAL_RCC_ClockConfig>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001b1e:	f000 f807 	bl	8001b30 <Error_Handler>
  }
}
 8001b22:	bf00      	nop
 8001b24:	3748      	adds	r7, #72	; 0x48
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40007000 	.word	0x40007000

08001b30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr

08001b3c <print>:
void uart_begin(UART_HandleTypeDef huart)
{
	huart1 = huart;
}
void print(char *str, ...)
{
 8001b3c:	b40f      	push	{r0, r1, r2, r3}
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b090      	sub	sp, #64	; 0x40
 8001b42:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8001b44:	2300      	movs	r3, #0
 8001b46:	87fb      	strh	r3, [r7, #62]	; 0x3e
	uint16_t len = 0;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	87bb      	strh	r3, [r7, #60]	; 0x3c
	char caractere;



	va_list liste;
	va_start(liste, str);
 8001b4c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001b50:	607b      	str	r3, [r7, #4]
	i = 0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	87fb      	strh	r3, [r7, #62]	; 0x3e
	while(str[i] != '\0')
 8001b56:	e195      	b.n	8001e84 <print+0x348>
	{
		if(str[i] == '%')
 8001b58:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001b5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001b5c:	4413      	add	r3, r2
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	2b25      	cmp	r3, #37	; 0x25
 8001b62:	f040 8185 	bne.w	8001e70 <print+0x334>
		{
			len = 0;
 8001b66:	2300      	movs	r3, #0
 8001b68:	87bb      	strh	r3, [r7, #60]	; 0x3c
			i++;
 8001b6a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	87fb      	strh	r3, [r7, #62]	; 0x3e
			switch(str[i])
 8001b70:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001b72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001b74:	4413      	add	r3, r2
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	3b43      	subs	r3, #67	; 0x43
 8001b7a:	2b35      	cmp	r3, #53	; 0x35
 8001b7c:	f200 8162 	bhi.w	8001e44 <print+0x308>
 8001b80:	a201      	add	r2, pc, #4	; (adr r2, 8001b88 <print+0x4c>)
 8001b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b86:	bf00      	nop
 8001b88:	08001def 	.word	0x08001def
 8001b8c:	08001c61 	.word	0x08001c61
 8001b90:	08001e45 	.word	0x08001e45
 8001b94:	08001e0d 	.word	0x08001e0d
 8001b98:	08001e45 	.word	0x08001e45
 8001b9c:	08001e45 	.word	0x08001e45
 8001ba0:	08001e45 	.word	0x08001e45
 8001ba4:	08001e45 	.word	0x08001e45
 8001ba8:	08001e45 	.word	0x08001e45
 8001bac:	08001c9d 	.word	0x08001c9d
 8001bb0:	08001e45 	.word	0x08001e45
 8001bb4:	08001e45 	.word	0x08001e45
 8001bb8:	08001e45 	.word	0x08001e45
 8001bbc:	08001e45 	.word	0x08001e45
 8001bc0:	08001e45 	.word	0x08001e45
 8001bc4:	08001e45 	.word	0x08001e45
 8001bc8:	08001e45 	.word	0x08001e45
 8001bcc:	08001e45 	.word	0x08001e45
 8001bd0:	08001c7f 	.word	0x08001c7f
 8001bd4:	08001e45 	.word	0x08001e45
 8001bd8:	08001e45 	.word	0x08001e45
 8001bdc:	08001dd1 	.word	0x08001dd1
 8001be0:	08001e45 	.word	0x08001e45
 8001be4:	08001e45 	.word	0x08001e45
 8001be8:	08001e45 	.word	0x08001e45
 8001bec:	08001e45 	.word	0x08001e45
 8001bf0:	08001e45 	.word	0x08001e45
 8001bf4:	08001e45 	.word	0x08001e45
 8001bf8:	08001e45 	.word	0x08001e45
 8001bfc:	08001e45 	.word	0x08001e45
 8001c00:	08001e45 	.word	0x08001e45
 8001c04:	08001e45 	.word	0x08001e45
 8001c08:	08001def 	.word	0x08001def
 8001c0c:	08001c61 	.word	0x08001c61
 8001c10:	08001e45 	.word	0x08001e45
 8001c14:	08001e0d 	.word	0x08001e0d
 8001c18:	08001e45 	.word	0x08001e45
 8001c1c:	08001e45 	.word	0x08001e45
 8001c20:	08001e45 	.word	0x08001e45
 8001c24:	08001e45 	.word	0x08001e45
 8001c28:	08001e45 	.word	0x08001e45
 8001c2c:	08001c9d 	.word	0x08001c9d
 8001c30:	08001e45 	.word	0x08001e45
 8001c34:	08001e45 	.word	0x08001e45
 8001c38:	08001e45 	.word	0x08001e45
 8001c3c:	08001e45 	.word	0x08001e45
 8001c40:	08001e45 	.word	0x08001e45
 8001c44:	08001e45 	.word	0x08001e45
 8001c48:	08001e45 	.word	0x08001e45
 8001c4c:	08001e45 	.word	0x08001e45
 8001c50:	08001c7f 	.word	0x08001c7f
 8001c54:	08001e45 	.word	0x08001e45
 8001c58:	08001e45 	.word	0x08001e45
 8001c5c:	08001dd1 	.word	0x08001dd1
			{
				case 'D'	:
				case 'd'	:	
								entier = va_arg(liste, int);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	1d1a      	adds	r2, r3, #4
 8001c64:	607a      	str	r2, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	623b      	str	r3, [r7, #32]
								len = sprintf((char *)str_var, "%d", entier);
 8001c6a:	f107 0308 	add.w	r3, r7, #8
 8001c6e:	6a3a      	ldr	r2, [r7, #32]
 8001c70:	498c      	ldr	r1, [pc, #560]	; (8001ea4 <print+0x368>)
 8001c72:	4618      	mov	r0, r3
 8001c74:	f002 fe72 	bl	800495c <siprintf>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	87bb      	strh	r3, [r7, #60]	; 0x3c
								break;
 8001c7c:	e0e5      	b.n	8001e4a <print+0x30e>
				case 'U'	:
				case 'u'	:	
								u_entier = va_arg(liste, unsigned int);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	1d1a      	adds	r2, r3, #4
 8001c82:	607a      	str	r2, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	63bb      	str	r3, [r7, #56]	; 0x38
								len = sprintf((char *)str_var, "%u", u_entier);
 8001c88:	f107 0308 	add.w	r3, r7, #8
 8001c8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c8e:	4986      	ldr	r1, [pc, #536]	; (8001ea8 <print+0x36c>)
 8001c90:	4618      	mov	r0, r3
 8001c92:	f002 fe63 	bl	800495c <siprintf>
 8001c96:	4603      	mov	r3, r0
 8001c98:	87bb      	strh	r3, [r7, #60]	; 0x3c
								break;
 8001c9a:	e0d6      	b.n	8001e4a <print+0x30e>
				case 'L'	:
				case 'l'	:	i++;
 8001c9c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	87fb      	strh	r3, [r7, #62]	; 0x3e
								switch(str[i++])
 8001ca2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001ca4:	1c5a      	adds	r2, r3, #1
 8001ca6:	87fa      	strh	r2, [r7, #62]	; 0x3e
 8001ca8:	461a      	mov	r2, r3
 8001caa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001cac:	4413      	add	r3, r2
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2b46      	cmp	r3, #70	; 0x46
 8001cb2:	d066      	beq.n	8001d82 <print+0x246>
 8001cb4:	2b46      	cmp	r3, #70	; 0x46
 8001cb6:	f2c0 8088 	blt.w	8001dca <print+0x28e>
 8001cba:	2b78      	cmp	r3, #120	; 0x78
 8001cbc:	f300 8085 	bgt.w	8001dca <print+0x28e>
 8001cc0:	2b55      	cmp	r3, #85	; 0x55
 8001cc2:	f2c0 8082 	blt.w	8001dca <print+0x28e>
 8001cc6:	3b55      	subs	r3, #85	; 0x55
 8001cc8:	2b23      	cmp	r3, #35	; 0x23
 8001cca:	d87e      	bhi.n	8001dca <print+0x28e>
 8001ccc:	a201      	add	r2, pc, #4	; (adr r2, 8001cd4 <print+0x198>)
 8001cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd2:	bf00      	nop
 8001cd4:	08001d65 	.word	0x08001d65
 8001cd8:	08001dcb 	.word	0x08001dcb
 8001cdc:	08001dcb 	.word	0x08001dcb
 8001ce0:	08001dad 	.word	0x08001dad
 8001ce4:	08001dcb 	.word	0x08001dcb
 8001ce8:	08001dcb 	.word	0x08001dcb
 8001cec:	08001dcb 	.word	0x08001dcb
 8001cf0:	08001dcb 	.word	0x08001dcb
 8001cf4:	08001dcb 	.word	0x08001dcb
 8001cf8:	08001dcb 	.word	0x08001dcb
 8001cfc:	08001dcb 	.word	0x08001dcb
 8001d00:	08001dcb 	.word	0x08001dcb
 8001d04:	08001dcb 	.word	0x08001dcb
 8001d08:	08001dcb 	.word	0x08001dcb
 8001d0c:	08001dcb 	.word	0x08001dcb
 8001d10:	08001dcb 	.word	0x08001dcb
 8001d14:	08001dcb 	.word	0x08001dcb
 8001d18:	08001d83 	.word	0x08001d83
 8001d1c:	08001dcb 	.word	0x08001dcb
 8001d20:	08001dcb 	.word	0x08001dcb
 8001d24:	08001dcb 	.word	0x08001dcb
 8001d28:	08001dcb 	.word	0x08001dcb
 8001d2c:	08001dcb 	.word	0x08001dcb
 8001d30:	08001dcb 	.word	0x08001dcb
 8001d34:	08001dcb 	.word	0x08001dcb
 8001d38:	08001dcb 	.word	0x08001dcb
 8001d3c:	08001dcb 	.word	0x08001dcb
 8001d40:	08001dcb 	.word	0x08001dcb
 8001d44:	08001dcb 	.word	0x08001dcb
 8001d48:	08001dcb 	.word	0x08001dcb
 8001d4c:	08001dcb 	.word	0x08001dcb
 8001d50:	08001dcb 	.word	0x08001dcb
 8001d54:	08001d65 	.word	0x08001d65
 8001d58:	08001dcb 	.word	0x08001dcb
 8001d5c:	08001dcb 	.word	0x08001dcb
 8001d60:	08001dad 	.word	0x08001dad
								{
									case 'U'	:
									case 'u'	:	
													long_u = va_arg(liste, unsigned long);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	1d1a      	adds	r2, r3, #4
 8001d68:	607a      	str	r2, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	637b      	str	r3, [r7, #52]	; 0x34
													len = sprintf((char *)str_var, "%lu", long_u);
 8001d6e:	f107 0308 	add.w	r3, r7, #8
 8001d72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d74:	494d      	ldr	r1, [pc, #308]	; (8001eac <print+0x370>)
 8001d76:	4618      	mov	r0, r3
 8001d78:	f002 fdf0 	bl	800495c <siprintf>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	87bb      	strh	r3, [r7, #60]	; 0x3c
													break;
 8001d80:	e026      	b.n	8001dd0 <print+0x294>
									case 'F'	:
									case 'f'	:	
													reel = va_arg(liste, double);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	3307      	adds	r3, #7
 8001d86:	f023 0307 	bic.w	r3, r3, #7
 8001d8a:	f103 0208 	add.w	r2, r3, #8
 8001d8e:	607a      	str	r2, [r7, #4]
 8001d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d94:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
													len = sprintf((char *)str_var, "%f", reel);
 8001d98:	f107 0008 	add.w	r0, r7, #8
 8001d9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001da0:	4943      	ldr	r1, [pc, #268]	; (8001eb0 <print+0x374>)
 8001da2:	f002 fddb 	bl	800495c <siprintf>
 8001da6:	4603      	mov	r3, r0
 8001da8:	87bb      	strh	r3, [r7, #60]	; 0x3c
													break;
 8001daa:	e011      	b.n	8001dd0 <print+0x294>
									case 'x'	:	
									case 'X'	:	
													long_u = va_arg(liste, unsigned long);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	1d1a      	adds	r2, r3, #4
 8001db0:	607a      	str	r2, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	637b      	str	r3, [r7, #52]	; 0x34
													len = sprintf((char *)str_var, "%lX", long_u);
 8001db6:	f107 0308 	add.w	r3, r7, #8
 8001dba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001dbc:	493d      	ldr	r1, [pc, #244]	; (8001eb4 <print+0x378>)
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f002 fdcc 	bl	800495c <siprintf>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	87bb      	strh	r3, [r7, #60]	; 0x3c
													break;
 8001dc8:	e002      	b.n	8001dd0 <print+0x294>
									default		: 	i--;
 8001dca:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001dcc:	3b01      	subs	r3, #1
 8001dce:	87fb      	strh	r3, [r7, #62]	; 0x3e
								}
				case 'x'	:
				case 'X'	:	
								u_entier = va_arg(liste, unsigned int);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	1d1a      	adds	r2, r3, #4
 8001dd4:	607a      	str	r2, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	63bb      	str	r3, [r7, #56]	; 0x38
								len = sprintf((char *)str_var, "%X", u_entier);
 8001dda:	f107 0308 	add.w	r3, r7, #8
 8001dde:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001de0:	4935      	ldr	r1, [pc, #212]	; (8001eb8 <print+0x37c>)
 8001de2:	4618      	mov	r0, r3
 8001de4:	f002 fdba 	bl	800495c <siprintf>
 8001de8:	4603      	mov	r3, r0
 8001dea:	87bb      	strh	r3, [r7, #60]	; 0x3c
								break;
 8001dec:	e02d      	b.n	8001e4a <print+0x30e>
				case 'c'	:
				case 'C'	:	
								caractere = va_arg(liste, int);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	1d1a      	adds	r2, r3, #4
 8001df2:	607a      	str	r2, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	77fb      	strb	r3, [r7, #31]
								len = sprintf((char *)str_var, "%c", caractere);
 8001df8:	7ffa      	ldrb	r2, [r7, #31]
 8001dfa:	f107 0308 	add.w	r3, r7, #8
 8001dfe:	492f      	ldr	r1, [pc, #188]	; (8001ebc <print+0x380>)
 8001e00:	4618      	mov	r0, r3
 8001e02:	f002 fdab 	bl	800495c <siprintf>
 8001e06:	4603      	mov	r3, r0
 8001e08:	87bb      	strh	r3, [r7, #60]	; 0x3c
								break;
 8001e0a:	e01e      	b.n	8001e4a <print+0x30e>
				case 'f'	:
				case 'F'	:	floatant = va_arg(liste, double);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	3307      	adds	r3, #7
 8001e10:	f023 0307 	bic.w	r3, r3, #7
 8001e14:	f103 0208 	add.w	r2, r3, #8
 8001e18:	607a      	str	r2, [r7, #4]
 8001e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1e:	4610      	mov	r0, r2
 8001e20:	4619      	mov	r1, r3
 8001e22:	f7fe fecd 	bl	8000bc0 <__aeabi_d2f>
 8001e26:	4603      	mov	r3, r0
 8001e28:	627b      	str	r3, [r7, #36]	; 0x24
								len = sprintf((char *)str_var, "%f", floatant);
 8001e2a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001e2c:	f7fe fbc0 	bl	80005b0 <__aeabi_f2d>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	f107 0008 	add.w	r0, r7, #8
 8001e38:	491d      	ldr	r1, [pc, #116]	; (8001eb0 <print+0x374>)
 8001e3a:	f002 fd8f 	bl	800495c <siprintf>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	87bb      	strh	r3, [r7, #60]	; 0x3c
								break;
 8001e42:	e002      	b.n	8001e4a <print+0x30e>
				default		:	i--;
 8001e44:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001e46:	3b01      	subs	r3, #1
 8001e48:	87fb      	strh	r3, [r7, #62]	; 0x3e
			}
			if(len != 0)
 8001e4a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d007      	beq.n	8001e60 <print+0x324>
				print_str(str_var, len);
 8001e50:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8001e52:	f107 0308 	add.w	r3, r7, #8
 8001e56:	4611      	mov	r1, r2
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f000 f84b 	bl	8001ef4 <print_str>
 8001e5e:	e00e      	b.n	8001e7e <print+0x342>
			else
				print_char((unsigned char)str[i]);
 8001e60:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001e62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001e64:	4413      	add	r3, r2
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f000 f829 	bl	8001ec0 <print_char>
 8001e6e:	e006      	b.n	8001e7e <print+0x342>
		}
		else
		{
			print_char((unsigned char)str[i]);
 8001e70:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001e72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001e74:	4413      	add	r3, r2
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f000 f821 	bl	8001ec0 <print_char>
		}
		i++;
 8001e7e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001e80:	3301      	adds	r3, #1
 8001e82:	87fb      	strh	r3, [r7, #62]	; 0x3e
	while(str[i] != '\0')
 8001e84:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001e86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001e88:	4413      	add	r3, r2
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	f47f ae63 	bne.w	8001b58 <print+0x1c>
	}
	va_end(liste);
}
 8001e92:	bf00      	nop
 8001e94:	bf00      	nop
 8001e96:	3740      	adds	r7, #64	; 0x40
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001e9e:	b004      	add	sp, #16
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	08006134 	.word	0x08006134
 8001ea8:	08006138 	.word	0x08006138
 8001eac:	0800613c 	.word	0x0800613c
 8001eb0:	08006140 	.word	0x08006140
 8001eb4:	08006144 	.word	0x08006144
 8001eb8:	08006148 	.word	0x08006148
 8001ebc:	0800614c 	.word	0x0800614c

08001ec0 <print_char>:
char print_char(uint8_t c)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef HAL_StatusUart;
	HAL_StatusUart = HAL_UART_Transmit(&huart2, &c, 1, TIMEOUT);
 8001eca:	1df9      	adds	r1, r7, #7
 8001ecc:	f241 3388 	movw	r3, #5000	; 0x1388
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	4807      	ldr	r0, [pc, #28]	; (8001ef0 <print_char+0x30>)
 8001ed4:	f002 fb41 	bl	800455a <HAL_UART_Transmit>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	73fb      	strb	r3, [r7, #15]
	if(HAL_StatusUart != HAL_OK)
 8001edc:	7bfb      	ldrb	r3, [r7, #15]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <print_char+0x26>
		return -1;
 8001ee2:	23ff      	movs	r3, #255	; 0xff
 8001ee4:	e000      	b.n	8001ee8 <print_char+0x28>
	else
		return 0;
 8001ee6:	2300      	movs	r3, #0
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3710      	adds	r7, #16
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	20000148 	.word	0x20000148

08001ef4 <print_str>:
char print_str(uint8_t *str, uint16_t len)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	460b      	mov	r3, r1
 8001efe:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef HAL_StatusUart;
	HAL_StatusUart = HAL_UART_Transmit(&huart2, str, len, TIMEOUT);
 8001f00:	887a      	ldrh	r2, [r7, #2]
 8001f02:	f241 3388 	movw	r3, #5000	; 0x1388
 8001f06:	6879      	ldr	r1, [r7, #4]
 8001f08:	4807      	ldr	r0, [pc, #28]	; (8001f28 <print_str+0x34>)
 8001f0a:	f002 fb26 	bl	800455a <HAL_UART_Transmit>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	73fb      	strb	r3, [r7, #15]
	if(HAL_StatusUart != HAL_OK)
 8001f12:	7bfb      	ldrb	r3, [r7, #15]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <print_str+0x28>
		return -1;
 8001f18:	23ff      	movs	r3, #255	; 0xff
 8001f1a:	e000      	b.n	8001f1e <print_str+0x2a>
	else
		return 0;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3710      	adds	r7, #16
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	20000148 	.word	0x20000148

08001f2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001f32:	4b15      	ldr	r3, [pc, #84]	; (8001f88 <HAL_MspInit+0x5c>)
 8001f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f36:	4a14      	ldr	r2, [pc, #80]	; (8001f88 <HAL_MspInit+0x5c>)
 8001f38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001f3c:	6253      	str	r3, [r2, #36]	; 0x24
 8001f3e:	4b12      	ldr	r3, [pc, #72]	; (8001f88 <HAL_MspInit+0x5c>)
 8001f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f42:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001f46:	60fb      	str	r3, [r7, #12]
 8001f48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f4a:	4b0f      	ldr	r3, [pc, #60]	; (8001f88 <HAL_MspInit+0x5c>)
 8001f4c:	6a1b      	ldr	r3, [r3, #32]
 8001f4e:	4a0e      	ldr	r2, [pc, #56]	; (8001f88 <HAL_MspInit+0x5c>)
 8001f50:	f043 0301 	orr.w	r3, r3, #1
 8001f54:	6213      	str	r3, [r2, #32]
 8001f56:	4b0c      	ldr	r3, [pc, #48]	; (8001f88 <HAL_MspInit+0x5c>)
 8001f58:	6a1b      	ldr	r3, [r3, #32]
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	60bb      	str	r3, [r7, #8]
 8001f60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f62:	4b09      	ldr	r3, [pc, #36]	; (8001f88 <HAL_MspInit+0x5c>)
 8001f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f66:	4a08      	ldr	r2, [pc, #32]	; (8001f88 <HAL_MspInit+0x5c>)
 8001f68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f6c:	6253      	str	r3, [r2, #36]	; 0x24
 8001f6e:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <HAL_MspInit+0x5c>)
 8001f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f76:	607b      	str	r3, [r7, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f7a:	2007      	movs	r0, #7
 8001f7c:	f000 fa3e 	bl	80023fc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f80:	bf00      	nop
 8001f82:	3710      	adds	r7, #16
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40023800 	.word	0x40023800

08001f8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f90:	e7fe      	b.n	8001f90 <NMI_Handler+0x4>

08001f92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f92:	b480      	push	{r7}
 8001f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f96:	e7fe      	b.n	8001f96 <HardFault_Handler+0x4>

08001f98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f9c:	e7fe      	b.n	8001f9c <MemManage_Handler+0x4>

08001f9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fa2:	e7fe      	b.n	8001fa2 <BusFault_Handler+0x4>

08001fa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fa8:	e7fe      	b.n	8001fa8 <UsageFault_Handler+0x4>

08001faa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001faa:	b480      	push	{r7}
 8001fac:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bc80      	pop	{r7}
 8001fb4:	4770      	bx	lr

08001fb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fba:	bf00      	nop
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bc80      	pop	{r7}
 8001fc0:	4770      	bx	lr

08001fc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr

08001fce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fd2:	f000 f925 	bl	8002220 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
	...

08001fdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b086      	sub	sp, #24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fe4:	4a14      	ldr	r2, [pc, #80]	; (8002038 <_sbrk+0x5c>)
 8001fe6:	4b15      	ldr	r3, [pc, #84]	; (800203c <_sbrk+0x60>)
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ff0:	4b13      	ldr	r3, [pc, #76]	; (8002040 <_sbrk+0x64>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d102      	bne.n	8001ffe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ff8:	4b11      	ldr	r3, [pc, #68]	; (8002040 <_sbrk+0x64>)
 8001ffa:	4a12      	ldr	r2, [pc, #72]	; (8002044 <_sbrk+0x68>)
 8001ffc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ffe:	4b10      	ldr	r3, [pc, #64]	; (8002040 <_sbrk+0x64>)
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4413      	add	r3, r2
 8002006:	693a      	ldr	r2, [r7, #16]
 8002008:	429a      	cmp	r2, r3
 800200a:	d207      	bcs.n	800201c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800200c:	f002 fc66 	bl	80048dc <__errno>
 8002010:	4603      	mov	r3, r0
 8002012:	220c      	movs	r2, #12
 8002014:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002016:	f04f 33ff 	mov.w	r3, #4294967295
 800201a:	e009      	b.n	8002030 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800201c:	4b08      	ldr	r3, [pc, #32]	; (8002040 <_sbrk+0x64>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002022:	4b07      	ldr	r3, [pc, #28]	; (8002040 <_sbrk+0x64>)
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4413      	add	r3, r2
 800202a:	4a05      	ldr	r2, [pc, #20]	; (8002040 <_sbrk+0x64>)
 800202c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800202e:	68fb      	ldr	r3, [r7, #12]
}
 8002030:	4618      	mov	r0, r3
 8002032:	3718      	adds	r7, #24
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	20014000 	.word	0x20014000
 800203c:	00000400 	.word	0x00000400
 8002040:	20000094 	.word	0x20000094
 8002044:	200001a0 	.word	0x200001a0

08002048 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800204c:	bf00      	nop
 800204e:	46bd      	mov	sp, r7
 8002050:	bc80      	pop	{r7}
 8002052:	4770      	bx	lr

08002054 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002058:	4b11      	ldr	r3, [pc, #68]	; (80020a0 <MX_USART2_UART_Init+0x4c>)
 800205a:	4a12      	ldr	r2, [pc, #72]	; (80020a4 <MX_USART2_UART_Init+0x50>)
 800205c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800205e:	4b10      	ldr	r3, [pc, #64]	; (80020a0 <MX_USART2_UART_Init+0x4c>)
 8002060:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002064:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002066:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <MX_USART2_UART_Init+0x4c>)
 8002068:	2200      	movs	r2, #0
 800206a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800206c:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <MX_USART2_UART_Init+0x4c>)
 800206e:	2200      	movs	r2, #0
 8002070:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002072:	4b0b      	ldr	r3, [pc, #44]	; (80020a0 <MX_USART2_UART_Init+0x4c>)
 8002074:	2200      	movs	r2, #0
 8002076:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002078:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <MX_USART2_UART_Init+0x4c>)
 800207a:	220c      	movs	r2, #12
 800207c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800207e:	4b08      	ldr	r3, [pc, #32]	; (80020a0 <MX_USART2_UART_Init+0x4c>)
 8002080:	2200      	movs	r2, #0
 8002082:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002084:	4b06      	ldr	r3, [pc, #24]	; (80020a0 <MX_USART2_UART_Init+0x4c>)
 8002086:	2200      	movs	r2, #0
 8002088:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800208a:	4805      	ldr	r0, [pc, #20]	; (80020a0 <MX_USART2_UART_Init+0x4c>)
 800208c:	f002 fa18 	bl	80044c0 <HAL_UART_Init>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002096:	f7ff fd4b 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	20000148 	.word	0x20000148
 80020a4:	40004400 	.word	0x40004400

080020a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b08a      	sub	sp, #40	; 0x28
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b0:	f107 0314 	add.w	r3, r7, #20
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	605a      	str	r2, [r3, #4]
 80020ba:	609a      	str	r2, [r3, #8]
 80020bc:	60da      	str	r2, [r3, #12]
 80020be:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a17      	ldr	r2, [pc, #92]	; (8002124 <HAL_UART_MspInit+0x7c>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d127      	bne.n	800211a <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020ca:	4b17      	ldr	r3, [pc, #92]	; (8002128 <HAL_UART_MspInit+0x80>)
 80020cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ce:	4a16      	ldr	r2, [pc, #88]	; (8002128 <HAL_UART_MspInit+0x80>)
 80020d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020d4:	6253      	str	r3, [r2, #36]	; 0x24
 80020d6:	4b14      	ldr	r3, [pc, #80]	; (8002128 <HAL_UART_MspInit+0x80>)
 80020d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e2:	4b11      	ldr	r3, [pc, #68]	; (8002128 <HAL_UART_MspInit+0x80>)
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	4a10      	ldr	r2, [pc, #64]	; (8002128 <HAL_UART_MspInit+0x80>)
 80020e8:	f043 0301 	orr.w	r3, r3, #1
 80020ec:	61d3      	str	r3, [r2, #28]
 80020ee:	4b0e      	ldr	r3, [pc, #56]	; (8002128 <HAL_UART_MspInit+0x80>)
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	60fb      	str	r3, [r7, #12]
 80020f8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80020fa:	230c      	movs	r3, #12
 80020fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fe:	2302      	movs	r3, #2
 8002100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002102:	2300      	movs	r3, #0
 8002104:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002106:	2303      	movs	r3, #3
 8002108:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800210a:	2307      	movs	r3, #7
 800210c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210e:	f107 0314 	add.w	r3, r7, #20
 8002112:	4619      	mov	r1, r3
 8002114:	4805      	ldr	r0, [pc, #20]	; (800212c <HAL_UART_MspInit+0x84>)
 8002116:	f000 f9a5 	bl	8002464 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800211a:	bf00      	nop
 800211c:	3728      	adds	r7, #40	; 0x28
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40004400 	.word	0x40004400
 8002128:	40023800 	.word	0x40023800
 800212c:	40020000 	.word	0x40020000

08002130 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002130:	480c      	ldr	r0, [pc, #48]	; (8002164 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002132:	490d      	ldr	r1, [pc, #52]	; (8002168 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002134:	4a0d      	ldr	r2, [pc, #52]	; (800216c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002136:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002138:	e002      	b.n	8002140 <LoopCopyDataInit>

0800213a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800213a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800213c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800213e:	3304      	adds	r3, #4

08002140 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002140:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002142:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002144:	d3f9      	bcc.n	800213a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002146:	4a0a      	ldr	r2, [pc, #40]	; (8002170 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002148:	4c0a      	ldr	r4, [pc, #40]	; (8002174 <LoopFillZerobss+0x22>)
  movs r3, #0
 800214a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800214c:	e001      	b.n	8002152 <LoopFillZerobss>

0800214e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800214e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002150:	3204      	adds	r2, #4

08002152 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002152:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002154:	d3fb      	bcc.n	800214e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002156:	f7ff ff77 	bl	8002048 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800215a:	f002 fbc5 	bl	80048e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800215e:	f7ff fc2f 	bl	80019c0 <main>
  bx lr
 8002162:	4770      	bx	lr
  ldr r0, =_sdata
 8002164:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002168:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800216c:	080061f8 	.word	0x080061f8
  ldr r2, =_sbss
 8002170:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002174:	200001a0 	.word	0x200001a0

08002178 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002178:	e7fe      	b.n	8002178 <ADC1_IRQHandler>

0800217a <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800217a:	b580      	push	{r7, lr}
 800217c:	b082      	sub	sp, #8
 800217e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002180:	2300      	movs	r3, #0
 8002182:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002184:	2003      	movs	r0, #3
 8002186:	f000 f939 	bl	80023fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800218a:	2000      	movs	r0, #0
 800218c:	f000 f80e 	bl	80021ac <HAL_InitTick>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d002      	beq.n	800219c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	71fb      	strb	r3, [r7, #7]
 800219a:	e001      	b.n	80021a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800219c:	f7ff fec6 	bl	8001f2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021a0:	79fb      	ldrb	r3, [r7, #7]
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
	...

080021ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021b4:	2300      	movs	r3, #0
 80021b6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80021b8:	4b16      	ldr	r3, [pc, #88]	; (8002214 <HAL_InitTick+0x68>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d022      	beq.n	8002206 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80021c0:	4b15      	ldr	r3, [pc, #84]	; (8002218 <HAL_InitTick+0x6c>)
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	4b13      	ldr	r3, [pc, #76]	; (8002214 <HAL_InitTick+0x68>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80021cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80021d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80021d4:	4618      	mov	r0, r3
 80021d6:	f000 f938 	bl	800244a <HAL_SYSTICK_Config>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d10f      	bne.n	8002200 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b0f      	cmp	r3, #15
 80021e4:	d809      	bhi.n	80021fa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021e6:	2200      	movs	r2, #0
 80021e8:	6879      	ldr	r1, [r7, #4]
 80021ea:	f04f 30ff 	mov.w	r0, #4294967295
 80021ee:	f000 f910 	bl	8002412 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021f2:	4a0a      	ldr	r2, [pc, #40]	; (800221c <HAL_InitTick+0x70>)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6013      	str	r3, [r2, #0]
 80021f8:	e007      	b.n	800220a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	73fb      	strb	r3, [r7, #15]
 80021fe:	e004      	b.n	800220a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	73fb      	strb	r3, [r7, #15]
 8002204:	e001      	b.n	800220a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800220a:	7bfb      	ldrb	r3, [r7, #15]
}
 800220c:	4618      	mov	r0, r3
 800220e:	3710      	adds	r7, #16
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	20000008 	.word	0x20000008
 8002218:	20000000 	.word	0x20000000
 800221c:	20000004 	.word	0x20000004

08002220 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002224:	4b05      	ldr	r3, [pc, #20]	; (800223c <HAL_IncTick+0x1c>)
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	4b05      	ldr	r3, [pc, #20]	; (8002240 <HAL_IncTick+0x20>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4413      	add	r3, r2
 800222e:	4a03      	ldr	r2, [pc, #12]	; (800223c <HAL_IncTick+0x1c>)
 8002230:	6013      	str	r3, [r2, #0]
}
 8002232:	bf00      	nop
 8002234:	46bd      	mov	sp, r7
 8002236:	bc80      	pop	{r7}
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	2000018c 	.word	0x2000018c
 8002240:	20000008 	.word	0x20000008

08002244 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  return uwTick;
 8002248:	4b02      	ldr	r3, [pc, #8]	; (8002254 <HAL_GetTick+0x10>)
 800224a:	681b      	ldr	r3, [r3, #0]
}
 800224c:	4618      	mov	r0, r3
 800224e:	46bd      	mov	sp, r7
 8002250:	bc80      	pop	{r7}
 8002252:	4770      	bx	lr
 8002254:	2000018c 	.word	0x2000018c

08002258 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002260:	f7ff fff0 	bl	8002244 <HAL_GetTick>
 8002264:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002270:	d004      	beq.n	800227c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002272:	4b09      	ldr	r3, [pc, #36]	; (8002298 <HAL_Delay+0x40>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	4413      	add	r3, r2
 800227a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800227c:	bf00      	nop
 800227e:	f7ff ffe1 	bl	8002244 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	429a      	cmp	r2, r3
 800228c:	d8f7      	bhi.n	800227e <HAL_Delay+0x26>
  {
  }
}
 800228e:	bf00      	nop
 8002290:	bf00      	nop
 8002292:	3710      	adds	r7, #16
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	20000008 	.word	0x20000008

0800229c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f003 0307 	and.w	r3, r3, #7
 80022aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022ac:	4b0c      	ldr	r3, [pc, #48]	; (80022e0 <__NVIC_SetPriorityGrouping+0x44>)
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022b2:	68ba      	ldr	r2, [r7, #8]
 80022b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022b8:	4013      	ands	r3, r2
 80022ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022ce:	4a04      	ldr	r2, [pc, #16]	; (80022e0 <__NVIC_SetPriorityGrouping+0x44>)
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	60d3      	str	r3, [r2, #12]
}
 80022d4:	bf00      	nop
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	bc80      	pop	{r7}
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	e000ed00 	.word	0xe000ed00

080022e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022e8:	4b04      	ldr	r3, [pc, #16]	; (80022fc <__NVIC_GetPriorityGrouping+0x18>)
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	0a1b      	lsrs	r3, r3, #8
 80022ee:	f003 0307 	and.w	r3, r3, #7
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bc80      	pop	{r7}
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	e000ed00 	.word	0xe000ed00

08002300 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	4603      	mov	r3, r0
 8002308:	6039      	str	r1, [r7, #0]
 800230a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800230c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002310:	2b00      	cmp	r3, #0
 8002312:	db0a      	blt.n	800232a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	b2da      	uxtb	r2, r3
 8002318:	490c      	ldr	r1, [pc, #48]	; (800234c <__NVIC_SetPriority+0x4c>)
 800231a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231e:	0112      	lsls	r2, r2, #4
 8002320:	b2d2      	uxtb	r2, r2
 8002322:	440b      	add	r3, r1
 8002324:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002328:	e00a      	b.n	8002340 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	b2da      	uxtb	r2, r3
 800232e:	4908      	ldr	r1, [pc, #32]	; (8002350 <__NVIC_SetPriority+0x50>)
 8002330:	79fb      	ldrb	r3, [r7, #7]
 8002332:	f003 030f 	and.w	r3, r3, #15
 8002336:	3b04      	subs	r3, #4
 8002338:	0112      	lsls	r2, r2, #4
 800233a:	b2d2      	uxtb	r2, r2
 800233c:	440b      	add	r3, r1
 800233e:	761a      	strb	r2, [r3, #24]
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	bc80      	pop	{r7}
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	e000e100 	.word	0xe000e100
 8002350:	e000ed00 	.word	0xe000ed00

08002354 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002354:	b480      	push	{r7}
 8002356:	b089      	sub	sp, #36	; 0x24
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f003 0307 	and.w	r3, r3, #7
 8002366:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	f1c3 0307 	rsb	r3, r3, #7
 800236e:	2b04      	cmp	r3, #4
 8002370:	bf28      	it	cs
 8002372:	2304      	movcs	r3, #4
 8002374:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	3304      	adds	r3, #4
 800237a:	2b06      	cmp	r3, #6
 800237c:	d902      	bls.n	8002384 <NVIC_EncodePriority+0x30>
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	3b03      	subs	r3, #3
 8002382:	e000      	b.n	8002386 <NVIC_EncodePriority+0x32>
 8002384:	2300      	movs	r3, #0
 8002386:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002388:	f04f 32ff 	mov.w	r2, #4294967295
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	43da      	mvns	r2, r3
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	401a      	ands	r2, r3
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800239c:	f04f 31ff 	mov.w	r1, #4294967295
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	fa01 f303 	lsl.w	r3, r1, r3
 80023a6:	43d9      	mvns	r1, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023ac:	4313      	orrs	r3, r2
         );
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3724      	adds	r7, #36	; 0x24
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr

080023b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	3b01      	subs	r3, #1
 80023c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023c8:	d301      	bcc.n	80023ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023ca:	2301      	movs	r3, #1
 80023cc:	e00f      	b.n	80023ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ce:	4a0a      	ldr	r2, [pc, #40]	; (80023f8 <SysTick_Config+0x40>)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	3b01      	subs	r3, #1
 80023d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023d6:	210f      	movs	r1, #15
 80023d8:	f04f 30ff 	mov.w	r0, #4294967295
 80023dc:	f7ff ff90 	bl	8002300 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023e0:	4b05      	ldr	r3, [pc, #20]	; (80023f8 <SysTick_Config+0x40>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023e6:	4b04      	ldr	r3, [pc, #16]	; (80023f8 <SysTick_Config+0x40>)
 80023e8:	2207      	movs	r2, #7
 80023ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	e000e010 	.word	0xe000e010

080023fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f7ff ff49 	bl	800229c <__NVIC_SetPriorityGrouping>
}
 800240a:	bf00      	nop
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b086      	sub	sp, #24
 8002416:	af00      	add	r7, sp, #0
 8002418:	4603      	mov	r3, r0
 800241a:	60b9      	str	r1, [r7, #8]
 800241c:	607a      	str	r2, [r7, #4]
 800241e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002420:	2300      	movs	r3, #0
 8002422:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002424:	f7ff ff5e 	bl	80022e4 <__NVIC_GetPriorityGrouping>
 8002428:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	68b9      	ldr	r1, [r7, #8]
 800242e:	6978      	ldr	r0, [r7, #20]
 8002430:	f7ff ff90 	bl	8002354 <NVIC_EncodePriority>
 8002434:	4602      	mov	r2, r0
 8002436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800243a:	4611      	mov	r1, r2
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff ff5f 	bl	8002300 <__NVIC_SetPriority>
}
 8002442:	bf00      	nop
 8002444:	3718      	adds	r7, #24
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b082      	sub	sp, #8
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f7ff ffb0 	bl	80023b8 <SysTick_Config>
 8002458:	4603      	mov	r3, r0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
	...

08002464 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002464:	b480      	push	{r7}
 8002466:	b087      	sub	sp, #28
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800246e:	2300      	movs	r3, #0
 8002470:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002472:	2300      	movs	r3, #0
 8002474:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002476:	2300      	movs	r3, #0
 8002478:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800247a:	e160      	b.n	800273e <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	2101      	movs	r1, #1
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	fa01 f303 	lsl.w	r3, r1, r3
 8002488:	4013      	ands	r3, r2
 800248a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2b00      	cmp	r3, #0
 8002490:	f000 8152 	beq.w	8002738 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f003 0303 	and.w	r3, r3, #3
 800249c:	2b01      	cmp	r3, #1
 800249e:	d005      	beq.n	80024ac <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d130      	bne.n	800250e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	005b      	lsls	r3, r3, #1
 80024b6:	2203      	movs	r2, #3
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	43db      	mvns	r3, r3
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	4013      	ands	r3, r2
 80024c2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	68da      	ldr	r2, [r3, #12]
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	693a      	ldr	r2, [r7, #16]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	693a      	ldr	r2, [r7, #16]
 80024da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80024e2:	2201      	movs	r2, #1
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	43db      	mvns	r3, r3
 80024ec:	693a      	ldr	r2, [r7, #16]
 80024ee:	4013      	ands	r3, r2
 80024f0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	091b      	lsrs	r3, r3, #4
 80024f8:	f003 0201 	and.w	r2, r3, #1
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	4313      	orrs	r3, r2
 8002506:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f003 0303 	and.w	r3, r3, #3
 8002516:	2b03      	cmp	r3, #3
 8002518:	d017      	beq.n	800254a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	2203      	movs	r2, #3
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	43db      	mvns	r3, r3
 800252c:	693a      	ldr	r2, [r7, #16]
 800252e:	4013      	ands	r3, r2
 8002530:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	689a      	ldr	r2, [r3, #8]
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	4313      	orrs	r3, r2
 8002542:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f003 0303 	and.w	r3, r3, #3
 8002552:	2b02      	cmp	r3, #2
 8002554:	d123      	bne.n	800259e <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	08da      	lsrs	r2, r3, #3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	3208      	adds	r2, #8
 800255e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002562:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	f003 0307 	and.w	r3, r3, #7
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	220f      	movs	r2, #15
 800256e:	fa02 f303 	lsl.w	r3, r2, r3
 8002572:	43db      	mvns	r3, r3
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	4013      	ands	r3, r2
 8002578:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	691a      	ldr	r2, [r3, #16]
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	f003 0307 	and.w	r3, r3, #7
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	fa02 f303 	lsl.w	r3, r2, r3
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	4313      	orrs	r3, r2
 800258e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	08da      	lsrs	r2, r3, #3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	3208      	adds	r2, #8
 8002598:	6939      	ldr	r1, [r7, #16]
 800259a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	2203      	movs	r2, #3
 80025aa:	fa02 f303 	lsl.w	r3, r2, r3
 80025ae:	43db      	mvns	r3, r3
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	4013      	ands	r3, r2
 80025b4:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f003 0203 	and.w	r2, r3, #3
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	fa02 f303 	lsl.w	r3, r2, r3
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	f000 80ac 	beq.w	8002738 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025e0:	4b5e      	ldr	r3, [pc, #376]	; (800275c <HAL_GPIO_Init+0x2f8>)
 80025e2:	6a1b      	ldr	r3, [r3, #32]
 80025e4:	4a5d      	ldr	r2, [pc, #372]	; (800275c <HAL_GPIO_Init+0x2f8>)
 80025e6:	f043 0301 	orr.w	r3, r3, #1
 80025ea:	6213      	str	r3, [r2, #32]
 80025ec:	4b5b      	ldr	r3, [pc, #364]	; (800275c <HAL_GPIO_Init+0x2f8>)
 80025ee:	6a1b      	ldr	r3, [r3, #32]
 80025f0:	f003 0301 	and.w	r3, r3, #1
 80025f4:	60bb      	str	r3, [r7, #8]
 80025f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80025f8:	4a59      	ldr	r2, [pc, #356]	; (8002760 <HAL_GPIO_Init+0x2fc>)
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	089b      	lsrs	r3, r3, #2
 80025fe:	3302      	adds	r3, #2
 8002600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002604:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	f003 0303 	and.w	r3, r3, #3
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	220f      	movs	r2, #15
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	43db      	mvns	r3, r3
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	4013      	ands	r3, r2
 800261a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a51      	ldr	r2, [pc, #324]	; (8002764 <HAL_GPIO_Init+0x300>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d025      	beq.n	8002670 <HAL_GPIO_Init+0x20c>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a50      	ldr	r2, [pc, #320]	; (8002768 <HAL_GPIO_Init+0x304>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d01f      	beq.n	800266c <HAL_GPIO_Init+0x208>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	4a4f      	ldr	r2, [pc, #316]	; (800276c <HAL_GPIO_Init+0x308>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d019      	beq.n	8002668 <HAL_GPIO_Init+0x204>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	4a4e      	ldr	r2, [pc, #312]	; (8002770 <HAL_GPIO_Init+0x30c>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d013      	beq.n	8002664 <HAL_GPIO_Init+0x200>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4a4d      	ldr	r2, [pc, #308]	; (8002774 <HAL_GPIO_Init+0x310>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d00d      	beq.n	8002660 <HAL_GPIO_Init+0x1fc>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4a4c      	ldr	r2, [pc, #304]	; (8002778 <HAL_GPIO_Init+0x314>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d007      	beq.n	800265c <HAL_GPIO_Init+0x1f8>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4a4b      	ldr	r2, [pc, #300]	; (800277c <HAL_GPIO_Init+0x318>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d101      	bne.n	8002658 <HAL_GPIO_Init+0x1f4>
 8002654:	2306      	movs	r3, #6
 8002656:	e00c      	b.n	8002672 <HAL_GPIO_Init+0x20e>
 8002658:	2307      	movs	r3, #7
 800265a:	e00a      	b.n	8002672 <HAL_GPIO_Init+0x20e>
 800265c:	2305      	movs	r3, #5
 800265e:	e008      	b.n	8002672 <HAL_GPIO_Init+0x20e>
 8002660:	2304      	movs	r3, #4
 8002662:	e006      	b.n	8002672 <HAL_GPIO_Init+0x20e>
 8002664:	2303      	movs	r3, #3
 8002666:	e004      	b.n	8002672 <HAL_GPIO_Init+0x20e>
 8002668:	2302      	movs	r3, #2
 800266a:	e002      	b.n	8002672 <HAL_GPIO_Init+0x20e>
 800266c:	2301      	movs	r3, #1
 800266e:	e000      	b.n	8002672 <HAL_GPIO_Init+0x20e>
 8002670:	2300      	movs	r3, #0
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	f002 0203 	and.w	r2, r2, #3
 8002678:	0092      	lsls	r2, r2, #2
 800267a:	4093      	lsls	r3, r2
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	4313      	orrs	r3, r2
 8002680:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002682:	4937      	ldr	r1, [pc, #220]	; (8002760 <HAL_GPIO_Init+0x2fc>)
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	089b      	lsrs	r3, r3, #2
 8002688:	3302      	adds	r3, #2
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002690:	4b3b      	ldr	r3, [pc, #236]	; (8002780 <HAL_GPIO_Init+0x31c>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	43db      	mvns	r3, r3
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	4013      	ands	r3, r2
 800269e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d003      	beq.n	80026b4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80026b4:	4a32      	ldr	r2, [pc, #200]	; (8002780 <HAL_GPIO_Init+0x31c>)
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80026ba:	4b31      	ldr	r3, [pc, #196]	; (8002780 <HAL_GPIO_Init+0x31c>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	43db      	mvns	r3, r3
 80026c4:	693a      	ldr	r2, [r7, #16]
 80026c6:	4013      	ands	r3, r2
 80026c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d003      	beq.n	80026de <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 80026d6:	693a      	ldr	r2, [r7, #16]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	4313      	orrs	r3, r2
 80026dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80026de:	4a28      	ldr	r2, [pc, #160]	; (8002780 <HAL_GPIO_Init+0x31c>)
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026e4:	4b26      	ldr	r3, [pc, #152]	; (8002780 <HAL_GPIO_Init+0x31c>)
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	43db      	mvns	r3, r3
 80026ee:	693a      	ldr	r2, [r7, #16]
 80026f0:	4013      	ands	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d003      	beq.n	8002708 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	4313      	orrs	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002708:	4a1d      	ldr	r2, [pc, #116]	; (8002780 <HAL_GPIO_Init+0x31c>)
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800270e:	4b1c      	ldr	r3, [pc, #112]	; (8002780 <HAL_GPIO_Init+0x31c>)
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	43db      	mvns	r3, r3
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	4013      	ands	r3, r2
 800271c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d003      	beq.n	8002732 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	4313      	orrs	r3, r2
 8002730:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002732:	4a13      	ldr	r2, [pc, #76]	; (8002780 <HAL_GPIO_Init+0x31c>)
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	3301      	adds	r3, #1
 800273c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	fa22 f303 	lsr.w	r3, r2, r3
 8002748:	2b00      	cmp	r3, #0
 800274a:	f47f ae97 	bne.w	800247c <HAL_GPIO_Init+0x18>
  }
}
 800274e:	bf00      	nop
 8002750:	bf00      	nop
 8002752:	371c      	adds	r7, #28
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	40023800 	.word	0x40023800
 8002760:	40010000 	.word	0x40010000
 8002764:	40020000 	.word	0x40020000
 8002768:	40020400 	.word	0x40020400
 800276c:	40020800 	.word	0x40020800
 8002770:	40020c00 	.word	0x40020c00
 8002774:	40021000 	.word	0x40021000
 8002778:	40021400 	.word	0x40021400
 800277c:	40021800 	.word	0x40021800
 8002780:	40010400 	.word	0x40010400

08002784 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	460b      	mov	r3, r1
 800278e:	807b      	strh	r3, [r7, #2]
 8002790:	4613      	mov	r3, r2
 8002792:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002794:	787b      	ldrb	r3, [r7, #1]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d003      	beq.n	80027a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800279a:	887a      	ldrh	r2, [r7, #2]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80027a0:	e003      	b.n	80027aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80027a2:	887b      	ldrh	r3, [r7, #2]
 80027a4:	041a      	lsls	r2, r3, #16
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	619a      	str	r2, [r3, #24]
}
 80027aa:	bf00      	nop
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr

080027b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d101      	bne.n	80027c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e12b      	b.n	8002a1e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d106      	bne.n	80027e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f7fe ff28 	bl	8001630 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2224      	movs	r2, #36	; 0x24
 80027e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f022 0201 	bic.w	r2, r2, #1
 80027f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002806:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002816:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002818:	f001 fdca 	bl	80043b0 <HAL_RCC_GetPCLK1Freq>
 800281c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	4a81      	ldr	r2, [pc, #516]	; (8002a28 <HAL_I2C_Init+0x274>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d807      	bhi.n	8002838 <HAL_I2C_Init+0x84>
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	4a80      	ldr	r2, [pc, #512]	; (8002a2c <HAL_I2C_Init+0x278>)
 800282c:	4293      	cmp	r3, r2
 800282e:	bf94      	ite	ls
 8002830:	2301      	movls	r3, #1
 8002832:	2300      	movhi	r3, #0
 8002834:	b2db      	uxtb	r3, r3
 8002836:	e006      	b.n	8002846 <HAL_I2C_Init+0x92>
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	4a7d      	ldr	r2, [pc, #500]	; (8002a30 <HAL_I2C_Init+0x27c>)
 800283c:	4293      	cmp	r3, r2
 800283e:	bf94      	ite	ls
 8002840:	2301      	movls	r3, #1
 8002842:	2300      	movhi	r3, #0
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e0e7      	b.n	8002a1e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	4a78      	ldr	r2, [pc, #480]	; (8002a34 <HAL_I2C_Init+0x280>)
 8002852:	fba2 2303 	umull	r2, r3, r2, r3
 8002856:	0c9b      	lsrs	r3, r3, #18
 8002858:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68ba      	ldr	r2, [r7, #8]
 800286a:	430a      	orrs	r2, r1
 800286c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	6a1b      	ldr	r3, [r3, #32]
 8002874:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	4a6a      	ldr	r2, [pc, #424]	; (8002a28 <HAL_I2C_Init+0x274>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d802      	bhi.n	8002888 <HAL_I2C_Init+0xd4>
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	3301      	adds	r3, #1
 8002886:	e009      	b.n	800289c <HAL_I2C_Init+0xe8>
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800288e:	fb02 f303 	mul.w	r3, r2, r3
 8002892:	4a69      	ldr	r2, [pc, #420]	; (8002a38 <HAL_I2C_Init+0x284>)
 8002894:	fba2 2303 	umull	r2, r3, r2, r3
 8002898:	099b      	lsrs	r3, r3, #6
 800289a:	3301      	adds	r3, #1
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	6812      	ldr	r2, [r2, #0]
 80028a0:	430b      	orrs	r3, r1
 80028a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	69db      	ldr	r3, [r3, #28]
 80028aa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80028ae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	495c      	ldr	r1, [pc, #368]	; (8002a28 <HAL_I2C_Init+0x274>)
 80028b8:	428b      	cmp	r3, r1
 80028ba:	d819      	bhi.n	80028f0 <HAL_I2C_Init+0x13c>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	1e59      	subs	r1, r3, #1
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80028ca:	1c59      	adds	r1, r3, #1
 80028cc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80028d0:	400b      	ands	r3, r1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d00a      	beq.n	80028ec <HAL_I2C_Init+0x138>
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	1e59      	subs	r1, r3, #1
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80028e4:	3301      	adds	r3, #1
 80028e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028ea:	e051      	b.n	8002990 <HAL_I2C_Init+0x1dc>
 80028ec:	2304      	movs	r3, #4
 80028ee:	e04f      	b.n	8002990 <HAL_I2C_Init+0x1dc>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d111      	bne.n	800291c <HAL_I2C_Init+0x168>
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	1e58      	subs	r0, r3, #1
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6859      	ldr	r1, [r3, #4]
 8002900:	460b      	mov	r3, r1
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	440b      	add	r3, r1
 8002906:	fbb0 f3f3 	udiv	r3, r0, r3
 800290a:	3301      	adds	r3, #1
 800290c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002910:	2b00      	cmp	r3, #0
 8002912:	bf0c      	ite	eq
 8002914:	2301      	moveq	r3, #1
 8002916:	2300      	movne	r3, #0
 8002918:	b2db      	uxtb	r3, r3
 800291a:	e012      	b.n	8002942 <HAL_I2C_Init+0x18e>
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	1e58      	subs	r0, r3, #1
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6859      	ldr	r1, [r3, #4]
 8002924:	460b      	mov	r3, r1
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	440b      	add	r3, r1
 800292a:	0099      	lsls	r1, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002932:	3301      	adds	r3, #1
 8002934:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002938:	2b00      	cmp	r3, #0
 800293a:	bf0c      	ite	eq
 800293c:	2301      	moveq	r3, #1
 800293e:	2300      	movne	r3, #0
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <HAL_I2C_Init+0x196>
 8002946:	2301      	movs	r3, #1
 8002948:	e022      	b.n	8002990 <HAL_I2C_Init+0x1dc>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d10e      	bne.n	8002970 <HAL_I2C_Init+0x1bc>
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	1e58      	subs	r0, r3, #1
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6859      	ldr	r1, [r3, #4]
 800295a:	460b      	mov	r3, r1
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	440b      	add	r3, r1
 8002960:	fbb0 f3f3 	udiv	r3, r0, r3
 8002964:	3301      	adds	r3, #1
 8002966:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800296a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800296e:	e00f      	b.n	8002990 <HAL_I2C_Init+0x1dc>
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	1e58      	subs	r0, r3, #1
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6859      	ldr	r1, [r3, #4]
 8002978:	460b      	mov	r3, r1
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	440b      	add	r3, r1
 800297e:	0099      	lsls	r1, r3, #2
 8002980:	440b      	add	r3, r1
 8002982:	fbb0 f3f3 	udiv	r3, r0, r3
 8002986:	3301      	adds	r3, #1
 8002988:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800298c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002990:	6879      	ldr	r1, [r7, #4]
 8002992:	6809      	ldr	r1, [r1, #0]
 8002994:	4313      	orrs	r3, r2
 8002996:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	69da      	ldr	r2, [r3, #28]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	431a      	orrs	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	430a      	orrs	r2, r1
 80029b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80029be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	6911      	ldr	r1, [r2, #16]
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	68d2      	ldr	r2, [r2, #12]
 80029ca:	4311      	orrs	r1, r2
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	6812      	ldr	r2, [r2, #0]
 80029d0:	430b      	orrs	r3, r1
 80029d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	695a      	ldr	r2, [r3, #20]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	431a      	orrs	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	430a      	orrs	r2, r1
 80029ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f042 0201 	orr.w	r2, r2, #1
 80029fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2220      	movs	r2, #32
 8002a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	000186a0 	.word	0x000186a0
 8002a2c:	001e847f 	.word	0x001e847f
 8002a30:	003d08ff 	.word	0x003d08ff
 8002a34:	431bde83 	.word	0x431bde83
 8002a38:	10624dd3 	.word	0x10624dd3

08002a3c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b088      	sub	sp, #32
 8002a40:	af02      	add	r7, sp, #8
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	607a      	str	r2, [r7, #4]
 8002a46:	461a      	mov	r2, r3
 8002a48:	460b      	mov	r3, r1
 8002a4a:	817b      	strh	r3, [r7, #10]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a50:	f7ff fbf8 	bl	8002244 <HAL_GetTick>
 8002a54:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b20      	cmp	r3, #32
 8002a60:	f040 80e0 	bne.w	8002c24 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	9300      	str	r3, [sp, #0]
 8002a68:	2319      	movs	r3, #25
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	4970      	ldr	r1, [pc, #448]	; (8002c30 <HAL_I2C_Master_Transmit+0x1f4>)
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f000 fd86 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d001      	beq.n	8002a7e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	e0d3      	b.n	8002c26 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d101      	bne.n	8002a8c <HAL_I2C_Master_Transmit+0x50>
 8002a88:	2302      	movs	r3, #2
 8002a8a:	e0cc      	b.n	8002c26 <HAL_I2C_Master_Transmit+0x1ea>
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d007      	beq.n	8002ab2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f042 0201 	orr.w	r2, r2, #1
 8002ab0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ac0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2221      	movs	r2, #33	; 0x21
 8002ac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2210      	movs	r2, #16
 8002ace:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	893a      	ldrh	r2, [r7, #8]
 8002ae2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae8:	b29a      	uxth	r2, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	4a50      	ldr	r2, [pc, #320]	; (8002c34 <HAL_I2C_Master_Transmit+0x1f8>)
 8002af2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002af4:	8979      	ldrh	r1, [r7, #10]
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	6a3a      	ldr	r2, [r7, #32]
 8002afa:	68f8      	ldr	r0, [r7, #12]
 8002afc:	f000 fbf0 	bl	80032e0 <I2C_MasterRequestWrite>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e08d      	b.n	8002c26 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	613b      	str	r3, [r7, #16]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	613b      	str	r3, [r7, #16]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	613b      	str	r3, [r7, #16]
 8002b1e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002b20:	e066      	b.n	8002bf0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	6a39      	ldr	r1, [r7, #32]
 8002b26:	68f8      	ldr	r0, [r7, #12]
 8002b28:	f000 fe00 	bl	800372c <I2C_WaitOnTXEFlagUntilTimeout>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00d      	beq.n	8002b4e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	2b04      	cmp	r3, #4
 8002b38:	d107      	bne.n	8002b4a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b48:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e06b      	b.n	8002c26 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b52:	781a      	ldrb	r2, [r3, #0]
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5e:	1c5a      	adds	r2, r3, #1
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	b29a      	uxth	r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b76:	3b01      	subs	r3, #1
 8002b78:	b29a      	uxth	r2, r3
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	695b      	ldr	r3, [r3, #20]
 8002b84:	f003 0304 	and.w	r3, r3, #4
 8002b88:	2b04      	cmp	r3, #4
 8002b8a:	d11b      	bne.n	8002bc4 <HAL_I2C_Master_Transmit+0x188>
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d017      	beq.n	8002bc4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b98:	781a      	ldrb	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba4:	1c5a      	adds	r2, r3, #1
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	b29a      	uxth	r2, r3
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bc4:	697a      	ldr	r2, [r7, #20]
 8002bc6:	6a39      	ldr	r1, [r7, #32]
 8002bc8:	68f8      	ldr	r0, [r7, #12]
 8002bca:	f000 fdf0 	bl	80037ae <I2C_WaitOnBTFFlagUntilTimeout>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00d      	beq.n	8002bf0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd8:	2b04      	cmp	r3, #4
 8002bda:	d107      	bne.n	8002bec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e01a      	b.n	8002c26 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d194      	bne.n	8002b22 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2220      	movs	r2, #32
 8002c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002c20:	2300      	movs	r3, #0
 8002c22:	e000      	b.n	8002c26 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002c24:	2302      	movs	r3, #2
  }
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3718      	adds	r7, #24
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	00100002 	.word	0x00100002
 8002c34:	ffff0000 	.word	0xffff0000

08002c38 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b08c      	sub	sp, #48	; 0x30
 8002c3c:	af02      	add	r7, sp, #8
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	607a      	str	r2, [r7, #4]
 8002c42:	461a      	mov	r2, r3
 8002c44:	460b      	mov	r3, r1
 8002c46:	817b      	strh	r3, [r7, #10]
 8002c48:	4613      	mov	r3, r2
 8002c4a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c4c:	f7ff fafa 	bl	8002244 <HAL_GetTick>
 8002c50:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	2b20      	cmp	r3, #32
 8002c5c:	f040 820b 	bne.w	8003076 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	2319      	movs	r3, #25
 8002c66:	2201      	movs	r2, #1
 8002c68:	497c      	ldr	r1, [pc, #496]	; (8002e5c <HAL_I2C_Master_Receive+0x224>)
 8002c6a:	68f8      	ldr	r0, [r7, #12]
 8002c6c:	f000 fc88 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002c76:	2302      	movs	r3, #2
 8002c78:	e1fe      	b.n	8003078 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d101      	bne.n	8002c88 <HAL_I2C_Master_Receive+0x50>
 8002c84:	2302      	movs	r3, #2
 8002c86:	e1f7      	b.n	8003078 <HAL_I2C_Master_Receive+0x440>
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d007      	beq.n	8002cae <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f042 0201 	orr.w	r2, r2, #1
 8002cac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cbc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2222      	movs	r2, #34	; 0x22
 8002cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2210      	movs	r2, #16
 8002cca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	893a      	ldrh	r2, [r7, #8]
 8002cde:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ce4:	b29a      	uxth	r2, r3
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	4a5c      	ldr	r2, [pc, #368]	; (8002e60 <HAL_I2C_Master_Receive+0x228>)
 8002cee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002cf0:	8979      	ldrh	r1, [r7, #10]
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cf6:	68f8      	ldr	r0, [r7, #12]
 8002cf8:	f000 fb74 	bl	80033e4 <I2C_MasterRequestRead>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d001      	beq.n	8002d06 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e1b8      	b.n	8003078 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d113      	bne.n	8002d36 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d0e:	2300      	movs	r3, #0
 8002d10:	623b      	str	r3, [r7, #32]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	695b      	ldr	r3, [r3, #20]
 8002d18:	623b      	str	r3, [r7, #32]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	699b      	ldr	r3, [r3, #24]
 8002d20:	623b      	str	r3, [r7, #32]
 8002d22:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	e18c      	b.n	8003050 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d11b      	bne.n	8002d76 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d4c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61fb      	str	r3, [r7, #28]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	61fb      	str	r3, [r7, #28]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	61fb      	str	r3, [r7, #28]
 8002d62:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	e16c      	b.n	8003050 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d11b      	bne.n	8002db6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d8c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d9e:	2300      	movs	r3, #0
 8002da0:	61bb      	str	r3, [r7, #24]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	695b      	ldr	r3, [r3, #20]
 8002da8:	61bb      	str	r3, [r7, #24]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	699b      	ldr	r3, [r3, #24]
 8002db0:	61bb      	str	r3, [r7, #24]
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	e14c      	b.n	8003050 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002dc4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	617b      	str	r3, [r7, #20]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	695b      	ldr	r3, [r3, #20]
 8002dd0:	617b      	str	r3, [r7, #20]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	617b      	str	r3, [r7, #20]
 8002dda:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002ddc:	e138      	b.n	8003050 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002de2:	2b03      	cmp	r3, #3
 8002de4:	f200 80f1 	bhi.w	8002fca <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d123      	bne.n	8002e38 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002df0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002df2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f000 fd1b 	bl	8003830 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e139      	b.n	8003078 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	691a      	ldr	r2, [r3, #16]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0e:	b2d2      	uxtb	r2, r2
 8002e10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e16:	1c5a      	adds	r2, r3, #1
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e20:	3b01      	subs	r3, #1
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e36:	e10b      	b.n	8003050 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d14e      	bne.n	8002ede <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e42:	9300      	str	r3, [sp, #0]
 8002e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e46:	2200      	movs	r2, #0
 8002e48:	4906      	ldr	r1, [pc, #24]	; (8002e64 <HAL_I2C_Master_Receive+0x22c>)
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f000 fb98 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d008      	beq.n	8002e68 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e10e      	b.n	8003078 <HAL_I2C_Master_Receive+0x440>
 8002e5a:	bf00      	nop
 8002e5c:	00100002 	.word	0x00100002
 8002e60:	ffff0000 	.word	0xffff0000
 8002e64:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e76:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	691a      	ldr	r2, [r3, #16]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e82:	b2d2      	uxtb	r2, r2
 8002e84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8a:	1c5a      	adds	r2, r3, #1
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e94:	3b01      	subs	r3, #1
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	b29a      	uxth	r2, r3
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	691a      	ldr	r2, [r3, #16]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb4:	b2d2      	uxtb	r2, r2
 8002eb6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebc:	1c5a      	adds	r2, r3, #1
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002edc:	e0b8      	b.n	8003050 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee0:	9300      	str	r3, [sp, #0]
 8002ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	4966      	ldr	r1, [pc, #408]	; (8003080 <HAL_I2C_Master_Receive+0x448>)
 8002ee8:	68f8      	ldr	r0, [r7, #12]
 8002eea:	f000 fb49 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d001      	beq.n	8002ef8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e0bf      	b.n	8003078 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	691a      	ldr	r2, [r3, #16]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f12:	b2d2      	uxtb	r2, r2
 8002f14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1a:	1c5a      	adds	r2, r3, #1
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f24:	3b01      	subs	r3, #1
 8002f26:	b29a      	uxth	r2, r3
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	3b01      	subs	r3, #1
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f3c:	9300      	str	r3, [sp, #0]
 8002f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f40:	2200      	movs	r2, #0
 8002f42:	494f      	ldr	r1, [pc, #316]	; (8003080 <HAL_I2C_Master_Receive+0x448>)
 8002f44:	68f8      	ldr	r0, [r7, #12]
 8002f46:	f000 fb1b 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d001      	beq.n	8002f54 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e091      	b.n	8003078 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	691a      	ldr	r2, [r3, #16]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6e:	b2d2      	uxtb	r2, r2
 8002f70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f76:	1c5a      	adds	r2, r3, #1
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f80:	3b01      	subs	r3, #1
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	b29a      	uxth	r2, r3
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	691a      	ldr	r2, [r3, #16]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa0:	b2d2      	uxtb	r2, r2
 8002fa2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa8:	1c5a      	adds	r2, r3, #1
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fb2:	3b01      	subs	r3, #1
 8002fb4:	b29a      	uxth	r2, r3
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	3b01      	subs	r3, #1
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002fc8:	e042      	b.n	8003050 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fcc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f000 fc2e 	bl	8003830 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e04c      	b.n	8003078 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	691a      	ldr	r2, [r3, #16]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe8:	b2d2      	uxtb	r2, r2
 8002fea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff0:	1c5a      	adds	r2, r3, #1
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	b29a      	uxth	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003006:	b29b      	uxth	r3, r3
 8003008:	3b01      	subs	r3, #1
 800300a:	b29a      	uxth	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	695b      	ldr	r3, [r3, #20]
 8003016:	f003 0304 	and.w	r3, r3, #4
 800301a:	2b04      	cmp	r3, #4
 800301c:	d118      	bne.n	8003050 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	691a      	ldr	r2, [r3, #16]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003028:	b2d2      	uxtb	r2, r2
 800302a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003030:	1c5a      	adds	r2, r3, #1
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800303a:	3b01      	subs	r3, #1
 800303c:	b29a      	uxth	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003046:	b29b      	uxth	r3, r3
 8003048:	3b01      	subs	r3, #1
 800304a:	b29a      	uxth	r2, r3
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003054:	2b00      	cmp	r3, #0
 8003056:	f47f aec2 	bne.w	8002dde <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2220      	movs	r2, #32
 800305e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003072:	2300      	movs	r3, #0
 8003074:	e000      	b.n	8003078 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003076:	2302      	movs	r3, #2
  }
}
 8003078:	4618      	mov	r0, r3
 800307a:	3728      	adds	r7, #40	; 0x28
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	00010004 	.word	0x00010004

08003084 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b08a      	sub	sp, #40	; 0x28
 8003088:	af02      	add	r7, sp, #8
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	607a      	str	r2, [r7, #4]
 800308e:	603b      	str	r3, [r7, #0]
 8003090:	460b      	mov	r3, r1
 8003092:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003094:	f7ff f8d6 	bl	8002244 <HAL_GetTick>
 8003098:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800309a:	2301      	movs	r3, #1
 800309c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b20      	cmp	r3, #32
 80030a8:	f040 8111 	bne.w	80032ce <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	2319      	movs	r3, #25
 80030b2:	2201      	movs	r2, #1
 80030b4:	4988      	ldr	r1, [pc, #544]	; (80032d8 <HAL_I2C_IsDeviceReady+0x254>)
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f000 fa62 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80030c2:	2302      	movs	r3, #2
 80030c4:	e104      	b.n	80032d0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d101      	bne.n	80030d4 <HAL_I2C_IsDeviceReady+0x50>
 80030d0:	2302      	movs	r3, #2
 80030d2:	e0fd      	b.n	80032d0 <HAL_I2C_IsDeviceReady+0x24c>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d007      	beq.n	80030fa <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f042 0201 	orr.w	r2, r2, #1
 80030f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003108:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2224      	movs	r2, #36	; 0x24
 800310e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	4a70      	ldr	r2, [pc, #448]	; (80032dc <HAL_I2C_IsDeviceReady+0x258>)
 800311c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800312c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	9300      	str	r3, [sp, #0]
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	2200      	movs	r2, #0
 8003136:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800313a:	68f8      	ldr	r0, [r7, #12]
 800313c:	f000 fa20 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00d      	beq.n	8003162 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003150:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003154:	d103      	bne.n	800315e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f44f 7200 	mov.w	r2, #512	; 0x200
 800315c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e0b6      	b.n	80032d0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003162:	897b      	ldrh	r3, [r7, #10]
 8003164:	b2db      	uxtb	r3, r3
 8003166:	461a      	mov	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003170:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003172:	f7ff f867 	bl	8002244 <HAL_GetTick>
 8003176:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b02      	cmp	r3, #2
 8003184:	bf0c      	ite	eq
 8003186:	2301      	moveq	r3, #1
 8003188:	2300      	movne	r3, #0
 800318a:	b2db      	uxtb	r3, r3
 800318c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	695b      	ldr	r3, [r3, #20]
 8003194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003198:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800319c:	bf0c      	ite	eq
 800319e:	2301      	moveq	r3, #1
 80031a0:	2300      	movne	r3, #0
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80031a6:	e025      	b.n	80031f4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80031a8:	f7ff f84c 	bl	8002244 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d302      	bcc.n	80031be <HAL_I2C_IsDeviceReady+0x13a>
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d103      	bne.n	80031c6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	22a0      	movs	r2, #160	; 0xa0
 80031c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	695b      	ldr	r3, [r3, #20]
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	bf0c      	ite	eq
 80031d4:	2301      	moveq	r3, #1
 80031d6:	2300      	movne	r3, #0
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031ea:	bf0c      	ite	eq
 80031ec:	2301      	moveq	r3, #1
 80031ee:	2300      	movne	r3, #0
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	2ba0      	cmp	r3, #160	; 0xa0
 80031fe:	d005      	beq.n	800320c <HAL_I2C_IsDeviceReady+0x188>
 8003200:	7dfb      	ldrb	r3, [r7, #23]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d102      	bne.n	800320c <HAL_I2C_IsDeviceReady+0x188>
 8003206:	7dbb      	ldrb	r3, [r7, #22]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d0cd      	beq.n	80031a8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2220      	movs	r2, #32
 8003210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b02      	cmp	r3, #2
 8003220:	d129      	bne.n	8003276 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003230:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003232:	2300      	movs	r3, #0
 8003234:	613b      	str	r3, [r7, #16]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	695b      	ldr	r3, [r3, #20]
 800323c:	613b      	str	r3, [r7, #16]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	613b      	str	r3, [r7, #16]
 8003246:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	9300      	str	r3, [sp, #0]
 800324c:	2319      	movs	r3, #25
 800324e:	2201      	movs	r2, #1
 8003250:	4921      	ldr	r1, [pc, #132]	; (80032d8 <HAL_I2C_IsDeviceReady+0x254>)
 8003252:	68f8      	ldr	r0, [r7, #12]
 8003254:	f000 f994 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e036      	b.n	80032d0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2220      	movs	r2, #32
 8003266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003272:	2300      	movs	r3, #0
 8003274:	e02c      	b.n	80032d0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003284:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800328e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	9300      	str	r3, [sp, #0]
 8003294:	2319      	movs	r3, #25
 8003296:	2201      	movs	r2, #1
 8003298:	490f      	ldr	r1, [pc, #60]	; (80032d8 <HAL_I2C_IsDeviceReady+0x254>)
 800329a:	68f8      	ldr	r0, [r7, #12]
 800329c:	f000 f970 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e012      	b.n	80032d0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	3301      	adds	r3, #1
 80032ae:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	f4ff af32 	bcc.w	800311e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2220      	movs	r2, #32
 80032be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e000      	b.n	80032d0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80032ce:	2302      	movs	r3, #2
  }
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3720      	adds	r7, #32
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	00100002 	.word	0x00100002
 80032dc:	ffff0000 	.word	0xffff0000

080032e0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b088      	sub	sp, #32
 80032e4:	af02      	add	r7, sp, #8
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	607a      	str	r2, [r7, #4]
 80032ea:	603b      	str	r3, [r7, #0]
 80032ec:	460b      	mov	r3, r1
 80032ee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032f4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	2b08      	cmp	r3, #8
 80032fa:	d006      	beq.n	800330a <I2C_MasterRequestWrite+0x2a>
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d003      	beq.n	800330a <I2C_MasterRequestWrite+0x2a>
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003308:	d108      	bne.n	800331c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003318:	601a      	str	r2, [r3, #0]
 800331a:	e00b      	b.n	8003334 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003320:	2b12      	cmp	r3, #18
 8003322:	d107      	bne.n	8003334 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003332:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003340:	68f8      	ldr	r0, [r7, #12]
 8003342:	f000 f91d 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d00d      	beq.n	8003368 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003356:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800335a:	d103      	bne.n	8003364 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003362:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e035      	b.n	80033d4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003370:	d108      	bne.n	8003384 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003372:	897b      	ldrh	r3, [r7, #10]
 8003374:	b2db      	uxtb	r3, r3
 8003376:	461a      	mov	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003380:	611a      	str	r2, [r3, #16]
 8003382:	e01b      	b.n	80033bc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003384:	897b      	ldrh	r3, [r7, #10]
 8003386:	11db      	asrs	r3, r3, #7
 8003388:	b2db      	uxtb	r3, r3
 800338a:	f003 0306 	and.w	r3, r3, #6
 800338e:	b2db      	uxtb	r3, r3
 8003390:	f063 030f 	orn	r3, r3, #15
 8003394:	b2da      	uxtb	r2, r3
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	490e      	ldr	r1, [pc, #56]	; (80033dc <I2C_MasterRequestWrite+0xfc>)
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f000 f943 	bl	800362e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e010      	b.n	80033d4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80033b2:	897b      	ldrh	r3, [r7, #10]
 80033b4:	b2da      	uxtb	r2, r3
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	4907      	ldr	r1, [pc, #28]	; (80033e0 <I2C_MasterRequestWrite+0x100>)
 80033c2:	68f8      	ldr	r0, [r7, #12]
 80033c4:	f000 f933 	bl	800362e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3718      	adds	r7, #24
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	00010008 	.word	0x00010008
 80033e0:	00010002 	.word	0x00010002

080033e4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b088      	sub	sp, #32
 80033e8:	af02      	add	r7, sp, #8
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	607a      	str	r2, [r7, #4]
 80033ee:	603b      	str	r3, [r7, #0]
 80033f0:	460b      	mov	r3, r1
 80033f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003408:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	2b08      	cmp	r3, #8
 800340e:	d006      	beq.n	800341e <I2C_MasterRequestRead+0x3a>
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d003      	beq.n	800341e <I2C_MasterRequestRead+0x3a>
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800341c:	d108      	bne.n	8003430 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800342c:	601a      	str	r2, [r3, #0]
 800342e:	e00b      	b.n	8003448 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003434:	2b11      	cmp	r3, #17
 8003436:	d107      	bne.n	8003448 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003446:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	9300      	str	r3, [sp, #0]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003454:	68f8      	ldr	r0, [r7, #12]
 8003456:	f000 f893 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d00d      	beq.n	800347c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800346a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800346e:	d103      	bne.n	8003478 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003476:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e079      	b.n	8003570 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	691b      	ldr	r3, [r3, #16]
 8003480:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003484:	d108      	bne.n	8003498 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003486:	897b      	ldrh	r3, [r7, #10]
 8003488:	b2db      	uxtb	r3, r3
 800348a:	f043 0301 	orr.w	r3, r3, #1
 800348e:	b2da      	uxtb	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	611a      	str	r2, [r3, #16]
 8003496:	e05f      	b.n	8003558 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003498:	897b      	ldrh	r3, [r7, #10]
 800349a:	11db      	asrs	r3, r3, #7
 800349c:	b2db      	uxtb	r3, r3
 800349e:	f003 0306 	and.w	r3, r3, #6
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	f063 030f 	orn	r3, r3, #15
 80034a8:	b2da      	uxtb	r2, r3
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	4930      	ldr	r1, [pc, #192]	; (8003578 <I2C_MasterRequestRead+0x194>)
 80034b6:	68f8      	ldr	r0, [r7, #12]
 80034b8:	f000 f8b9 	bl	800362e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e054      	b.n	8003570 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80034c6:	897b      	ldrh	r3, [r7, #10]
 80034c8:	b2da      	uxtb	r2, r3
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	4929      	ldr	r1, [pc, #164]	; (800357c <I2C_MasterRequestRead+0x198>)
 80034d6:	68f8      	ldr	r0, [r7, #12]
 80034d8:	f000 f8a9 	bl	800362e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e044      	b.n	8003570 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034e6:	2300      	movs	r3, #0
 80034e8:	613b      	str	r3, [r7, #16]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	695b      	ldr	r3, [r3, #20]
 80034f0:	613b      	str	r3, [r7, #16]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	613b      	str	r3, [r7, #16]
 80034fa:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800350a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003518:	68f8      	ldr	r0, [r7, #12]
 800351a:	f000 f831 	bl	8003580 <I2C_WaitOnFlagUntilTimeout>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00d      	beq.n	8003540 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800352e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003532:	d103      	bne.n	800353c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f44f 7200 	mov.w	r2, #512	; 0x200
 800353a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e017      	b.n	8003570 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003540:	897b      	ldrh	r3, [r7, #10]
 8003542:	11db      	asrs	r3, r3, #7
 8003544:	b2db      	uxtb	r3, r3
 8003546:	f003 0306 	and.w	r3, r3, #6
 800354a:	b2db      	uxtb	r3, r3
 800354c:	f063 030e 	orn	r3, r3, #14
 8003550:	b2da      	uxtb	r2, r3
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	4907      	ldr	r1, [pc, #28]	; (800357c <I2C_MasterRequestRead+0x198>)
 800355e:	68f8      	ldr	r0, [r7, #12]
 8003560:	f000 f865 	bl	800362e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e000      	b.n	8003570 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800356e:	2300      	movs	r3, #0
}
 8003570:	4618      	mov	r0, r3
 8003572:	3718      	adds	r7, #24
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	00010008 	.word	0x00010008
 800357c:	00010002 	.word	0x00010002

08003580 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	603b      	str	r3, [r7, #0]
 800358c:	4613      	mov	r3, r2
 800358e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003590:	e025      	b.n	80035de <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003598:	d021      	beq.n	80035de <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800359a:	f7fe fe53 	bl	8002244 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d302      	bcc.n	80035b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d116      	bne.n	80035de <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2220      	movs	r2, #32
 80035ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ca:	f043 0220 	orr.w	r2, r3, #32
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e023      	b.n	8003626 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	0c1b      	lsrs	r3, r3, #16
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d10d      	bne.n	8003604 <I2C_WaitOnFlagUntilTimeout+0x84>
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	695b      	ldr	r3, [r3, #20]
 80035ee:	43da      	mvns	r2, r3
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	4013      	ands	r3, r2
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	bf0c      	ite	eq
 80035fa:	2301      	moveq	r3, #1
 80035fc:	2300      	movne	r3, #0
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	461a      	mov	r2, r3
 8003602:	e00c      	b.n	800361e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	43da      	mvns	r2, r3
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	4013      	ands	r3, r2
 8003610:	b29b      	uxth	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	bf0c      	ite	eq
 8003616:	2301      	moveq	r3, #1
 8003618:	2300      	movne	r3, #0
 800361a:	b2db      	uxtb	r3, r3
 800361c:	461a      	mov	r2, r3
 800361e:	79fb      	ldrb	r3, [r7, #7]
 8003620:	429a      	cmp	r2, r3
 8003622:	d0b6      	beq.n	8003592 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3710      	adds	r7, #16
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800362e:	b580      	push	{r7, lr}
 8003630:	b084      	sub	sp, #16
 8003632:	af00      	add	r7, sp, #0
 8003634:	60f8      	str	r0, [r7, #12]
 8003636:	60b9      	str	r1, [r7, #8]
 8003638:	607a      	str	r2, [r7, #4]
 800363a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800363c:	e051      	b.n	80036e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	695b      	ldr	r3, [r3, #20]
 8003644:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003648:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800364c:	d123      	bne.n	8003696 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800365c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003666:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2200      	movs	r2, #0
 800366c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2220      	movs	r2, #32
 8003672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003682:	f043 0204 	orr.w	r2, r3, #4
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e046      	b.n	8003724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800369c:	d021      	beq.n	80036e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800369e:	f7fe fdd1 	bl	8002244 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d302      	bcc.n	80036b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d116      	bne.n	80036e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2220      	movs	r2, #32
 80036be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ce:	f043 0220 	orr.w	r2, r3, #32
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e020      	b.n	8003724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	0c1b      	lsrs	r3, r3, #16
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d10c      	bne.n	8003706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	43da      	mvns	r2, r3
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	4013      	ands	r3, r2
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	bf14      	ite	ne
 80036fe:	2301      	movne	r3, #1
 8003700:	2300      	moveq	r3, #0
 8003702:	b2db      	uxtb	r3, r3
 8003704:	e00b      	b.n	800371e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	699b      	ldr	r3, [r3, #24]
 800370c:	43da      	mvns	r2, r3
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	4013      	ands	r3, r2
 8003712:	b29b      	uxth	r3, r3
 8003714:	2b00      	cmp	r3, #0
 8003716:	bf14      	ite	ne
 8003718:	2301      	movne	r3, #1
 800371a:	2300      	moveq	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b00      	cmp	r3, #0
 8003720:	d18d      	bne.n	800363e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3710      	adds	r7, #16
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003738:	e02d      	b.n	8003796 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800373a:	68f8      	ldr	r0, [r7, #12]
 800373c:	f000 f8ce 	bl	80038dc <I2C_IsAcknowledgeFailed>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d001      	beq.n	800374a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e02d      	b.n	80037a6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003750:	d021      	beq.n	8003796 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003752:	f7fe fd77 	bl	8002244 <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	429a      	cmp	r2, r3
 8003760:	d302      	bcc.n	8003768 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d116      	bne.n	8003796 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2220      	movs	r2, #32
 8003772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003782:	f043 0220 	orr.w	r2, r3, #32
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e007      	b.n	80037a6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	695b      	ldr	r3, [r3, #20]
 800379c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037a0:	2b80      	cmp	r3, #128	; 0x80
 80037a2:	d1ca      	bne.n	800373a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3710      	adds	r7, #16
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b084      	sub	sp, #16
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	60f8      	str	r0, [r7, #12]
 80037b6:	60b9      	str	r1, [r7, #8]
 80037b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037ba:	e02d      	b.n	8003818 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f000 f88d 	bl	80038dc <I2C_IsAcknowledgeFailed>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d001      	beq.n	80037cc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e02d      	b.n	8003828 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037d2:	d021      	beq.n	8003818 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037d4:	f7fe fd36 	bl	8002244 <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	68ba      	ldr	r2, [r7, #8]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d302      	bcc.n	80037ea <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d116      	bne.n	8003818 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2200      	movs	r2, #0
 80037ee:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2220      	movs	r2, #32
 80037f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003804:	f043 0220 	orr.w	r2, r3, #32
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e007      	b.n	8003828 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	f003 0304 	and.w	r3, r3, #4
 8003822:	2b04      	cmp	r3, #4
 8003824:	d1ca      	bne.n	80037bc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	4618      	mov	r0, r3
 800382a:	3710      	adds	r7, #16
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800383c:	e042      	b.n	80038c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	695b      	ldr	r3, [r3, #20]
 8003844:	f003 0310 	and.w	r3, r3, #16
 8003848:	2b10      	cmp	r3, #16
 800384a:	d119      	bne.n	8003880 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f06f 0210 	mvn.w	r2, #16
 8003854:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2220      	movs	r2, #32
 8003860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e029      	b.n	80038d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003880:	f7fe fce0 	bl	8002244 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	68ba      	ldr	r2, [r7, #8]
 800388c:	429a      	cmp	r2, r3
 800388e:	d302      	bcc.n	8003896 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d116      	bne.n	80038c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2200      	movs	r2, #0
 800389a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2220      	movs	r2, #32
 80038a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b0:	f043 0220 	orr.w	r2, r3, #32
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e007      	b.n	80038d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	695b      	ldr	r3, [r3, #20]
 80038ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ce:	2b40      	cmp	r3, #64	; 0x40
 80038d0:	d1b5      	bne.n	800383e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3710      	adds	r7, #16
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038f2:	d11b      	bne.n	800392c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80038fc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2220      	movs	r2, #32
 8003908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003918:	f043 0204 	orr.w	r2, r3, #4
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e000      	b.n	800392e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	bc80      	pop	{r7}
 8003936:	4770      	bx	lr

08003938 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b088      	sub	sp, #32
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d101      	bne.n	800394a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e31d      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800394a:	4b94      	ldr	r3, [pc, #592]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f003 030c 	and.w	r3, r3, #12
 8003952:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003954:	4b91      	ldr	r3, [pc, #580]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800395c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	2b00      	cmp	r3, #0
 8003968:	d07b      	beq.n	8003a62 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	2b08      	cmp	r3, #8
 800396e:	d006      	beq.n	800397e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	2b0c      	cmp	r3, #12
 8003974:	d10f      	bne.n	8003996 <HAL_RCC_OscConfig+0x5e>
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800397c:	d10b      	bne.n	8003996 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800397e:	4b87      	ldr	r3, [pc, #540]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d06a      	beq.n	8003a60 <HAL_RCC_OscConfig+0x128>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d166      	bne.n	8003a60 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e2f7      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	2b01      	cmp	r3, #1
 800399c:	d106      	bne.n	80039ac <HAL_RCC_OscConfig+0x74>
 800399e:	4b7f      	ldr	r3, [pc, #508]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a7e      	ldr	r2, [pc, #504]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 80039a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039a8:	6013      	str	r3, [r2, #0]
 80039aa:	e02d      	b.n	8003a08 <HAL_RCC_OscConfig+0xd0>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d10c      	bne.n	80039ce <HAL_RCC_OscConfig+0x96>
 80039b4:	4b79      	ldr	r3, [pc, #484]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a78      	ldr	r2, [pc, #480]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 80039ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039be:	6013      	str	r3, [r2, #0]
 80039c0:	4b76      	ldr	r3, [pc, #472]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a75      	ldr	r2, [pc, #468]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 80039c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039ca:	6013      	str	r3, [r2, #0]
 80039cc:	e01c      	b.n	8003a08 <HAL_RCC_OscConfig+0xd0>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	2b05      	cmp	r3, #5
 80039d4:	d10c      	bne.n	80039f0 <HAL_RCC_OscConfig+0xb8>
 80039d6:	4b71      	ldr	r3, [pc, #452]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a70      	ldr	r2, [pc, #448]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 80039dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039e0:	6013      	str	r3, [r2, #0]
 80039e2:	4b6e      	ldr	r3, [pc, #440]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a6d      	ldr	r2, [pc, #436]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 80039e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039ec:	6013      	str	r3, [r2, #0]
 80039ee:	e00b      	b.n	8003a08 <HAL_RCC_OscConfig+0xd0>
 80039f0:	4b6a      	ldr	r3, [pc, #424]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a69      	ldr	r2, [pc, #420]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 80039f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039fa:	6013      	str	r3, [r2, #0]
 80039fc:	4b67      	ldr	r3, [pc, #412]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a66      	ldr	r2, [pc, #408]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003a02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d013      	beq.n	8003a38 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a10:	f7fe fc18 	bl	8002244 <HAL_GetTick>
 8003a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a16:	e008      	b.n	8003a2a <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a18:	f7fe fc14 	bl	8002244 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b64      	cmp	r3, #100	; 0x64
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e2ad      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a2a:	4b5c      	ldr	r3, [pc, #368]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d0f0      	beq.n	8003a18 <HAL_RCC_OscConfig+0xe0>
 8003a36:	e014      	b.n	8003a62 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a38:	f7fe fc04 	bl	8002244 <HAL_GetTick>
 8003a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003a3e:	e008      	b.n	8003a52 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a40:	f7fe fc00 	bl	8002244 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	2b64      	cmp	r3, #100	; 0x64
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e299      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003a52:	4b52      	ldr	r3, [pc, #328]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1f0      	bne.n	8003a40 <HAL_RCC_OscConfig+0x108>
 8003a5e:	e000      	b.n	8003a62 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d05a      	beq.n	8003b24 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	2b04      	cmp	r3, #4
 8003a72:	d005      	beq.n	8003a80 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	2b0c      	cmp	r3, #12
 8003a78:	d119      	bne.n	8003aae <HAL_RCC_OscConfig+0x176>
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d116      	bne.n	8003aae <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a80:	4b46      	ldr	r3, [pc, #280]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d005      	beq.n	8003a98 <HAL_RCC_OscConfig+0x160>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d001      	beq.n	8003a98 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e276      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a98:	4b40      	ldr	r3, [pc, #256]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	021b      	lsls	r3, r3, #8
 8003aa6:	493d      	ldr	r1, [pc, #244]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aac:	e03a      	b.n	8003b24 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	68db      	ldr	r3, [r3, #12]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d020      	beq.n	8003af8 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ab6:	4b3a      	ldr	r3, [pc, #232]	; (8003ba0 <HAL_RCC_OscConfig+0x268>)
 8003ab8:	2201      	movs	r2, #1
 8003aba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003abc:	f7fe fbc2 	bl	8002244 <HAL_GetTick>
 8003ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ac2:	e008      	b.n	8003ad6 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ac4:	f7fe fbbe 	bl	8002244 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e257      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ad6:	4b31      	ldr	r3, [pc, #196]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d0f0      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ae2:	4b2e      	ldr	r3, [pc, #184]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	021b      	lsls	r3, r3, #8
 8003af0:	492a      	ldr	r1, [pc, #168]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	604b      	str	r3, [r1, #4]
 8003af6:	e015      	b.n	8003b24 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003af8:	4b29      	ldr	r3, [pc, #164]	; (8003ba0 <HAL_RCC_OscConfig+0x268>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003afe:	f7fe fba1 	bl	8002244 <HAL_GetTick>
 8003b02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003b04:	e008      	b.n	8003b18 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b06:	f7fe fb9d 	bl	8002244 <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d901      	bls.n	8003b18 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e236      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003b18:	4b20      	ldr	r3, [pc, #128]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0302 	and.w	r3, r3, #2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1f0      	bne.n	8003b06 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0310 	and.w	r3, r3, #16
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f000 80b8 	beq.w	8003ca2 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d170      	bne.n	8003c1a <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b38:	4b18      	ldr	r3, [pc, #96]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d005      	beq.n	8003b50 <HAL_RCC_OscConfig+0x218>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	699b      	ldr	r3, [r3, #24]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d101      	bne.n	8003b50 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e21a      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a1a      	ldr	r2, [r3, #32]
 8003b54:	4b11      	ldr	r3, [pc, #68]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d921      	bls.n	8003ba4 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a1b      	ldr	r3, [r3, #32]
 8003b64:	4618      	mov	r0, r3
 8003b66:	f000 fc4b 	bl	8004400 <RCC_SetFlashLatencyFromMSIRange>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d001      	beq.n	8003b74 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e208      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b74:	4b09      	ldr	r3, [pc, #36]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a1b      	ldr	r3, [r3, #32]
 8003b80:	4906      	ldr	r1, [pc, #24]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b86:	4b05      	ldr	r3, [pc, #20]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	69db      	ldr	r3, [r3, #28]
 8003b92:	061b      	lsls	r3, r3, #24
 8003b94:	4901      	ldr	r1, [pc, #4]	; (8003b9c <HAL_RCC_OscConfig+0x264>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	604b      	str	r3, [r1, #4]
 8003b9a:	e020      	b.n	8003bde <HAL_RCC_OscConfig+0x2a6>
 8003b9c:	40023800 	.word	0x40023800
 8003ba0:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ba4:	4ba4      	ldr	r3, [pc, #656]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6a1b      	ldr	r3, [r3, #32]
 8003bb0:	49a1      	ldr	r1, [pc, #644]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bb6:	4ba0      	ldr	r3, [pc, #640]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	69db      	ldr	r3, [r3, #28]
 8003bc2:	061b      	lsls	r3, r3, #24
 8003bc4:	499c      	ldr	r1, [pc, #624]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a1b      	ldr	r3, [r3, #32]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f000 fc16 	bl	8004400 <RCC_SetFlashLatencyFromMSIRange>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e1d3      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	0b5b      	lsrs	r3, r3, #13
 8003be4:	3301      	adds	r3, #1
 8003be6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003bea:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003bee:	4a92      	ldr	r2, [pc, #584]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003bf0:	6892      	ldr	r2, [r2, #8]
 8003bf2:	0912      	lsrs	r2, r2, #4
 8003bf4:	f002 020f 	and.w	r2, r2, #15
 8003bf8:	4990      	ldr	r1, [pc, #576]	; (8003e3c <HAL_RCC_OscConfig+0x504>)
 8003bfa:	5c8a      	ldrb	r2, [r1, r2]
 8003bfc:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003bfe:	4a90      	ldr	r2, [pc, #576]	; (8003e40 <HAL_RCC_OscConfig+0x508>)
 8003c00:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003c02:	4b90      	ldr	r3, [pc, #576]	; (8003e44 <HAL_RCC_OscConfig+0x50c>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f7fe fad0 	bl	80021ac <HAL_InitTick>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003c10:	7bfb      	ldrb	r3, [r7, #15]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d045      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8003c16:	7bfb      	ldrb	r3, [r7, #15]
 8003c18:	e1b5      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d029      	beq.n	8003c76 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c22:	4b89      	ldr	r3, [pc, #548]	; (8003e48 <HAL_RCC_OscConfig+0x510>)
 8003c24:	2201      	movs	r2, #1
 8003c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c28:	f7fe fb0c 	bl	8002244 <HAL_GetTick>
 8003c2c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003c2e:	e008      	b.n	8003c42 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c30:	f7fe fb08 	bl	8002244 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e1a1      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003c42:	4b7d      	ldr	r3, [pc, #500]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d0f0      	beq.n	8003c30 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c4e:	4b7a      	ldr	r3, [pc, #488]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a1b      	ldr	r3, [r3, #32]
 8003c5a:	4977      	ldr	r1, [pc, #476]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c60:	4b75      	ldr	r3, [pc, #468]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	69db      	ldr	r3, [r3, #28]
 8003c6c:	061b      	lsls	r3, r3, #24
 8003c6e:	4972      	ldr	r1, [pc, #456]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	604b      	str	r3, [r1, #4]
 8003c74:	e015      	b.n	8003ca2 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003c76:	4b74      	ldr	r3, [pc, #464]	; (8003e48 <HAL_RCC_OscConfig+0x510>)
 8003c78:	2200      	movs	r2, #0
 8003c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c7c:	f7fe fae2 	bl	8002244 <HAL_GetTick>
 8003c80:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003c82:	e008      	b.n	8003c96 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c84:	f7fe fade 	bl	8002244 <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	2b02      	cmp	r3, #2
 8003c90:	d901      	bls.n	8003c96 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e177      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003c96:	4b68      	ldr	r3, [pc, #416]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d1f0      	bne.n	8003c84 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0308 	and.w	r3, r3, #8
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d030      	beq.n	8003d10 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d016      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cb6:	4b65      	ldr	r3, [pc, #404]	; (8003e4c <HAL_RCC_OscConfig+0x514>)
 8003cb8:	2201      	movs	r2, #1
 8003cba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cbc:	f7fe fac2 	bl	8002244 <HAL_GetTick>
 8003cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003cc2:	e008      	b.n	8003cd6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cc4:	f7fe fabe 	bl	8002244 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e157      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003cd6:	4b58      	ldr	r3, [pc, #352]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d0f0      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x38c>
 8003ce2:	e015      	b.n	8003d10 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ce4:	4b59      	ldr	r3, [pc, #356]	; (8003e4c <HAL_RCC_OscConfig+0x514>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cea:	f7fe faab 	bl	8002244 <HAL_GetTick>
 8003cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003cf0:	e008      	b.n	8003d04 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cf2:	f7fe faa7 	bl	8002244 <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d901      	bls.n	8003d04 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e140      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003d04:	4b4c      	ldr	r3, [pc, #304]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003d06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d08:	f003 0302 	and.w	r3, r3, #2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d1f0      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0304 	and.w	r3, r3, #4
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	f000 80b5 	beq.w	8003e88 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d22:	4b45      	ldr	r3, [pc, #276]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d10d      	bne.n	8003d4a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d2e:	4b42      	ldr	r3, [pc, #264]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d32:	4a41      	ldr	r2, [pc, #260]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003d34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d38:	6253      	str	r3, [r2, #36]	; 0x24
 8003d3a:	4b3f      	ldr	r3, [pc, #252]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d42:	60bb      	str	r3, [r7, #8]
 8003d44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d46:	2301      	movs	r3, #1
 8003d48:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d4a:	4b41      	ldr	r3, [pc, #260]	; (8003e50 <HAL_RCC_OscConfig+0x518>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d118      	bne.n	8003d88 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d56:	4b3e      	ldr	r3, [pc, #248]	; (8003e50 <HAL_RCC_OscConfig+0x518>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a3d      	ldr	r2, [pc, #244]	; (8003e50 <HAL_RCC_OscConfig+0x518>)
 8003d5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d62:	f7fe fa6f 	bl	8002244 <HAL_GetTick>
 8003d66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d68:	e008      	b.n	8003d7c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d6a:	f7fe fa6b 	bl	8002244 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	2b64      	cmp	r3, #100	; 0x64
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e104      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d7c:	4b34      	ldr	r3, [pc, #208]	; (8003e50 <HAL_RCC_OscConfig+0x518>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d0f0      	beq.n	8003d6a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d106      	bne.n	8003d9e <HAL_RCC_OscConfig+0x466>
 8003d90:	4b29      	ldr	r3, [pc, #164]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d94:	4a28      	ldr	r2, [pc, #160]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003d96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d9a:	6353      	str	r3, [r2, #52]	; 0x34
 8003d9c:	e02d      	b.n	8003dfa <HAL_RCC_OscConfig+0x4c2>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d10c      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x488>
 8003da6:	4b24      	ldr	r3, [pc, #144]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003daa:	4a23      	ldr	r2, [pc, #140]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003dac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003db0:	6353      	str	r3, [r2, #52]	; 0x34
 8003db2:	4b21      	ldr	r3, [pc, #132]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003db6:	4a20      	ldr	r2, [pc, #128]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003db8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003dbc:	6353      	str	r3, [r2, #52]	; 0x34
 8003dbe:	e01c      	b.n	8003dfa <HAL_RCC_OscConfig+0x4c2>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	2b05      	cmp	r3, #5
 8003dc6:	d10c      	bne.n	8003de2 <HAL_RCC_OscConfig+0x4aa>
 8003dc8:	4b1b      	ldr	r3, [pc, #108]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003dca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dcc:	4a1a      	ldr	r2, [pc, #104]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003dce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003dd2:	6353      	str	r3, [r2, #52]	; 0x34
 8003dd4:	4b18      	ldr	r3, [pc, #96]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dd8:	4a17      	ldr	r2, [pc, #92]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003dda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dde:	6353      	str	r3, [r2, #52]	; 0x34
 8003de0:	e00b      	b.n	8003dfa <HAL_RCC_OscConfig+0x4c2>
 8003de2:	4b15      	ldr	r3, [pc, #84]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003de6:	4a14      	ldr	r2, [pc, #80]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003de8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003dec:	6353      	str	r3, [r2, #52]	; 0x34
 8003dee:	4b12      	ldr	r3, [pc, #72]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003df2:	4a11      	ldr	r2, [pc, #68]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003df4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003df8:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d015      	beq.n	8003e2e <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e02:	f7fe fa1f 	bl	8002244 <HAL_GetTick>
 8003e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e08:	e00a      	b.n	8003e20 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e0a:	f7fe fa1b 	bl	8002244 <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e0b2      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e20:	4b05      	ldr	r3, [pc, #20]	; (8003e38 <HAL_RCC_OscConfig+0x500>)
 8003e22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d0ee      	beq.n	8003e0a <HAL_RCC_OscConfig+0x4d2>
 8003e2c:	e023      	b.n	8003e76 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e2e:	f7fe fa09 	bl	8002244 <HAL_GetTick>
 8003e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003e34:	e019      	b.n	8003e6a <HAL_RCC_OscConfig+0x532>
 8003e36:	bf00      	nop
 8003e38:	40023800 	.word	0x40023800
 8003e3c:	0800615c 	.word	0x0800615c
 8003e40:	20000000 	.word	0x20000000
 8003e44:	20000004 	.word	0x20000004
 8003e48:	42470020 	.word	0x42470020
 8003e4c:	42470680 	.word	0x42470680
 8003e50:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e54:	f7fe f9f6 	bl	8002244 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d901      	bls.n	8003e6a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8003e66:	2303      	movs	r3, #3
 8003e68:	e08d      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003e6a:	4b49      	ldr	r3, [pc, #292]	; (8003f90 <HAL_RCC_OscConfig+0x658>)
 8003e6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1ee      	bne.n	8003e54 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003e76:	7ffb      	ldrb	r3, [r7, #31]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d105      	bne.n	8003e88 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e7c:	4b44      	ldr	r3, [pc, #272]	; (8003f90 <HAL_RCC_OscConfig+0x658>)
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e80:	4a43      	ldr	r2, [pc, #268]	; (8003f90 <HAL_RCC_OscConfig+0x658>)
 8003e82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e86:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d079      	beq.n	8003f84 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e90:	69bb      	ldr	r3, [r7, #24]
 8003e92:	2b0c      	cmp	r3, #12
 8003e94:	d056      	beq.n	8003f44 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d13b      	bne.n	8003f16 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e9e:	4b3d      	ldr	r3, [pc, #244]	; (8003f94 <HAL_RCC_OscConfig+0x65c>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea4:	f7fe f9ce 	bl	8002244 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003eac:	f7fe f9ca 	bl	8002244 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e063      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ebe:	4b34      	ldr	r3, [pc, #208]	; (8003f90 <HAL_RCC_OscConfig+0x658>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f0      	bne.n	8003eac <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003eca:	4b31      	ldr	r3, [pc, #196]	; (8003f90 <HAL_RCC_OscConfig+0x658>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eda:	4319      	orrs	r1, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee0:	430b      	orrs	r3, r1
 8003ee2:	492b      	ldr	r1, [pc, #172]	; (8003f90 <HAL_RCC_OscConfig+0x658>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ee8:	4b2a      	ldr	r3, [pc, #168]	; (8003f94 <HAL_RCC_OscConfig+0x65c>)
 8003eea:	2201      	movs	r2, #1
 8003eec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eee:	f7fe f9a9 	bl	8002244 <HAL_GetTick>
 8003ef2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003ef4:	e008      	b.n	8003f08 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ef6:	f7fe f9a5 	bl	8002244 <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d901      	bls.n	8003f08 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e03e      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003f08:	4b21      	ldr	r3, [pc, #132]	; (8003f90 <HAL_RCC_OscConfig+0x658>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d0f0      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x5be>
 8003f14:	e036      	b.n	8003f84 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f16:	4b1f      	ldr	r3, [pc, #124]	; (8003f94 <HAL_RCC_OscConfig+0x65c>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f1c:	f7fe f992 	bl	8002244 <HAL_GetTick>
 8003f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f22:	e008      	b.n	8003f36 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f24:	f7fe f98e 	bl	8002244 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e027      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f36:	4b16      	ldr	r3, [pc, #88]	; (8003f90 <HAL_RCC_OscConfig+0x658>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1f0      	bne.n	8003f24 <HAL_RCC_OscConfig+0x5ec>
 8003f42:	e01f      	b.n	8003f84 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d101      	bne.n	8003f50 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e01a      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f50:	4b0f      	ldr	r3, [pc, #60]	; (8003f90 <HAL_RCC_OscConfig+0x658>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d10d      	bne.n	8003f80 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d106      	bne.n	8003f80 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d001      	beq.n	8003f84 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e000      	b.n	8003f86 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3720      	adds	r7, #32
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	40023800 	.word	0x40023800
 8003f94:	42470060 	.word	0x42470060

08003f98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d101      	bne.n	8003fac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e11a      	b.n	80041e2 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fac:	4b8f      	ldr	r3, [pc, #572]	; (80041ec <HAL_RCC_ClockConfig+0x254>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0301 	and.w	r3, r3, #1
 8003fb4:	683a      	ldr	r2, [r7, #0]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d919      	bls.n	8003fee <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d105      	bne.n	8003fcc <HAL_RCC_ClockConfig+0x34>
 8003fc0:	4b8a      	ldr	r3, [pc, #552]	; (80041ec <HAL_RCC_ClockConfig+0x254>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a89      	ldr	r2, [pc, #548]	; (80041ec <HAL_RCC_ClockConfig+0x254>)
 8003fc6:	f043 0304 	orr.w	r3, r3, #4
 8003fca:	6013      	str	r3, [r2, #0]
 8003fcc:	4b87      	ldr	r3, [pc, #540]	; (80041ec <HAL_RCC_ClockConfig+0x254>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f023 0201 	bic.w	r2, r3, #1
 8003fd4:	4985      	ldr	r1, [pc, #532]	; (80041ec <HAL_RCC_ClockConfig+0x254>)
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fdc:	4b83      	ldr	r3, [pc, #524]	; (80041ec <HAL_RCC_ClockConfig+0x254>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0301 	and.w	r3, r3, #1
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d001      	beq.n	8003fee <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e0f9      	b.n	80041e2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d008      	beq.n	800400c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ffa:	4b7d      	ldr	r3, [pc, #500]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	497a      	ldr	r1, [pc, #488]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 8004008:	4313      	orrs	r3, r2
 800400a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0301 	and.w	r3, r3, #1
 8004014:	2b00      	cmp	r3, #0
 8004016:	f000 808e 	beq.w	8004136 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	2b02      	cmp	r3, #2
 8004020:	d107      	bne.n	8004032 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004022:	4b73      	ldr	r3, [pc, #460]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d121      	bne.n	8004072 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e0d7      	b.n	80041e2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	2b03      	cmp	r3, #3
 8004038:	d107      	bne.n	800404a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800403a:	4b6d      	ldr	r3, [pc, #436]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d115      	bne.n	8004072 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e0cb      	b.n	80041e2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	2b01      	cmp	r3, #1
 8004050:	d107      	bne.n	8004062 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004052:	4b67      	ldr	r3, [pc, #412]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 0302 	and.w	r3, r3, #2
 800405a:	2b00      	cmp	r3, #0
 800405c:	d109      	bne.n	8004072 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e0bf      	b.n	80041e2 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004062:	4b63      	ldr	r3, [pc, #396]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e0b7      	b.n	80041e2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004072:	4b5f      	ldr	r3, [pc, #380]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	f023 0203 	bic.w	r2, r3, #3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	495c      	ldr	r1, [pc, #368]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 8004080:	4313      	orrs	r3, r2
 8004082:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004084:	f7fe f8de 	bl	8002244 <HAL_GetTick>
 8004088:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	2b02      	cmp	r3, #2
 8004090:	d112      	bne.n	80040b8 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004092:	e00a      	b.n	80040aa <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004094:	f7fe f8d6 	bl	8002244 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	f241 3288 	movw	r2, #5000	; 0x1388
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e09b      	b.n	80041e2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80040aa:	4b51      	ldr	r3, [pc, #324]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f003 030c 	and.w	r3, r3, #12
 80040b2:	2b08      	cmp	r3, #8
 80040b4:	d1ee      	bne.n	8004094 <HAL_RCC_ClockConfig+0xfc>
 80040b6:	e03e      	b.n	8004136 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	2b03      	cmp	r3, #3
 80040be:	d112      	bne.n	80040e6 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040c0:	e00a      	b.n	80040d8 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040c2:	f7fe f8bf 	bl	8002244 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e084      	b.n	80041e2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040d8:	4b45      	ldr	r3, [pc, #276]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f003 030c 	and.w	r3, r3, #12
 80040e0:	2b0c      	cmp	r3, #12
 80040e2:	d1ee      	bne.n	80040c2 <HAL_RCC_ClockConfig+0x12a>
 80040e4:	e027      	b.n	8004136 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d11d      	bne.n	800412a <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80040ee:	e00a      	b.n	8004106 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040f0:	f7fe f8a8 	bl	8002244 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80040fe:	4293      	cmp	r3, r2
 8004100:	d901      	bls.n	8004106 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e06d      	b.n	80041e2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004106:	4b3a      	ldr	r3, [pc, #232]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f003 030c 	and.w	r3, r3, #12
 800410e:	2b04      	cmp	r3, #4
 8004110:	d1ee      	bne.n	80040f0 <HAL_RCC_ClockConfig+0x158>
 8004112:	e010      	b.n	8004136 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004114:	f7fe f896 	bl	8002244 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004122:	4293      	cmp	r3, r2
 8004124:	d901      	bls.n	800412a <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e05b      	b.n	80041e2 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800412a:	4b31      	ldr	r3, [pc, #196]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 030c 	and.w	r3, r3, #12
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1ee      	bne.n	8004114 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004136:	4b2d      	ldr	r3, [pc, #180]	; (80041ec <HAL_RCC_ClockConfig+0x254>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	683a      	ldr	r2, [r7, #0]
 8004140:	429a      	cmp	r2, r3
 8004142:	d219      	bcs.n	8004178 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d105      	bne.n	8004156 <HAL_RCC_ClockConfig+0x1be>
 800414a:	4b28      	ldr	r3, [pc, #160]	; (80041ec <HAL_RCC_ClockConfig+0x254>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a27      	ldr	r2, [pc, #156]	; (80041ec <HAL_RCC_ClockConfig+0x254>)
 8004150:	f043 0304 	orr.w	r3, r3, #4
 8004154:	6013      	str	r3, [r2, #0]
 8004156:	4b25      	ldr	r3, [pc, #148]	; (80041ec <HAL_RCC_ClockConfig+0x254>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f023 0201 	bic.w	r2, r3, #1
 800415e:	4923      	ldr	r1, [pc, #140]	; (80041ec <HAL_RCC_ClockConfig+0x254>)
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	4313      	orrs	r3, r2
 8004164:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004166:	4b21      	ldr	r3, [pc, #132]	; (80041ec <HAL_RCC_ClockConfig+0x254>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	683a      	ldr	r2, [r7, #0]
 8004170:	429a      	cmp	r2, r3
 8004172:	d001      	beq.n	8004178 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e034      	b.n	80041e2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0304 	and.w	r3, r3, #4
 8004180:	2b00      	cmp	r3, #0
 8004182:	d008      	beq.n	8004196 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004184:	4b1a      	ldr	r3, [pc, #104]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	4917      	ldr	r1, [pc, #92]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 8004192:	4313      	orrs	r3, r2
 8004194:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0308 	and.w	r3, r3, #8
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d009      	beq.n	80041b6 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041a2:	4b13      	ldr	r3, [pc, #76]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	691b      	ldr	r3, [r3, #16]
 80041ae:	00db      	lsls	r3, r3, #3
 80041b0:	490f      	ldr	r1, [pc, #60]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041b6:	f000 f823 	bl	8004200 <HAL_RCC_GetSysClockFreq>
 80041ba:	4602      	mov	r2, r0
 80041bc:	4b0c      	ldr	r3, [pc, #48]	; (80041f0 <HAL_RCC_ClockConfig+0x258>)
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	091b      	lsrs	r3, r3, #4
 80041c2:	f003 030f 	and.w	r3, r3, #15
 80041c6:	490b      	ldr	r1, [pc, #44]	; (80041f4 <HAL_RCC_ClockConfig+0x25c>)
 80041c8:	5ccb      	ldrb	r3, [r1, r3]
 80041ca:	fa22 f303 	lsr.w	r3, r2, r3
 80041ce:	4a0a      	ldr	r2, [pc, #40]	; (80041f8 <HAL_RCC_ClockConfig+0x260>)
 80041d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80041d2:	4b0a      	ldr	r3, [pc, #40]	; (80041fc <HAL_RCC_ClockConfig+0x264>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7fd ffe8 	bl	80021ac <HAL_InitTick>
 80041dc:	4603      	mov	r3, r0
 80041de:	72fb      	strb	r3, [r7, #11]

  return status;
 80041e0:	7afb      	ldrb	r3, [r7, #11]
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3710      	adds	r7, #16
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	40023c00 	.word	0x40023c00
 80041f0:	40023800 	.word	0x40023800
 80041f4:	0800615c 	.word	0x0800615c
 80041f8:	20000000 	.word	0x20000000
 80041fc:	20000004 	.word	0x20000004

08004200 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004200:	b5b0      	push	{r4, r5, r7, lr}
 8004202:	b086      	sub	sp, #24
 8004204:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8004206:	4b61      	ldr	r3, [pc, #388]	; (800438c <HAL_RCC_GetSysClockFreq+0x18c>)
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f003 030c 	and.w	r3, r3, #12
 8004212:	2b0c      	cmp	r3, #12
 8004214:	d00d      	beq.n	8004232 <HAL_RCC_GetSysClockFreq+0x32>
 8004216:	2b0c      	cmp	r3, #12
 8004218:	f200 80a4 	bhi.w	8004364 <HAL_RCC_GetSysClockFreq+0x164>
 800421c:	2b04      	cmp	r3, #4
 800421e:	d002      	beq.n	8004226 <HAL_RCC_GetSysClockFreq+0x26>
 8004220:	2b08      	cmp	r3, #8
 8004222:	d003      	beq.n	800422c <HAL_RCC_GetSysClockFreq+0x2c>
 8004224:	e09e      	b.n	8004364 <HAL_RCC_GetSysClockFreq+0x164>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004226:	4b5a      	ldr	r3, [pc, #360]	; (8004390 <HAL_RCC_GetSysClockFreq+0x190>)
 8004228:	613b      	str	r3, [r7, #16]
      break;
 800422a:	e0a9      	b.n	8004380 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800422c:	4b59      	ldr	r3, [pc, #356]	; (8004394 <HAL_RCC_GetSysClockFreq+0x194>)
 800422e:	613b      	str	r3, [r7, #16]
      break;
 8004230:	e0a6      	b.n	8004380 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	0c9b      	lsrs	r3, r3, #18
 8004236:	f003 030f 	and.w	r3, r3, #15
 800423a:	4a57      	ldr	r2, [pc, #348]	; (8004398 <HAL_RCC_GetSysClockFreq+0x198>)
 800423c:	5cd3      	ldrb	r3, [r2, r3]
 800423e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	0d9b      	lsrs	r3, r3, #22
 8004244:	f003 0303 	and.w	r3, r3, #3
 8004248:	3301      	adds	r3, #1
 800424a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800424c:	4b4f      	ldr	r3, [pc, #316]	; (800438c <HAL_RCC_GetSysClockFreq+0x18c>)
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004254:	2b00      	cmp	r3, #0
 8004256:	d041      	beq.n	80042dc <HAL_RCC_GetSysClockFreq+0xdc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	461c      	mov	r4, r3
 800425c:	f04f 0500 	mov.w	r5, #0
 8004260:	4620      	mov	r0, r4
 8004262:	4629      	mov	r1, r5
 8004264:	f04f 0200 	mov.w	r2, #0
 8004268:	f04f 0300 	mov.w	r3, #0
 800426c:	014b      	lsls	r3, r1, #5
 800426e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004272:	0142      	lsls	r2, r0, #5
 8004274:	4610      	mov	r0, r2
 8004276:	4619      	mov	r1, r3
 8004278:	1b00      	subs	r0, r0, r4
 800427a:	eb61 0105 	sbc.w	r1, r1, r5
 800427e:	f04f 0200 	mov.w	r2, #0
 8004282:	f04f 0300 	mov.w	r3, #0
 8004286:	018b      	lsls	r3, r1, #6
 8004288:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800428c:	0182      	lsls	r2, r0, #6
 800428e:	1a12      	subs	r2, r2, r0
 8004290:	eb63 0301 	sbc.w	r3, r3, r1
 8004294:	f04f 0000 	mov.w	r0, #0
 8004298:	f04f 0100 	mov.w	r1, #0
 800429c:	00d9      	lsls	r1, r3, #3
 800429e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80042a2:	00d0      	lsls	r0, r2, #3
 80042a4:	4602      	mov	r2, r0
 80042a6:	460b      	mov	r3, r1
 80042a8:	1912      	adds	r2, r2, r4
 80042aa:	eb45 0303 	adc.w	r3, r5, r3
 80042ae:	f04f 0000 	mov.w	r0, #0
 80042b2:	f04f 0100 	mov.w	r1, #0
 80042b6:	0259      	lsls	r1, r3, #9
 80042b8:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80042bc:	0250      	lsls	r0, r2, #9
 80042be:	4602      	mov	r2, r0
 80042c0:	460b      	mov	r3, r1
 80042c2:	4610      	mov	r0, r2
 80042c4:	4619      	mov	r1, r3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	461a      	mov	r2, r3
 80042ca:	f04f 0300 	mov.w	r3, #0
 80042ce:	f7fc fdfb 	bl	8000ec8 <__aeabi_uldivmod>
 80042d2:	4602      	mov	r2, r0
 80042d4:	460b      	mov	r3, r1
 80042d6:	4613      	mov	r3, r2
 80042d8:	617b      	str	r3, [r7, #20]
 80042da:	e040      	b.n	800435e <HAL_RCC_GetSysClockFreq+0x15e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	461c      	mov	r4, r3
 80042e0:	f04f 0500 	mov.w	r5, #0
 80042e4:	4620      	mov	r0, r4
 80042e6:	4629      	mov	r1, r5
 80042e8:	f04f 0200 	mov.w	r2, #0
 80042ec:	f04f 0300 	mov.w	r3, #0
 80042f0:	014b      	lsls	r3, r1, #5
 80042f2:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80042f6:	0142      	lsls	r2, r0, #5
 80042f8:	4610      	mov	r0, r2
 80042fa:	4619      	mov	r1, r3
 80042fc:	1b00      	subs	r0, r0, r4
 80042fe:	eb61 0105 	sbc.w	r1, r1, r5
 8004302:	f04f 0200 	mov.w	r2, #0
 8004306:	f04f 0300 	mov.w	r3, #0
 800430a:	018b      	lsls	r3, r1, #6
 800430c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004310:	0182      	lsls	r2, r0, #6
 8004312:	1a12      	subs	r2, r2, r0
 8004314:	eb63 0301 	sbc.w	r3, r3, r1
 8004318:	f04f 0000 	mov.w	r0, #0
 800431c:	f04f 0100 	mov.w	r1, #0
 8004320:	00d9      	lsls	r1, r3, #3
 8004322:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004326:	00d0      	lsls	r0, r2, #3
 8004328:	4602      	mov	r2, r0
 800432a:	460b      	mov	r3, r1
 800432c:	1912      	adds	r2, r2, r4
 800432e:	eb45 0303 	adc.w	r3, r5, r3
 8004332:	f04f 0000 	mov.w	r0, #0
 8004336:	f04f 0100 	mov.w	r1, #0
 800433a:	0299      	lsls	r1, r3, #10
 800433c:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004340:	0290      	lsls	r0, r2, #10
 8004342:	4602      	mov	r2, r0
 8004344:	460b      	mov	r3, r1
 8004346:	4610      	mov	r0, r2
 8004348:	4619      	mov	r1, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	461a      	mov	r2, r3
 800434e:	f04f 0300 	mov.w	r3, #0
 8004352:	f7fc fdb9 	bl	8000ec8 <__aeabi_uldivmod>
 8004356:	4602      	mov	r2, r0
 8004358:	460b      	mov	r3, r1
 800435a:	4613      	mov	r3, r2
 800435c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	613b      	str	r3, [r7, #16]
      break;
 8004362:	e00d      	b.n	8004380 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004364:	4b09      	ldr	r3, [pc, #36]	; (800438c <HAL_RCC_GetSysClockFreq+0x18c>)
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	0b5b      	lsrs	r3, r3, #13
 800436a:	f003 0307 	and.w	r3, r3, #7
 800436e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	3301      	adds	r3, #1
 8004374:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004378:	fa02 f303 	lsl.w	r3, r2, r3
 800437c:	613b      	str	r3, [r7, #16]
      break;
 800437e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004380:	693b      	ldr	r3, [r7, #16]
}
 8004382:	4618      	mov	r0, r3
 8004384:	3718      	adds	r7, #24
 8004386:	46bd      	mov	sp, r7
 8004388:	bdb0      	pop	{r4, r5, r7, pc}
 800438a:	bf00      	nop
 800438c:	40023800 	.word	0x40023800
 8004390:	00f42400 	.word	0x00f42400
 8004394:	007a1200 	.word	0x007a1200
 8004398:	08006150 	.word	0x08006150

0800439c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800439c:	b480      	push	{r7}
 800439e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043a0:	4b02      	ldr	r3, [pc, #8]	; (80043ac <HAL_RCC_GetHCLKFreq+0x10>)
 80043a2:	681b      	ldr	r3, [r3, #0]
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bc80      	pop	{r7}
 80043aa:	4770      	bx	lr
 80043ac:	20000000 	.word	0x20000000

080043b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80043b4:	f7ff fff2 	bl	800439c <HAL_RCC_GetHCLKFreq>
 80043b8:	4602      	mov	r2, r0
 80043ba:	4b05      	ldr	r3, [pc, #20]	; (80043d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	0a1b      	lsrs	r3, r3, #8
 80043c0:	f003 0307 	and.w	r3, r3, #7
 80043c4:	4903      	ldr	r1, [pc, #12]	; (80043d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043c6:	5ccb      	ldrb	r3, [r1, r3]
 80043c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	40023800 	.word	0x40023800
 80043d4:	0800616c 	.word	0x0800616c

080043d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80043dc:	f7ff ffde 	bl	800439c <HAL_RCC_GetHCLKFreq>
 80043e0:	4602      	mov	r2, r0
 80043e2:	4b05      	ldr	r3, [pc, #20]	; (80043f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	0adb      	lsrs	r3, r3, #11
 80043e8:	f003 0307 	and.w	r3, r3, #7
 80043ec:	4903      	ldr	r1, [pc, #12]	; (80043fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80043ee:	5ccb      	ldrb	r3, [r1, r3]
 80043f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	40023800 	.word	0x40023800
 80043fc:	0800616c 	.word	0x0800616c

08004400 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8004400:	b480      	push	{r7}
 8004402:	b087      	sub	sp, #28
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004408:	2300      	movs	r3, #0
 800440a:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800440c:	4b29      	ldr	r3, [pc, #164]	; (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d12c      	bne.n	8004472 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004418:	4b26      	ldr	r3, [pc, #152]	; (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800441a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d005      	beq.n	8004430 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004424:	4b24      	ldr	r3, [pc, #144]	; (80044b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800442c:	617b      	str	r3, [r7, #20]
 800442e:	e016      	b.n	800445e <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004430:	4b20      	ldr	r3, [pc, #128]	; (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004434:	4a1f      	ldr	r2, [pc, #124]	; (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004436:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800443a:	6253      	str	r3, [r2, #36]	; 0x24
 800443c:	4b1d      	ldr	r3, [pc, #116]	; (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800443e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004440:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004444:	60fb      	str	r3, [r7, #12]
 8004446:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004448:	4b1b      	ldr	r3, [pc, #108]	; (80044b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8004450:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8004452:	4b18      	ldr	r3, [pc, #96]	; (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004456:	4a17      	ldr	r2, [pc, #92]	; (80044b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004458:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800445c:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004464:	d105      	bne.n	8004472 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800446c:	d101      	bne.n	8004472 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800446e:	2301      	movs	r3, #1
 8004470:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d105      	bne.n	8004484 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8004478:	4b10      	ldr	r3, [pc, #64]	; (80044bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a0f      	ldr	r2, [pc, #60]	; (80044bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800447e:	f043 0304 	orr.w	r3, r3, #4
 8004482:	6013      	str	r3, [r2, #0]
 8004484:	4b0d      	ldr	r3, [pc, #52]	; (80044bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f023 0201 	bic.w	r2, r3, #1
 800448c:	490b      	ldr	r1, [pc, #44]	; (80044bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	4313      	orrs	r3, r2
 8004492:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004494:	4b09      	ldr	r3, [pc, #36]	; (80044bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0301 	and.w	r3, r3, #1
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	429a      	cmp	r2, r3
 80044a0:	d001      	beq.n	80044a6 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e000      	b.n	80044a8 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	371c      	adds	r7, #28
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bc80      	pop	{r7}
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	40023800 	.word	0x40023800
 80044b8:	40007000 	.word	0x40007000
 80044bc:	40023c00 	.word	0x40023c00

080044c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e03f      	b.n	8004552 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d106      	bne.n	80044ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f7fd fdde 	bl	80020a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2224      	movs	r2, #36	; 0x24
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68da      	ldr	r2, [r3, #12]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004502:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 f905 	bl	8004714 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	691a      	ldr	r2, [r3, #16]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004518:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	695a      	ldr	r2, [r3, #20]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004528:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68da      	ldr	r2, [r3, #12]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004538:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2220      	movs	r2, #32
 8004544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2220      	movs	r2, #32
 800454c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3708      	adds	r7, #8
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}

0800455a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800455a:	b580      	push	{r7, lr}
 800455c:	b08a      	sub	sp, #40	; 0x28
 800455e:	af02      	add	r7, sp, #8
 8004560:	60f8      	str	r0, [r7, #12]
 8004562:	60b9      	str	r1, [r7, #8]
 8004564:	603b      	str	r3, [r7, #0]
 8004566:	4613      	mov	r3, r2
 8004568:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800456a:	2300      	movs	r3, #0
 800456c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b20      	cmp	r3, #32
 8004578:	d17c      	bne.n	8004674 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d002      	beq.n	8004586 <HAL_UART_Transmit+0x2c>
 8004580:	88fb      	ldrh	r3, [r7, #6]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e075      	b.n	8004676 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004590:	2b01      	cmp	r3, #1
 8004592:	d101      	bne.n	8004598 <HAL_UART_Transmit+0x3e>
 8004594:	2302      	movs	r3, #2
 8004596:	e06e      	b.n	8004676 <HAL_UART_Transmit+0x11c>
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2200      	movs	r2, #0
 80045a4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2221      	movs	r2, #33	; 0x21
 80045aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045ae:	f7fd fe49 	bl	8002244 <HAL_GetTick>
 80045b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	88fa      	ldrh	r2, [r7, #6]
 80045b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	88fa      	ldrh	r2, [r7, #6]
 80045be:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045c8:	d108      	bne.n	80045dc <HAL_UART_Transmit+0x82>
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d104      	bne.n	80045dc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80045d2:	2300      	movs	r3, #0
 80045d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	61bb      	str	r3, [r7, #24]
 80045da:	e003      	b.n	80045e4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045e0:	2300      	movs	r3, #0
 80045e2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80045ec:	e02a      	b.n	8004644 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	9300      	str	r3, [sp, #0]
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	2200      	movs	r2, #0
 80045f6:	2180      	movs	r1, #128	; 0x80
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f000 f840 	bl	800467e <UART_WaitOnFlagUntilTimeout>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d001      	beq.n	8004608 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e036      	b.n	8004676 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004608:	69fb      	ldr	r3, [r7, #28]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10b      	bne.n	8004626 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	881b      	ldrh	r3, [r3, #0]
 8004612:	461a      	mov	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800461c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	3302      	adds	r3, #2
 8004622:	61bb      	str	r3, [r7, #24]
 8004624:	e007      	b.n	8004636 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	781a      	ldrb	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	3301      	adds	r3, #1
 8004634:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800463a:	b29b      	uxth	r3, r3
 800463c:	3b01      	subs	r3, #1
 800463e:	b29a      	uxth	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004648:	b29b      	uxth	r3, r3
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1cf      	bne.n	80045ee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	2200      	movs	r2, #0
 8004656:	2140      	movs	r1, #64	; 0x40
 8004658:	68f8      	ldr	r0, [r7, #12]
 800465a:	f000 f810 	bl	800467e <UART_WaitOnFlagUntilTimeout>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d001      	beq.n	8004668 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e006      	b.n	8004676 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2220      	movs	r2, #32
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004670:	2300      	movs	r3, #0
 8004672:	e000      	b.n	8004676 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004674:	2302      	movs	r3, #2
  }
}
 8004676:	4618      	mov	r0, r3
 8004678:	3720      	adds	r7, #32
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}

0800467e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800467e:	b580      	push	{r7, lr}
 8004680:	b084      	sub	sp, #16
 8004682:	af00      	add	r7, sp, #0
 8004684:	60f8      	str	r0, [r7, #12]
 8004686:	60b9      	str	r1, [r7, #8]
 8004688:	603b      	str	r3, [r7, #0]
 800468a:	4613      	mov	r3, r2
 800468c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800468e:	e02c      	b.n	80046ea <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004696:	d028      	beq.n	80046ea <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d007      	beq.n	80046ae <UART_WaitOnFlagUntilTimeout+0x30>
 800469e:	f7fd fdd1 	bl	8002244 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	69ba      	ldr	r2, [r7, #24]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d21d      	bcs.n	80046ea <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	68da      	ldr	r2, [r3, #12]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80046bc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	695a      	ldr	r2, [r3, #20]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f022 0201 	bic.w	r2, r2, #1
 80046cc:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2220      	movs	r2, #32
 80046d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2220      	movs	r2, #32
 80046da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e00f      	b.n	800470a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	4013      	ands	r3, r2
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	bf0c      	ite	eq
 80046fa:	2301      	moveq	r3, #1
 80046fc:	2300      	movne	r3, #0
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	461a      	mov	r2, r3
 8004702:	79fb      	ldrb	r3, [r7, #7]
 8004704:	429a      	cmp	r2, r3
 8004706:	d0c3      	beq.n	8004690 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3710      	adds	r7, #16
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
	...

08004714 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b084      	sub	sp, #16
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	68da      	ldr	r2, [r3, #12]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	430a      	orrs	r2, r1
 8004730:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	689a      	ldr	r2, [r3, #8]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	431a      	orrs	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	695b      	ldr	r3, [r3, #20]
 8004740:	431a      	orrs	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	69db      	ldr	r3, [r3, #28]
 8004746:	4313      	orrs	r3, r2
 8004748:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004754:	f023 030c 	bic.w	r3, r3, #12
 8004758:	687a      	ldr	r2, [r7, #4]
 800475a:	6812      	ldr	r2, [r2, #0]
 800475c:	68b9      	ldr	r1, [r7, #8]
 800475e:	430b      	orrs	r3, r1
 8004760:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	695b      	ldr	r3, [r3, #20]
 8004768:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	699a      	ldr	r2, [r3, #24]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	430a      	orrs	r2, r1
 8004776:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a55      	ldr	r2, [pc, #340]	; (80048d4 <UART_SetConfig+0x1c0>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d103      	bne.n	800478a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004782:	f7ff fe29 	bl	80043d8 <HAL_RCC_GetPCLK2Freq>
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	e002      	b.n	8004790 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800478a:	f7ff fe11 	bl	80043b0 <HAL_RCC_GetPCLK1Freq>
 800478e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	69db      	ldr	r3, [r3, #28]
 8004794:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004798:	d14c      	bne.n	8004834 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800479a:	68fa      	ldr	r2, [r7, #12]
 800479c:	4613      	mov	r3, r2
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	4413      	add	r3, r2
 80047a2:	009a      	lsls	r2, r3, #2
 80047a4:	441a      	add	r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	005b      	lsls	r3, r3, #1
 80047ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80047b0:	4a49      	ldr	r2, [pc, #292]	; (80048d8 <UART_SetConfig+0x1c4>)
 80047b2:	fba2 2303 	umull	r2, r3, r2, r3
 80047b6:	095b      	lsrs	r3, r3, #5
 80047b8:	0119      	lsls	r1, r3, #4
 80047ba:	68fa      	ldr	r2, [r7, #12]
 80047bc:	4613      	mov	r3, r2
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	4413      	add	r3, r2
 80047c2:	009a      	lsls	r2, r3, #2
 80047c4:	441a      	add	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	005b      	lsls	r3, r3, #1
 80047cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80047d0:	4b41      	ldr	r3, [pc, #260]	; (80048d8 <UART_SetConfig+0x1c4>)
 80047d2:	fba3 0302 	umull	r0, r3, r3, r2
 80047d6:	095b      	lsrs	r3, r3, #5
 80047d8:	2064      	movs	r0, #100	; 0x64
 80047da:	fb00 f303 	mul.w	r3, r0, r3
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	00db      	lsls	r3, r3, #3
 80047e2:	3332      	adds	r3, #50	; 0x32
 80047e4:	4a3c      	ldr	r2, [pc, #240]	; (80048d8 <UART_SetConfig+0x1c4>)
 80047e6:	fba2 2303 	umull	r2, r3, r2, r3
 80047ea:	095b      	lsrs	r3, r3, #5
 80047ec:	005b      	lsls	r3, r3, #1
 80047ee:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80047f2:	4419      	add	r1, r3
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	4613      	mov	r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	4413      	add	r3, r2
 80047fc:	009a      	lsls	r2, r3, #2
 80047fe:	441a      	add	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	fbb2 f2f3 	udiv	r2, r2, r3
 800480a:	4b33      	ldr	r3, [pc, #204]	; (80048d8 <UART_SetConfig+0x1c4>)
 800480c:	fba3 0302 	umull	r0, r3, r3, r2
 8004810:	095b      	lsrs	r3, r3, #5
 8004812:	2064      	movs	r0, #100	; 0x64
 8004814:	fb00 f303 	mul.w	r3, r0, r3
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	00db      	lsls	r3, r3, #3
 800481c:	3332      	adds	r3, #50	; 0x32
 800481e:	4a2e      	ldr	r2, [pc, #184]	; (80048d8 <UART_SetConfig+0x1c4>)
 8004820:	fba2 2303 	umull	r2, r3, r2, r3
 8004824:	095b      	lsrs	r3, r3, #5
 8004826:	f003 0207 	and.w	r2, r3, #7
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	440a      	add	r2, r1
 8004830:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004832:	e04a      	b.n	80048ca <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004834:	68fa      	ldr	r2, [r7, #12]
 8004836:	4613      	mov	r3, r2
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	4413      	add	r3, r2
 800483c:	009a      	lsls	r2, r3, #2
 800483e:	441a      	add	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	fbb2 f3f3 	udiv	r3, r2, r3
 800484a:	4a23      	ldr	r2, [pc, #140]	; (80048d8 <UART_SetConfig+0x1c4>)
 800484c:	fba2 2303 	umull	r2, r3, r2, r3
 8004850:	095b      	lsrs	r3, r3, #5
 8004852:	0119      	lsls	r1, r3, #4
 8004854:	68fa      	ldr	r2, [r7, #12]
 8004856:	4613      	mov	r3, r2
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	4413      	add	r3, r2
 800485c:	009a      	lsls	r2, r3, #2
 800485e:	441a      	add	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	fbb2 f2f3 	udiv	r2, r2, r3
 800486a:	4b1b      	ldr	r3, [pc, #108]	; (80048d8 <UART_SetConfig+0x1c4>)
 800486c:	fba3 0302 	umull	r0, r3, r3, r2
 8004870:	095b      	lsrs	r3, r3, #5
 8004872:	2064      	movs	r0, #100	; 0x64
 8004874:	fb00 f303 	mul.w	r3, r0, r3
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	011b      	lsls	r3, r3, #4
 800487c:	3332      	adds	r3, #50	; 0x32
 800487e:	4a16      	ldr	r2, [pc, #88]	; (80048d8 <UART_SetConfig+0x1c4>)
 8004880:	fba2 2303 	umull	r2, r3, r2, r3
 8004884:	095b      	lsrs	r3, r3, #5
 8004886:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800488a:	4419      	add	r1, r3
 800488c:	68fa      	ldr	r2, [r7, #12]
 800488e:	4613      	mov	r3, r2
 8004890:	009b      	lsls	r3, r3, #2
 8004892:	4413      	add	r3, r2
 8004894:	009a      	lsls	r2, r3, #2
 8004896:	441a      	add	r2, r3
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	fbb2 f2f3 	udiv	r2, r2, r3
 80048a2:	4b0d      	ldr	r3, [pc, #52]	; (80048d8 <UART_SetConfig+0x1c4>)
 80048a4:	fba3 0302 	umull	r0, r3, r3, r2
 80048a8:	095b      	lsrs	r3, r3, #5
 80048aa:	2064      	movs	r0, #100	; 0x64
 80048ac:	fb00 f303 	mul.w	r3, r0, r3
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	011b      	lsls	r3, r3, #4
 80048b4:	3332      	adds	r3, #50	; 0x32
 80048b6:	4a08      	ldr	r2, [pc, #32]	; (80048d8 <UART_SetConfig+0x1c4>)
 80048b8:	fba2 2303 	umull	r2, r3, r2, r3
 80048bc:	095b      	lsrs	r3, r3, #5
 80048be:	f003 020f 	and.w	r2, r3, #15
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	440a      	add	r2, r1
 80048c8:	609a      	str	r2, [r3, #8]
}
 80048ca:	bf00      	nop
 80048cc:	3710      	adds	r7, #16
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	40013800 	.word	0x40013800
 80048d8:	51eb851f 	.word	0x51eb851f

080048dc <__errno>:
 80048dc:	4b01      	ldr	r3, [pc, #4]	; (80048e4 <__errno+0x8>)
 80048de:	6818      	ldr	r0, [r3, #0]
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	2000000c 	.word	0x2000000c

080048e8 <__libc_init_array>:
 80048e8:	b570      	push	{r4, r5, r6, lr}
 80048ea:	2600      	movs	r6, #0
 80048ec:	4d0c      	ldr	r5, [pc, #48]	; (8004920 <__libc_init_array+0x38>)
 80048ee:	4c0d      	ldr	r4, [pc, #52]	; (8004924 <__libc_init_array+0x3c>)
 80048f0:	1b64      	subs	r4, r4, r5
 80048f2:	10a4      	asrs	r4, r4, #2
 80048f4:	42a6      	cmp	r6, r4
 80048f6:	d109      	bne.n	800490c <__libc_init_array+0x24>
 80048f8:	f001 fbec 	bl	80060d4 <_init>
 80048fc:	2600      	movs	r6, #0
 80048fe:	4d0a      	ldr	r5, [pc, #40]	; (8004928 <__libc_init_array+0x40>)
 8004900:	4c0a      	ldr	r4, [pc, #40]	; (800492c <__libc_init_array+0x44>)
 8004902:	1b64      	subs	r4, r4, r5
 8004904:	10a4      	asrs	r4, r4, #2
 8004906:	42a6      	cmp	r6, r4
 8004908:	d105      	bne.n	8004916 <__libc_init_array+0x2e>
 800490a:	bd70      	pop	{r4, r5, r6, pc}
 800490c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004910:	4798      	blx	r3
 8004912:	3601      	adds	r6, #1
 8004914:	e7ee      	b.n	80048f4 <__libc_init_array+0xc>
 8004916:	f855 3b04 	ldr.w	r3, [r5], #4
 800491a:	4798      	blx	r3
 800491c:	3601      	adds	r6, #1
 800491e:	e7f2      	b.n	8004906 <__libc_init_array+0x1e>
 8004920:	080061f0 	.word	0x080061f0
 8004924:	080061f0 	.word	0x080061f0
 8004928:	080061f0 	.word	0x080061f0
 800492c:	080061f4 	.word	0x080061f4

08004930 <memcpy>:
 8004930:	440a      	add	r2, r1
 8004932:	4291      	cmp	r1, r2
 8004934:	f100 33ff 	add.w	r3, r0, #4294967295
 8004938:	d100      	bne.n	800493c <memcpy+0xc>
 800493a:	4770      	bx	lr
 800493c:	b510      	push	{r4, lr}
 800493e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004942:	4291      	cmp	r1, r2
 8004944:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004948:	d1f9      	bne.n	800493e <memcpy+0xe>
 800494a:	bd10      	pop	{r4, pc}

0800494c <memset>:
 800494c:	4603      	mov	r3, r0
 800494e:	4402      	add	r2, r0
 8004950:	4293      	cmp	r3, r2
 8004952:	d100      	bne.n	8004956 <memset+0xa>
 8004954:	4770      	bx	lr
 8004956:	f803 1b01 	strb.w	r1, [r3], #1
 800495a:	e7f9      	b.n	8004950 <memset+0x4>

0800495c <siprintf>:
 800495c:	b40e      	push	{r1, r2, r3}
 800495e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004962:	b500      	push	{lr}
 8004964:	b09c      	sub	sp, #112	; 0x70
 8004966:	ab1d      	add	r3, sp, #116	; 0x74
 8004968:	9002      	str	r0, [sp, #8]
 800496a:	9006      	str	r0, [sp, #24]
 800496c:	9107      	str	r1, [sp, #28]
 800496e:	9104      	str	r1, [sp, #16]
 8004970:	4808      	ldr	r0, [pc, #32]	; (8004994 <siprintf+0x38>)
 8004972:	4909      	ldr	r1, [pc, #36]	; (8004998 <siprintf+0x3c>)
 8004974:	f853 2b04 	ldr.w	r2, [r3], #4
 8004978:	9105      	str	r1, [sp, #20]
 800497a:	6800      	ldr	r0, [r0, #0]
 800497c:	a902      	add	r1, sp, #8
 800497e:	9301      	str	r3, [sp, #4]
 8004980:	f000 f868 	bl	8004a54 <_svfiprintf_r>
 8004984:	2200      	movs	r2, #0
 8004986:	9b02      	ldr	r3, [sp, #8]
 8004988:	701a      	strb	r2, [r3, #0]
 800498a:	b01c      	add	sp, #112	; 0x70
 800498c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004990:	b003      	add	sp, #12
 8004992:	4770      	bx	lr
 8004994:	2000000c 	.word	0x2000000c
 8004998:	ffff0208 	.word	0xffff0208

0800499c <__ssputs_r>:
 800499c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049a0:	688e      	ldr	r6, [r1, #8]
 80049a2:	4682      	mov	sl, r0
 80049a4:	429e      	cmp	r6, r3
 80049a6:	460c      	mov	r4, r1
 80049a8:	4690      	mov	r8, r2
 80049aa:	461f      	mov	r7, r3
 80049ac:	d838      	bhi.n	8004a20 <__ssputs_r+0x84>
 80049ae:	898a      	ldrh	r2, [r1, #12]
 80049b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80049b4:	d032      	beq.n	8004a1c <__ssputs_r+0x80>
 80049b6:	6825      	ldr	r5, [r4, #0]
 80049b8:	6909      	ldr	r1, [r1, #16]
 80049ba:	3301      	adds	r3, #1
 80049bc:	eba5 0901 	sub.w	r9, r5, r1
 80049c0:	6965      	ldr	r5, [r4, #20]
 80049c2:	444b      	add	r3, r9
 80049c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80049c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80049cc:	106d      	asrs	r5, r5, #1
 80049ce:	429d      	cmp	r5, r3
 80049d0:	bf38      	it	cc
 80049d2:	461d      	movcc	r5, r3
 80049d4:	0553      	lsls	r3, r2, #21
 80049d6:	d531      	bpl.n	8004a3c <__ssputs_r+0xa0>
 80049d8:	4629      	mov	r1, r5
 80049da:	f000 fb45 	bl	8005068 <_malloc_r>
 80049de:	4606      	mov	r6, r0
 80049e0:	b950      	cbnz	r0, 80049f8 <__ssputs_r+0x5c>
 80049e2:	230c      	movs	r3, #12
 80049e4:	f04f 30ff 	mov.w	r0, #4294967295
 80049e8:	f8ca 3000 	str.w	r3, [sl]
 80049ec:	89a3      	ldrh	r3, [r4, #12]
 80049ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049f2:	81a3      	strh	r3, [r4, #12]
 80049f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049f8:	464a      	mov	r2, r9
 80049fa:	6921      	ldr	r1, [r4, #16]
 80049fc:	f7ff ff98 	bl	8004930 <memcpy>
 8004a00:	89a3      	ldrh	r3, [r4, #12]
 8004a02:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004a06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a0a:	81a3      	strh	r3, [r4, #12]
 8004a0c:	6126      	str	r6, [r4, #16]
 8004a0e:	444e      	add	r6, r9
 8004a10:	6026      	str	r6, [r4, #0]
 8004a12:	463e      	mov	r6, r7
 8004a14:	6165      	str	r5, [r4, #20]
 8004a16:	eba5 0509 	sub.w	r5, r5, r9
 8004a1a:	60a5      	str	r5, [r4, #8]
 8004a1c:	42be      	cmp	r6, r7
 8004a1e:	d900      	bls.n	8004a22 <__ssputs_r+0x86>
 8004a20:	463e      	mov	r6, r7
 8004a22:	4632      	mov	r2, r6
 8004a24:	4641      	mov	r1, r8
 8004a26:	6820      	ldr	r0, [r4, #0]
 8004a28:	f000 fab8 	bl	8004f9c <memmove>
 8004a2c:	68a3      	ldr	r3, [r4, #8]
 8004a2e:	6822      	ldr	r2, [r4, #0]
 8004a30:	1b9b      	subs	r3, r3, r6
 8004a32:	4432      	add	r2, r6
 8004a34:	2000      	movs	r0, #0
 8004a36:	60a3      	str	r3, [r4, #8]
 8004a38:	6022      	str	r2, [r4, #0]
 8004a3a:	e7db      	b.n	80049f4 <__ssputs_r+0x58>
 8004a3c:	462a      	mov	r2, r5
 8004a3e:	f000 fb6d 	bl	800511c <_realloc_r>
 8004a42:	4606      	mov	r6, r0
 8004a44:	2800      	cmp	r0, #0
 8004a46:	d1e1      	bne.n	8004a0c <__ssputs_r+0x70>
 8004a48:	4650      	mov	r0, sl
 8004a4a:	6921      	ldr	r1, [r4, #16]
 8004a4c:	f000 fac0 	bl	8004fd0 <_free_r>
 8004a50:	e7c7      	b.n	80049e2 <__ssputs_r+0x46>
	...

08004a54 <_svfiprintf_r>:
 8004a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a58:	4698      	mov	r8, r3
 8004a5a:	898b      	ldrh	r3, [r1, #12]
 8004a5c:	4607      	mov	r7, r0
 8004a5e:	061b      	lsls	r3, r3, #24
 8004a60:	460d      	mov	r5, r1
 8004a62:	4614      	mov	r4, r2
 8004a64:	b09d      	sub	sp, #116	; 0x74
 8004a66:	d50e      	bpl.n	8004a86 <_svfiprintf_r+0x32>
 8004a68:	690b      	ldr	r3, [r1, #16]
 8004a6a:	b963      	cbnz	r3, 8004a86 <_svfiprintf_r+0x32>
 8004a6c:	2140      	movs	r1, #64	; 0x40
 8004a6e:	f000 fafb 	bl	8005068 <_malloc_r>
 8004a72:	6028      	str	r0, [r5, #0]
 8004a74:	6128      	str	r0, [r5, #16]
 8004a76:	b920      	cbnz	r0, 8004a82 <_svfiprintf_r+0x2e>
 8004a78:	230c      	movs	r3, #12
 8004a7a:	603b      	str	r3, [r7, #0]
 8004a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a80:	e0d1      	b.n	8004c26 <_svfiprintf_r+0x1d2>
 8004a82:	2340      	movs	r3, #64	; 0x40
 8004a84:	616b      	str	r3, [r5, #20]
 8004a86:	2300      	movs	r3, #0
 8004a88:	9309      	str	r3, [sp, #36]	; 0x24
 8004a8a:	2320      	movs	r3, #32
 8004a8c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004a90:	2330      	movs	r3, #48	; 0x30
 8004a92:	f04f 0901 	mov.w	r9, #1
 8004a96:	f8cd 800c 	str.w	r8, [sp, #12]
 8004a9a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004c40 <_svfiprintf_r+0x1ec>
 8004a9e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004aa2:	4623      	mov	r3, r4
 8004aa4:	469a      	mov	sl, r3
 8004aa6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004aaa:	b10a      	cbz	r2, 8004ab0 <_svfiprintf_r+0x5c>
 8004aac:	2a25      	cmp	r2, #37	; 0x25
 8004aae:	d1f9      	bne.n	8004aa4 <_svfiprintf_r+0x50>
 8004ab0:	ebba 0b04 	subs.w	fp, sl, r4
 8004ab4:	d00b      	beq.n	8004ace <_svfiprintf_r+0x7a>
 8004ab6:	465b      	mov	r3, fp
 8004ab8:	4622      	mov	r2, r4
 8004aba:	4629      	mov	r1, r5
 8004abc:	4638      	mov	r0, r7
 8004abe:	f7ff ff6d 	bl	800499c <__ssputs_r>
 8004ac2:	3001      	adds	r0, #1
 8004ac4:	f000 80aa 	beq.w	8004c1c <_svfiprintf_r+0x1c8>
 8004ac8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004aca:	445a      	add	r2, fp
 8004acc:	9209      	str	r2, [sp, #36]	; 0x24
 8004ace:	f89a 3000 	ldrb.w	r3, [sl]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f000 80a2 	beq.w	8004c1c <_svfiprintf_r+0x1c8>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	f04f 32ff 	mov.w	r2, #4294967295
 8004ade:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ae2:	f10a 0a01 	add.w	sl, sl, #1
 8004ae6:	9304      	str	r3, [sp, #16]
 8004ae8:	9307      	str	r3, [sp, #28]
 8004aea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004aee:	931a      	str	r3, [sp, #104]	; 0x68
 8004af0:	4654      	mov	r4, sl
 8004af2:	2205      	movs	r2, #5
 8004af4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004af8:	4851      	ldr	r0, [pc, #324]	; (8004c40 <_svfiprintf_r+0x1ec>)
 8004afa:	f000 fa41 	bl	8004f80 <memchr>
 8004afe:	9a04      	ldr	r2, [sp, #16]
 8004b00:	b9d8      	cbnz	r0, 8004b3a <_svfiprintf_r+0xe6>
 8004b02:	06d0      	lsls	r0, r2, #27
 8004b04:	bf44      	itt	mi
 8004b06:	2320      	movmi	r3, #32
 8004b08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b0c:	0711      	lsls	r1, r2, #28
 8004b0e:	bf44      	itt	mi
 8004b10:	232b      	movmi	r3, #43	; 0x2b
 8004b12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b16:	f89a 3000 	ldrb.w	r3, [sl]
 8004b1a:	2b2a      	cmp	r3, #42	; 0x2a
 8004b1c:	d015      	beq.n	8004b4a <_svfiprintf_r+0xf6>
 8004b1e:	4654      	mov	r4, sl
 8004b20:	2000      	movs	r0, #0
 8004b22:	f04f 0c0a 	mov.w	ip, #10
 8004b26:	9a07      	ldr	r2, [sp, #28]
 8004b28:	4621      	mov	r1, r4
 8004b2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b2e:	3b30      	subs	r3, #48	; 0x30
 8004b30:	2b09      	cmp	r3, #9
 8004b32:	d94e      	bls.n	8004bd2 <_svfiprintf_r+0x17e>
 8004b34:	b1b0      	cbz	r0, 8004b64 <_svfiprintf_r+0x110>
 8004b36:	9207      	str	r2, [sp, #28]
 8004b38:	e014      	b.n	8004b64 <_svfiprintf_r+0x110>
 8004b3a:	eba0 0308 	sub.w	r3, r0, r8
 8004b3e:	fa09 f303 	lsl.w	r3, r9, r3
 8004b42:	4313      	orrs	r3, r2
 8004b44:	46a2      	mov	sl, r4
 8004b46:	9304      	str	r3, [sp, #16]
 8004b48:	e7d2      	b.n	8004af0 <_svfiprintf_r+0x9c>
 8004b4a:	9b03      	ldr	r3, [sp, #12]
 8004b4c:	1d19      	adds	r1, r3, #4
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	9103      	str	r1, [sp, #12]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	bfbb      	ittet	lt
 8004b56:	425b      	neglt	r3, r3
 8004b58:	f042 0202 	orrlt.w	r2, r2, #2
 8004b5c:	9307      	strge	r3, [sp, #28]
 8004b5e:	9307      	strlt	r3, [sp, #28]
 8004b60:	bfb8      	it	lt
 8004b62:	9204      	strlt	r2, [sp, #16]
 8004b64:	7823      	ldrb	r3, [r4, #0]
 8004b66:	2b2e      	cmp	r3, #46	; 0x2e
 8004b68:	d10c      	bne.n	8004b84 <_svfiprintf_r+0x130>
 8004b6a:	7863      	ldrb	r3, [r4, #1]
 8004b6c:	2b2a      	cmp	r3, #42	; 0x2a
 8004b6e:	d135      	bne.n	8004bdc <_svfiprintf_r+0x188>
 8004b70:	9b03      	ldr	r3, [sp, #12]
 8004b72:	3402      	adds	r4, #2
 8004b74:	1d1a      	adds	r2, r3, #4
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	9203      	str	r2, [sp, #12]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	bfb8      	it	lt
 8004b7e:	f04f 33ff 	movlt.w	r3, #4294967295
 8004b82:	9305      	str	r3, [sp, #20]
 8004b84:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004c50 <_svfiprintf_r+0x1fc>
 8004b88:	2203      	movs	r2, #3
 8004b8a:	4650      	mov	r0, sl
 8004b8c:	7821      	ldrb	r1, [r4, #0]
 8004b8e:	f000 f9f7 	bl	8004f80 <memchr>
 8004b92:	b140      	cbz	r0, 8004ba6 <_svfiprintf_r+0x152>
 8004b94:	2340      	movs	r3, #64	; 0x40
 8004b96:	eba0 000a 	sub.w	r0, r0, sl
 8004b9a:	fa03 f000 	lsl.w	r0, r3, r0
 8004b9e:	9b04      	ldr	r3, [sp, #16]
 8004ba0:	3401      	adds	r4, #1
 8004ba2:	4303      	orrs	r3, r0
 8004ba4:	9304      	str	r3, [sp, #16]
 8004ba6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004baa:	2206      	movs	r2, #6
 8004bac:	4825      	ldr	r0, [pc, #148]	; (8004c44 <_svfiprintf_r+0x1f0>)
 8004bae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004bb2:	f000 f9e5 	bl	8004f80 <memchr>
 8004bb6:	2800      	cmp	r0, #0
 8004bb8:	d038      	beq.n	8004c2c <_svfiprintf_r+0x1d8>
 8004bba:	4b23      	ldr	r3, [pc, #140]	; (8004c48 <_svfiprintf_r+0x1f4>)
 8004bbc:	bb1b      	cbnz	r3, 8004c06 <_svfiprintf_r+0x1b2>
 8004bbe:	9b03      	ldr	r3, [sp, #12]
 8004bc0:	3307      	adds	r3, #7
 8004bc2:	f023 0307 	bic.w	r3, r3, #7
 8004bc6:	3308      	adds	r3, #8
 8004bc8:	9303      	str	r3, [sp, #12]
 8004bca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bcc:	4433      	add	r3, r6
 8004bce:	9309      	str	r3, [sp, #36]	; 0x24
 8004bd0:	e767      	b.n	8004aa2 <_svfiprintf_r+0x4e>
 8004bd2:	460c      	mov	r4, r1
 8004bd4:	2001      	movs	r0, #1
 8004bd6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004bda:	e7a5      	b.n	8004b28 <_svfiprintf_r+0xd4>
 8004bdc:	2300      	movs	r3, #0
 8004bde:	f04f 0c0a 	mov.w	ip, #10
 8004be2:	4619      	mov	r1, r3
 8004be4:	3401      	adds	r4, #1
 8004be6:	9305      	str	r3, [sp, #20]
 8004be8:	4620      	mov	r0, r4
 8004bea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004bee:	3a30      	subs	r2, #48	; 0x30
 8004bf0:	2a09      	cmp	r2, #9
 8004bf2:	d903      	bls.n	8004bfc <_svfiprintf_r+0x1a8>
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d0c5      	beq.n	8004b84 <_svfiprintf_r+0x130>
 8004bf8:	9105      	str	r1, [sp, #20]
 8004bfa:	e7c3      	b.n	8004b84 <_svfiprintf_r+0x130>
 8004bfc:	4604      	mov	r4, r0
 8004bfe:	2301      	movs	r3, #1
 8004c00:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c04:	e7f0      	b.n	8004be8 <_svfiprintf_r+0x194>
 8004c06:	ab03      	add	r3, sp, #12
 8004c08:	9300      	str	r3, [sp, #0]
 8004c0a:	462a      	mov	r2, r5
 8004c0c:	4638      	mov	r0, r7
 8004c0e:	4b0f      	ldr	r3, [pc, #60]	; (8004c4c <_svfiprintf_r+0x1f8>)
 8004c10:	a904      	add	r1, sp, #16
 8004c12:	f3af 8000 	nop.w
 8004c16:	1c42      	adds	r2, r0, #1
 8004c18:	4606      	mov	r6, r0
 8004c1a:	d1d6      	bne.n	8004bca <_svfiprintf_r+0x176>
 8004c1c:	89ab      	ldrh	r3, [r5, #12]
 8004c1e:	065b      	lsls	r3, r3, #25
 8004c20:	f53f af2c 	bmi.w	8004a7c <_svfiprintf_r+0x28>
 8004c24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004c26:	b01d      	add	sp, #116	; 0x74
 8004c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c2c:	ab03      	add	r3, sp, #12
 8004c2e:	9300      	str	r3, [sp, #0]
 8004c30:	462a      	mov	r2, r5
 8004c32:	4638      	mov	r0, r7
 8004c34:	4b05      	ldr	r3, [pc, #20]	; (8004c4c <_svfiprintf_r+0x1f8>)
 8004c36:	a904      	add	r1, sp, #16
 8004c38:	f000 f87c 	bl	8004d34 <_printf_i>
 8004c3c:	e7eb      	b.n	8004c16 <_svfiprintf_r+0x1c2>
 8004c3e:	bf00      	nop
 8004c40:	08006174 	.word	0x08006174
 8004c44:	0800617e 	.word	0x0800617e
 8004c48:	00000000 	.word	0x00000000
 8004c4c:	0800499d 	.word	0x0800499d
 8004c50:	0800617a 	.word	0x0800617a

08004c54 <_printf_common>:
 8004c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c58:	4616      	mov	r6, r2
 8004c5a:	4699      	mov	r9, r3
 8004c5c:	688a      	ldr	r2, [r1, #8]
 8004c5e:	690b      	ldr	r3, [r1, #16]
 8004c60:	4607      	mov	r7, r0
 8004c62:	4293      	cmp	r3, r2
 8004c64:	bfb8      	it	lt
 8004c66:	4613      	movlt	r3, r2
 8004c68:	6033      	str	r3, [r6, #0]
 8004c6a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c6e:	460c      	mov	r4, r1
 8004c70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c74:	b10a      	cbz	r2, 8004c7a <_printf_common+0x26>
 8004c76:	3301      	adds	r3, #1
 8004c78:	6033      	str	r3, [r6, #0]
 8004c7a:	6823      	ldr	r3, [r4, #0]
 8004c7c:	0699      	lsls	r1, r3, #26
 8004c7e:	bf42      	ittt	mi
 8004c80:	6833      	ldrmi	r3, [r6, #0]
 8004c82:	3302      	addmi	r3, #2
 8004c84:	6033      	strmi	r3, [r6, #0]
 8004c86:	6825      	ldr	r5, [r4, #0]
 8004c88:	f015 0506 	ands.w	r5, r5, #6
 8004c8c:	d106      	bne.n	8004c9c <_printf_common+0x48>
 8004c8e:	f104 0a19 	add.w	sl, r4, #25
 8004c92:	68e3      	ldr	r3, [r4, #12]
 8004c94:	6832      	ldr	r2, [r6, #0]
 8004c96:	1a9b      	subs	r3, r3, r2
 8004c98:	42ab      	cmp	r3, r5
 8004c9a:	dc28      	bgt.n	8004cee <_printf_common+0x9a>
 8004c9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004ca0:	1e13      	subs	r3, r2, #0
 8004ca2:	6822      	ldr	r2, [r4, #0]
 8004ca4:	bf18      	it	ne
 8004ca6:	2301      	movne	r3, #1
 8004ca8:	0692      	lsls	r2, r2, #26
 8004caa:	d42d      	bmi.n	8004d08 <_printf_common+0xb4>
 8004cac:	4649      	mov	r1, r9
 8004cae:	4638      	mov	r0, r7
 8004cb0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004cb4:	47c0      	blx	r8
 8004cb6:	3001      	adds	r0, #1
 8004cb8:	d020      	beq.n	8004cfc <_printf_common+0xa8>
 8004cba:	6823      	ldr	r3, [r4, #0]
 8004cbc:	68e5      	ldr	r5, [r4, #12]
 8004cbe:	f003 0306 	and.w	r3, r3, #6
 8004cc2:	2b04      	cmp	r3, #4
 8004cc4:	bf18      	it	ne
 8004cc6:	2500      	movne	r5, #0
 8004cc8:	6832      	ldr	r2, [r6, #0]
 8004cca:	f04f 0600 	mov.w	r6, #0
 8004cce:	68a3      	ldr	r3, [r4, #8]
 8004cd0:	bf08      	it	eq
 8004cd2:	1aad      	subeq	r5, r5, r2
 8004cd4:	6922      	ldr	r2, [r4, #16]
 8004cd6:	bf08      	it	eq
 8004cd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	bfc4      	itt	gt
 8004ce0:	1a9b      	subgt	r3, r3, r2
 8004ce2:	18ed      	addgt	r5, r5, r3
 8004ce4:	341a      	adds	r4, #26
 8004ce6:	42b5      	cmp	r5, r6
 8004ce8:	d11a      	bne.n	8004d20 <_printf_common+0xcc>
 8004cea:	2000      	movs	r0, #0
 8004cec:	e008      	b.n	8004d00 <_printf_common+0xac>
 8004cee:	2301      	movs	r3, #1
 8004cf0:	4652      	mov	r2, sl
 8004cf2:	4649      	mov	r1, r9
 8004cf4:	4638      	mov	r0, r7
 8004cf6:	47c0      	blx	r8
 8004cf8:	3001      	adds	r0, #1
 8004cfa:	d103      	bne.n	8004d04 <_printf_common+0xb0>
 8004cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8004d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d04:	3501      	adds	r5, #1
 8004d06:	e7c4      	b.n	8004c92 <_printf_common+0x3e>
 8004d08:	2030      	movs	r0, #48	; 0x30
 8004d0a:	18e1      	adds	r1, r4, r3
 8004d0c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d10:	1c5a      	adds	r2, r3, #1
 8004d12:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d16:	4422      	add	r2, r4
 8004d18:	3302      	adds	r3, #2
 8004d1a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d1e:	e7c5      	b.n	8004cac <_printf_common+0x58>
 8004d20:	2301      	movs	r3, #1
 8004d22:	4622      	mov	r2, r4
 8004d24:	4649      	mov	r1, r9
 8004d26:	4638      	mov	r0, r7
 8004d28:	47c0      	blx	r8
 8004d2a:	3001      	adds	r0, #1
 8004d2c:	d0e6      	beq.n	8004cfc <_printf_common+0xa8>
 8004d2e:	3601      	adds	r6, #1
 8004d30:	e7d9      	b.n	8004ce6 <_printf_common+0x92>
	...

08004d34 <_printf_i>:
 8004d34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d38:	460c      	mov	r4, r1
 8004d3a:	7e27      	ldrb	r7, [r4, #24]
 8004d3c:	4691      	mov	r9, r2
 8004d3e:	2f78      	cmp	r7, #120	; 0x78
 8004d40:	4680      	mov	r8, r0
 8004d42:	469a      	mov	sl, r3
 8004d44:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004d46:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d4a:	d807      	bhi.n	8004d5c <_printf_i+0x28>
 8004d4c:	2f62      	cmp	r7, #98	; 0x62
 8004d4e:	d80a      	bhi.n	8004d66 <_printf_i+0x32>
 8004d50:	2f00      	cmp	r7, #0
 8004d52:	f000 80d9 	beq.w	8004f08 <_printf_i+0x1d4>
 8004d56:	2f58      	cmp	r7, #88	; 0x58
 8004d58:	f000 80a4 	beq.w	8004ea4 <_printf_i+0x170>
 8004d5c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004d60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d64:	e03a      	b.n	8004ddc <_printf_i+0xa8>
 8004d66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d6a:	2b15      	cmp	r3, #21
 8004d6c:	d8f6      	bhi.n	8004d5c <_printf_i+0x28>
 8004d6e:	a001      	add	r0, pc, #4	; (adr r0, 8004d74 <_printf_i+0x40>)
 8004d70:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004d74:	08004dcd 	.word	0x08004dcd
 8004d78:	08004de1 	.word	0x08004de1
 8004d7c:	08004d5d 	.word	0x08004d5d
 8004d80:	08004d5d 	.word	0x08004d5d
 8004d84:	08004d5d 	.word	0x08004d5d
 8004d88:	08004d5d 	.word	0x08004d5d
 8004d8c:	08004de1 	.word	0x08004de1
 8004d90:	08004d5d 	.word	0x08004d5d
 8004d94:	08004d5d 	.word	0x08004d5d
 8004d98:	08004d5d 	.word	0x08004d5d
 8004d9c:	08004d5d 	.word	0x08004d5d
 8004da0:	08004eef 	.word	0x08004eef
 8004da4:	08004e11 	.word	0x08004e11
 8004da8:	08004ed1 	.word	0x08004ed1
 8004dac:	08004d5d 	.word	0x08004d5d
 8004db0:	08004d5d 	.word	0x08004d5d
 8004db4:	08004f11 	.word	0x08004f11
 8004db8:	08004d5d 	.word	0x08004d5d
 8004dbc:	08004e11 	.word	0x08004e11
 8004dc0:	08004d5d 	.word	0x08004d5d
 8004dc4:	08004d5d 	.word	0x08004d5d
 8004dc8:	08004ed9 	.word	0x08004ed9
 8004dcc:	680b      	ldr	r3, [r1, #0]
 8004dce:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004dd2:	1d1a      	adds	r2, r3, #4
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	600a      	str	r2, [r1, #0]
 8004dd8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e0a4      	b.n	8004f2a <_printf_i+0x1f6>
 8004de0:	6825      	ldr	r5, [r4, #0]
 8004de2:	6808      	ldr	r0, [r1, #0]
 8004de4:	062e      	lsls	r6, r5, #24
 8004de6:	f100 0304 	add.w	r3, r0, #4
 8004dea:	d50a      	bpl.n	8004e02 <_printf_i+0xce>
 8004dec:	6805      	ldr	r5, [r0, #0]
 8004dee:	600b      	str	r3, [r1, #0]
 8004df0:	2d00      	cmp	r5, #0
 8004df2:	da03      	bge.n	8004dfc <_printf_i+0xc8>
 8004df4:	232d      	movs	r3, #45	; 0x2d
 8004df6:	426d      	negs	r5, r5
 8004df8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dfc:	230a      	movs	r3, #10
 8004dfe:	485e      	ldr	r0, [pc, #376]	; (8004f78 <_printf_i+0x244>)
 8004e00:	e019      	b.n	8004e36 <_printf_i+0x102>
 8004e02:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004e06:	6805      	ldr	r5, [r0, #0]
 8004e08:	600b      	str	r3, [r1, #0]
 8004e0a:	bf18      	it	ne
 8004e0c:	b22d      	sxthne	r5, r5
 8004e0e:	e7ef      	b.n	8004df0 <_printf_i+0xbc>
 8004e10:	680b      	ldr	r3, [r1, #0]
 8004e12:	6825      	ldr	r5, [r4, #0]
 8004e14:	1d18      	adds	r0, r3, #4
 8004e16:	6008      	str	r0, [r1, #0]
 8004e18:	0628      	lsls	r0, r5, #24
 8004e1a:	d501      	bpl.n	8004e20 <_printf_i+0xec>
 8004e1c:	681d      	ldr	r5, [r3, #0]
 8004e1e:	e002      	b.n	8004e26 <_printf_i+0xf2>
 8004e20:	0669      	lsls	r1, r5, #25
 8004e22:	d5fb      	bpl.n	8004e1c <_printf_i+0xe8>
 8004e24:	881d      	ldrh	r5, [r3, #0]
 8004e26:	2f6f      	cmp	r7, #111	; 0x6f
 8004e28:	bf0c      	ite	eq
 8004e2a:	2308      	moveq	r3, #8
 8004e2c:	230a      	movne	r3, #10
 8004e2e:	4852      	ldr	r0, [pc, #328]	; (8004f78 <_printf_i+0x244>)
 8004e30:	2100      	movs	r1, #0
 8004e32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e36:	6866      	ldr	r6, [r4, #4]
 8004e38:	2e00      	cmp	r6, #0
 8004e3a:	bfa8      	it	ge
 8004e3c:	6821      	ldrge	r1, [r4, #0]
 8004e3e:	60a6      	str	r6, [r4, #8]
 8004e40:	bfa4      	itt	ge
 8004e42:	f021 0104 	bicge.w	r1, r1, #4
 8004e46:	6021      	strge	r1, [r4, #0]
 8004e48:	b90d      	cbnz	r5, 8004e4e <_printf_i+0x11a>
 8004e4a:	2e00      	cmp	r6, #0
 8004e4c:	d04d      	beq.n	8004eea <_printf_i+0x1b6>
 8004e4e:	4616      	mov	r6, r2
 8004e50:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e54:	fb03 5711 	mls	r7, r3, r1, r5
 8004e58:	5dc7      	ldrb	r7, [r0, r7]
 8004e5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e5e:	462f      	mov	r7, r5
 8004e60:	42bb      	cmp	r3, r7
 8004e62:	460d      	mov	r5, r1
 8004e64:	d9f4      	bls.n	8004e50 <_printf_i+0x11c>
 8004e66:	2b08      	cmp	r3, #8
 8004e68:	d10b      	bne.n	8004e82 <_printf_i+0x14e>
 8004e6a:	6823      	ldr	r3, [r4, #0]
 8004e6c:	07df      	lsls	r7, r3, #31
 8004e6e:	d508      	bpl.n	8004e82 <_printf_i+0x14e>
 8004e70:	6923      	ldr	r3, [r4, #16]
 8004e72:	6861      	ldr	r1, [r4, #4]
 8004e74:	4299      	cmp	r1, r3
 8004e76:	bfde      	ittt	le
 8004e78:	2330      	movle	r3, #48	; 0x30
 8004e7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004e7e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004e82:	1b92      	subs	r2, r2, r6
 8004e84:	6122      	str	r2, [r4, #16]
 8004e86:	464b      	mov	r3, r9
 8004e88:	4621      	mov	r1, r4
 8004e8a:	4640      	mov	r0, r8
 8004e8c:	f8cd a000 	str.w	sl, [sp]
 8004e90:	aa03      	add	r2, sp, #12
 8004e92:	f7ff fedf 	bl	8004c54 <_printf_common>
 8004e96:	3001      	adds	r0, #1
 8004e98:	d14c      	bne.n	8004f34 <_printf_i+0x200>
 8004e9a:	f04f 30ff 	mov.w	r0, #4294967295
 8004e9e:	b004      	add	sp, #16
 8004ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ea4:	4834      	ldr	r0, [pc, #208]	; (8004f78 <_printf_i+0x244>)
 8004ea6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004eaa:	680e      	ldr	r6, [r1, #0]
 8004eac:	6823      	ldr	r3, [r4, #0]
 8004eae:	f856 5b04 	ldr.w	r5, [r6], #4
 8004eb2:	061f      	lsls	r7, r3, #24
 8004eb4:	600e      	str	r6, [r1, #0]
 8004eb6:	d514      	bpl.n	8004ee2 <_printf_i+0x1ae>
 8004eb8:	07d9      	lsls	r1, r3, #31
 8004eba:	bf44      	itt	mi
 8004ebc:	f043 0320 	orrmi.w	r3, r3, #32
 8004ec0:	6023      	strmi	r3, [r4, #0]
 8004ec2:	b91d      	cbnz	r5, 8004ecc <_printf_i+0x198>
 8004ec4:	6823      	ldr	r3, [r4, #0]
 8004ec6:	f023 0320 	bic.w	r3, r3, #32
 8004eca:	6023      	str	r3, [r4, #0]
 8004ecc:	2310      	movs	r3, #16
 8004ece:	e7af      	b.n	8004e30 <_printf_i+0xfc>
 8004ed0:	6823      	ldr	r3, [r4, #0]
 8004ed2:	f043 0320 	orr.w	r3, r3, #32
 8004ed6:	6023      	str	r3, [r4, #0]
 8004ed8:	2378      	movs	r3, #120	; 0x78
 8004eda:	4828      	ldr	r0, [pc, #160]	; (8004f7c <_printf_i+0x248>)
 8004edc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004ee0:	e7e3      	b.n	8004eaa <_printf_i+0x176>
 8004ee2:	065e      	lsls	r6, r3, #25
 8004ee4:	bf48      	it	mi
 8004ee6:	b2ad      	uxthmi	r5, r5
 8004ee8:	e7e6      	b.n	8004eb8 <_printf_i+0x184>
 8004eea:	4616      	mov	r6, r2
 8004eec:	e7bb      	b.n	8004e66 <_printf_i+0x132>
 8004eee:	680b      	ldr	r3, [r1, #0]
 8004ef0:	6826      	ldr	r6, [r4, #0]
 8004ef2:	1d1d      	adds	r5, r3, #4
 8004ef4:	6960      	ldr	r0, [r4, #20]
 8004ef6:	600d      	str	r5, [r1, #0]
 8004ef8:	0635      	lsls	r5, r6, #24
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	d501      	bpl.n	8004f02 <_printf_i+0x1ce>
 8004efe:	6018      	str	r0, [r3, #0]
 8004f00:	e002      	b.n	8004f08 <_printf_i+0x1d4>
 8004f02:	0671      	lsls	r1, r6, #25
 8004f04:	d5fb      	bpl.n	8004efe <_printf_i+0x1ca>
 8004f06:	8018      	strh	r0, [r3, #0]
 8004f08:	2300      	movs	r3, #0
 8004f0a:	4616      	mov	r6, r2
 8004f0c:	6123      	str	r3, [r4, #16]
 8004f0e:	e7ba      	b.n	8004e86 <_printf_i+0x152>
 8004f10:	680b      	ldr	r3, [r1, #0]
 8004f12:	1d1a      	adds	r2, r3, #4
 8004f14:	600a      	str	r2, [r1, #0]
 8004f16:	681e      	ldr	r6, [r3, #0]
 8004f18:	2100      	movs	r1, #0
 8004f1a:	4630      	mov	r0, r6
 8004f1c:	6862      	ldr	r2, [r4, #4]
 8004f1e:	f000 f82f 	bl	8004f80 <memchr>
 8004f22:	b108      	cbz	r0, 8004f28 <_printf_i+0x1f4>
 8004f24:	1b80      	subs	r0, r0, r6
 8004f26:	6060      	str	r0, [r4, #4]
 8004f28:	6863      	ldr	r3, [r4, #4]
 8004f2a:	6123      	str	r3, [r4, #16]
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f32:	e7a8      	b.n	8004e86 <_printf_i+0x152>
 8004f34:	4632      	mov	r2, r6
 8004f36:	4649      	mov	r1, r9
 8004f38:	4640      	mov	r0, r8
 8004f3a:	6923      	ldr	r3, [r4, #16]
 8004f3c:	47d0      	blx	sl
 8004f3e:	3001      	adds	r0, #1
 8004f40:	d0ab      	beq.n	8004e9a <_printf_i+0x166>
 8004f42:	6823      	ldr	r3, [r4, #0]
 8004f44:	079b      	lsls	r3, r3, #30
 8004f46:	d413      	bmi.n	8004f70 <_printf_i+0x23c>
 8004f48:	68e0      	ldr	r0, [r4, #12]
 8004f4a:	9b03      	ldr	r3, [sp, #12]
 8004f4c:	4298      	cmp	r0, r3
 8004f4e:	bfb8      	it	lt
 8004f50:	4618      	movlt	r0, r3
 8004f52:	e7a4      	b.n	8004e9e <_printf_i+0x16a>
 8004f54:	2301      	movs	r3, #1
 8004f56:	4632      	mov	r2, r6
 8004f58:	4649      	mov	r1, r9
 8004f5a:	4640      	mov	r0, r8
 8004f5c:	47d0      	blx	sl
 8004f5e:	3001      	adds	r0, #1
 8004f60:	d09b      	beq.n	8004e9a <_printf_i+0x166>
 8004f62:	3501      	adds	r5, #1
 8004f64:	68e3      	ldr	r3, [r4, #12]
 8004f66:	9903      	ldr	r1, [sp, #12]
 8004f68:	1a5b      	subs	r3, r3, r1
 8004f6a:	42ab      	cmp	r3, r5
 8004f6c:	dcf2      	bgt.n	8004f54 <_printf_i+0x220>
 8004f6e:	e7eb      	b.n	8004f48 <_printf_i+0x214>
 8004f70:	2500      	movs	r5, #0
 8004f72:	f104 0619 	add.w	r6, r4, #25
 8004f76:	e7f5      	b.n	8004f64 <_printf_i+0x230>
 8004f78:	08006185 	.word	0x08006185
 8004f7c:	08006196 	.word	0x08006196

08004f80 <memchr>:
 8004f80:	4603      	mov	r3, r0
 8004f82:	b510      	push	{r4, lr}
 8004f84:	b2c9      	uxtb	r1, r1
 8004f86:	4402      	add	r2, r0
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	d101      	bne.n	8004f92 <memchr+0x12>
 8004f8e:	2000      	movs	r0, #0
 8004f90:	e003      	b.n	8004f9a <memchr+0x1a>
 8004f92:	7804      	ldrb	r4, [r0, #0]
 8004f94:	3301      	adds	r3, #1
 8004f96:	428c      	cmp	r4, r1
 8004f98:	d1f6      	bne.n	8004f88 <memchr+0x8>
 8004f9a:	bd10      	pop	{r4, pc}

08004f9c <memmove>:
 8004f9c:	4288      	cmp	r0, r1
 8004f9e:	b510      	push	{r4, lr}
 8004fa0:	eb01 0402 	add.w	r4, r1, r2
 8004fa4:	d902      	bls.n	8004fac <memmove+0x10>
 8004fa6:	4284      	cmp	r4, r0
 8004fa8:	4623      	mov	r3, r4
 8004faa:	d807      	bhi.n	8004fbc <memmove+0x20>
 8004fac:	1e43      	subs	r3, r0, #1
 8004fae:	42a1      	cmp	r1, r4
 8004fb0:	d008      	beq.n	8004fc4 <memmove+0x28>
 8004fb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004fb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004fba:	e7f8      	b.n	8004fae <memmove+0x12>
 8004fbc:	4601      	mov	r1, r0
 8004fbe:	4402      	add	r2, r0
 8004fc0:	428a      	cmp	r2, r1
 8004fc2:	d100      	bne.n	8004fc6 <memmove+0x2a>
 8004fc4:	bd10      	pop	{r4, pc}
 8004fc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004fca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004fce:	e7f7      	b.n	8004fc0 <memmove+0x24>

08004fd0 <_free_r>:
 8004fd0:	b538      	push	{r3, r4, r5, lr}
 8004fd2:	4605      	mov	r5, r0
 8004fd4:	2900      	cmp	r1, #0
 8004fd6:	d043      	beq.n	8005060 <_free_r+0x90>
 8004fd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fdc:	1f0c      	subs	r4, r1, #4
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	bfb8      	it	lt
 8004fe2:	18e4      	addlt	r4, r4, r3
 8004fe4:	f000 f8d0 	bl	8005188 <__malloc_lock>
 8004fe8:	4a1e      	ldr	r2, [pc, #120]	; (8005064 <_free_r+0x94>)
 8004fea:	6813      	ldr	r3, [r2, #0]
 8004fec:	4610      	mov	r0, r2
 8004fee:	b933      	cbnz	r3, 8004ffe <_free_r+0x2e>
 8004ff0:	6063      	str	r3, [r4, #4]
 8004ff2:	6014      	str	r4, [r2, #0]
 8004ff4:	4628      	mov	r0, r5
 8004ff6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ffa:	f000 b8cb 	b.w	8005194 <__malloc_unlock>
 8004ffe:	42a3      	cmp	r3, r4
 8005000:	d90a      	bls.n	8005018 <_free_r+0x48>
 8005002:	6821      	ldr	r1, [r4, #0]
 8005004:	1862      	adds	r2, r4, r1
 8005006:	4293      	cmp	r3, r2
 8005008:	bf01      	itttt	eq
 800500a:	681a      	ldreq	r2, [r3, #0]
 800500c:	685b      	ldreq	r3, [r3, #4]
 800500e:	1852      	addeq	r2, r2, r1
 8005010:	6022      	streq	r2, [r4, #0]
 8005012:	6063      	str	r3, [r4, #4]
 8005014:	6004      	str	r4, [r0, #0]
 8005016:	e7ed      	b.n	8004ff4 <_free_r+0x24>
 8005018:	461a      	mov	r2, r3
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	b10b      	cbz	r3, 8005022 <_free_r+0x52>
 800501e:	42a3      	cmp	r3, r4
 8005020:	d9fa      	bls.n	8005018 <_free_r+0x48>
 8005022:	6811      	ldr	r1, [r2, #0]
 8005024:	1850      	adds	r0, r2, r1
 8005026:	42a0      	cmp	r0, r4
 8005028:	d10b      	bne.n	8005042 <_free_r+0x72>
 800502a:	6820      	ldr	r0, [r4, #0]
 800502c:	4401      	add	r1, r0
 800502e:	1850      	adds	r0, r2, r1
 8005030:	4283      	cmp	r3, r0
 8005032:	6011      	str	r1, [r2, #0]
 8005034:	d1de      	bne.n	8004ff4 <_free_r+0x24>
 8005036:	6818      	ldr	r0, [r3, #0]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	4401      	add	r1, r0
 800503c:	6011      	str	r1, [r2, #0]
 800503e:	6053      	str	r3, [r2, #4]
 8005040:	e7d8      	b.n	8004ff4 <_free_r+0x24>
 8005042:	d902      	bls.n	800504a <_free_r+0x7a>
 8005044:	230c      	movs	r3, #12
 8005046:	602b      	str	r3, [r5, #0]
 8005048:	e7d4      	b.n	8004ff4 <_free_r+0x24>
 800504a:	6820      	ldr	r0, [r4, #0]
 800504c:	1821      	adds	r1, r4, r0
 800504e:	428b      	cmp	r3, r1
 8005050:	bf01      	itttt	eq
 8005052:	6819      	ldreq	r1, [r3, #0]
 8005054:	685b      	ldreq	r3, [r3, #4]
 8005056:	1809      	addeq	r1, r1, r0
 8005058:	6021      	streq	r1, [r4, #0]
 800505a:	6063      	str	r3, [r4, #4]
 800505c:	6054      	str	r4, [r2, #4]
 800505e:	e7c9      	b.n	8004ff4 <_free_r+0x24>
 8005060:	bd38      	pop	{r3, r4, r5, pc}
 8005062:	bf00      	nop
 8005064:	20000098 	.word	0x20000098

08005068 <_malloc_r>:
 8005068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800506a:	1ccd      	adds	r5, r1, #3
 800506c:	f025 0503 	bic.w	r5, r5, #3
 8005070:	3508      	adds	r5, #8
 8005072:	2d0c      	cmp	r5, #12
 8005074:	bf38      	it	cc
 8005076:	250c      	movcc	r5, #12
 8005078:	2d00      	cmp	r5, #0
 800507a:	4606      	mov	r6, r0
 800507c:	db01      	blt.n	8005082 <_malloc_r+0x1a>
 800507e:	42a9      	cmp	r1, r5
 8005080:	d903      	bls.n	800508a <_malloc_r+0x22>
 8005082:	230c      	movs	r3, #12
 8005084:	6033      	str	r3, [r6, #0]
 8005086:	2000      	movs	r0, #0
 8005088:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800508a:	f000 f87d 	bl	8005188 <__malloc_lock>
 800508e:	4921      	ldr	r1, [pc, #132]	; (8005114 <_malloc_r+0xac>)
 8005090:	680a      	ldr	r2, [r1, #0]
 8005092:	4614      	mov	r4, r2
 8005094:	b99c      	cbnz	r4, 80050be <_malloc_r+0x56>
 8005096:	4f20      	ldr	r7, [pc, #128]	; (8005118 <_malloc_r+0xb0>)
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	b923      	cbnz	r3, 80050a6 <_malloc_r+0x3e>
 800509c:	4621      	mov	r1, r4
 800509e:	4630      	mov	r0, r6
 80050a0:	f000 f862 	bl	8005168 <_sbrk_r>
 80050a4:	6038      	str	r0, [r7, #0]
 80050a6:	4629      	mov	r1, r5
 80050a8:	4630      	mov	r0, r6
 80050aa:	f000 f85d 	bl	8005168 <_sbrk_r>
 80050ae:	1c43      	adds	r3, r0, #1
 80050b0:	d123      	bne.n	80050fa <_malloc_r+0x92>
 80050b2:	230c      	movs	r3, #12
 80050b4:	4630      	mov	r0, r6
 80050b6:	6033      	str	r3, [r6, #0]
 80050b8:	f000 f86c 	bl	8005194 <__malloc_unlock>
 80050bc:	e7e3      	b.n	8005086 <_malloc_r+0x1e>
 80050be:	6823      	ldr	r3, [r4, #0]
 80050c0:	1b5b      	subs	r3, r3, r5
 80050c2:	d417      	bmi.n	80050f4 <_malloc_r+0x8c>
 80050c4:	2b0b      	cmp	r3, #11
 80050c6:	d903      	bls.n	80050d0 <_malloc_r+0x68>
 80050c8:	6023      	str	r3, [r4, #0]
 80050ca:	441c      	add	r4, r3
 80050cc:	6025      	str	r5, [r4, #0]
 80050ce:	e004      	b.n	80050da <_malloc_r+0x72>
 80050d0:	6863      	ldr	r3, [r4, #4]
 80050d2:	42a2      	cmp	r2, r4
 80050d4:	bf0c      	ite	eq
 80050d6:	600b      	streq	r3, [r1, #0]
 80050d8:	6053      	strne	r3, [r2, #4]
 80050da:	4630      	mov	r0, r6
 80050dc:	f000 f85a 	bl	8005194 <__malloc_unlock>
 80050e0:	f104 000b 	add.w	r0, r4, #11
 80050e4:	1d23      	adds	r3, r4, #4
 80050e6:	f020 0007 	bic.w	r0, r0, #7
 80050ea:	1ac2      	subs	r2, r0, r3
 80050ec:	d0cc      	beq.n	8005088 <_malloc_r+0x20>
 80050ee:	1a1b      	subs	r3, r3, r0
 80050f0:	50a3      	str	r3, [r4, r2]
 80050f2:	e7c9      	b.n	8005088 <_malloc_r+0x20>
 80050f4:	4622      	mov	r2, r4
 80050f6:	6864      	ldr	r4, [r4, #4]
 80050f8:	e7cc      	b.n	8005094 <_malloc_r+0x2c>
 80050fa:	1cc4      	adds	r4, r0, #3
 80050fc:	f024 0403 	bic.w	r4, r4, #3
 8005100:	42a0      	cmp	r0, r4
 8005102:	d0e3      	beq.n	80050cc <_malloc_r+0x64>
 8005104:	1a21      	subs	r1, r4, r0
 8005106:	4630      	mov	r0, r6
 8005108:	f000 f82e 	bl	8005168 <_sbrk_r>
 800510c:	3001      	adds	r0, #1
 800510e:	d1dd      	bne.n	80050cc <_malloc_r+0x64>
 8005110:	e7cf      	b.n	80050b2 <_malloc_r+0x4a>
 8005112:	bf00      	nop
 8005114:	20000098 	.word	0x20000098
 8005118:	2000009c 	.word	0x2000009c

0800511c <_realloc_r>:
 800511c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800511e:	4607      	mov	r7, r0
 8005120:	4614      	mov	r4, r2
 8005122:	460e      	mov	r6, r1
 8005124:	b921      	cbnz	r1, 8005130 <_realloc_r+0x14>
 8005126:	4611      	mov	r1, r2
 8005128:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800512c:	f7ff bf9c 	b.w	8005068 <_malloc_r>
 8005130:	b922      	cbnz	r2, 800513c <_realloc_r+0x20>
 8005132:	f7ff ff4d 	bl	8004fd0 <_free_r>
 8005136:	4625      	mov	r5, r4
 8005138:	4628      	mov	r0, r5
 800513a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800513c:	f000 f830 	bl	80051a0 <_malloc_usable_size_r>
 8005140:	42a0      	cmp	r0, r4
 8005142:	d20f      	bcs.n	8005164 <_realloc_r+0x48>
 8005144:	4621      	mov	r1, r4
 8005146:	4638      	mov	r0, r7
 8005148:	f7ff ff8e 	bl	8005068 <_malloc_r>
 800514c:	4605      	mov	r5, r0
 800514e:	2800      	cmp	r0, #0
 8005150:	d0f2      	beq.n	8005138 <_realloc_r+0x1c>
 8005152:	4631      	mov	r1, r6
 8005154:	4622      	mov	r2, r4
 8005156:	f7ff fbeb 	bl	8004930 <memcpy>
 800515a:	4631      	mov	r1, r6
 800515c:	4638      	mov	r0, r7
 800515e:	f7ff ff37 	bl	8004fd0 <_free_r>
 8005162:	e7e9      	b.n	8005138 <_realloc_r+0x1c>
 8005164:	4635      	mov	r5, r6
 8005166:	e7e7      	b.n	8005138 <_realloc_r+0x1c>

08005168 <_sbrk_r>:
 8005168:	b538      	push	{r3, r4, r5, lr}
 800516a:	2300      	movs	r3, #0
 800516c:	4d05      	ldr	r5, [pc, #20]	; (8005184 <_sbrk_r+0x1c>)
 800516e:	4604      	mov	r4, r0
 8005170:	4608      	mov	r0, r1
 8005172:	602b      	str	r3, [r5, #0]
 8005174:	f7fc ff32 	bl	8001fdc <_sbrk>
 8005178:	1c43      	adds	r3, r0, #1
 800517a:	d102      	bne.n	8005182 <_sbrk_r+0x1a>
 800517c:	682b      	ldr	r3, [r5, #0]
 800517e:	b103      	cbz	r3, 8005182 <_sbrk_r+0x1a>
 8005180:	6023      	str	r3, [r4, #0]
 8005182:	bd38      	pop	{r3, r4, r5, pc}
 8005184:	20000190 	.word	0x20000190

08005188 <__malloc_lock>:
 8005188:	4801      	ldr	r0, [pc, #4]	; (8005190 <__malloc_lock+0x8>)
 800518a:	f000 b811 	b.w	80051b0 <__retarget_lock_acquire_recursive>
 800518e:	bf00      	nop
 8005190:	20000198 	.word	0x20000198

08005194 <__malloc_unlock>:
 8005194:	4801      	ldr	r0, [pc, #4]	; (800519c <__malloc_unlock+0x8>)
 8005196:	f000 b80c 	b.w	80051b2 <__retarget_lock_release_recursive>
 800519a:	bf00      	nop
 800519c:	20000198 	.word	0x20000198

080051a0 <_malloc_usable_size_r>:
 80051a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051a4:	1f18      	subs	r0, r3, #4
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	bfbc      	itt	lt
 80051aa:	580b      	ldrlt	r3, [r1, r0]
 80051ac:	18c0      	addlt	r0, r0, r3
 80051ae:	4770      	bx	lr

080051b0 <__retarget_lock_acquire_recursive>:
 80051b0:	4770      	bx	lr

080051b2 <__retarget_lock_release_recursive>:
 80051b2:	4770      	bx	lr

080051b4 <pow>:
 80051b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051b8:	461f      	mov	r7, r3
 80051ba:	4680      	mov	r8, r0
 80051bc:	4689      	mov	r9, r1
 80051be:	4616      	mov	r6, r2
 80051c0:	f000 f8a6 	bl	8005310 <__ieee754_pow>
 80051c4:	4b4d      	ldr	r3, [pc, #308]	; (80052fc <pow+0x148>)
 80051c6:	4604      	mov	r4, r0
 80051c8:	f993 3000 	ldrsb.w	r3, [r3]
 80051cc:	460d      	mov	r5, r1
 80051ce:	3301      	adds	r3, #1
 80051d0:	d015      	beq.n	80051fe <pow+0x4a>
 80051d2:	4632      	mov	r2, r6
 80051d4:	463b      	mov	r3, r7
 80051d6:	4630      	mov	r0, r6
 80051d8:	4639      	mov	r1, r7
 80051da:	f7fb fcdb 	bl	8000b94 <__aeabi_dcmpun>
 80051de:	b970      	cbnz	r0, 80051fe <pow+0x4a>
 80051e0:	4642      	mov	r2, r8
 80051e2:	464b      	mov	r3, r9
 80051e4:	4640      	mov	r0, r8
 80051e6:	4649      	mov	r1, r9
 80051e8:	f7fb fcd4 	bl	8000b94 <__aeabi_dcmpun>
 80051ec:	2200      	movs	r2, #0
 80051ee:	2300      	movs	r3, #0
 80051f0:	b148      	cbz	r0, 8005206 <pow+0x52>
 80051f2:	4630      	mov	r0, r6
 80051f4:	4639      	mov	r1, r7
 80051f6:	f7fb fc9b 	bl	8000b30 <__aeabi_dcmpeq>
 80051fa:	2800      	cmp	r0, #0
 80051fc:	d17b      	bne.n	80052f6 <pow+0x142>
 80051fe:	4620      	mov	r0, r4
 8005200:	4629      	mov	r1, r5
 8005202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005206:	4640      	mov	r0, r8
 8005208:	4649      	mov	r1, r9
 800520a:	f7fb fc91 	bl	8000b30 <__aeabi_dcmpeq>
 800520e:	b1e0      	cbz	r0, 800524a <pow+0x96>
 8005210:	2200      	movs	r2, #0
 8005212:	2300      	movs	r3, #0
 8005214:	4630      	mov	r0, r6
 8005216:	4639      	mov	r1, r7
 8005218:	f7fb fc8a 	bl	8000b30 <__aeabi_dcmpeq>
 800521c:	2800      	cmp	r0, #0
 800521e:	d16a      	bne.n	80052f6 <pow+0x142>
 8005220:	4630      	mov	r0, r6
 8005222:	4639      	mov	r1, r7
 8005224:	f000 fe39 	bl	8005e9a <finite>
 8005228:	2800      	cmp	r0, #0
 800522a:	d0e8      	beq.n	80051fe <pow+0x4a>
 800522c:	2200      	movs	r2, #0
 800522e:	2300      	movs	r3, #0
 8005230:	4630      	mov	r0, r6
 8005232:	4639      	mov	r1, r7
 8005234:	f7fb fc86 	bl	8000b44 <__aeabi_dcmplt>
 8005238:	2800      	cmp	r0, #0
 800523a:	d0e0      	beq.n	80051fe <pow+0x4a>
 800523c:	f7ff fb4e 	bl	80048dc <__errno>
 8005240:	2321      	movs	r3, #33	; 0x21
 8005242:	2400      	movs	r4, #0
 8005244:	6003      	str	r3, [r0, #0]
 8005246:	4d2e      	ldr	r5, [pc, #184]	; (8005300 <pow+0x14c>)
 8005248:	e7d9      	b.n	80051fe <pow+0x4a>
 800524a:	4620      	mov	r0, r4
 800524c:	4629      	mov	r1, r5
 800524e:	f000 fe24 	bl	8005e9a <finite>
 8005252:	bba8      	cbnz	r0, 80052c0 <pow+0x10c>
 8005254:	4640      	mov	r0, r8
 8005256:	4649      	mov	r1, r9
 8005258:	f000 fe1f 	bl	8005e9a <finite>
 800525c:	b380      	cbz	r0, 80052c0 <pow+0x10c>
 800525e:	4630      	mov	r0, r6
 8005260:	4639      	mov	r1, r7
 8005262:	f000 fe1a 	bl	8005e9a <finite>
 8005266:	b358      	cbz	r0, 80052c0 <pow+0x10c>
 8005268:	4622      	mov	r2, r4
 800526a:	462b      	mov	r3, r5
 800526c:	4620      	mov	r0, r4
 800526e:	4629      	mov	r1, r5
 8005270:	f7fb fc90 	bl	8000b94 <__aeabi_dcmpun>
 8005274:	b160      	cbz	r0, 8005290 <pow+0xdc>
 8005276:	f7ff fb31 	bl	80048dc <__errno>
 800527a:	2321      	movs	r3, #33	; 0x21
 800527c:	2200      	movs	r2, #0
 800527e:	6003      	str	r3, [r0, #0]
 8005280:	2300      	movs	r3, #0
 8005282:	4610      	mov	r0, r2
 8005284:	4619      	mov	r1, r3
 8005286:	f7fb fb15 	bl	80008b4 <__aeabi_ddiv>
 800528a:	4604      	mov	r4, r0
 800528c:	460d      	mov	r5, r1
 800528e:	e7b6      	b.n	80051fe <pow+0x4a>
 8005290:	f7ff fb24 	bl	80048dc <__errno>
 8005294:	2322      	movs	r3, #34	; 0x22
 8005296:	2200      	movs	r2, #0
 8005298:	6003      	str	r3, [r0, #0]
 800529a:	4649      	mov	r1, r9
 800529c:	2300      	movs	r3, #0
 800529e:	4640      	mov	r0, r8
 80052a0:	f7fb fc50 	bl	8000b44 <__aeabi_dcmplt>
 80052a4:	2400      	movs	r4, #0
 80052a6:	b148      	cbz	r0, 80052bc <pow+0x108>
 80052a8:	4630      	mov	r0, r6
 80052aa:	4639      	mov	r1, r7
 80052ac:	f000 fe02 	bl	8005eb4 <rint>
 80052b0:	4632      	mov	r2, r6
 80052b2:	463b      	mov	r3, r7
 80052b4:	f7fb fc3c 	bl	8000b30 <__aeabi_dcmpeq>
 80052b8:	2800      	cmp	r0, #0
 80052ba:	d0c4      	beq.n	8005246 <pow+0x92>
 80052bc:	4d11      	ldr	r5, [pc, #68]	; (8005304 <pow+0x150>)
 80052be:	e79e      	b.n	80051fe <pow+0x4a>
 80052c0:	2200      	movs	r2, #0
 80052c2:	2300      	movs	r3, #0
 80052c4:	4620      	mov	r0, r4
 80052c6:	4629      	mov	r1, r5
 80052c8:	f7fb fc32 	bl	8000b30 <__aeabi_dcmpeq>
 80052cc:	2800      	cmp	r0, #0
 80052ce:	d096      	beq.n	80051fe <pow+0x4a>
 80052d0:	4640      	mov	r0, r8
 80052d2:	4649      	mov	r1, r9
 80052d4:	f000 fde1 	bl	8005e9a <finite>
 80052d8:	2800      	cmp	r0, #0
 80052da:	d090      	beq.n	80051fe <pow+0x4a>
 80052dc:	4630      	mov	r0, r6
 80052de:	4639      	mov	r1, r7
 80052e0:	f000 fddb 	bl	8005e9a <finite>
 80052e4:	2800      	cmp	r0, #0
 80052e6:	d08a      	beq.n	80051fe <pow+0x4a>
 80052e8:	f7ff faf8 	bl	80048dc <__errno>
 80052ec:	2322      	movs	r3, #34	; 0x22
 80052ee:	2400      	movs	r4, #0
 80052f0:	2500      	movs	r5, #0
 80052f2:	6003      	str	r3, [r0, #0]
 80052f4:	e783      	b.n	80051fe <pow+0x4a>
 80052f6:	2400      	movs	r4, #0
 80052f8:	4d03      	ldr	r5, [pc, #12]	; (8005308 <pow+0x154>)
 80052fa:	e780      	b.n	80051fe <pow+0x4a>
 80052fc:	20000070 	.word	0x20000070
 8005300:	fff00000 	.word	0xfff00000
 8005304:	7ff00000 	.word	0x7ff00000
 8005308:	3ff00000 	.word	0x3ff00000
 800530c:	00000000 	.word	0x00000000

08005310 <__ieee754_pow>:
 8005310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005314:	b093      	sub	sp, #76	; 0x4c
 8005316:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800531a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800531e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8005322:	ea55 0302 	orrs.w	r3, r5, r2
 8005326:	4607      	mov	r7, r0
 8005328:	4688      	mov	r8, r1
 800532a:	f000 84bf 	beq.w	8005cac <__ieee754_pow+0x99c>
 800532e:	4b7e      	ldr	r3, [pc, #504]	; (8005528 <__ieee754_pow+0x218>)
 8005330:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8005334:	429c      	cmp	r4, r3
 8005336:	4689      	mov	r9, r1
 8005338:	4682      	mov	sl, r0
 800533a:	dc09      	bgt.n	8005350 <__ieee754_pow+0x40>
 800533c:	d103      	bne.n	8005346 <__ieee754_pow+0x36>
 800533e:	b978      	cbnz	r0, 8005360 <__ieee754_pow+0x50>
 8005340:	42a5      	cmp	r5, r4
 8005342:	dd02      	ble.n	800534a <__ieee754_pow+0x3a>
 8005344:	e00c      	b.n	8005360 <__ieee754_pow+0x50>
 8005346:	429d      	cmp	r5, r3
 8005348:	dc02      	bgt.n	8005350 <__ieee754_pow+0x40>
 800534a:	429d      	cmp	r5, r3
 800534c:	d10e      	bne.n	800536c <__ieee754_pow+0x5c>
 800534e:	b16a      	cbz	r2, 800536c <__ieee754_pow+0x5c>
 8005350:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005354:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005358:	ea54 030a 	orrs.w	r3, r4, sl
 800535c:	f000 84a6 	beq.w	8005cac <__ieee754_pow+0x99c>
 8005360:	4872      	ldr	r0, [pc, #456]	; (800552c <__ieee754_pow+0x21c>)
 8005362:	b013      	add	sp, #76	; 0x4c
 8005364:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005368:	f000 bd9e 	b.w	8005ea8 <nan>
 800536c:	f1b9 0f00 	cmp.w	r9, #0
 8005370:	da39      	bge.n	80053e6 <__ieee754_pow+0xd6>
 8005372:	4b6f      	ldr	r3, [pc, #444]	; (8005530 <__ieee754_pow+0x220>)
 8005374:	429d      	cmp	r5, r3
 8005376:	dc54      	bgt.n	8005422 <__ieee754_pow+0x112>
 8005378:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800537c:	429d      	cmp	r5, r3
 800537e:	f340 84a6 	ble.w	8005cce <__ieee754_pow+0x9be>
 8005382:	152b      	asrs	r3, r5, #20
 8005384:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005388:	2b14      	cmp	r3, #20
 800538a:	dd0f      	ble.n	80053ac <__ieee754_pow+0x9c>
 800538c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8005390:	fa22 f103 	lsr.w	r1, r2, r3
 8005394:	fa01 f303 	lsl.w	r3, r1, r3
 8005398:	4293      	cmp	r3, r2
 800539a:	f040 8498 	bne.w	8005cce <__ieee754_pow+0x9be>
 800539e:	f001 0101 	and.w	r1, r1, #1
 80053a2:	f1c1 0302 	rsb	r3, r1, #2
 80053a6:	9300      	str	r3, [sp, #0]
 80053a8:	b182      	cbz	r2, 80053cc <__ieee754_pow+0xbc>
 80053aa:	e05e      	b.n	800546a <__ieee754_pow+0x15a>
 80053ac:	2a00      	cmp	r2, #0
 80053ae:	d15a      	bne.n	8005466 <__ieee754_pow+0x156>
 80053b0:	f1c3 0314 	rsb	r3, r3, #20
 80053b4:	fa45 f103 	asr.w	r1, r5, r3
 80053b8:	fa01 f303 	lsl.w	r3, r1, r3
 80053bc:	42ab      	cmp	r3, r5
 80053be:	f040 8483 	bne.w	8005cc8 <__ieee754_pow+0x9b8>
 80053c2:	f001 0101 	and.w	r1, r1, #1
 80053c6:	f1c1 0302 	rsb	r3, r1, #2
 80053ca:	9300      	str	r3, [sp, #0]
 80053cc:	4b59      	ldr	r3, [pc, #356]	; (8005534 <__ieee754_pow+0x224>)
 80053ce:	429d      	cmp	r5, r3
 80053d0:	d130      	bne.n	8005434 <__ieee754_pow+0x124>
 80053d2:	2e00      	cmp	r6, #0
 80053d4:	f280 8474 	bge.w	8005cc0 <__ieee754_pow+0x9b0>
 80053d8:	463a      	mov	r2, r7
 80053da:	4643      	mov	r3, r8
 80053dc:	2000      	movs	r0, #0
 80053de:	4955      	ldr	r1, [pc, #340]	; (8005534 <__ieee754_pow+0x224>)
 80053e0:	f7fb fa68 	bl	80008b4 <__aeabi_ddiv>
 80053e4:	e02f      	b.n	8005446 <__ieee754_pow+0x136>
 80053e6:	2300      	movs	r3, #0
 80053e8:	9300      	str	r3, [sp, #0]
 80053ea:	2a00      	cmp	r2, #0
 80053ec:	d13d      	bne.n	800546a <__ieee754_pow+0x15a>
 80053ee:	4b4e      	ldr	r3, [pc, #312]	; (8005528 <__ieee754_pow+0x218>)
 80053f0:	429d      	cmp	r5, r3
 80053f2:	d1eb      	bne.n	80053cc <__ieee754_pow+0xbc>
 80053f4:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80053f8:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80053fc:	ea53 030a 	orrs.w	r3, r3, sl
 8005400:	f000 8454 	beq.w	8005cac <__ieee754_pow+0x99c>
 8005404:	4b4c      	ldr	r3, [pc, #304]	; (8005538 <__ieee754_pow+0x228>)
 8005406:	429c      	cmp	r4, r3
 8005408:	dd0d      	ble.n	8005426 <__ieee754_pow+0x116>
 800540a:	2e00      	cmp	r6, #0
 800540c:	f280 8454 	bge.w	8005cb8 <__ieee754_pow+0x9a8>
 8005410:	f04f 0b00 	mov.w	fp, #0
 8005414:	f04f 0c00 	mov.w	ip, #0
 8005418:	4658      	mov	r0, fp
 800541a:	4661      	mov	r1, ip
 800541c:	b013      	add	sp, #76	; 0x4c
 800541e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005422:	2302      	movs	r3, #2
 8005424:	e7e0      	b.n	80053e8 <__ieee754_pow+0xd8>
 8005426:	2e00      	cmp	r6, #0
 8005428:	daf2      	bge.n	8005410 <__ieee754_pow+0x100>
 800542a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800542e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8005432:	e7f1      	b.n	8005418 <__ieee754_pow+0x108>
 8005434:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8005438:	d108      	bne.n	800544c <__ieee754_pow+0x13c>
 800543a:	463a      	mov	r2, r7
 800543c:	4643      	mov	r3, r8
 800543e:	4638      	mov	r0, r7
 8005440:	4641      	mov	r1, r8
 8005442:	f7fb f90d 	bl	8000660 <__aeabi_dmul>
 8005446:	4683      	mov	fp, r0
 8005448:	468c      	mov	ip, r1
 800544a:	e7e5      	b.n	8005418 <__ieee754_pow+0x108>
 800544c:	4b3b      	ldr	r3, [pc, #236]	; (800553c <__ieee754_pow+0x22c>)
 800544e:	429e      	cmp	r6, r3
 8005450:	d10b      	bne.n	800546a <__ieee754_pow+0x15a>
 8005452:	f1b9 0f00 	cmp.w	r9, #0
 8005456:	db08      	blt.n	800546a <__ieee754_pow+0x15a>
 8005458:	4638      	mov	r0, r7
 800545a:	4641      	mov	r1, r8
 800545c:	b013      	add	sp, #76	; 0x4c
 800545e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005462:	f000 bc6b 	b.w	8005d3c <__ieee754_sqrt>
 8005466:	2300      	movs	r3, #0
 8005468:	9300      	str	r3, [sp, #0]
 800546a:	4638      	mov	r0, r7
 800546c:	4641      	mov	r1, r8
 800546e:	f000 fd11 	bl	8005e94 <fabs>
 8005472:	4683      	mov	fp, r0
 8005474:	468c      	mov	ip, r1
 8005476:	f1ba 0f00 	cmp.w	sl, #0
 800547a:	d129      	bne.n	80054d0 <__ieee754_pow+0x1c0>
 800547c:	b124      	cbz	r4, 8005488 <__ieee754_pow+0x178>
 800547e:	4b2d      	ldr	r3, [pc, #180]	; (8005534 <__ieee754_pow+0x224>)
 8005480:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8005484:	429a      	cmp	r2, r3
 8005486:	d123      	bne.n	80054d0 <__ieee754_pow+0x1c0>
 8005488:	2e00      	cmp	r6, #0
 800548a:	da07      	bge.n	800549c <__ieee754_pow+0x18c>
 800548c:	465a      	mov	r2, fp
 800548e:	4663      	mov	r3, ip
 8005490:	2000      	movs	r0, #0
 8005492:	4928      	ldr	r1, [pc, #160]	; (8005534 <__ieee754_pow+0x224>)
 8005494:	f7fb fa0e 	bl	80008b4 <__aeabi_ddiv>
 8005498:	4683      	mov	fp, r0
 800549a:	468c      	mov	ip, r1
 800549c:	f1b9 0f00 	cmp.w	r9, #0
 80054a0:	daba      	bge.n	8005418 <__ieee754_pow+0x108>
 80054a2:	9b00      	ldr	r3, [sp, #0]
 80054a4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80054a8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80054ac:	4323      	orrs	r3, r4
 80054ae:	d108      	bne.n	80054c2 <__ieee754_pow+0x1b2>
 80054b0:	465a      	mov	r2, fp
 80054b2:	4663      	mov	r3, ip
 80054b4:	4658      	mov	r0, fp
 80054b6:	4661      	mov	r1, ip
 80054b8:	f7fa ff1a 	bl	80002f0 <__aeabi_dsub>
 80054bc:	4602      	mov	r2, r0
 80054be:	460b      	mov	r3, r1
 80054c0:	e78e      	b.n	80053e0 <__ieee754_pow+0xd0>
 80054c2:	9b00      	ldr	r3, [sp, #0]
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d1a7      	bne.n	8005418 <__ieee754_pow+0x108>
 80054c8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 80054cc:	469c      	mov	ip, r3
 80054ce:	e7a3      	b.n	8005418 <__ieee754_pow+0x108>
 80054d0:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 80054d4:	3b01      	subs	r3, #1
 80054d6:	930c      	str	r3, [sp, #48]	; 0x30
 80054d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80054da:	9b00      	ldr	r3, [sp, #0]
 80054dc:	4313      	orrs	r3, r2
 80054de:	d104      	bne.n	80054ea <__ieee754_pow+0x1da>
 80054e0:	463a      	mov	r2, r7
 80054e2:	4643      	mov	r3, r8
 80054e4:	4638      	mov	r0, r7
 80054e6:	4641      	mov	r1, r8
 80054e8:	e7e6      	b.n	80054b8 <__ieee754_pow+0x1a8>
 80054ea:	4b15      	ldr	r3, [pc, #84]	; (8005540 <__ieee754_pow+0x230>)
 80054ec:	429d      	cmp	r5, r3
 80054ee:	f340 80f9 	ble.w	80056e4 <__ieee754_pow+0x3d4>
 80054f2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80054f6:	429d      	cmp	r5, r3
 80054f8:	4b0f      	ldr	r3, [pc, #60]	; (8005538 <__ieee754_pow+0x228>)
 80054fa:	dd09      	ble.n	8005510 <__ieee754_pow+0x200>
 80054fc:	429c      	cmp	r4, r3
 80054fe:	dc0c      	bgt.n	800551a <__ieee754_pow+0x20a>
 8005500:	2e00      	cmp	r6, #0
 8005502:	da85      	bge.n	8005410 <__ieee754_pow+0x100>
 8005504:	a306      	add	r3, pc, #24	; (adr r3, 8005520 <__ieee754_pow+0x210>)
 8005506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800550a:	4610      	mov	r0, r2
 800550c:	4619      	mov	r1, r3
 800550e:	e798      	b.n	8005442 <__ieee754_pow+0x132>
 8005510:	429c      	cmp	r4, r3
 8005512:	dbf5      	blt.n	8005500 <__ieee754_pow+0x1f0>
 8005514:	4b07      	ldr	r3, [pc, #28]	; (8005534 <__ieee754_pow+0x224>)
 8005516:	429c      	cmp	r4, r3
 8005518:	dd14      	ble.n	8005544 <__ieee754_pow+0x234>
 800551a:	2e00      	cmp	r6, #0
 800551c:	dcf2      	bgt.n	8005504 <__ieee754_pow+0x1f4>
 800551e:	e777      	b.n	8005410 <__ieee754_pow+0x100>
 8005520:	8800759c 	.word	0x8800759c
 8005524:	7e37e43c 	.word	0x7e37e43c
 8005528:	7ff00000 	.word	0x7ff00000
 800552c:	08006179 	.word	0x08006179
 8005530:	433fffff 	.word	0x433fffff
 8005534:	3ff00000 	.word	0x3ff00000
 8005538:	3fefffff 	.word	0x3fefffff
 800553c:	3fe00000 	.word	0x3fe00000
 8005540:	41e00000 	.word	0x41e00000
 8005544:	4661      	mov	r1, ip
 8005546:	2200      	movs	r2, #0
 8005548:	4658      	mov	r0, fp
 800554a:	4b61      	ldr	r3, [pc, #388]	; (80056d0 <__ieee754_pow+0x3c0>)
 800554c:	f7fa fed0 	bl	80002f0 <__aeabi_dsub>
 8005550:	a355      	add	r3, pc, #340	; (adr r3, 80056a8 <__ieee754_pow+0x398>)
 8005552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005556:	4604      	mov	r4, r0
 8005558:	460d      	mov	r5, r1
 800555a:	f7fb f881 	bl	8000660 <__aeabi_dmul>
 800555e:	a354      	add	r3, pc, #336	; (adr r3, 80056b0 <__ieee754_pow+0x3a0>)
 8005560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005564:	4606      	mov	r6, r0
 8005566:	460f      	mov	r7, r1
 8005568:	4620      	mov	r0, r4
 800556a:	4629      	mov	r1, r5
 800556c:	f7fb f878 	bl	8000660 <__aeabi_dmul>
 8005570:	2200      	movs	r2, #0
 8005572:	4682      	mov	sl, r0
 8005574:	468b      	mov	fp, r1
 8005576:	4620      	mov	r0, r4
 8005578:	4629      	mov	r1, r5
 800557a:	4b56      	ldr	r3, [pc, #344]	; (80056d4 <__ieee754_pow+0x3c4>)
 800557c:	f7fb f870 	bl	8000660 <__aeabi_dmul>
 8005580:	4602      	mov	r2, r0
 8005582:	460b      	mov	r3, r1
 8005584:	a14c      	add	r1, pc, #304	; (adr r1, 80056b8 <__ieee754_pow+0x3a8>)
 8005586:	e9d1 0100 	ldrd	r0, r1, [r1]
 800558a:	f7fa feb1 	bl	80002f0 <__aeabi_dsub>
 800558e:	4622      	mov	r2, r4
 8005590:	462b      	mov	r3, r5
 8005592:	f7fb f865 	bl	8000660 <__aeabi_dmul>
 8005596:	4602      	mov	r2, r0
 8005598:	460b      	mov	r3, r1
 800559a:	2000      	movs	r0, #0
 800559c:	494e      	ldr	r1, [pc, #312]	; (80056d8 <__ieee754_pow+0x3c8>)
 800559e:	f7fa fea7 	bl	80002f0 <__aeabi_dsub>
 80055a2:	4622      	mov	r2, r4
 80055a4:	462b      	mov	r3, r5
 80055a6:	4680      	mov	r8, r0
 80055a8:	4689      	mov	r9, r1
 80055aa:	4620      	mov	r0, r4
 80055ac:	4629      	mov	r1, r5
 80055ae:	f7fb f857 	bl	8000660 <__aeabi_dmul>
 80055b2:	4602      	mov	r2, r0
 80055b4:	460b      	mov	r3, r1
 80055b6:	4640      	mov	r0, r8
 80055b8:	4649      	mov	r1, r9
 80055ba:	f7fb f851 	bl	8000660 <__aeabi_dmul>
 80055be:	a340      	add	r3, pc, #256	; (adr r3, 80056c0 <__ieee754_pow+0x3b0>)
 80055c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c4:	f7fb f84c 	bl	8000660 <__aeabi_dmul>
 80055c8:	4602      	mov	r2, r0
 80055ca:	460b      	mov	r3, r1
 80055cc:	4650      	mov	r0, sl
 80055ce:	4659      	mov	r1, fp
 80055d0:	f7fa fe8e 	bl	80002f0 <__aeabi_dsub>
 80055d4:	f04f 0a00 	mov.w	sl, #0
 80055d8:	4602      	mov	r2, r0
 80055da:	460b      	mov	r3, r1
 80055dc:	4604      	mov	r4, r0
 80055de:	460d      	mov	r5, r1
 80055e0:	4630      	mov	r0, r6
 80055e2:	4639      	mov	r1, r7
 80055e4:	f7fa fe86 	bl	80002f4 <__adddf3>
 80055e8:	4632      	mov	r2, r6
 80055ea:	463b      	mov	r3, r7
 80055ec:	4650      	mov	r0, sl
 80055ee:	468b      	mov	fp, r1
 80055f0:	f7fa fe7e 	bl	80002f0 <__aeabi_dsub>
 80055f4:	4602      	mov	r2, r0
 80055f6:	460b      	mov	r3, r1
 80055f8:	4620      	mov	r0, r4
 80055fa:	4629      	mov	r1, r5
 80055fc:	f7fa fe78 	bl	80002f0 <__aeabi_dsub>
 8005600:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005604:	9b00      	ldr	r3, [sp, #0]
 8005606:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005608:	3b01      	subs	r3, #1
 800560a:	4313      	orrs	r3, r2
 800560c:	f04f 0600 	mov.w	r6, #0
 8005610:	f04f 0200 	mov.w	r2, #0
 8005614:	bf0c      	ite	eq
 8005616:	4b31      	ldreq	r3, [pc, #196]	; (80056dc <__ieee754_pow+0x3cc>)
 8005618:	4b2d      	ldrne	r3, [pc, #180]	; (80056d0 <__ieee754_pow+0x3c0>)
 800561a:	4604      	mov	r4, r0
 800561c:	460d      	mov	r5, r1
 800561e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005622:	e9cd 2300 	strd	r2, r3, [sp]
 8005626:	4632      	mov	r2, r6
 8005628:	463b      	mov	r3, r7
 800562a:	f7fa fe61 	bl	80002f0 <__aeabi_dsub>
 800562e:	4652      	mov	r2, sl
 8005630:	465b      	mov	r3, fp
 8005632:	f7fb f815 	bl	8000660 <__aeabi_dmul>
 8005636:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800563a:	4680      	mov	r8, r0
 800563c:	4689      	mov	r9, r1
 800563e:	4620      	mov	r0, r4
 8005640:	4629      	mov	r1, r5
 8005642:	f7fb f80d 	bl	8000660 <__aeabi_dmul>
 8005646:	4602      	mov	r2, r0
 8005648:	460b      	mov	r3, r1
 800564a:	4640      	mov	r0, r8
 800564c:	4649      	mov	r1, r9
 800564e:	f7fa fe51 	bl	80002f4 <__adddf3>
 8005652:	4632      	mov	r2, r6
 8005654:	463b      	mov	r3, r7
 8005656:	4680      	mov	r8, r0
 8005658:	4689      	mov	r9, r1
 800565a:	4650      	mov	r0, sl
 800565c:	4659      	mov	r1, fp
 800565e:	f7fa ffff 	bl	8000660 <__aeabi_dmul>
 8005662:	4604      	mov	r4, r0
 8005664:	460d      	mov	r5, r1
 8005666:	460b      	mov	r3, r1
 8005668:	4602      	mov	r2, r0
 800566a:	4649      	mov	r1, r9
 800566c:	4640      	mov	r0, r8
 800566e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005672:	f7fa fe3f 	bl	80002f4 <__adddf3>
 8005676:	4b1a      	ldr	r3, [pc, #104]	; (80056e0 <__ieee754_pow+0x3d0>)
 8005678:	4682      	mov	sl, r0
 800567a:	4299      	cmp	r1, r3
 800567c:	460f      	mov	r7, r1
 800567e:	460e      	mov	r6, r1
 8005680:	f340 82ed 	ble.w	8005c5e <__ieee754_pow+0x94e>
 8005684:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005688:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800568c:	4303      	orrs	r3, r0
 800568e:	f000 81e7 	beq.w	8005a60 <__ieee754_pow+0x750>
 8005692:	a30d      	add	r3, pc, #52	; (adr r3, 80056c8 <__ieee754_pow+0x3b8>)
 8005694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005698:	e9dd 0100 	ldrd	r0, r1, [sp]
 800569c:	f7fa ffe0 	bl	8000660 <__aeabi_dmul>
 80056a0:	a309      	add	r3, pc, #36	; (adr r3, 80056c8 <__ieee754_pow+0x3b8>)
 80056a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a6:	e6cc      	b.n	8005442 <__ieee754_pow+0x132>
 80056a8:	60000000 	.word	0x60000000
 80056ac:	3ff71547 	.word	0x3ff71547
 80056b0:	f85ddf44 	.word	0xf85ddf44
 80056b4:	3e54ae0b 	.word	0x3e54ae0b
 80056b8:	55555555 	.word	0x55555555
 80056bc:	3fd55555 	.word	0x3fd55555
 80056c0:	652b82fe 	.word	0x652b82fe
 80056c4:	3ff71547 	.word	0x3ff71547
 80056c8:	8800759c 	.word	0x8800759c
 80056cc:	7e37e43c 	.word	0x7e37e43c
 80056d0:	3ff00000 	.word	0x3ff00000
 80056d4:	3fd00000 	.word	0x3fd00000
 80056d8:	3fe00000 	.word	0x3fe00000
 80056dc:	bff00000 	.word	0xbff00000
 80056e0:	408fffff 	.word	0x408fffff
 80056e4:	4bd4      	ldr	r3, [pc, #848]	; (8005a38 <__ieee754_pow+0x728>)
 80056e6:	2200      	movs	r2, #0
 80056e8:	ea09 0303 	and.w	r3, r9, r3
 80056ec:	b943      	cbnz	r3, 8005700 <__ieee754_pow+0x3f0>
 80056ee:	4658      	mov	r0, fp
 80056f0:	4661      	mov	r1, ip
 80056f2:	4bd2      	ldr	r3, [pc, #840]	; (8005a3c <__ieee754_pow+0x72c>)
 80056f4:	f7fa ffb4 	bl	8000660 <__aeabi_dmul>
 80056f8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80056fc:	4683      	mov	fp, r0
 80056fe:	460c      	mov	r4, r1
 8005700:	1523      	asrs	r3, r4, #20
 8005702:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005706:	4413      	add	r3, r2
 8005708:	930b      	str	r3, [sp, #44]	; 0x2c
 800570a:	4bcd      	ldr	r3, [pc, #820]	; (8005a40 <__ieee754_pow+0x730>)
 800570c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005710:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005714:	429c      	cmp	r4, r3
 8005716:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800571a:	dd08      	ble.n	800572e <__ieee754_pow+0x41e>
 800571c:	4bc9      	ldr	r3, [pc, #804]	; (8005a44 <__ieee754_pow+0x734>)
 800571e:	429c      	cmp	r4, r3
 8005720:	f340 819c 	ble.w	8005a5c <__ieee754_pow+0x74c>
 8005724:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005726:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800572a:	3301      	adds	r3, #1
 800572c:	930b      	str	r3, [sp, #44]	; 0x2c
 800572e:	2600      	movs	r6, #0
 8005730:	00f3      	lsls	r3, r6, #3
 8005732:	930d      	str	r3, [sp, #52]	; 0x34
 8005734:	4bc4      	ldr	r3, [pc, #784]	; (8005a48 <__ieee754_pow+0x738>)
 8005736:	4658      	mov	r0, fp
 8005738:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800573c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005740:	4629      	mov	r1, r5
 8005742:	461a      	mov	r2, r3
 8005744:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8005748:	4623      	mov	r3, r4
 800574a:	f7fa fdd1 	bl	80002f0 <__aeabi_dsub>
 800574e:	46da      	mov	sl, fp
 8005750:	462b      	mov	r3, r5
 8005752:	4652      	mov	r2, sl
 8005754:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8005758:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800575c:	f7fa fdca 	bl	80002f4 <__adddf3>
 8005760:	4602      	mov	r2, r0
 8005762:	460b      	mov	r3, r1
 8005764:	2000      	movs	r0, #0
 8005766:	49b9      	ldr	r1, [pc, #740]	; (8005a4c <__ieee754_pow+0x73c>)
 8005768:	f7fb f8a4 	bl	80008b4 <__aeabi_ddiv>
 800576c:	4602      	mov	r2, r0
 800576e:	460b      	mov	r3, r1
 8005770:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005774:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005778:	f7fa ff72 	bl	8000660 <__aeabi_dmul>
 800577c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005780:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8005784:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005788:	2300      	movs	r3, #0
 800578a:	2200      	movs	r2, #0
 800578c:	46ab      	mov	fp, r5
 800578e:	106d      	asrs	r5, r5, #1
 8005790:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005794:	9304      	str	r3, [sp, #16]
 8005796:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800579a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800579e:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80057a2:	4640      	mov	r0, r8
 80057a4:	4649      	mov	r1, r9
 80057a6:	4614      	mov	r4, r2
 80057a8:	461d      	mov	r5, r3
 80057aa:	f7fa ff59 	bl	8000660 <__aeabi_dmul>
 80057ae:	4602      	mov	r2, r0
 80057b0:	460b      	mov	r3, r1
 80057b2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80057b6:	f7fa fd9b 	bl	80002f0 <__aeabi_dsub>
 80057ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80057be:	4606      	mov	r6, r0
 80057c0:	460f      	mov	r7, r1
 80057c2:	4620      	mov	r0, r4
 80057c4:	4629      	mov	r1, r5
 80057c6:	f7fa fd93 	bl	80002f0 <__aeabi_dsub>
 80057ca:	4602      	mov	r2, r0
 80057cc:	460b      	mov	r3, r1
 80057ce:	4650      	mov	r0, sl
 80057d0:	4659      	mov	r1, fp
 80057d2:	f7fa fd8d 	bl	80002f0 <__aeabi_dsub>
 80057d6:	4642      	mov	r2, r8
 80057d8:	464b      	mov	r3, r9
 80057da:	f7fa ff41 	bl	8000660 <__aeabi_dmul>
 80057de:	4602      	mov	r2, r0
 80057e0:	460b      	mov	r3, r1
 80057e2:	4630      	mov	r0, r6
 80057e4:	4639      	mov	r1, r7
 80057e6:	f7fa fd83 	bl	80002f0 <__aeabi_dsub>
 80057ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80057ee:	f7fa ff37 	bl	8000660 <__aeabi_dmul>
 80057f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80057fa:	4610      	mov	r0, r2
 80057fc:	4619      	mov	r1, r3
 80057fe:	f7fa ff2f 	bl	8000660 <__aeabi_dmul>
 8005802:	a37b      	add	r3, pc, #492	; (adr r3, 80059f0 <__ieee754_pow+0x6e0>)
 8005804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005808:	4604      	mov	r4, r0
 800580a:	460d      	mov	r5, r1
 800580c:	f7fa ff28 	bl	8000660 <__aeabi_dmul>
 8005810:	a379      	add	r3, pc, #484	; (adr r3, 80059f8 <__ieee754_pow+0x6e8>)
 8005812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005816:	f7fa fd6d 	bl	80002f4 <__adddf3>
 800581a:	4622      	mov	r2, r4
 800581c:	462b      	mov	r3, r5
 800581e:	f7fa ff1f 	bl	8000660 <__aeabi_dmul>
 8005822:	a377      	add	r3, pc, #476	; (adr r3, 8005a00 <__ieee754_pow+0x6f0>)
 8005824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005828:	f7fa fd64 	bl	80002f4 <__adddf3>
 800582c:	4622      	mov	r2, r4
 800582e:	462b      	mov	r3, r5
 8005830:	f7fa ff16 	bl	8000660 <__aeabi_dmul>
 8005834:	a374      	add	r3, pc, #464	; (adr r3, 8005a08 <__ieee754_pow+0x6f8>)
 8005836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800583a:	f7fa fd5b 	bl	80002f4 <__adddf3>
 800583e:	4622      	mov	r2, r4
 8005840:	462b      	mov	r3, r5
 8005842:	f7fa ff0d 	bl	8000660 <__aeabi_dmul>
 8005846:	a372      	add	r3, pc, #456	; (adr r3, 8005a10 <__ieee754_pow+0x700>)
 8005848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800584c:	f7fa fd52 	bl	80002f4 <__adddf3>
 8005850:	4622      	mov	r2, r4
 8005852:	462b      	mov	r3, r5
 8005854:	f7fa ff04 	bl	8000660 <__aeabi_dmul>
 8005858:	a36f      	add	r3, pc, #444	; (adr r3, 8005a18 <__ieee754_pow+0x708>)
 800585a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585e:	f7fa fd49 	bl	80002f4 <__adddf3>
 8005862:	4622      	mov	r2, r4
 8005864:	4606      	mov	r6, r0
 8005866:	460f      	mov	r7, r1
 8005868:	462b      	mov	r3, r5
 800586a:	4620      	mov	r0, r4
 800586c:	4629      	mov	r1, r5
 800586e:	f7fa fef7 	bl	8000660 <__aeabi_dmul>
 8005872:	4602      	mov	r2, r0
 8005874:	460b      	mov	r3, r1
 8005876:	4630      	mov	r0, r6
 8005878:	4639      	mov	r1, r7
 800587a:	f7fa fef1 	bl	8000660 <__aeabi_dmul>
 800587e:	4604      	mov	r4, r0
 8005880:	460d      	mov	r5, r1
 8005882:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005886:	4642      	mov	r2, r8
 8005888:	464b      	mov	r3, r9
 800588a:	f7fa fd33 	bl	80002f4 <__adddf3>
 800588e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005892:	f7fa fee5 	bl	8000660 <__aeabi_dmul>
 8005896:	4622      	mov	r2, r4
 8005898:	462b      	mov	r3, r5
 800589a:	f7fa fd2b 	bl	80002f4 <__adddf3>
 800589e:	4642      	mov	r2, r8
 80058a0:	4606      	mov	r6, r0
 80058a2:	460f      	mov	r7, r1
 80058a4:	464b      	mov	r3, r9
 80058a6:	4640      	mov	r0, r8
 80058a8:	4649      	mov	r1, r9
 80058aa:	f7fa fed9 	bl	8000660 <__aeabi_dmul>
 80058ae:	2200      	movs	r2, #0
 80058b0:	4b67      	ldr	r3, [pc, #412]	; (8005a50 <__ieee754_pow+0x740>)
 80058b2:	4682      	mov	sl, r0
 80058b4:	468b      	mov	fp, r1
 80058b6:	f7fa fd1d 	bl	80002f4 <__adddf3>
 80058ba:	4632      	mov	r2, r6
 80058bc:	463b      	mov	r3, r7
 80058be:	f7fa fd19 	bl	80002f4 <__adddf3>
 80058c2:	9c04      	ldr	r4, [sp, #16]
 80058c4:	460d      	mov	r5, r1
 80058c6:	4622      	mov	r2, r4
 80058c8:	460b      	mov	r3, r1
 80058ca:	4640      	mov	r0, r8
 80058cc:	4649      	mov	r1, r9
 80058ce:	f7fa fec7 	bl	8000660 <__aeabi_dmul>
 80058d2:	2200      	movs	r2, #0
 80058d4:	4680      	mov	r8, r0
 80058d6:	4689      	mov	r9, r1
 80058d8:	4620      	mov	r0, r4
 80058da:	4629      	mov	r1, r5
 80058dc:	4b5c      	ldr	r3, [pc, #368]	; (8005a50 <__ieee754_pow+0x740>)
 80058de:	f7fa fd07 	bl	80002f0 <__aeabi_dsub>
 80058e2:	4652      	mov	r2, sl
 80058e4:	465b      	mov	r3, fp
 80058e6:	f7fa fd03 	bl	80002f0 <__aeabi_dsub>
 80058ea:	4602      	mov	r2, r0
 80058ec:	460b      	mov	r3, r1
 80058ee:	4630      	mov	r0, r6
 80058f0:	4639      	mov	r1, r7
 80058f2:	f7fa fcfd 	bl	80002f0 <__aeabi_dsub>
 80058f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058fa:	f7fa feb1 	bl	8000660 <__aeabi_dmul>
 80058fe:	4622      	mov	r2, r4
 8005900:	4606      	mov	r6, r0
 8005902:	460f      	mov	r7, r1
 8005904:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005908:	462b      	mov	r3, r5
 800590a:	f7fa fea9 	bl	8000660 <__aeabi_dmul>
 800590e:	4602      	mov	r2, r0
 8005910:	460b      	mov	r3, r1
 8005912:	4630      	mov	r0, r6
 8005914:	4639      	mov	r1, r7
 8005916:	f7fa fced 	bl	80002f4 <__adddf3>
 800591a:	4606      	mov	r6, r0
 800591c:	460f      	mov	r7, r1
 800591e:	4602      	mov	r2, r0
 8005920:	460b      	mov	r3, r1
 8005922:	4640      	mov	r0, r8
 8005924:	4649      	mov	r1, r9
 8005926:	f7fa fce5 	bl	80002f4 <__adddf3>
 800592a:	a33d      	add	r3, pc, #244	; (adr r3, 8005a20 <__ieee754_pow+0x710>)
 800592c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005930:	9c04      	ldr	r4, [sp, #16]
 8005932:	460d      	mov	r5, r1
 8005934:	4620      	mov	r0, r4
 8005936:	f7fa fe93 	bl	8000660 <__aeabi_dmul>
 800593a:	4642      	mov	r2, r8
 800593c:	464b      	mov	r3, r9
 800593e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005942:	4620      	mov	r0, r4
 8005944:	4629      	mov	r1, r5
 8005946:	f7fa fcd3 	bl	80002f0 <__aeabi_dsub>
 800594a:	4602      	mov	r2, r0
 800594c:	460b      	mov	r3, r1
 800594e:	4630      	mov	r0, r6
 8005950:	4639      	mov	r1, r7
 8005952:	f7fa fccd 	bl	80002f0 <__aeabi_dsub>
 8005956:	a334      	add	r3, pc, #208	; (adr r3, 8005a28 <__ieee754_pow+0x718>)
 8005958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800595c:	f7fa fe80 	bl	8000660 <__aeabi_dmul>
 8005960:	a333      	add	r3, pc, #204	; (adr r3, 8005a30 <__ieee754_pow+0x720>)
 8005962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005966:	4606      	mov	r6, r0
 8005968:	460f      	mov	r7, r1
 800596a:	4620      	mov	r0, r4
 800596c:	4629      	mov	r1, r5
 800596e:	f7fa fe77 	bl	8000660 <__aeabi_dmul>
 8005972:	4602      	mov	r2, r0
 8005974:	460b      	mov	r3, r1
 8005976:	4630      	mov	r0, r6
 8005978:	4639      	mov	r1, r7
 800597a:	f7fa fcbb 	bl	80002f4 <__adddf3>
 800597e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005980:	4b34      	ldr	r3, [pc, #208]	; (8005a54 <__ieee754_pow+0x744>)
 8005982:	4413      	add	r3, r2
 8005984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005988:	f7fa fcb4 	bl	80002f4 <__adddf3>
 800598c:	4680      	mov	r8, r0
 800598e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005990:	4689      	mov	r9, r1
 8005992:	f7fa fdfb 	bl	800058c <__aeabi_i2d>
 8005996:	4604      	mov	r4, r0
 8005998:	460d      	mov	r5, r1
 800599a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800599c:	4b2e      	ldr	r3, [pc, #184]	; (8005a58 <__ieee754_pow+0x748>)
 800599e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80059a2:	4413      	add	r3, r2
 80059a4:	e9d3 6700 	ldrd	r6, r7, [r3]
 80059a8:	4642      	mov	r2, r8
 80059aa:	464b      	mov	r3, r9
 80059ac:	f7fa fca2 	bl	80002f4 <__adddf3>
 80059b0:	4632      	mov	r2, r6
 80059b2:	463b      	mov	r3, r7
 80059b4:	f7fa fc9e 	bl	80002f4 <__adddf3>
 80059b8:	4622      	mov	r2, r4
 80059ba:	462b      	mov	r3, r5
 80059bc:	f7fa fc9a 	bl	80002f4 <__adddf3>
 80059c0:	f8dd a010 	ldr.w	sl, [sp, #16]
 80059c4:	4622      	mov	r2, r4
 80059c6:	462b      	mov	r3, r5
 80059c8:	4650      	mov	r0, sl
 80059ca:	468b      	mov	fp, r1
 80059cc:	f7fa fc90 	bl	80002f0 <__aeabi_dsub>
 80059d0:	4632      	mov	r2, r6
 80059d2:	463b      	mov	r3, r7
 80059d4:	f7fa fc8c 	bl	80002f0 <__aeabi_dsub>
 80059d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80059dc:	f7fa fc88 	bl	80002f0 <__aeabi_dsub>
 80059e0:	4602      	mov	r2, r0
 80059e2:	460b      	mov	r3, r1
 80059e4:	4640      	mov	r0, r8
 80059e6:	4649      	mov	r1, r9
 80059e8:	e608      	b.n	80055fc <__ieee754_pow+0x2ec>
 80059ea:	bf00      	nop
 80059ec:	f3af 8000 	nop.w
 80059f0:	4a454eef 	.word	0x4a454eef
 80059f4:	3fca7e28 	.word	0x3fca7e28
 80059f8:	93c9db65 	.word	0x93c9db65
 80059fc:	3fcd864a 	.word	0x3fcd864a
 8005a00:	a91d4101 	.word	0xa91d4101
 8005a04:	3fd17460 	.word	0x3fd17460
 8005a08:	518f264d 	.word	0x518f264d
 8005a0c:	3fd55555 	.word	0x3fd55555
 8005a10:	db6fabff 	.word	0xdb6fabff
 8005a14:	3fdb6db6 	.word	0x3fdb6db6
 8005a18:	33333303 	.word	0x33333303
 8005a1c:	3fe33333 	.word	0x3fe33333
 8005a20:	e0000000 	.word	0xe0000000
 8005a24:	3feec709 	.word	0x3feec709
 8005a28:	dc3a03fd 	.word	0xdc3a03fd
 8005a2c:	3feec709 	.word	0x3feec709
 8005a30:	145b01f5 	.word	0x145b01f5
 8005a34:	be3e2fe0 	.word	0xbe3e2fe0
 8005a38:	7ff00000 	.word	0x7ff00000
 8005a3c:	43400000 	.word	0x43400000
 8005a40:	0003988e 	.word	0x0003988e
 8005a44:	000bb679 	.word	0x000bb679
 8005a48:	080061a8 	.word	0x080061a8
 8005a4c:	3ff00000 	.word	0x3ff00000
 8005a50:	40080000 	.word	0x40080000
 8005a54:	080061c8 	.word	0x080061c8
 8005a58:	080061b8 	.word	0x080061b8
 8005a5c:	2601      	movs	r6, #1
 8005a5e:	e667      	b.n	8005730 <__ieee754_pow+0x420>
 8005a60:	a39d      	add	r3, pc, #628	; (adr r3, 8005cd8 <__ieee754_pow+0x9c8>)
 8005a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a66:	4640      	mov	r0, r8
 8005a68:	4649      	mov	r1, r9
 8005a6a:	f7fa fc43 	bl	80002f4 <__adddf3>
 8005a6e:	4622      	mov	r2, r4
 8005a70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a74:	462b      	mov	r3, r5
 8005a76:	4650      	mov	r0, sl
 8005a78:	4639      	mov	r1, r7
 8005a7a:	f7fa fc39 	bl	80002f0 <__aeabi_dsub>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	460b      	mov	r3, r1
 8005a82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a86:	f7fb f87b 	bl	8000b80 <__aeabi_dcmpgt>
 8005a8a:	2800      	cmp	r0, #0
 8005a8c:	f47f ae01 	bne.w	8005692 <__ieee754_pow+0x382>
 8005a90:	4aa5      	ldr	r2, [pc, #660]	; (8005d28 <__ieee754_pow+0xa18>)
 8005a92:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8005a96:	4293      	cmp	r3, r2
 8005a98:	f340 8103 	ble.w	8005ca2 <__ieee754_pow+0x992>
 8005a9c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005aa0:	2000      	movs	r0, #0
 8005aa2:	151b      	asrs	r3, r3, #20
 8005aa4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005aa8:	fa4a f303 	asr.w	r3, sl, r3
 8005aac:	4433      	add	r3, r6
 8005aae:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8005ab2:	4f9e      	ldr	r7, [pc, #632]	; (8005d2c <__ieee754_pow+0xa1c>)
 8005ab4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005ab8:	4117      	asrs	r7, r2
 8005aba:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8005abe:	ea23 0107 	bic.w	r1, r3, r7
 8005ac2:	f1c2 0214 	rsb	r2, r2, #20
 8005ac6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8005aca:	460b      	mov	r3, r1
 8005acc:	fa4a fa02 	asr.w	sl, sl, r2
 8005ad0:	2e00      	cmp	r6, #0
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	4629      	mov	r1, r5
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	bfb8      	it	lt
 8005ada:	f1ca 0a00 	rsblt	sl, sl, #0
 8005ade:	f7fa fc07 	bl	80002f0 <__aeabi_dsub>
 8005ae2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ae6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aea:	2400      	movs	r4, #0
 8005aec:	4642      	mov	r2, r8
 8005aee:	464b      	mov	r3, r9
 8005af0:	f7fa fc00 	bl	80002f4 <__adddf3>
 8005af4:	a37a      	add	r3, pc, #488	; (adr r3, 8005ce0 <__ieee754_pow+0x9d0>)
 8005af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afa:	4620      	mov	r0, r4
 8005afc:	460d      	mov	r5, r1
 8005afe:	f7fa fdaf 	bl	8000660 <__aeabi_dmul>
 8005b02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b06:	4606      	mov	r6, r0
 8005b08:	460f      	mov	r7, r1
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	4629      	mov	r1, r5
 8005b0e:	f7fa fbef 	bl	80002f0 <__aeabi_dsub>
 8005b12:	4602      	mov	r2, r0
 8005b14:	460b      	mov	r3, r1
 8005b16:	4640      	mov	r0, r8
 8005b18:	4649      	mov	r1, r9
 8005b1a:	f7fa fbe9 	bl	80002f0 <__aeabi_dsub>
 8005b1e:	a372      	add	r3, pc, #456	; (adr r3, 8005ce8 <__ieee754_pow+0x9d8>)
 8005b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b24:	f7fa fd9c 	bl	8000660 <__aeabi_dmul>
 8005b28:	a371      	add	r3, pc, #452	; (adr r3, 8005cf0 <__ieee754_pow+0x9e0>)
 8005b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b2e:	4680      	mov	r8, r0
 8005b30:	4689      	mov	r9, r1
 8005b32:	4620      	mov	r0, r4
 8005b34:	4629      	mov	r1, r5
 8005b36:	f7fa fd93 	bl	8000660 <__aeabi_dmul>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	4640      	mov	r0, r8
 8005b40:	4649      	mov	r1, r9
 8005b42:	f7fa fbd7 	bl	80002f4 <__adddf3>
 8005b46:	4604      	mov	r4, r0
 8005b48:	460d      	mov	r5, r1
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	460b      	mov	r3, r1
 8005b4e:	4630      	mov	r0, r6
 8005b50:	4639      	mov	r1, r7
 8005b52:	f7fa fbcf 	bl	80002f4 <__adddf3>
 8005b56:	4632      	mov	r2, r6
 8005b58:	463b      	mov	r3, r7
 8005b5a:	4680      	mov	r8, r0
 8005b5c:	4689      	mov	r9, r1
 8005b5e:	f7fa fbc7 	bl	80002f0 <__aeabi_dsub>
 8005b62:	4602      	mov	r2, r0
 8005b64:	460b      	mov	r3, r1
 8005b66:	4620      	mov	r0, r4
 8005b68:	4629      	mov	r1, r5
 8005b6a:	f7fa fbc1 	bl	80002f0 <__aeabi_dsub>
 8005b6e:	4642      	mov	r2, r8
 8005b70:	4606      	mov	r6, r0
 8005b72:	460f      	mov	r7, r1
 8005b74:	464b      	mov	r3, r9
 8005b76:	4640      	mov	r0, r8
 8005b78:	4649      	mov	r1, r9
 8005b7a:	f7fa fd71 	bl	8000660 <__aeabi_dmul>
 8005b7e:	a35e      	add	r3, pc, #376	; (adr r3, 8005cf8 <__ieee754_pow+0x9e8>)
 8005b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b84:	4604      	mov	r4, r0
 8005b86:	460d      	mov	r5, r1
 8005b88:	f7fa fd6a 	bl	8000660 <__aeabi_dmul>
 8005b8c:	a35c      	add	r3, pc, #368	; (adr r3, 8005d00 <__ieee754_pow+0x9f0>)
 8005b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b92:	f7fa fbad 	bl	80002f0 <__aeabi_dsub>
 8005b96:	4622      	mov	r2, r4
 8005b98:	462b      	mov	r3, r5
 8005b9a:	f7fa fd61 	bl	8000660 <__aeabi_dmul>
 8005b9e:	a35a      	add	r3, pc, #360	; (adr r3, 8005d08 <__ieee754_pow+0x9f8>)
 8005ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba4:	f7fa fba6 	bl	80002f4 <__adddf3>
 8005ba8:	4622      	mov	r2, r4
 8005baa:	462b      	mov	r3, r5
 8005bac:	f7fa fd58 	bl	8000660 <__aeabi_dmul>
 8005bb0:	a357      	add	r3, pc, #348	; (adr r3, 8005d10 <__ieee754_pow+0xa00>)
 8005bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb6:	f7fa fb9b 	bl	80002f0 <__aeabi_dsub>
 8005bba:	4622      	mov	r2, r4
 8005bbc:	462b      	mov	r3, r5
 8005bbe:	f7fa fd4f 	bl	8000660 <__aeabi_dmul>
 8005bc2:	a355      	add	r3, pc, #340	; (adr r3, 8005d18 <__ieee754_pow+0xa08>)
 8005bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc8:	f7fa fb94 	bl	80002f4 <__adddf3>
 8005bcc:	4622      	mov	r2, r4
 8005bce:	462b      	mov	r3, r5
 8005bd0:	f7fa fd46 	bl	8000660 <__aeabi_dmul>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	4640      	mov	r0, r8
 8005bda:	4649      	mov	r1, r9
 8005bdc:	f7fa fb88 	bl	80002f0 <__aeabi_dsub>
 8005be0:	4604      	mov	r4, r0
 8005be2:	460d      	mov	r5, r1
 8005be4:	4602      	mov	r2, r0
 8005be6:	460b      	mov	r3, r1
 8005be8:	4640      	mov	r0, r8
 8005bea:	4649      	mov	r1, r9
 8005bec:	f7fa fd38 	bl	8000660 <__aeabi_dmul>
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bf6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005bfa:	4620      	mov	r0, r4
 8005bfc:	4629      	mov	r1, r5
 8005bfe:	f7fa fb77 	bl	80002f0 <__aeabi_dsub>
 8005c02:	4602      	mov	r2, r0
 8005c04:	460b      	mov	r3, r1
 8005c06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c0a:	f7fa fe53 	bl	80008b4 <__aeabi_ddiv>
 8005c0e:	4632      	mov	r2, r6
 8005c10:	4604      	mov	r4, r0
 8005c12:	460d      	mov	r5, r1
 8005c14:	463b      	mov	r3, r7
 8005c16:	4640      	mov	r0, r8
 8005c18:	4649      	mov	r1, r9
 8005c1a:	f7fa fd21 	bl	8000660 <__aeabi_dmul>
 8005c1e:	4632      	mov	r2, r6
 8005c20:	463b      	mov	r3, r7
 8005c22:	f7fa fb67 	bl	80002f4 <__adddf3>
 8005c26:	4602      	mov	r2, r0
 8005c28:	460b      	mov	r3, r1
 8005c2a:	4620      	mov	r0, r4
 8005c2c:	4629      	mov	r1, r5
 8005c2e:	f7fa fb5f 	bl	80002f0 <__aeabi_dsub>
 8005c32:	4642      	mov	r2, r8
 8005c34:	464b      	mov	r3, r9
 8005c36:	f7fa fb5b 	bl	80002f0 <__aeabi_dsub>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	2000      	movs	r0, #0
 8005c40:	493b      	ldr	r1, [pc, #236]	; (8005d30 <__ieee754_pow+0xa20>)
 8005c42:	f7fa fb55 	bl	80002f0 <__aeabi_dsub>
 8005c46:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8005c4a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005c4e:	da2b      	bge.n	8005ca8 <__ieee754_pow+0x998>
 8005c50:	4652      	mov	r2, sl
 8005c52:	f000 f9b9 	bl	8005fc8 <scalbn>
 8005c56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c5a:	f7ff bbf2 	b.w	8005442 <__ieee754_pow+0x132>
 8005c5e:	4b35      	ldr	r3, [pc, #212]	; (8005d34 <__ieee754_pow+0xa24>)
 8005c60:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8005c64:	429f      	cmp	r7, r3
 8005c66:	f77f af13 	ble.w	8005a90 <__ieee754_pow+0x780>
 8005c6a:	4b33      	ldr	r3, [pc, #204]	; (8005d38 <__ieee754_pow+0xa28>)
 8005c6c:	440b      	add	r3, r1
 8005c6e:	4303      	orrs	r3, r0
 8005c70:	d00b      	beq.n	8005c8a <__ieee754_pow+0x97a>
 8005c72:	a32b      	add	r3, pc, #172	; (adr r3, 8005d20 <__ieee754_pow+0xa10>)
 8005c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c7c:	f7fa fcf0 	bl	8000660 <__aeabi_dmul>
 8005c80:	a327      	add	r3, pc, #156	; (adr r3, 8005d20 <__ieee754_pow+0xa10>)
 8005c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c86:	f7ff bbdc 	b.w	8005442 <__ieee754_pow+0x132>
 8005c8a:	4622      	mov	r2, r4
 8005c8c:	462b      	mov	r3, r5
 8005c8e:	f7fa fb2f 	bl	80002f0 <__aeabi_dsub>
 8005c92:	4642      	mov	r2, r8
 8005c94:	464b      	mov	r3, r9
 8005c96:	f7fa ff69 	bl	8000b6c <__aeabi_dcmpge>
 8005c9a:	2800      	cmp	r0, #0
 8005c9c:	f43f aef8 	beq.w	8005a90 <__ieee754_pow+0x780>
 8005ca0:	e7e7      	b.n	8005c72 <__ieee754_pow+0x962>
 8005ca2:	f04f 0a00 	mov.w	sl, #0
 8005ca6:	e71e      	b.n	8005ae6 <__ieee754_pow+0x7d6>
 8005ca8:	4621      	mov	r1, r4
 8005caa:	e7d4      	b.n	8005c56 <__ieee754_pow+0x946>
 8005cac:	f04f 0b00 	mov.w	fp, #0
 8005cb0:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8005d30 <__ieee754_pow+0xa20>
 8005cb4:	f7ff bbb0 	b.w	8005418 <__ieee754_pow+0x108>
 8005cb8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8005cbc:	f7ff bbac 	b.w	8005418 <__ieee754_pow+0x108>
 8005cc0:	4638      	mov	r0, r7
 8005cc2:	4641      	mov	r1, r8
 8005cc4:	f7ff bbbf 	b.w	8005446 <__ieee754_pow+0x136>
 8005cc8:	9200      	str	r2, [sp, #0]
 8005cca:	f7ff bb7f 	b.w	80053cc <__ieee754_pow+0xbc>
 8005cce:	2300      	movs	r3, #0
 8005cd0:	f7ff bb69 	b.w	80053a6 <__ieee754_pow+0x96>
 8005cd4:	f3af 8000 	nop.w
 8005cd8:	652b82fe 	.word	0x652b82fe
 8005cdc:	3c971547 	.word	0x3c971547
 8005ce0:	00000000 	.word	0x00000000
 8005ce4:	3fe62e43 	.word	0x3fe62e43
 8005ce8:	fefa39ef 	.word	0xfefa39ef
 8005cec:	3fe62e42 	.word	0x3fe62e42
 8005cf0:	0ca86c39 	.word	0x0ca86c39
 8005cf4:	be205c61 	.word	0xbe205c61
 8005cf8:	72bea4d0 	.word	0x72bea4d0
 8005cfc:	3e663769 	.word	0x3e663769
 8005d00:	c5d26bf1 	.word	0xc5d26bf1
 8005d04:	3ebbbd41 	.word	0x3ebbbd41
 8005d08:	af25de2c 	.word	0xaf25de2c
 8005d0c:	3f11566a 	.word	0x3f11566a
 8005d10:	16bebd93 	.word	0x16bebd93
 8005d14:	3f66c16c 	.word	0x3f66c16c
 8005d18:	5555553e 	.word	0x5555553e
 8005d1c:	3fc55555 	.word	0x3fc55555
 8005d20:	c2f8f359 	.word	0xc2f8f359
 8005d24:	01a56e1f 	.word	0x01a56e1f
 8005d28:	3fe00000 	.word	0x3fe00000
 8005d2c:	000fffff 	.word	0x000fffff
 8005d30:	3ff00000 	.word	0x3ff00000
 8005d34:	4090cbff 	.word	0x4090cbff
 8005d38:	3f6f3400 	.word	0x3f6f3400

08005d3c <__ieee754_sqrt>:
 8005d3c:	f8df c150 	ldr.w	ip, [pc, #336]	; 8005e90 <__ieee754_sqrt+0x154>
 8005d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d44:	ea3c 0c01 	bics.w	ip, ip, r1
 8005d48:	460b      	mov	r3, r1
 8005d4a:	4606      	mov	r6, r0
 8005d4c:	460d      	mov	r5, r1
 8005d4e:	460a      	mov	r2, r1
 8005d50:	4607      	mov	r7, r0
 8005d52:	4604      	mov	r4, r0
 8005d54:	d10e      	bne.n	8005d74 <__ieee754_sqrt+0x38>
 8005d56:	4602      	mov	r2, r0
 8005d58:	f7fa fc82 	bl	8000660 <__aeabi_dmul>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	460b      	mov	r3, r1
 8005d60:	4630      	mov	r0, r6
 8005d62:	4629      	mov	r1, r5
 8005d64:	f7fa fac6 	bl	80002f4 <__adddf3>
 8005d68:	4606      	mov	r6, r0
 8005d6a:	460d      	mov	r5, r1
 8005d6c:	4630      	mov	r0, r6
 8005d6e:	4629      	mov	r1, r5
 8005d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d74:	2900      	cmp	r1, #0
 8005d76:	dc0d      	bgt.n	8005d94 <__ieee754_sqrt+0x58>
 8005d78:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8005d7c:	ea5c 0707 	orrs.w	r7, ip, r7
 8005d80:	d0f4      	beq.n	8005d6c <__ieee754_sqrt+0x30>
 8005d82:	b139      	cbz	r1, 8005d94 <__ieee754_sqrt+0x58>
 8005d84:	4602      	mov	r2, r0
 8005d86:	f7fa fab3 	bl	80002f0 <__aeabi_dsub>
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	460b      	mov	r3, r1
 8005d8e:	f7fa fd91 	bl	80008b4 <__aeabi_ddiv>
 8005d92:	e7e9      	b.n	8005d68 <__ieee754_sqrt+0x2c>
 8005d94:	1512      	asrs	r2, r2, #20
 8005d96:	d074      	beq.n	8005e82 <__ieee754_sqrt+0x146>
 8005d98:	2000      	movs	r0, #0
 8005d9a:	07d5      	lsls	r5, r2, #31
 8005d9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005da0:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8005da4:	bf5e      	ittt	pl
 8005da6:	0fe3      	lsrpl	r3, r4, #31
 8005da8:	0064      	lslpl	r4, r4, #1
 8005daa:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 8005dae:	0fe3      	lsrs	r3, r4, #31
 8005db0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8005db4:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8005db8:	2516      	movs	r5, #22
 8005dba:	4601      	mov	r1, r0
 8005dbc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005dc0:	1076      	asrs	r6, r6, #1
 8005dc2:	0064      	lsls	r4, r4, #1
 8005dc4:	188f      	adds	r7, r1, r2
 8005dc6:	429f      	cmp	r7, r3
 8005dc8:	bfde      	ittt	le
 8005dca:	1bdb      	suble	r3, r3, r7
 8005dcc:	18b9      	addle	r1, r7, r2
 8005dce:	1880      	addle	r0, r0, r2
 8005dd0:	005b      	lsls	r3, r3, #1
 8005dd2:	3d01      	subs	r5, #1
 8005dd4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8005dd8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8005ddc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8005de0:	d1f0      	bne.n	8005dc4 <__ieee754_sqrt+0x88>
 8005de2:	462a      	mov	r2, r5
 8005de4:	f04f 0e20 	mov.w	lr, #32
 8005de8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8005dec:	428b      	cmp	r3, r1
 8005dee:	eb07 0c05 	add.w	ip, r7, r5
 8005df2:	dc02      	bgt.n	8005dfa <__ieee754_sqrt+0xbe>
 8005df4:	d113      	bne.n	8005e1e <__ieee754_sqrt+0xe2>
 8005df6:	45a4      	cmp	ip, r4
 8005df8:	d811      	bhi.n	8005e1e <__ieee754_sqrt+0xe2>
 8005dfa:	f1bc 0f00 	cmp.w	ip, #0
 8005dfe:	eb0c 0507 	add.w	r5, ip, r7
 8005e02:	da43      	bge.n	8005e8c <__ieee754_sqrt+0x150>
 8005e04:	2d00      	cmp	r5, #0
 8005e06:	db41      	blt.n	8005e8c <__ieee754_sqrt+0x150>
 8005e08:	f101 0801 	add.w	r8, r1, #1
 8005e0c:	1a5b      	subs	r3, r3, r1
 8005e0e:	4641      	mov	r1, r8
 8005e10:	45a4      	cmp	ip, r4
 8005e12:	bf88      	it	hi
 8005e14:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8005e18:	eba4 040c 	sub.w	r4, r4, ip
 8005e1c:	443a      	add	r2, r7
 8005e1e:	005b      	lsls	r3, r3, #1
 8005e20:	f1be 0e01 	subs.w	lr, lr, #1
 8005e24:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8005e28:	ea4f 0757 	mov.w	r7, r7, lsr #1
 8005e2c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8005e30:	d1dc      	bne.n	8005dec <__ieee754_sqrt+0xb0>
 8005e32:	4323      	orrs	r3, r4
 8005e34:	d006      	beq.n	8005e44 <__ieee754_sqrt+0x108>
 8005e36:	1c54      	adds	r4, r2, #1
 8005e38:	bf0b      	itete	eq
 8005e3a:	4672      	moveq	r2, lr
 8005e3c:	3201      	addne	r2, #1
 8005e3e:	3001      	addeq	r0, #1
 8005e40:	f022 0201 	bicne.w	r2, r2, #1
 8005e44:	1043      	asrs	r3, r0, #1
 8005e46:	07c1      	lsls	r1, r0, #31
 8005e48:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8005e4c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005e50:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005e54:	bf48      	it	mi
 8005e56:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8005e5a:	4610      	mov	r0, r2
 8005e5c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8005e60:	e782      	b.n	8005d68 <__ieee754_sqrt+0x2c>
 8005e62:	0ae3      	lsrs	r3, r4, #11
 8005e64:	3915      	subs	r1, #21
 8005e66:	0564      	lsls	r4, r4, #21
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d0fa      	beq.n	8005e62 <__ieee754_sqrt+0x126>
 8005e6c:	02de      	lsls	r6, r3, #11
 8005e6e:	d50a      	bpl.n	8005e86 <__ieee754_sqrt+0x14a>
 8005e70:	f1c2 0020 	rsb	r0, r2, #32
 8005e74:	fa24 f000 	lsr.w	r0, r4, r0
 8005e78:	1e55      	subs	r5, r2, #1
 8005e7a:	4094      	lsls	r4, r2
 8005e7c:	4303      	orrs	r3, r0
 8005e7e:	1b4a      	subs	r2, r1, r5
 8005e80:	e78a      	b.n	8005d98 <__ieee754_sqrt+0x5c>
 8005e82:	4611      	mov	r1, r2
 8005e84:	e7f0      	b.n	8005e68 <__ieee754_sqrt+0x12c>
 8005e86:	005b      	lsls	r3, r3, #1
 8005e88:	3201      	adds	r2, #1
 8005e8a:	e7ef      	b.n	8005e6c <__ieee754_sqrt+0x130>
 8005e8c:	4688      	mov	r8, r1
 8005e8e:	e7bd      	b.n	8005e0c <__ieee754_sqrt+0xd0>
 8005e90:	7ff00000 	.word	0x7ff00000

08005e94 <fabs>:
 8005e94:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005e98:	4770      	bx	lr

08005e9a <finite>:
 8005e9a:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8005e9e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8005ea2:	0fc0      	lsrs	r0, r0, #31
 8005ea4:	4770      	bx	lr
	...

08005ea8 <nan>:
 8005ea8:	2000      	movs	r0, #0
 8005eaa:	4901      	ldr	r1, [pc, #4]	; (8005eb0 <nan+0x8>)
 8005eac:	4770      	bx	lr
 8005eae:	bf00      	nop
 8005eb0:	7ff80000 	.word	0x7ff80000

08005eb4 <rint>:
 8005eb4:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8005eb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005eba:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 8005ebe:	2f13      	cmp	r7, #19
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	460c      	mov	r4, r1
 8005ec6:	4605      	mov	r5, r0
 8005ec8:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8005ecc:	dc59      	bgt.n	8005f82 <rint+0xce>
 8005ece:	2f00      	cmp	r7, #0
 8005ed0:	da2a      	bge.n	8005f28 <rint+0x74>
 8005ed2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005ed6:	4301      	orrs	r1, r0
 8005ed8:	d022      	beq.n	8005f20 <rint+0x6c>
 8005eda:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8005ede:	4301      	orrs	r1, r0
 8005ee0:	424d      	negs	r5, r1
 8005ee2:	430d      	orrs	r5, r1
 8005ee4:	4936      	ldr	r1, [pc, #216]	; (8005fc0 <rint+0x10c>)
 8005ee6:	0c5c      	lsrs	r4, r3, #17
 8005ee8:	0b2d      	lsrs	r5, r5, #12
 8005eea:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 8005eee:	0464      	lsls	r4, r4, #17
 8005ef0:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005ef4:	ea45 0304 	orr.w	r3, r5, r4
 8005ef8:	e9d1 4500 	ldrd	r4, r5, [r1]
 8005efc:	4620      	mov	r0, r4
 8005efe:	4629      	mov	r1, r5
 8005f00:	f7fa f9f8 	bl	80002f4 <__adddf3>
 8005f04:	e9cd 0100 	strd	r0, r1, [sp]
 8005f08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005f0c:	462b      	mov	r3, r5
 8005f0e:	4622      	mov	r2, r4
 8005f10:	f7fa f9ee 	bl	80002f0 <__aeabi_dsub>
 8005f14:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005f18:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	460b      	mov	r3, r1
 8005f20:	4610      	mov	r0, r2
 8005f22:	4619      	mov	r1, r3
 8005f24:	b003      	add	sp, #12
 8005f26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f28:	4926      	ldr	r1, [pc, #152]	; (8005fc4 <rint+0x110>)
 8005f2a:	4139      	asrs	r1, r7
 8005f2c:	ea03 0001 	and.w	r0, r3, r1
 8005f30:	4310      	orrs	r0, r2
 8005f32:	d0f5      	beq.n	8005f20 <rint+0x6c>
 8005f34:	084b      	lsrs	r3, r1, #1
 8005f36:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 8005f3a:	ea52 0501 	orrs.w	r5, r2, r1
 8005f3e:	d00c      	beq.n	8005f5a <rint+0xa6>
 8005f40:	ea24 0303 	bic.w	r3, r4, r3
 8005f44:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8005f48:	2f13      	cmp	r7, #19
 8005f4a:	bf0c      	ite	eq
 8005f4c:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8005f50:	2500      	movne	r5, #0
 8005f52:	fa44 f707 	asr.w	r7, r4, r7
 8005f56:	ea43 0407 	orr.w	r4, r3, r7
 8005f5a:	4919      	ldr	r1, [pc, #100]	; (8005fc0 <rint+0x10c>)
 8005f5c:	4623      	mov	r3, r4
 8005f5e:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 8005f62:	462a      	mov	r2, r5
 8005f64:	e9d6 4500 	ldrd	r4, r5, [r6]
 8005f68:	4620      	mov	r0, r4
 8005f6a:	4629      	mov	r1, r5
 8005f6c:	f7fa f9c2 	bl	80002f4 <__adddf3>
 8005f70:	e9cd 0100 	strd	r0, r1, [sp]
 8005f74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005f78:	4622      	mov	r2, r4
 8005f7a:	462b      	mov	r3, r5
 8005f7c:	f7fa f9b8 	bl	80002f0 <__aeabi_dsub>
 8005f80:	e7cc      	b.n	8005f1c <rint+0x68>
 8005f82:	2f33      	cmp	r7, #51	; 0x33
 8005f84:	dd05      	ble.n	8005f92 <rint+0xde>
 8005f86:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 8005f8a:	d1c9      	bne.n	8005f20 <rint+0x6c>
 8005f8c:	f7fa f9b2 	bl	80002f4 <__adddf3>
 8005f90:	e7c4      	b.n	8005f1c <rint+0x68>
 8005f92:	f04f 31ff 	mov.w	r1, #4294967295
 8005f96:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 8005f9a:	fa21 f10c 	lsr.w	r1, r1, ip
 8005f9e:	4208      	tst	r0, r1
 8005fa0:	d0be      	beq.n	8005f20 <rint+0x6c>
 8005fa2:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 8005fa6:	bf18      	it	ne
 8005fa8:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 8005fac:	ea4f 0351 	mov.w	r3, r1, lsr #1
 8005fb0:	bf1e      	ittt	ne
 8005fb2:	ea20 0303 	bicne.w	r3, r0, r3
 8005fb6:	fa45 fc0c 	asrne.w	ip, r5, ip
 8005fba:	ea43 050c 	orrne.w	r5, r3, ip
 8005fbe:	e7cc      	b.n	8005f5a <rint+0xa6>
 8005fc0:	080061d8 	.word	0x080061d8
 8005fc4:	000fffff 	.word	0x000fffff

08005fc8 <scalbn>:
 8005fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fca:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8005fce:	4604      	mov	r4, r0
 8005fd0:	460d      	mov	r5, r1
 8005fd2:	4617      	mov	r7, r2
 8005fd4:	460b      	mov	r3, r1
 8005fd6:	b996      	cbnz	r6, 8005ffe <scalbn+0x36>
 8005fd8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005fdc:	4303      	orrs	r3, r0
 8005fde:	d039      	beq.n	8006054 <scalbn+0x8c>
 8005fe0:	4b35      	ldr	r3, [pc, #212]	; (80060b8 <scalbn+0xf0>)
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f7fa fb3c 	bl	8000660 <__aeabi_dmul>
 8005fe8:	4b34      	ldr	r3, [pc, #208]	; (80060bc <scalbn+0xf4>)
 8005fea:	4604      	mov	r4, r0
 8005fec:	429f      	cmp	r7, r3
 8005fee:	460d      	mov	r5, r1
 8005ff0:	da0f      	bge.n	8006012 <scalbn+0x4a>
 8005ff2:	a32d      	add	r3, pc, #180	; (adr r3, 80060a8 <scalbn+0xe0>)
 8005ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff8:	f7fa fb32 	bl	8000660 <__aeabi_dmul>
 8005ffc:	e006      	b.n	800600c <scalbn+0x44>
 8005ffe:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8006002:	4296      	cmp	r6, r2
 8006004:	d10a      	bne.n	800601c <scalbn+0x54>
 8006006:	4602      	mov	r2, r0
 8006008:	f7fa f974 	bl	80002f4 <__adddf3>
 800600c:	4604      	mov	r4, r0
 800600e:	460d      	mov	r5, r1
 8006010:	e020      	b.n	8006054 <scalbn+0x8c>
 8006012:	460b      	mov	r3, r1
 8006014:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8006018:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800601c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8006020:	19b9      	adds	r1, r7, r6
 8006022:	4291      	cmp	r1, r2
 8006024:	dd0e      	ble.n	8006044 <scalbn+0x7c>
 8006026:	a322      	add	r3, pc, #136	; (adr r3, 80060b0 <scalbn+0xe8>)
 8006028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800602c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8006030:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8006034:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8006038:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800603c:	4820      	ldr	r0, [pc, #128]	; (80060c0 <scalbn+0xf8>)
 800603e:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8006042:	e7d9      	b.n	8005ff8 <scalbn+0x30>
 8006044:	2900      	cmp	r1, #0
 8006046:	dd08      	ble.n	800605a <scalbn+0x92>
 8006048:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800604c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006050:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8006054:	4620      	mov	r0, r4
 8006056:	4629      	mov	r1, r5
 8006058:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800605a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800605e:	da16      	bge.n	800608e <scalbn+0xc6>
 8006060:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006064:	429f      	cmp	r7, r3
 8006066:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800606a:	dd08      	ble.n	800607e <scalbn+0xb6>
 800606c:	4c15      	ldr	r4, [pc, #84]	; (80060c4 <scalbn+0xfc>)
 800606e:	4814      	ldr	r0, [pc, #80]	; (80060c0 <scalbn+0xf8>)
 8006070:	f363 74df 	bfi	r4, r3, #31, #1
 8006074:	a30e      	add	r3, pc, #56	; (adr r3, 80060b0 <scalbn+0xe8>)
 8006076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800607a:	4621      	mov	r1, r4
 800607c:	e7bc      	b.n	8005ff8 <scalbn+0x30>
 800607e:	4c12      	ldr	r4, [pc, #72]	; (80060c8 <scalbn+0x100>)
 8006080:	4812      	ldr	r0, [pc, #72]	; (80060cc <scalbn+0x104>)
 8006082:	f363 74df 	bfi	r4, r3, #31, #1
 8006086:	a308      	add	r3, pc, #32	; (adr r3, 80060a8 <scalbn+0xe0>)
 8006088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800608c:	e7f5      	b.n	800607a <scalbn+0xb2>
 800608e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006092:	3136      	adds	r1, #54	; 0x36
 8006094:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006098:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800609c:	4620      	mov	r0, r4
 800609e:	4629      	mov	r1, r5
 80060a0:	2200      	movs	r2, #0
 80060a2:	4b0b      	ldr	r3, [pc, #44]	; (80060d0 <scalbn+0x108>)
 80060a4:	e7a8      	b.n	8005ff8 <scalbn+0x30>
 80060a6:	bf00      	nop
 80060a8:	c2f8f359 	.word	0xc2f8f359
 80060ac:	01a56e1f 	.word	0x01a56e1f
 80060b0:	8800759c 	.word	0x8800759c
 80060b4:	7e37e43c 	.word	0x7e37e43c
 80060b8:	43500000 	.word	0x43500000
 80060bc:	ffff3cb0 	.word	0xffff3cb0
 80060c0:	8800759c 	.word	0x8800759c
 80060c4:	7e37e43c 	.word	0x7e37e43c
 80060c8:	01a56e1f 	.word	0x01a56e1f
 80060cc:	c2f8f359 	.word	0xc2f8f359
 80060d0:	3c900000 	.word	0x3c900000

080060d4 <_init>:
 80060d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060d6:	bf00      	nop
 80060d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060da:	bc08      	pop	{r3}
 80060dc:	469e      	mov	lr, r3
 80060de:	4770      	bx	lr

080060e0 <_fini>:
 80060e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060e2:	bf00      	nop
 80060e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060e6:	bc08      	pop	{r3}
 80060e8:	469e      	mov	lr, r3
 80060ea:	4770      	bx	lr
