Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: branchdetech.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "branchdetech.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "branchdetech"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : branchdetech
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "branchdetech.v" in library work
Module <branchdetech> compiled
No errors in compilation
Analysis of file <"branchdetech.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <branchdetech> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <branchdetech>.
Module <branchdetech> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <branchdetech>.
    Related source file is "branchdetech.v".
WARNING:Xst:737 - Found 1-bit latch for signal <bccout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bcsout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <bneout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <beqout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <BAL>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <branchdetech> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 5
 1-bit latch                                           : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 5
 1-bit latch                                           : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <branchdetech> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block branchdetech, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : branchdetech.ngr
Top Level Output File Name         : branchdetech
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 11
#      LUT3                        : 6
#      LUT4                        : 5
# FlipFlops/Latches                : 5
#      LD                          : 5
# IO Buffers                       : 13
#      IBUF                        : 8
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                        6  out of    960     0%  
 Number of 4 input LUTs:                 11  out of   1920     0%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of     83    15%  
    IOB Flip Flops:                       5

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
BAL_cmp_eq0000(BAL_cmp_eq000011:O)     | NONE(*)(BAL)           | 1     |
b3(b31:O)                              | NONE(*)(beqout)        | 1     |
b2(b21:O)                              | NONE(*)(bneout)        | 1     |
b1(b11:O)                              | NONE(*)(bcsout)        | 1     |
bccout_cmp_eq0000(bccout_cmp_eq00001:O)| NONE(*)(bccout)        | 1     |
---------------------------------------+------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 4.299ns
   Maximum output required time after clock: 4.368ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BAL_cmp_eq0000'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              3.225ns (Levels of Logic = 2)
  Source:            funct<8> (PAD)
  Destination:       BAL (LATCH)
  Destination Clock: BAL_cmp_eq0000 falling

  Data Path: funct<8> to BAL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  funct_8_IBUF (funct_8_IBUF)
     LUT4:I0->O            2   0.704   0.000  BAL_cmp_eq000011 (BAL_cmp_eq0000)
     LD:D                      0.308          BAL
    ----------------------------------------
    Total                      3.225ns (2.230ns logic, 0.995ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'b3'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              4.299ns (Levels of Logic = 3)
  Source:            funct<11> (PAD)
  Destination:       beqout (LATCH)
  Destination Clock: b3 falling

  Data Path: funct<11> to beqout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  funct_11_IBUF (funct_11_IBUF)
     LUT3:I0->O            2   0.704   0.482  beqout_mux000011 (N11)
     LUT3:I2->O            1   0.704   0.000  beqout_mux00001 (beqout_mux0000)
     LD:D                      0.308          beqout
    ----------------------------------------
    Total                      4.299ns (2.934ns logic, 1.365ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'b2'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              4.299ns (Levels of Logic = 3)
  Source:            funct<11> (PAD)
  Destination:       bneout (LATCH)
  Destination Clock: b2 falling

  Data Path: funct<11> to bneout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  funct_11_IBUF (funct_11_IBUF)
     LUT3:I0->O            2   0.704   0.482  beqout_mux000011 (N11)
     LUT3:I2->O            1   0.704   0.000  bneout_mux00001 (bneout_mux0000)
     LD:D                      0.308          bneout
    ----------------------------------------
    Total                      4.299ns (2.934ns logic, 1.365ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'b1'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              4.299ns (Levels of Logic = 3)
  Source:            funct<11> (PAD)
  Destination:       bcsout (LATCH)
  Destination Clock: b1 falling

  Data Path: funct<11> to bcsout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  funct_11_IBUF (funct_11_IBUF)
     LUT3:I0->O            2   0.704   0.482  bccout_and000011 (N01)
     LUT3:I2->O            1   0.704   0.000  bcsout_mux00001 (bcsout_mux0000)
     LD:D                      0.308          bcsout
    ----------------------------------------
    Total                      4.299ns (2.934ns logic, 1.365ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bccout_cmp_eq0000'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              4.299ns (Levels of Logic = 3)
  Source:            funct<11> (PAD)
  Destination:       bccout (LATCH)
  Destination Clock: bccout_cmp_eq0000 falling

  Data Path: funct<11> to bccout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  funct_11_IBUF (funct_11_IBUF)
     LUT3:I0->O            2   0.704   0.482  bccout_and000011 (N01)
     LUT3:I2->O            1   0.704   0.000  bccout_and00001 (bccout_and0000)
     LD:D                      0.308          bccout
    ----------------------------------------
    Total                      4.299ns (2.934ns logic, 1.365ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'b1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            bcsout (LATCH)
  Destination:       bcsout (PAD)
  Source Clock:      b1 falling

  Data Path: bcsout to bcsout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  bcsout (bcsout_OBUF)
     OBUF:I->O                 3.272          bcsout_OBUF (bcsout)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'b3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            beqout (LATCH)
  Destination:       beqout (PAD)
  Source Clock:      b3 falling

  Data Path: beqout to beqout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  beqout (beqout_OBUF)
     OBUF:I->O                 3.272          beqout_OBUF (beqout)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BAL_cmp_eq0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            BAL (LATCH)
  Destination:       BAL (PAD)
  Source Clock:      BAL_cmp_eq0000 falling

  Data Path: BAL to BAL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  BAL (BAL_OBUF)
     OBUF:I->O                 3.272          BAL_OBUF (BAL)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'b2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            bneout (LATCH)
  Destination:       bneout (PAD)
  Source Clock:      b2 falling

  Data Path: bneout to bneout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  bneout (bneout_OBUF)
     OBUF:I->O                 3.272          bneout_OBUF (bneout)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bccout_cmp_eq0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            bccout (LATCH)
  Destination:       bccout (PAD)
  Source Clock:      bccout_cmp_eq0000 falling

  Data Path: bccout to bccout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  bccout (bccout_OBUF)
     OBUF:I->O                 3.272          bccout_OBUF (bccout)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.70 secs
 
--> 


Total memory usage is 606608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    5 (   0 filtered)

