// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module jpeg2bmp_decode_block_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        IDCTBuff_address0,
        IDCTBuff_ce0,
        IDCTBuff_we0,
        IDCTBuff_d0,
        IDCTBuff_q0,
        IDCTBuff_address1,
        IDCTBuff_ce1,
        IDCTBuff_we1,
        IDCTBuff_d1,
        IDCTBuff_q1,
        out_buf,
        HuffBuff_address0,
        HuffBuff_ce0,
        HuffBuff_we0,
        HuffBuff_d0,
        HuffBuff_q0,
        p_jinfo_dc_dhuff_tbl_ml_0,
        CurHuffReadBuf_i,
        CurHuffReadBuf_o,
        CurHuffReadBuf_o_ap_vld,
        p_jinfo_dc_dhuff_tbl_maxcode_address0,
        p_jinfo_dc_dhuff_tbl_maxcode_ce0,
        p_jinfo_dc_dhuff_tbl_maxcode_q0,
        p_jinfo_dc_dhuff_tbl_valptr_address0,
        p_jinfo_dc_dhuff_tbl_valptr_ce0,
        p_jinfo_dc_dhuff_tbl_valptr_q0,
        p_jinfo_dc_dhuff_tbl_mincode_address0,
        p_jinfo_dc_dhuff_tbl_mincode_ce0,
        p_jinfo_dc_dhuff_tbl_mincode_q0,
        p_jinfo_ac_xhuff_tbl_huffval_address0,
        p_jinfo_ac_xhuff_tbl_huffval_ce0,
        p_jinfo_ac_xhuff_tbl_huffval_q0,
        p_jinfo_ac_dhuff_tbl_ml_0,
        p_jinfo_ac_dhuff_tbl_maxcode_address0,
        p_jinfo_ac_dhuff_tbl_maxcode_ce0,
        p_jinfo_ac_dhuff_tbl_maxcode_q0,
        p_jinfo_ac_dhuff_tbl_valptr_address0,
        p_jinfo_ac_dhuff_tbl_valptr_ce0,
        p_jinfo_ac_dhuff_tbl_valptr_q0,
        p_jinfo_ac_dhuff_tbl_mincode_address0,
        p_jinfo_ac_dhuff_tbl_mincode_ce0,
        p_jinfo_ac_dhuff_tbl_mincode_q0,
        p_jinfo_quant_tbl_quantval_address0,
        p_jinfo_quant_tbl_quantval_ce0,
        p_jinfo_quant_tbl_quantval_q0
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] IDCTBuff_address0;
output   IDCTBuff_ce0;
output   IDCTBuff_we0;
output  [31:0] IDCTBuff_d0;
input  [31:0] IDCTBuff_q0;
output  [8:0] IDCTBuff_address1;
output   IDCTBuff_ce1;
output   IDCTBuff_we1;
output  [31:0] IDCTBuff_d1;
input  [31:0] IDCTBuff_q1;
input  [9:0] out_buf;
output  [7:0] HuffBuff_address0;
output   HuffBuff_ce0;
output   HuffBuff_we0;
output  [31:0] HuffBuff_d0;
input  [31:0] HuffBuff_q0;
input  [6:0] p_jinfo_dc_dhuff_tbl_ml_0;
input  [7:0] CurHuffReadBuf_i;
output  [7:0] CurHuffReadBuf_o;
output   CurHuffReadBuf_o_ap_vld;
output  [6:0] p_jinfo_dc_dhuff_tbl_maxcode_address0;
output   p_jinfo_dc_dhuff_tbl_maxcode_ce0;
input  [31:0] p_jinfo_dc_dhuff_tbl_maxcode_q0;
output  [6:0] p_jinfo_dc_dhuff_tbl_valptr_address0;
output   p_jinfo_dc_dhuff_tbl_valptr_ce0;
input  [10:0] p_jinfo_dc_dhuff_tbl_valptr_q0;
output  [6:0] p_jinfo_dc_dhuff_tbl_mincode_address0;
output   p_jinfo_dc_dhuff_tbl_mincode_ce0;
input  [10:0] p_jinfo_dc_dhuff_tbl_mincode_q0;
output  [10:0] p_jinfo_ac_xhuff_tbl_huffval_address0;
output   p_jinfo_ac_xhuff_tbl_huffval_ce0;
input  [7:0] p_jinfo_ac_xhuff_tbl_huffval_q0;
input  [6:0] p_jinfo_ac_dhuff_tbl_ml_0;
output  [6:0] p_jinfo_ac_dhuff_tbl_maxcode_address0;
output   p_jinfo_ac_dhuff_tbl_maxcode_ce0;
input  [31:0] p_jinfo_ac_dhuff_tbl_maxcode_q0;
output  [6:0] p_jinfo_ac_dhuff_tbl_valptr_address0;
output   p_jinfo_ac_dhuff_tbl_valptr_ce0;
input  [10:0] p_jinfo_ac_dhuff_tbl_valptr_q0;
output  [6:0] p_jinfo_ac_dhuff_tbl_mincode_address0;
output   p_jinfo_ac_dhuff_tbl_mincode_ce0;
input  [10:0] p_jinfo_ac_dhuff_tbl_mincode_q0;
output  [7:0] p_jinfo_quant_tbl_quantval_address0;
output   p_jinfo_quant_tbl_quantval_ce0;
input  [15:0] p_jinfo_quant_tbl_quantval_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] IDCTBuff_address0;
reg IDCTBuff_ce0;
reg IDCTBuff_we0;
reg[31:0] IDCTBuff_d0;
reg[8:0] IDCTBuff_address1;
reg IDCTBuff_ce1;
reg IDCTBuff_we1;
reg[7:0] HuffBuff_address0;
reg HuffBuff_ce0;
reg HuffBuff_we0;
reg[31:0] HuffBuff_d0;
reg[7:0] CurHuffReadBuf_o;
reg CurHuffReadBuf_o_ap_vld;
reg[10:0] p_jinfo_ac_xhuff_tbl_huffval_address0;
reg p_jinfo_ac_xhuff_tbl_huffval_ce0;

(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] read_position;
reg   [31:0] current_read_byte;
reg   [4:0] bit_set_mask_address0;
reg    bit_set_mask_ce0;
wire   [31:0] bit_set_mask_q0;
reg   [4:0] extend_mask_address0;
reg    extend_mask_ce0;
wire   [20:0] extend_mask_q0;
wire   [31:0] grp_buf_getv_fu_206_ap_return;
reg   [31:0] reg_286;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state12;
wire   [7:0] grp_DecodeHuffman_1_fu_185_ap_return;
reg   [7:0] s_reg_545;
wire    ap_CS_fsm_state2;
wire   [4:0] trunc_ln708_fu_296_p1;
reg   [4:0] trunc_ln708_reg_550;
wire   [0:0] icmp_ln720_fu_300_p2;
reg   [0:0] icmp_ln720_reg_555;
wire    ap_CS_fsm_state3;
reg   [7:0] HuffBuff_addr_reg_579;
reg   [31:0] bit_set_mask_load_reg_584;
reg   [20:0] extend_mask_load_reg_589;
reg   [31:0] HuffBuff_load_reg_594;
wire   [0:0] icmp_ln740_fu_390_p2;
reg   [0:0] icmp_ln740_reg_610;
wire    ap_CS_fsm_state8;
wire   [3:0] s_2_fu_401_p1;
reg   [3:0] s_2_reg_617;
wire    ap_CS_fsm_state9;
reg   [3:0] n_reg_624;
wire   [7:0] zext_ln708_fu_415_p1;
reg   [7:0] zext_ln708_reg_630;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln750_fu_421_p2;
reg   [0:0] icmp_ln750_reg_635;
wire   [31:0] k_5_fu_426_p2;
reg   [31:0] k_5_reg_639;
wire   [63:0] zext_ln755_fu_467_p1;
reg   [63:0] zext_ln755_reg_651;
reg   [7:0] HuffBuff_addr_1_reg_661;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln755_fu_509_p2;
reg   [0:0] icmp_ln755_reg_666;
reg   [5:0] QuantBuff_address0;
reg    QuantBuff_ce0;
reg    QuantBuff_we0;
reg   [31:0] QuantBuff_d0;
wire   [31:0] QuantBuff_q0;
reg   [5:0] QuantBuff_address1;
reg    QuantBuff_ce1;
wire   [31:0] QuantBuff_q1;
wire    grp_DecodeHuffman_1_fu_185_ap_start;
wire    grp_DecodeHuffman_1_fu_185_ap_done;
wire    grp_DecodeHuffman_1_fu_185_ap_idle;
wire    grp_DecodeHuffman_1_fu_185_ap_ready;
wire   [31:0] grp_DecodeHuffman_1_fu_185_read_position_o;
wire    grp_DecodeHuffman_1_fu_185_read_position_o_ap_vld;
wire   [7:0] grp_DecodeHuffman_1_fu_185_CurHuffReadBuf_o;
wire    grp_DecodeHuffman_1_fu_185_CurHuffReadBuf_o_ap_vld;
wire   [31:0] grp_DecodeHuffman_1_fu_185_current_read_byte_o;
wire    grp_DecodeHuffman_1_fu_185_current_read_byte_o_ap_vld;
wire   [6:0] grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_maxcode_address0;
wire    grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_maxcode_ce0;
wire   [6:0] grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_valptr_address0;
wire    grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_valptr_ce0;
wire   [6:0] grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_mincode_address0;
wire    grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_mincode_ce0;
wire   [10:0] grp_DecodeHuffman_1_fu_185_p_jinfo_ac_xhuff_tbl_huffval_address0;
wire    grp_DecodeHuffman_1_fu_185_p_jinfo_ac_xhuff_tbl_huffval_ce0;
wire    grp_buf_getv_fu_206_ap_start;
wire    grp_buf_getv_fu_206_ap_done;
wire    grp_buf_getv_fu_206_ap_idle;
wire    grp_buf_getv_fu_206_ap_ready;
reg   [7:0] grp_buf_getv_fu_206_n;
wire   [31:0] grp_buf_getv_fu_206_read_position_o;
wire    grp_buf_getv_fu_206_read_position_o_ap_vld;
wire   [7:0] grp_buf_getv_fu_206_CurHuffReadBuf_o;
wire    grp_buf_getv_fu_206_CurHuffReadBuf_o_ap_vld;
wire   [31:0] grp_buf_getv_fu_206_current_read_byte_o;
wire    grp_buf_getv_fu_206_current_read_byte_o_ap_vld;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_start;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_done;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_idle;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_ready;
wire   [7:0] grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_HuffBuff_address0;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_HuffBuff_ce0;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_HuffBuff_we0;
wire   [31:0] grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_HuffBuff_d0;
wire    grp_DecodeHuffman_2_fu_226_ap_start;
wire    grp_DecodeHuffman_2_fu_226_ap_done;
wire    grp_DecodeHuffman_2_fu_226_ap_idle;
wire    grp_DecodeHuffman_2_fu_226_ap_ready;
wire   [31:0] grp_DecodeHuffman_2_fu_226_read_position_o;
wire    grp_DecodeHuffman_2_fu_226_read_position_o_ap_vld;
wire   [7:0] grp_DecodeHuffman_2_fu_226_CurHuffReadBuf_o;
wire    grp_DecodeHuffman_2_fu_226_CurHuffReadBuf_o_ap_vld;
wire   [31:0] grp_DecodeHuffman_2_fu_226_current_read_byte_o;
wire    grp_DecodeHuffman_2_fu_226_current_read_byte_o_ap_vld;
wire   [6:0] grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_maxcode_address0;
wire    grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_maxcode_ce0;
wire   [6:0] grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_valptr_address0;
wire    grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_valptr_ce0;
wire   [6:0] grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_mincode_address0;
wire    grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_mincode_ce0;
wire   [10:0] grp_DecodeHuffman_2_fu_226_p_jinfo_ac_xhuff_tbl_huffval_address0;
wire    grp_DecodeHuffman_2_fu_226_p_jinfo_ac_xhuff_tbl_huffval_ce0;
wire   [7:0] grp_DecodeHuffman_2_fu_226_ap_return;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_start;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_done;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_idle;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_ready;
wire   [7:0] grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_HuffBuff_address0;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_HuffBuff_ce0;
wire   [5:0] grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_QuantBuff_address0;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_QuantBuff_ce0;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_QuantBuff_we0;
wire   [31:0] grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_QuantBuff_d0;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_start;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_done;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_idle;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_ready;
wire   [5:0] grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_address0;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_ce0;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_we0;
wire   [31:0] grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_d0;
wire   [5:0] grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_address1;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_ce1;
wire   [7:0] grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_p_jinfo_quant_tbl_quantval_address0;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_p_jinfo_quant_tbl_quantval_ce0;
wire    grp_ChenIDct_1_fu_264_ap_start;
wire    grp_ChenIDct_1_fu_264_ap_done;
wire    grp_ChenIDct_1_fu_264_ap_idle;
wire    grp_ChenIDct_1_fu_264_ap_ready;
wire   [5:0] grp_ChenIDct_1_fu_264_QuantBuff_address0;
wire    grp_ChenIDct_1_fu_264_QuantBuff_ce0;
wire   [5:0] grp_ChenIDct_1_fu_264_QuantBuff_address1;
wire    grp_ChenIDct_1_fu_264_QuantBuff_ce1;
wire   [8:0] grp_ChenIDct_1_fu_264_IDCTBuff_address0;
wire    grp_ChenIDct_1_fu_264_IDCTBuff_ce0;
wire    grp_ChenIDct_1_fu_264_IDCTBuff_we0;
wire   [31:0] grp_ChenIDct_1_fu_264_IDCTBuff_d0;
wire   [8:0] grp_ChenIDct_1_fu_264_IDCTBuff_address1;
wire    grp_ChenIDct_1_fu_264_IDCTBuff_ce1;
wire    grp_ChenIDct_1_fu_264_IDCTBuff_we1;
wire   [31:0] grp_ChenIDct_1_fu_264_IDCTBuff_d1;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_start;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_done;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_idle;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_ready;
wire   [8:0] grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_address0;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_ce0;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_we0;
wire   [31:0] grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_d0;
wire   [8:0] grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_address1;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_ce1;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_start;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_done;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_idle;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_ready;
wire   [8:0] grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_IDCTBuff_address0;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_IDCTBuff_ce0;
wire    grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_IDCTBuff_we0;
wire   [31:0] grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_IDCTBuff_d0;
reg    grp_DecodeHuffman_1_fu_185_ap_start_reg;
wire    grp_DecodeHuffman_1_fu_185_bit_set_mask_ce0;
wire   [4:0] grp_DecodeHuffman_1_fu_185_bit_set_mask_address0;
reg    grp_buf_getv_fu_206_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_DecodeHuffman_2_fu_226_ap_start_reg;
reg    grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_start_reg;
wire   [0:0] icmp_ln760_fu_447_p2;
wire   [0:0] icmp_ln751_fu_441_p2;
wire    ap_CS_fsm_state15;
reg    grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg    grp_ChenIDct_1_fu_264_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg    grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_start_reg;
reg   [22:0] ap_NS_fsm;
wire    ap_NS_fsm_state20;
wire    ap_CS_fsm_state21;
reg    grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_start_reg;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire   [63:0] zext_ln723_fu_311_p1;
wire   [63:0] zext_ln728_fu_327_p1;
wire   [63:0] zext_ln753_fu_498_p1;
reg   [31:0] k_fu_112;
wire   [31:0] k_7_fu_532_p2;
wire   [31:0] k_6_fu_452_p2;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state5;
wire   [31:0] diff_4_fu_366_p2;
wire   [31:0] add_ln757_fu_525_p2;
wire   [4:0] s_1_fu_306_p2;
wire   [7:0] lshr_ln_fu_317_p4;
wire   [31:0] and_ln723_fu_332_p2;
wire  signed [31:0] sext_ln724_fu_343_p1;
wire   [31:0] diff_1_fu_346_p2;
wire   [0:0] icmp_ln723_fu_337_p2;
wire   [31:0] diff_2_fu_352_p2;
wire   [31:0] diff_3_fu_358_p3;
wire   [25:0] tmp_5_fu_380_p4;
wire   [31:0] zext_ln708_2_fu_418_p1;
wire   [25:0] tmp_6_fu_431_p4;
wire   [3:0] s_3_fu_462_p2;
wire   [7:0] trunc_ln753_fu_472_p1;
wire   [9:0] shl_ln7_fu_475_p3;
wire   [9:0] add_ln753_fu_483_p2;
wire   [7:0] lshr_ln3_fu_488_p4;
wire   [31:0] and_ln755_fu_503_p2;
wire  signed [31:0] sext_ln756_fu_515_p1;
wire   [31:0] or_ln756_fu_519_p2;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 read_position = 32'd4294967295;
#0 current_read_byte = 32'd0;
#0 grp_DecodeHuffman_1_fu_185_ap_start_reg = 1'b0;
#0 grp_buf_getv_fu_206_ap_start_reg = 1'b0;
#0 grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_start_reg = 1'b0;
#0 grp_DecodeHuffman_2_fu_226_ap_start_reg = 1'b0;
#0 grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_start_reg = 1'b0;
#0 grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_start_reg = 1'b0;
#0 grp_ChenIDct_1_fu_264_ap_start_reg = 1'b0;
#0 grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_start_reg = 1'b0;
#0 grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_start_reg = 1'b0;
#0 k_fu_112 = 32'd0;
end

jpeg2bmp_DecodeHuffman_1_Pipeline_VITIS_LOOP_688_1_bit_set_mask_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
bit_set_mask_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bit_set_mask_address0),
    .ce0(bit_set_mask_ce0),
    .q0(bit_set_mask_q0)
);

jpeg2bmp_decode_block_1_extend_mask_ROM_AUTO_1R #(
    .DataWidth( 21 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
extend_mask_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(extend_mask_address0),
    .ce0(extend_mask_ce0),
    .q0(extend_mask_q0)
);

jpeg2bmp_decode_block_1_QuantBuff_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
QuantBuff_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(QuantBuff_address0),
    .ce0(QuantBuff_ce0),
    .we0(QuantBuff_we0),
    .d0(QuantBuff_d0),
    .q0(QuantBuff_q0),
    .address1(QuantBuff_address1),
    .ce1(QuantBuff_ce1),
    .q1(QuantBuff_q1)
);

jpeg2bmp_DecodeHuffman_1 grp_DecodeHuffman_1_fu_185(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DecodeHuffman_1_fu_185_ap_start),
    .ap_done(grp_DecodeHuffman_1_fu_185_ap_done),
    .ap_idle(grp_DecodeHuffman_1_fu_185_ap_idle),
    .ap_ready(grp_DecodeHuffman_1_fu_185_ap_ready),
    .Dhuff_ml(p_jinfo_dc_dhuff_tbl_ml_0),
    .read_position_i(read_position),
    .read_position_o(grp_DecodeHuffman_1_fu_185_read_position_o),
    .read_position_o_ap_vld(grp_DecodeHuffman_1_fu_185_read_position_o_ap_vld),
    .CurHuffReadBuf_i(CurHuffReadBuf_i),
    .CurHuffReadBuf_o(grp_DecodeHuffman_1_fu_185_CurHuffReadBuf_o),
    .CurHuffReadBuf_o_ap_vld(grp_DecodeHuffman_1_fu_185_CurHuffReadBuf_o_ap_vld),
    .current_read_byte_i(current_read_byte),
    .current_read_byte_o(grp_DecodeHuffman_1_fu_185_current_read_byte_o),
    .current_read_byte_o_ap_vld(grp_DecodeHuffman_1_fu_185_current_read_byte_o_ap_vld),
    .p_jinfo_dc_dhuff_tbl_maxcode_address0(grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_maxcode_address0),
    .p_jinfo_dc_dhuff_tbl_maxcode_ce0(grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_maxcode_ce0),
    .p_jinfo_dc_dhuff_tbl_maxcode_q0(p_jinfo_dc_dhuff_tbl_maxcode_q0),
    .p_jinfo_dc_dhuff_tbl_valptr_address0(grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_valptr_address0),
    .p_jinfo_dc_dhuff_tbl_valptr_ce0(grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_valptr_ce0),
    .p_jinfo_dc_dhuff_tbl_valptr_q0(p_jinfo_dc_dhuff_tbl_valptr_q0),
    .p_jinfo_dc_dhuff_tbl_mincode_address0(grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_mincode_address0),
    .p_jinfo_dc_dhuff_tbl_mincode_ce0(grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_mincode_ce0),
    .p_jinfo_dc_dhuff_tbl_mincode_q0(p_jinfo_dc_dhuff_tbl_mincode_q0),
    .p_jinfo_ac_xhuff_tbl_huffval_address0(grp_DecodeHuffman_1_fu_185_p_jinfo_ac_xhuff_tbl_huffval_address0),
    .p_jinfo_ac_xhuff_tbl_huffval_ce0(grp_DecodeHuffman_1_fu_185_p_jinfo_ac_xhuff_tbl_huffval_ce0),
    .p_jinfo_ac_xhuff_tbl_huffval_q0(p_jinfo_ac_xhuff_tbl_huffval_q0),
    .ap_return(grp_DecodeHuffman_1_fu_185_ap_return)
);

jpeg2bmp_buf_getv grp_buf_getv_fu_206(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_buf_getv_fu_206_ap_start),
    .ap_done(grp_buf_getv_fu_206_ap_done),
    .ap_idle(grp_buf_getv_fu_206_ap_idle),
    .ap_ready(grp_buf_getv_fu_206_ap_ready),
    .n(grp_buf_getv_fu_206_n),
    .read_position_i(read_position),
    .read_position_o(grp_buf_getv_fu_206_read_position_o),
    .read_position_o_ap_vld(grp_buf_getv_fu_206_read_position_o_ap_vld),
    .CurHuffReadBuf_i(CurHuffReadBuf_i),
    .CurHuffReadBuf_o(grp_buf_getv_fu_206_CurHuffReadBuf_o),
    .CurHuffReadBuf_o_ap_vld(grp_buf_getv_fu_206_CurHuffReadBuf_o_ap_vld),
    .current_read_byte_i(current_read_byte),
    .current_read_byte_o(grp_buf_getv_fu_206_current_read_byte_o),
    .current_read_byte_o_ap_vld(grp_buf_getv_fu_206_current_read_byte_o_ap_vld),
    .ap_return(grp_buf_getv_fu_206_ap_return)
);

jpeg2bmp_decode_block_1_Pipeline_VITIS_LOOP_736_1 grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_start),
    .ap_done(grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_done),
    .ap_idle(grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_idle),
    .ap_ready(grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_ready),
    .out_buf(out_buf),
    .HuffBuff_address0(grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_HuffBuff_address0),
    .HuffBuff_ce0(grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_HuffBuff_ce0),
    .HuffBuff_we0(grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_HuffBuff_we0),
    .HuffBuff_d0(grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_HuffBuff_d0)
);

jpeg2bmp_DecodeHuffman_2 grp_DecodeHuffman_2_fu_226(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DecodeHuffman_2_fu_226_ap_start),
    .ap_done(grp_DecodeHuffman_2_fu_226_ap_done),
    .ap_idle(grp_DecodeHuffman_2_fu_226_ap_idle),
    .ap_ready(grp_DecodeHuffman_2_fu_226_ap_ready),
    .Dhuff_ml(p_jinfo_ac_dhuff_tbl_ml_0),
    .read_position_i(read_position),
    .read_position_o(grp_DecodeHuffman_2_fu_226_read_position_o),
    .read_position_o_ap_vld(grp_DecodeHuffman_2_fu_226_read_position_o_ap_vld),
    .CurHuffReadBuf_i(CurHuffReadBuf_i),
    .CurHuffReadBuf_o(grp_DecodeHuffman_2_fu_226_CurHuffReadBuf_o),
    .CurHuffReadBuf_o_ap_vld(grp_DecodeHuffman_2_fu_226_CurHuffReadBuf_o_ap_vld),
    .current_read_byte_i(current_read_byte),
    .current_read_byte_o(grp_DecodeHuffman_2_fu_226_current_read_byte_o),
    .current_read_byte_o_ap_vld(grp_DecodeHuffman_2_fu_226_current_read_byte_o_ap_vld),
    .p_jinfo_ac_dhuff_tbl_maxcode_address0(grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_maxcode_address0),
    .p_jinfo_ac_dhuff_tbl_maxcode_ce0(grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_maxcode_ce0),
    .p_jinfo_ac_dhuff_tbl_maxcode_q0(p_jinfo_ac_dhuff_tbl_maxcode_q0),
    .p_jinfo_ac_dhuff_tbl_valptr_address0(grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_valptr_address0),
    .p_jinfo_ac_dhuff_tbl_valptr_ce0(grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_valptr_ce0),
    .p_jinfo_ac_dhuff_tbl_valptr_q0(p_jinfo_ac_dhuff_tbl_valptr_q0),
    .p_jinfo_ac_dhuff_tbl_mincode_address0(grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_mincode_address0),
    .p_jinfo_ac_dhuff_tbl_mincode_ce0(grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_mincode_ce0),
    .p_jinfo_ac_dhuff_tbl_mincode_q0(p_jinfo_ac_dhuff_tbl_mincode_q0),
    .p_jinfo_ac_xhuff_tbl_huffval_address0(grp_DecodeHuffman_2_fu_226_p_jinfo_ac_xhuff_tbl_huffval_address0),
    .p_jinfo_ac_xhuff_tbl_huffval_ce0(grp_DecodeHuffman_2_fu_226_p_jinfo_ac_xhuff_tbl_huffval_ce0),
    .p_jinfo_ac_xhuff_tbl_huffval_q0(p_jinfo_ac_xhuff_tbl_huffval_q0),
    .ap_return(grp_DecodeHuffman_2_fu_226_ap_return)
);

jpeg2bmp_decode_block_1_Pipeline_VITIS_LOOP_322_1 grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_start),
    .ap_done(grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_done),
    .ap_idle(grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_idle),
    .ap_ready(grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_ready),
    .out_buf(out_buf),
    .HuffBuff_address0(grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_HuffBuff_address0),
    .HuffBuff_ce0(grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_HuffBuff_ce0),
    .HuffBuff_q0(HuffBuff_q0),
    .QuantBuff_address0(grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_QuantBuff_address0),
    .QuantBuff_ce0(grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_QuantBuff_ce0),
    .QuantBuff_we0(grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_QuantBuff_we0),
    .QuantBuff_d0(grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_QuantBuff_d0)
);

jpeg2bmp_decode_block_1_Pipeline_VITIS_LOOP_334_1 grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_start),
    .ap_done(grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_done),
    .ap_idle(grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_idle),
    .ap_ready(grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_ready),
    .QuantBuff_address0(grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_address0),
    .QuantBuff_ce0(grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_ce0),
    .QuantBuff_we0(grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_we0),
    .QuantBuff_d0(grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_d0),
    .QuantBuff_address1(grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_address1),
    .QuantBuff_ce1(grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_ce1),
    .QuantBuff_q1(QuantBuff_q1),
    .p_jinfo_quant_tbl_quantval_address0(grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_p_jinfo_quant_tbl_quantval_address0),
    .p_jinfo_quant_tbl_quantval_ce0(grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_p_jinfo_quant_tbl_quantval_ce0),
    .p_jinfo_quant_tbl_quantval_q0(p_jinfo_quant_tbl_quantval_q0)
);

jpeg2bmp_ChenIDct_1 grp_ChenIDct_1_fu_264(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ChenIDct_1_fu_264_ap_start),
    .ap_done(grp_ChenIDct_1_fu_264_ap_done),
    .ap_idle(grp_ChenIDct_1_fu_264_ap_idle),
    .ap_ready(grp_ChenIDct_1_fu_264_ap_ready),
    .QuantBuff_address0(grp_ChenIDct_1_fu_264_QuantBuff_address0),
    .QuantBuff_ce0(grp_ChenIDct_1_fu_264_QuantBuff_ce0),
    .QuantBuff_q0(QuantBuff_q0),
    .QuantBuff_address1(grp_ChenIDct_1_fu_264_QuantBuff_address1),
    .QuantBuff_ce1(grp_ChenIDct_1_fu_264_QuantBuff_ce1),
    .QuantBuff_q1(QuantBuff_q1),
    .IDCTBuff_address0(grp_ChenIDct_1_fu_264_IDCTBuff_address0),
    .IDCTBuff_ce0(grp_ChenIDct_1_fu_264_IDCTBuff_ce0),
    .IDCTBuff_we0(grp_ChenIDct_1_fu_264_IDCTBuff_we0),
    .IDCTBuff_d0(grp_ChenIDct_1_fu_264_IDCTBuff_d0),
    .IDCTBuff_q0(IDCTBuff_q0),
    .IDCTBuff_address1(grp_ChenIDct_1_fu_264_IDCTBuff_address1),
    .IDCTBuff_ce1(grp_ChenIDct_1_fu_264_IDCTBuff_ce1),
    .IDCTBuff_we1(grp_ChenIDct_1_fu_264_IDCTBuff_we1),
    .IDCTBuff_d1(grp_ChenIDct_1_fu_264_IDCTBuff_d1),
    .IDCTBuff_q1(IDCTBuff_q1),
    .y(out_buf)
);

jpeg2bmp_decode_block_1_Pipeline_VITIS_LOOP_347_1 grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_start),
    .ap_done(grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_done),
    .ap_idle(grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_idle),
    .ap_ready(grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_ready),
    .out_buf(out_buf),
    .IDCTBuff_address0(grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_address0),
    .IDCTBuff_ce0(grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_ce0),
    .IDCTBuff_we0(grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_we0),
    .IDCTBuff_d0(grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_d0),
    .IDCTBuff_address1(grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_address1),
    .IDCTBuff_ce1(grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_ce1),
    .IDCTBuff_q1(IDCTBuff_q1)
);

jpeg2bmp_decode_block_1_Pipeline_VITIS_LOOP_360_1 grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_start),
    .ap_done(grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_done),
    .ap_idle(grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_idle),
    .ap_ready(grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_ready),
    .out_buf(out_buf),
    .IDCTBuff_address0(grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_IDCTBuff_address0),
    .IDCTBuff_ce0(grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_IDCTBuff_ce0),
    .IDCTBuff_we0(grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_IDCTBuff_we0),
    .IDCTBuff_d0(grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_IDCTBuff_d0),
    .IDCTBuff_q0(IDCTBuff_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ChenIDct_1_fu_264_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_ChenIDct_1_fu_264_ap_start_reg <= 1'b1;
        end else if ((grp_ChenIDct_1_fu_264_ap_ready == 1'b1)) begin
            grp_ChenIDct_1_fu_264_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DecodeHuffman_1_fu_185_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_DecodeHuffman_1_fu_185_ap_start_reg <= 1'b1;
        end else if ((grp_DecodeHuffman_1_fu_185_ap_ready == 1'b1)) begin
            grp_DecodeHuffman_1_fu_185_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DecodeHuffman_2_fu_226_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln740_fu_390_p2 == 1'd1))) begin
            grp_DecodeHuffman_2_fu_226_ap_start_reg <= 1'b1;
        end else if ((grp_DecodeHuffman_2_fu_226_ap_ready == 1'b1)) begin
            grp_DecodeHuffman_2_fu_226_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_buf_getv_fu_206_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln720_reg_555 == 1'd0)))) begin
            grp_buf_getv_fu_206_ap_start_reg <= 1'b1;
        end else if ((grp_buf_getv_fu_206_ap_ready == 1'b1)) begin
            grp_buf_getv_fu_206_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state10) & ((icmp_ln740_reg_610 == 1'd0) | (((icmp_ln751_fu_441_p2 == 1'd1) & (icmp_ln750_fu_421_p2 == 1'd0)) | ((icmp_ln760_fu_447_p2 == 1'd0) & (icmp_ln750_fu_421_p2 == 1'd1)))))) begin
            grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_start_reg <= 1'b1;
        end else if ((grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_ready == 1'b1)) begin
            grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_start_reg <= 1'b1;
        end else if ((grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_ready == 1'b1)) begin
            grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state20) & (1'b1 == ap_CS_fsm_state19))) begin
            grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_start_reg <= 1'b1;
        end else if ((grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_ready == 1'b1)) begin
            grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_start_reg <= 1'b1;
        end else if ((grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_ready == 1'b1)) begin
            grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_start_reg <= 1'b1;
        end else if ((grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_ready == 1'b1)) begin
            grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DecodeHuffman_2_fu_226_current_read_byte_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        current_read_byte <= grp_DecodeHuffman_2_fu_226_current_read_byte_o;
    end else if ((((grp_buf_getv_fu_206_current_read_byte_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((grp_buf_getv_fu_206_current_read_byte_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        current_read_byte <= grp_buf_getv_fu_206_current_read_byte_o;
    end else if (((grp_DecodeHuffman_1_fu_185_current_read_byte_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        current_read_byte <= grp_DecodeHuffman_1_fu_185_current_read_byte_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        k_fu_112 <= 32'd1;
    end else if (((icmp_ln760_fu_447_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln750_fu_421_p2 == 1'd1) & (icmp_ln740_reg_610 == 1'd1))) begin
        k_fu_112 <= k_6_fu_452_p2;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln750_reg_635 == 1'd0))) begin
        k_fu_112 <= k_7_fu_532_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DecodeHuffman_2_fu_226_read_position_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        read_position <= grp_DecodeHuffman_2_fu_226_read_position_o;
    end else if ((((grp_buf_getv_fu_206_read_position_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((grp_buf_getv_fu_206_read_position_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        read_position <= grp_buf_getv_fu_206_read_position_o;
    end else if (((grp_DecodeHuffman_1_fu_185_read_position_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        read_position <= grp_DecodeHuffman_1_fu_185_read_position_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        HuffBuff_addr_1_reg_661 <= zext_ln753_fu_498_p1;
        icmp_ln755_reg_666 <= icmp_ln755_fu_509_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        HuffBuff_addr_reg_579 <= zext_ln728_fu_327_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        HuffBuff_load_reg_594 <= HuffBuff_q0;
        bit_set_mask_load_reg_584 <= bit_set_mask_q0;
        extend_mask_load_reg_589 <= extend_mask_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln720_reg_555 <= icmp_ln720_fu_300_p2;
        s_reg_545 <= grp_DecodeHuffman_1_fu_185_ap_return;
        trunc_ln708_reg_550 <= trunc_ln708_fu_296_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        icmp_ln740_reg_610 <= icmp_ln740_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        icmp_ln750_reg_635 <= icmp_ln750_fu_421_p2;
        k_5_reg_639 <= k_5_fu_426_p2;
        zext_ln708_reg_630[3 : 0] <= zext_ln708_fu_415_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        n_reg_624 <= {{grp_DecodeHuffman_2_fu_226_ap_return[7:4]}};
        s_2_reg_617 <= s_2_fu_401_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_286 <= grp_buf_getv_fu_206_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        zext_ln755_reg_651[3 : 0] <= zext_ln755_fu_467_p1[3 : 0];
    end
end

always @ (*) begin
    if (((grp_DecodeHuffman_2_fu_226_CurHuffReadBuf_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        CurHuffReadBuf_o = grp_DecodeHuffman_2_fu_226_CurHuffReadBuf_o;
    end else if ((((grp_buf_getv_fu_206_CurHuffReadBuf_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((grp_buf_getv_fu_206_CurHuffReadBuf_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        CurHuffReadBuf_o = grp_buf_getv_fu_206_CurHuffReadBuf_o;
    end else if (((grp_DecodeHuffman_1_fu_185_CurHuffReadBuf_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        CurHuffReadBuf_o = grp_DecodeHuffman_1_fu_185_CurHuffReadBuf_o;
    end else begin
        CurHuffReadBuf_o = CurHuffReadBuf_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        CurHuffReadBuf_o_ap_vld = grp_DecodeHuffman_2_fu_226_CurHuffReadBuf_o_ap_vld;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state4))) begin
        CurHuffReadBuf_o_ap_vld = grp_buf_getv_fu_206_CurHuffReadBuf_o_ap_vld;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        CurHuffReadBuf_o_ap_vld = grp_DecodeHuffman_1_fu_185_CurHuffReadBuf_o_ap_vld;
    end else begin
        CurHuffReadBuf_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        HuffBuff_address0 = HuffBuff_addr_1_reg_661;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        HuffBuff_address0 = zext_ln753_fu_498_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        HuffBuff_address0 = HuffBuff_addr_reg_579;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        HuffBuff_address0 = zext_ln728_fu_327_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        HuffBuff_address0 = grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_HuffBuff_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        HuffBuff_address0 = grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_HuffBuff_address0;
    end else begin
        HuffBuff_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state3))) begin
        HuffBuff_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        HuffBuff_ce0 = grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_HuffBuff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        HuffBuff_ce0 = grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_HuffBuff_ce0;
    end else begin
        HuffBuff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        HuffBuff_d0 = add_ln757_fu_525_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        HuffBuff_d0 = reg_286;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        HuffBuff_d0 = diff_4_fu_366_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        HuffBuff_d0 = grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_HuffBuff_d0;
    end else begin
        HuffBuff_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((icmp_ln755_reg_666 == 1'd1) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln750_reg_635 == 1'd0)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln720_reg_555 == 1'd0)))) begin
        HuffBuff_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        HuffBuff_we0 = grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_HuffBuff_we0;
    end else begin
        HuffBuff_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        IDCTBuff_address0 = grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_IDCTBuff_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        IDCTBuff_address0 = grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        IDCTBuff_address0 = grp_ChenIDct_1_fu_264_IDCTBuff_address0;
    end else begin
        IDCTBuff_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        IDCTBuff_address1 = grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_address1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        IDCTBuff_address1 = grp_ChenIDct_1_fu_264_IDCTBuff_address1;
    end else begin
        IDCTBuff_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        IDCTBuff_ce0 = grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_IDCTBuff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        IDCTBuff_ce0 = grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        IDCTBuff_ce0 = grp_ChenIDct_1_fu_264_IDCTBuff_ce0;
    end else begin
        IDCTBuff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        IDCTBuff_ce1 = grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_ce1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        IDCTBuff_ce1 = grp_ChenIDct_1_fu_264_IDCTBuff_ce1;
    end else begin
        IDCTBuff_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        IDCTBuff_d0 = grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_IDCTBuff_d0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        IDCTBuff_d0 = grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_d0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        IDCTBuff_d0 = grp_ChenIDct_1_fu_264_IDCTBuff_d0;
    end else begin
        IDCTBuff_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        IDCTBuff_we0 = grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_IDCTBuff_we0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        IDCTBuff_we0 = grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_IDCTBuff_we0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        IDCTBuff_we0 = grp_ChenIDct_1_fu_264_IDCTBuff_we0;
    end else begin
        IDCTBuff_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        IDCTBuff_we1 = grp_ChenIDct_1_fu_264_IDCTBuff_we1;
    end else begin
        IDCTBuff_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        QuantBuff_address0 = grp_ChenIDct_1_fu_264_QuantBuff_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        QuantBuff_address0 = grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        QuantBuff_address0 = grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_QuantBuff_address0;
    end else begin
        QuantBuff_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        QuantBuff_address1 = grp_ChenIDct_1_fu_264_QuantBuff_address1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        QuantBuff_address1 = grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_address1;
    end else begin
        QuantBuff_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        QuantBuff_ce0 = grp_ChenIDct_1_fu_264_QuantBuff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        QuantBuff_ce0 = grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        QuantBuff_ce0 = grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_QuantBuff_ce0;
    end else begin
        QuantBuff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        QuantBuff_ce1 = grp_ChenIDct_1_fu_264_QuantBuff_ce1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        QuantBuff_ce1 = grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_ce1;
    end else begin
        QuantBuff_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        QuantBuff_d0 = grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        QuantBuff_d0 = grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_QuantBuff_d0;
    end else begin
        QuantBuff_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        QuantBuff_we0 = grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_QuantBuff_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        QuantBuff_we0 = grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_QuantBuff_we0;
    end else begin
        QuantBuff_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_buf_getv_fu_206_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_ChenIDct_1_fu_264_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_DecodeHuffman_1_fu_185_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_buf_getv_fu_206_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_DecodeHuffman_2_fu_226_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        bit_set_mask_address0 = zext_ln755_fu_467_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bit_set_mask_address0 = zext_ln723_fu_311_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        bit_set_mask_address0 = 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bit_set_mask_address0 = grp_DecodeHuffman_1_fu_185_bit_set_mask_address0;
    end else begin
        bit_set_mask_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((grp_buf_getv_fu_206_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12)))) begin
        bit_set_mask_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        bit_set_mask_ce0 = 1'b0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bit_set_mask_ce0 = grp_DecodeHuffman_1_fu_185_bit_set_mask_ce0;
    end else begin
        bit_set_mask_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        extend_mask_address0 = zext_ln755_reg_651;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        extend_mask_address0 = zext_ln723_fu_311_p1;
    end else begin
        extend_mask_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state3))) begin
        extend_mask_ce0 = 1'b1;
    end else begin
        extend_mask_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_buf_getv_fu_206_n = zext_ln708_reg_630;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_buf_getv_fu_206_n = s_reg_545;
    end else begin
        grp_buf_getv_fu_206_n = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_jinfo_ac_xhuff_tbl_huffval_address0 = grp_DecodeHuffman_2_fu_226_p_jinfo_ac_xhuff_tbl_huffval_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_jinfo_ac_xhuff_tbl_huffval_address0 = grp_DecodeHuffman_1_fu_185_p_jinfo_ac_xhuff_tbl_huffval_address0;
    end else begin
        p_jinfo_ac_xhuff_tbl_huffval_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_jinfo_ac_xhuff_tbl_huffval_ce0 = grp_DecodeHuffman_2_fu_226_p_jinfo_ac_xhuff_tbl_huffval_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_jinfo_ac_xhuff_tbl_huffval_ce0 = grp_DecodeHuffman_1_fu_185_p_jinfo_ac_xhuff_tbl_huffval_ce0;
    end else begin
        p_jinfo_ac_xhuff_tbl_huffval_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_DecodeHuffman_1_fu_185_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln720_reg_555 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((grp_buf_getv_fu_206_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln740_fu_390_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((grp_DecodeHuffman_2_fu_226_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln760_fu_447_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln750_fu_421_p2 == 1'd1) & (icmp_ln740_reg_610 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((1'b1 == ap_CS_fsm_state10) & ((icmp_ln740_reg_610 == 1'd0) | (((icmp_ln751_fu_441_p2 == 1'd1) & (icmp_ln750_fu_421_p2 == 1'd0)) | ((icmp_ln760_fu_447_p2 == 1'd0) & (icmp_ln750_fu_421_p2 == 1'd1)))))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_buf_getv_fu_206_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_ChenIDct_1_fu_264_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign IDCTBuff_d1 = grp_ChenIDct_1_fu_264_IDCTBuff_d1;

assign add_ln753_fu_483_p2 = (shl_ln7_fu_475_p3 + out_buf);

assign add_ln757_fu_525_p2 = (or_ln756_fu_519_p2 + 32'd1);

assign and_ln723_fu_332_p2 = (reg_286 & bit_set_mask_load_reg_584);

assign and_ln755_fu_503_p2 = (reg_286 & bit_set_mask_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state20 = ap_NS_fsm[32'd19];

assign diff_1_fu_346_p2 = (sext_ln724_fu_343_p1 | reg_286);

assign diff_2_fu_352_p2 = (diff_1_fu_346_p2 + 32'd1);

assign diff_3_fu_358_p3 = ((icmp_ln723_fu_337_p2[0:0] == 1'b1) ? diff_2_fu_352_p2 : reg_286);

assign diff_4_fu_366_p2 = (HuffBuff_load_reg_594 + diff_3_fu_358_p3);

assign grp_ChenIDct_1_fu_264_ap_start = grp_ChenIDct_1_fu_264_ap_start_reg;

assign grp_DecodeHuffman_1_fu_185_ap_start = grp_DecodeHuffman_1_fu_185_ap_start_reg;

assign grp_DecodeHuffman_1_fu_185_bit_set_mask_address0 = 5'd0;

assign grp_DecodeHuffman_1_fu_185_bit_set_mask_ce0 = 1'b0;

assign grp_DecodeHuffman_2_fu_226_ap_start = grp_DecodeHuffman_2_fu_226_ap_start_reg;

assign grp_buf_getv_fu_206_ap_start = grp_buf_getv_fu_206_ap_start_reg;

assign grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_start = grp_decode_block_1_Pipeline_VITIS_LOOP_322_1_fu_247_ap_start_reg;

assign grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_start = grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_ap_start_reg;

assign grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_start = grp_decode_block_1_Pipeline_VITIS_LOOP_347_1_fu_272_ap_start_reg;

assign grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_start = grp_decode_block_1_Pipeline_VITIS_LOOP_360_1_fu_279_ap_start_reg;

assign grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_start = grp_decode_block_1_Pipeline_VITIS_LOOP_736_1_fu_219_ap_start_reg;

assign icmp_ln720_fu_300_p2 = ((grp_DecodeHuffman_1_fu_185_ap_return == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln723_fu_337_p2 = ((and_ln723_fu_332_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln740_fu_390_p2 = (($signed(tmp_5_fu_380_p4) < $signed(26'd1)) ? 1'b1 : 1'b0);

assign icmp_ln750_fu_421_p2 = ((s_2_reg_617 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln751_fu_441_p2 = (($signed(tmp_6_fu_431_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln755_fu_509_p2 = ((and_ln755_fu_503_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln760_fu_447_p2 = ((n_reg_624 == 4'd15) ? 1'b1 : 1'b0);

assign k_5_fu_426_p2 = (zext_ln708_2_fu_418_p1 + k_fu_112);

assign k_6_fu_452_p2 = (k_fu_112 + 32'd16);

assign k_7_fu_532_p2 = (k_5_reg_639 + 32'd1);

assign lshr_ln3_fu_488_p4 = {{add_ln753_fu_483_p2[9:2]}};

assign lshr_ln_fu_317_p4 = {{out_buf[9:2]}};

assign or_ln756_fu_519_p2 = (sext_ln756_fu_515_p1 | reg_286);

assign p_jinfo_ac_dhuff_tbl_maxcode_address0 = grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_maxcode_address0;

assign p_jinfo_ac_dhuff_tbl_maxcode_ce0 = grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_maxcode_ce0;

assign p_jinfo_ac_dhuff_tbl_mincode_address0 = grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_mincode_address0;

assign p_jinfo_ac_dhuff_tbl_mincode_ce0 = grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_mincode_ce0;

assign p_jinfo_ac_dhuff_tbl_valptr_address0 = grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_valptr_address0;

assign p_jinfo_ac_dhuff_tbl_valptr_ce0 = grp_DecodeHuffman_2_fu_226_p_jinfo_ac_dhuff_tbl_valptr_ce0;

assign p_jinfo_dc_dhuff_tbl_maxcode_address0 = grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_maxcode_address0;

assign p_jinfo_dc_dhuff_tbl_maxcode_ce0 = grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_maxcode_ce0;

assign p_jinfo_dc_dhuff_tbl_mincode_address0 = grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_mincode_address0;

assign p_jinfo_dc_dhuff_tbl_mincode_ce0 = grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_mincode_ce0;

assign p_jinfo_dc_dhuff_tbl_valptr_address0 = grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_valptr_address0;

assign p_jinfo_dc_dhuff_tbl_valptr_ce0 = grp_DecodeHuffman_1_fu_185_p_jinfo_dc_dhuff_tbl_valptr_ce0;

assign p_jinfo_quant_tbl_quantval_address0 = grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_p_jinfo_quant_tbl_quantval_address0;

assign p_jinfo_quant_tbl_quantval_ce0 = grp_decode_block_1_Pipeline_VITIS_LOOP_334_1_fu_257_p_jinfo_quant_tbl_quantval_ce0;

assign s_1_fu_306_p2 = ($signed(trunc_ln708_reg_550) + $signed(5'd31));

assign s_2_fu_401_p1 = grp_DecodeHuffman_2_fu_226_ap_return[3:0];

assign s_3_fu_462_p2 = ($signed(s_2_reg_617) + $signed(4'd15));

assign sext_ln724_fu_343_p1 = $signed(extend_mask_load_reg_589);

assign sext_ln756_fu_515_p1 = $signed(extend_mask_q0);

assign shl_ln7_fu_475_p3 = {{trunc_ln753_fu_472_p1}, {2'd0}};

assign tmp_5_fu_380_p4 = {{k_fu_112[31:6]}};

assign tmp_6_fu_431_p4 = {{k_5_fu_426_p2[31:6]}};

assign trunc_ln708_fu_296_p1 = grp_DecodeHuffman_1_fu_185_ap_return[4:0];

assign trunc_ln753_fu_472_p1 = k_5_reg_639[7:0];

assign zext_ln708_2_fu_418_p1 = n_reg_624;

assign zext_ln708_fu_415_p1 = s_2_reg_617;

assign zext_ln723_fu_311_p1 = s_1_fu_306_p2;

assign zext_ln728_fu_327_p1 = lshr_ln_fu_317_p4;

assign zext_ln753_fu_498_p1 = lshr_ln3_fu_488_p4;

assign zext_ln755_fu_467_p1 = s_3_fu_462_p2;

always @ (posedge ap_clk) begin
    zext_ln708_reg_630[7:4] <= 4'b0000;
    zext_ln755_reg_651[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //jpeg2bmp_decode_block_1
