<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <!--include the following meta tag to make chrome dev tools recognize media queries: -->
    <meta name="viewport" content="width=device-width" />
    <link
      rel="stylesheet"
      href="https://fonts.googleapis.com/css?family=Montserrat:400,400i,700"
    />
    <!-- font -->
    <link rel="stylesheet" href="styles.css" />
    <script type="module" src="scripts/setup.js"></script>
    <title>RISC-V Processor</title>
  </head>
  <body>
    <nav class="nav">
      <h2>
        <a href="/" class="mainlogo"></a>
      </h2>
      <ul class="navlist">
        <li><a href="pipelining.html">Pipelining</a></li>
        <li><a href="datapath.html">Datapath</a></li>
        <li>
          <a href="hazards.html">Hazards</a>
          <ul class="navdropdown">
            <li><a href="structhazards.html">Structural Hazards</a></li>
            <li><a href="datahazards.html">Data Hazards</a></li>
            <li><a href="controlhazards.html">Control Hazards</a></li>
          </ul>
        </li>
      </ul>
    </nav>
    <div class="gridcontainerIntro">
      <div class="griditemIntro">
        <h1>Welcome!</h1>
        This page educates about the design of a pipelined processor hardware
        based on a RISC-V instruction set. It aims at introducing the basic
        concepts of pipelining and hazard handling using visualizations and
        exercises. Knowledge about the instruction set and underlying concepts
        of RISC-V is helpful for understanding of the following content. <br />
        It elaborates on concepts covered by
        <i
          >Computer Organization and Design RISC-V Edition: The Hardware
          Software Interface</i
        ><a href="#fn01" id="fnref01" role="doc-noteref"></a>, laying focus on
        visualizing fundamental elements of the datapath. It further tries to
        convey the reasoning behind design decisions of a RISC-V processor,
        specifically the handling of hazards.<br />
        This website is the result of a Masters Project together with the
        Computer Architecture Chair at Albert-Ludwigs-University of Freiburg.
        <br />
        <br />
        The content is divided in chapters. You can navigate through them using
        the navigation at the top of the page or by following the
        <span style="color: orange"> orange links </span>
        on the bottom of every page linking to the next and previous chapters.
        In some of the chapters you find exercises and annotations for deeper
        understanding of the concepts, highlighted in
        <span style="color: grey"> grey boxes</span>.
        <br />
      </div>
      <div class="griditemIntro">
        <a href="/pipelining.html" class="next">Introduction &raquo;</a>
      </div>
    </div>
    <ol class="footnotes">
      <li id="fn01" role="doc-footnote">
        Patterson, D. A., & Hennessy, J. L. (2021).
        <i
          >Computer organization and design RISC-V edition: The hardware
          software interface</i
        >
        (2nd ed.). Morgan Kaufmann.
      </li>
    </ol>
    <footer>
      Copyright &#169; 2024
      <a href="https://github.com/Maremas/RISCVEDU"
        >Tim Gaisbauer, Marius Henrich</a
      >
    </footer>
    <noscript
      >This website needs JavaScript to be enabled to work properly. Please
      enable JavaScript in your browser.
    </noscript>
  </body>
</html>
