Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Aug 28 14:15:13 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/kernel_fdtd_2d_optimized_timing_synth.rpt
| Design       : kernel_fdtd_2d_optimized
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 in_assign_2_reg_2619_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xf_V_14_reg_2649_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 1.999ns (33.773%)  route 3.920ns (66.227%))
  Logic Levels:           21  (CARRY4=14 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2162, unset)         0.672     0.672    ap_clk
                         FDRE                                         r  in_assign_2_reg_2619_reg[62]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 f  in_assign_2_reg_2619_reg[62]/Q
                         net (fo=8, unplaced)         0.570     1.523    exp_V_fu_1793_p4[10]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.676 f  xf_V_14_reg_2649[51]_i_31/O
                         net (fo=3, unplaced)         0.358     2.034    xf_V_14_reg_2649[51]_i_31_n_7
                         LUT6 (Prop_lut6_I5_O)        0.053     2.087 r  xf_V_14_reg_2649[51]_i_12/O
                         net (fo=56, unplaced)        0.606     2.693    xf_V_14_reg_2649[51]_i_12_n_7
                         LUT6 (Prop_lut6_I1_O)        0.053     2.746 r  xf_V_14_reg_2649[3]_i_34/O
                         net (fo=1, unplaced)         0.664     3.410    xf_V_14_reg_2649[3]_i_34_n_7
                         LUT6 (Prop_lut6_I1_O)        0.053     3.463 r  xf_V_14_reg_2649[3]_i_29/O
                         net (fo=1, unplaced)         0.461     3.924    xf_V_14_reg_2649[3]_i_29_n_7
                         LUT6 (Prop_lut6_I0_O)        0.053     3.977 f  xf_V_14_reg_2649[3]_i_16/O
                         net (fo=2, unplaced)         0.532     4.509    xf_V_14_reg_2649[3]_i_16_n_7
                         LUT5 (Prop_lut5_I0_O)        0.053     4.562 f  xf_V_14_reg_2649[3]_i_9/O
                         net (fo=3, unplaced)         0.358     4.920    xf_V_14_reg_2649[3]_i_9_n_7
                         LUT6 (Prop_lut6_I4_O)        0.053     4.973 r  xf_V_14_reg_2649[3]_i_2/O
                         net (fo=1, unplaced)         0.363     5.336    xf_V_14_reg_2649[3]_i_2_n_7
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     5.643 r  xf_V_14_reg_2649_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     5.651    xf_V_14_reg_2649_reg[3]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.711 r  xf_V_14_reg_2649_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.711    xf_V_14_reg_2649_reg[7]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.771 r  xf_V_14_reg_2649_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.771    xf_V_14_reg_2649_reg[11]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.831 r  xf_V_14_reg_2649_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.831    xf_V_14_reg_2649_reg[15]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.891 r  xf_V_14_reg_2649_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.891    xf_V_14_reg_2649_reg[19]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.951 r  xf_V_14_reg_2649_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.951    xf_V_14_reg_2649_reg[23]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.011 r  xf_V_14_reg_2649_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.011    xf_V_14_reg_2649_reg[27]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.071 r  xf_V_14_reg_2649_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.071    xf_V_14_reg_2649_reg[31]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.131 r  xf_V_14_reg_2649_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.131    xf_V_14_reg_2649_reg[35]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.191 r  xf_V_14_reg_2649_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.191    xf_V_14_reg_2649_reg[39]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.251 r  xf_V_14_reg_2649_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.251    xf_V_14_reg_2649_reg[43]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.311 r  xf_V_14_reg_2649_reg[47]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.311    xf_V_14_reg_2649_reg[47]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.371 r  xf_V_14_reg_2649_reg[51]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    xf_V_14_reg_2649_reg[51]_i_1_n_7
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.591 r  xf_V_14_reg_2649_reg[55]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     6.591    xf_V_14_fu_1989_p2[53]
                         FDRE                                         r  xf_V_14_reg_2649_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2162, unset)         0.638    10.638    ap_clk
                         FDRE                                         r  xf_V_14_reg_2649_reg[53]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
                         FDRE (Setup_fdre_C_D)        0.062    10.665    xf_V_14_reg_2649_reg[53]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                  4.074    




