// Seed: 2802216875
module module_0;
  assign id_1 = 1 == 1;
endmodule
module module_1 (
    input  wor id_0,
    output wor id_1
);
  wire id_3;
  module_0();
endmodule
module module_2 (
    input  wor   id_0,
    input  wire  id_1,
    output logic id_2
);
  module_0();
  always_latch @* begin
    id_2 <= 1;
  end
endmodule
module module_3 (
    output wor id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6
);
  assign id_0 = 1;
  module_0();
endmodule
