#!/bin/bash
set -e
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_dijkstra_large_l1_1kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A7.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/dijkstra_large.riscv --l1i-size 1kB --l1d-size 1kB --options /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/input.dat 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_1kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A7.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/bf.riscv --l1i-size 1kB --l1d-size 1kB --options e /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/input_large.asc /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_1kB/output.enc 0123456789ABCDEF 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_dijkstra_large_l1_2kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A7.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/dijkstra_large.riscv --l1i-size 2kB --l1d-size 2kB --options /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/input.dat 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_2kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A7.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/bf.riscv --l1i-size 2kB --l1d-size 2kB --options e /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/input_large.asc /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_2kB/output.enc 0123456789ABCDEF 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_dijkstra_large_l1_4kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A7.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/dijkstra_large.riscv --l1i-size 4kB --l1d-size 4kB --options /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/input.dat 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_4kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A7.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/bf.riscv --l1i-size 4kB --l1d-size 4kB --options e /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/input_large.asc /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_4kB/output.enc 0123456789ABCDEF 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_dijkstra_large_l1_8kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A7.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/dijkstra_large.riscv --l1i-size 8kB --l1d-size 8kB --options /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/input.dat 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_8kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A7.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/bf.riscv --l1i-size 8kB --l1d-size 8kB --options e /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/input_large.asc /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_8kB/output.enc 0123456789ABCDEF 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_dijkstra_large_l1_16kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A7.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/dijkstra_large.riscv --l1i-size 16kB --l1d-size 16kB --options /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/input.dat 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_16kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A7.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/bf.riscv --l1i-size 16kB --l1d-size 16kB --options e /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/input_large.asc /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_16kB/output.enc 0123456789ABCDEF 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_dijkstra_large_l1_2kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A15.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/dijkstra_large.riscv --l1i-size 2kB --l1d-size 2kB --options /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/input.dat 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_2kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A15.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/bf.riscv --l1i-size 2kB --l1d-size 2kB --options e /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/input_large.asc /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_2kB/output.enc 0123456789ABCDEF 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_dijkstra_large_l1_4kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A15.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/dijkstra_large.riscv --l1i-size 4kB --l1d-size 4kB --options /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/input.dat 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_4kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A15.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/bf.riscv --l1i-size 4kB --l1d-size 4kB --options e /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/input_large.asc /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_4kB/output.enc 0123456789ABCDEF 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_dijkstra_large_l1_8kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A15.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/dijkstra_large.riscv --l1i-size 8kB --l1d-size 8kB --options /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/input.dat 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_8kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A15.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/bf.riscv --l1i-size 8kB --l1d-size 8kB --options e /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/input_large.asc /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_8kB/output.enc 0123456789ABCDEF 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_dijkstra_large_l1_16kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A15.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/dijkstra_large.riscv --l1i-size 16kB --l1d-size 16kB --options /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/input.dat 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_16kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A15.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/bf.riscv --l1i-size 16kB --l1d-size 16kB --options e /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/input_large.asc /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_16kB/output.enc 0123456789ABCDEF 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_dijkstra_large_l1_32kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A15.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/dijkstra_large.riscv --l1i-size 32kB --l1d-size 32kB --options /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/dijkstra/input.dat 
/home/josedanielchg/Projects/architecture-microprocesseurs/gem5/build/RISCV/gem5.opt -d /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_32kB /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/se_A15.py --cmd /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/bf.riscv --l1i-size 32kB --l1d-size 32kB --options e /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/blowfish/input_large.asc /home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_32kB/output.enc 0123456789ABCDEF 
