
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035290                       # Number of seconds simulated
sim_ticks                                 35290353048                       # Number of ticks simulated
final_tick                               563338813719                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 216703                       # Simulator instruction rate (inst/s)
host_op_rate                                   273502                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2320068                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907228                       # Number of bytes of host memory used
host_seconds                                 15210.92                       # Real time elapsed on the host
sim_insts                                  3296250863                       # Number of instructions simulated
sim_ops                                    4160211148                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2302464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1002752                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3889152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1532288                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1532288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17988                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7834                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30384                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11971                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11971                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16401536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65243439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28414337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               110204395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43419458                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43419458                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43419458                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16401536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65243439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28414337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153623853                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84629145                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31100313                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25353750                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075813                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13094763                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12152987                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3350355                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91978                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31105496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170866595                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31100313                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15503342                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37956396                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11039051                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5161086                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15352780                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004262                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83160667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45204271     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2509181      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4706086      5.66%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4658663      5.60%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2908441      3.50%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2299622      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1447052      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361957      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18065394     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83160667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367489                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.019004                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32433916                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5101189                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36463319                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224835                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8937400                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5261992                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205029273                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8937400                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34789292                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         991824                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       878011                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34287455                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3276677                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197729523                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1362597                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1003405                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277600034                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922505459                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922505459                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105895465                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35201                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9123468                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18300401                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349593                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117616                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2972213                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186390146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148468066                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291424                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63026517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192797747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83160667                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785316                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.899068                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28384296     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18168285     21.85%     55.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11848722     14.25%     70.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7856274      9.45%     79.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8289497      9.97%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3996152      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3163828      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717105      0.86%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       736508      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83160667                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         924764     72.35%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177553     13.89%     86.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175832     13.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124185045     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994919      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14349262      9.66%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7921934      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148468066                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.754337                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278149                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008609                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381666372                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249450798                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145068799                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149746215                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       466027                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7106966                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2065                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          324                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258551                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8937400                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         507551                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88728                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186423964                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       369772                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18300401                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349593                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          324                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1296542                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2453367                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146488034                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13693595                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1980032                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21422399                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20773696                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7728804                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730941                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145109997                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145068799                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92469411                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265372834                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.714171                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348451                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63294983                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2100934                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74223267                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658906                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151616                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28020006     37.75%     37.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20862317     28.11%     65.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8670910     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4322745      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4304449      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1731040      2.33%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1737727      2.34%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       934898      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3639175      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74223267                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3639175                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257008491                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381792019                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1468478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846291                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846291                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181626                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181626                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658049570                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201493855                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188328659                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84629145                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29683959                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24123459                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2023009                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12424077                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11582057                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3130990                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85784                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29783415                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             164647833                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29683959                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14713047                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36205300                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10872943                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6868105                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14585529                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       868504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     81661472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.490602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45456172     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3181770      3.90%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2566456      3.14%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6253098      7.66%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1689068      2.07%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2174492      2.66%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1578076      1.93%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          883647      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17878693     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     81661472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350753                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.945522                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31157577                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6684900                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34818330                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       236243                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8764417                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5071141                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        40536                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     196835760                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        78365                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8764417                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33438904                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1432837                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1876299                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32718763                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3430247                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     189908113                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31338                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1422760                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1063280                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2820                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    265872476                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    886575697                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    886575697                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163005666                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102866810                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39206                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22203                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9395797                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17699052                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9026751                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       141302                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2835970                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         179586950                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37787                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142668284                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       281460                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62019084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    189442584                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6207                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     81661472                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.747070                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886094                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28782955     35.25%     35.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17481249     21.41%     56.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11375063     13.93%     70.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8452021     10.35%     80.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7282090      8.92%     89.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3762023      4.61%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3230271      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605655      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       690145      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     81661472                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         835216     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        169580     14.44%     85.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169337     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118868084     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2030976      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15789      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14159209      9.92%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7594226      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142668284                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.685806                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1174143                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    368453643                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    241644438                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139037761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143842427                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       535506                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6971124                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2693                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          619                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2317511                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8764417                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         608838                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        78509                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179624738                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       389563                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17699052                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9026751                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21997                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70278                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          619                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1209091                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1138638                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2347729                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140403307                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13288907                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2264977                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20681728                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19808158                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7392821                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.659042                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139129843                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139037761                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90608637                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        255811161                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.642906                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354201                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95495347                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117277304                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62348341                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31580                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2027683                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     72897055                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.608807                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135606                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28749732     39.44%     39.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20017303     27.46%     66.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8144044     11.17%     78.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4581883      6.29%     84.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3737931      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1515818      2.08%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1800557      2.47%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       906188      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3443599      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     72897055                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95495347                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117277304                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17437168                       # Number of memory references committed
system.switch_cpus1.commit.loads             10727928                       # Number of loads committed
system.switch_cpus1.commit.membars              15790                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16850644                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105670927                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2387563                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3443599                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249079101                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          368021317                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2967673                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95495347                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117277304                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95495347                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.886212                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.886212                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.128398                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.128398                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       631628811                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192156675                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      181644879                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31580                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84629145                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30556300                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24851478                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2039556                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12992242                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12057241                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3138229                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89781                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33791052                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             166869154                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30556300                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15195470                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35054985                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10475116                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5534712                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16510376                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       806566                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82781094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.483464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47726109     57.65%     57.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1868667      2.26%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2455554      2.97%     62.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3714546      4.49%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3618317      4.37%     71.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2753626      3.33%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1640128      1.98%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2454857      2.97%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16549290     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82781094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361061                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.971769                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34916352                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5420756                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33779181                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       264731                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8400073                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5186181                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     199606618                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1312                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8400073                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36752379                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1011856                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1716404                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32164389                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2735987                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     193821203                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          963                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1180593                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       860816                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           78                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    269957294                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    902703992                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    902703992                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167991674                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101965517                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        41075                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23141                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7725264                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17960769                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9531085                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       183532                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3091697                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         180187480                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39000                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145198136                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       264239                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58576308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178011266                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6200                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82781094                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.754001                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897481                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28873792     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18153904     21.93%     56.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11712643     14.15%     70.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7996574      9.66%     80.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7494655      9.05%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3996622      4.83%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2936048      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       883642      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       733214      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82781094                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         707544     68.98%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        147120     14.34%     83.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       171035     16.67%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120817697     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2050856      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16399      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14329723      9.87%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7983461      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145198136                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.715699                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1025704                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007064                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    374467308                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    238803595                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141105526                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146223840                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       492309                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6874992                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2237                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          842                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2425438                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          713                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8400073                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         595088                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        96058                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    180226483                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1166426                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17960769                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9531085                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22600                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73001                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          842                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1248135                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1151098                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2399233                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142398033                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13488394                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2800102                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21288243                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19945096                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7799849                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.682612                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141143080                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141105526                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90651196                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        254579673                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.667340                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356082                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98384674                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120918931                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59307726                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32800                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2073295                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74381021                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.625669                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28773046     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21326367     28.67%     67.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7856305     10.56%     77.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4499745      6.05%     83.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3755160      5.05%     89.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1846740      2.48%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1838147      2.47%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       786591      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3698920      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74381021                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98384674                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120918931                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18191421                       # Number of memory references committed
system.switch_cpus2.commit.loads             11085774                       # Number of loads committed
system.switch_cpus2.commit.membars              16400                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17342462                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108992160                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2467267                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3698920                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           250908758                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          368857786                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1848051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98384674                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120918931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98384674                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860186                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860186                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.162539                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.162539                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       640804547                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194861319                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      184397585                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32800                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370971                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.104622                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.765341                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.702517                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.115141                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7787.417001                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207433                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760490                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34334                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34334                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34334                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34334                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34334                       # number of overall hits
system.l20.overall_hits::total                  34334                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2289814                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    590416265                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      592706079                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2289814                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    590416265                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       592706079                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2289814                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    590416265                       # number of overall miss cycles
system.l20.overall_miss_latency::total      592706079                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38856                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38870                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38856                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38870                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38856                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38870                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116378                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116697                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116378                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116697                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116378                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116697                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 163558.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130565.295223                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130667.125000                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 163558.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130565.295223                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130667.125000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 163558.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130565.295223                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130667.125000                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2156301                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    547844476                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    550000777                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2156301                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    547844476                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    550000777                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2156301                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    547844476                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    550000777                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116378                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116697                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116378                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116697                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116378                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116697                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 154021.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121150.923485                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121252.375882                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 154021.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121150.923485                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121252.375882                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 154021.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121150.923485                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121252.375882                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18002                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          725215                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28242                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.678599                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          245.027311                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.327355                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3585.499354                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6401.145979                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023928                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000813                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.350146                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.625112                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        51498                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  51498                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           18999                       # number of Writeback hits
system.l21.Writeback_hits::total                18999                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        51498                       # number of demand (read+write) hits
system.l21.demand_hits::total                   51498                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        51498                       # number of overall hits
system.l21.overall_hits::total                  51498                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17988                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18001                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17988                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18001                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17988                       # number of overall misses
system.l21.overall_misses::total                18001                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1752039                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2393112723                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2394864762                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1752039                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2393112723                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2394864762                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1752039                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2393112723                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2394864762                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        69486                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              69499                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        18999                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            18999                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        69486                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               69499                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        69486                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              69499                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.258872                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.259011                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.258872                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259011                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.258872                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259011                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 134772.230769                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 133039.399767                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 133040.651186                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 134772.230769                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 133039.399767                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 133040.651186                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 134772.230769                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 133039.399767                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 133040.651186                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3378                       # number of writebacks
system.l21.writebacks::total                     3378                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17988                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18001                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17988                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18001                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17988                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18001                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1629612                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2223654263                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2225283875                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1629612                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2223654263                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2225283875                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1629612                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2223654263                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2225283875                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.258872                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.259011                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.258872                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259011                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.258872                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259011                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 125354.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 123618.760451                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 123620.014166                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 125354.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 123618.760451                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 123620.014166                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 125354.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 123618.760451                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 123620.014166                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7847                       # number of replacements
system.l22.tagsinuse                     12287.984154                       # Cycle average of tags in use
system.l22.total_refs                          592497                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20135                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.426223                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          947.840580                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.565619                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3640.608935                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7689.969021                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.077135                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000778                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.296274                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.625811                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        43521                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  43521                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           25387                       # number of Writeback hits
system.l22.Writeback_hits::total                25387                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        43521                       # number of demand (read+write) hits
system.l22.demand_hits::total                   43521                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        43521                       # number of overall hits
system.l22.overall_hits::total                  43521                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7831                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7844                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7834                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7847                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7834                       # number of overall misses
system.l22.overall_misses::total                 7847                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1412011                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    971159054                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      972571065                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       362052                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       362052                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1412011                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    971521106                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       972933117                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1412011                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    971521106                       # number of overall miss cycles
system.l22.overall_miss_latency::total      972933117                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        51352                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              51365                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        25387                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            25387                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        51355                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               51368                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        51355                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              51368                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.152496                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.152711                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152546                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.152760                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152546                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.152760                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 108616.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 124014.692121                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 123989.171979                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       120684                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       120684                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 108616.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 124013.416645                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 123987.908373                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 108616.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 124013.416645                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 123987.908373                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5346                       # number of writebacks
system.l22.writebacks::total                     5346                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7831                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7844                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7834                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7847                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7834                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7847                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1290207                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    897309937                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    898600144                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       333702                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       333702                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1290207                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    897643639                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    898933846                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1290207                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    897643639                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    898933846                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152496                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.152711                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152546                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.152760                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152546                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.152760                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 99246.692308                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 114584.336228                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 114558.916879                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       111234                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       111234                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 99246.692308                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 114583.053230                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 114557.645724                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 99246.692308                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 114583.053230                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 114557.645724                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996351                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015360413                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193003.051836                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996351                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15352764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15352764                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15352764                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15352764                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15352764                       # number of overall hits
system.cpu0.icache.overall_hits::total       15352764                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2887581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2887581                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2887581                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2887581                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2887581                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2887581                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15352780                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15352780                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15352780                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15352780                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15352780                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15352780                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180473.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180473.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180473.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180473.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180473.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180473.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2314484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2314484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2314484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2314484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2314484                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2314484                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165320.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165320.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165320.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165320.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165320.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165320.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38856                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169185785                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39112                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4325.674601                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.598821                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.401179                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904683                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095317                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10443908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10443908                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17501685                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17501685                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17501685                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17501685                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100460                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100460                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100460                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100460                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100460                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100460                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4548241365                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4548241365                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4548241365                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4548241365                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4548241365                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4548241365                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10544368                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10544368                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17602145                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17602145                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17602145                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17602145                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009527                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009527                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005707                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005707                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005707                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005707                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45274.152548                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45274.152548                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45274.152548                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45274.152548                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45274.152548                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45274.152548                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61604                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61604                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61604                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61604                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61604                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61604                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38856                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38856                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38856                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38856                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    816146079                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    816146079                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    816146079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    816146079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    816146079                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    816146079                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21004.377162                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21004.377162                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21004.377162                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21004.377162                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21004.377162                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21004.377162                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996268                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016706193                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2049810.872984                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996268                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14585508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14585508                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14585508                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14585508                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14585508                       # number of overall hits
system.cpu1.icache.overall_hits::total       14585508                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2657547                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2657547                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2657547                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2657547                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2657547                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2657547                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14585529                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14585529                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14585529                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14585529                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14585529                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14585529                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 126549.857143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 126549.857143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 126549.857143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 126549.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 126549.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 126549.857143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1765709                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1765709                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1765709                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1765709                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1765709                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1765709                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 135823.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 135823.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 135823.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 135823.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 135823.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 135823.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 69486                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180088959                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 69742                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2582.216727                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.395006                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.604994                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899980                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100020                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10091419                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10091419                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6677661                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6677661                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21646                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21646                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15790                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15790                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16769080                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16769080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16769080                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16769080                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       150658                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       150658                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       150658                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        150658                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       150658                       # number of overall misses
system.cpu1.dcache.overall_misses::total       150658                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8477431934                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8477431934                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8477431934                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8477431934                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8477431934                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8477431934                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10242077                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10242077                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6677661                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6677661                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15790                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15790                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16919738                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16919738                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16919738                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16919738                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014710                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014710                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008904                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008904                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008904                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008904                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56269.377889                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56269.377889                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56269.377889                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56269.377889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56269.377889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56269.377889                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18999                       # number of writebacks
system.cpu1.dcache.writebacks::total            18999                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81172                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81172                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81172                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81172                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81172                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81172                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        69486                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        69486                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        69486                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        69486                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        69486                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        69486                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2805178327                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2805178327                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2805178327                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2805178327                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2805178327                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2805178327                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40370.410255                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40370.410255                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40370.410255                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40370.410255                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40370.410255                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40370.410255                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996395                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016775743                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2049951.094758                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996395                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16510356                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16510356                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16510356                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16510356                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16510356                       # number of overall hits
system.cpu2.icache.overall_hits::total       16510356                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2398335                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2398335                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2398335                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2398335                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2398335                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2398335                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16510376                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16510376                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16510376                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16510376                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16510376                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16510376                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 119916.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 119916.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 119916.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 119916.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 119916.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 119916.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1425011                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1425011                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1425011                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1425011                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1425011                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1425011                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 109616.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 109616.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 109616.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 109616.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 109616.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 109616.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51355                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               173375814                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 51611                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3359.280270                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.295755                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.704245                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911312                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088688                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10262139                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10262139                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7067078                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7067078                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17308                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17308                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16400                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16400                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17329217                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17329217                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17329217                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17329217                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       129623                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       129623                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4774                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4774                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       134397                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        134397                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       134397                       # number of overall misses
system.cpu2.dcache.overall_misses::total       134397                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5978519842                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5978519842                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    452970270                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    452970270                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6431490112                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6431490112                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6431490112                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6431490112                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10391762                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10391762                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7071852                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7071852                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16400                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16400                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17463614                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17463614                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17463614                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17463614                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012474                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012474                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000675                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000675                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007696                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007696                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007696                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007696                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46122.369039                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46122.369039                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 94882.754504                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 94882.754504                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 47854.417227                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47854.417227                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 47854.417227                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47854.417227                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      3201354                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             39                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        82086                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25387                       # number of writebacks
system.cpu2.dcache.writebacks::total            25387                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        78271                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        78271                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         4771                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4771                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83042                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83042                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83042                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83042                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51352                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51352                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51355                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51355                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51355                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51355                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1335682965                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1335682965                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       365052                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       365052                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1336048017                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1336048017                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1336048017                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1336048017                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002941                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002941                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26010.339714                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26010.339714                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data       121684                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       121684                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26015.928673                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26015.928673                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26015.928673                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26015.928673                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
