Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/" "/root/NetFPGA-10G-live/lib/hw/contrib/pcores/" "/root/NetFPGA-10G-live/lib/hw/std/pcores/" "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/" "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vtx240tff1759-2
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../hdl/system.v" in library work
Module <system> compiled
Module <axi_interconnect_0_wrapper> compiled
Module <microblaze_0_wrapper> compiled
Module <microblaze_0_ilmb_wrapper> compiled
Module <microblaze_0_dlmb_wrapper> compiled
Module <microblaze_0_i_bram_ctrl_wrapper> compiled
Module <microblaze_0_d_bram_ctrl_wrapper> compiled
Module <microblaze_0_bram_block_wrapper> compiled
Module <reset_0_wrapper> compiled
Module <rs232_uart_1_wrapper> compiled
Module <clock_generator_0_wrapper> compiled
Module <nf10_10g_interface_0_wrapper> compiled
Module <nf10_10g_interface_1_wrapper> compiled
Module <nf10_10g_interface_2_wrapper> compiled
Module <nf10_10g_interface_3_wrapper> compiled
Module <diff_input_buf_0_wrapper> compiled
Module <diff_input_buf_1_wrapper> compiled
Module <diff_input_buf_2_wrapper> compiled
Module <diff_input_buf_3_wrapper> compiled
Module <nf10_mdio_0_wrapper> compiled
Module <axi_timebase_wdt_0_wrapper> compiled
Module <nf10_input_arbiter_0_wrapper> compiled
Module <nf10_bram_output_queues_0_wrapper> compiled
Module <nf10_nic_output_port_lookup_0_wrapper> compiled
Module <dma_0_wrapper> compiled
Module <axi_emc_0_wrapper> compiled
Module <axi_cfg_fpga_0_wrapper> compiled
Module <nf10_identifier_0_wrapper> compiled
Module <nf10_sram_fifo_0_wrapper> compiled
No errors in compilation
Analysis of file <"system_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <system> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <system>.
Module <system> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_0> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_0> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_0> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_1> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_1> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_1> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_1> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_1> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_1> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_1> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_2> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_2> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_2> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_2> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_2> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_2> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_2> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_3> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_3> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_3> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_3> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_3> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_3> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_3> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_4> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_4> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_4> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_4> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_4> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_4> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_4> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_5> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_5> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_5> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_5> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_5> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_5> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_5> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_6> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_6> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_6> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_6> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_6> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_6> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_6> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_7> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_7> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_7> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_7> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_7> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_7> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_7> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_8> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_8> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_8> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_8> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_8> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_8> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_8> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_9> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_9> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_9> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_9> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_9> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_9> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_9> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_10> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_10> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_10> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_10> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_10> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_10> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_10> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_11> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_11> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_11> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_11> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_11> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_11> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_11> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_12> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_12> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_12> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_12> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_12> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_12> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_12> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_13> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_13> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_13> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_13> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_13> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_13> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_13> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_14> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_14> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_14> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_14> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_14> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_14> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_14> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_15> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_15> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_15> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_15> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_15> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_15> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_15> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_16> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_16> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_16> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_16> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_16> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_16> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_16> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_17> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_17> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_17> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_17> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_17> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_17> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_17> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_18> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_18> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_18> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_18> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_18> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_18> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_18> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_19> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_19> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_19> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_19> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_19> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_19> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_19> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_20> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_20> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_20> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_20> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_20> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_20> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_20> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_21> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_21> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_21> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_21> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_21> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_21> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_21> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_22> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_22> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_22> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_22> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_22> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_22> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_22> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_23> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_23> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_23> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_23> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_23> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_23> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_23> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_24> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_24> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_24> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_24> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_24> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_24> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_24> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_25> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_25> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_25> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_25> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_25> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_25> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_25> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_26> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_26> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_26> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_26> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_26> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_26> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_26> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_27> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_27> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_27> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_27> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_27> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_27> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_27> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_28> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_28> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_28> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_28> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_28> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_28> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_28> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_29> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_29> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_29> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_29> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_29> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_29> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_29> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_30> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_30> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_30> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_30> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_30> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_30> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_30> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_31> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_31> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_31> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_31> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_31> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_31> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_31> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_32> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_32> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_32> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_32> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_32> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_32> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_32> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_33> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_33> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_33> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_33> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_33> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_33> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_33> in unit <system>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_34> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_34> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_34> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_34> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_34> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_34> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_34> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_cfg_fpga_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_emc_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_timebase_wdt_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_2> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_3> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <dma_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_bram_block> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_d_bram_ctrl> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_dlmb> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_i_bram_ctrl> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_ilmb> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_2> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_3> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_bram_output_queues_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_identifier_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_input_arbiter_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_mdio_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_nic_output_port_lookup_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_sram_fifo_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <reset_0> in unit <system>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "../hdl/system.v".
WARNING:Xst:646 - Signal <pgassign5<31:26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign5<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_RLAST<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_RID<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_BID<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_ARESETN<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_WLAST<13:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_WLAST<10:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_WLAST<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWSIZE<41:36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWSIZE<32:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWSIZE<14:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWPROT<41:36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWPROT<32:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLOCK<27:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLOCK<21:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLEN<111:96>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLEN<87:48>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLEN<39:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWID<13:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWID<10:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWID<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWCACHE<55:48>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWCACHE<43:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWCACHE<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWBURST<27:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWBURST<21:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWBURST<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARSIZE<41:36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARSIZE<32:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARSIZE<14:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARPROT<41:36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARPROT<32:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLOCK<27:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLOCK<21:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLEN<111:96>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLEN<87:48>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLEN<39:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARID<13:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARID<10:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARID<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARESETN<13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARESETN<9:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARESETN<4:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARCACHE<55:48>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARCACHE<43:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARCACHE<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARBURST<27:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARBURST<21:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARBURST<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/axi_interconnect_0_wrapper.ngc>.
Reading core <../implementation/axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4.ngc>.
Reading core <../implementation/axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3.ngc>.
Reading core <../implementation/axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2.ngc>.
Reading core <../implementation/axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1.ngc>.
Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_ilmb_wrapper.ngc>.
Reading core <../implementation/microblaze_0_dlmb_wrapper.ngc>.
Reading core <../implementation/microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/microblaze_0_bram_block_wrapper.ngc>.
Reading core <../implementation/reset_0_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/nf10_10g_interface_0_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for yklai555 on 07/02/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/nf10_10g_interface_1_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for yklai555 on 07/02/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/nf10_10g_interface_2_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for yklai555 on 07/02/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/nf10_10g_interface_3_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for yklai555 on 07/02/2015It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/diff_input_buf_0_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_1_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_2_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_3_wrapper.ngc>.
Reading core <../implementation/nf10_mdio_0_wrapper.ngc>.
Reading core <../implementation/axi_timebase_wdt_0_wrapper.ngc>.
Reading core <../implementation/nf10_input_arbiter_0_wrapper.ngc>.
Reading core <../implementation/nf10_bram_output_queues_0_wrapper.ngc>.
Reading core <../implementation/nf10_nic_output_port_lookup_0_wrapper.ngc>.
Reading core <../implementation/dma_0_wrapper.ngc>.
Reading core <../implementation/axi_emc_0_wrapper.ngc>.
Reading core <../implementation/axi_cfg_fpga_0_wrapper.ngc>.
Reading core <../implementation/nf10_identifier_0_wrapper.ngc>.
Reading core <../implementation/nf10_sram_fifo_0_wrapper.ngc>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_4> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper> for timing and area information for instance <axi_interconnect_0>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
Loading core <reset_0_wrapper> for timing and area information for instance <reset_0>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <nf10_10g_interface_0_wrapper> for timing and area information for instance <nf10_10g_interface_0>.
Loading core <nf10_10g_interface_1_wrapper> for timing and area information for instance <nf10_10g_interface_1>.
Loading core <nf10_10g_interface_2_wrapper> for timing and area information for instance <nf10_10g_interface_2>.
Loading core <nf10_10g_interface_3_wrapper> for timing and area information for instance <nf10_10g_interface_3>.
Loading core <diff_input_buf_0_wrapper> for timing and area information for instance <diff_input_buf_0>.
Loading core <diff_input_buf_1_wrapper> for timing and area information for instance <diff_input_buf_1>.
Loading core <diff_input_buf_2_wrapper> for timing and area information for instance <diff_input_buf_2>.
Loading core <diff_input_buf_3_wrapper> for timing and area information for instance <diff_input_buf_3>.
Loading core <nf10_mdio_0_wrapper> for timing and area information for instance <nf10_mdio_0>.
Loading core <axi_timebase_wdt_0_wrapper> for timing and area information for instance <axi_timebase_wdt_0>.
Loading core <nf10_input_arbiter_0_wrapper> for timing and area information for instance <nf10_input_arbiter_0>.
Loading core <nf10_bram_output_queues_0_wrapper> for timing and area information for instance <nf10_bram_output_queues_0>.
Loading core <nf10_nic_output_port_lookup_0_wrapper> for timing and area information for instance <nf10_nic_output_port_lookup_0>.
Loading core <dma_0_wrapper> for timing and area information for instance <dma_0>.
Loading core <axi_emc_0_wrapper> for timing and area information for instance <axi_emc_0>.
Loading core <axi_cfg_fpga_0_wrapper> for timing and area information for instance <axi_cfg_fpga_0>.
Loading core <nf10_identifier_0_wrapper> for timing and area information for instance <nf10_identifier_0>.
Loading core <nf10_sram_fifo_0_wrapper> for timing and area information for instance <nf10_sram_fifo_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi_interconnect_0> is equivalent to the following 2 FFs/Latches : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> in Unit <axi_interconnect_0> is equivalent to the following 8 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> in Unit <axi_interconnect_0> is equivalent to the following 22 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/interconnect_reset_resync_0>
   <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_resync_0>
   <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_0> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_0> is equivalent to the following FF/Latch : <nf10_10g_interface_0/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_1> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_1> is equivalent to the following FF/Latch : <nf10_10g_interface_1/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_2> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_2> is equivalent to the following FF/Latch : <nf10_10g_interface_2/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_3> is equivalent to the following FF/Latch : <nf10_10g_interface_3/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_3> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/chn0/tx_mod/tlp2ibuf_mod/ibuf_mgmt_mod/tlp_tag_0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/chn0/tx_mod/tlp2ibuf_mod/ibuf_mgmt_mod/tlp_tag_0_1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <ll_bridge/rx_bridge/fifo_inst/packet_in_progress> in Unit <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk_if> is equivalent to the following FF/Latch : <ll_bridge/rx_bridge/fifo_inst/packet_in_progress_1> 
INFO:Xst:2260 - The FF/Latch <ll_bridge/rx_bridge/fifo_inst/trn_rsrc_rdy> in Unit <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk_if> is equivalent to the following FF/Latch : <ll_bridge/rx_bridge/fifo_inst/trn_rsrc_rdy_1> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_25> in Unit <nf10_sram_fifo_0> is equivalent to the following 5 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_206> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_207> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_208> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_209> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_210> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_143> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_144> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_145> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_146> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_147> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_148> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_149> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_150> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_151> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_6> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_59> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_60> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_61> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_62> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_63> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_64> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_65> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_66> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23> in Unit <nf10_sram_fifo_0> is equivalent to the following 21 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_1> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_2> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_3> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_4> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_5> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_6> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_7> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_8> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_9> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_10> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_11> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_12> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_13> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_14>
   <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_15> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_16> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_17> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_18> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_19> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_20> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_21> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_180> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_181> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_182> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_183> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_184> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_185> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_186> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_187> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_188> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_91> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_92> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_93> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_94> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_95> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_96> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_97> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_98> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_99> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_4> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_34> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_35> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_36> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_37> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_38> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_39> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_40> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_41> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <nf10_sram_fifo_0> is equivalent to the following FF/Latch : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_152> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_153> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_154> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_155> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_156> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_157> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_158> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_159> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_160> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_11> in Unit <nf10_sram_fifo_0> is equivalent to the following 9 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_107> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_108> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_109> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_110> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_111> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_112> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_113> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_114> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_115> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_5> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_42> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_43> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_44> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_45> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_46> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_47> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_48> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_49> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_7> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_67> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_68> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_69> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_70> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_71> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_72> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_73> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_74> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_189> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_190> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_191> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_192> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_193> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_194> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_195> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_196> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_197> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_13> in Unit <nf10_sram_fifo_0> is equivalent to the following 9 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_125> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_126> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_127> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_128> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_129> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_130> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_131> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_132> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_133> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_8> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_75> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_76> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_77> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_78> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_79> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_80> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_81> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_82> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <nf10_sram_fifo_0> is equivalent to the following FF/Latch : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_2> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_198> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_199> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_200> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_201> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_202> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_203> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_204> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_205> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_14> in Unit <nf10_sram_fifo_0> is equivalent to the following 9 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_134> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_135> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_136> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_137> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_138> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_139> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_140> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_141> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_142> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_12> in Unit <nf10_sram_fifo_0> is equivalent to the following 9 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_116> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_117> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_118> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_119> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_120> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_121> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_122> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_123> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_124> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_161> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_162> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_163> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_164> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_165> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_166> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_167> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_168> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_169> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_50> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_51> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_52> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_53> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_54> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_55> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_56> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_57> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_58> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24> in Unit <nf10_sram_fifo_0> is equivalent to the following 9 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_1> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_10> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_100> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_101> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_102> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_103> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_104> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_105> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_106> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_170> in Unit <nf10_sram_fifo_0> is equivalent to the following 9 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_171> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_172> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_173> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_174> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_175> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_176> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_177> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_178> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_179> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_9> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_83> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_84> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_85> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_86> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_87> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_88> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_89> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_90> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_3> in Unit <nf10_sram_fifo_0> is equivalent to the following 7 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_27> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_28> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_29> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_30> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_31> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_32> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_33> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <nf10_sram_fifo_0> is equivalent to the following FF/Latch : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <nf10_sram_fifo_0/fifoaxi/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <nf10_sram_fifo_0/fifoaxi/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <nf10_sram_fifo_0/fifoaxi/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <nf10_sram_fifo_0/fifoaxi/fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <nf10_sram_fifo_0/fifoaxi/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <nf10_sram_fifo_0/fifoaxi/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <nf10_sram_fifo_0/axififo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <nf10_sram_fifo_0/axififo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <nf10_sram_fifo_0/axififo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <nf10_sram_fifo_0/axififo/fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <nf10_sram_fifo_0/axififo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <nf10_sram_fifo_0/axififo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <nf10_sram_fifo_0/axififo/tuser_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <nf10_sram_fifo_0/axififo/tuser_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <nf10_sram_fifo_0/axififo/tuser_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <nf10_sram_fifo_0/axififo/tuser_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <nf10_sram_fifo_0/axififo/tuser_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <nf10_sram_fifo_0/axififo/tuser_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi_interconnect_0> is equivalent to the following 2 FFs/Latches : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> in Unit <axi_interconnect_0> is equivalent to the following 8 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/s_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> in Unit <axi_interconnect_0> is equivalent to the following 22 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[12].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[13].clock_conv_inst/interconnect_reset_resync_0>
   <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_resync_0>
   <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_0> is equivalent to the following FF/Latch : <nf10_10g_interface_0/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_0> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_1> is equivalent to the following FF/Latch : <nf10_10g_interface_1/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_1> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_2> is equivalent to the following FF/Latch : <nf10_10g_interface_2/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_2> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/tx_queue/state_FSM_FFd2> in Unit <nf10_10g_interface_3> is equivalent to the following FF/Latch : <nf10_10g_interface_3/tx_queue/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_3> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/chn0/tx_mod/tlp2ibuf_mod/ibuf_mgmt_mod/tlp_tag_0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/chn0/tx_mod/tlp2ibuf_mod/ibuf_mgmt_mod/tlp_tag_0_1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <ll_bridge/rx_bridge/fifo_inst/packet_in_progress> in Unit <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk_if> is equivalent to the following FF/Latch : <ll_bridge/rx_bridge/fifo_inst/packet_in_progress_1> 
INFO:Xst:2260 - The FF/Latch <ll_bridge/rx_bridge/fifo_inst/trn_rsrc_rdy> in Unit <dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk_if> is equivalent to the following FF/Latch : <ll_bridge/rx_bridge/fifo_inst/trn_rsrc_rdy_1> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_25> in Unit <nf10_sram_fifo_0> is equivalent to the following 5 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_206> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_207> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_208> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_209> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_210> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_143> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_144> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_145> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_146> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_147> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_148> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_149> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_150> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_151> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_6> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_59> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_60> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_61> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_62> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_63> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_64> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_65> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_66> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23> in Unit <nf10_sram_fifo_0> is equivalent to the following 21 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_1> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_2> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_3> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_4> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_5> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_6> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_7> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_8> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_9> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_10> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_11> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_12> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_13> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_14>
   <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_15> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_16> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_17> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_18> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_19> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_20> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23_21> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_180> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_181> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_182> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_183> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_184> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_185> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_186> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_187> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_188> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_91> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_92> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_93> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_94> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_95> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_96> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_97> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_98> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_99> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_4> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_34> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_35> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_36> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_37> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_38> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_39> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_40> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_41> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <nf10_sram_fifo_0> is equivalent to the following FF/Latch : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_152> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_153> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_154> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_155> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_156> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_157> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_158> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_159> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_160> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_11> in Unit <nf10_sram_fifo_0> is equivalent to the following 9 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_107> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_108> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_109> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_110> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_111> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_112> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_113> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_114> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_115> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_5> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_42> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_43> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_44> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_45> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_46> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_47> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_48> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_49> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_7> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_67> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_68> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_69> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_70> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_71> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_72> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_73> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_74> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_189> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_190> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_191> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_192> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_193> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_194> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_195> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_196> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_197> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_13> in Unit <nf10_sram_fifo_0> is equivalent to the following 9 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_125> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_126> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_127> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_128> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_129> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_130> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_131> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_132> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_133> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_8> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_75> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_76> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_77> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_78> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_79> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_80> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_81> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_82> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <nf10_sram_fifo_0> is equivalent to the following FF/Latch : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_2> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_198> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_199> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_200> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_201> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_202> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_203> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_204> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_205> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_14> in Unit <nf10_sram_fifo_0> is equivalent to the following 9 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_134> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_135> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_136> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_137> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_138> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_139> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_140> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_141> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_142> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_12> in Unit <nf10_sram_fifo_0> is equivalent to the following 9 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_116> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_117> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_118> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_119> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_120> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_121> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_122> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_123> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_124> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_161> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_162> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_163> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_164> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_165> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_166> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_167> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_168> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_169> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_50> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_51> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_52> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_53> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_54> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_55> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_56> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_57> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_58> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24> in Unit <nf10_sram_fifo_0> is equivalent to the following 9 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_1> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_10> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_100> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_101> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_102> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_103> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_104> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_105> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_106> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_170> in Unit <nf10_sram_fifo_0> is equivalent to the following 9 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_171> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_172> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_173> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_174> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_175> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_176> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_177> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_178> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_179> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_9> in Unit <nf10_sram_fifo_0> is equivalent to the following 8 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_83> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_84> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_85> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_86> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_87> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_88> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_89> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_90> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_3> in Unit <nf10_sram_fifo_0> is equivalent to the following 7 FFs/Latches : <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_27> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_28> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_29> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_30> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_31> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_32> <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_33> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <nf10_sram_fifo_0> is equivalent to the following FF/Latch : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <nf10_sram_fifo_0/fifoaxi/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <nf10_sram_fifo_0/fifoaxi/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <nf10_sram_fifo_0/fifoaxi/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <nf10_sram_fifo_0/fifoaxi/fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <nf10_sram_fifo_0/fifoaxi/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <nf10_sram_fifo_0/fifoaxi/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <nf10_sram_fifo_0/axififo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <nf10_sram_fifo_0/axififo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <nf10_sram_fifo_0/axififo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <nf10_sram_fifo_0/axififo/fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <nf10_sram_fifo_0/axififo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <nf10_sram_fifo_0/axififo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <nf10_sram_fifo_0/axififo/tuser_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <nf10_sram_fifo_0/axififo/tuser_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <nf10_sram_fifo_0/axififo/tuser_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <nf10_sram_fifo_0/axififo/tuser_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <nf10_sram_fifo_0/axififo/tuser_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <nf10_sram_fifo_0/axififo/tuser_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 489

Cell Usage :
# BELS                             : 65344
#      GND                         : 83
#      INV                         : 794
#      LUT1                        : 3380
#      LUT2                        : 5283
#      LUT3                        : 12029
#      LUT4                        : 6100
#      LUT5                        : 5458
#      LUT6                        : 17500
#      LUT6_2                      : 80
#      MULT_AND                    : 48
#      MUXCY                       : 6209
#      MUXCY_L                     : 258
#      MUXF5                       : 4
#      MUXF7                       : 1638
#      MUXF8                       : 351
#      VCC                         : 36
#      XORCY                       : 6093
# FlipFlops/Latches                : 66543
#      FD                          : 5197
#      FDC                         : 3210
#      FDCE                        : 3164
#      FDCP                        : 64
#      FDCPE                       : 6
#      FDE                         : 11884
#      FDP                         : 1326
#      FDPE                        : 183
#      FDR                         : 14420
#      FDRE                        : 23415
#      FDRS                        : 1259
#      FDRSE                       : 407
#      FDS                         : 1472
#      FDSE                        : 409
#      LDP_1                       : 1
#      ODDR                        : 126
# RAMS                             : 1082
#      RAM32M                      : 772
#      RAM32X1D                    : 124
#      RAMB18                      : 16
#      RAMB18SDP                   : 158
#      RAMB36_EXP                  : 8
#      RAMB36SDP_EXP               : 4
# Shift Registers                  : 1278
#      SRL16                       : 825
#      SRLC16E                     : 416
#      SRLC32E                     : 37
# Clock Buffers                    : 22
#      BUFG                        : 22
# IO Buffers                       : 484
#      IBUF                        : 168
#      IBUFDS                      : 5
#      IOBUF                       : 35
#      OBUF                        : 156
#      OBUFT                       : 120
# GigabitIOs                       : 12
#      GTX_DUAL                    : 12
# Others                           : 280
#      BUFIO                       : 6
#      FIFO18_36                   : 16
#      FIFO36_72_EXP               : 14
#      FIFO36_EXP                  : 9
#      fifo_delay                  : 1
#      IDELAYCTRL                  : 1
#      IODELAY                     : 114
#      ISERDES_NODELAY             : 108
#      multiplier                  : 7
#      PCIE_INTERNAL_1_1           : 1
#      PLL_ADV                     : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vtx240tff1759-2 


Slice Logic Utilization: 
 Number of Slice Registers:           66475  out of  149760    44%  
 Number of Slice LUTs:                55238  out of  149760    36%  
    Number used as Logic:             50624  out of  149760    33%  
    Number used as Memory:             4614  out of  39360    11%  
       Number used as RAM:             3336
       Number used as SRL:             1278

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  91109
   Number with an unused Flip Flop:   24634  out of  91109    27%  
   Number with an unused LUT:         35871  out of  91109    39%  
   Number of fully used LUT-FF pairs: 30604  out of  91109    33%  
   Number of unique control sets:      4223

IO Utilization: 
 Number of IOs:                         489
 Number of bonded IOBs:                 365  out of    680    53%  
    IOB Flip Flops/Latches:              68

Specific Feature Utilization:
 Number of Block RAM/FIFO:              115  out of    324    35%  
    Number using Block RAM only:         99
    Number using FIFO only:              16
 Number of BUFG/BUFGCTRLs:               22  out of     32    68%  
 Number of GTX_DUALs:                    12  out of     24    50%  
 Number of PLL_ADVs:                      3  out of      6    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                  | Clock buffer(FF name)                                                                   | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                                          | BUFG                                                                                    | 8564  |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                                          | BUFG                                                                                    | 24542 |
nf10_10g_interface_0/nf10_10g_interface_0/txoutclk                                                                                                                            | BUFG                                                                                    | 4264  |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                                                    | BUFG                                                                                    | 458   |
nf10_10g_interface_1/nf10_10g_interface_1/txoutclk                                                                                                                            | BUFG                                                                                    | 4264  |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                                                    | BUFG                                                                                    | 458   |
nf10_10g_interface_2/nf10_10g_interface_2/txoutclk                                                                                                                            | BUFG                                                                                    | 4264  |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                                                    | BUFG                                                                                    | 458   |
nf10_10g_interface_3/nf10_10g_interface_3/txoutclk                                                                                                                            | BUFG                                                                                    | 4264  |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                                                    | BUFG                                                                                    | 458   |
dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/clkout0                                                                                                              | BUFG                                                                                    | 11416 |
dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout                                                                                                        | BUFG                                                                                    | 114   |
dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0>(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset_0_and00001:O)| NONE(*)(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)| 1     |
dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>                                                                                         | BUFG                                                                                    | 18    |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2                                                                                                                          | BUFG                                                                                    | 580   |
clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0                                                                                                                          | BUFG                                                                                    | 4828  |
clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1                                                                                                                          | BUFG                                                                                    | 25    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                                                       | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<0>(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0:Q)                                                                                                                                                    | NONE(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0)                                                                                         | 834   |
dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<0>(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0:Q)                                                                                                                                                        | NONE(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0)                                                                                           | 834   |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<0>(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0:Q)                                                                                                                                                                                    | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0)                                                                                                         | 402   |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<0>(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0:Q)                                                                                                                                                                        | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0)                                                                                                   | 402   |
nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<0>(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0:Q)                                                                                                                                                                                    | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0)                                                                                                         | 402   |
dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/rst_n_inv441_INV_0:O)                                                                                                                                                                                                                            | NONE(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_42)                                                                                                                               | 365   |
nf10_sram_fifo_0/nf10_sram_fifo_0/u_qdrii_infrastructure/rst_tmp(nf10_sram_fifo_0/nf10_sram_fifo_0/u_qdrii_infrastructure/rst_tmp1:O)                                                                                                                                                                                                                                                                            | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_22)                                                                                                                                                         | 297   |
nf10_10g_interface_0/nf10_10g_interface_0/converter_master/axi_resetn_inv(nf10_10g_interface_0/nf10_10g_interface_0/reset1_INV_0:O)                                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_0/nf10_10g_interface_0/rx_queue/err_state_FSM_FFd1)                                                                                                                                                           | 164   |
nf10_10g_interface_1/nf10_10g_interface_1/converter_master/axi_resetn_inv(nf10_10g_interface_1/nf10_10g_interface_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/err_state_FSM_FFd1)                                                                                                                                                           | 164   |
nf10_10g_interface_2/nf10_10g_interface_2/converter_master/axi_resetn_inv(nf10_10g_interface_2/nf10_10g_interface_2/reset1_INV_0:O)                                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/err_state_FSM_FFd1)                                                                                                                                                           | 164   |
nf10_10g_interface_3/nf10_10g_interface_3/converter_master/axi_resetn_inv(nf10_10g_interface_3/nf10_10g_interface_3/reset1_INV_0:O)                                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_3/nf10_10g_interface_3/rx_queue/err_state_FSM_FFd1)                                                                                                                                                           | 164   |
dma_0/S_AXI_BRESP<0>(dma_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                            | NONE(dma_0/dma_0/naas_dma_mod/chn0/rx_mod/ibuf_mod/Mram_dpram)                                                                                                                                                                        | 94    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv(axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0:O)                                                                                                                                                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0)                                                                                                            | 90    |
dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not0000(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not00001_INV_0:O)                                                                                                                                                                                                    | NONE(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                                                                                                                              | 64    |
nf10_sram_fifo_0/m_axis_tstrb<0>(nf10_sram_fifo_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                     | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_RD_INTERFACE/U_QDRII_TOP_RD_ADDR_INTERFACE/U_FIFO36)                                                   | 48    |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                                                                                                                                                                                  | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)                                                                                                             | 34    |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                                                                                                                                                                                  | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)                                                                                                             | 34    |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                                                                                                                                                                                  | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)                                                                                                             | 34    |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                                                                                                                                                                                  | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)                                                                                                             | 34    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                          | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                         | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                          | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                         | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                          | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                         | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                          | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                         | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                          | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                         | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                          | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                         | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                          | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                         | 30    |
nf10_sram_fifo_0/nf10_sram_fifo_0/u_qdrii_infrastructure/locked_inv(nf10_sram_fifo_0/nf10_sram_fifo_0/u_qdrii_infrastructure/locked_inv1_INV_0:O)                                                                                                                                                                                                                                                                | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_0)                                                                                                                                                        | 25    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                   | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                   | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                   | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                   | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                   | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                   | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                       | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                    | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                   | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                      | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                     | 20    |
dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i_not0000(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i_not00001_INV_0:O)                                                                                                                                                                                                                                                                      | NONE(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0)                                                                                                                                                  | 20    |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                                    | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb)                                                                                      | 20    |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                        | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb)                                                                                | 20    |
nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                                    | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb)                                                                                      | 20    |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                                    | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2)                                                                                 | 19    |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                        | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2)                                                                           | 19    |
nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                                    | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2)                                                                                 | 19    |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/mem_usage<0>11(nf10_sram_fifo_0/nf10_sram_fifo_0/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                       | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                                    | 18    |
dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                    | NONE(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0)                                                              | 16    |
dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                    | NONE(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0)                                                              | 16    |
dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                    | NONE(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                 | 16    |
dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                        | NONE(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0)                                                                | 16    |
dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                        | NONE(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0)                                                                | 16    |
dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                        | NONE(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                   | 16    |
microblaze_0_bram_block/microblaze_0_bram_block/pgassign12<0>(microblaze_0_bram_block/microblaze_0_bram_block/XST_GND:G)                                                                                                                                                                                                                                                                                         | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0)                                                                                                                                                                        | 16    |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                                    | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0)                                                                              | 16    |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                                    | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0)                                                                              | 16    |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                        | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0)                                                                        | 16    |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                        | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0)                                                                        | 16    |
nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                                    | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0)                                                                              | 16    |
nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                                    | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0)                                                                              | 16    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)| 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)| 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)| 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)| 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)| 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)| 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1) | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)   | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)| 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)  | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)            | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)            | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)            | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)            | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)            | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)            | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)             | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)               | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)            | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)              | 13    |
dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                    | NONE(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)                                                            | 13    |
dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                        | NONE(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)                                                              | 13    |
dma_0/dma_0/converter_master/MASTER_WIDER.converter/axi_resetn_inv(dma_0/dma_0/converter_slave/SLAVE_WIDER_async_data_fifo_fwft_not00001_INV_0:O)                                                                                                                                                                                                                                                                | NONE(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                    | 12    |
dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk_if/mgmt_wdata<1>(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk_if/XST_GND:G)                                                                                                                                                                                                                                                                                       | NONE(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank)                                                                                                                             | 10    |
dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/rst_pcie(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/rst_pcie:Q)                                                                                                                                                                                                                                                   | NONE(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/reg_enable_ltssm_reset)                                                                                                                                                            | 9     |
dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv1:O)                                                                                                                                                                                                                  | NONE(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/crm_pwr_soft_reset_n_aftersentcpl)                                                                                                                         | 9     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6)                                                                                                            | 9     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)                                                                                                           | 9     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)                                                                                                              | 9     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6)                                                                                                            | 9     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)                                                                                                           | 9     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)                                                                                                              | 9     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6)                                                                                                            | 9     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)                                                                                                           | 9     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)                                                                                                              | 9     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6)                                                                                                            | 9     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)                                                                                                           | 9     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)                                                                                                              | 9     |
nf10_10g_interface_0/m_axis_tuser<16>(nf10_10g_interface_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_0/nf10_10g_interface_0/rx_queue/rx_fifo)                                                                                                                                                                      | 8     |
nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                                                                                                                                                                                        | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                                                                                                                                  | 8     |
nf10_10g_interface_1/m_axis_tuser<18>(nf10_10g_interface_1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo)                                                                                                                                                                      | 8     |
nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                                                                                                                                                                                        | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                                                                                                                                  | 8     |
nf10_10g_interface_2/m_axis_tuser<20>(nf10_10g_interface_2/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo)                                                                                                                                                                      | 8     |
nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                                                                                                                                                                                        | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                                                                                                                                  | 8     |
nf10_10g_interface_3/m_axis_tuser<22>(nf10_10g_interface_3/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_3/nf10_10g_interface_3/rx_queue/rx_fifo)                                                                                                                                                                      | 8     |
nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                                                                                                                                                                                        | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                                                                                                                                  | 8     |
nf10_sram_fifo_0/debug_mem_controller_dout_addr<0>(nf10_sram_fifo_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                   | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/BL4_INST.RD_INIT_FF3)                                                                                                      | 6     |
nf10_sram_fifo_0/nf10_sram_fifo_0/u_qdrii_infrastructure/rst180_sync_r<24>(nf10_sram_fifo_0/nf10_sram_fifo_0/u_qdrii_infrastructure/rst180_sync_r_24:Q)                                                                                                                                                                                                                                                          | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/BL4_INST.RD_INIT_FF3)                                                                                                      | 6     |
dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/pipe_reset_l0(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/pcie_ep:PIPERESETL0)                                                                                                                                                                                                                                                                                   | NONE(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/delayed_elec_idle_reset)                                                                                                                                    | 4     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                                                                                                                                                                                     | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                                                                                                                             | 4     |
nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                                                                                                                            | 4     |
nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                                                                                                                            | 4     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                                                                                                                                                                                     | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                                                                                                                             | 4     |
nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                                                                                                                            | 4     |
nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                                                                                                                            | 4     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                                                                                                                                                                                     | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                                                                                                                             | 4     |
nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                                                                                                                            | 4     |
nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                                                                                                                            | 4     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                                                                                                                                                                                     | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                                                                                                                             | 4     |
nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                                                                                                                            | 4     |
nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                                                                                                                            | 4     |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                                                                                                                                 | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i)                                                                                     | 4     |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                                                                                                                     | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i)                                                                               | 4     |
nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                                                                                                                                 | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i)                                                                                     | 4     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                          | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                          | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                          | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                          | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                          | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                          | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                           | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                             | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                          | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                            | 3     |
dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                      | NONE(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                    | 3     |
dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                                                                                                 | NONE(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i)                                                                   | 3     |
dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                          | NONE(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                      | 3     |
dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                                                                                                     | NONE(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i)                                                                     | 3     |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                                      | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                    | 3     |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                          | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                              | 3     |
nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                                      | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                    | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)       | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                          | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)       | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                          | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)       | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                          | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)       | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                          | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)       | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                          | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)       | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                          | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)              | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)       | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)           | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                          | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)             | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                            | 2     |
dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                      | NONE(dma_0/dma_0/converter_master/MASTER_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                    | 2     |
dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                          | NONE(dma_0/dma_0/converter_slave/SLAVE_WIDER.async_data_fifo_fwft/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                      | 2     |
dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tx_sync_reset(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tx_sync_reset1:O)                                                                                                                                                                                                                                        | NONE(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/reset_usrclk_r_0)                                                                                                                            | 2     |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                                      | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                    | 2     |
nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                          | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/tuser_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                              | 2     |
nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                                      | NONE(nf10_sram_fifo_0/nf10_sram_fifo_0/fifoaxi/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                    | 2     |
dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and0000(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and00001:O)                                                                                                                                                                                                                              | NONE(dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)                                                                                                                                                 | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.121ns (Maximum Frequency: 123.143MHz)
   Minimum input arrival time before clock: 3.442ns
   Maximum output required time after clock: 3.596ns
   Maximum combinational path delay: 1.196ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 8.121ns (frequency: 123.143MHz)
  Total number of paths / destination ports: 428572 / 18814
-------------------------------------------------------------------------
Delay:               8.121ns (Levels of Logic = 13)
  Source:            axi_interconnect_0/axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:       dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: axi_interconnect_0/axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             74   0.396   1.015  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i)
     LUT6:I0->O           21   0.086   0.503  axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_wvalid1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_wvalid)
     LUT2:I1->O           23   0.086   0.699  axi_interconnect_0/gen_sasd.crossbar_sasd_0/mi_wvalid<11>1 (M_AXI_WVALID<11>)
     end scope: 'axi_interconnect_0'
     begin scope: 'axi_emc_0'
     LUT5:I2->O            9   0.086   0.524  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_cmb11 (S_AXI_MEM_AWREADY)
     LUT5:I3->O            1   0.086   0.819  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/wready_cmb1 (S_AXI_MEM_WREADY)
     end scope: 'axi_emc_0'
     begin scope: 'axi_interconnect_0'
     LUT6:I1->O            1   0.086   0.662  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O5 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O4)
     LUT6:I2->O            5   0.086   0.430  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O6 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_wready)
     LUT2:I1->O            3   0.086   0.910  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_wready<1>1 (S_AXI_WREADY<1>)
     end scope: 'axi_interconnect_0'
     begin scope: 'dma_0'
     LUT6:I0->O            1   0.086   0.412  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt_SW1 (N1334)
     LUT5:I4->O            2   0.086   0.416  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt (dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt)
     LUT6:I5->O            2   0.086   0.290  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local_or00001 (dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local_or0000)
     FDRE:CE                   0.185          dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local
    ----------------------------------------
    Total                      8.121ns (1.441ns logic, 6.680ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 4.381ns (frequency: 228.282MHz)
  Total number of paths / destination ports: 566779 / 50662
-------------------------------------------------------------------------
Delay:               4.381ns (Levels of Logic = 7)
  Source:            axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:       nf10_bram_output_queues_0/nf10_bram_output_queues_0/ipif_regs_inst/IP2Bus_Data_0 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to nf10_bram_output_queues_0/nf10_bram_output_queues_0/ipif_regs_inst/IP2Bus_Data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             41   0.396   0.709  U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (empty)
     end scope: 'BU3'
     end scope: 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst'
     LUT3:I0->O          141   0.086   0.725  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_axilite.axilite_conv_inst/read_req1 (M_AXI_ARVALID<8>)
     end scope: 'axi_interconnect_0'
     begin scope: 'nf10_bram_output_queues_0'
     LUT3:I0->O          320   0.086   0.972  nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<2>1 (nf10_bram_output_queues_0/Bus2IP_Addr<2>)
     LUT6:I1->O            1   0.086   0.662  nf10_bram_output_queues_0/ipif_regs_inst/mux1_1111 (nf10_bram_output_queues_0/ipif_regs_inst/mux1_111)
     LUT6:I2->O            1   0.086   0.487  nf10_bram_output_queues_0/ipif_regs_inst/mux1_6 (nf10_bram_output_queues_0/ipif_regs_inst/mux1_6)
     LUT6:I4->O            1   0.086   0.000  nf10_bram_output_queues_0/ipif_regs_inst/Bus2IP_Addr<7> (nf10_bram_output_queues_0/ipif_regs_inst/_varindex0000<10>)
     FDRE:D                   -0.022          nf10_bram_output_queues_0/ipif_regs_inst/IP2Bus_Data_10
    ----------------------------------------
    Total                      4.381ns (0.826ns logic, 3.555ns route)
                                       (18.9% logic, 81.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_0/nf10_10g_interface_0/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 68653 / 8001
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_0/nf10_10g_interface_0/txoutclk rising
  Destination Clock: nf10_10g_interface_0/nf10_10g_interface_0/txoutclk rising

  Data Path: nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.728ns (frequency: 366.508MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.728ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13 (FF)
  Source Clock:      nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N106)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT5:I4->O           14   0.086   0.660  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_1<1>1 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_1_i<1>)
     LUT4:I1->O            1   0.086   0.000  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>111 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
    ----------------------------------------
    Total                      2.728ns (0.740ns logic, 1.988ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_1/nf10_10g_interface_1/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 68653 / 8001
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_1/nf10_10g_interface_1/txoutclk rising
  Destination Clock: nf10_10g_interface_1/nf10_10g_interface_1/txoutclk rising

  Data Path: nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.728ns (frequency: 366.508MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.728ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13 (FF)
  Source Clock:      nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N106)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT5:I4->O           14   0.086   0.660  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_1<1>1 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_1_i<1>)
     LUT4:I1->O            1   0.086   0.000  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>111 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
    ----------------------------------------
    Total                      2.728ns (0.740ns logic, 1.988ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_2/nf10_10g_interface_2/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 68653 / 8001
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_2/nf10_10g_interface_2/txoutclk rising
  Destination Clock: nf10_10g_interface_2/nf10_10g_interface_2/txoutclk rising

  Data Path: nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.728ns (frequency: 366.508MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.728ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13 (FF)
  Source Clock:      nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N106)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT5:I4->O           14   0.086   0.660  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_1<1>1 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_1_i<1>)
     LUT4:I1->O            1   0.086   0.000  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>111 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
    ----------------------------------------
    Total                      2.728ns (0.740ns logic, 1.988ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_3/nf10_10g_interface_3/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 68653 / 8001
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_3/nf10_10g_interface_3/txoutclk rising
  Destination Clock: nf10_10g_interface_3/nf10_10g_interface_3/txoutclk rising

  Data Path: nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.728ns (frequency: 366.508MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.728ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13 (FF)
  Source Clock:      nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N106)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT5:I4->O           14   0.086   0.660  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_1<1>1 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_1_i<1>)
     LUT4:I1->O            1   0.086   0.000  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>111 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13
    ----------------------------------------
    Total                      2.728ns (0.740ns logic, 1.988ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/clkout0'
  Clock period: 3.838ns (frequency: 260.561MHz)
  Total number of paths / destination ports: 172870 / 23790
-------------------------------------------------------------------------
Delay:               3.838ns (Levels of Logic = 5)
  Source:            dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_data_0 (FF)
  Destination:       dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0 (FF)
  Source Clock:      dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/clkout0 rising
  Destination Clock: dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/clkout0 rising

  Data Path: dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_data_0 to dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.910  dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_data_0 (dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/pipe_rx_data<56>)
     LUT6:I0->O            2   0.086   0.666  dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l7_reverse_and000011 (dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/prod_fixes_I/N20)
     LUT6:I2->O            3   0.086   0.496  dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l7_reverse_and00001 (dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l7_reverse)
     LUT4:I2->O            3   0.086   0.421  dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l7_out_or00011_1 (dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l7_out_or00011)
     LUT6:I5->O           28   0.086   0.519  dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_mux0000<0>111 (dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/prod_fixes_I/N14)
     LUT4:I3->O            1   0.086   0.000  dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_mux0000<7>1 (dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_mux0000<7>)
     FD:D                     -0.022          dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0
    ----------------------------------------
    Total                      3.838ns (0.826ns logic, 3.012ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout'
  Clock period: 2.404ns (frequency: 415.947MHz)
  Total number of paths / destination ports: 528 / 215
-------------------------------------------------------------------------
Delay:               2.404ns (Levels of Logic = 2)
  Source:            dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 (FF)
  Destination:       dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5 (FF)
  Source Clock:      dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout rising
  Destination Clock: dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout rising

  Data Path: dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 to dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            3   0.396   0.671  dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 (dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5)
     LUT4:I0->O            1   0.086   0.412  dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_mux0000<1>2_SW0 (N438)
     LUT6:I5->O            1   0.086   0.286  dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_mux0000<1>2 (dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/N10)
     FDSE:S                    0.468          dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5
    ----------------------------------------
    Total                      2.404ns (1.036ns logic, 1.368ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>'
  Clock period: 2.668ns (frequency: 374.770MHz)
  Total number of paths / destination ports: 298 / 34
-------------------------------------------------------------------------
Delay:               2.668ns (Levels of Logic = 3)
  Source:            dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:       dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (FF)
  Source Clock:      dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising
  Destination Clock: dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising

  Data Path: dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.396   0.604  dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>)
     LUT3:I0->O            1   0.086   0.412  dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0 (N798)
     LUT6:I5->O            3   0.086   0.496  dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000 (dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000)
     LUT2:I0->O            8   0.086   0.318  dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011 (dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001)
     FDCE:CE                   0.185          dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    ----------------------------------------
    Total                      2.668ns (0.839ns logic, 1.829ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0'
  Clock period: 3.972ns (frequency: 251.755MHz)
  Total number of paths / destination ports: 55867 / 9620
-------------------------------------------------------------------------
Delay:               3.972ns (Levels of Logic = 7)
  Source:            nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid (FF)
  Destination:       nf10_sram_fifo_0/nf10_sram_fifo_0/sketch_calculate/U0/tab_char_data_28 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0 rising

  Data Path: nf10_sram_fifo_0/nf10_sram_fifo_0/axififo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid to nf10_sram_fifo_0/nf10_sram_fifo_0/sketch_calculate/U0/tab_char_data_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             96   0.396   0.605  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid (valid)
     end scope: 'nf10_sram_fifo_0/axififo/fifo'
     LUT2:I0->O          116   0.086   1.022  nf10_sram_fifo_0/sketch_calculate/_mux0000<68>1 (nf10_sram_fifo_0/sketch_calculate/_mux0000<68>)
     LUT6:I0->O            1   0.086   0.000  nf10_sram_fifo_0/sketch_calculate/U0/U8_Mrom__varindex000082 (nf10_sram_fifo_0/sketch_calculate/U0/U8_Mrom__varindex000082)
     MUXF7:I1->O           1   0.214   0.000  nf10_sram_fifo_0/sketch_calculate/U0/U8_Mrom__varindex00008_f7_0 (nf10_sram_fifo_0/sketch_calculate/U0/U8_Mrom__varindex00008_f71)
     MUXF8:I0->O           1   0.161   0.819  nf10_sram_fifo_0/sketch_calculate/U0/U8_Mrom__varindex00008_f8 (nf10_sram_fifo_0/sketch_calculate/U0/U8/_varindex0000<4>)
     LUT6:I1->O            1   0.086   0.412  nf10_sram_fifo_0/sketch_calculate/U0/Mxor_tab_char_data_xor0000_4_xo<0>69 (nf10_sram_fifo_0/sketch_calculate/U0/Mxor_tab_char_data_xor0000_4_xo<0>69)
     LUT6:I5->O            1   0.086   0.000  nf10_sram_fifo_0/sketch_calculate/U0/Mxor_tab_char_data_xor0000_4_xo<0>72 (nf10_sram_fifo_0/sketch_calculate/U0/tab_char_data_xor0000<4>)
     FDR:D                    -0.022          nf10_sram_fifo_0/sketch_calculate/U0/tab_char_data_4
    ----------------------------------------
    Total                      3.972ns (1.115ns logic, 2.857ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2'
  Clock period: 1.675ns (frequency: 597.051MHz)
  Total number of paths / destination ports: 708 / 582
-------------------------------------------------------------------------
Delay:               1.675ns (Levels of Logic = 1)
  Source:            nf10_sram_fifo_0/nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1 (FF)
  Destination:       nf10_sram_fifo_0/nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_BW_FIFO/U_FIFO36 (UNKNOWN)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising

  Data Path: nf10_sram_fifo_0/nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1 to nf10_sram_fifo_0/nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_BW_FIFO/U_FIFO36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            3   0.396   0.496  nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1 (nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/wr_fifo_rden_1)
     LUT2:I0->O            3   0.086   0.295  nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_FIFO_not00001 (nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_FIFO_not0000)
     FIFO36_EXP:RDEN           0.402          nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_BW_FIFO/U_FIFO36
    ----------------------------------------
    Total                      1.675ns (0.884ns logic, 0.791ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1'
  Clock period: 0.682ns (frequency: 1467.136MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               0.682ns (Levels of Logic = 0)
  Source:            nf10_sram_fifo_0/nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_0 (FF)
  Destination:       nf10_sram_fifo_0/nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1 rising

  Data Path: nf10_sram_fifo_0/nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_0 to nf10_sram_fifo_0/nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.396   0.286  nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_0 (nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r<0>)
     FDP:D                    -0.022          nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_1
    ----------------------------------------
    Total                      0.682ns (0.396ns logic, 0.286ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 39 / 38
-------------------------------------------------------------------------
Offset:              1.481ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       reset_0/reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: RESET to reset_0/reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.290  RESET_IBUF (RESET_IBUF)
     begin scope: 'reset_0'
     INV:I->O              1   0.212   0.286  reset_0/EXT_LPF/exr_d1_or000011_INV_0 (reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                    -0.022          reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      1.481ns (0.906ns logic, 0.575ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.286ns (Levels of Logic = 0)
  Source:            dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED (PAD)
  Destination:       dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Destination Clock: dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising

  Data Path: dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED to dma_0/dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.286  dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i (dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/use_pll_pll_lk_out)
     FDCE:D                   -0.022          dma_0/naas_dma_mod/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    ----------------------------------------
    Total                      0.286ns (0.000ns logic, 0.286ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0'
  Total number of paths / destination ports: 132912 / 816
-------------------------------------------------------------------------
Offset:              3.442ns (Levels of Logic = 36)
  Source:            nf10_sram_fifo_0/nf10_sram_fifo_0/sketch_calculate/U1/X2/M0:p<0> (PAD)
  Destination:       nf10_sram_fifo_0/nf10_sram_fifo_0/sketch_calculate/U1/X2/mul_mod_data_31 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0 rising

  Data Path: nf10_sram_fifo_0/nf10_sram_fifo_0/sketch_calculate/U1/X2/M0:p<0> to nf10_sram_fifo_0/nf10_sram_fifo_0/sketch_calculate/U1/X2/mul_mod_data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    multiplier:p<0>        1   0.000   0.487  nf10_sram_fifo_0/sketch_calculate/U1/X2/M0 (nf10_sram_fifo_0/sketch_calculate/U1/X2/mul_out<0>)
     LUT2:I0->O            1   0.086   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_lut<0> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.305   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<0> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<1> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<2> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<3> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<4> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<5> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<6> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<7> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<8> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<9> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<10> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<11> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<12> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<13> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<14> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<15> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<16> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<17> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<18> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<19> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<20> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<21> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<22> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<23> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<24> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<25> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<26> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<27> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<28> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<29> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_cy<29>)
     XORCY:CI->O           2   0.300   0.416  nf10_sram_fifo_0/sketch_calculate/U1/X2/Madd_mul_mod_out_addsub0000_xor<30> (nf10_sram_fifo_0/sketch_calculate/U1/X2/mul_mod_out<30>)
     LUT1:I0->O            1   0.086   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Msub_mul_mod_data_addsub0000_cy<30>_rt (nf10_sram_fifo_0/sketch_calculate/U1/X2/Msub_mul_mod_data_addsub0000_cy<30>_rt)
     MUXCY:S->O            0   0.305   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/Msub_mul_mod_data_addsub0000_cy<30> (nf10_sram_fifo_0/sketch_calculate/U1/X2/Msub_mul_mod_data_addsub0000_cy<30>)
     XORCY:CI->O           1   0.300   0.412  nf10_sram_fifo_0/sketch_calculate/U1/X2/Msub_mul_mod_data_addsub0000_xor<31> (nf10_sram_fifo_0/sketch_calculate/U1/X2/mul_mod_data_addsub0000<31>)
     LUT3:I2->O            1   0.086   0.000  nf10_sram_fifo_0/sketch_calculate/U1/X2/mul_mod_data_mux0000<31>1 (nf10_sram_fifo_0/sketch_calculate/U1/X2/mul_mod_data_mux0000<31>)
     FDR:D                    -0.022          nf10_sram_fifo_0/sketch_calculate/U1/X2/mul_mod_data_31
    ----------------------------------------
    Total                      3.442ns (2.128ns logic, 1.314ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 101 / 65
-------------------------------------------------------------------------
Offset:              3.596ns (Levels of Logic = 4)
  Source:            axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2 (FF)
  Destination:       PHY_RST_N (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2 to PHY_RST_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             57   0.396   0.398  axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2 (axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe<2>)
     INV:I->O            363   0.212   0.446  axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_RESET_OUT_N1_INV_0 (M_AXI_ARESET_OUT_N<0>)
     end scope: 'axi_interconnect_0'
     begin scope: 'nf10_mdio_0'
     end scope: 'nf10_mdio_0'
     OBUF:I->O                 2.144          PHY_RST_N_OBUF (PHY_RST_N)
    ----------------------------------------
    Total                      3.596ns (2.752ns logic, 0.844ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0'
  Total number of paths / destination ports: 732 / 732
-------------------------------------------------------------------------
Offset:              3.027ns (Levels of Logic = 2)
  Source:            nf10_sram_fifo_0/nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].ODDR_K_CLKB (FF)
  Destination:       qdr_k_n_0 (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0 rising

  Data Path: nf10_sram_fifo_0/nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].ODDR_K_CLKB to qdr_k_n_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.286  nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].ODDR_K_CLKB (nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/clk_outb)
     OBUF:I->O                 2.144          nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].OBUF_K_CLKB (qdr_k_n_0<0>)
     end scope: 'nf10_sram_fifo_0'
    ----------------------------------------
    Total                      3.027ns (2.741ns logic, 0.286ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2'
  Total number of paths / destination ports: 120 / 120
-------------------------------------------------------------------------
Offset:              3.027ns (Levels of Logic = 2)
  Source:            nf10_sram_fifo_0/nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/ODDR_QDR_D (FF)
  Destination:       qdr_d_0<35> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising

  Data Path: nf10_sram_fifo_0/nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/ODDR_QDR_D to qdr_d_0<35>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.286  nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/ODDR_QDR_D (nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/qdr_d_int)
     OBUFT:I->O                2.144          nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/QDR_D_OBUF (qdr_d_0<35>)
     end scope: 'nf10_sram_fifo_0'
    ----------------------------------------
    Total                      3.027ns (2.741ns logic, 0.286ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 451 / 451
-------------------------------------------------------------------------
Delay:               1.196ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst:RST (PAD)

  Data Path: RESET to clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.290  RESET_IBUF (RESET_IBUF)
     begin scope: 'clock_generator_0'
     INV:I->O              0   0.212   0.000  clock_generator_0/PLL0_INST/rsti1_INV_0 (clock_generator_0/PLL0_INST/rsti)
    PLL_ADV:RST                0.000          clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      1.196ns (0.906ns logic, 0.290ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================


Total REAL time to Xst completion: 208.00 secs
Total CPU time to Xst completion: 206.27 secs
 
--> 


Total memory usage is 1507336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   54 (   0 filtered)
Number of infos    :  523 (   0 filtered)

