{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port ddr -pg 1 -lvl 18 -x 6650 -y 2200 -defaultsOSRD
preplace port fixed_io -pg 1 -lvl 18 -x 6650 -y 2260 -defaultsOSRD
preplace port i2s -pg 1 -lvl 18 -x 6650 -y 3010 -defaultsOSRD
preplace port UART_0 -pg 1 -lvl 18 -x 6650 -y 2290 -defaultsOSRD
preplace port spi0_csn_2_o -pg 1 -lvl 18 -x 6650 -y 2740 -defaultsOSRD
preplace port spi0_csn_1_o -pg 1 -lvl 18 -x 6650 -y 2460 -defaultsOSRD
preplace port spi0_csn_0_o -pg 1 -lvl 18 -x 6650 -y 2670 -defaultsOSRD
preplace port spi0_csn_i -pg 1 -lvl 0 -x -880 -y 3180 -defaultsOSRD
preplace port spi0_clk_i -pg 1 -lvl 0 -x -880 -y 3150 -defaultsOSRD
preplace port spi0_clk_o -pg 1 -lvl 18 -x 6650 -y 2370 -defaultsOSRD
preplace port spi0_sdo_i -pg 1 -lvl 0 -x -880 -y 3240 -defaultsOSRD
preplace port spi0_sdo_o -pg 1 -lvl 18 -x 6650 -y 2400 -defaultsOSRD
preplace port spi0_sdi_i -pg 1 -lvl 0 -x -880 -y 3210 -defaultsOSRD
preplace port hdmi_out_clk -pg 1 -lvl 18 -x 6650 -y 2790 -defaultsOSRD
preplace port hdmi_hsync -pg 1 -lvl 18 -x 6650 -y 2820 -defaultsOSRD
preplace port hdmi_vsync -pg 1 -lvl 18 -x 6650 -y 2850 -defaultsOSRD
preplace port hdmi_data_e -pg 1 -lvl 18 -x 6650 -y 2880 -defaultsOSRD
preplace port i2s_mclk -pg 1 -lvl 18 -x 6650 -y 3380 -defaultsOSRD
preplace port iic_mux_scl_t -pg 1 -lvl 18 -x 6650 -y 3640 -defaultsOSRD
preplace port iic_mux_sda_t -pg 1 -lvl 18 -x 6650 -y 3700 -defaultsOSRD
preplace port otg_vbusoc -pg 1 -lvl 0 -x -880 -y 2960 -defaultsOSRD
preplace port spdif -pg 1 -lvl 18 -x 6650 -y 3280 -defaultsOSRD
preplace port rx_clk_in_p -pg 1 -lvl 0 -x -880 -y 1340 -defaultsOSRD
preplace port rx_clk_in_n -pg 1 -lvl 0 -x -880 -y 1310 -defaultsOSRD
preplace port rx_frame_in_p -pg 1 -lvl 0 -x -880 -y 1370 -defaultsOSRD
preplace port rx_frame_in_n -pg 1 -lvl 0 -x -880 -y 1400 -defaultsOSRD
preplace port tx_clk_out_p -pg 1 -lvl 18 -x 6650 -y 1140 -defaultsOSRD
preplace port tx_clk_out_n -pg 1 -lvl 18 -x 6650 -y 1170 -defaultsOSRD
preplace port tx_frame_out_p -pg 1 -lvl 18 -x 6650 -y 1200 -defaultsOSRD
preplace port tx_frame_out_n -pg 1 -lvl 18 -x 6650 -y 1230 -defaultsOSRD
preplace port enable -pg 1 -lvl 18 -x 6650 -y 1320 -defaultsOSRD
preplace port txnrx -pg 1 -lvl 18 -x 6650 -y 1350 -defaultsOSRD
preplace port up_enable -pg 1 -lvl 0 -x -880 -y 1730 -defaultsOSRD
preplace port up_txnrx -pg 1 -lvl 0 -x -880 -y 1760 -defaultsOSRD
preplace port tdd_sync_o -pg 1 -lvl 18 -x 6650 -y 3520 -defaultsOSRD
preplace port tdd_sync_i -pg 1 -lvl 0 -x -880 -y 3720 -defaultsOSRD
preplace port tdd_sync_t -pg 1 -lvl 18 -x 6650 -y 3410 -defaultsOSRD
preplace port net_rxc -pg 1 -lvl 0 -x -880 -y 2590 -defaultsOSRD
preplace port eth_mdc -pg 1 -lvl 18 -x 6650 -y 2530 -defaultsOSRD
preplace port net_txc -pg 1 -lvl 18 -x 6650 -y 2560 -defaultsOSRD
preplace port net_tx_ctl -pg 1 -lvl 18 -x 6650 -y 2590 -defaultsOSRD
preplace port net_rx_ctl -pg 1 -lvl 0 -x -880 -y 2080 -defaultsOSRD
preplace port eth_mdio -pg 1 -lvl 18 -x 6650 -y 2500 -defaultsOSRD
preplace port GPS_PPS -pg 1 -lvl 0 -x -880 -y 2500 -defaultsOSRD
preplace portBus gpio_i -pg 1 -lvl 0 -x -880 -y 3120 -defaultsOSRD
preplace portBus gpio_o -pg 1 -lvl 18 -x 6650 -y 2230 -defaultsOSRD
preplace portBus gpio_t -pg 1 -lvl 18 -x 6650 -y 2340 -defaultsOSRD
preplace portBus hdmi_data -pg 1 -lvl 18 -x 6650 -y 2910 -defaultsOSRD
preplace portBus iic_mux_scl_i -pg 1 -lvl 0 -x -880 -y 3750 -defaultsOSRD
preplace portBus iic_mux_scl_o -pg 1 -lvl 18 -x 6650 -y 3670 -defaultsOSRD
preplace portBus iic_mux_sda_i -pg 1 -lvl 0 -x -880 -y 3780 -defaultsOSRD
preplace portBus iic_mux_sda_o -pg 1 -lvl 18 -x 6650 -y 3730 -defaultsOSRD
preplace portBus rx_data_in_p -pg 1 -lvl 0 -x -880 -y 1460 -defaultsOSRD
preplace portBus rx_data_in_n -pg 1 -lvl 0 -x -880 -y 1430 -defaultsOSRD
preplace portBus tx_data_out_p -pg 1 -lvl 18 -x 6650 -y 1260 -defaultsOSRD
preplace portBus tx_data_out_n -pg 1 -lvl 18 -x 6650 -y 1290 -defaultsOSRD
preplace portBus net_txd -pg 1 -lvl 18 -x 6650 -y 2620 -defaultsOSRD
preplace portBus net_rxd -pg 1 -lvl 0 -x -880 -y 2640 -defaultsOSRD
preplace portBus GPS_nRESET -pg 1 -lvl 18 -x 6650 -y 520 -defaultsOSRD
preplace inst sys_ps7 -pg 1 -lvl 15 -x 5330 -y 2470 -defaultsOSRD
preplace inst axi_iic_main -pg 1 -lvl 15 -x 5330 -y 3570 -defaultsOSRD
preplace inst sys_i2c_mixer -pg 1 -lvl 17 -x 6380 -y 3740 -defaultsOSRD
preplace inst sys_concat_intc -pg 1 -lvl 14 -x 4860 -y 1020 -defaultsOSRD
preplace inst sys_rstgen -pg 1 -lvl 3 -x -80 -y 3060 -defaultsOSRD
preplace inst sys_200m_rstgen -pg 1 -lvl 15 -x 5330 -y 3380 -defaultsOSRD
preplace inst sys_logic_inv -pg 1 -lvl 1 -x -680 -y 2960 -defaultsOSRD
preplace inst axi_hdmi_clkgen -pg 1 -lvl 13 -x 4140 -y 2840 -defaultsOSRD
preplace inst axi_hdmi_core -pg 1 -lvl 17 -x 6380 -y 2900 -defaultsOSRD
preplace inst axi_hdmi_dma -pg 1 -lvl 13 -x 4140 -y 2610 -defaultsOSRD
preplace inst sys_audio_clkgen -pg 1 -lvl 15 -x 5330 -y 3720 -defaultsOSRD
preplace inst axi_spdif_tx_core -pg 1 -lvl 17 -x 6380 -y 3310 -defaultsOSRD
preplace inst axi_i2s_adi -pg 1 -lvl 14 -x 4860 -y 2990 -defaultsOSRD
preplace inst axi_sysid_0 -pg 1 -lvl 13 -x 4140 -y 3030 -defaultsOSRD
preplace inst rom_sys_0 -pg 1 -lvl 6 -x 1270 -y 3150 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 13 -x 4140 -y 1110 -defaultsOSRD
preplace inst axi_cpu_interconnect -pg 1 -lvl 6 -x 1270 -y 2740 -defaultsOSRD
preplace inst axi_hp0_interconnect -pg 1 -lvl 14 -x 4860 -y 2600 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 13 -x 4140 -y 1570 -defaultsOSRD
preplace inst util_ad9361_tdd_sync -pg 1 -lvl 17 -x 6380 -y 3560 -defaultsOSRD
preplace inst util_ad9361_divclk_sel_concat -pg 1 -lvl 1 -x -680 -y 2000 -defaultsOSRD
preplace inst util_ad9361_divclk_sel -pg 1 -lvl 2 -x -390 -y 2000 -defaultsOSRD
preplace inst util_ad9361_divclk -pg 1 -lvl 3 -x -80 -y 1530 -defaultsOSRD
preplace inst util_ad9361_divclk_reset -pg 1 -lvl 4 -x 260 -y 1560 -defaultsOSRD
preplace inst util_ad9361_adc_fifo -pg 1 -lvl 5 -x 750 -y 250 -defaultsOSRD
preplace inst util_ad9361_adc_pack -pg 1 -lvl 6 -x 1270 -y 250 -defaultsOSRD
preplace inst axi_ad9361_adc_dma -pg 1 -lvl 13 -x 4140 -y 2200 -defaultsOSRD
preplace inst axi_ad9361_dac_fifo -pg 1 -lvl 6 -x 1270 -y 690 -defaultsOSRD
preplace inst util_ad9361_dac_upack -pg 1 -lvl 14 -x 4860 -y 650 -defaultsOSRD
preplace inst axi_ad9361_dac_dma -pg 1 -lvl 13 -x 4140 -y 2410 -defaultsOSRD
preplace inst axi_hp1_interconnect -pg 1 -lvl 14 -x 4860 -y 2460 -defaultsOSRD
preplace inst axi_hp2_interconnect -pg 1 -lvl 14 -x 4860 -y 2320 -defaultsOSRD
preplace inst myip_axi4_v1_0_0 -pg 1 -lvl 16 -x 5890 -y 2600 -defaultsOSRD
preplace inst magnitude_approx_0 -pg 1 -lvl 6 -x 1270 -y -210 -defaultsOSRD
preplace inst mavg_fir_0 -pg 1 -lvl 7 -x 1730 -y -220 -defaultsOSRD
preplace inst mode_ac_edge_detector_0 -pg 1 -lvl 8 -x 2090 -y -250 -defaultsOSRD
preplace inst mode_ac_intr_detector_0 -pg 1 -lvl 11 -x 3030 -y -260 -defaultsOSRD
preplace inst package_message_1030_0 -pg 1 -lvl 13 -x 4140 -y -290 -defaultsOSRD
preplace inst pps_drift_0 -pg 1 -lvl 12 -x 3510 -y -70 -defaultsOSRD
preplace inst pps_timestamp_0 -pg 1 -lvl 12 -x 3510 -y -600 -defaultsOSRD
preplace inst pulse_reconstruct_0 -pg 1 -lvl 9 -x 2420 -y -230 -defaultsOSRD
preplace inst pulse_width_checker_0 -pg 1 -lvl 10 -x 2700 -y -250 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -x 1270 -y -450 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 12 -x 3510 -y -260 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 7 -x 1730 -y -540 -defaultsOSRD
preplace inst net_udp_loop_0 -pg 1 -lvl 17 -x 6380 -y 2610 -defaultsOSRD
preplace netloc sys_cpu_clk 1 2 15 -250 2950 NJ 2950 NJ 2950 960 1150 1530 1150 N 1150 N 1150 N 1150 N 1150 3220 1150 3750 3130 4630 2780 5070 2840 5740 2840 6060
preplace netloc sys_200m_clk 1 12 5 3940 3150 NJ 3150 5060 2860 5680 2720 6160
preplace netloc sys_cpu_resetn 1 3 14 90 1660 NJ 1660 970 1160 1540 1160 N 1160 N 1160 N 1160 N 1160 3230 1160 3740 2740 4660 2800 4990 2890 5750 2890 6050
preplace netloc sys_ps7_FCLK_RESET0_N 1 2 14 -250 3310 NJ 3310 NJ 3310 NJ 3310 NJ 3310 N 3310 N 3310 N 3310 N 3310 N 3310 3740 3290 4680J 3230 NJ 3230 5590
preplace netloc sys_ps7_FCLK_RESET1_N 1 14 2 5080 2900 5570
preplace netloc gpio_i_1 1 0 16 -860J 2900 NJ 2900 NJ 2900 NJ 2900 NJ 2900 950J 3280 NJ 3280 1900 3260 N 3260 N 3260 N 3260 N 3260 N 3260 4630J 3270 NJ 3270 5670
preplace netloc sys_ps7_GPIO_O 1 15 3 5740J 2270 6040 2230 NJ
preplace netloc sys_ps7_GPIO_T 1 15 3 5700J 2280 6050 2250 6620J
preplace netloc iic_mux_scl_i_1 1 0 17 NJ 3750 NJ 3750 NJ 3750 NJ 3750 NJ 3750 NJ 3750 NJ 3750 N 3750 N 3750 N 3750 N 3750 N 3750 3760 3790 NJ 3790 NJ 3790 NJ 3790 6150
preplace netloc sys_i2c_mixer_downstream_scl_O 1 17 1 6600J 3670n
preplace netloc sys_i2c_mixer_downstream_scl_T 1 17 1 6580J 3640n
preplace netloc iic_mux_sda_i_1 1 0 17 NJ 3780 NJ 3780 NJ 3780 NJ 3780 NJ 3780 NJ 3780 NJ 3780 N 3780 N 3780 N 3780 N 3780 N 3780 3700 3810 NJ 3810 NJ 3810 NJ 3810 6190
preplace netloc sys_i2c_mixer_downstream_sda_O 1 17 1 6620J 3730n
preplace netloc sys_i2c_mixer_downstream_sda_T 1 17 1 6610J 3700n
preplace netloc sys_logic_inv_Res 1 1 15 NJ 2960 NJ 2960 NJ 2960 NJ 2960 940J 3240 1470J 3190 N 3190 N 3190 N 3190 N 3190 N 3190 N 3190 NJ 3190 NJ 3190 5580
preplace netloc otg_vbusoc_1 1 0 1 NJ 2960
preplace netloc sys_ps7_SPI0_SS2_O 1 15 3 5740J 2480 6110 3020 6580J
preplace netloc sys_ps7_SPI0_SS1_O 1 15 3 5700J 2470 6170 2410 6560J
preplace netloc sys_ps7_SPI0_SS_O 1 15 3 5690J 2460 6110 2400 6610J
preplace netloc spi0_csn_i_1 1 0 16 NJ 3180 NJ 3180 NJ 3180 NJ 3180 NJ 3180 900J 3290 NJ 3290 N 3290 N 3290 N 3290 N 3290 N 3290 3690 3270 4700J 3260 NJ 3260 5640
preplace netloc spi0_clk_i_1 1 0 16 NJ 3150 NJ 3150 -260J 3160 NJ 3160 NJ 3160 930J 3220 1420J 3200 N 3200 N 3200 N 3200 N 3200 N 3200 N 3200 NJ 3200 NJ 3200 5650
preplace netloc sys_ps7_SPI0_SCLK_O 1 15 3 NJ 2370 N 2370 NJ
preplace netloc spi0_sdo_i_1 1 0 16 NJ 3240 NJ 3240 NJ 3240 NJ 3240 NJ 3240 890J 3300 NJ 3300 N 3300 N 3300 N 3300 N 3300 N 3300 3710 3280 4690J 3240 NJ 3240 5660
preplace netloc sys_ps7_SPI0_MOSI_O 1 15 3 NJ 2410 6090 2390 6620J
preplace netloc spi0_sdi_i_1 1 0 16 -860J 3440 NJ 3440 NJ 3440 NJ 3440 NJ 3440 NJ 3440 NJ 3440 N 3440 N 3440 N 3440 N 3440 N 3440 3920 3420 NJ 3420 5030J 3180 5600
preplace netloc axi_hdmi_clkgen_clk_0 1 13 4 N 2840 5000J 2880 NJ 2880 6070
preplace netloc axi_hdmi_core_hdmi_out_clk 1 17 1 6560J 2790n
preplace netloc axi_hdmi_core_hdmi_16_hsync 1 17 1 6570J 2820n
preplace netloc axi_hdmi_core_hdmi_16_vsync 1 17 1 6590J 2850n
preplace netloc axi_hdmi_core_hdmi_16_data_e 1 17 1 6610J 2880n
preplace netloc axi_hdmi_core_hdmi_16_data 1 17 1 6620J 2910n
preplace netloc sys_audio_clkgen_clk_out1 1 13 5 4720 3480 NJ 3480 5690 3430 6190 3430 6570J
preplace netloc axi_spdif_tx_core_spdif_tx_o 1 17 1 6590J 3280n
preplace netloc axi_sysid_0_rom_addr 1 5 9 1100 3430 NJ 3430 N 3430 N 3430 N 3430 N 3430 N 3430 3910 3410 4430
preplace netloc rom_sys_0_rom_data 1 6 7 1540 3050 N 3050 N 3050 N 3050 N 3050 N 3050 N
preplace netloc sys_concat_intc_dout 1 14 1 5060 1020n
preplace netloc axi_hdmi_dma_irq 1 13 1 4620 1170n
preplace netloc axi_iic_main_iic2intc_irpt 1 13 3 4710 3650 NJ 3650 5570
preplace netloc GND_1_dout 1 13 1 4430 870n
preplace netloc axi_ad9361_l_clk 1 2 12 -250 770 NJ 770 460 770 910 1040 N 1040 N 1040 N 1040 N 1040 N 1040 N 1040 3770 2000 4430
preplace netloc rx_clk_in_p_1 1 0 13 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 1470J 1350 N 1350 N 1350 N 1350 N 1350 N 1350 3830
preplace netloc rx_clk_in_n_1 1 0 13 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 N 1310 N 1310 N 1310 N 1310 N 1310 3840
preplace netloc rx_frame_in_p_1 1 0 13 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 N 1370 N 1370 N 1370 N 1370 N 1370 3800
preplace netloc rx_frame_in_n_1 1 0 13 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 N 1400 N 1400 N 1400 N 1400 N 1400 3780
preplace netloc rx_data_in_p_1 1 0 13 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 N 1460 N 1460 N 1460 N 1460 N 1460 3760
preplace netloc rx_data_in_n_1 1 0 13 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 N 1430 N 1430 N 1430 N 1430 N 1430 3780
preplace netloc axi_ad9361_tx_clk_out_p 1 13 5 4690J 1240 4990J 1220 NJ 1220 6030 1140 NJ
preplace netloc axi_ad9361_tx_clk_out_n 1 13 5 NJ 1230 NJ 1230 NJ 1230 6040 1170 NJ
preplace netloc axi_ad9361_tx_frame_out_p 1 13 5 NJ 1250 5010J 1240 NJ 1240 6050 1200 NJ
preplace netloc axi_ad9361_tx_frame_out_n 1 13 5 NJ 1270 5050J 1250 NJ 1250 6060 1230 NJ
preplace netloc axi_ad9361_tx_data_out_p 1 13 5 4580J 1260 NJ 1260 NJ 1260 N 1260 NJ
preplace netloc axi_ad9361_tx_data_out_n 1 13 5 NJ 1310 NJ 1310 NJ 1310 6040 1290 NJ
preplace netloc axi_ad9361_enable 1 13 5 NJ 1330 NJ 1330 NJ 1330 6040 1320 NJ
preplace netloc axi_ad9361_txnrx 1 13 5 NJ 1350 NJ 1350 NJ 1350 N 1350 NJ
preplace netloc up_enable_1 1 0 13 NJ 1730 NJ 1730 NJ 1730 NJ 1730 NJ 1730 NJ 1730 NJ 1730 N 1730 N 1730 N 1730 N 1730 N 1730 3760
preplace netloc up_txnrx_1 1 0 13 NJ 1760 NJ 1760 NJ 1760 NJ 1760 NJ 1760 NJ 1760 NJ 1760 N 1760 N 1760 N 1760 N 1760 N 1760 N
preplace netloc util_ad9361_tdd_sync_sync_out 1 12 6 3930 3490 NJ 3490 NJ 3490 NJ 3490 6040 3650 6560
preplace netloc axi_ad9361_tdd_sync_cntr 1 13 5 NJ 1390 NJ 1390 N 1390 6080 3440 6610J
preplace netloc tdd_sync_i_1 1 0 17 NJ 3720 NJ 3720 NJ 3720 NJ 3720 NJ 3720 NJ 3720 NJ 3720 N 3720 N 3720 N 3720 N 3720 N 3720 3880 3780 NJ 3780 5040J 3800 5660J 3780 6080
preplace netloc axi_ad9361_adc_r1_mode 1 0 14 -840 3230 NJ 3230 NJ 3230 NJ 3230 NJ 3230 NJ 3230 1510J 3210 N 3210 N 3210 N 3210 N 3210 N 3210 N 3210 4420
preplace netloc axi_ad9361_dac_r1_mode 1 0 14 -830 2080 NJ 2080 NJ 2080 NJ 2080 NJ 2080 900J 2060 NJ 2060 N 2060 N 2060 N 2060 N 2060 N 2060 N 2060 4350
preplace netloc util_ad9361_divclk_sel_concat_dout 1 1 1 NJ 2000
preplace netloc util_ad9361_divclk_sel_Res 1 2 1 -250 1540n
preplace netloc util_ad9361_divclk_clk_out 1 3 11 90 430 450 30 1050 -100 1430 -350 1910 -370 2240 -340 2550 -340 2860 -390 3200 -390 3880 640 4330
preplace netloc axi_ad9361_rst 1 4 10 540 710 900 1050 NJ 1050 N 1050 N 1050 N 1050 N 1050 N 1050 N 1050 4330
preplace netloc util_ad9361_divclk_reset_peripheral_aresetn 1 4 5 430 0 1030 -520 1480 -460 N -460 2260
preplace netloc axi_ad9361_adc_enable_i0 1 4 10 470 3380 NJ 3380 NJ 3380 N 3380 N 3380 N 3380 N 3380 N 3380 3860 3360 4550
preplace netloc axi_ad9361_adc_valid_i0 1 4 10 560 3250 NJ 3250 1430J 3220 N 3220 N 3220 N 3220 N 3220 N 3220 N 3220 4480
preplace netloc axi_ad9361_adc_data_i0 1 4 10 490 3340 NJ 3340 NJ 3340 N 3340 N 3340 N 3340 N 3340 N 3340 3810 3320 4520
preplace netloc axi_ad9361_adc_enable_q0 1 4 10 480 3400 NJ 3400 NJ 3400 N 3400 N 3400 N 3400 N 3400 N 3400 3880 3380 4540
preplace netloc axi_ad9361_adc_valid_q0 1 4 10 570 3270 NJ 3270 1560J 3240 N 3240 N 3240 N 3240 N 3240 N 3240 N 3240 4470
preplace netloc axi_ad9361_adc_data_q0 1 4 10 550 3360 NJ 3360 NJ 3360 N 3360 N 3360 N 3360 N 3360 N 3360 3840 3340 4490
preplace netloc axi_ad9361_adc_enable_i1 1 4 10 500 3390 NJ 3390 NJ 3390 N 3390 N 3390 N 3390 N 3390 N 3390 3870 3370 4530
preplace netloc axi_ad9361_adc_valid_i1 1 4 10 600 3260 NJ 3260 1540J 3230 N 3230 N 3230 N 3230 N 3230 N 3230 N 3230 4440
preplace netloc axi_ad9361_adc_data_i1 1 4 10 580 3330 890J 3350 NJ 3350 N 3350 N 3350 N 3350 N 3350 N 3350 3830 3330 4460
preplace netloc axi_ad9361_adc_enable_q1 1 4 10 510 3410 NJ 3410 NJ 3410 N 3410 N 3410 N 3410 N 3410 N 3410 3890 3390 4510
preplace netloc axi_ad9361_adc_valid_q1 1 4 10 520 3420 NJ 3420 NJ 3420 N 3420 N 3420 N 3420 N 3420 N 3420 3900 3400 4500
preplace netloc axi_ad9361_adc_data_q1 1 4 10 590 3370 NJ 3370 NJ 3370 N 3370 N 3370 N 3370 N 3370 N 3370 3850 3350 4450
preplace netloc util_ad9361_adc_fifo_din_ovf 1 5 8 1020 410 NJ 410 N 410 N 410 N 410 N 410 N 410 3920
preplace netloc util_ad9361_divclk_reset_peripheral_reset 1 4 14 440J 20 1100 -110 1420J -360 1900 -380 2250 -330 2540 -330 2850 -420 3210 -450 3940 -450 4690J 460 N 460 N 460 6190 520 N
preplace netloc util_ad9361_adc_fifo_dout_valid_0 1 5 1 1060 -460n
preplace netloc util_ad9361_adc_pack_fifo_wr_overflow 1 4 3 530 10 NJ 10 1420
preplace netloc util_ad9361_adc_fifo_dout_enable_0 1 5 1 1040 150n
preplace netloc util_ad9361_adc_fifo_dout_data_0 1 5 1 910 -230n
preplace netloc util_ad9361_adc_fifo_dout_enable_1 1 5 1 N 210
preplace netloc util_ad9361_adc_fifo_dout_data_1 1 5 1 980 -190n
preplace netloc util_ad9361_adc_fifo_dout_enable_2 1 5 1 960 230n
preplace netloc util_ad9361_adc_fifo_dout_data_2 1 5 1 900 310n
preplace netloc util_ad9361_adc_fifo_dout_enable_3 1 5 1 1010 250n
preplace netloc util_ad9361_adc_fifo_dout_data_3 1 5 1 910 350n
preplace netloc axi_ad9361_dac_enable_i0 1 5 9 1000 2010 NJ 2010 N 2010 N 2010 N 2010 N 2010 N 2010 N 2010 4390
preplace netloc axi_ad9361_dac_valid_i0 1 5 9 1070 1990 NJ 1990 N 1990 N 1990 N 1990 N 1990 N 1990 N 1990 4370
preplace netloc axi_ad9361_dac_fifo_dout_data_0 1 6 7 N 710 N 710 N 710 N 710 N 710 N 710 3870
preplace netloc axi_ad9361_dac_enable_q0 1 5 9 980 2080 NJ 2080 N 2080 N 2080 N 2080 N 2080 N 2080 N 2080 4410
preplace netloc axi_ad9361_dac_valid_q0 1 5 9 990 2090 NJ 2090 N 2090 N 2090 N 2090 N 2090 N 2090 3800 2070 4400
preplace netloc axi_ad9361_dac_fifo_dout_data_1 1 6 7 N 750 N 750 N 750 N 750 N 750 N 750 3860
preplace netloc axi_ad9361_dac_enable_i1 1 5 9 1010 2050 NJ 2050 N 2050 N 2050 N 2050 N 2050 N 2050 N 2050 4380
preplace netloc axi_ad9361_dac_valid_i1 1 5 9 1080 2030 NJ 2030 N 2030 N 2030 N 2030 N 2030 N 2030 N 2030 4360
preplace netloc axi_ad9361_dac_fifo_dout_data_2 1 6 7 N 790 N 790 N 790 N 790 N 790 N 790 3820
preplace netloc axi_ad9361_dac_enable_q1 1 5 9 1100 2020 NJ 2020 N 2020 N 2020 N 2020 N 2020 N 2020 N 2020 4330
preplace netloc axi_ad9361_dac_valid_q1 1 5 9 1090 2040 NJ 2040 N 2040 N 2040 N 2040 N 2040 N 2040 N 2040 4340
preplace netloc axi_ad9361_dac_fifo_dout_data_3 1 6 7 1520 1020 N 1020 N 1020 N 1020 N 1020 N 1020 3810
preplace netloc axi_ad9361_dac_fifo_dout_unf 1 6 7 1510 1030 N 1030 N 1030 N 1030 N 1030 N 1030 3790
preplace netloc axi_ad9361_dac_fifo_din_valid_0 1 6 8 1550J 620 N 620 N 620 N 620 N 620 N 620 N 620 4660
preplace netloc util_ad9361_dac_upack_fifo_rd_underflow 1 5 10 1060 990 1500J 600 N 600 N 600 N 600 N 600 N 600 3820 510 NJ 510 4990
preplace netloc axi_ad9361_dac_fifo_din_enable_0 1 6 8 1560J 610 N 610 N 610 N 610 N 610 N 610 N 610 4680
preplace netloc util_ad9361_dac_upack_fifo_rd_valid 1 5 10 960 1000 1490J 580 N 580 N 580 N 580 N 580 N 580 3710 490 NJ 490 5010
preplace netloc util_ad9361_dac_upack_fifo_rd_data_0 1 5 10 1020 950 1450J 590 N 590 N 590 N 590 N 590 N 590 3740 500 NJ 500 5050
preplace netloc axi_ad9361_dac_fifo_din_enable_1 1 6 8 1430J 630 N 630 N 630 N 630 N 630 N 630 N 630 4670
preplace netloc util_ad9361_dac_upack_fifo_rd_data_1 1 5 10 1030 960 1420J 560 N 560 N 560 N 560 N 560 N 560 3680 470 NJ 470 5070
preplace netloc axi_ad9361_dac_fifo_din_enable_2 1 6 8 1520J 640 N 640 N 640 N 640 N 640 N 640 3740 650 4620
preplace netloc util_ad9361_dac_upack_fifo_rd_data_2 1 5 10 1040 970 1440J 570 N 570 N 570 N 570 N 570 N 570 3690 480 NJ 480 5060
preplace netloc axi_ad9361_dac_fifo_din_enable_3 1 6 8 NJ 650 N 650 N 650 N 650 N 650 N 650 3690 660 4590
preplace netloc util_ad9361_dac_upack_fifo_rd_data_3 1 5 10 1050 980 NJ 980 N 980 N 980 N 980 N 980 N 980 3830 790 NJ 790 4990
preplace netloc axi_ad9361_adc_dma_irq 1 13 1 4570 1130n
preplace netloc axi_ad9361_dac_dma_irq 1 13 1 4590 1110n
preplace netloc sys_ps7_FCLK_CLK2 1 15 2 5690 2710 6170
preplace netloc RGMII_rxc 1 0 17 NJ 2590 NJ 2590 NJ 2590 NJ 2590 NJ 2590 920J 3330 NJ 3330 N 3330 N 3330 N 3330 N 3330 N 3330 3790 3310 4670J 2820 NJ 2820 N 2820 6200
preplace netloc net_udp_loop_0_eth_mdc 1 17 1 6570J 2530n
preplace netloc net_udp_loop_0_net_txc 1 17 1 6580J 2560n
preplace netloc net_udp_loop_0_net_tx_ctl 1 17 1 6590J 2590n
preplace netloc RGMII_rx_ctl 1 0 17 -850J 2070 NJ 2070 NJ 2070 NJ 2070 NJ 2070 NJ 2070 NJ 2070 N 2070 N 2070 N 2070 N 2070 N 2070 3690 3140 NJ 3140 NJ 3140 5730 2730 N
preplace netloc net_udp_loop_0_net_txd 1 17 1 6600 2620n
preplace netloc RGMII_rd 1 0 17 NJ 2640 NJ 2640 NJ 2640 NJ 2640 NJ 2640 910J 3320 NJ 3320 N 3320 N 3320 N 3320 N 3320 N 3320 3770 3300 4650J 2810 NJ 2810 5720 2750 N
preplace netloc Net 1 17 1 6560 2500n
preplace netloc sys_ps7_FCLK_RESET2_N 1 15 2 5710 2740 6190
preplace netloc myip_axi4_v1_0_0_board_ip 1 16 1 6150 2550n
preplace netloc myip_axi4_v1_0_0_pc_ip 1 16 1 6140 2570n
preplace netloc myip_axi4_v1_0_0_board_port 1 16 1 6100 2590n
preplace netloc myip_axi4_v1_0_0_pc_port 1 16 1 6030 2610n
preplace netloc myip_axi4_v1_0_0_board_mac 1 16 1 6120 2590n
preplace netloc myip_axi4_v1_0_0_pc_mac 1 16 1 6130 2630n
preplace netloc magnitude_approx_0_magnitude 1 6 1 1560 -210n
preplace netloc util_ad9361_adc_fifo_dout_valid_1 1 5 1 900 -440n
preplace netloc util_vector_logic_0_Res 1 6 1 1550 -450n
preplace netloc mavg_fir_0_data_valid_out 1 6 2 1560 -340 1890
preplace netloc mavg_fir_0_avg_out 1 7 4 1890 -130 N -130 N -130 2860
preplace netloc mode_ac_edge_detector_0_rise_edge_out 1 8 3 2270 -350 N -350 2840
preplace netloc mode_ac_edge_detector_0_fall_edge_out 1 8 1 2240 -240n
preplace netloc pulse_reconstruct_0_pulse_out 1 9 1 N -230
preplace netloc pulse_width_checker_0_width_validated 1 10 1 2830 -250n
preplace netloc mode_ac_intr_detector_0_msg_data 1 10 3 2880 -400 NJ -400 3900J
preplace netloc mode_ac_intr_detector_0_msg_valid 1 10 2 2870 -560 N
preplace netloc mode_ac_intr_detector_0_p3_seen 1 11 1 3180 -580n
preplace netloc GPS_PPS_1 1 0 12 -860J -10 NJ -10 NJ -10 NJ -10 NJ -10 NJ -10 NJ -10 NJ -10 NJ -10 NJ -10 NJ -10 3170
preplace netloc pps_timestamp_0_event_utc_seconds 1 12 1 3930 -630n
preplace netloc pps_timestamp_0_event_clk_counter 1 12 1 3920 -610n
preplace netloc pps_timestamp_0_event_drift 1 12 1 3890 -590n
preplace netloc pps_timestamp_0_ready 1 12 1 3910 -570n
preplace netloc axi_gpio_0_gpio_io_o 1 12 1 N -250
preplace netloc pps_drift_0_ready 1 12 1 3690 -230n
preplace netloc pps_drift_0_event_utc_seconds 1 12 1 3680 -210n
preplace netloc pps_drift_0_event_drift 1 12 1 3850 -190n
preplace netloc axi_gpio_1_gpio_io_o 1 7 1 1880 -530n
preplace netloc package_message_1030_0_valid_out 1 13 4 NJ -300 NJ -300 NJ -300 6200
preplace netloc package_message_1030_0_packed_message 1 13 4 NJ -280 NJ -280 NJ -280 6180
preplace netloc axi_cpu_interconnect_M10_AXI 1 6 10 N 2820 N 2820 N 2820 N 2820 N 2820 N 2820 3680 2930 4640J 2830 NJ 2830 5700J
preplace netloc sys_ps7_DDR 1 15 3 5690J 2260 6030 2200 NJ
preplace netloc axi_spdif_tx_core_dma_req 1 14 4 5070 790 NJ 790 N 790 6550
preplace netloc axi_cpu_interconnect_M08_AXI 1 6 7 1540 2140 N 2140 N 2140 N 2140 N 2140 N 2140 N
preplace netloc sys_ps7_UART_0 1 15 3 NJ 2310 6070 2290 NJ
preplace netloc axi_ad9361_dac_dma_m_axis 1 13 1 4560 580n
preplace netloc axi_hp2_interconnect_M00_AXI 1 14 1 5050 2320n
preplace netloc sys_ps7_DMA0_ACK 1 15 2 5750 2490 6090
preplace netloc axi_hp1_interconnect_M00_AXI 1 14 1 5040 2450n
preplace netloc axi_iic_main_IIC 1 15 2 N 3550 6030
preplace netloc axi_cpu_interconnect_M02_AXI 1 6 7 N 2660 N 2660 N 2660 N 2660 N 2660 N 2660 3720
preplace netloc axi_cpu_interconnect_M03_AXI 1 6 7 1550 2560 N 2560 N 2560 N 2560 N 2560 N 2560 N
preplace netloc axi_hdmi_dma_m_src_axi 1 13 1 N 2580
preplace netloc axi_ad9361_adc_dma_m_dest_axi 1 13 1 4610 2190n
preplace netloc axi_cpu_interconnect_M05_AXI 1 6 11 1440 3250 N 3250 N 3250 N 3250 N 3250 N 3250 N 3250 NJ 3250 NJ 3250 NJ 3250 N
preplace netloc axi_cpu_interconnect_M00_AXI 1 6 9 1450 3550 N 3550 N 3550 N 3550 N 3550 N 3550 N 3550 NJ 3550 NJ
preplace netloc util_ad9361_adc_pack_packed_fifo_wr 1 6 7 N 240 N 240 N 240 N 240 N 240 N 240 3850
preplace netloc axi_cpu_interconnect_M09_AXI 1 6 7 1560 2360 N 2360 N 2360 N 2360 N 2360 N 2360 N
preplace netloc axi_cpu_interconnect_M07_AXI 1 6 7 1520 1340 N 1340 N 1340 N 1340 N 1340 N 1340 N
preplace netloc sys_ps7_FIXED_IO 1 15 3 NJ 2290 6060 2260 NJ
preplace netloc sys_ps7_DMA2_ACK 1 13 3 4720 810 NJ 810 5610
preplace netloc axi_i2s_adi_i2s 1 14 4 NJ 3010 NJ 3010 N 3010 NJ
preplace netloc sys_ps7_DMA1_ACK 1 13 3 4700 520 NJ 520 5620
preplace netloc axi_hp0_interconnect_M00_AXI 1 14 1 5030 2430n
preplace netloc S00_AXI_1 1 5 11 1060 1010 NJ 1010 N 1010 N 1010 N 1010 N 1010 N 1010 3840 800 NJ 800 NJ 800 5630
preplace netloc axi_i2s_adi_dma_req_tx 1 14 1 5010 2390n
preplace netloc axi_cpu_interconnect_M04_AXI 1 6 11 N 2700 N 2700 N 2700 N 2700 N 2700 N 2700 3730 2730 4580J 2790 5030J 2850 NJ 2850 N
preplace netloc axi_ad9361_dac_dma_m_src_axi 1 13 1 4600 2300n
preplace netloc axi_cpu_interconnect_M06_AXI 1 6 8 NJ 2740 N 2740 N 2740 N 2740 N 2740 N 2740 3700 2750 4570
preplace netloc axi_hdmi_dma_m_axis 1 13 4 4600 2770 5040J 2870 NJ 2870 N
preplace netloc axi_cpu_interconnect_M01_AXI 1 6 7 N 2640 N 2640 N 2640 N 2640 N 2640 N 2640 3710
preplace netloc axi_i2s_adi_dma_req_rx 1 14 1 5020 2410n
preplace netloc axi_cpu_interconnect_M11_AXI 1 6 6 1480 -410 NJ -410 NJ -410 NJ -410 NJ -410 3190J
preplace netloc axi_cpu_interconnect_M12_AXI 1 6 1 1460 -560n
levelinfo -pg 1 -880 -680 -390 -80 260 750 1270 1730 2090 2420 2700 3030 3510 4140 4860 5330 5890 6380 6650
pagesize -pg 1 -db -bbox -sgen -1040 -1560 6820 3830
"
}
{
   "da_axi4_cnt":"3",
   "da_clkrst_cnt":"8"
}
