<stg><name>sigmoid<array,array<ap_fixed<20,10,5,3,0>,1u>,sigmoid_config8></name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:2 %in_data = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %layer7_out

]]></Node>
<StgValue><ssdm name="in_data"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="34" op_0_bw="34" op_1_bw="24" op_2_bw="10">
<![CDATA[
entry_ifconv:3 %shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i24.i10, i24 %in_data, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %in_data, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:6 %icmp_ln90 = icmp_slt  i34 %shl_ln, i34 17179869169

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="24">
<![CDATA[
entry_ifconv:7 %trunc_ln90 = trunc i24 %in_data

]]></Node>
<StgValue><ssdm name="trunc_ln90"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
entry_ifconv:8 %tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln90, i6 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:9 %icmp_ln90_1 = icmp_eq  i14 %tmp_1, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln90_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:5 %sext_ln90 = sext i16 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:10 %add_ln90 = add i17 %sext_ln90, i17 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:11 %select_ln90 = select i1 %icmp_ln90_1, i17 %sext_ln90, i17 %add_ln90

]]></Node>
<StgValue><ssdm name="select_ln90"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:12 %data_round = select i1 %icmp_ln90, i17 %select_ln90, i17 %sext_ln90

]]></Node>
<StgValue><ssdm name="data_round"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:13 %index = add i17 %data_round, i17 512

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="17">
<![CDATA[
entry_ifconv:14 %trunc_ln91 = trunc i17 %index

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:15 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %index, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:16 %tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %index, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:17 %icmp_ln94 = icmp_ne  i7 %tmp_3, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:18 %xor_ln92 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:19 %select_ln92 = select i1 %xor_ln92, i10 1023, i10 0

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %or_ln92 = or i1 %tmp, i1 %icmp_ln94

]]></Node>
<StgValue><ssdm name="or_ln92"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:21 %index_1 = select i1 %or_ln92, i10 %select_ln92, i10 %trunc_ln91

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="10">
<![CDATA[
entry_ifconv:22 %zext_ln96 = zext i10 %index_1

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:23 %sigmoid_table_addr = getelementptr i10 %sigmoid_table, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="sigmoid_table_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10">
<![CDATA[
entry_ifconv:24 %sigmoid_table_load = load i10 %sigmoid_table_addr

]]></Node>
<StgValue><ssdm name="sigmoid_table_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10">
<![CDATA[
entry_ifconv:24 %sigmoid_table_load = load i10 %sigmoid_table_addr

]]></Node>
<StgValue><ssdm name="sigmoid_table_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="10">
<![CDATA[
entry_ifconv:25 %zext_ln99 = zext i10 %sigmoid_table_load

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:26 %write_ln99 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %layer8_out, i32 %zext_ln99

]]></Node>
<StgValue><ssdm name="write_ln99"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %layer7_out, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer8_out, void @empty_9, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:26 %write_ln99 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %layer8_out, i32 %zext_ln99

]]></Node>
<StgValue><ssdm name="write_ln99"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
entry_ifconv:27 %ret_ln101 = ret

]]></Node>
<StgValue><ssdm name="ret_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="layer7_out" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="layer7_out"/></StgValue>
</port>
<port id="39" name="layer8_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="layer8_out"/></StgValue>
</port>
<port id="40" name="sigmoid_table" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="sigmoid_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="42" from="_ssdm_op_Read.ap_fifo.volatile.i24P0A" to="in_data" fromId="41" toId="5">
</dataflow>
<dataflow id="43" from="layer7_out" to="in_data" fromId="38" toId="5">
</dataflow>
<dataflow id="45" from="_ssdm_op_BitConcatenate.i34.i24.i10" to="shl_ln" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="in_data" to="shl_ln" fromId="5" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_47" to="shl_ln" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="tmp_2" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="in_data" to="tmp_2" fromId="5" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_52" to="tmp_2" fromId="52" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_54" to="tmp_2" fromId="54" toId="7">
</dataflow>
<dataflow id="56" from="shl_ln" to="icmp_ln90" fromId="6" toId="8">
</dataflow>
<dataflow id="58" from="StgValue_57" to="icmp_ln90" fromId="57" toId="8">
</dataflow>
<dataflow id="59" from="in_data" to="trunc_ln90" fromId="5" toId="9">
</dataflow>
<dataflow id="61" from="_ssdm_op_BitConcatenate.i14.i8.i6" to="tmp_1" fromId="60" toId="10">
</dataflow>
<dataflow id="62" from="trunc_ln90" to="tmp_1" fromId="9" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_63" to="tmp_1" fromId="63" toId="10">
</dataflow>
<dataflow id="65" from="tmp_1" to="icmp_ln90_1" fromId="10" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_66" to="icmp_ln90_1" fromId="66" toId="11">
</dataflow>
<dataflow id="68" from="tmp_2" to="sext_ln90" fromId="7" toId="12">
</dataflow>
<dataflow id="69" from="sext_ln90" to="add_ln90" fromId="12" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="add_ln90" fromId="70" toId="13">
</dataflow>
<dataflow id="72" from="icmp_ln90_1" to="select_ln90" fromId="11" toId="14">
</dataflow>
<dataflow id="73" from="sext_ln90" to="select_ln90" fromId="12" toId="14">
</dataflow>
<dataflow id="74" from="add_ln90" to="select_ln90" fromId="13" toId="14">
</dataflow>
<dataflow id="75" from="icmp_ln90" to="data_round" fromId="8" toId="15">
</dataflow>
<dataflow id="76" from="select_ln90" to="data_round" fromId="14" toId="15">
</dataflow>
<dataflow id="77" from="sext_ln90" to="data_round" fromId="12" toId="15">
</dataflow>
<dataflow id="78" from="data_round" to="index" fromId="15" toId="16">
</dataflow>
<dataflow id="80" from="StgValue_79" to="index" fromId="79" toId="16">
</dataflow>
<dataflow id="81" from="index" to="trunc_ln91" fromId="16" toId="17">
</dataflow>
<dataflow id="83" from="_ssdm_op_BitSelect.i1.i17.i32" to="tmp" fromId="82" toId="18">
</dataflow>
<dataflow id="84" from="index" to="tmp" fromId="16" toId="18">
</dataflow>
<dataflow id="86" from="StgValue_85" to="tmp" fromId="85" toId="18">
</dataflow>
<dataflow id="88" from="_ssdm_op_PartSelect.i7.i17.i32.i32" to="tmp_3" fromId="87" toId="19">
</dataflow>
<dataflow id="89" from="index" to="tmp_3" fromId="16" toId="19">
</dataflow>
<dataflow id="91" from="StgValue_90" to="tmp_3" fromId="90" toId="19">
</dataflow>
<dataflow id="92" from="StgValue_85" to="tmp_3" fromId="85" toId="19">
</dataflow>
<dataflow id="93" from="tmp_3" to="icmp_ln94" fromId="19" toId="20">
</dataflow>
<dataflow id="95" from="StgValue_94" to="icmp_ln94" fromId="94" toId="20">
</dataflow>
<dataflow id="96" from="tmp" to="xor_ln92" fromId="18" toId="21">
</dataflow>
<dataflow id="98" from="StgValue_97" to="xor_ln92" fromId="97" toId="21">
</dataflow>
<dataflow id="99" from="xor_ln92" to="select_ln92" fromId="21" toId="22">
</dataflow>
<dataflow id="101" from="StgValue_100" to="select_ln92" fromId="100" toId="22">
</dataflow>
<dataflow id="102" from="StgValue_47" to="select_ln92" fromId="47" toId="22">
</dataflow>
<dataflow id="103" from="tmp" to="or_ln92" fromId="18" toId="23">
</dataflow>
<dataflow id="104" from="icmp_ln94" to="or_ln92" fromId="20" toId="23">
</dataflow>
<dataflow id="105" from="or_ln92" to="index_1" fromId="23" toId="24">
</dataflow>
<dataflow id="106" from="select_ln92" to="index_1" fromId="22" toId="24">
</dataflow>
<dataflow id="107" from="trunc_ln91" to="index_1" fromId="17" toId="24">
</dataflow>
<dataflow id="108" from="index_1" to="zext_ln96" fromId="24" toId="25">
</dataflow>
<dataflow id="109" from="sigmoid_table" to="sigmoid_table_addr" fromId="40" toId="26">
</dataflow>
<dataflow id="111" from="StgValue_110" to="sigmoid_table_addr" fromId="110" toId="26">
</dataflow>
<dataflow id="112" from="zext_ln96" to="sigmoid_table_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="113" from="sigmoid_table_addr" to="sigmoid_table_load" fromId="26" toId="27">
</dataflow>
<dataflow id="114" from="sigmoid_table_addr" to="sigmoid_table_load" fromId="26" toId="28">
</dataflow>
<dataflow id="115" from="sigmoid_table_load" to="zext_ln99" fromId="28" toId="29">
</dataflow>
<dataflow id="117" from="_ssdm_op_Write.axis.volatile.i32P128A" to="write_ln99" fromId="116" toId="30">
</dataflow>
<dataflow id="118" from="layer8_out" to="write_ln99" fromId="39" toId="30">
</dataflow>
<dataflow id="119" from="zext_ln99" to="write_ln99" fromId="29" toId="30">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="120" toId="31">
</dataflow>
<dataflow id="122" from="layer7_out" to="specinterface_ln0" fromId="38" toId="31">
</dataflow>
<dataflow id="124" from="empty" to="specinterface_ln0" fromId="123" toId="31">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="31">
</dataflow>
<dataflow id="127" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="31">
</dataflow>
<dataflow id="129" from="empty_1" to="specinterface_ln0" fromId="128" toId="31">
</dataflow>
<dataflow id="130" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="31">
</dataflow>
<dataflow id="131" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="31">
</dataflow>
<dataflow id="132" from="empty_1" to="specinterface_ln0" fromId="128" toId="31">
</dataflow>
<dataflow id="133" from="empty_1" to="specinterface_ln0" fromId="128" toId="31">
</dataflow>
<dataflow id="134" from="empty_1" to="specinterface_ln0" fromId="128" toId="31">
</dataflow>
<dataflow id="135" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="31">
</dataflow>
<dataflow id="136" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="31">
</dataflow>
<dataflow id="137" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="31">
</dataflow>
<dataflow id="138" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="31">
</dataflow>
<dataflow id="139" from="empty_1" to="specinterface_ln0" fromId="128" toId="31">
</dataflow>
<dataflow id="140" from="empty_1" to="specinterface_ln0" fromId="128" toId="31">
</dataflow>
<dataflow id="142" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="31">
</dataflow>
<dataflow id="143" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="31">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="120" toId="32">
</dataflow>
<dataflow id="145" from="layer8_out" to="specinterface_ln0" fromId="39" toId="32">
</dataflow>
<dataflow id="147" from="empty_9" to="specinterface_ln0" fromId="146" toId="32">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="32">
</dataflow>
<dataflow id="150" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="32">
</dataflow>
<dataflow id="152" from="empty_0" to="specinterface_ln0" fromId="151" toId="32">
</dataflow>
<dataflow id="153" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="154" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="155" from="empty_1" to="specinterface_ln0" fromId="128" toId="32">
</dataflow>
<dataflow id="156" from="empty_1" to="specinterface_ln0" fromId="128" toId="32">
</dataflow>
<dataflow id="157" from="empty_1" to="specinterface_ln0" fromId="128" toId="32">
</dataflow>
<dataflow id="158" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="159" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="160" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="161" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="162" from="empty_1" to="specinterface_ln0" fromId="128" toId="32">
</dataflow>
<dataflow id="163" from="empty_1" to="specinterface_ln0" fromId="128" toId="32">
</dataflow>
<dataflow id="164" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="32">
</dataflow>
<dataflow id="165" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="166" from="_ssdm_op_Write.axis.volatile.i32P128A" to="write_ln99" fromId="116" toId="33">
</dataflow>
<dataflow id="167" from="layer8_out" to="write_ln99" fromId="39" toId="33">
</dataflow>
<dataflow id="168" from="zext_ln99" to="write_ln99" fromId="29" toId="33">
</dataflow>
<dataflow id="169" from="icmp_ln90_1" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="170" from="icmp_ln90" to="StgValue_2" fromId="8" toId="2">
</dataflow>
</dataflows>


</stg>
