# Colorlight 5A-75E V6.0/V8.0/V8.2 - Minimal blink test constraints
# Reference: https://github.com/q3k/chubby75/blob/master/5a-75e/hardware_V6.0.md

# Clock from PHY (active when PHY not in reset)
LOCATE COMP "osc25m" SITE "P6";
IOBUF PORT "osc25m" IO_TYPE=LVCMOS33;

# Onboard LED (active low)
LOCATE COMP "led" SITE "T6";
IOBUF PORT "led" IO_TYPE=LVCMOS33;

# PHY reset (directly active high to keep PHY running)
LOCATE COMP "phy_resetn" SITE "R6";
IOBUF PORT "phy_resetn" IO_TYPE=LVCMOS33;
