
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.89

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.11 source latency tmp44005[10]$_SDFF_PP0_/CK ^
  -0.10 target latency tmp44008[28]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: tmp44007$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp44009[31]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    9.51    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.57    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_14_0_clk/A (CLKBUF_X3)
    12   15.20    0.02    0.05    0.11 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
                                         clknet_4_14_0_clk (net)
                  0.02    0.00    0.11 ^ tmp44007$_SDFF_PP0_/CK (DFF_X1)
     1    1.00    0.01    0.08    0.19 v tmp44007$_SDFF_PP0_/Q (DFF_X1)
                                         tmp44007 (net)
                  0.01    0.00    0.19 v _1182_/A2 (AND2_X1)
     1    1.14    0.01    0.03    0.22 v _1182_/ZN (AND2_X1)
                                         _0122_ (net)
                  0.01    0.00    0.22 v tmp44009[31]$_SDFF_PP0_/D (DFF_X2)
                                  0.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    9.51    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.57    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_14_0_clk/A (CLKBUF_X3)
    12   15.20    0.02    0.05    0.11 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
                                         clknet_4_14_0_clk (net)
                  0.02    0.00    0.11 ^ tmp44009[31]$_SDFF_PP0_/CK (DFF_X2)
                          0.00    0.11   clock reconvergence pessimism
                          0.00    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: tmp44005[20]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp44008[30]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    9.51    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.57    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_0_0_clk/A (CLKBUF_X3)
     7   15.57    0.02    0.05    0.11 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
                                         clknet_4_0_0_clk (net)
                  0.02    0.00    0.11 ^ tmp44005[20]$_SDFF_PP0_/CK (DFF_X1)
     1    3.29    0.01    0.10    0.20 ^ tmp44005[20]$_SDFF_PP0_/Q (DFF_X1)
                                         tmp44005[20] (net)
                  0.01    0.00    0.20 ^ _1218_/A (HA_X1)
     1    3.91    0.03    0.06    0.26 ^ _1218_/S (HA_X1)
                                         _0644_ (net)
                  0.03    0.00    0.26 ^ _1219_/B (HA_X1)
     1    1.56    0.02    0.05    0.31 ^ _1219_/S (HA_X1)
                                         _0647_ (net)
                  0.02    0.00    0.31 ^ _0944_/A (CLKBUF_X3)
     6   20.52    0.02    0.05    0.36 ^ _0944_/Z (CLKBUF_X3)
                                         _0268_ (net)
                  0.02    0.00    0.36 ^ _0972_/A2 (NAND2_X1)
     2    7.42    0.02    0.03    0.39 v _0972_/ZN (NAND2_X1)
                                         _0294_ (net)
                  0.02    0.00    0.39 v _0974_/A2 (NOR2_X1)
     1    6.53    0.04    0.06    0.44 ^ _0974_/ZN (NOR2_X1)
                                         _0296_ (net)
                  0.04    0.00    0.44 ^ _0976_/B1 (AOI21_X4)
     7   15.13    0.02    0.03    0.47 v _0976_/ZN (AOI21_X4)
                                         _0298_ (net)
                  0.02    0.00    0.47 v _1055_/B2 (OAI33_X1)
     2    5.65    0.09    0.11    0.58 ^ _1055_/ZN (OAI33_X1)
                                         _0371_ (net)
                  0.09    0.00    0.58 ^ _1085_/B2 (AOI221_X2)
     1    2.29    0.02    0.04    0.62 v _1085_/ZN (AOI221_X2)
                                         _0398_ (net)
                  0.02    0.00    0.62 v _1086_/S (MUX2_X1)
     1    1.94    0.01    0.05    0.67 v _1086_/Z (MUX2_X1)
                                         _0088_ (net)
                  0.01    0.00    0.67 v tmp44008[30]$_SDFF_PP0_/D (DFF_X1)
                                  0.67   data arrival time

                          1.50    1.50   clock clk (rise edge)
                          0.00    1.50   clock source latency
     1    9.51    0.00    0.00    1.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.50 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.57    0.03    0.05    1.55 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.56 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     8   11.56    0.01    0.05    1.60 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.01    0.00    1.60 ^ tmp44008[30]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    1.60   clock reconvergence pessimism
                         -0.04    1.56   library setup time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.89   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tmp44005[20]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp44008[30]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    9.51    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.57    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_0_0_clk/A (CLKBUF_X3)
     7   15.57    0.02    0.05    0.11 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
                                         clknet_4_0_0_clk (net)
                  0.02    0.00    0.11 ^ tmp44005[20]$_SDFF_PP0_/CK (DFF_X1)
     1    3.29    0.01    0.10    0.20 ^ tmp44005[20]$_SDFF_PP0_/Q (DFF_X1)
                                         tmp44005[20] (net)
                  0.01    0.00    0.20 ^ _1218_/A (HA_X1)
     1    3.91    0.03    0.06    0.26 ^ _1218_/S (HA_X1)
                                         _0644_ (net)
                  0.03    0.00    0.26 ^ _1219_/B (HA_X1)
     1    1.56    0.02    0.05    0.31 ^ _1219_/S (HA_X1)
                                         _0647_ (net)
                  0.02    0.00    0.31 ^ _0944_/A (CLKBUF_X3)
     6   20.52    0.02    0.05    0.36 ^ _0944_/Z (CLKBUF_X3)
                                         _0268_ (net)
                  0.02    0.00    0.36 ^ _0972_/A2 (NAND2_X1)
     2    7.42    0.02    0.03    0.39 v _0972_/ZN (NAND2_X1)
                                         _0294_ (net)
                  0.02    0.00    0.39 v _0974_/A2 (NOR2_X1)
     1    6.53    0.04    0.06    0.44 ^ _0974_/ZN (NOR2_X1)
                                         _0296_ (net)
                  0.04    0.00    0.44 ^ _0976_/B1 (AOI21_X4)
     7   15.13    0.02    0.03    0.47 v _0976_/ZN (AOI21_X4)
                                         _0298_ (net)
                  0.02    0.00    0.47 v _1055_/B2 (OAI33_X1)
     2    5.65    0.09    0.11    0.58 ^ _1055_/ZN (OAI33_X1)
                                         _0371_ (net)
                  0.09    0.00    0.58 ^ _1085_/B2 (AOI221_X2)
     1    2.29    0.02    0.04    0.62 v _1085_/ZN (AOI221_X2)
                                         _0398_ (net)
                  0.02    0.00    0.62 v _1086_/S (MUX2_X1)
     1    1.94    0.01    0.05    0.67 v _1086_/Z (MUX2_X1)
                                         _0088_ (net)
                  0.01    0.00    0.67 v tmp44008[30]$_SDFF_PP0_/D (DFF_X1)
                                  0.67   data arrival time

                          1.50    1.50   clock clk (rise edge)
                          0.00    1.50   clock source latency
     1    9.51    0.00    0.00    1.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.50 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.57    0.03    0.05    1.55 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.56 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     8   11.56    0.01    0.05    1.60 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.01    0.00    1.60 ^ tmp44008[30]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    1.60   clock reconvergence pessimism
                         -0.04    1.56   library setup time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.89   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.11187533289194107

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5635

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
5.836309432983398

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5083

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: tmp44005[20]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp44008[30]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ tmp44005[20]$_SDFF_PP0_/CK (DFF_X1)
   0.10    0.20 ^ tmp44005[20]$_SDFF_PP0_/Q (DFF_X1)
   0.06    0.26 ^ _1218_/S (HA_X1)
   0.05    0.31 ^ _1219_/S (HA_X1)
   0.05    0.36 ^ _0944_/Z (CLKBUF_X3)
   0.03    0.39 v _0972_/ZN (NAND2_X1)
   0.06    0.44 ^ _0974_/ZN (NOR2_X1)
   0.03    0.47 v _0976_/ZN (AOI21_X4)
   0.11    0.58 ^ _1055_/ZN (OAI33_X1)
   0.04    0.62 v _1085_/ZN (AOI221_X2)
   0.05    0.67 v _1086_/Z (MUX2_X1)
   0.00    0.67 v tmp44008[30]$_SDFF_PP0_/D (DFF_X1)
           0.67   data arrival time

   1.50    1.50   clock clk (rise edge)
   0.00    1.50   clock source latency
   0.00    1.50 ^ clk (in)
   0.05    1.55 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.60 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.00    1.60 ^ tmp44008[30]$_SDFF_PP0_/CK (DFF_X1)
   0.00    1.60   clock reconvergence pessimism
  -0.04    1.56   library setup time
           1.56   data required time
---------------------------------------------------------
           1.56   data required time
          -0.67   data arrival time
---------------------------------------------------------
           0.89   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tmp44007$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp44009[31]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ tmp44007$_SDFF_PP0_/CK (DFF_X1)
   0.08    0.19 v tmp44007$_SDFF_PP0_/Q (DFF_X1)
   0.03    0.22 v _1182_/ZN (AND2_X1)
   0.00    0.22 v tmp44009[31]$_SDFF_PP0_/D (DFF_X2)
           0.22   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ tmp44009[31]$_SDFF_PP0_/CK (DFF_X2)
   0.00    0.11   clock reconvergence pessimism
   0.00    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.22   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.6714

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.8934

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
133.065237

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.34e-04   2.07e-05   1.07e-05   5.65e-04  43.5%
Combinational          1.60e-04   1.72e-04   2.08e-05   3.52e-04  27.1%
Clock                  1.66e-04   2.17e-04   1.04e-06   3.83e-04  29.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.59e-04   4.09e-04   3.25e-05   1.30e-03 100.0%
                          66.0%      31.5%       2.5%
