name: RCC
description: Reset and clock control
groupName: RCC
registers:
  - name: CR
    displayName: CR
    description: RCC control register
    addressOffset: 0
    size: 32
    resetValue: 8
    resetMask: 4294967295
    fields:
      - name: LSION
        description: LSI oscillator enable in Run/Sleep mode.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: LSI is ON
            value: 1
      - name: LSEON
        description: LSE oscillator enable in Run/Sleep mode.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: LSE is ON
            value: 1
      - name: MSION
        description: MSI oscillator enable in Run/Sleep mode.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSI is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: MSI is ON
            value: 1
      - name: HSION
        description: HSI oscillator enable in Run/Sleep mode.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI is OFF
            value: 0
          - name: B_0x1
            description: HSI is ON (default after reset)
            value: 1
      - name: HSEON
        description: HSE oscillator enable in Run/Sleep mode.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: HSE is ON
            value: 1
      - name: PLL1ON
        description: PLL1 enable in Run/Sleep mode.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1 is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 is ON
            value: 1
      - name: PLL2ON
        description: PLL2 enable in Run/Sleep mode.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2 is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 is ON
            value: 1
      - name: PLL3ON
        description: PLL3 enable in Run/Sleep mode.
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL3 is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 is ON
            value: 1
      - name: PLL4ON
        description: PLL4 enable in Run/Sleep mode.
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL4 is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: PLL4 is ON
            value: 1
  - name: SR
    displayName: SR
    description: RCC status register
    addressOffset: 4
    size: 32
    resetValue: 8
    resetMask: 4294967295
    fields:
      - name: LSIRDY
        description: LSI clock ready flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: LSI is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: LSI is ready
            value: 1
      - name: LSERDY
        description: LSE clock ready flag
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: LSE is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: LSE is ready
            value: 1
      - name: MSIRDY
        description: MSI clock ready flag
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: MSI is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: MSI is ready
            value: 1
      - name: HSIRDY
        description: HSI clock ready flag
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSI is not ready
            value: 0
          - name: B_0x1
            description: HSI is ready (default after reset)
            value: 1
      - name: HSERDY
        description: HSE clock ready flag
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSE is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: HSE is ready
            value: 1
      - name: PLL1RDY
        description: PLL1 clock ready flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: PLL1 unlocked (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 locked
            value: 1
      - name: PLL2RDY
        description: PLL2 clock ready flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: PLL2 unlocked (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 locked
            value: 1
      - name: PLL3RDY
        description: PLL3 clock ready flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: PLL3 unlocked (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 locked
            value: 1
      - name: PLL4RDY
        description: PLL4 clock ready flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: PLL4 unlocked (default after reset)
            value: 0
          - name: B_0x1
            description: PLL4 locked
            value: 1
  - name: STOPCR
    displayName: STOPCR
    description: RCC Stop mode control register
    addressOffset: 8
    size: 32
    resetValue: 8
    resetMask: 4294967295
    fields:
      - name: LSISTOPEN
        description: LSI oscillator enable in Stop mode.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: LSI is ON
            value: 1
      - name: LSESTOPEN
        description: LSE oscillator enable in Stop mode.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: LSE is ON
            value: 1
      - name: MSISTOPEN
        description: MSI oscillator enable in Stop mode.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSI is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: MSI is ON
            value: 1
      - name: HSISTOPEN
        description: HSI oscillator enable in Stop mode.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI is OFF
            value: 0
          - name: B_0x1
            description: HSI is ON (default after reset)
            value: 1
  - name: CFGR1
    displayName: CFGR1
    description: RCC configuration register 1
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: STOPWUCK
        description: System clock selection after a wake up from system Stop.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI selected as wake up clock from system Stop (default after reset)
            value: 0
          - name: B_0x1
            description: CSI selected as wake up clock from system Stop
            value: 1
      - name: CPUSW
        description: CPU clock switch selection
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi_ck selected as system clock (default after reset)
            value: 0
          - name: B_0x1
            description: msi_ck selected as system clock
            value: 1
          - name: B_0x2
            description: hse_ck selected as system clock
            value: 2
          - name: B_0x3
            description: ic1_ck selected as system clock
            value: 3
      - name: CPUSWS
        description: CPU clock switch status
        bitOffset: 20
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: hsi_ck selected as system clock (default after reset)
            value: 0
          - name: B_0x1
            description: msi_ck selected as system clock
            value: 1
          - name: B_0x2
            description: hse_ck selected as system clock
            value: 2
          - name: B_0x3
            description: ic1_ck selected as system clock
            value: 3
      - name: SYSSW
        description: System clock switch selection
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi_ck selected as system clock (default after reset)
            value: 0
          - name: B_0x1
            description: msi_ck selected as system clock
            value: 1
          - name: B_0x2
            description: hse_ck selected as system clock
            value: 2
          - name: B_0x3
            description: ic2_ck selected as system clock
            value: 3
      - name: SYSSWS
        description: System clock switch status
        bitOffset: 28
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: hsi_ck selected as system clock (default after reset)
            value: 0
          - name: B_0x1
            description: msi_ck selected as system clock
            value: 1
          - name: B_0x2
            description: hse_ck selected as system clock
            value: 2
          - name: B_0x3
            description: ic2_ck selected as system clock
            value: 3
  - name: CFGR2
    displayName: CFGR2
    description: RCC configuration register 2
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PPRE1
        description: CPU domain APB1 prescaler
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk1 = sys_bus2_ck (default after reset)
            value: 0
          - name: B_0x1
            description: rcc_pclk1 = sys_bus2_ck / 2
            value: 1
          - name: B_0x2
            description: rcc_pclk1 = sys_bus2_ck / 4
            value: 2
          - name: B_0x3
            description: rcc_pclk1 = sys_bus2_ck / 8
            value: 3
          - name: B_0x4
            description: rcc_pclk1 = sys_bus2_ck / 16
            value: 4
          - name: B_0x5
            description: rcc_pclk1 = sys_bus2_ck / 32
            value: 5
          - name: B_0x6
            description: rcc_pclk1 = sys_bus2_ck / 64
            value: 6
          - name: B_0x7
            description: rcc_pclk1 = sys_bus2_ck / 128
            value: 7
      - name: PPRE2
        description: CPU domain APB2 prescaler
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk2 = sys_bus2_ck (default after reset)
            value: 0
          - name: B_0x1
            description: rcc_pclk2 = sys_bus2_ck / 2
            value: 1
          - name: B_0x2
            description: rcc_pclk1 = sys_bus2_ck / 4
            value: 2
          - name: B_0x3
            description: rcc_pclk1 = sys_bus2_ck / 8
            value: 3
          - name: B_0x4
            description: rcc_pclk1 = sys_bus2_ck / 16
            value: 4
          - name: B_0x5
            description: rcc_pclk1 = sys_bus2_ck / 32
            value: 5
          - name: B_0x6
            description: rcc_pclk1 = sys_bus2_ck / 64
            value: 6
          - name: B_0x7
            description: rcc_pclk1 = sys_bus2_ck / 128
            value: 7
      - name: PPRE4
        description: CPU domain APB4 prescaler
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk4 = sys_bus2_ck (default after reset)
            value: 0
          - name: B_0x1
            description: rcc_pclk4 = sys_bus2_ck / 2
            value: 1
          - name: B_0x2
            description: rcc_pclk1 = sys_bus2_ck / 4
            value: 2
          - name: B_0x3
            description: rcc_pclk1 = sys_bus2_ck / 8
            value: 3
          - name: B_0x4
            description: rcc_pclk1 = sys_bus2_ck / 16
            value: 4
          - name: B_0x5
            description: rcc_pclk1 = sys_bus2_ck / 32
            value: 5
          - name: B_0x6
            description: rcc_pclk1 = sys_bus2_ck / 64
            value: 6
          - name: B_0x7
            description: rcc_pclk1 = sys_bus2_ck / 128
            value: 7
      - name: PPRE5
        description: CPU domain APB5 prescaler
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk5 = sys_bus2_ck (default after reset)
            value: 0
          - name: B_0x1
            description: rcc_pclk5 = sys_bus2_ck / 2
            value: 1
          - name: B_0x2
            description: rcc_pclk1 = sys_bus2_ck / 4
            value: 2
          - name: B_0x3
            description: rcc_pclk1 = sys_bus2_ck / 8
            value: 3
          - name: B_0x4
            description: rcc_pclk1 = sys_bus2_ck / 16
            value: 4
          - name: B_0x5
            description: rcc_pclk1 = sys_bus2_ck / 32
            value: 5
          - name: B_0x6
            description: rcc_pclk1 = sys_bus2_ck / 64
            value: 6
          - name: B_0x7
            description: rcc_pclk1 = sys_bus2_ck / 128
            value: 7
      - name: HPRE
        description: AHB clock prescaler
        bitOffset: 20
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: sys_bus2_ck= sys_bus_ck
            value: 0
          - name: B_0x1
            description: sys_bus2_ck = sys_bus_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: sys_bus2_ck= sys_bus_ck / 4
            value: 2
          - name: B_0x3
            description: sys_bus2_ck = sys_bus_ck / 8
            value: 3
          - name: B_0x4
            description: sys_bus2_ck = sys_bus_ck / 16
            value: 4
          - name: B_0x5
            description: sys_bus2_ck = sys_bus_ck / 32
            value: 5
          - name: B_0x6
            description: sys_bus2_ck = sys_bus_ck / 64
            value: 6
          - name: B_0x7
            description: sys_bus2_ck = sys_bus_ck / 128
            value: 7
      - name: TIMPRE
        description: Timers clocks prescaler selection
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: timg_ck = sys_bus_ck (default after reset)
            value: 0
          - name: B_0x1
            description: timg_ck = sys_bus_ck / 2
            value: 1
          - name: B_0x2
            description: timg_ck = sys_bus_ck / 4
            value: 2
  - name: CKPROTR
    displayName: CKPROTR
    description: RCC clock protection register
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: XSPI3SELS
        description: XSPI3 clock selection current status
        bitOffset: 16
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: hclk5 selected as XSPI3 clock (default after reset)
            value: 0
          - name: B_0x1
            description: per_ck selected as XSPI3 clock
            value: 1
          - name: B_0x2
            description: ic3_ck selected as XSPI3 clock
            value: 2
          - name: B_0x3
            description: ic4_ck selected as XSPI3 clock
            value: 3
      - name: XSPI2SELS
        description: XSPI2 clock selection current status
        bitOffset: 20
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: hclk5 selected as XSPI2 clock (default after reset)
            value: 0
          - name: B_0x1
            description: per_ck selected as XSPI2 clock
            value: 1
          - name: B_0x2
            description: ic3_ck selected as XSPI2 clock
            value: 2
          - name: B_0x3
            description: ic4_ck selected as XSPI2 clock
            value: 3
      - name: XSPI1SELS
        description: XSPI1 clock selection current status
        bitOffset: 24
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: hclk5 selected as XSPI1 clock (default after reset)
            value: 0
          - name: B_0x1
            description: per_ck selected as XSPI1 clock
            value: 1
          - name: B_0x2
            description: ic3_ck selected as XSPI1 clock
            value: 2
          - name: B_0x3
            description: ic4_ck selected as XSPI1 clock
            value: 3
      - name: FMCSELS
        description: FMC clock selection current status
        bitOffset: 28
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: hclk5 selected as FMC clock (default after reset)
            value: 0
          - name: B_0x1
            description: per_ck selected as FMC clock
            value: 1
          - name: B_0x2
            description: ic3_ck selected as FMC clock
            value: 2
          - name: B_0x3
            description: ic4_ck selected as FMC clock
            value: 3
  - name: BDCR
    displayName: BDCR
    description: RCC backup domain protection register
    addressOffset: 44
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: VSWRST
        description: VSW domain software reset.
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VSW domain is not reset (default after reset)
            value: 0
          - name: B_0x1
            description: VSW domain is reset
            value: 1
  - name: HWRSR
    displayName: HWRSR
    description: RCC reset status register for hardware
    addressOffset: 48
    size: 32
    resetValue: 14680064
    resetMask: 4294967295
    fields:
      - name: RMVF
        description: Remove reset flag
        bitOffset: 16
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: clear of the reset flags not activated (default after power-on reset)
            value: 0
          - name: B_0x1
            description: clear the value of the reset flags
            value: 1
      - name: LCKRSTF
        description: CPU lockup reset flag.
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No reset from CPU lockup occurred
            value: 0
          - name: B_0x1
            description: Reset from CPU lockup occurred
            value: 1
      - name: BORRSTF
        description: BOR flag
        bitOffset: 21
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no BOR occurred
            value: 0
          - name: B_0x1
            description: BOR occurred (default after power-on reset)
            value: 1
      - name: PINRSTF
        description: Pin reset flag (NRST)
        bitOffset: 22
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no reset from pin occurred
            value: 0
          - name: B_0x1
            description: Reset from Pin occurred (default after power-on reset)
            value: 1
      - name: PORRSTF
        description: POR/PDR flag.
        bitOffset: 23
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no POR/PDR reset occurred
            value: 0
          - name: B_0x1
            description: POR/PDR reset occurred (default after power-on reset)
            value: 1
      - name: SFTRSTF
        description: Software system reset flag (1)
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no Software System reset occurred (default after power-on reset)
            value: 0
          - name: B_0x1
            description: a Software System reset has been generated by the CPU
            value: 1
      - name: IWDGRSTF
        description: Independent Watchdog reset flag.
        bitOffset: 26
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no Independent Watchdog Reset occurred (default after power-on reset)
            value: 0
          - name: B_0x1
            description: Independent Watchdog Reset occurred
            value: 1
      - name: WWDGRSTF
        description: Window watchdog reset flag
        bitOffset: 28
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no Window Watchdog Reset occurred from WWDG (default after power-on reset)
            value: 0
          - name: B_0x1
            description: Window Watchdog Reset occurred from WWDG
            value: 1
      - name: LPWRRSTF
        description: Illegal Stop or Standby flag.
        bitOffset: 30
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no illegal reset occurred (default after power-on reset)
            value: 0
          - name: B_0x1
            description: illegal Stop or Standby reset occurred
            value: 1
  - name: RSR
    displayName: RSR
    description: RCC reset register
    addressOffset: 52
    size: 32
    resetValue: 14680064
    resetMask: 4294967295
    fields:
      - name: RMVF
        description: Remove reset flag
        bitOffset: 16
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: clear of the reset flags not activated (default after power-on reset)
            value: 0
          - name: B_0x1
            description: clear the value of the reset flags
            value: 1
      - name: LCKRSTF
        description: CPU lockup reset flag.
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No reset from CPU lockup occurred
            value: 0
          - name: B_0x1
            description: Reset from CPU lockup occurred
            value: 1
      - name: BORRSTF
        description: BOR flag
        bitOffset: 21
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no BOR occurred
            value: 0
          - name: B_0x1
            description: BOR occurred (default after power-on reset)
            value: 1
      - name: PINRSTF
        description: Pin reset flag (NRST)
        bitOffset: 22
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no reset from Pin occurred
            value: 0
          - name: B_0x1
            description: Reset from Pin occurred (default after power-on reset)
            value: 1
      - name: PORRSTF
        description: POR/PDR flag.
        bitOffset: 23
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no POR/PDR reset occurred
            value: 0
          - name: B_0x1
            description: POR/PDR reset occurred (default after power-on reset)
            value: 1
      - name: SFTRSTF
        description: Software System reset flag (1)
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no Software System reset occurred (default after power-on reset)
            value: 0
          - name: B_0x1
            description: a Software System reset has been generated by the CPU
            value: 1
      - name: IWDGRSTF
        description: Independent Watchdog reset flag.
        bitOffset: 26
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no Independent Watchdog reset occurred (default after power-on reset)
            value: 0
          - name: B_0x1
            description: Independent Watchdog reset occurred
            value: 1
      - name: WWDGRSTF
        description: Window Watchdog reset flag
        bitOffset: 28
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no Window Watchdog reset occurred from WWDG (default after power-on reset)
            value: 0
          - name: B_0x1
            description: Window Watchdog reset occurred from WWDG
            value: 1
      - name: LPWRRSTF
        description: Illegal Stop or Standby flag.
        bitOffset: 30
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no illegal reset occurred (default after power-on reset)
            value: 0
          - name: B_0x1
            description: illegal Stop or Standby reset occurred
            value: 1
  - name: LSECFGR
    displayName: LSECFGR
    description: RCC LSE configuration register
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSECSSON
        description: LSE clock security system (CSS) enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: clock Security System on the LSE oscillator OFF (default after reset)
            value: 0
          - name: B_0x1
            description: clock Security System on the LSE oscillator ON
            value: 1
      - name: LSECSSRA
        description: LSE clock security system (CSS) re-arm function
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Writing 0 has no effect (default after reset)
            value: 0
          - name: B_0x1
            description: Writing 1 generates a re-arm pulse for the LSECSS function
            value: 1
      - name: LSECSSD
        description: LSE clock security system (CSS) failure detection
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No failure detected on the oscillator (default after reset)
            value: 0
          - name: B_0x1
            description: Failure detected on the oscillator
            value: 1
      - name: LSEBYP
        description: LSE clock bypass
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE oscillator not bypassed (default after reset)
            value: 0
          - name: B_0x1
            description: LSE oscillator bypassed with an external clock
            value: 1
      - name: LSEEXT
        description: LSE clock type in Bypass mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE in analog mode (default after reset)
            value: 0
          - name: B_0x1
            description: LSE in digital mode
            value: 1
      - name: LSEGFON
        description: LSE clock glitch filter enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE clock glitch filter is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LSE clock glitch filter is enabled
            value: 1
      - name: LSEDRV
        description: LSE oscillator driving capability
        bitOffset: 18
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Lowest drive (default after reset)
            value: 0
          - name: B_0x1
            description: Medium low drive
            value: 1
          - name: B_0x2
            description: Medium high drive
            value: 2
          - name: B_0x3
            description: Highest drive
            value: 3
  - name: MSICFGR
    displayName: MSICFGR
    description: RCC MSI configuration register
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MSIFREQSEL
        description: MSI oscillator frequency select
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSI oscillator frequency is 4 MHz (default after backup domain reset)
            value: 0
          - name: B_0x1
            description: MSI oscillator frequency is 16 MHz
            value: 1
      - name: MSITRIM
        description: MSI clock trimming
        bitOffset: 16
        bitWidth: 5
        access: read-write
      - name: MSICAL
        description: MSI clock calibration
        bitOffset: 23
        bitWidth: 8
        access: read-only
  - name: HSICFGR
    displayName: HSICFGR
    description: RCC HSI configuration register
    addressOffset: 72
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HSIDIV
        description: HSI clock divider
        bitOffset: 7
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi_ck = hsi_osc_ck (default after reset)
            value: 0
          - name: B_0x1
            description: hsi_ck = hsi_osc_ck / 2
            value: 1
      - name: HSITRIM
        description: HSI clock trimming
        bitOffset: 16
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x40
            description: bsec_hsi_cal[8:0] - 64
            value: 64
          - name: B_0x41
            description: bsec_hsi_cal[8:0] - 63
            value: 65
          - name: B_0x0
            description: bsec_hsi_cal[8:0] (default after reset)
            value: 0
          - name: B_0x3E
            description: bsec_hsi_cal[8:0] + 62
            value: 62
          - name: B_0x3F
            description: bsec_hsi_cal[8:0] + 63
            value: 63
      - name: HSICAL
        description: HSI clock calibration
        bitOffset: 23
        bitWidth: 9
        access: read-only
  - name: HSIMCR
    displayName: HSIMCR
    description: RCC HSI monitor control register
    addressOffset: 76
    size: 32
    resetValue: 2033569
    resetMask: 4294967295
    fields:
      - name: HSIREF
        description: HSI clock cycle counter reference value.
        bitOffset: 0
        bitWidth: 11
        access: read-write
      - name: HSIDEV
        description: HSI clock count deviation value
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: HSIMONEN
        description: HSI clock period monitor enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Writing '0' disables the HSI clock period monitoring, reading '0' means that the HSI clock period monitoring is disabled
            value: 0
          - name: B_0x1
            description: Writing '1' enables the HSI clock period monitoring, reading '1' means that the HSI clock period monitoring is enabled
            value: 1
  - name: HSIMSR
    displayName: HSIMSR
    description: RCC HSI monitor status register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HSIVAL
        description: HSI clock cycle counter measured value.
        bitOffset: 0
        bitWidth: 11
        access: read-only
  - name: HSECFGR
    displayName: HSECFGR
    description: RCC HSE configuration register
    addressOffset: 84
    size: 32
    resetValue: 2048
    resetMask: 4294967295
    fields:
      - name: HSEDIV2BYP
        description: HSE div2 oscillator clock in Bypass mode
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'HSE: hse_div2_osc_ck =  hse_osc_ck/2 (default after reset)'
            value: 0
          - name: B_0x1
            description: 'HSE: hse_div2_osc_ck =  hse_osc_ck'
            value: 1
      - name: HSECSSON
        description: HSE clock security system (CSS) enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: clock Security System on the HSE oscillator OFF  (default after reset)
            value: 0
          - name: B_0x1
            description: clock Security System on the HSE oscillator ON
            value: 1
      - name: HSECSSRA
        description: HSE clock security system (CSS) re-arm function
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Writing 0 has no effect (default after reset)
            value: 0
          - name: B_0x1
            description: Writing 1 generates a re-arm pulse for the HSECSS function
            value: 1
      - name: HSECSSD
        description: HSE clock security system (CSS) failure detection
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No failure detected on the oscillator (default after reset)
            value: 0
          - name: B_0x1
            description: Failure detected on the oscillator
            value: 1
      - name: HSECSSBYP
        description: HSE clock security system (CSS) bypass enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: clock Security System Bypass of the HSE oscillator is OFF  (default after reset)
            value: 0
          - name: B_0x1
            description: clock Security System Bypass on the HSE oscillator is ON
            value: 1
      - name: HSECSSBPRE
        description: HSE clock security system (CSS) bypass divider
        bitOffset: 11
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI clock is divided by 1
            value: 0
          - name: B_0x1
            description: HSI clock is divided by 2 (default after reset)
            value: 1
          - name: B_0x2
            description: HSI clock is divided by 3
            value: 2
          - name: B_0x3
            description: HSI clock is divided by 4
            value: 3
          - name: B_0xF
            description: HSI clock is divided by 15
            value: 15
      - name: HSEBYP
        description: HSE clock bypass
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE oscillator not bypassed (default after reset)
            value: 0
          - name: B_0x1
            description: HSE oscillator bypassed with an external clock
            value: 1
      - name: HSEEXT
        description: HSE clock type in Bypass mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE in analog mode (default after reset)
            value: 0
          - name: B_0x1
            description: HSE in digital mode
            value: 1
      - name: HSEGFON
        description: HSE clock glitch filter enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE clock glitch filter is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LSE clock glitch filter is enabled
            value: 1
      - name: HSEDRV
        description: HSE oscillator driving capability
        bitOffset: 18
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Lowest drive (default after reset)
            value: 0
          - name: B_0x1
            description: Medium low drive
            value: 1
          - name: B_0x2
            description: Medium high drive
            value: 2
          - name: B_0x3
            description: Highest drive
            value: 3
  - name: PLL1CFGR1
    displayName: PLL1CFGR1
    description: RCC PLL1 configuration register 1
    addressOffset: 128
    size: 32
    resetValue: 136324352
    resetMask: 4294967295
    fields:
      - name: PLL1DIVN
        description: PLL1 Integer part for the VCO multiplication factor
        bitOffset: 8
        bitWidth: 12
        access: read-write
      - name: PLL1DIVM
        description: PLL1 reference input clock divide frequency ratio
        bitOffset: 20
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not applicable when PLL is enabled
            value: 0
          - name: B_0x1
            description: reference clock is divided by 1 (min value)
            value: 1
          - name: B_0x2
            description: reference clock is divided by 2
            value: 2
          - name: B_0x3F
            description: reference clock is divided by 63
            value: 63
      - name: PLL1BYP
        description: PLL1 bypass
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL output is driven by the VCO, via the optional POSTDIV division
            value: 0
          - name: B_0x1
            description: PLL output is bypassed and driven by the PLL reference clock  (default after reset)
            value: 1
      - name: PLL1SEL
        description: PLL1 source selection of the reference clock
        bitOffset: 28
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi_ck selected as reference clock
            value: 0
          - name: B_0x1
            description: msi_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: hse_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: I2S_CKIN selected as reference clock
            value: 3
  - name: PLL1CFGR2
    displayName: PLL1CFGR2
    description: RCC PLL1 configuration register 2
    addressOffset: 132
    size: 32
    resetValue: 8388608
    resetMask: 4294967295
    fields:
      - name: PLL1DIVNFRAC
        description: PLL1 Fractional part of the VCO multiplication factor
        bitOffset: 0
        bitWidth: 24
        access: read-write
  - name: PLL1CFGR3
    displayName: PLL1CFGR3
    description: RCC PLL1 configuration register 3
    addressOffset: 136
    size: 32
    resetValue: 1224736781
    resetMask: 4294967295
    fields:
      - name: PLL1MODSSRST
        description: PLL1 Modulation Spread Spectrum reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The PLL1 modulation Spread Spectrum reset module is released
            value: 0
          - name: B_0x1
            description: The PLL1 modulation Spread Spectrum reset module is asserted (default after reset)
            value: 1
      - name: PLL1DACEN
        description: PLL1 noise canceling DAC enable in fractional mode.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC is not active (default after reset)
            value: 0
          - name: B_0x1
            description: DAC is active
            value: 1
      - name: PLL1MODSSDIS
        description: PLL1 Modulation Spread-Spectrum Disable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Modulation Spread-Spectrum is active (and Fractional Divide inactive)
            value: 0
          - name: B_0x1
            description: Fractional Divide is active (and the Modulation Spread-Spectrum inactive) (default after reset)
            value: 1
      - name: PLL1MODDSEN
        description: PLL1 Modulation Spread-Spectrum (and Fractional Divide) enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Modulation Spread-Spectrum and Fractional Divide are not active
            value: 0
          - name: B_0x1
            description: Modulation Spread-Spectrum and Fractional Divide are active (default after reset)
            value: 1
      - name: PLL1MODSPRDW
        description: PLL1 Modulation Spread-Spectrum Down
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Center-spread modulation selected (default after reset)
            value: 0
          - name: B_0x1
            description: Down-spread modulation selected
            value: 1
      - name: PLL1MODDIV
        description: PLL1 Modulation Division frequency adjustment
        bitOffset: 8
        bitWidth: 4
        access: read-write
      - name: PLL1MODSPR
        description: PLL1 Modulation Spread depth adjustment
        bitOffset: 16
        bitWidth: 5
        access: read-write
      - name: PLL1PDIV2
        description: PLL1 VCO frequency divider level 2
        bitOffset: 24
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not applicable
            value: 0
          - name: B_0x1
            description: VCO output is divided by 1 (minimum value) (default after reset)
            value: 1
          - name: B_0x7
            description: VCO output is divided by 7
            value: 7
      - name: PLL1PDIV1
        description: PLL1 VCO frequency divider level 1
        bitOffset: 27
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not applicable
            value: 0
          - name: B_0x1
            description: VCO output is divided by 1 (minimum value) (default after reset)
            value: 1
          - name: B_0x7
            description: VCO output is divided by 7
            value: 7
      - name: PLL1PDIVEN
        description: PLL1 post divider POSTDIV1, POSTDIV2, and PLL clock output enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: POSTDIV1 and POSTDIV2 are powered down
            value: 0
          - name: B_0x1
            description: POSTDIV1 and POSTDIV2 dividers are active (default after reset)
            value: 1
  - name: PLL2CFGR1
    displayName: PLL2CFGR1
    description: RCC PLL2 configuration register 1
    addressOffset: 144
    size: 32
    resetValue: 134217728
    resetMask: 4294967295
    fields:
      - name: PLL2DIVN
        description: PLL2 Integer part for the VCO multiplication factor
        bitOffset: 8
        bitWidth: 12
        access: read-write
      - name: PLL2DIVM
        description: PLL2 reference input clock divide frequency ratio
        bitOffset: 20
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not applicable when PLL is enabled
            value: 0
          - name: B_0x1
            description: reference clock is divided by 1 (min value)
            value: 1
          - name: B_0x2
            description: reference clock is divided by 2
            value: 2
          - name: B_0x3F
            description: reference clock is divided by 63
            value: 63
      - name: PLL2BYP
        description: PLL2 bypass
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL output is driven by the VCO, via the optional POSTDIV division
            value: 0
          - name: B_0x1
            description: PLL output is bypassed and driven by the PLL reference clock (default after reset)
            value: 1
      - name: PLL2SEL
        description: PLL2 source selection of the reference clock
        bitOffset: 28
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi_ck selected as reference clock
            value: 0
          - name: B_0x1
            description: msi_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: hse_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: I2S_CKIN selected as reference clock
            value: 3
  - name: PLL2CFGR2
    displayName: PLL2CFGR2
    description: RCC PLL2 configuration register 2
    addressOffset: 148
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL2DIVNFRAC
        description: PLL2 Fractional part of the VCO multiplication factor
        bitOffset: 0
        bitWidth: 24
        access: read-write
  - name: PLL2CFGR3
    displayName: PLL2CFGR3
    description: RCC PLL2 configuration register 3
    addressOffset: 152
    size: 32
    resetValue: 1224736773
    resetMask: 4294967295
    fields:
      - name: PLL2MODSSRST
        description: PLL2 Modulation Spread Spectrum reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The PLL2  Modulation Spread Spectrum reset module is released
            value: 0
          - name: B_0x1
            description: The PLL2  Modulation Spread Spectrum reset module is asserted (default after reset)
            value: 1
      - name: PLL2DACEN
        description: PLL2 noise canceling DAC enable in fractional mode.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC is not active (default after reset)
            value: 0
          - name: B_0x1
            description: DAC is active
            value: 1
      - name: PLL2MODSSDIS
        description: PLL2 Modulation Spread-Spectrum Disable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Modulation Spread-Spectrum is active (and Fractional Divide inactive)
            value: 0
          - name: B_0x1
            description: Fractional Divide is active (and the Modulation Spread-Spectrum inactive) (default after reset)
            value: 1
      - name: PLL2MODDSEN
        description: PLL2 Modulation Spread-Spectrum (and Fractional Divide) enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Modulation Spread-Spectrum and Fractional Divide are not active (default after reset)
            value: 0
          - name: B_0x1
            description: Modulation Spread-Spectrum and Fractional Divide are active
            value: 1
      - name: PLL2MODSPRDW
        description: PLL2 Modulation Down Spread
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Center-spread modulation selected (default after reset)
            value: 0
          - name: B_0x1
            description: Down-spread modulation selected
            value: 1
      - name: PLL2MODDIV
        description: PLL2 Modulation Division frequency adjustment
        bitOffset: 8
        bitWidth: 4
        access: read-write
      - name: PLL2MODSPR
        description: PLL2 Modulation Spread depth adjustment
        bitOffset: 16
        bitWidth: 5
        access: read-write
      - name: PLL2PDIV2
        description: PLL2 VCO frequency divider level 2
        bitOffset: 24
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not applicable
            value: 0
          - name: B_0x1
            description: VCO output is divided by 1 (minimum value) (default after reset)
            value: 1
          - name: B_0x7
            description: VCO output is divided by 7
            value: 7
      - name: PLL2PDIV1
        description: PLL2 VCO frequency divider level 1
        bitOffset: 27
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not applicable
            value: 0
          - name: B_0x1
            description: VCO output is divided by 1 (minimum value) (default after reset)
            value: 1
          - name: B_0x7
            description: VCO output is divided by 7
            value: 7
      - name: PLL2PDIVEN
        description: PLL2 post divider POSTDIV1, POSTDIV2, and PLL clock output enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: POSTDIV1 and POSTDIV2 are powered down
            value: 0
          - name: B_0x1
            description: POSTDIV1 and POSTDIV2 dividers are active (default after reset)
            value: 1
  - name: PLL3CFGR1
    displayName: PLL3CFGR1
    description: RCC PLL3 configuration register 1
    addressOffset: 160
    size: 32
    resetValue: 134217728
    resetMask: 4294967295
    fields:
      - name: PLL3DIVN
        description: PLL3 Integer part for the VCO multiplication factor
        bitOffset: 8
        bitWidth: 12
        access: read-write
      - name: PLL3DIVM
        description: PLL3 reference input clock divide frequency ratio
        bitOffset: 20
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not applicable when PLL is enabled
            value: 0
          - name: B_0x1
            description: reference clock is divided by 1 (min value)
            value: 1
          - name: B_0x2
            description: reference clock is divided by 2
            value: 2
          - name: B_0x3F
            description: reference clock is divided by 63
            value: 63
      - name: PLL3BYP
        description: PLL3 bypass
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL output is driven by the VCO, via the optional POSTDIV division
            value: 0
          - name: B_0x1
            description: PLL output is bypassed and driven by the PLL reference clock (default after reset)
            value: 1
      - name: PLL3SEL
        description: PLL3 source selection of the reference clock
        bitOffset: 28
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi_ck selected as reference clock
            value: 0
          - name: B_0x1
            description: msi_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: hse_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: I2S_CKIN selected as reference clock
            value: 3
  - name: PLL3CFGR2
    displayName: PLL3CFGR2
    description: RCC PLL3 configuration register 2
    addressOffset: 164
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL3DIVNFRAC
        description: PLL3 Fractional part of the VCO multiplication factor
        bitOffset: 0
        bitWidth: 24
        access: read-write
  - name: PLL3CFGR3
    displayName: PLL3CFGR3
    description: RCC PLL3 configuration register 3
    addressOffset: 168
    size: 32
    resetValue: 1224736773
    resetMask: 4294967295
    fields:
      - name: PLL3MODSSRST
        description: PLL3 Modulation Spread Spectrum reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The PLL3 modulation Spread Spectrum reset module is released
            value: 0
          - name: B_0x1
            description: The PLL3 modulation Spread Spectrum reset module is asserted (default after reset)
            value: 1
      - name: PLL3DACEN
        description: PLL3 noise canceling DAC enable in fractional mode.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC is not active (default after reset)
            value: 0
          - name: B_0x1
            description: DAC is active
            value: 1
      - name: PLL3MODSSDIS
        description: PLL3 Modulation Spread-Spectrum Disable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Modulation Spread-Spectrum is active (and Fractional Divide inactive)
            value: 0
          - name: B_0x1
            description: Fractional Divide is active (and the Modulation Spread-Spectrum inactive) (default after reset)
            value: 1
      - name: PLL3MODDSEN
        description: PLL3 Modulation Spread-Spectrum (and Fractional Divide) enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Modulation Spread-Spectrum and Fractional Divide are not active (default after reset)
            value: 0
          - name: B_0x1
            description: Modulation Spread-Spectrum and Fractional Divide are active
            value: 1
      - name: PLL3MODSPRDW
        description: PLL3 Modulation Down Spread
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Center-spread modulation selected (default after reset)
            value: 0
          - name: B_0x1
            description: Down-spread modulation selected
            value: 1
      - name: PLL3MODDIV
        description: PLL3 Modulation Division frequency adjustment
        bitOffset: 8
        bitWidth: 4
        access: read-write
      - name: PLL3MODSPR
        description: PLL3 Modulation Spread depth adjustment
        bitOffset: 16
        bitWidth: 5
        access: read-write
      - name: PLL3PDIV2
        description: PLL3 VCO frequency divider level 2
        bitOffset: 24
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not applicable
            value: 0
          - name: B_0x1
            description: VCO output is divided by 1 (minimum value) (default after reset)
            value: 1
          - name: B_0x7
            description: VCO output is divided by 7
            value: 7
      - name: PLL3PDIV1
        description: PLL3 VCO frequency divider level 1
        bitOffset: 27
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not applicable
            value: 0
          - name: B_0x1
            description: VCO output is divided by 1 (minimum value) (default after reset)
            value: 1
          - name: B_0x7
            description: VCO output is divided by 7
            value: 7
      - name: PLL3PDIVEN
        description: PLL3 post divider POSTDIV1, POSTDIV2, and PLL clock output enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: POSTDIV1 and POSTDIV2 are powered down
            value: 0
          - name: B_0x1
            description: POSTDIV1 and POSTDIV2 dividers are active (default after reset)
            value: 1
  - name: PLL4CFGR1
    displayName: PLL4CFGR1
    description: RCC PLL4 configuration register 1
    addressOffset: 176
    size: 32
    resetValue: 134217728
    resetMask: 4294967295
    fields:
      - name: PLL4DIVN
        description: PLL4 Integer part for the VCO multiplication factor
        bitOffset: 8
        bitWidth: 12
        access: read-write
      - name: PLL4DIVM
        description: PLL4 reference input clock divide frequency ratio
        bitOffset: 20
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not applicable when PLL is enabled
            value: 0
          - name: B_0x1
            description: reference clock is divided by 1 (min value)
            value: 1
          - name: B_0x2
            description: reference clock is divided by 2
            value: 2
          - name: B_0x3F
            description: reference clock is divided by 63
            value: 63
      - name: PLL4BYP
        description: PLL4 bypass
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL output is driven by the VCO, via the optional POSTDIV division
            value: 0
          - name: B_0x1
            description: PLL output is bypassed and driven by the PLL reference clock  (default after reset)
            value: 1
      - name: PLL4SEL
        description: PLL4 source selection of the reference clock
        bitOffset: 28
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi_ck selected as reference clock
            value: 0
          - name: B_0x1
            description: msi_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: hse_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: I2S_CKIN selected as reference clock
            value: 3
  - name: PLL4CFGR2
    displayName: PLL4CFGR2
    description: RCC PLL4 configuration register 2
    addressOffset: 180
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL4DIVNFRAC
        description: PLL4 Fractional part of the VCO multiplication factor
        bitOffset: 0
        bitWidth: 24
        access: read-write
  - name: PLL4CFGR3
    displayName: PLL4CFGR3
    description: RCC PLL4 configuration register 3
    addressOffset: 184
    size: 32
    resetValue: 1224736773
    resetMask: 4294967295
    fields:
      - name: PLL4MODSSRST
        description: PLL4 Modulation Spread Spectrum reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The PLL4 modulation Spread Spectrum reset module is released
            value: 0
          - name: B_0x1
            description: The PLL4 modulation Spread Spectrum reset module is asserted (default after reset)
            value: 1
      - name: PLL4DACEN
        description: PLL4 noise canceling DAC enable in fractional mode.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC is not active (default after reset)
            value: 0
          - name: B_0x1
            description: DAC is active
            value: 1
      - name: PLL4MODSSDIS
        description: PLL4 Modulation Spread-Spectrum Disable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Modulation Spread-Spectrum is active (and Fractional Divide inactive)
            value: 0
          - name: B_0x1
            description: Fractional Divide is active (and the Modulation Spread-Spectrum inactive) (default after reset)
            value: 1
      - name: PLL4MODDSEN
        description: PLL4 Modulation Spread-Spectrum (and Fractional Divide) enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Modulation Spread-Spectrum and Fractional Divide are not active (default after reset)
            value: 0
          - name: B_0x1
            description: Modulation Spread-Spectrum and Fractional Divide are active
            value: 1
      - name: PLL4MODSPRDW
        description: PLL4 Modulation Down Spread
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Center-spread modulation selected (default after reset)
            value: 0
          - name: B_0x1
            description: Down-spread modulation selected
            value: 1
      - name: PLL4MODDIV
        description: PLL4 Modulation Division frequency adjustment
        bitOffset: 8
        bitWidth: 4
        access: read-write
      - name: PLL4MODSPR
        description: PLL4 Modulation Spread depth adjustment
        bitOffset: 16
        bitWidth: 5
        access: read-write
      - name: PLL4PDIV2
        description: PLL4 VCO frequency divider level 2
        bitOffset: 24
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not applicable
            value: 0
          - name: B_0x1
            description: VCO output is divided by 1 (minimum value) (default after reset)
            value: 1
          - name: B_0x7
            description: VCO output is divided by 7
            value: 7
      - name: PLL4PDIV1
        description: PLL4 VCO frequency divider level 1
        bitOffset: 27
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not applicable
            value: 0
          - name: B_0x1
            description: VCO output is divided by 1 (minimum value) (default after reset)
            value: 1
          - name: B_0x7
            description: VCO output is divided by 7
            value: 7
      - name: PLL4PDIVEN
        description: PLL4 post divider POSTDIV1, POSTDIV2, and PLL clock output enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: POSTDIV1 and POSTDIV2 are powered down
            value: 0
          - name: B_0x1
            description: POSTDIV1 and POSTDIV2 dividers are active (default after reset)
            value: 1
  - name: IC1CFGR
    displayName: IC1CFGR
    description: RCC IC1 configuration register
    addressOffset: 196
    size: 32
    resetValue: 131072
    resetMask: 4294967295
    fields:
      - name: IC1INT
        description: Divider IC1 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC1 = pllx_ck
            value: 0
          - name: B_0x1
            description: IC1 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC1 = pllx_ck / 3 (default after reset)
            value: 2
          - name: B_0x3
            description: IC1 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC1 = pllx_ck / 256
            value: 255
      - name: IC1SEL
        description: Divider IC1 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC2CFGR
    displayName: IC2CFGR
    description: RCC IC2 configuration register
    addressOffset: 200
    size: 32
    resetValue: 196608
    resetMask: 4294967295
    fields:
      - name: IC2INT
        description: Divider IC2 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC2 = pllx_ck
            value: 0
          - name: B_0x1
            description: IC2 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC2 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC2 = pllx_ck / 4 (default after reset)
            value: 3
          - name: B_0xFF
            description: IC2 = pllx_ck / 256
            value: 255
      - name: IC2SEL
        description: Divider IC2 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC3CFGR
    displayName: IC3CFGR
    description: RCC IC3 configuration register
    addressOffset: 204
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC3INT
        description: Divider IC3 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC3 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC3 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC3 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC3 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC3 = pllx_ck / 256
            value: 255
      - name: IC3SEL
        description: Divider IC3 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC4CFGR
    displayName: IC4CFGR
    description: RCC IC4 configuration register
    addressOffset: 208
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC4INT
        description: Divider IC4 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC4 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC4 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC4 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC4 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC4 = pllx_ck / 256
            value: 255
      - name: IC4SEL
        description: Divider IC4 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC5CFGR
    displayName: IC5CFGR
    description: RCC IC5 configuration register
    addressOffset: 212
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC5INT
        description: Divider IC5 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC5 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC5 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC5 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC5 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC5 = pllx_ck / 256
            value: 255
      - name: IC5SEL
        description: Divider IC5 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC6CFGR
    displayName: IC6CFGR
    description: RCC IC6 configuration register
    addressOffset: 216
    size: 32
    resetValue: 196608
    resetMask: 4294967295
    fields:
      - name: IC6INT
        description: Divider IC6 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC6 = pllx_ck
            value: 0
          - name: B_0x1
            description: IC6 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC6 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC6 = pllx_ck / 4 (default after reset)
            value: 3
          - name: B_0xFF
            description: IC6 = pllx_ck / 256
            value: 255
      - name: IC6SEL
        description: Divider IC6 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC7CFGR
    displayName: IC7CFGR
    description: RCC IC7 configuration register
    addressOffset: 220
    size: 32
    resetValue: 268435456
    resetMask: 4294967295
    fields:
      - name: IC7INT
        description: Divider IC7 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC7 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC7 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC7 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC7 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC7 = pllx_ck / 256
            value: 255
      - name: IC7SEL
        description: Divider IC7 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected
            value: 0
          - name: B_0x1
            description: pll2_ck is selected (default after reset)
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC8CFGR
    displayName: IC8CFGR
    description: RCC IC8 configuration register
    addressOffset: 224
    size: 32
    resetValue: 268435456
    resetMask: 4294967295
    fields:
      - name: IC8INT
        description: Divider IC8 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC8 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC8 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC8 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC8 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC8 = pllx_ck / 256
            value: 255
      - name: IC8SEL
        description: Divider IC8 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected
            value: 0
          - name: B_0x1
            description: pll2_ck is selected (default after reset)
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC9CFGR
    displayName: IC9CFGR
    description: RCC IC9 configuration register
    addressOffset: 228
    size: 32
    resetValue: 268435456
    resetMask: 4294967295
    fields:
      - name: IC9INT
        description: Divider IC9 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC9 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC9 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC9 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC9 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC9 = pllx_ck / 256
            value: 255
      - name: IC9SEL
        description: Divider IC9 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected
            value: 0
          - name: B_0x1
            description: pll2_ck is selected (default after reset)
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC10CFGR
    displayName: IC10CFGR
    description: RCC IC10 configuration register
    addressOffset: 232
    size: 32
    resetValue: 268435456
    resetMask: 4294967295
    fields:
      - name: IC10INT
        description: Divider IC10 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC10 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC10 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC10 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC10 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC10 = pllx_ck / 256
            value: 255
      - name: IC10SEL
        description: Divider IC10 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected
            value: 0
          - name: B_0x1
            description: pll2_ck is selected (default after reset)
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC11CFGR
    displayName: IC11CFGR
    description: RCC IC11 configuration register
    addressOffset: 236
    size: 32
    resetValue: 196608
    resetMask: 4294967295
    fields:
      - name: IC11INT
        description: Divider IC11 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC11 = pllx_ck
            value: 0
          - name: B_0x1
            description: IC11 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC11 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC11 = pllx_ck / 4 (default after reset)
            value: 3
          - name: B_0xFF
            description: IC11 = pllx_ck / 256
            value: 255
      - name: IC11SEL
        description: Divider IC11 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC12CFGR
    displayName: IC12CFGR
    description: RCC IC12 configuration register
    addressOffset: 240
    size: 32
    resetValue: 536870912
    resetMask: 4294967295
    fields:
      - name: IC12INT
        description: Divider IC12 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC12 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC12 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC12 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC12 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC12 = pllx_ck / 256
            value: 255
      - name: IC12SEL
        description: Divider IC12 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC13CFGR
    displayName: IC13CFGR
    description: RCC IC13 configuration register
    addressOffset: 244
    size: 32
    resetValue: 536870912
    resetMask: 4294967295
    fields:
      - name: IC13INT
        description: Divider IC13 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC13 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC13 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC13 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC13 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC13 = pllx_ck / 256
            value: 255
      - name: IC13SEL
        description: Divider IC13 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC14CFGR
    displayName: IC14CFGR
    description: RCC IC14 configuration register
    addressOffset: 248
    size: 32
    resetValue: 536870912
    resetMask: 4294967295
    fields:
      - name: IC14INT
        description: Divider IC14 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC14 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC14 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC14 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC14 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC14 = pllx_ck / 256
            value: 255
      - name: IC14SEL
        description: Divider IC14 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC15CFGR
    displayName: IC15CFGR
    description: RCC IC15 configuration register
    addressOffset: 252
    size: 32
    resetValue: 536870912
    resetMask: 4294967295
    fields:
      - name: IC15INT
        description: Divider IC15 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC15 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC15 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC15 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC15 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC15 = pllx_ck / 256
            value: 255
      - name: IC15SEL
        description: Divider IC15 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC16CFGR
    displayName: IC16CFGR
    description: RCC IC16 configuration register
    addressOffset: 256
    size: 32
    resetValue: 805306368
    resetMask: 4294967295
    fields:
      - name: IC16INT
        description: Divider IC16 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: IC16 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC16 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC16 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC16 = pllx_ck / 256
            value: 255
      - name: IC16SEL
        description: Divider IC16 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC17CFGR
    displayName: IC17CFGR
    description: RCC IC17 configuration register
    addressOffset: 260
    size: 32
    resetValue: 805306368
    resetMask: 4294967295
    fields:
      - name: IC17INT
        description: Divider IC17 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC17 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC17 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC17 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC17 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC17 = pllx_ck / 256
            value: 255
      - name: IC17SEL
        description: Divider IC17 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC18CFGR
    displayName: IC18CFGR
    description: RCC IC18 configuration register
    addressOffset: 264
    size: 32
    resetValue: 805306368
    resetMask: 4294967295
    fields:
      - name: IC18INT
        description: Divider IC18 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC18 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC18 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC18 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC18 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC18 = pllx_ck / 256
            value: 255
      - name: IC18SEL
        description: Divider IC18 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC19CFGR
    displayName: IC19CFGR
    description: RCC IC19 configuration register
    addressOffset: 268
    size: 32
    resetValue: 805306368
    resetMask: 4294967295
    fields:
      - name: IC19INT
        description: Divider IC19 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC19 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC19 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC19 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC19 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC19 = pllx_ck / 256
            value: 255
      - name: IC19SEL
        description: Divider IC19 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: IC20CFGR
    displayName: IC20CFGR
    description: RCC IC20 configuration register
    addressOffset: 272
    size: 32
    resetValue: 805306368
    resetMask: 4294967295
    fields:
      - name: IC20INT
        description: Divider IC20 integer division factor
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC20 = pllx_ck (default after reset)
            value: 0
          - name: B_0x1
            description: IC20 = pllx_ck / 2
            value: 1
          - name: B_0x2
            description: IC20 = pllx_ck / 3
            value: 2
          - name: B_0x3
            description: IC20 = pllx_ck / 4
            value: 3
          - name: B_0xFF
            description: IC20 = pllx_ck / 256
            value: 255
      - name: IC20SEL
        description: Divider IC20 Source Selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_ck is selected
            value: 0
          - name: B_0x1
            description: pll2_ck is selected
            value: 1
          - name: B_0x2
            description: hsi_ck = hsi_osc_ck / 4
            value: 2
          - name: B_0x3
            description: hsi_ck = hsi_osc_ck / 8
            value: 3
  - name: CIER
    displayName: CIER
    description: RCC clock-source interrupt enable register
    addressOffset: 292
    size: 32
    resetValue: 131072
    resetMask: 4294967295
    fields:
      - name: LSIRDYIE
        description: LSI ready interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LSI ready interrupt enabled
            value: 1
      - name: LSERDYIE
        description: LSE ready interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LSE ready interrupt enabled
            value: 1
      - name: MSIRDYIE
        description: MSI ready interrupt enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSI ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: MSI ready interrupt enabled
            value: 1
      - name: HSIRDYIE
        description: HSI ready interrupt enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HSI ready interrupt enabled
            value: 1
      - name: HSERDYIE
        description: HSE ready interrupt enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HSE ready interrupt enabled
            value: 1
      - name: PLL1RDYIE
        description: PLL1 ready interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1 lock interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 lock interrupt enabled
            value: 1
      - name: PLL2RDYIE
        description: PLL2 ready interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2 lock interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 lock interrupt enabled
            value: 1
      - name: PLL3RDYIE
        description: PLL3 ready interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL3 lock interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 lock interrupt enabled
            value: 1
      - name: PLL4RDYIE
        description: PLL4 ready interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL4 lock interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PLL4 lock interrupt enabled
            value: 1
      - name: LSECSSIE
        description: LSE clock security system (CSS) interrupt enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE CSS interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LSE CSS interrupt enabled
            value: 1
      - name: HSECSSIE
        description: HSE clock security system (CSS) interrupt enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE CSS interrupt disabled
            value: 0
          - name: B_0x1
            description: HSE CSS interrupt enabled (default after reset)
            value: 1
      - name: WKUPIE
        description: CPU wakeup from Stop interrupt enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Wakeup interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: Wakeup interrupt enabled
            value: 1
  - name: CIFR
    displayName: CIFR
    description: RCC clock-source interrupt flag register
    addressOffset: 296
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYF
        description: LSI ready interrupt flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the LSI (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the LSI
            value: 1
      - name: LSERDYF
        description: LSE ready interrupt flag
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the LSE (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the LSE
            value: 1
      - name: MSIRDYF
        description: MSI ready interrupt flag
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the MSI (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the MSI
            value: 1
      - name: HSIRDYF
        description: HSI ready interrupt flag
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the HSI (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the HSI
            value: 1
      - name: HSERDYF
        description: HSE ready interrupt flag
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the HSE (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the HSE
            value: 1
      - name: PLL1RDYF
        description: PLL1 ready interrupt flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the PLL1 (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the PLL1
            value: 1
      - name: PLL2RDYF
        description: PLL2 ready interrupt flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the PLL2 (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the PLL2
            value: 1
      - name: PLL3RDYF
        description: PLL3 ready interrupt flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the PLL3 (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the PLL3
            value: 1
      - name: PLL4RDYF
        description: PLL4 ready interrupt flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the PLL4 (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the PLL4
            value: 1
      - name: LSECSSF
        description: LSE ready interrupt flag
        bitOffset: 16
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the LSE (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the LSE
            value: 1
      - name: HSECSSF
        description: HSE ready interrupt flag
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the HSE (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the HSE
            value: 1
      - name: WKUPF
        description: CPU wakeup from Stop interrupt flag
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no wakeup interrupt caused by the PWR (default after reset)
            value: 0
          - name: B_0x1
            description: wakeup interrupt caused by the PWR
            value: 1
  - name: CICR
    displayName: CICR
    description: RCC clock-source interrupt Clear register
    addressOffset: 300
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYC
        description: LSI ready interrupt clear
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: LSIRDYF not modified (default after reset)
            value: 0
          - name: B_0x1
            description: LSIRDYF cleared
            value: 1
      - name: LSERDYC
        description: LSE ready interrupt clear
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: LSERDYF not modified (default after reset)
            value: 0
          - name: B_0x1
            description: LSERDYF cleared
            value: 1
      - name: MSIRDYC
        description: MSI ready interrupt clear
        bitOffset: 2
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: MSIRDYF not modified (default after reset)
            value: 0
          - name: B_0x1
            description: MSIRDYF cleared
            value: 1
      - name: HSIRDYC
        description: HSI ready interrupt clear
        bitOffset: 3
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: HSIRDYF not modified (default after reset)
            value: 0
          - name: B_0x1
            description: HSIRDYF cleared
            value: 1
      - name: HSERDYC
        description: HSE ready interrupt clear
        bitOffset: 4
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: HSERDYF not modified (default after reset)
            value: 0
          - name: B_0x1
            description: HSERDYF cleared
            value: 1
      - name: PLL1RDYC
        description: PLL1 ready interrupt clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: PLL1RDYF not modified (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1RDYF cleared
            value: 1
      - name: PLL2RDYC
        description: PLL2 ready interrupt clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: PLL2RDYF not modified (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2RDYF cleared
            value: 1
      - name: PLL3RDYC
        description: PLL3 ready interrupt clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: PLL3RDYF not modified (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3RDYF cleared
            value: 1
      - name: PLL4RDYC
        description: PLL4 ready interrupt clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: PLL4RDYF not modified (default after reset)
            value: 0
          - name: B_0x1
            description: PLL4RDYF cleared
            value: 1
      - name: LSECSSC
        description: LSE ready interrupt clear
        bitOffset: 16
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: LSECSSF not modified (default after reset)
            value: 0
          - name: B_0x1
            description: LSECSSF cleared
            value: 1
      - name: HSECSSC
        description: HSE ready interrupt clear
        bitOffset: 17
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: HSECSSF not modified (default after reset)
            value: 0
          - name: B_0x1
            description: HSECSSF cleared
            value: 1
      - name: WKUPFC
        description: CPU Wakeup ready interrupt clear
        bitOffset: 24
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: WKUPF not modified (default after reset)
            value: 0
          - name: B_0x1
            description: WKUPF cleared
            value: 1
  - name: CCIPR1
    displayName: CCIPR1
    description: RCC  clock configuration for independent peripheral register1
    addressOffset: 324
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ADF1SEL
        description: Source selection for the ADF1 kernel clock
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclk2 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic7_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic8_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: I2S_CKIN selected as reference clock
            value: 6
          - name: B_0x7
            description: timg_ck selected as reference clock
            value: 7
      - name: ADC12SEL
        description: Source selection for the ADC12 kernel clock
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic7_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic8_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: I2S_CKIN selected as reference clock
            value: 6
          - name: B_0x7
            description: timg_ck selected as reference clock
            value: 7
      - name: ADCPRE
        description: ADC12 Prog clock divider selection (for clock ck_icn_p_adf1)
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ck_icn_p_adf1 is divided by 1
            value: 0
          - name: B_0x1
            description: ck_icn_p_adf1 is divided by 2
            value: 1
          - name: B_0x2
            description: ck_icn_p_adf1 is divided by 3
            value: 2
          - name: B_0x3
            description: ck_icn_p_adf1 is divided by 4
            value: 3
      - name: DCMIPPSEL
        description: Source selection for the DCMIPP kernel clock
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk5 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic17_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: hsi_div_ck selected as reference clock
            value: 3
  - name: CCIPR2
    displayName: CCIPR2
    description: RCC clock configuration for independent peripheral register 2
    addressOffset: 328
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ETH1PTPSEL
        description: Source selection for the ETH1 kernel clock
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclke selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic13_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: hse_ck selected as reference clock
            value: 3
      - name: ETH1PTPDIV
        description: ETH1 Kernel clock divider selection (for clock ck_ker_eth1ptp)
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ck_ker_eth1ptp is divided by 1
            value: 0
          - name: B_0x1
            description: ck_ker_eth1ptp is divided by 2
            value: 1
          - name: B_0x2
            description: ck_ker_eth1ptp is divided by 3
            value: 2
          - name: B_0x3
            description: ck_ker_eth1ptp is divided by 4
            value: 3
          - name: B_0xF
            description: ck_ker_eth1ptp is divided by 16
            value: 15
      - name: ETH1PWRDOWNACK
        description: Set and reset by software.
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Power-down sequence start not yet acknowledged.
            value: 0
          - name: B_0x1
            description: Power-down sequence start acknowledged
            value: 1
      - name: ETH1CLKSEL
        description: Source selection for the ETH1 kernel clock
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclke selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic12_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: hse_ck selected as reference clock
            value: 3
      - name: ETH1SEL
        description: Set and reset by software
        bitOffset: 16
        bitWidth: 3
        access: read-write
      - name: ETH1REFCLKSEL
        description: Set and reset by software
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: ETH1GTXCLKSEL
        description: Set and reset by software.
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MII
            value: 0
          - name: B_0x1
            description: RGMII
            value: 1
  - name: CCIPR3
    displayName: CCIPR3
    description: RCC clock configuration for independent peripheral register3
    addressOffset: 332
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: FDCANSEL
        description: Source selection for the FDCAN kernel clock
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic19_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: hse_ck selected as reference clock
            value: 3
      - name: FMCSEL
        description: Source selection for the FMC kernel clock
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclk5 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic3_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic4_ck selected as reference clock
            value: 3
      - name: DFTSEL
        description: Source selection for the DFT kernel clock
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: jtag_tck selected as reference clock (default after reset)
            value: 0
          - name: B_0x1
            description: pclk3 selected as reference clock
            value: 1
  - name: CCIPR4
    displayName: CCIPR4
    description: RCC clock configuration for independent peripheral register4
    addressOffset: 336
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: I2C1SEL
        description: Source selection for the I2C1 kernel clock
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic10_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic15_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
      - name: I2C2SEL
        description: Source selection for the I2C2 kernel clock
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic10_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic15_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
      - name: I2C3SEL
        description: Source selection for the I2C3 kernel clock
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic10_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic15_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
      - name: I2C4SEL
        description: Source selection for the I2C4 kernel clock
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic10_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic15_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
      - name: I3C1SEL
        description: Source selection for the I3C1 kernel clock
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic10_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic15_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
      - name: I3C2SEL
        description: Source selection for the I3C2 kernel clock
        bitOffset: 20
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic10_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic15_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
      - name: LTDCSEL
        description: Source selection for the LTDC kernel clock
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk5 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic16_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: hsi_div_ck selected as reference clock
            value: 3
  - name: CCIPR5
    displayName: CCIPR5
    description: RCC lock configuration for independent peripheral register5
    addressOffset: 340
    size: 32
    resetValue: 61680
    resetMask: 4294967295
    fields:
      - name: MCO1SEL
        description: Source selection for the MCO1 kernel clock
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi_div_ck selected as reference clock (default after reset)
            value: 0
          - name: B_0x1
            description: lse_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: msi_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: lsi_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: hse_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: ic5_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: ic10_ck selected as reference clock
            value: 6
          - name: B_0x7
            description: sysa_ck selected as reference clock
            value: 7
      - name: MCO1PRE
        description: MCO1 Prog clock divider selection (for clock ck_icn_p_mce3)
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ck_icn_p_mce3 is divided by 1
            value: 0
          - name: B_0x1
            description: ck_icn_p_mce3 is divided by 2
            value: 1
          - name: B_0x2
            description: ck_icn_p_mce3 is divided by 3
            value: 2
          - name: B_0x3
            description: ck_icn_p_mce3 is divided by 4
            value: 3
          - name: B_0xF
            description: ck_icn_p_mce3 is divided by 16
            value: 15
      - name: MCO2SEL
        description: Source selection for the MCO2 kernel clock
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi_div_ck selected as reference clock (default after reset)
            value: 0
          - name: B_0x1
            description: lse_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: msi_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: lsi_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: hse_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: ic15_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: ic20_ck selected as reference clock
            value: 6
          - name: B_0x7
            description: sysb_ck selected as reference clock
            value: 7
      - name: MCO2PRE
        description: MCO2 Prog clock divider selection (for clock ck_icn_p_mce4)
        bitOffset: 12
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ck_icn_p_mce4 is divided by 1
            value: 0
          - name: B_0x1
            description: ck_icn_p_mce4 is divided by 2
            value: 1
          - name: B_0x2
            description: ck_icn_p_mce4 is divided by 3
            value: 2
          - name: B_0x3
            description: ck_icn_p_mce4 is divided by 4
            value: 3
          - name: B_0xF
            description: ck_icn_p_mce4 is divided by 16
            value: 15
      - name: MDF1SEL
        description: Source selection for the MDF1 kernel clock
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclk2 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic7_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic8_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: I2S_CKIN selected as reference clock
            value: 6
          - name: B_0x7
            description: timg_ck selected as reference clock
            value: 7
  - name: CCIPR6
    displayName: CCIPR6
    description: RCC clock configuration for independent peripheral register6
    addressOffset: 344
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: XSPI1SEL
        description: Source selection for the XSPI1 kernel clock
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclk5 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic3_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic4_ck selected as reference clock
            value: 3
      - name: XSPI2SEL
        description: Source selection for the XSPI2 kernel clock
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclk5 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic3_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic4_ck selected as reference clock
            value: 3
      - name: XSPI3SEL
        description: Source selection for the XSPI3 kernel clock
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclk5 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic3_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic4_ck selected as reference clock
            value: 3
      - name: OTGPHY1SEL
        description: Source selection for the OTGPHY1 kernel clock
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hse_ck selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic15_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: hse_div2_osc_ck selected as reference clock
            value: 3
      - name: OTGPHY1CKREFSEL
        description: Set and reset by software
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: OTGPHY2SEL
        description: Source selection for the OTGPHY2 kernel clock
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hse_ck selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic15_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: hse_div2_osc_ck selected as reference clock
            value: 3
      - name: OTGPHY2CKREFSEL
        description: Set and reset by software
        bitOffset: 24
        bitWidth: 1
        access: read-write
  - name: CCIPR7
    displayName: CCIPR7
    description: RCC clock configuration for independent peripheral register7
    addressOffset: 348
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PERSEL
        description: Source selection for the PER kernel clock
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi_ck selected as reference clock
            value: 0
          - name: B_0x1
            description: msi_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: hse_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic19_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: ic5_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: ic10_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: ic15_ck selected as reference clock
            value: 6
          - name: B_0x7
            description: ic20_ck selected as reference clock
            value: 7
      - name: PSSISEL
        description: Source selection for the PSSI kernel clock
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclk5 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic20_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: hsi_div_ck selected as reference clock
            value: 3
      - name: RTCSEL
        description: Source selection for the RTC kernel clock
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: lse_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: lsi_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: hse_rtc_ck selected as reference clock
            value: 3
      - name: RTCPRE
        description: RTC Prog clock divider selection (for clock ck_icn_p_risaf)
        bitOffset: 12
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ck_icn_p_risaf is divided by 1
            value: 0
          - name: B_0x1
            description: ck_icn_p_risaf is divided by 2
            value: 1
          - name: B_0x2
            description: ck_icn_p_risaf is divided by 3
            value: 2
          - name: B_0x3
            description: ck_icn_p_risaf is divided by 4
            value: 3
          - name: B_0x3F
            description: ck_icn_p_risaf is divided by 64
            value: 63
      - name: SAI1SEL
        description: Source selection for the SAI1 kernel clock
        bitOffset: 20
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk2 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic7_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic8_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: I2S_CKIN selected as reference clock
            value: 6
          - name: B_0x7
            description: spdif_symb_ck selected as reference clock
            value: 7
      - name: SAI2SEL
        description: Source selection for the SAI2 kernel clock
        bitOffset: 24
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk2 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic7_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic8_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: I2S_CKIN selected as reference clock
            value: 6
          - name: B_0x7
            description: spdif_symb_ck selected as reference clock
            value: 7
  - name: CCIPR8
    displayName: CCIPR8
    description: RCC clock configuration for independent peripheral register8
    addressOffset: 352
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDMMC1SEL
        description: Source selection for the SDMMC1 kernel clock
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclku selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic4_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic5_ck selected as reference clock
            value: 3
      - name: SDMMC2SEL
        description: Source selection for the SDMMC2 kernel clock
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hclku selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic4_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic5_ck selected as reference clock
            value: 3
  - name: CCIPR9
    displayName: CCIPR9
    description: RCC clock configuration for independent peripheral register9
    addressOffset: 356
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SPDIFRX1SEL
        description: Source selection for the SPDIFRX1 kernel clock
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic7_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic8_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: I2S_CKIN selected as reference clock
            value: 6
      - name: SPI1SEL
        description: Source selection for the SPI1 kernel clock
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk2 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic8_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic9_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: I2S_CKIN selected as reference clock
            value: 6
      - name: SPI2SEL
        description: Source selection for the SPI2 kernel clock
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic8_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic9_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: I2S_CKIN selected as reference clock
            value: 6
      - name: SPI3SEL
        description: Source selection for the SPI3 kernel clock
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic8_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic9_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: I2S_CKIN selected as reference clock
            value: 6
      - name: SPI4SEL
        description: Source selection for the SPI4 kernel clock
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk2 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic9_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic14_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: hse_ck selected as reference clock
            value: 6
      - name: SPI5SEL
        description: Source selection for the SPI5 kernel clock
        bitOffset: 20
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk2 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic9_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic14_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: hse_ck selected as reference clock
            value: 6
      - name: SPI6SEL
        description: Source selection for the SPI6 kernel clock
        bitOffset: 24
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk4 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic8_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic9_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: msi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: hsi_div_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: I2S_CKIN selected as reference clock
            value: 6
  - name: CCIPR12
    displayName: CCIPR12
    description: RCC clock configuration for independent peripheral register12
    addressOffset: 368
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LPTIM1SEL
        description: Source selection for the LPTIM1 kernel clock
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic15_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: lse_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lsi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: timg_ck selected as reference clock
            value: 5
      - name: LPTIM2SEL
        description: Source selection for the LPTIM2 kernel clock
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk4 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic15_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: lse_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lsi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: timg_ck selected as reference clock
            value: 5
      - name: LPTIM3SEL
        description: Source selection for the LPTIM3 kernel clock
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk4 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic15_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: lse_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lsi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: timg_ck selected as reference clock
            value: 5
      - name: LPTIM4SEL
        description: Source selection for the LPTIM4 kernel clock
        bitOffset: 20
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk4 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic15_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: lse_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lsi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: timg_ck selected as reference clock
            value: 5
      - name: LPTIM5SEL
        description: Source selection for the LPTIM5 kernel clock
        bitOffset: 24
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk4 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic15_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: lse_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lsi_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: timg_ck selected as reference clock
            value: 5
  - name: CCIPR13
    displayName: CCIPR13
    description: RCC clock configuration for independent peripheral register13
    addressOffset: 372
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: USART1SEL
        description: Source selection for the USART1 kernel clock
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk2 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic9_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic14_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lse_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: msi_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: hsi_div_ck selected as reference clock
            value: 6
      - name: USART2SEL
        description: Source selection for the USART2 kernel clock
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic9_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic14_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lse_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: msi_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: hsi_div_ck selected as reference clock
            value: 6
      - name: USART3SEL
        description: Source selection for the USART3 kernel clock
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic9_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic14_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lse_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: msi_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: hsi_div_ck selected as reference clock
            value: 6
      - name: UART4SEL
        description: Source selection for the UART4 kernel clock
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic9_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic14_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lse_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: msi_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: hsi_div_ck selected as reference clock
            value: 6
      - name: UART5SEL
        description: Source selection for the UART5 kernel clock
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic9_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic14_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lse_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: msi_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: hsi_div_ck selected as reference clock
            value: 6
      - name: USART6SEL
        description: Source selection for the USART6 kernel clock
        bitOffset: 20
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk2 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic9_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic14_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lse_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: msi_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: hsi_div_ck selected as reference clock
            value: 6
      - name: UART7SEL
        description: Source selection for the UART7 kernel clock
        bitOffset: 24
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic9_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic14_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lse_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: msi_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: hsi_div_ck selected as reference clock
            value: 6
      - name: UART8SEL
        description: Source selection for the UART8 kernel clock
        bitOffset: 28
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk1 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic9_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic14_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lse_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: msi_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: hsi_div_ck selected as reference clock
            value: 6
  - name: CCIPR14
    displayName: CCIPR14
    description: RCC clock configuration for independent peripheral register14
    addressOffset: 376
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: UART9SEL
        description: Source selection for the UART9 kernel clock
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk2 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic9_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic14_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lse_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: msi_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: hsi_div_ck selected as reference clock
            value: 6
      - name: USART10SEL
        description: Source selection for the USART10 kernel clock
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk2 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic9_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic14_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lse_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: msi_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: hsi_div_ck selected as reference clock
            value: 6
      - name: LPUART1SEL
        description: Source selection for the LPUART1 kernel clock
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pclk4 selected as reference clock
            value: 0
          - name: B_0x1
            description: per_ck selected as reference clock
            value: 1
          - name: B_0x2
            description: ic9_ck selected as reference clock
            value: 2
          - name: B_0x3
            description: ic14_ck selected as reference clock
            value: 3
          - name: B_0x4
            description: lse_ck selected as reference clock
            value: 4
          - name: B_0x5
            description: msi_ck selected as reference clock
            value: 5
          - name: B_0x6
            description: hsi_div_ck selected as reference clock
            value: 6
  - name: BUSRSTR
    displayName: BUSRSTR
    description: RCC SoC buses reset register
    addressOffset: 516
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNRST
        description: ACLKN reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ACLKN is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: ACLKN is under reset
            value: 1
      - name: AHBMRST
        description: AHBM reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBM is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: AHBM is under reset
            value: 1
      - name: AHB1RST
        description: AHB1 reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: AHB1 is under reset
            value: 1
      - name: AHB2RST
        description: AHB2 reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: AHB2 is under reset
            value: 1
      - name: AHB3RST
        description: AHB3 reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB3 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: AHB3 is under reset
            value: 1
      - name: AHB4RST
        description: AHB4 reset
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB4 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: AHB4 is under reset
            value: 1
      - name: AHB5RST
        description: AHB5 reset
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB5 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: AHB5 is under reset
            value: 1
      - name: APB1RST
        description: APB1 reset
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: APB1 is under reset
            value: 1
      - name: APB2RST
        description: APB2 reset
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: APB2 is under reset
            value: 1
      - name: APB3RST
        description: APB3 reset
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB3 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: APB3 is under reset
            value: 1
      - name: APB4RST
        description: APB4 reset
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB4 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: APB4 is under reset
            value: 1
      - name: APB5RST
        description: APB5 reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB5 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: APB5 is under reset
            value: 1
      - name: NOCRST
        description: NOC reset
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NOC is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: NOC is under reset
            value: 1
  - name: MISCRSTR
    displayName: MISCRSTR
    description: RCC miscellaneous configurations reset register
    addressOffset: 520
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBGRST
        description: DBG reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DBG is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: DBG is under reset
            value: 1
      - name: XSPIPHY1RST
        description: XSPIPHY1 reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPIPHY1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: XSPIPHY1 is under reset
            value: 1
      - name: XSPIPHY2RST
        description: XSPIPHY2 reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPIPHY2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: XSPIPHY2 is under reset
            value: 1
      - name: SDMMC1DLLRST
        description: SDMMC1DLL reset
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC1DLL is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SDMMC1DLL is under reset
            value: 1
      - name: SDMMC2DLLRST
        description: SDMMC2DLL reset
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC2DLL is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SDMMC2DLL is under reset
            value: 1
  - name: MEMRSTR
    displayName: MEMRSTR
    description: RCC memories reset register
    addressOffset: 524
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AXISRAM3RST
        description: AXISRAM3 reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM3 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM3 is under reset
            value: 1
      - name: AXISRAM4RST
        description: AXISRAM4reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM4 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM4 is under reset
            value: 1
      - name: AXISRAM5RST
        description: AXISRAM5 reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM5 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM5 is under reset
            value: 1
      - name: AXISRAM6RST
        description: AXISRAM6 reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM6 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM6 is under reset
            value: 1
      - name: AHBSRAM1RST
        description: AHBSRAM1 reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBSRAM1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: AHBSRAM1 is under reset
            value: 1
      - name: AHBSRAM2RST
        description: AHBSRAM2 reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBSRAM2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: AHBSRAM2 is under reset
            value: 1
      - name: AXISRAM1RST
        description: AXISRAM1 reset
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM1 is under reset
            value: 1
      - name: AXISRAM2RST
        description: AXISRAM2 reset
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM2 is under reset
            value: 1
      - name: FLEXRAMRST
        description: FLEXRAM reset
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FLEXRAM is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: FLEXRAM is under reset
            value: 1
      - name: NPUCACHERAMRST
        description: NPUCACHERAM reset
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NPUCACHERAM is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: NPUCACHERAM is under reset
            value: 1
      - name: VENCRAMRST
        description: VENCRAM reset
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VENCRAM is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: VENCRAM is under reset
            value: 1
      - name: BOOTROMRST
        description: BOOTROM reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BOOTROM is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: BOOTROM is under reset
            value: 1
  - name: AHB1RSTR
    displayName: AHB1RSTR
    description: RCC AHB1 Reset register
    addressOffset: 528
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPDMA1RST
        description: GPDMA1 reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GPDMA1 is under reset
            value: 1
      - name: ADC12RST
        description: ADC12 reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC12 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: ADC12 is under reset
            value: 1
  - name: AHB2RSTR
    displayName: AHB2RSTR
    description: RCC AHB2 reset register
    addressOffset: 532
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RAMCFGRST
        description: RAMCFG reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RAMCFG is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: RAMCFG is under reset
            value: 1
      - name: MDF1RST
        description: MDF1 reset
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MDF1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: MDF1 is under reset
            value: 1
      - name: ADF1RST
        description: ADF1 reset
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADF1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: ADF1 is under reset
            value: 1
  - name: AHB3RSTR
    displayName: AHB3RSTR
    description: RCC AHB3 reset register
    addressOffset: 536
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RNGRST
        description: RNG reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RNG is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: RNG is under reset
            value: 1
      - name: HASHRST
        description: HASH reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HASH is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: HASH is under reset
            value: 1
      - name: CRYPRST
        description: CRYP reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRYP is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: CRYP is under reset
            value: 1
      - name: SAESRST
        description: SAES reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAES is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SAES is under reset
            value: 1
      - name: PKARST
        description: PKA reset
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PKA is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: PKA is under reset
            value: 1
      - name: IACRST
        description: IAC reset
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IAC is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: IAC is under reset
            value: 1
  - name: AHB4RSTR
    displayName: AHB4RSTR
    description: RCC AHB4 reset register
    addressOffset: 540
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOARST
        description: GPIOA reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOA is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOA is under reset
            value: 1
      - name: GPIOBRST
        description: GPIOB reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOB is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOB is under reset
            value: 1
      - name: GPIOCRST
        description: GPIOC reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOC is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOC is under reset
            value: 1
      - name: GPIODRST
        description: GPIOD reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOD is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOD is under reset
            value: 1
      - name: GPIOERST
        description: GPIOE reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOE is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOE is under reset
            value: 1
      - name: GPIOFRST
        description: GPIOF reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOF is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOF is under reset
            value: 1
      - name: GPIOGRST
        description: GPIOG reset
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOG is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOG is under reset
            value: 1
      - name: GPIOHRST
        description: GPIOH reset
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOH is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOH is under reset
            value: 1
      - name: GPIONRST
        description: GPION reset
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPION is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GPION is under reset
            value: 1
      - name: GPIOORST
        description: GPIOO reset
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOO is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOO is under reset
            value: 1
      - name: GPIOPRST
        description: GPIOP reset
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOP is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOP is under reset
            value: 1
      - name: GPIOQRST
        description: GPIOQ reset
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOQ is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOQ is under reset
            value: 1
      - name: PWRRST
        description: PWR reset
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PWR is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: PWR is under reset
            value: 1
      - name: CRCRST
        description: CRC reset
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRC is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: CRC is under reset
            value: 1
  - name: AHB5RSTR
    displayName: AHB5RSTR
    description: RCC AHB5 reset register
    addressOffset: 544
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPDMA1RST
        description: HPDMA1 reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: HPDMA1 is under reset
            value: 1
      - name: DMA2DRST
        description: DMA2D reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA2D is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: DMA2D is under reset
            value: 1
      - name: JPEGRST
        description: JPEG reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: JPEG is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: JPEG is under reset
            value: 1
      - name: FMCRST
        description: FMC reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: FMC is under reset
            value: 1
      - name: XSPI1RST
        description: XSPI1 reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPI1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: XSPI1 is under reset
            value: 1
      - name: PSSIRST
        description: PSSI reset
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PSSI is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: PSSI is under reset
            value: 1
      - name: SDMMC2RST
        description: SDMMC2 reset
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SDMMC2 is under reset
            value: 1
      - name: SDMMC1RST
        description: SDMMC1 reset
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SDMMC1 is under reset
            value: 1
      - name: XSPI2RST
        description: XSPI2 reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPI2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: XSPI2 is under reset
            value: 1
      - name: XSPIMRST
        description: XSPIM reset
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPIM is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: XSPIM is under reset
            value: 1
      - name: XSPI3RST
        description: XSPI3 reset
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPI3 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: XSPI3 is under reset
            value: 1
      - name: MCE4RST
        description: MCE4 reset
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCE4 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: MCE4 is under reset
            value: 1
      - name: GFXMMURST
        description: GFXMMU reset
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GFXMMU is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GFXMMU is under reset
            value: 1
      - name: GPURST
        description: GPU reset
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPU is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GPU is under reset
            value: 1
      - name: SYSCFGOTGHSPHY1RST
        description: SYSCFGOTGHSPHY1 reset
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYSCFGOTGHSPHY1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SYSCFGOTGHSPHY1 is under reset
            value: 1
      - name: SYSCFGOTGHSPHY2RST
        description: SYSCFGOTGHSPHY2 reset
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYSCFGOTGHSPHY2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SYSCFGOTGHSPHY2 is under reset
            value: 1
      - name: ETH1RST
        description: ETH1 reset
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: ETH1 is under reset
            value: 1
      - name: OTG1RST
        description: OTG1 reset
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTG1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: OTG1 is under reset
            value: 1
      - name: OTGPHY1RST
        description: OTGPHY1 reset
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTGPHY1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: OTGPHY1 is under reset
            value: 1
      - name: OTGPHY2RST
        description: OTGPHY2 reset
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTGPHY2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: OTGPHY2 is under reset
            value: 1
      - name: OTG2RST
        description: OTG2 reset
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTG2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: OTG2 is under reset
            value: 1
      - name: NPUCACHERST
        description: NPUCACHE reset
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NPUCACHE is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: NPUCACHE is under reset
            value: 1
      - name: NPURST
        description: NPU reset
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NPU is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: NPU is under reset
            value: 1
  - name: APB1LRSTR
    displayName: APB1LRSTR
    description: RCC APB1L reset register
    addressOffset: 548
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2RST
        description: TIM2 reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM2 is under reset
            value: 1
      - name: TIM3RST
        description: TIM3 reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM3 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM3 is under reset
            value: 1
      - name: TIM4RST
        description: TIM4 reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM4 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM4 is under reset
            value: 1
      - name: TIM5RST
        description: TIM5 reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM5 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM5 is under reset
            value: 1
      - name: TIM6RST
        description: TIM6 reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM6 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM6 is under reset
            value: 1
      - name: TIM7RST
        description: TIM7 reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM7 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM7 is under reset
            value: 1
      - name: TIM12RST
        description: TIM12 reset
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM12 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM12 is under reset
            value: 1
      - name: TIM13RST
        description: TIM13 reset
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM13 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM13 is under reset
            value: 1
      - name: TIM14RST
        description: TIM14 reset
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM14 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM14 is under reset
            value: 1
      - name: LPTIM1RST
        description: LPTIM1 reset
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM1 is under reset
            value: 1
      - name: WWDGRST
        description: WWDG reset
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WWDG is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: WWDG is under reset
            value: 1
      - name: TIM10RST
        description: TIM10 reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM10 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM10 is under reset
            value: 1
      - name: TIM11RST
        description: TIM11 reset
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM11 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM11 is under reset
            value: 1
      - name: SPI2RST
        description: SPI2 reset
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SPI2 is under reset
            value: 1
      - name: SPI3RST
        description: SPI3 reset
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI3 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SPI3 is under reset
            value: 1
      - name: SPDIFRX1RST
        description: SPDIFRX1 reset
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPDIFRX1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SPDIFRX1 is under reset
            value: 1
      - name: USART2RST
        description: USART2 reset
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: USART2 is under reset
            value: 1
      - name: USART3RST
        description: USART3 reset
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART3 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: USART3 is under reset
            value: 1
      - name: UART4RST
        description: UART4 reset
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART4 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: UART4 is under reset
            value: 1
      - name: UART5RST
        description: UART5 reset
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART5 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: UART5 is under reset
            value: 1
      - name: I2C1RST
        description: I2C1 reset
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: I2C1 is under reset
            value: 1
      - name: I2C2RST
        description: I2C2 reset
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: I2C2 is under reset
            value: 1
      - name: I2C3RST
        description: I2C3 reset
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C3 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: I2C3 is under reset
            value: 1
      - name: I3C1RST
        description: I3C1 reset
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: I3C1 is under reset
            value: 1
      - name: I3C2RST
        description: I3C2 reset
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: I3C2 is under reset
            value: 1
      - name: UART7RST
        description: UART7 reset
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART7 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: UART7 is under reset
            value: 1
      - name: UART8RST
        description: UART8 reset
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART8 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: UART8 is under reset
            value: 1
  - name: APB1HRSTR
    displayName: APB1HRSTR
    description: RCC APB1H reset register
    addressOffset: 552
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MDIOSRST
        description: MDIOS reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MDIOS is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: MDIOS is under reset
            value: 1
      - name: FDCANRST
        description: FDCAN reset
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FDCAN is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: FDCAN is under reset
            value: 1
      - name: UCPD1RST
        description: UCPD1 reset
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UCPD1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: UCPD1 is under reset
            value: 1
  - name: APB2RSTR
    displayName: APB2RSTR
    description: RCC APB2 reset register
    addressOffset: 556
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1RST
        description: TIM1 reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM1 is under reset
            value: 1
      - name: TIM8RST
        description: TIM8 reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM8 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM8 is under reset
            value: 1
      - name: USART1RST
        description: USART1 reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: USART1 is under reset
            value: 1
      - name: USART6RST
        description: USART6 reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART6 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: USART6 is under reset
            value: 1
      - name: UART9RST
        description: UART9 reset
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART9 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: UART9 is under reset
            value: 1
      - name: USART10RST
        description: USART10 reset
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART10 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: USART10 is under reset
            value: 1
      - name: SPI1RST
        description: SPI1 reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SPI1 is under reset
            value: 1
      - name: SPI4RST
        description: SPI4 reset
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI4 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SPI4 is under reset
            value: 1
      - name: TIM18RST
        description: TIM18 reset
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM18 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM18 is under reset
            value: 1
      - name: TIM15RST
        description: TIM15 reset
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM15 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM15 is under reset
            value: 1
      - name: TIM16RST
        description: TIM16 reset
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM16 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM16 is under reset
            value: 1
      - name: TIM17RST
        description: TIM17 reset
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM17 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM17 is under reset
            value: 1
      - name: TIM9RST
        description: TIM9 reset
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM9 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: TIM9 is under reset
            value: 1
      - name: SPI5RST
        description: SPI5 reset
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI5 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SPI5 is under reset
            value: 1
      - name: SAI1RST
        description: SAI1 reset
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SAI1 is under reset
            value: 1
      - name: SAI2RST
        description: SAI2 reset
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SAI2 is under reset
            value: 1
  - name: APB4LRSTR
    displayName: APB4LRSTR
    description: RCC APB4L reset register
    addressOffset: 564
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HDPRST
        description: HDP reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HDP is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: HDP is under reset
            value: 1
      - name: LPUART1RST
        description: LPUART1 reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPUART1 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: LPUART1 is under reset
            value: 1
      - name: SPI6RST
        description: SPI6 reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI6 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SPI6 is under reset
            value: 1
      - name: I2C4RST
        description: I2C4 reset
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C4 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: I2C4 is under reset
            value: 1
      - name: LPTIM2RST
        description: LPTIM2 reset
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM2 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM2 is under reset
            value: 1
      - name: LPTIM3RST
        description: LPTIM3 reset
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM3 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM3 is under reset
            value: 1
      - name: LPTIM4RST
        description: LPTIM4 reset
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM4 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM4 is under reset
            value: 1
      - name: LPTIM5RST
        description: LPTIM5 reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM5 is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM5 is under reset
            value: 1
      - name: VREFBUFRST
        description: VREFBUF reset
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VREFBUF is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: VREFBUF is under reset
            value: 1
      - name: RTCRST
        description: RTC reset
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RTC is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: RTC is under reset
            value: 1
      - name: R2GRETRST
        description: R2GRET reset
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: R2GRET is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: R2GRET is under reset
            value: 1
      - name: R2GNPURST
        description: R2GNPU reset
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: R2GNPU is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: R2GNPU is under reset
            value: 1
      - name: SERFRST
        description: SERF reset
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SERF is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SERF is under reset
            value: 1
  - name: APB4HRSTR
    displayName: APB4HRSTR
    description: RCC APB4H reset register
    addressOffset: 568
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SYSCFGRST
        description: SYSCFG reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYSCFG is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: SYSCFG is under reset
            value: 1
      - name: DTSRST
        description: DTS reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTS is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: DTS is under reset
            value: 1
      - name: BUSPERFMRST
        description: BUSPERFM reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSPERFM is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: BUSPERFM is under reset
            value: 1
  - name: APB5RSTR
    displayName: APB5RSTR
    description: RCC APB5 reset register
    addressOffset: 572
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTDCRST
        description: LTDC reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LTDC is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: LTDC is under reset
            value: 1
      - name: DCMIPPRST
        description: DCMIPP reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DCMIPP is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: DCMIPP is under reset
            value: 1
      - name: GFXTIMRST
        description: GFXTIM reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GFXTIM is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: GFXTIM is under reset
            value: 1
      - name: VENCRST
        description: VENC reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VENC is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: VENC is under reset
            value: 1
      - name: CSIRST
        description: CSI reset
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSI is not under reset (default after reset)
            value: 0
          - name: B_0x1
            description: CSI is under reset
            value: 1
  - name: DIVENR
    displayName: DIVENR
    description: RCC IC dividers enable register
    addressOffset: 576
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC1EN
        description: IC1 enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC1 is enabled
            value: 1
      - name: IC2EN
        description: IC2 enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC2 is enabled
            value: 1
      - name: IC3EN
        description: IC3 enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC3 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC3 is enabled
            value: 1
      - name: IC4EN
        description: IC4 enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC4 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC4 is enabled
            value: 1
      - name: IC5EN
        description: IC5 enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC5 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC5 is enabled
            value: 1
      - name: IC6EN
        description: IC6 enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC6 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC6 is enabled
            value: 1
      - name: IC7EN
        description: IC7 enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC7 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC7 is enabled
            value: 1
      - name: IC8EN
        description: IC8 enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC8 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC8 is enabled
            value: 1
      - name: IC9EN
        description: IC9 enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC9 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC9 is enabled
            value: 1
      - name: IC10EN
        description: IC10 enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC10 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC10 is enabled
            value: 1
      - name: IC11EN
        description: IC11 enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC11 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC11 is enabled
            value: 1
      - name: IC12EN
        description: IC12 enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC12 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC12 is enabled
            value: 1
      - name: IC13EN
        description: IC13 enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC13 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC13 is enabled
            value: 1
      - name: IC14EN
        description: IC14 enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC14 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC14 is enabled
            value: 1
      - name: IC15EN
        description: IC15 enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC15 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC15 is enabled
            value: 1
      - name: IC16EN
        description: IC16 enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC16 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC16 is enabled
            value: 1
      - name: IC17EN
        description: IC17 enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC17 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC17 is enabled
            value: 1
      - name: IC18EN
        description: IC18 enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC18 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC18 is enabled
            value: 1
      - name: IC19EN
        description: IC19 enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC19 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC19 is enabled
            value: 1
      - name: IC20EN
        description: IC20 enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC20 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: IC20 is enabled
            value: 1
  - name: BUSENR
    displayName: BUSENR
    description: RCC SoC buses enable register
    addressOffset: 580
    size: 32
    resetValue: 3
    resetMask: 4294967295
    fields:
      - name: ACLKNEN
        description: ACLKN enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ACLKN is disabled
            value: 0
          - name: B_0x1
            description: ACLKN is enabled (default after reset)
            value: 1
      - name: ACLKNCEN
        description: ACLKNC enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ACLKNC is disabled
            value: 0
          - name: B_0x1
            description: ACLKNC is enabled (default after reset)
            value: 1
      - name: AHBMEN
        description: AHBM enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBM is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: AHBM is enabled
            value: 1
      - name: AHB1EN
        description: AHB1 enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: AHB1 is enabled
            value: 1
      - name: AHB2EN
        description: AHB2 enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: AHB2 is enabled
            value: 1
      - name: AHB3EN
        description: AHB3 enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB3 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: AHB3 is enabled
            value: 1
      - name: AHB4EN
        description: AHB4 enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB4 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: AHB4 is enabled
            value: 1
      - name: AHB5EN
        description: AHB5 enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB5 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: AHB5 is enabled
            value: 1
      - name: APB1EN
        description: APB1 enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: APB1 is enabled
            value: 1
      - name: APB2EN
        description: APB2 enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: APB2 is enabled
            value: 1
      - name: APB3EN
        description: APB3 enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB3 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: APB3 is enabled
            value: 1
      - name: APB4EN
        description: APB4 enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB4 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: APB4 is enabled
            value: 1
      - name: APB5EN
        description: APB5 enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB5 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: APB5 is enabled
            value: 1
  - name: MISCENR
    displayName: MISCENR
    description: RCC miscellaneous configuration enable register
    addressOffset: 584
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBGEN
        description: DBG enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DBG is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DBG is enabled
            value: 1
      - name: MCO1EN
        description: MCO1 enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCO1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: MCO1 is enabled
            value: 1
      - name: MCO2EN
        description: MCO2 enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCO2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: MCO2 is enabled
            value: 1
      - name: XSPIPHYCOMPEN
        description: XSPIPHYCOMP enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPIPHYCOMP is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: XSPIPHYCOMP is enabled
            value: 1
      - name: PEREN
        description: PER enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PER is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PER is enabled
            value: 1
  - name: MEMENR
    displayName: MEMENR
    description: RCC memory enable register
    addressOffset: 588
    size: 32
    resetValue: 5119
    resetMask: 4294967295
    fields:
      - name: AXISRAM3EN
        description: AXISRAM3 enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM3 is disabled
            value: 0
          - name: B_0x1
            description: AXISRAM3 is enabled (default after reset)
            value: 1
      - name: AXISRAM4EN
        description: AXISRAM4 enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM4 is disabled
            value: 0
          - name: B_0x1
            description: AXISRAM4 is enabled (default after reset)
            value: 1
      - name: AXISRAM5EN
        description: AXISRAM5 enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM5 is disabled
            value: 0
          - name: B_0x1
            description: AXISRAM5 is enabled (default after reset)
            value: 1
      - name: AXISRAM6EN
        description: AXISRAM6 enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM6 is disabled
            value: 0
          - name: B_0x1
            description: AXISRAM6 is enabled (default after reset)
            value: 1
      - name: AHBSRAM1EN
        description: AHBSRAM1 enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBSRAM1 is disabled
            value: 0
          - name: B_0x1
            description: AHBSRAM1 is enabled (default after reset)
            value: 1
      - name: AHBSRAM2EN
        description: AHBSRAM2 enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBSRAM2 is disabled
            value: 0
          - name: B_0x1
            description: AHBSRAM2 is enabled (default after reset)
            value: 1
      - name: BKPSRAMEN
        description: BKPSRAM enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BKPSRAM is disabled
            value: 0
          - name: B_0x1
            description: BKPSRAM is enabled (default after reset)
            value: 1
      - name: AXISRAM1EN
        description: AXISRAM1 enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM1 is disabled
            value: 0
          - name: B_0x1
            description: AXISRAM1 is enabled (default after reset)
            value: 1
      - name: AXISRAM2EN
        description: AXISRAM2 enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM2 is disabled
            value: 0
          - name: B_0x1
            description: AXISRAM2 is enabled (default after reset)
            value: 1
      - name: FLEXRAMEN
        description: FLEXRAM enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FLEXRAM is disabled
            value: 0
          - name: B_0x1
            description: FLEXRAM is enabled (default after reset)
            value: 1
      - name: NPUCACHERAMEN
        description: NPUCACHERAM enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NPUCACHERAM is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: NPUCACHERAM is enabled
            value: 1
      - name: VENCRAMEN
        description: VENCRAM enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VENCRAM is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: VENCRAM is enabled
            value: 1
      - name: BOOTROMEN
        description: BOOTROM enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BOOTROM is disabled
            value: 0
          - name: B_0x1
            description: BOOTROM is enabled (default after reset)
            value: 1
  - name: AHB1ENR
    displayName: AHB1ENR
    description: RCC AHB1 enable register
    addressOffset: 592
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPDMA1EN
        description: GPDMA1 enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPDMA1 is enabled
            value: 1
      - name: ADC12EN
        description: ADC12 enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC12 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: ADC12 is enabled
            value: 1
  - name: AHB2ENR
    displayName: AHB2ENR
    description: RCC AHB2 enable register
    addressOffset: 596
    size: 32
    resetValue: 4096
    resetMask: 4294967295
    fields:
      - name: RAMCFGEN
        description: RAMCFG enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RAMCFG is disabled
            value: 0
          - name: B_0x1
            description: RAMCFG is enabled (default after reset)
            value: 1
      - name: MDF1EN
        description: MDF1 enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MDF1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: MDF1 is enabled
            value: 1
      - name: ADF1EN
        description: ADF enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADF is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: ADF is enabled
            value: 1
  - name: AHB3ENR
    displayName: AHB3ENR
    description: RCC AHB3 enable register
    addressOffset: 600
    size: 32
    resetValue: 17920
    resetMask: 4294967295
    fields:
      - name: RNGEN
        description: RNG enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RNG is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: RNG is enabled
            value: 1
      - name: HASHEN
        description: HASH enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HASH is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HASH is enabled
            value: 1
      - name: CRYPEN
        description: CRYP enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRYP is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CRYP is enabled
            value: 1
      - name: SAESEN
        description: SAES enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAES is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SAES is enabled
            value: 1
      - name: PKAEN
        description: PKA enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PKA is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PKA is enabled
            value: 1
      - name: RIFSCEN
        description: RIFSC enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RIFSC is disabled
            value: 0
          - name: B_0x1
            description: RIFSC is enabled (default after reset)
            value: 1
      - name: IACEN
        description: IAC enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IAC is disabled
            value: 0
          - name: B_0x1
            description: IAC is enabled (default after reset)
            value: 1
      - name: RISAFEN
        description: RISAF enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RISAF is disabled
            value: 0
          - name: B_0x1
            description: RISAF is enabled (default after reset)
            value: 1
  - name: AHB4ENR
    displayName: AHB4ENR
    description: RCC AHB4 enable register
    addressOffset: 604
    size: 32
    resetValue: 262144
    resetMask: 4294967295
    fields:
      - name: GPIOAEN
        description: GPIOA enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOA is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOA is enabled
            value: 1
      - name: GPIOBEN
        description: GPIOB enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOB is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOB is enabled
            value: 1
      - name: GPIOCEN
        description: GPIOC enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOC is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOC is enabled
            value: 1
      - name: GPIODEN
        description: GPIOD enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOD is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOD is enabled
            value: 1
      - name: GPIOEEN
        description: GPIOE enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOE is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOE is enabled
            value: 1
      - name: GPIOFEN
        description: GPIOF enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOF is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOF is enabled
            value: 1
      - name: GPIOGEN
        description: GPIOG enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOG is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOG is enabled
            value: 1
      - name: GPIOHEN
        description: GPIOH enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOH is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOH is enabled
            value: 1
      - name: GPIONEN
        description: GPION enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPION is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPION is enabled
            value: 1
      - name: GPIOOEN
        description: GPIOO enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOO is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOO is enabled
            value: 1
      - name: GPIOPEN
        description: GPIOP enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOP is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOP is enabled
            value: 1
      - name: GPIOQEN
        description: GPIOQ enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOQ is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOQ is enabled
            value: 1
      - name: PWREN
        description: PWR enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PWR is disabled
            value: 0
          - name: B_0x1
            description: PWR is enabled (default after reset)
            value: 1
      - name: CRCEN
        description: CRC enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRC is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CRC is enabled
            value: 1
  - name: AHB5ENR
    displayName: AHB5ENR
    description: RCC AHB5 enable register
    addressOffset: 608
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPDMA1EN
        description: HPDMA1 enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HPDMA1 is enabled
            value: 1
      - name: DMA2DEN
        description: DMA2D enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA2D is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DMA2D is enabled
            value: 1
      - name: JPEGEN
        description: JPEG enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: JPEG is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: JPEG is enabled
            value: 1
      - name: FMCEN
        description: FMC enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: FMC is enabled
            value: 1
      - name: XSPI1EN
        description: XSPI1 enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPI1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: XSPI1 is enabled
            value: 1
      - name: PSSIEN
        description: PSSI enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PSSI is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PSSI is enabled
            value: 1
      - name: SDMMC2EN
        description: SDMMC2 enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SDMMC2 is enabled
            value: 1
      - name: SDMMC1EN
        description: SDMMC1 enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SDMMC1 is enabled
            value: 1
      - name: XSPI2EN
        description: XSPI2 enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPI2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: XSPI2 is enabled
            value: 1
      - name: XSPIMEN
        description: XSPIM enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPIM is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: XSPIM is enabled
            value: 1
      - name: MCE1EN
        description: MCE1 enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCE1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: MCE1 is enabled
            value: 1
      - name: MCE2EN
        description: MCE2 enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCE2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: MCE2 is enabled
            value: 1
      - name: MCE3EN
        description: MCE3 enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCE3 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: MCE3 is enabled
            value: 1
      - name: XSPI3EN
        description: XSPI3 enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPI3 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: XSPI3 is enabled
            value: 1
      - name: MCE4EN
        description: MCE4 enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCE4 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: MCE4 is enabled
            value: 1
      - name: GFXMMUEN
        description: GFXMMU enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GFXMMU is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GFXMMU is enabled
            value: 1
      - name: GPUEN
        description: GPU enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPU is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPU is enabled
            value: 1
      - name: ETH1MACEN
        description: ETH1MAC enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1MAC is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: ETH1MAC is enabled
            value: 1
      - name: ETH1TXEN
        description: ETH1TX enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1TX is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: ETH1TX is enabled
            value: 1
      - name: ETH1RXEN
        description: ETH1RX enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1RX is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: ETH1RX is enabled
            value: 1
      - name: ETH1EN
        description: ETH1 enable
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: ETH1 is enabled
            value: 1
      - name: OTG1EN
        description: OTG1 enable
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTG1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: OTG1 is enabled
            value: 1
      - name: OTGPHY1EN
        description: OTGPHY1 enable
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTGPHY1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: OTGPHY1 is enabled
            value: 1
      - name: OTGPHY2EN
        description: OTGPHY2 enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTGPHY2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: OTGPHY2 is enabled
            value: 1
      - name: OTG2EN
        description: OTG2 enable
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTG2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: OTG2 is enabled
            value: 1
      - name: NPUCACHEEN
        description: NPUCACHE enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NPUCACHE is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: NPUCACHE is enabled
            value: 1
      - name: NPUEN
        description: NPU enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NPU is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: NPU is enabled
            value: 1
  - name: APB1LENR
    displayName: APB1LENR
    description: RCC APB1L enable register
    addressOffset: 612
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2EN
        description: TIM2 enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM2 is enabled
            value: 1
      - name: TIM3EN
        description: TIM3 enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM3 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM3 is enabled
            value: 1
      - name: TIM4EN
        description: TIM4 enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM4 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM4 is enabled
            value: 1
      - name: TIM5EN
        description: TIM5 enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM5 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM5 is enabled
            value: 1
      - name: TIM6EN
        description: TIM6 enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM6 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM6 is enabled
            value: 1
      - name: TIM7EN
        description: TIM7 enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM7 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM7 is enabled
            value: 1
      - name: TIM12EN
        description: TIM12 enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM12 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM12 is enabled
            value: 1
      - name: TIM13EN
        description: TIM13 enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM13 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM13 is enabled
            value: 1
      - name: TIM14EN
        description: TIM14 enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM14 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM14 is enabled
            value: 1
      - name: LPTIM1EN
        description: LPTIM1 enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM1 is enabled
            value: 1
      - name: WWDGEN
        description: WWDG enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WWDG is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: WWDG is enabled
            value: 1
      - name: TIM10EN
        description: TIM10 enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM10 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM10 is enabled
            value: 1
      - name: TIM11EN
        description: TIM11 enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM11 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM11 is enabled
            value: 1
      - name: SPI2EN
        description: SPI2 enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI2 is enabled
            value: 1
      - name: SPI3EN
        description: SPI3 enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI3 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI3 is enabled
            value: 1
      - name: SPDIFRX1EN
        description: SPDIFRX1 enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPDIFRX1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPDIFRX1 is enabled
            value: 1
      - name: USART2EN
        description: USART2 enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USART2 is enabled
            value: 1
      - name: USART3EN
        description: USART3 enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART3 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USART3 is enabled
            value: 1
      - name: UART4EN
        description: UART4 enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART4 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UART4 is enabled
            value: 1
      - name: UART5EN
        description: UART5 enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART5 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UART5 is enabled
            value: 1
      - name: I2C1EN
        description: I2C1 enable
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I2C1 is enabled
            value: 1
      - name: I2C2EN
        description: I2C2 enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I2C2 is enabled
            value: 1
      - name: I2C3EN
        description: I2C3 enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C3 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I2C3 is enabled
            value: 1
      - name: I3C1EN
        description: I3C1 enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I3C1 is enabled
            value: 1
      - name: I3C2EN
        description: I3C2 enable
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I3C2 is enabled
            value: 1
      - name: UART7EN
        description: UART7 enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART7 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UART7 is enabled
            value: 1
      - name: UART8EN
        description: UART8 enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART8 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UART8 is enabled
            value: 1
  - name: APB1HENR
    displayName: APB1HENR
    description: RCC APB1H enable register
    addressOffset: 616
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MDIOSEN
        description: MDIOS enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MDIOS is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: MDIOS is enabled
            value: 1
      - name: FDCANEN
        description: FDCAN enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FDCAN is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: FDCAN is enabled
            value: 1
      - name: UCPD1EN
        description: UCPD1 enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UCPD1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UCPD1 is enabled
            value: 1
  - name: APB2ENR
    displayName: APB2ENR
    description: RCC APB2 enable register
    addressOffset: 620
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1EN
        description: TIM1 enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM1 is enabled
            value: 1
      - name: TIM8EN
        description: TIM8 enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM8 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM8 is enabled
            value: 1
      - name: USART1EN
        description: USART1 enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USART1 is enabled
            value: 1
      - name: USART6EN
        description: USART6 enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART6 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USART6 is enabled
            value: 1
      - name: UART9EN
        description: UART9 enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART9 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UART9 is enabled
            value: 1
      - name: USART10EN
        description: USART10 enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART10 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USART10 is enabled
            value: 1
      - name: SPI1EN
        description: SPI1 enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI1 is enabled
            value: 1
      - name: SPI4EN
        description: SPI4 enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI4 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI4 is enabled
            value: 1
      - name: TIM18EN
        description: TIM18 enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM18 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM18 is enabled
            value: 1
      - name: TIM15EN
        description: TIM15 enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM15 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM15 is enabled
            value: 1
      - name: TIM16EN
        description: TIM16 enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM16 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM16 is enabled
            value: 1
      - name: TIM17EN
        description: TIM17 enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM17 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM17 is enabled
            value: 1
      - name: TIM9EN
        description: TIM9 enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM9 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM9 is enabled
            value: 1
      - name: SPI5EN
        description: SPI5 enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI5 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI5 is enabled
            value: 1
      - name: SAI1EN
        description: SAI1 enable
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SAI1 is enabled
            value: 1
      - name: SAI2EN
        description: SAI2 enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SAI2 is enabled
            value: 1
  - name: APB3ENR
    displayName: APB3ENR
    description: RCC APB3 enable register
    addressOffset: 624
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DFTEN
        description: DFT enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DFT is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DFT is enabled
            value: 1
  - name: APB4LENR
    displayName: APB4LENR
    description: RCC APB4L enable register
    addressOffset: 628
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HDPEN
        description: HDP enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HDP is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HDP is enabled
            value: 1
      - name: LPUART1EN
        description: LPUART1 enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPUART1 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPUART1 is enabled
            value: 1
      - name: SPI6EN
        description: SPI6 enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI6 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI6 is enabled
            value: 1
      - name: I2C4EN
        description: I2C4 enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C4 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I2C4 is enabled
            value: 1
      - name: LPTIM2EN
        description: LPTIM2 enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM2 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM2 is enabled
            value: 1
      - name: LPTIM3EN
        description: LPTIM3 enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM3 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM3 is enabled
            value: 1
      - name: LPTIM4EN
        description: LPTIM4 enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM4 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM4 is enabled
            value: 1
      - name: LPTIM5EN
        description: LPTIM5 enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM5 is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM5 is enabled
            value: 1
      - name: VREFBUFEN
        description: VREFBUF enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VREFBUF is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: VREFBUF is enabled
            value: 1
      - name: RTCEN
        description: RTC enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RTC is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: RTC is enabled
            value: 1
      - name: RTCAPBEN
        description: RTCAPB enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RTCAPB is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: RTCAPB is enabled
            value: 1
      - name: R2GRETEN
        description: R2GRET enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: R2GRET is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: R2GRET is enabled
            value: 1
      - name: R2GNPUEN
        description: R2GNPU enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: R2GNPU is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: R2GNPU is enabled
            value: 1
      - name: SERFEN
        description: SERF enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SERF is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SERF is enabled
            value: 1
  - name: APB4HENR
    displayName: APB4HENR
    description: RCC APB4H enable register
    addressOffset: 632
    size: 32
    resetValue: 2
    resetMask: 4294967295
    fields:
      - name: SYSCFGEN
        description: SYSCFG enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYSCFG is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SYSCFG is enabled
            value: 1
      - name: BSECEN
        description: BSEC enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BSEC is disabled
            value: 0
          - name: B_0x1
            description: BSEC is enabled (default after reset)
            value: 1
      - name: DTSEN
        description: DTS enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTS is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DTS is enabled
            value: 1
      - name: BUSPERFMEN
        description: BUSPERFM enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSPERFM is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: BUSPERFM is enabled
            value: 1
  - name: APB5ENR
    displayName: APB5ENR
    description: RCC APB5 enable register
    addressOffset: 636
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTDCEN
        description: LTDC enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LTDC is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LTDC is enabled
            value: 1
      - name: DCMIPPEN
        description: DCMIPP enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DCMIPP is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DCMIPP is enabled
            value: 1
      - name: GFXTIMEN
        description: GFXTIM enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GFXTIM is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GFXTIM is enabled
            value: 1
      - name: VENCEN
        description: VENC enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VENC is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: VENC is enabled
            value: 1
      - name: CSIEN
        description: CSI enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSI is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CSI is enabled
            value: 1
  - name: DIVLPENR
    displayName: DIVLPENR
    description: RCC dividers Sleep enable register
    addressOffset: 640
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC1LPEN
        description: IC1 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC1 is enabled in Sleep mode
            value: 1
      - name: IC2LPEN
        description: IC2 sleep enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC2 is enabled in Sleep mode
            value: 1
      - name: IC3LPEN
        description: IC3 sleep enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC3 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC3 is enabled in Sleep mode
            value: 1
      - name: IC4LPEN
        description: IC4 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC4 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC4 is enabled in Sleep mode
            value: 1
      - name: IC5LPEN
        description: IC5 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC5 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC5 is enabled in Sleep mode
            value: 1
      - name: IC6LPEN
        description: IC6 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC6 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC6 is enabled in Sleep mode
            value: 1
      - name: IC7LPEN
        description: IC7 sleep enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC7 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC7 is enabled in Sleep mode
            value: 1
      - name: IC8LPEN
        description: IC8 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC8 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC8 is enabled in Sleep mode
            value: 1
      - name: IC9LPEN
        description: IC9 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC9 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC9 is enabled in Sleep mode
            value: 1
      - name: IC10LPEN
        description: IC10 sleep enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC10 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC10 is enabled in Sleep mode
            value: 1
      - name: IC11LPEN
        description: IC11 sleep enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC11 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC11 is enabled in Sleep mode
            value: 1
      - name: IC12LPEN
        description: IC12 sleep enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC12 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC12 is enabled in Sleep mode
            value: 1
      - name: IC13LPEN
        description: IC13 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC13 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC13 is enabled in Sleep mode
            value: 1
      - name: IC14LPEN
        description: IC14 sleep enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC14 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC14 is enabled in Sleep mode
            value: 1
      - name: IC15LPEN
        description: IC15 sleep enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC15 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC15 is enabled in Sleep mode
            value: 1
      - name: IC16LPEN
        description: IC16 sleep enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC16 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC16 is enabled in Sleep mode
            value: 1
      - name: IC17LPEN
        description: IC17 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC17 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC17 is enabled in Sleep mode
            value: 1
      - name: IC18LPEN
        description: IC18 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC18 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC18 is enabled in Sleep mode
            value: 1
      - name: IC19LPEN
        description: IC19 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC19 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC19 is enabled in Sleep mode
            value: 1
      - name: IC20LPEN
        description: IC20 sleep enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC20 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: IC20 is enabled in Sleep mode
            value: 1
  - name: BUSLPENR
    displayName: BUSLPENR
    description: RCC SoC buses Sleep enable register
    addressOffset: 644
    size: 32
    resetValue: 3
    resetMask: 4294967295
    fields:
      - name: ACLKNLPEN
        description: ACLKN sleep enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ACLKN is disabled in Sleep mode
            value: 0
          - name: B_0x1
            description: ACLKN is enabled in Sleep mode (default after reset)
            value: 1
      - name: ACLKNCLPEN
        description: ACLKNC sleep enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ACLKNC is disabled in Sleep mode
            value: 0
          - name: B_0x1
            description: ACLKNC is enabled in Sleep mode (default after reset)
            value: 1
      - name: AHBMLPEN
        description: AHBM sleep enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBM is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: AHBM is enabled in Sleep mode
            value: 1
      - name: AHB1LPEN
        description: AHB1 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: AHB1 is enabled in Sleep mode
            value: 1
      - name: AHB2LPEN
        description: AHB2 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: AHB2 is enabled in Sleep mode
            value: 1
      - name: AHB3LPEN
        description: AHB3 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB3 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: AHB3 is enabled in Sleep mode
            value: 1
      - name: AHB4LPEN
        description: AHB4 sleep enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB4 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: AHB4 is enabled in Sleep mode
            value: 1
      - name: AHB5LPEN
        description: AHB5 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB5 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: AHB5 is enabled in Sleep mode
            value: 1
      - name: APB1LPEN
        description: APB1 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: APB1 is enabled in Sleep mode
            value: 1
      - name: APB2LPEN
        description: APB2 sleep enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: APB2 is enabled in Sleep mode
            value: 1
      - name: APB3LPEN
        description: APB3 sleep enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB3 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: APB3 is enabled in Sleep mode
            value: 1
      - name: APB4LPEN
        description: APB4 sleep enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB4 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: APB4 is enabled in Sleep mode
            value: 1
      - name: APB5LPEN
        description: APB5 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB5 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: APB5 is enabled in Sleep mode
            value: 1
  - name: MISCLPENR
    displayName: MISCLPENR
    description: RCC miscellaneous configurations Sleep enable register
    addressOffset: 648
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBGLPEN
        description: DBG sleep enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DBG is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: DBG is enabled in Sleep mode
            value: 1
      - name: XSPIPHYCOMPLPEN
        description: XSPIPHYCOMP sleep enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPIPHYCOMP is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: XSPIPHYCOMP is enabled in Sleep mode
            value: 1
      - name: PERLPEN
        description: PER sleep enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PER is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: PER is enabled in Sleep mode
            value: 1
  - name: MEMLPENR
    displayName: MEMLPENR
    description: RCC memory Sleep enable register
    addressOffset: 652
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AXISRAM3LPEN
        description: AXISRAM3 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM3 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM3 is enabled in Sleep mode
            value: 1
      - name: AXISRAM4LPEN
        description: AXISRAM4 sleep enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM4 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM4 is enabled in Sleep mode
            value: 1
      - name: AXISRAM5LPEN
        description: AXISRAM5 sleep enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM5 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM5 is enabled in Sleep mode
            value: 1
      - name: AXISRAM6LPEN
        description: AXISRAM6 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM6 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM6 is enabled in Sleep mode
            value: 1
      - name: AHBSRAM1LPEN
        description: AHBSRAM1 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBSRAM1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: AHBSRAM1 is enabled in Sleep mode
            value: 1
      - name: AHBSRAM2LPEN
        description: AHBSRAM2 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBSRAM2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: AHBSRAM2 is enabled in Sleep mode
            value: 1
      - name: BKPSRAMLPEN
        description: BKPSRAM sleep enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BKPSRAM is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: BKPSRAM is enabled in Sleep mode
            value: 1
      - name: AXISRAM1LPEN
        description: AXISRAM1 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM1 is enabled in Sleep mode
            value: 1
      - name: AXISRAM2LPEN
        description: AXISRAM2 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM2 is enabled in Sleep mode
            value: 1
      - name: FLEXRAMLPEN
        description: FLEXRAM sleep enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FLEXRAM is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: FLEXRAM is enabled in Sleep mode
            value: 1
      - name: NPUCACHERAMLPEN
        description: NPUCACHERAM sleep enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NPUCACHERAM is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: NPUCACHERAM is enabled in Sleep mode
            value: 1
      - name: VENCRAMLPEN
        description: VENCRAM sleep enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VENCRAM is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: VENCRAM is enabled in Sleep mode
            value: 1
      - name: BOOTROMLPEN
        description: BOOTROM sleep enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BOOTROM is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: BOOTROM is enabled in Sleep mode
            value: 1
  - name: AHB1LPENR
    displayName: AHB1LPENR
    description: RCC AHB1 Sleep enable register
    addressOffset: 656
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPDMA1LPEN
        description: GPDMA1 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GPDMA1 is enabled in Sleep mode
            value: 1
      - name: ADC12LPEN
        description: ADC12 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC12 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: ADC12 is enabled in Sleep mode
            value: 1
  - name: AHB2LPENR
    displayName: AHB2LPENR
    description: RCC AHB2 Sleep enable register
    addressOffset: 660
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RAMCFGLPEN
        description: RAMCFG sleep enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RAMCFG is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: RAMCFG is enabled in Sleep mode
            value: 1
      - name: MDF1LPEN
        description: MDF1 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MDF1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: MDF1 is enabled in Sleep mode
            value: 1
      - name: ADF1LPEN
        description: ADF1 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADF1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: ADF1 is enabled in Sleep mode
            value: 1
  - name: AHB3LPENR
    displayName: AHB3LPENR
    description: RCC AHB3 Sleep enable register
    addressOffset: 664
    size: 32
    resetValue: 1024
    resetMask: 4294967295
    fields:
      - name: RNGLPEN
        description: RNG sleep enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RNG is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: RNG is enabled in Sleep mode
            value: 1
      - name: HASHLPEN
        description: HASH sleep enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HASH is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: HASH is enabled in Sleep mode
            value: 1
      - name: CRYPLPEN
        description: CRYP sleep enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRYP is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: CRYP is enabled in Sleep mode
            value: 1
      - name: SAESLPEN
        description: SAES sleep enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAES is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: SAES is enabled in Sleep mode
            value: 1
      - name: PKALPEN
        description: PKA sleep enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PKA is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: PKA is enabled in Sleep mode
            value: 1
      - name: RIFSCLPEN
        description: RIFSC sleep enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RIFSC is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: RIFSC is enabled in Sleep mode
            value: 1
      - name: IACLPEN
        description: IAC sleep enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IAC is disabled in Sleep mode
            value: 0
          - name: B_0x1
            description: IAC is enabled in Sleep mode (default after reset)
            value: 1
      - name: RISAFLPEN
        description: RISAF sleep enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RISAF is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: RISAF is enabled in Sleep mode
            value: 1
  - name: AHB4LPENR
    displayName: AHB4LPENR
    description: RCC AHB4 Sleep enable register
    addressOffset: 668
    size: 32
    resetValue: 262144
    resetMask: 4294967295
    fields:
      - name: GPIOALPEN
        description: GPIOA sleep enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOA is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOA is enabled in Sleep mode
            value: 1
      - name: GPIOBLPEN
        description: GPIOB sleep enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOB is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOB is enabled in Sleep mode
            value: 1
      - name: GPIOCLPEN
        description: GPIOC sleep enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOC is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOC is enabled in Sleep mode
            value: 1
      - name: GPIODLPEN
        description: GPIOD sleep enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOD is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOD is enabled in Sleep mode
            value: 1
      - name: GPIOELPEN
        description: GPIOE sleep enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOE is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOE is enabled in Sleep mode
            value: 1
      - name: GPIOFLPEN
        description: GPIOF sleep enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOF is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOF is enabled in Sleep mode
            value: 1
      - name: GPIOGLPEN
        description: GPIOG sleep enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOG is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOG is enabled in Sleep mode
            value: 1
      - name: GPIOHLPEN
        description: GPIOH sleep enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOH is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOH is enabled in Sleep mode
            value: 1
      - name: GPIONLPEN
        description: GPION sleep enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPION is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GPION is enabled in Sleep mode
            value: 1
      - name: GPIOOLPEN
        description: GPIOO sleep enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOO is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOO is enabled in Sleep mode
            value: 1
      - name: GPIOPLPEN
        description: GPIOP sleep enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOP is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOP is enabled in Sleep mode
            value: 1
      - name: GPIOQLPEN
        description: GPIOQ sleep enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOQ is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOQ is enabled in Sleep mode
            value: 1
      - name: PWRLPEN
        description: PWR sleep enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PWR is disabled in Sleep mode
            value: 0
          - name: B_0x1
            description: PWR is enabled in Sleep mode (default after reset)
            value: 1
      - name: CRCLPEN
        description: CRC sleep enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRC is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: CRC is enabled in Sleep mode
            value: 1
  - name: AHB5LPENR
    displayName: AHB5LPENR
    description: RCC AHB5 Sleep enable register
    addressOffset: 672
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPDMA1LPEN
        description: HPDMA1 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HPDMA1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: HPDMA1 is enabled in Sleep mode
            value: 1
      - name: DMA2DLPEN
        description: DMA2D sleep enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA2D is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: DMA2D is enabled in Sleep mode
            value: 1
      - name: JPEGLPEN
        description: JPEG sleep enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: JPEG is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: JPEG is enabled in Sleep mode
            value: 1
      - name: FMCLPEN
        description: FMC sleep enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: FMC is enabled in Sleep mode
            value: 1
      - name: XSPI1LPEN
        description: XSPI1 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPI1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: XSPI1 is enabled in Sleep mode
            value: 1
      - name: PSSILPEN
        description: PSSI sleep enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PSSI is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: PSSI is enabled in Sleep mode
            value: 1
      - name: SDMMC2LPEN
        description: SDMMC2 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: SDMMC2 is enabled in Sleep mode
            value: 1
      - name: SDMMC1LPEN
        description: SDMMC1 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: SDMMC1 is enabled in Sleep mode
            value: 1
      - name: XSPI2LPEN
        description: XSPI2 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPI2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: XSPI2 is enabled in Sleep mode
            value: 1
      - name: XSPIMLPEN
        description: XSPIM sleep enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPIM is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: XSPIM is enabled in Sleep mode
            value: 1
      - name: MCE1LPEN
        description: MCE1 sleep enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCE1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: MCE1 is enabled in Sleep mode
            value: 1
      - name: MCE2LPEN
        description: MCE2 sleep enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCE2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: MCE2 is enabled in Sleep mode
            value: 1
      - name: MCE3LPEN
        description: MCE3 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCE3 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: MCE3 is enabled in Sleep mode
            value: 1
      - name: XSPI3LPEN
        description: XSPI3 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: XSPI3 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: XSPI3 is enabled in Sleep mode
            value: 1
      - name: MCE4LPEN
        description: MCE4 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCE4 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: MCE4 is enabled in Sleep mode
            value: 1
      - name: GFXMMULPEN
        description: GFXMMU sleep enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GFXMMU is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GFXMMU is enabled in Sleep mode
            value: 1
      - name: GPULPEN
        description: GPU sleep enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPU is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GPU is enabled in Sleep mode
            value: 1
      - name: ETH1MACLPEN
        description: ETH1MAC sleep enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1MAC is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: ETH1MAC is enabled in Sleep mode
            value: 1
      - name: ETH1TXLPEN
        description: ETH1TX sleep enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1TX is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: ETH1TX is enabled in Sleep mode
            value: 1
      - name: ETH1RXLPEN
        description: ETH1RX sleep enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1RX is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: ETH1RX is enabled in Sleep mode
            value: 1
      - name: ETH1LPEN
        description: ETH1 sleep enable
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: ETH1 is enabled in Sleep mode
            value: 1
      - name: OTG1LPEN
        description: OTG1 sleep enable
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTG1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: OTG1 is enabled in Sleep mode
            value: 1
      - name: OTGPHY1LPEN
        description: OTGPHY1 sleep enable
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTGPHY1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: OTGPHY1 is enabled in Sleep mode
            value: 1
      - name: OTGPHY2LPEN
        description: OTGPHY2 sleep enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTGPHY2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: OTGPHY2 is enabled in Sleep mode
            value: 1
      - name: OTG2LPEN
        description: OTG2 sleep enable
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTG2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: OTG2 is enabled in Sleep mode
            value: 1
      - name: NPUCACHELPEN
        description: NPUCACHE sleep enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NPUCACHE is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: NPUCACHE is enabled in Sleep mode
            value: 1
      - name: NPULPEN
        description: NPU sleep enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NPU is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: NPU is enabled in Sleep mode
            value: 1
  - name: APB1LLPENR
    displayName: APB1LLPENR
    description: RCC APB1L Sleep enable register
    addressOffset: 676
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2LPEN
        description: TIM2 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM2 is enabled in Sleep mode
            value: 1
      - name: TIM3LPEN
        description: TIM3 sleep enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM3 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM3 is enabled in Sleep mode
            value: 1
      - name: TIM4LPEN
        description: TIM4 sleep enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM4 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM4 is enabled in Sleep mode
            value: 1
      - name: TIM5LPEN
        description: TIM5 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM5 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM5 is enabled in Sleep mode
            value: 1
      - name: TIM6LPEN
        description: TIM6 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM6 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM6 is enabled in Sleep mode
            value: 1
      - name: TIM7LPEN
        description: TIM7 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM7 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM7 is enabled in Sleep mode
            value: 1
      - name: TIM12LPEN
        description: TIM12 sleep enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM12 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM12 is enabled in Sleep mode
            value: 1
      - name: TIM13LPEN
        description: TIM13 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM13 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM13 is enabled in Sleep mode
            value: 1
      - name: TIM14LPEN
        description: TIM14 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM14 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM14 is enabled in Sleep mode
            value: 1
      - name: LPTIM1LPEN
        description: LPTIM1 sleep enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM1 is enabled in Sleep mode
            value: 1
      - name: WWDGLPEN
        description: WWDG sleep enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WWDG is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: WWDG is enabled in Sleep mode
            value: 1
      - name: TIM10LPEN
        description: TIM10 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM10 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM10 is enabled in Sleep mode
            value: 1
      - name: TIM11LPEN
        description: TIM11 sleep enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM11 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM11 is enabled in Sleep mode
            value: 1
      - name: SPI2LPEN
        description: SPI2 sleep enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: SPI2 is enabled in Sleep mode
            value: 1
      - name: SPI3LPEN
        description: SPI3 sleep enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI3 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: SPI3 is enabled in Sleep mode
            value: 1
      - name: SPDIFRX1LPEN
        description: SPDIFRX1 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPDIFRX1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: SPDIFRX1 is enabled in Sleep mode
            value: 1
      - name: USART2LPEN
        description: USART2 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: USART2 is enabled in Sleep mode
            value: 1
      - name: USART3LPEN
        description: USART3 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART3 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: USART3 is enabled in Sleep mode
            value: 1
      - name: UART4LPEN
        description: UART4 sleep enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART4 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: UART4 is enabled in Sleep mode
            value: 1
      - name: UART5LPEN
        description: UART5 sleep enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART5 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: UART5 is enabled in Sleep mode
            value: 1
      - name: I2C1LPEN
        description: I2C1 sleep enable
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: I2C1 is enabled in Sleep mode
            value: 1
      - name: I2C2LPEN
        description: I2C2 sleep enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: I2C2 is enabled in Sleep mode
            value: 1
      - name: I2C3LPEN
        description: I2C3 sleep enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C3 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: I2C3 is enabled in Sleep mode
            value: 1
      - name: I3C1LPEN
        description: I3C1 sleep enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: I3C1 is enabled in Sleep mode
            value: 1
      - name: I3C2LPEN
        description: I3C2 sleep enable
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: I3C2 is enabled in Sleep mode
            value: 1
      - name: UART7LPEN
        description: UART7 sleep enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART7 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: UART7 is enabled in Sleep mode
            value: 1
      - name: UART8LPEN
        description: UART8 sleep enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART8 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: UART8 is enabled in Sleep mode
            value: 1
  - name: APB1HLPENR
    displayName: APB1HLPENR
    description: RCC APB1H Sleep enable register
    addressOffset: 680
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MDIOSLPEN
        description: MDIOS sleep enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MDIOS is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: MDIOS is enabled in Sleep mode
            value: 1
      - name: FDCANLPEN
        description: FDCAN sleep enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FDCAN is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: FDCAN is enabled in Sleep mode
            value: 1
      - name: UCPD1LPEN
        description: UCPD1 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UCPD1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: UCPD1 is enabled in Sleep mode
            value: 1
  - name: APB2LPENR
    displayName: APB2LPENR
    description: RCC APB2 Sleep enable register
    addressOffset: 684
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1LPEN
        description: TIM1 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM1 is enabled in Sleep mode
            value: 1
      - name: TIM8LPEN
        description: TIM8 sleep enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM8 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM8 is enabled in Sleep mode
            value: 1
      - name: USART1LPEN
        description: USART1 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: USART1 is enabled in Sleep mode
            value: 1
      - name: USART6LPEN
        description: USART6 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART6 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: USART6 is enabled in Sleep mode
            value: 1
      - name: UART9LPEN
        description: UART9 sleep enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART9 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: UART9 is enabled in Sleep mode
            value: 1
      - name: USART10LPEN
        description: USART10 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART10 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: USART10 is enabled in Sleep mode
            value: 1
      - name: SPI1LPEN
        description: SPI1 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: SPI1 is enabled in Sleep mode
            value: 1
      - name: SPI4LPEN
        description: SPI4 sleep enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI4 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: SPI4 is enabled in Sleep mode
            value: 1
      - name: TIM18LPEN
        description: TIM18 sleep enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM18 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM18 is enabled in Sleep mode
            value: 1
      - name: TIM15LPEN
        description: TIM15 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM15 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM15 is enabled in Sleep mode
            value: 1
      - name: TIM16LPEN
        description: TIM16 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM16 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM16 is enabled in Sleep mode
            value: 1
      - name: TIM17LPEN
        description: TIM17 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM17 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM17 is enabled in Sleep mode
            value: 1
      - name: TIM9LPEN
        description: TIM9 sleep enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM9 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: TIM9 is enabled in Sleep mode
            value: 1
      - name: SPI5LPEN
        description: SPI5 sleep enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI5 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: SPI5 is enabled in Sleep mode
            value: 1
      - name: SAI1LPEN
        description: SAI1 sleep enable
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: SAI1 is enabled in Sleep mode
            value: 1
      - name: SAI2LPEN
        description: SAI2 sleep enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: SAI2 is enabled in Sleep mode
            value: 1
  - name: APB3LPENR
    displayName: APB3LPENR
    description: RCC APB3 Sleep enable register
    addressOffset: 688
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DFTLPEN
        description: DFT sleep enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DFT is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: DFT is enabled in Sleep mode
            value: 1
  - name: APB4LLPENR
    displayName: APB4LLPENR
    description: RCC APB4L Sleep enable register
    addressOffset: 692
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HDPLPEN
        description: HDP sleep enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HDP is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: HDP is enabled in Sleep mode
            value: 1
      - name: LPUART1LPEN
        description: LPUART1 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPUART1 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: LPUART1 is enabled in Sleep mode
            value: 1
      - name: SPI6LPEN
        description: SPI6 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI6 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: SPI6 is enabled in Sleep mode
            value: 1
      - name: I2C4LPEN
        description: I2C4 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C4 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: I2C4 is enabled in Sleep mode
            value: 1
      - name: LPTIM2LPEN
        description: LPTIM2 sleep enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM2 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM2 is enabled in Sleep mode
            value: 1
      - name: LPTIM3LPEN
        description: LPTIM3 sleep enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM3 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM3 is enabled in Sleep mode
            value: 1
      - name: LPTIM4LPEN
        description: LPTIM4 sleep enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM4 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM4 is enabled in Sleep mode
            value: 1
      - name: LPTIM5LPEN
        description: LPTIM5 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM5 is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM5 is enabled in Sleep mode
            value: 1
      - name: VREFBUFLPEN
        description: VREFBUF sleep enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VREFBUF is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: VREFBUF is enabled in Sleep mode
            value: 1
      - name: RTCLPEN
        description: RTC sleep enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RTC is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: RTC is enabled in Sleep mode
            value: 1
      - name: RTCAPBLPEN
        description: RTCAPB sleep enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RTCAPB is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: RTCAPB is enabled in Sleep mode
            value: 1
      - name: R2GRETLPEN
        description: R2GRET sleep enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: R2GRET is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: R2GRET is enabled in Sleep mode
            value: 1
      - name: R2GNPULPEN
        description: R2GNPU sleep enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: R2GNPU is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: R2GNPU is enabled in Sleep mode
            value: 1
      - name: SERFLPEN
        description: SERF sleep enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SERF is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: SERF is enabled in Sleep mode
            value: 1
  - name: APB4HLPENR
    displayName: APB4HLPENR
    description: RCC APB4H Sleep enable register
    addressOffset: 696
    size: 32
    resetValue: 2
    resetMask: 4294967295
    fields:
      - name: SYSCFGLPEN
        description: SYSCFG sleep enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYSCFG is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: SYSCFG is enabled in Sleep mode
            value: 1
      - name: BSECLPEN
        description: BSEC sleep enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BSEC is disabled in Sleep mode
            value: 0
          - name: B_0x1
            description: BSEC is enabled in Sleep mode (default after reset)
            value: 1
      - name: DTSLPEN
        description: DTS sleep enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTS is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: DTS is enabled in Sleep mode
            value: 1
      - name: BUSPERFMLPEN
        description: BUSPERFM sleep enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSPERFM is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: BUSPERFM is enabled in Sleep mode
            value: 1
  - name: APB5LPENR
    displayName: APB5LPENR
    description: RCC APB5 Sleep enable register
    addressOffset: 700
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTDCLPEN
        description: LTDC sleep enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LTDC is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: LTDC is enabled in Sleep mode
            value: 1
      - name: DCMIPPLPEN
        description: DCMIPP sleep enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DCMIPP is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: DCMIPP is enabled in Sleep mode
            value: 1
      - name: GFXTIMLPEN
        description: GFXTIM sleep enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GFXTIM is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: GFXTIM is enabled in Sleep mode
            value: 1
      - name: VENCLPEN
        description: VENC sleep enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VENC is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: VENC is enabled in Sleep mode
            value: 1
      - name: CSILPEN
        description: CSI sleep enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSI is disabled in Sleep mode (default after reset)
            value: 0
          - name: B_0x1
            description: CSI is enabled in Sleep mode
            value: 1
  - name: RDCR
    displayName: RDCR
    description: RCC APB5 Sleep enable register
    addressOffset: 1100
    size: 32
    resetValue: 393216
    resetMask: 4294967295
    fields:
      - name: MRD
        description: BOOTROM sleep enable
        bitOffset: 16
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No extra delay added by the BOOTROM
            value: 0
          - name: B_0x1
            description: 100 us
            value: 1
          - name: B_0x2
            description: 200 us
            value: 2
          - name: B_0x3
            description: 500 us
            value: 3
          - name: B_0x4
            description: 1 ms
            value: 4
          - name: B_0x5
            description: 2 ms
            value: 5
          - name: B_0x6
            description: 5 ms  (default after reset)
            value: 6
          - name: B_0x7
            description: 10 ms
            value: 7
          - name: B_0x8
            description: 20 ms
            value: 8
          - name: B_0x9
            description: 50 ms
            value: 9
          - name: B_0xA
            description: 100 ms
            value: 10
          - name: B_0xB
            description: 200 ms
            value: 11
          - name: B_0xC
            description: 500 ms
            value: 12
          - name: B_0xD
            description: 1 s
            value: 13
          - name: B_0xE
            description: 2 s
            value: 14
          - name: B_0xF
            description: 5 s
            value: 15
      - name: EADLY
        description: BOOTROM sleep enable
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: sysrstn low pulse duration is guaranteed by the pulse stretcher of the PAD. The RPCTL is bypassed (default after reset)
            value: 0
          - name: B_0x1
            description: The guaranteed sysrstn low pulse duration is about 1 ms (1 x 32 lsi_ck cycles)
            value: 1
          - name: B_0x2
            description: The guaranteed sysrstn low pulse duration is about 2 ms (2 x 32 lsi_ck cycles)
            value: 2
  - name: SECCFGR0
    displayName: SECCFGR0
    description: RCC oscillator secure configuration register0
    addressOffset: 1920
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSISEC
        description: Defines the secure protection of the LSI oscillator configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: LSI configuration bits are accessible by secure software only
            value: 1
      - name: LSESEC
        description: Defines the secure protection of the LSE oscillator configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: LSE configuration bits are accessible by secure software only
            value: 1
      - name: MSISEC
        description: Defines the secure protection of the MSI oscillator configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSI configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: MSI configuration bits are accessible by secure software only
            value: 1
      - name: HSISEC
        description: Defines the secure protection of the HSI oscillator configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: HSI configuration bits are accessible by secure software only
            value: 1
      - name: HSESEC
        description: Defines the secure protection of the HSE oscillator configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: HSE configuration bits are accessible by secure software only
            value: 1
  - name: PRIVCFGR0
    displayName: PRIVCFGR0
    description: RCC oscillator privilege configuration register0
    addressOffset: 1924
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIPV
        description: Defines the privilege protection of the LSI oscillator configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: LSI configuration bits are accessible by privilege software only
            value: 1
      - name: LSEPV
        description: Defines the privilege protection of the LSE oscillator configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: LSE configuration bits are accessible by privilege software only
            value: 1
      - name: MSIPV
        description: Defines the privilege protection of the MSI oscillator configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSI configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: MSI configuration bits are accessible by privilege software only
            value: 1
      - name: HSIPV
        description: Defines the privilege protection of the HSI oscillator configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: HSI configuration bits are accessible by privilege software only
            value: 1
      - name: HSEPV
        description: Defines the privilege protection of the HSE oscillator configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: HSE configuration bits are accessible by privilege software only
            value: 1
  - name: LOCKCFGR0
    displayName: LOCKCFGR0
    description: RCC oscillator lock configuration register0
    addressOffset: 1928
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSILOCK
        description: Defines the lock protection of the LSI oscillator configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: LSI configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: LSI configuration bits are accessible by lock software only
            value: 1
      - name: LSELOCK
        description: Defines the lock protection of the LSE oscillator configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: LSE configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: LSE configuration bits are accessible by lock software only
            value: 1
      - name: MSILOCK
        description: Defines the lock protection of the MSI oscillator configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: MSI configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: MSI configuration bits are accessible by lock software only
            value: 1
      - name: HSILOCK
        description: Defines the lock protection of the HSI oscillator configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: HSI configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: HSI configuration bits are accessible by lock software only
            value: 1
      - name: HSELOCK
        description: Defines the lock protection of the HSE oscillator configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: HSE configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: HSE configuration bits are accessible by lock software only
            value: 1
  - name: PUBCFGR0
    displayName: PUBCFGR0
    description: RCC oscillator public configuration register0
    addressOffset: 1932
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIPUB
        description: Defines the public protection of the LSI oscillator configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: LSI configuration bits are accessible by public software only
            value: 1
      - name: LSEPUB
        description: Defines the public protection of the LSE oscillator configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: LSE configuration bits are accessible by public software only
            value: 1
      - name: MSIPUB
        description: Defines the public protection of the MSI oscillator configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSI configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: MSI configuration bits are accessible by public software only
            value: 1
      - name: HSIPUB
        description: Defines the public protection of the HSI oscillator configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: HSI configuration bits are accessible by public software only
            value: 1
      - name: HSEPUB
        description: Defines the public protection of the HSE oscillator configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: HSE configuration bits are accessible by public software only
            value: 1
  - name: SECCFGR1
    displayName: SECCFGR1
    description: RCC PLL secure configuration register1
    addressOffset: 1936
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL1SEC
        description: Defines the secure protection of the PLL1 PLL configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 configuration bits are accessible by secure software only
            value: 1
      - name: PLL2SEC
        description: Defines the secure protection of the PLL2 PLL configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 configuration bits are accessible by secure software only
            value: 1
      - name: PLL3SEC
        description: Defines the secure protection of the PLL3 PLL configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL3 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 configuration bits are accessible by secure software only
            value: 1
      - name: PLL4SEC
        description: Defines the secure protection of the PLL4 PLL configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL4 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL4 configuration bits are accessible by secure software only
            value: 1
  - name: PRIVCFGR1
    displayName: PRIVCFGR1
    description: RCC PLL privilege configuration register1
    addressOffset: 1940
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL1PV
        description: Defines the privilege protection of the PLL1 PLL configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 configuration bits are accessible by privilege software only
            value: 1
      - name: PLL2PV
        description: Defines the privilege protection of the PLL2 PLL configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 configuration bits are accessible by privilege software only
            value: 1
      - name: PLL3PV
        description: Defines the privilege protection of the PLL3 PLL configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL3 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 configuration bits are accessible by privilege software only
            value: 1
      - name: PLL4PV
        description: Defines the privilege protection of the PLL4 PLL configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL4 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL4 configuration bits are accessible by privilege software only
            value: 1
  - name: LOCKCFGR1
    displayName: LOCKCFGR1
    description: RCC PLL lock configuration register1
    addressOffset: 1944
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL1LOCK
        description: Defines the lock protection of the PLL1 PLL configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: PLL1 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 configuration bits are accessible by lock software only
            value: 1
      - name: PLL2LOCK
        description: Defines the lock protection of the PLL2 PLL configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: PLL2 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 configuration bits are accessible by lock software only
            value: 1
      - name: PLL3LOCK
        description: Defines the lock protection of the PLL3 PLL configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: PLL3 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 configuration bits are accessible by lock software only
            value: 1
      - name: PLL4LOCK
        description: Defines the lock protection of the PLL4 PLL configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: PLL4 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL4 configuration bits are accessible by lock software only
            value: 1
  - name: PUBCFGR1
    displayName: PUBCFGR1
    description: RCC PLL public configuration register1
    addressOffset: 1948
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL1PUB
        description: Defines the public protection of the PLL1 PLL configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 configuration bits are accessible by public software only
            value: 1
      - name: PLL2PUB
        description: Defines the public protection of the PLL2 PLL configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 configuration bits are accessible by public software only
            value: 1
      - name: PLL3PUB
        description: Defines the public protection of the PLL3 PLL configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL3 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 configuration bits are accessible by public software only
            value: 1
      - name: PLL4PUB
        description: Defines the public protection of the PLL4 PLL configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL4 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: PLL4 configuration bits are accessible by public software only
            value: 1
  - name: SECCFGR2
    displayName: SECCFGR2
    description: RCC divider secure configuration register2
    addressOffset: 1952
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC1SEC
        description: Defines the secure protection of the IC1 divider configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC1 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC1 configuration bits are accessible by secure software only
            value: 1
      - name: IC2SEC
        description: Defines the secure protection of the IC2 divider configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC2 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC2 configuration bits are accessible by secure software only
            value: 1
      - name: IC3SEC
        description: Defines the secure protection of the IC3 divider configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC3 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC3 configuration bits are accessible by secure software only
            value: 1
      - name: IC4SEC
        description: Defines the secure protection of the IC4 divider configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC4 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC4 configuration bits are accessible by secure software only
            value: 1
      - name: IC5SEC
        description: Defines the secure protection of the IC5 divider configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC5 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC5 configuration bits are accessible by secure software only
            value: 1
      - name: IC6SEC
        description: Defines the secure protection of the IC6 divider configuration bits.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC6 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC6 configuration bits are accessible by secure software only
            value: 1
      - name: IC7SEC
        description: Defines the secure protection of the IC7 divider configuration bits.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC7 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC7 configuration bits are accessible by secure software only
            value: 1
      - name: IC8SEC
        description: Defines the secure protection of the IC8 divider configuration bits.
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC8 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC8 configuration bits are accessible by secure software only
            value: 1
      - name: IC9SEC
        description: Defines the secure protection of the IC9 divider configuration bits.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC9 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC9 configuration bits are accessible by secure software only
            value: 1
      - name: IC10SEC
        description: Defines the secure protection of the IC10 divider configuration bits.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC10 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC10 configuration bits are accessible by secure software only
            value: 1
      - name: IC11SEC
        description: Defines the secure protection of the IC11 divider configuration bits.
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC11 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC11 configuration bits are accessible by secure software only
            value: 1
      - name: IC12SEC
        description: Defines the secure protection of the IC12 divider configuration bits.
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC12 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC12 configuration bits are accessible by secure software only
            value: 1
      - name: IC13SEC
        description: Defines the secure protection of the IC13 divider configuration bits.
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC13 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC13 configuration bits are accessible by secure software only
            value: 1
      - name: IC14SEC
        description: Defines the secure protection of the IC14 divider configuration bits.
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC14 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC14 configuration bits are accessible by secure software only
            value: 1
      - name: IC15SEC
        description: Defines the secure protection of the IC15 divider configuration bits.
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC15 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC15 configuration bits are accessible by secure software only
            value: 1
      - name: IC16SEC
        description: Defines the secure protection of the IC16 divider configuration bits.
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC16 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC16 configuration bits are accessible by secure software only
            value: 1
      - name: IC17SEC
        description: Defines the secure protection of the IC17 divider configuration bits.
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC17 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC17 configuration bits are accessible by secure software only
            value: 1
      - name: IC18SEC
        description: Defines the secure protection of the IC18 divider configuration bits.
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC18 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC18 configuration bits are accessible by secure software only
            value: 1
      - name: IC19SEC
        description: Defines the secure protection of the IC19 divider configuration bits.
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC19 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC19 configuration bits are accessible by secure software only
            value: 1
      - name: IC20SEC
        description: Defines the secure protection of the IC20 divider configuration bits.
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC20 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC20 configuration bits are accessible by secure software only
            value: 1
  - name: PRIVCFGR2
    displayName: PRIVCFGR2
    description: RCC divider privilege configuration register2
    addressOffset: 1956
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC1PV
        description: Defines the privilege protection of the IC1 divider configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC1 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC1 configuration bits are accessible by privilege software only
            value: 1
      - name: IC2PV
        description: Defines the privilege protection of the IC2 divider configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC2 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC2 configuration bits are accessible by privilege software only
            value: 1
      - name: IC3PV
        description: Defines the privilege protection of the IC3 divider configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC3 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC3 configuration bits are accessible by privilege software only
            value: 1
      - name: IC4PV
        description: Defines the privilege protection of the IC4 divider configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC4 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC4 configuration bits are accessible by privilege software only
            value: 1
      - name: IC5PV
        description: Defines the privilege protection of the IC5 divider configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC5 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC5 configuration bits are accessible by privilege software only
            value: 1
      - name: IC6PV
        description: Defines the privilege protection of the IC6 divider configuration bits.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC6 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC6 configuration bits are accessible by privilege software only
            value: 1
      - name: IC7PV
        description: Defines the privilege protection of the IC7 divider configuration bits.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC7 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC7 configuration bits are accessible by privilege software only
            value: 1
      - name: IC8PV
        description: Defines the privilege protection of the IC8 divider configuration bits.
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC8 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC8 configuration bits are accessible by privilege software only
            value: 1
      - name: IC9PV
        description: Defines the privilege protection of the IC9 divider configuration bits.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC9 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC9 configuration bits are accessible by privilege software only
            value: 1
      - name: IC10PV
        description: Defines the privilege protection of the IC10 divider configuration bits.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC10 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC10 configuration bits are accessible by privilege software only
            value: 1
      - name: IC11PV
        description: Defines the privilege protection of the IC11 divider configuration bits.
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC11 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC11 configuration bits are accessible by privilege software only
            value: 1
      - name: IC12PV
        description: Defines the privilege protection of the IC12 divider configuration bits.
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC12 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC12 configuration bits are accessible by privilege software only
            value: 1
      - name: IC13PV
        description: Defines the privilege protection of the IC13 divider configuration bits.
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC13 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC13 configuration bits are accessible by privilege software only
            value: 1
      - name: IC14PV
        description: Defines the privilege protection of the IC14 divider configuration bits.
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC14 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC14 configuration bits are accessible by privilege software only
            value: 1
      - name: IC15PV
        description: Defines the privilege protection of the IC15 divider configuration bits.
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC15 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC15 configuration bits are accessible by privilege software only
            value: 1
      - name: IC16PV
        description: Defines the privilege protection of the IC16 divider configuration bits.
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC16 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC16 configuration bits are accessible by privilege software only
            value: 1
      - name: IC17PV
        description: Defines the privilege protection of the IC17 divider configuration bits.
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC17 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC17 configuration bits are accessible by privilege software only
            value: 1
      - name: IC18PV
        description: Defines the privilege protection of the IC18 divider configuration bits.
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC18 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC18 configuration bits are accessible by privilege software only
            value: 1
      - name: IC19PV
        description: Defines the privilege protection of the IC19 divider configuration bits.
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC19 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC19 configuration bits are accessible by privilege software only
            value: 1
      - name: IC20PV
        description: Defines the privilege protection of the IC20 divider configuration bits.
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC20 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC20 configuration bits are accessible by privilege software only
            value: 1
  - name: LOCKCFGR2
    displayName: LOCKCFGR2
    description: RCC divider lock configuration register2
    addressOffset: 1960
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC1LOCK
        description: Defines the lock protection of the IC1 divider configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC1 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC1 configuration bits are accessible by lock software only
            value: 1
      - name: IC2LOCK
        description: Defines the lock protection of the IC2 divider configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC2 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC2 configuration bits are accessible by lock software only
            value: 1
      - name: IC3LOCK
        description: Defines the lock protection of the IC3 divider configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC3 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC3 configuration bits are accessible by lock software only
            value: 1
      - name: IC4LOCK
        description: Defines the lock protection of the IC4 divider configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC4 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC4 configuration bits are accessible by lock software only
            value: 1
      - name: IC5LOCK
        description: Defines the lock protection of the IC5 divider configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC5 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC5 configuration bits are accessible by lock software only
            value: 1
      - name: IC6LOCK
        description: Defines the lock protection of the IC6 divider configuration bits.
        bitOffset: 5
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC6 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC6 configuration bits are accessible by lock software only
            value: 1
      - name: IC7LOCK
        description: Defines the lock protection of the IC7 divider configuration bits.
        bitOffset: 6
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC7 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC7 configuration bits are accessible by lock software only
            value: 1
      - name: IC8LOCK
        description: Defines the lock protection of the IC8 divider configuration bits.
        bitOffset: 7
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC8 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC8 configuration bits are accessible by lock software only
            value: 1
      - name: IC9LOCK
        description: Defines the lock protection of the IC9 divider configuration bits.
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC9 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC9 configuration bits are accessible by lock software only
            value: 1
      - name: IC10LOCK
        description: Defines the lock protection of the IC10 divider configuration bits.
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC10 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC10 configuration bits are accessible by lock software only
            value: 1
      - name: IC11LOCK
        description: Defines the lock protection of the IC11 divider configuration bits.
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC11 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC11 configuration bits are accessible by lock software only
            value: 1
      - name: IC12LOCK
        description: Defines the lock protection of the IC12 divider configuration bits.
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC12 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC12 configuration bits are accessible by lock software only
            value: 1
      - name: IC13LOCK
        description: Defines the lock protection of the IC13 divider configuration bits.
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC13 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC13 configuration bits are accessible by lock software only
            value: 1
      - name: IC14LOCK
        description: Defines the lock protection of the IC14 divider configuration bits.
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC14 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC14 configuration bits are accessible by lock software only
            value: 1
      - name: IC15LOCK
        description: Defines the lock protection of the IC15 divider configuration bits.
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC15 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC15 configuration bits are accessible by lock software only
            value: 1
      - name: IC16LOCK
        description: Defines the lock protection of the IC16 divider configuration bits.
        bitOffset: 15
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC16 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC16 configuration bits are accessible by lock software only
            value: 1
      - name: IC17LOCK
        description: Defines the lock protection of the IC17 divider configuration bits.
        bitOffset: 16
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC17 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC17 configuration bits are accessible by lock software only
            value: 1
      - name: IC18LOCK
        description: Defines the lock protection of the IC18 divider configuration bits.
        bitOffset: 17
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC18 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC18 configuration bits are accessible by lock software only
            value: 1
      - name: IC19LOCK
        description: Defines the lock protection of the IC19 divider configuration bits.
        bitOffset: 18
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC19 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC19 configuration bits are accessible by lock software only
            value: 1
      - name: IC20LOCK
        description: Defines the lock protection of the IC20 divider configuration bits.
        bitOffset: 19
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: IC20 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC20 configuration bits are accessible by lock software only
            value: 1
  - name: PUBCFGR2
    displayName: PUBCFGR2
    description: RCC divider public configuration register2
    addressOffset: 1964
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC1PUB
        description: Defines the public protection of the IC1 divider configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC1 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC1 configuration bits are accessible by public software only
            value: 1
      - name: IC2PUB
        description: Defines the public protection of the IC2 divider configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC2 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC2 configuration bits are accessible by public software only
            value: 1
      - name: IC3PUB
        description: Defines the public protection of the IC3 divider configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC3 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC3 configuration bits are accessible by public software only
            value: 1
      - name: IC4PUB
        description: Defines the public protection of the IC4 divider configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC4 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC4 configuration bits are accessible by public software only
            value: 1
      - name: IC5PUB
        description: Defines the public protection of the IC5 divider configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC5 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC5 configuration bits are accessible by public software only
            value: 1
      - name: IC6PUB
        description: Defines the public protection of the IC6 divider configuration bits.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC6 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC6 configuration bits are accessible by public software only
            value: 1
      - name: IC7PUB
        description: Defines the public protection of the IC7 divider configuration bits.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC7 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC7 configuration bits are accessible by public software only
            value: 1
      - name: IC8PUB
        description: Defines the public protection of the IC8 divider configuration bits.
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC8 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC8 configuration bits are accessible by public software only
            value: 1
      - name: IC9PUB
        description: Defines the public protection of the IC9 divider configuration bits.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC9 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC9 configuration bits are accessible by public software only
            value: 1
      - name: IC10PUB
        description: Defines the public protection of the IC10 divider configuration bits.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC10 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC10 configuration bits are accessible by public software only
            value: 1
      - name: IC11PUB
        description: Defines the public protection of the IC11 divider configuration bits.
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC11 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC11 configuration bits are accessible by public software only
            value: 1
      - name: IC12PUB
        description: Defines the public protection of the IC12 divider configuration bits.
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC12 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC12 configuration bits are accessible by public software only
            value: 1
      - name: IC13PUB
        description: Defines the public protection of the IC13 divider configuration bits.
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC13 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC13 configuration bits are accessible by public software only
            value: 1
      - name: IC14PUB
        description: Defines the public protection of the IC14 divider configuration bits.
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC14 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC14 configuration bits are accessible by public software only
            value: 1
      - name: IC15PUB
        description: Defines the public protection of the IC15 divider configuration bits.
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC15 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC15 configuration bits are accessible by public software only
            value: 1
      - name: IC16PUB
        description: Defines the public protection of the IC16 divider configuration bits.
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC16 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC16 configuration bits are accessible by public software only
            value: 1
      - name: IC17PUB
        description: Defines the public protection of the IC17 divider configuration bits.
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC17 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC17 configuration bits are accessible by public software only
            value: 1
      - name: IC18PUB
        description: Defines the public protection of the IC18 divider configuration bits.
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC18 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC18 configuration bits are accessible by public software only
            value: 1
      - name: IC19PUB
        description: Defines the public protection of the IC19 divider configuration bits.
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC19 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC19 configuration bits are accessible by public software only
            value: 1
      - name: IC20PUB
        description: Defines the public protection of the IC20 divider configuration bits.
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IC20 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: IC20 configuration bits are accessible by public software only
            value: 1
  - name: SECCFGR3
    displayName: SECCFGR3
    description: RCC system secure configuration register3
    addressOffset: 1968
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODSEC
        description: Defines the secure protection of the MOD system configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MOD configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: MOD configuration bits are accessible by secure software only
            value: 1
      - name: SYSSEC
        description: Defines the secure protection of the SYS system configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYS configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: SYS configuration bits are accessible by secure software only
            value: 1
      - name: BUSSEC
        description: Defines the secure protection of the BUS system configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUS configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: BUS configuration bits are accessible by secure software only
            value: 1
      - name: PERSEC
        description: Defines the secure protection of the PER system configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PER configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: PER configuration bits are accessible by secure software only
            value: 1
      - name: INTSEC
        description: Defines the secure protection of the INT system configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: INT configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: INT configuration bits are accessible by secure software only
            value: 1
      - name: RSTSEC
        description: Defines the secure protection of the RST system configuration bits.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RST configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: RST configuration bits are accessible by secure software only
            value: 1
      - name: DFTSEC
        description: Defines the secure protection of the DFT system configuration bits.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DFT configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: DFT configuration bits are accessible by secure software only
            value: 1
  - name: PRIVCFGR3
    displayName: PRIVCFGR3
    description: RCC system privilege configuration register3
    addressOffset: 1972
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODPV
        description: Defines the privilege protection of the MOD system configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MOD configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: MOD configuration bits are accessible by privilege software only
            value: 1
      - name: SYSPV
        description: Defines the privilege protection of the SYS system configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYS configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: SYS configuration bits are accessible by privilege software only
            value: 1
      - name: BUSPV
        description: Defines the privilege protection of the BUS system configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUS configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: BUS configuration bits are accessible by privilege software only
            value: 1
      - name: PERPV
        description: Defines the privilege protection of the PER system configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PER configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: PER configuration bits are accessible by privilege software only
            value: 1
      - name: INTPV
        description: Defines the privilege protection of the INT system configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: INT configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: INT configuration bits are accessible by privilege software only
            value: 1
      - name: RSTPV
        description: Defines the privilege protection of the RST system configuration bits.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RST configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: RST configuration bits are accessible by privilege software only
            value: 1
      - name: DFTPV
        description: Defines the privilege protection of the DFT system configuration bits.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DFT configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: DFT configuration bits are accessible by privilege software only
            value: 1
  - name: LOCKCFGR3
    displayName: LOCKCFGR3
    description: RCC system lock configuration register3
    addressOffset: 1976
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODLOCK
        description: Defines the lock protection of the MOD system configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: MOD configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: MOD configuration bits are accessible by lock software only
            value: 1
      - name: SYSLOCK
        description: Defines the lock protection of the SYS system configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: SYS configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: SYS configuration bits are accessible by lock software only
            value: 1
      - name: BUSLOCK
        description: Defines the lock protection of the BUS system configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: BUS configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: BUS configuration bits are accessible by lock software only
            value: 1
      - name: PERLOCK
        description: Defines the lock protection of the PER system configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: PER configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: PER configuration bits are accessible by lock software only
            value: 1
      - name: INTLOCK
        description: Defines the lock protection of the INT system configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: INT configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: INT configuration bits are accessible by lock software only
            value: 1
      - name: RSTLOCK
        description: Defines the lock protection of the RST system configuration bits.
        bitOffset: 5
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: RST configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: RST configuration bits are accessible by lock software only
            value: 1
      - name: DFTLOCK
        description: Defines the lock protection of the DFT system configuration bits.
        bitOffset: 6
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: DFT configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: DFT configuration bits are accessible by lock software only
            value: 1
  - name: PUBCFGR3
    displayName: PUBCFGR3
    description: RCC system public configuration register3
    addressOffset: 1980
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODPUB
        description: Defines the public protection of the MOD system configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MOD configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: MOD configuration bits are accessible by public software only
            value: 1
      - name: SYSPUB
        description: Defines the public protection of the SYS system configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYS configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: SYS configuration bits are accessible by public software only
            value: 1
      - name: BUSPUB
        description: Defines the public protection of the BUS system configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUS configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: BUS configuration bits are accessible by public software only
            value: 1
      - name: PERPUB
        description: Defines the public protection of the PER system configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PER configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: PER configuration bits are accessible by public software only
            value: 1
      - name: INTPUB
        description: Defines the public protection of the INT system configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: INT configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: INT configuration bits are accessible by public software only
            value: 1
      - name: RSTPUB
        description: Defines the public protection of the RST system configuration bits.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RST configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: RST configuration bits are accessible by public software only
            value: 1
      - name: DFTPUB
        description: Defines the public protection of the DFT system configuration bits.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DFT configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: DFT configuration bits are accessible by public software only
            value: 1
  - name: SECCFGR4
    displayName: SECCFGR4
    description: RCC bus secure configuration register4
    addressOffset: 1984
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNSEC
        description: Defines the secure protection of the ACLKN bus configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ACLKN configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: ACLKN configuration bits are accessible by secure software only
            value: 1
      - name: ACLKNCSEC
        description: Defines the secure protection of the ACLKNC bus configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ACLKNC configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: ACLKNC configuration bits are accessible by secure software only
            value: 1
      - name: AHBMSEC
        description: Defines the secure protection of the AHBM bus configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBM configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHBM configuration bits are accessible by secure software only
            value: 1
      - name: AHB1SEC
        description: Defines the secure protection of the AHB1 bus configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB1 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB1 configuration bits are accessible by secure software only
            value: 1
      - name: AHB2SEC
        description: Defines the secure protection of the AHB2 bus configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB2 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB2 configuration bits are accessible by secure software only
            value: 1
      - name: AHB3SEC
        description: Defines the secure protection of the AHB3 bus configuration bits.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB3 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB3 configuration bits are accessible by secure software only
            value: 1
      - name: AHB4SEC
        description: Defines the secure protection of the AHB4 bus configuration bits.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB4 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB4 configuration bits are accessible by secure software only
            value: 1
      - name: AHB5SEC
        description: Defines the secure protection of the AHB5 bus configuration bits.
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB5 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB5 configuration bits are accessible by secure software only
            value: 1
      - name: APB1SEC
        description: Defines the secure protection of the APB1 bus configuration bits.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB1 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB1 configuration bits are accessible by secure software only
            value: 1
      - name: APB2SEC
        description: Defines the secure protection of the APB2 bus configuration bits.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB2 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB2 configuration bits are accessible by secure software only
            value: 1
      - name: APB3SEC
        description: Defines the secure protection of the APB3 bus configuration bits.
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB3 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB3 configuration bits are accessible by secure software only
            value: 1
      - name: APB4SEC
        description: Defines the secure protection of the APB4 bus configuration bits.
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB4 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB4 configuration bits are accessible by secure software only
            value: 1
      - name: APB5SEC
        description: Defines the secure protection of the APB5 bus configuration bits.
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB5 configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB5 configuration bits are accessible by secure software only
            value: 1
      - name: NOCSEC
        description: Defines the secure protection of the NOC bus configuration bits.
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NOC configuration bits are accessible by non-secure software only (default after reset)
            value: 0
          - name: B_0x1
            description: NOC configuration bits are accessible by secure software only
            value: 1
  - name: PRIVCFGR4
    displayName: PRIVCFGR4
    description: RCC bus privilege configuration register4
    addressOffset: 1988
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNPV
        description: Defines the privilege protection of the ACLKN bus configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ACLKN configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: ACLKN configuration bits are accessible by privilege software only
            value: 1
      - name: ACLKNCPV
        description: Defines the privilege protection of the ACLKNC bus configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ACLKNC configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: ACLKNC configuration bits are accessible by privilege software only
            value: 1
      - name: AHBMPV
        description: Defines the privilege protection of the AHBM bus configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBM configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHBM configuration bits are accessible by privilege software only
            value: 1
      - name: AHB1PV
        description: Defines the privilege protection of the AHB1 bus configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB1 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB1 configuration bits are accessible by privilege software only
            value: 1
      - name: AHB2PV
        description: Defines the privilege protection of the AHB2 bus configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB2 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB2 configuration bits are accessible by privilege software only
            value: 1
      - name: AHB3PV
        description: Defines the privilege protection of the AHB3 bus configuration bits.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB3 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB3 configuration bits are accessible by privilege software only
            value: 1
      - name: AHB4PV
        description: Defines the privilege protection of the AHB4 bus configuration bits.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB4 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB4 configuration bits are accessible by privilege software only
            value: 1
      - name: AHB5PV
        description: Defines the privilege protection of the AHB5 bus configuration bits.
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB5 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB5 configuration bits are accessible by privilege software only
            value: 1
      - name: APB1PV
        description: Defines the privilege protection of the APB1 bus configuration bits.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB1 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB1 configuration bits are accessible by privilege software only
            value: 1
      - name: APB2PV
        description: Defines the privilege protection of the APB2 bus configuration bits.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB2 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB2 configuration bits are accessible by privilege software only
            value: 1
      - name: APB3PV
        description: Defines the privilege protection of the APB3 bus configuration bits.
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB3 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB3 configuration bits are accessible by privilege software only
            value: 1
      - name: APB4PV
        description: Defines the privilege protection of the APB4 bus configuration bits.
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB4 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB4 configuration bits are accessible by privilege software only
            value: 1
      - name: APB5PV
        description: Defines the privilege protection of the APB5 bus configuration bits.
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB5 configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB5 configuration bits are accessible by privilege software only
            value: 1
      - name: NOCPV
        description: Defines the privilege protection of the NOC bus configuration bits.
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NOC configuration bits are accessible by non-privilege software only (default after reset)
            value: 0
          - name: B_0x1
            description: NOC configuration bits are accessible by privilege software only
            value: 1
  - name: LOCKCFGR4
    displayName: LOCKCFGR4
    description: RCC bus lock configuration register4
    addressOffset: 1992
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNLOCK
        description: Defines the lock protection of the ACLKN bus configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: ACLKN configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: ACLKN configuration bits are accessible by lock software only
            value: 1
      - name: ACLKNCLOCK
        description: Defines the lock protection of the ACLKNC bus configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: ACLKNC configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: ACLKNC configuration bits are accessible by lock software only
            value: 1
      - name: AHBMLOCK
        description: Defines the lock protection of the AHBM bus configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: AHBM configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHBM configuration bits are accessible by lock software only
            value: 1
      - name: AHB1LOCK
        description: Defines the lock protection of the AHB1 bus configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: AHB1 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB1 configuration bits are accessible by lock software only
            value: 1
      - name: AHB2LOCK
        description: Defines the lock protection of the AHB2 bus configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: AHB2 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB2 configuration bits are accessible by lock software only
            value: 1
      - name: AHB3LOCK
        description: Defines the lock protection of the AHB3 bus configuration bits.
        bitOffset: 5
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: AHB3 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB3 configuration bits are accessible by lock software only
            value: 1
      - name: AHB4LOCK
        description: Defines the lock protection of the AHB4 bus configuration bits.
        bitOffset: 6
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: AHB4 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB4 configuration bits are accessible by lock software only
            value: 1
      - name: AHB5LOCK
        description: Defines the lock protection of the AHB5 bus configuration bits.
        bitOffset: 7
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: AHB5 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB5 configuration bits are accessible by lock software only
            value: 1
      - name: APB1LOCK
        description: Defines the lock protection of the APB1 bus configuration bits.
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: APB1 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB1 configuration bits are accessible by lock software only
            value: 1
      - name: APB2LOCK
        description: Defines the lock protection of the APB2 bus configuration bits.
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: APB2 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB2 configuration bits are accessible by lock software only
            value: 1
      - name: APB3LOCK
        description: Defines the lock protection of the APB3 bus configuration bits.
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: APB3 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB3 configuration bits are accessible by lock software only
            value: 1
      - name: APB4LOCK
        description: Defines the lock protection of the APB4 bus configuration bits.
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: APB4 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB4 configuration bits are accessible by lock software only
            value: 1
      - name: APB5LOCK
        description: Defines the lock protection of the APB5 bus configuration bits.
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: APB5 configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB5 configuration bits are accessible by lock software only
            value: 1
      - name: NOCLOCK
        description: Defines the lock protection of the NOC bus configuration bits.
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: NOC configuration bits are accessible by non-lock software only (default after reset)
            value: 0
          - name: B_0x1
            description: NOC configuration bits are accessible by lock software only
            value: 1
  - name: PUBCFGR4
    displayName: PUBCFGR4
    description: RCC bus public configuration register4
    addressOffset: 1996
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNPUB
        description: Defines the public protection of the ACLKN bus configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ACLKN configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: ACLKN configuration bits are accessible by public software only
            value: 1
      - name: ACLKNCPUB
        description: Defines the public protection of the ACLKNC bus configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ACLKNC configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: ACLKNC configuration bits are accessible by public software only
            value: 1
      - name: AHBMPUB
        description: Defines the public protection of the AHBM bus configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBM configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHBM configuration bits are accessible by public software only
            value: 1
      - name: AHB1PUB
        description: Defines the public protection of the AHB1 bus configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB1 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB1 configuration bits are accessible by public software only
            value: 1
      - name: AHB2PUB
        description: Defines the public protection of the AHB2 bus configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB2 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB2 configuration bits are accessible by public software only
            value: 1
      - name: AHB3PUB
        description: Defines the public protection of the AHB3 bus configuration bits.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB3 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB3 configuration bits are accessible by public software only
            value: 1
      - name: AHB4PUB
        description: Defines the public protection of the AHB4 bus configuration bits.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB4 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB4 configuration bits are accessible by public software only
            value: 1
      - name: AHB5PUB
        description: Defines the public protection of the AHB5 bus configuration bits.
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB5 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHB5 configuration bits are accessible by public software only
            value: 1
      - name: APB1PUB
        description: Defines the public protection of the APB1 bus configuration bits.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB1 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB1 configuration bits are accessible by public software only
            value: 1
      - name: APB2PUB
        description: Defines the public protection of the APB2 bus configuration bits.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB2 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB2 configuration bits are accessible by public software only
            value: 1
      - name: APB3PUB
        description: Defines the public protection of the APB3 bus configuration bits.
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB3 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB3 configuration bits are accessible by public software only
            value: 1
      - name: APB4PUB
        description: Defines the public protection of the APB4 bus configuration bits.
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB4 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB4 configuration bits are accessible by public software only
            value: 1
      - name: APB5PUB
        description: Defines the public protection of the APB5 bus configuration bits.
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: APB5 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: APB5 configuration bits are accessible by public software only
            value: 1
      - name: NOCPUB
        description: Defines the public protection of the NOC bus configuration bits.
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NOC configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: NOC configuration bits are accessible by public software only
            value: 1
  - name: PUBCFGR5
    displayName: PUBCFGR5
    description: RCC bus public configuration register4
    addressOffset: 2000
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AXISRAM3PUB
        description: Defines the public protection of the AXISRAM3 bus configuration bits.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM3 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM3 configuration bits are accessible by public software only
            value: 1
      - name: AXISRAM4PUB
        description: Defines the public protection of the AXISRAM4 bus configuration bits.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM4 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM4 configuration bits are accessible by public software only
            value: 1
      - name: AXISRAM5PUB
        description: Defines the public protection of the AXISRAM5 bus configuration bits.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM5 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM5 configuration bits are accessible by public software only
            value: 1
      - name: AXISRAM6PUB
        description: Defines the public protection of the AXISRAM6 bus configuration bits.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM6 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM6 configuration bits are accessible by public software only
            value: 1
      - name: AHBSRAM1PUB
        description: Defines the public protection of the AHBSRAM1 bus configuration bits.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBSRAM1 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHBSRAM1 configuration bits are accessible by public software only
            value: 1
      - name: AHBSRAM2PUB
        description: Defines the public protection of the AHBSRAM2 bus configuration bits.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBSRAM2 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: AHBSRAM2 configuration bits are accessible by public software only
            value: 1
      - name: BKPSRAMPUB
        description: Defines the public protection of the BKPSRAM bus configuration bits.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BKPSRAM configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: BKPSRAM configuration bits are accessible by public software only
            value: 1
      - name: AXISRAM1PUB
        description: Defines the public protection of the AXISRAM1 bus configuration bits.
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM1 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM1 configuration bits are accessible by public software only
            value: 1
      - name: AXISRAM2PUB
        description: Defines the public protection of the AXISRAM2 bus configuration bits.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM2 configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: AXISRAM2 configuration bits are accessible by public software only
            value: 1
      - name: FLEXRAMPUB
        description: Defines the public protection of the FLEXRAM bus configuration bits.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FLEXRAM configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: FLEXRAM configuration bits are accessible by public software only
            value: 1
      - name: NPUCACHERAMPUB
        description: Defines the public protection of the NPUCACHERAM bus configuration bits.
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NPUCACHERAM configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: NPUCACHERAM configuration bits are accessible by public software only
            value: 1
      - name: VENCRAMPUB
        description: Defines the public protection of the VENCRAM bus configuration bits.
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VENCRAM configuration bits are accessible by non-public software only (default after reset)
            value: 0
          - name: B_0x1
            description: VENCRAM configuration bits are accessible by public software only
            value: 1
  - name: CSR
    displayName: CSR
    description: RCC control set register
    addressOffset: 2048
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIONS
        description: LSI oscillator enable in Run/Sleep mode.
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: LSEONS
        description: LSE oscillator enable in Run/Sleep mode.
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: MSIONS
        description: MSI oscillator enable in Run/Sleep mode.
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: HSIONS
        description: HSI oscillator enable in Run/Sleep mode.
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: HSEONS
        description: HSE oscillator enable in Run/Sleep mode.
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: PLL1ONS
        description: PLL1 oscillator enable in Run/Sleep mode.
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: PLL2ONS
        description: PLL2 oscillator enable in Run/Sleep mode.
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: PLL3ONS
        description: PLL3 oscillator enable in Run/Sleep mode.
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: PLL4ONS
        description: PLL4 oscillator enable in Run/Sleep mode.
        bitOffset: 11
        bitWidth: 1
        access: write-only
  - name: STOPCSR
    displayName: STOPCSR
    description: RCC Stop configuration register
    addressOffset: 2056
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MSISTOPENS
        description: MSISTOPENS
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: HSISTOPENS
        description: HSISTOPENS
        bitOffset: 1
        bitWidth: 1
        access: write-only
  - name: BUSRSTSR
    displayName: BUSRSTSR
    description: RCC bus reset set register
    addressOffset: 2564
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNRSTS
        description: ACLKN reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: AHBMRSTS
        description: AHBM reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AHB1RSTS
        description: AHB1 reset
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHB2RSTS
        description: AHB2 reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHB3RSTS
        description: AHB3 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: AHB4RSTS
        description: AHB4 reset
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AHB5RSTS
        description: AHB5 reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: APB1RSTS
        description: APB1 reset
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: APB2RSTS
        description: APB2 reset
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: APB3RSTS
        description: APB3 reset
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: APB4RSTS
        description: APB4 reset
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: APB5RSTS
        description: APB5 reset
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: NOCRSTS
        description: NOC reset
        bitOffset: 13
        bitWidth: 1
        access: write-only
  - name: MISCRSTSR
    displayName: MISCRSTSR
    description: RCC miscellaneous reset register
    addressOffset: 2568
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBGRSTS
        description: DBG reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: XSPIPHY1RSTS
        description: XSPIPHY1 reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: XSPIPHY2RSTS
        description: XSPIPHY2 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: SDMMC1DLLRSTS
        description: SDMMC1DLL reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: SDMMC2DLLRSTS
        description: SDMMC2DLL reset
        bitOffset: 8
        bitWidth: 1
        access: write-only
  - name: MEMRSTSR
    displayName: MEMRSTSR
    description: RCC memory reset register
    addressOffset: 2572
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AXISRAM3RSTS
        description: AXISRAM3 reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: AXISRAM4RSTS
        description: AXISRAM4 reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AXISRAM5RSTS
        description: AXISRAM5 reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AXISRAM6RSTS
        description: AXISRAM6 reset
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHBSRAM1RSTS
        description: AHBSRAM1 reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHBSRAM2RSTS
        description: AHBSRAM2 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: AXISRAM1RSTS
        description: AXISRAM1 reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: AXISRAM2RSTS
        description: AXISRAM2 reset
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: FLEXRAMRSTS
        description: FLEXRAM reset
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: NPUCACHERAMRSTS
        description: NPUCACHERAM reset
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: VENCRAMRSTS
        description: VENCRAM reset
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: BOOTROMRSTS
        description: BOOTROM reset
        bitOffset: 12
        bitWidth: 1
        access: write-only
  - name: AHB1RSTSR
    displayName: AHB1RSTSR
    description: RCC AHB1 reset register
    addressOffset: 2576
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPDMA1RSTS
        description: GPDMA1 reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: ADC12RSTS
        description: ADC12 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
  - name: AHB2RSTSR
    displayName: AHB2RSTSR
    description: RCC AHB2 reset register
    addressOffset: 2580
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RAMCFGRSTS
        description: RAMCFG reset
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: MDF1RSTS
        description: MDF1 reset
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: ADF1RSTS
        description: ADF1 reset
        bitOffset: 17
        bitWidth: 1
        access: write-only
  - name: AHB3RSTSR
    displayName: AHB3RSTSR
    description: RCC AHB3 reset register
    addressOffset: 2584
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RNGRSTS
        description: RNG reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: HASHRSTS
        description: HASH reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: CRYPRSTS
        description: CRYP reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: SAESRSTS
        description: SAES reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: PKARSTS
        description: PKA reset
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: IACRSTS
        description: IAC reset
        bitOffset: 10
        bitWidth: 1
        access: write-only
  - name: AHB4RSTSR
    displayName: AHB4RSTSR
    description: RCC AHB4 reset register
    addressOffset: 2588
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOARSTS
        description: GPIOA reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: GPIOBRSTS
        description: GPIOB reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: GPIOCRSTS
        description: GPIOC reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: GPIODRSTS
        description: GPIOD reset
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: GPIOERSTS
        description: GPIOE reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: GPIOFRSTS
        description: GPIOF reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: GPIOGRSTS
        description: GPIOG reset
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: GPIOHRSTS
        description: GPIOH reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: GPIONRSTS
        description: GPION reset
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: GPIOORSTS
        description: GPIOO reset
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: GPIOPRSTS
        description: GPIOP reset
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: GPIOQRSTS
        description: GPIOQ reset
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: PWRRSTS
        description: PWR reset
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: CRCRSTS
        description: CRC reset
        bitOffset: 19
        bitWidth: 1
        access: write-only
  - name: AHB5RSTSR
    displayName: AHB5RSTSR
    description: RCC AHB5 reset register
    addressOffset: 2592
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPDMA1RSTS
        description: HPDMA1 reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: DMA2DRSTS
        description: DMA2D reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: JPEGRSTS
        description: JPEG reset
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: FMCRSTS
        description: FMC reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: XSPI1RSTS
        description: XSPI1 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: PSSIRSTS
        description: PSSI reset
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: SDMMC2RSTS
        description: SDMMC2 reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: SDMMC1RSTS
        description: SDMMC1 reset
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: XSPI2RSTS
        description: XSPI2 reset
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: XSPIMRSTS
        description: XSPIM reset
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: XSPI3RSTS
        description: XSPI3 reset
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: MCE4RSTS
        description: MCE4 reset
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: GFXMMURSTS
        description: GFXMMU reset
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: GPURSTS
        description: GPU reset
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: SYSCFGOTGHSPHY1RSTS
        description: SYSCFGOTGHSPHY1 reset
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: SYSCFGOTGHSPHY2RSTS
        description: SYSCFGOTGHSPHY2 reset
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: ETH1RSTS
        description: ETH1 reset
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: OTG1RSTS
        description: OTG1 reset
        bitOffset: 26
        bitWidth: 1
        access: write-only
      - name: OTGPHY1RSTS
        description: OTGPHY1 reset
        bitOffset: 27
        bitWidth: 1
        access: write-only
      - name: OTGPHY2RSTS
        description: OTGPHY2 reset
        bitOffset: 28
        bitWidth: 1
        access: write-only
      - name: OTG2RSTS
        description: OTG2 reset
        bitOffset: 29
        bitWidth: 1
        access: write-only
      - name: NPUCACHERSTS
        description: NPUCACHE reset
        bitOffset: 30
        bitWidth: 1
        access: write-only
      - name: NPURSTS
        description: NPU reset
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB1LRSTSR
    displayName: APB1LRSTSR
    description: RCC APB1L reset register
    addressOffset: 2596
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2RSTS
        description: TIM2 reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: TIM3RSTS
        description: TIM3 reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: TIM4RSTS
        description: TIM4 reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: TIM5RSTS
        description: TIM5 reset
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: TIM6RSTS
        description: TIM6 reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: TIM7RSTS
        description: TIM7 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: TIM12RSTS
        description: TIM12 reset
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: TIM13RSTS
        description: TIM13 reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: TIM14RSTS
        description: TIM14 reset
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: LPTIM1RSTS
        description: LPTIM1 reset
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: WWDGRSTS
        description: WWDG reset
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: TIM10RSTS
        description: TIM10 reset
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: TIM11RSTS
        description: TIM11 reset
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: SPI2RSTS
        description: SPI2 reset
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: SPI3RSTS
        description: SPI3 reset
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: SPDIFRX1RSTS
        description: SPDIFRX1 reset
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: USART2RSTS
        description: USART2 reset
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: USART3RSTS
        description: USART3 reset
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: UART4RSTS
        description: UART4 reset
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: UART5RSTS
        description: UART5 reset
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: I2C1RSTS
        description: I2C1 reset
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: I2C2RSTS
        description: I2C2 reset
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: I2C3RSTS
        description: I2C3 reset
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: I3C1RSTS
        description: I3C1 reset
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: I3C2RSTS
        description: I3C2 reset
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: UART7RSTS
        description: UART7 reset
        bitOffset: 30
        bitWidth: 1
        access: write-only
      - name: UART8RSTS
        description: UART8 reset
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB1HRSTSR
    displayName: APB1HRSTSR
    description: RCC APB1H reset register
    addressOffset: 2600
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MDIOSRSTS
        description: MDIOS reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: FDCANRSTS
        description: FDCAN reset
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: UCPD1RSTS
        description: UCPD1 reset
        bitOffset: 18
        bitWidth: 1
        access: write-only
  - name: APB2RSTSR
    displayName: APB2RSTSR
    description: RCC APB2 reset register
    addressOffset: 2604
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1RSTS
        description: TIM1 reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: TIM8RSTS
        description: TIM8 reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: USART1RSTS
        description: USART1 reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: USART6RSTS
        description: USART6 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: UART9RSTS
        description: UART9 reset
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: USART10RSTS
        description: USART10 reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: SPI1RSTS
        description: SPI1 reset
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: SPI4RSTS
        description: SPI4 reset
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: TIM18RSTS
        description: TIM18 reset
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: TIM15RSTS
        description: TIM15 reset
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: TIM16RSTS
        description: TIM16 reset
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: TIM17RSTS
        description: TIM17 reset
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: TIM9RSTS
        description: TIM9 reset
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: SPI5RSTS
        description: SPI5 reset
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: SAI1RSTS
        description: SAI1 reset
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: SAI2RSTS
        description: SAI2 reset
        bitOffset: 22
        bitWidth: 1
        access: write-only
  - name: APB4LRSTSR
    displayName: APB4LRSTSR
    description: RCC APB4L reset register
    addressOffset: 2612
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HDPRSTS
        description: HDP reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: LPUART1RSTS
        description: LPUART1 reset
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: SPI6RSTS
        description: SPI6 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: I2C4RSTS
        description: I2C4 reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: LPTIM2RSTS
        description: LPTIM2 reset
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: LPTIM3RSTS
        description: LPTIM3 reset
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: LPTIM4RSTS
        description: LPTIM4 reset
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: LPTIM5RSTS
        description: LPTIM5 reset
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: VREFBUFRSTS
        description: VREFBUF reset
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: RTCRSTS
        description: RTC reset
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: R2GRETRSTS
        description: R2GRET reset
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: R2GNPURSTS
        description: R2GNPU reset
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: SERFRSTS
        description: SERF reset
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB4HRSTSR
    displayName: APB4HRSTSR
    description: RCC APB4H reset register
    addressOffset: 2616
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SYSCFGRSTS
        description: SYSCFG reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: DTSRSTS
        description: DTS reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: BUSPERFMRSTS
        description: BUSPERFM reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
  - name: APB5RSTSR
    displayName: APB5RSTSR
    description: RCC APB5 reset register
    addressOffset: 2620
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTDCRSTS
        description: LTDC reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: DCMIPPRSTS
        description: DCMIPP reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: GFXTIMRSTS
        description: GFXTIM reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: VENCRSTS
        description: VENC reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: CSIRSTS
        description: CSI reset
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: DIVENSR
    displayName: DIVENSR
    description: RCC Divider enable register
    addressOffset: 2624
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC1ENS
        description: IC1 enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: IC2ENS
        description: IC2 enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: IC3ENS
        description: IC3 enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: IC4ENS
        description: IC4 enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: IC5ENS
        description: IC5 enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: IC6ENS
        description: IC6 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: IC7ENS
        description: IC7 enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: IC8ENS
        description: IC8 enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: IC9ENS
        description: IC9 enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: IC10ENS
        description: IC10 enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: IC11ENS
        description: IC11 enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: IC12ENS
        description: IC12 enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: IC13ENS
        description: IC13 enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: IC14ENS
        description: IC14 enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: IC15ENS
        description: IC15 enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: IC16ENS
        description: IC16 enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: IC17ENS
        description: IC17 enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: IC18ENS
        description: IC18 enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: IC19ENS
        description: IC19 enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: IC20ENS
        description: IC20 enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
  - name: BUSENSR
    displayName: BUSENSR
    description: RCC bus enable register
    addressOffset: 2628
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNENS
        description: ACLKN enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: ACLKNCENS
        description: ACLKNC enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AHBMENS
        description: AHBM enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AHB1ENS
        description: AHB1 enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHB2ENS
        description: AHB2 enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHB3ENS
        description: AHB3 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: AHB4ENS
        description: AHB4 enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AHB5ENS
        description: AHB5 enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: APB1ENS
        description: APB1 enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: APB2ENS
        description: APB2 enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: APB3ENS
        description: APB3 enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: APB4ENS
        description: APB4 enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: APB5ENS
        description: APB5 enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
  - name: MISCENSR
    displayName: MISCENSR
    description: RCC miscellaneous enable register
    addressOffset: 2632
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBGENS
        description: DBG enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: MCO1ENS
        description: MCO1 enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: MCO2ENS
        description: MCO2 enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: XSPIPHYCOMPENS
        description: XSPIPHYCOMP enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: PERENS
        description: PER enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: MEMENSR
    displayName: MEMENSR
    description: RCC memory enable register
    addressOffset: 2636
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AXISRAM3ENS
        description: AXISRAM3 enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: AXISRAM4ENS
        description: AXISRAM4 enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AXISRAM5ENS
        description: AXISRAM5 enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AXISRAM6ENS
        description: AXISRAM6 enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHBSRAM1ENS
        description: AHBSRAM1 enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHBSRAM2ENS
        description: AHBSRAM2 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: BKPSRAMENS
        description: BKPSRAM enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AXISRAM1ENS
        description: AXISRAM1 enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: AXISRAM2ENS
        description: AXISRAM2 enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: FLEXRAMENS
        description: FLEXRAM enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: NPUCACHERAMENS
        description: NPUCACHERAM enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: VENCRAMENS
        description: VENCRAM enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: BOOTROMENS
        description: BOOTROM enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
  - name: AHB1ENSR
    displayName: AHB1ENSR
    description: RCC AHB1 enable register
    addressOffset: 2640
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPDMA1ENS
        description: GPDMA1 enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: ADC12ENS
        description: ADC12 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
  - name: AHB2ENSR
    displayName: AHB2ENSR
    description: RCC AHB2 enable register
    addressOffset: 2644
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RAMCFGENS
        description: RAMCFG enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: MDF1ENS
        description: MDF1 enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: ADF1ENS
        description: ADF1 enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
  - name: AHB3ENSR
    displayName: AHB3ENSR
    description: RCC AHB3 enable register
    addressOffset: 2648
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RNGENS
        description: RNG enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: HASHENS
        description: HASH enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: CRYPENS
        description: CRYP enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: SAESENS
        description: SAES enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: PKAENS
        description: PKA enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: RIFSCENS
        description: RIFSC enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: IACENS
        description: IAC enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: RISAFENS
        description: RISAF enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
  - name: AHB4ENSR
    displayName: AHB4ENSR
    description: RCC AHB4 enable register
    addressOffset: 2652
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOAENS
        description: GPIOA enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: GPIOBENS
        description: GPIOB enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: GPIOCENS
        description: GPIOC enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: GPIODENS
        description: GPIOD enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: GPIOEENS
        description: GPIOE enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: GPIOFENS
        description: GPIOF enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: GPIOGENS
        description: GPIOG enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: GPIOHENS
        description: GPIOH enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: GPIONENS
        description: GPION enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: GPIOOENS
        description: GPIOO enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: GPIOPENS
        description: GPIOP enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: GPIOQENS
        description: GPIOQ enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: PWRENS
        description: PWR enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: CRCENS
        description: CRC enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
  - name: AHB5ENSR
    displayName: AHB5ENSR
    description: RCC AHB5 enable register
    addressOffset: 2656
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPDMA1ENS
        description: HPDMA1 enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: DMA2DENS
        description: DMA2D enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: JPEGENS
        description: JPEG enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: FMCENS
        description: FMC enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: XSPI1ENS
        description: XSPI1 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: PSSIENS
        description: PSSI enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: SDMMC2ENS
        description: SDMMC2 enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: SDMMC1ENS
        description: SDMMC1 enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: XSPI2ENS
        description: XSPI2 enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: XSPIMENS
        description: XSPIM enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: MCE1ENS
        description: MCE1 enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: MCE2ENS
        description: MCE2 enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: MCE3ENS
        description: MCE3 enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: XSPI3ENS
        description: XSPI3 enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: MCE4ENS
        description: MCE4 enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: GFXMMUENS
        description: GFXMMU enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: GPUENS
        description: GPU enable
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: ETH1MACENS
        description: ETH1MAC enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: ETH1TXENS
        description: ETH1TX enable
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: ETH1RXENS
        description: ETH1RX enable
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: ETH1ENS
        description: ETH1 enable
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: OTG1ENS
        description: OTG1 enable
        bitOffset: 26
        bitWidth: 1
        access: write-only
      - name: OTGPHY1ENS
        description: OTGPHY1 enable
        bitOffset: 27
        bitWidth: 1
        access: write-only
      - name: OTGPHY2ENS
        description: OTGPHY2 enable
        bitOffset: 28
        bitWidth: 1
        access: write-only
      - name: OTG2ENS
        description: OTG2 enable
        bitOffset: 29
        bitWidth: 1
        access: write-only
      - name: NPUCACHEENS
        description: NPUCACHE enable
        bitOffset: 30
        bitWidth: 1
        access: write-only
      - name: NPUENS
        description: NPU enable
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB1LENSR
    displayName: APB1LENSR
    description: RCC APB1L enable register
    addressOffset: 2660
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2ENS
        description: TIM2 enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: TIM3ENS
        description: TIM3 enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: TIM4ENS
        description: TIM4 enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: TIM5ENS
        description: TIM5 enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: TIM6ENS
        description: TIM6 enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: TIM7ENS
        description: TIM7 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: TIM12ENS
        description: TIM12 enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: TIM13ENS
        description: TIM13 enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: TIM14ENS
        description: TIM14 enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: LPTIM1ENS
        description: LPTIM1 enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: WWDGENS
        description: WWDG enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: TIM10ENS
        description: TIM10 enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: TIM11ENS
        description: TIM11 enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: SPI2ENS
        description: SPI2 enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: SPI3ENS
        description: SPI3 enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: SPDIFRX1ENS
        description: SPDIFRX1 enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: USART2ENS
        description: USART2 enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: USART3ENS
        description: USART3 enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: UART4ENS
        description: UART4 enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: UART5ENS
        description: UART5 enable
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: I2C1ENS
        description: I2C1 enable
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: I2C2ENS
        description: I2C2 enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: I2C3ENS
        description: I2C3 enable
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: I3C1ENS
        description: I3C1 enable
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: I3C2ENS
        description: I3C2 enable
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: UART7ENS
        description: UART7 enable
        bitOffset: 30
        bitWidth: 1
        access: write-only
      - name: UART8ENS
        description: UART8 enable
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB1HENSR
    displayName: APB1HENSR
    description: RCC APB1H enable register
    addressOffset: 2664
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MDIOSENS
        description: MDIOS enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: FDCANENS
        description: FDCAN enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: UCPD1ENS
        description: UCPD1 enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
  - name: APB2ENSR
    displayName: APB2ENSR
    description: RCC APB2 enable register
    addressOffset: 2668
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1ENS
        description: TIM1 enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: TIM8ENS
        description: TIM8 enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: USART1ENS
        description: USART1 enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: USART6ENS
        description: USART6 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: UART9ENS
        description: UART9 enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: USART10ENS
        description: USART10 enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: SPI1ENS
        description: SPI1 enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: SPI4ENS
        description: SPI4 enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: TIM18ENS
        description: TIM18 enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: TIM15ENS
        description: TIM15 enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: TIM16ENS
        description: TIM16 enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: TIM17ENS
        description: TIM17 enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: TIM9ENS
        description: TIM9 enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: SPI5ENS
        description: SPI5 enable
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: SAI1ENS
        description: SAI1 enable
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: SAI2ENS
        description: SAI2 enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
  - name: APB3ENSR
    displayName: APB3ENSR
    description: RCC APB3 enable register
    addressOffset: 2672
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DFTENS
        description: DFT enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
  - name: APB4LENSR
    displayName: APB4LENSR
    description: RCC APB4L enable register
    addressOffset: 2676
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HDPENS
        description: HDP enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: LPUART1ENS
        description: LPUART1 enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: SPI6ENS
        description: SPI6 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: I2C4ENS
        description: I2C4 enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: LPTIM2ENS
        description: LPTIM2 enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: LPTIM3ENS
        description: LPTIM3 enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: LPTIM4ENS
        description: LPTIM4 enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: LPTIM5ENS
        description: LPTIM5 enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: VREFBUFENS
        description: VREFBUF enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: RTCENS
        description: RTC enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: RTCAPBENS
        description: RTCAPB enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: R2GRETENS
        description: R2GRET enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: R2GNPUENS
        description: R2GNPU enable
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: SERFENS
        description: SERF enable
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB4HENSR
    displayName: APB4HENSR
    description: RCC APB4H enable register
    addressOffset: 2680
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SYSCFGENS
        description: SYSCFG enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: BSECENS
        description: BSEC enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: DTSENS
        description: DTS enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: BUSPERFMENS
        description: BUSPERFM enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
  - name: APB5ENSR
    displayName: APB5ENSR
    description: RCC APB5 enable register
    addressOffset: 2684
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTDCENS
        description: LTDC enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: DCMIPPENS
        description: DCMIPP enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: GFXTIMENS
        description: GFXTIM enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: VENCENS
        description: VENC enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: CSIENS
        description: CSI enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: DIVLPENSR
    displayName: DIVLPENSR
    description: RCC divider Sleep enable register
    addressOffset: 2688
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC1LPENS
        description: IC1 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: IC2LPENS
        description: IC2 sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: IC3LPENS
        description: IC3 sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: IC4LPENS
        description: IC4 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: IC5LPENS
        description: IC5 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: IC6LPENS
        description: IC6 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: IC7LPENS
        description: IC7 sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: IC8LPENS
        description: IC8 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: IC9LPENS
        description: IC9 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: IC10LPENS
        description: IC10 sleep enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: IC11LPENS
        description: IC11 sleep enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: IC12LPENS
        description: IC12 sleep enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: IC13LPENS
        description: IC13 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: IC14LPENS
        description: IC14 sleep enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: IC15LPENS
        description: IC15 sleep enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: IC16LPENS
        description: IC16 sleep enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: IC17LPENS
        description: IC17 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: IC18LPENS
        description: IC18 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: IC19LPENS
        description: IC19 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: IC20LPENS
        description: IC20 sleep enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
  - name: BUSLPENSR
    displayName: BUSLPENSR
    description: RCC bus Sleep enable register
    addressOffset: 2692
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNLPENS
        description: ACLKN sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: ACLKNCLPENS
        description: ACLKNC sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AHBMLPENS
        description: AHBM sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AHB1LPENS
        description: AHB1 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHB2LPENS
        description: AHB2 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHB3LPENS
        description: AHB3 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: AHB4LPENS
        description: AHB4 sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AHB5LPENS
        description: AHB5 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: APB1LPENS
        description: APB1 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: APB2LPENS
        description: APB2 sleep enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: APB3LPENS
        description: APB3 sleep enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: APB4LPENS
        description: APB4 sleep enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: APB5LPENS
        description: APB5 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
  - name: MISCLPENSR
    displayName: MISCLPENSR
    description: RCC miscellaneous Sleep enable register
    addressOffset: 2696
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBGLPENS
        description: DBG sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: XSPIPHYCOMPLPENS
        description: XSPIPHYCOMP sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: PERLPENS
        description: PER sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: MEMLPENSR
    displayName: MEMLPENSR
    description: RCC memory sleep enable register
    addressOffset: 2700
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AXISRAM3LPENS
        description: AXISRAM3 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: AXISRAM4LPENS
        description: AXISRAM4 sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AXISRAM5LPENS
        description: AXISRAM5 sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AXISRAM6LPENS
        description: AXISRAM6 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHBSRAM1LPENS
        description: AHBSRAM1 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHBSRAM2LPENS
        description: AHBSRAM2 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: BKPSRAMLPENS
        description: BKPSRAM sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AXISRAM1LPENS
        description: AXISRAM1 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: AXISRAM2LPENS
        description: AXISRAM2 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: FLEXRAMLPENS
        description: FLEXRAM sleep enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: NPUCACHERAMLPENS
        description: NPUCACHERAM sleep enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: VENCRAMLPENS
        description: VENCRAM sleep enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: BOOTROMLPENS
        description: BOOTROM sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
  - name: AHB1LPENSR
    displayName: AHB1LPENSR
    description: RCC AHB1 Sleep enable register
    addressOffset: 2704
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPDMA1LPENS
        description: GPDMA1 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: ADC12LPENS
        description: ADC12 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
  - name: AHB2LPENSR
    displayName: AHB2LPENSR
    description: RCC AHB2 Sleep enable register
    addressOffset: 2708
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RAMCFGLPENS
        description: RAMCFG sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: MDF1LPENS
        description: MDF1 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: ADF1LPENS
        description: ADF1 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
  - name: AHB3LPENSR
    displayName: AHB3LPENSR
    description: RCC AHB3 Sleep enable register
    addressOffset: 2712
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RNGLPENS
        description: RNG sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: HASHLPENS
        description: HASH sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: CRYPLPENS
        description: CRYP sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: SAESLPENS
        description: SAES sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: PKALPENS
        description: PKA sleep enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: RIFSCLPENS
        description: RIFSC sleep enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: IACLPENS
        description: IAC sleep enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: RISAFLPENS
        description: RISAF sleep enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
  - name: AHB4LPENSR
    displayName: AHB4LPENSR
    description: RCC AHB4 Sleep enable register
    addressOffset: 2716
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOALPENS
        description: GPIOA sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: GPIOBLPENS
        description: GPIOB sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: GPIOCLPENS
        description: GPIOC sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: GPIODLPENS
        description: GPIOD sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: GPIOELPENS
        description: GPIOE sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: GPIOFLPENS
        description: GPIOF sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: GPIOGLPENS
        description: GPIOG sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: GPIOHLPENS
        description: GPIOH sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: GPIONLPENS
        description: GPION sleep enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: GPIOOLPENS
        description: GPIOO sleep enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: GPIOPLPENS
        description: GPIOP sleep enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: GPIOQLPENS
        description: GPIOQ sleep enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: PWRLPENS
        description: PWR sleep enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: CRCLPENS
        description: CRC sleep enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
  - name: AHB5LPENSR
    displayName: AHB5LPENSR
    description: RCC AHB5 Sleep enable register
    addressOffset: 2720
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPDMA1LPENS
        description: HPDMA1 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: DMA2DLPENS
        description: DMA2D sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: JPEGLPENS
        description: JPEG sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: FMCLPENS
        description: FMC sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: XSPI1LPENS
        description: XSPI1 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: PSSILPENS
        description: PSSI sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: SDMMC2LPENS
        description: SDMMC2 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: SDMMC1LPENS
        description: SDMMC1 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: XSPI2LPENS
        description: XSPI2 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: XSPIMLPENS
        description: XSPIM sleep enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: MCE1LPENS
        description: MCE1 sleep enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: MCE2LPENS
        description: MCE2 sleep enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: MCE3LPENS
        description: MCE3 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: XSPI3LPENS
        description: XSPI3 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: MCE4LPENS
        description: MCE4 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: GFXMMULPENS
        description: GFXMMU sleep enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: GPULPENS
        description: GPU sleep enable
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: ETH1MACLPENS
        description: ETH1MAC sleep enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: ETH1TXLPENS
        description: ETH1TX sleep enable
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: ETH1RXLPENS
        description: ETH1RX sleep enable
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: ETH1LPENS
        description: ETH1 sleep enable
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: OTG1LPENS
        description: OTG1 sleep enable
        bitOffset: 26
        bitWidth: 1
        access: write-only
      - name: OTGPHY1LPENS
        description: OTGPHY1 sleep enable
        bitOffset: 27
        bitWidth: 1
        access: write-only
      - name: OTGPHY2LPENS
        description: OTGPHY2 sleep enable
        bitOffset: 28
        bitWidth: 1
        access: write-only
      - name: OTG2LPENS
        description: OTG2 sleep enable
        bitOffset: 29
        bitWidth: 1
        access: write-only
      - name: NPUCACHELPENS
        description: NPUCACHE sleep enable
        bitOffset: 30
        bitWidth: 1
        access: write-only
      - name: NPULPENS
        description: NPU sleep enable
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB1LLPENSR
    displayName: APB1LLPENSR
    description: RCC APB1L Sleep enable register
    addressOffset: 2724
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2LPENS
        description: TIM2 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: TIM3LPENS
        description: TIM3 sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: TIM4LPENS
        description: TIM4 sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: TIM5LPENS
        description: TIM5 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: TIM6LPENS
        description: TIM6 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: TIM7LPENS
        description: TIM7 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: TIM12LPENS
        description: TIM12 sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: TIM13LPENS
        description: TIM13 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: TIM14LPENS
        description: TIM14 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: LPTIM1LPENS
        description: LPTIM1 sleep enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: WWDGLPENS
        description: WWDG sleep enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: TIM10LPENS
        description: TIM10 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: TIM11LPENS
        description: TIM11 sleep enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: SPI2LPENS
        description: SPI2 sleep enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: SPI3LPENS
        description: SPI3 sleep enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: SPDIFRX1LPENS
        description: SPDIFRX1 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: USART2LPENS
        description: USART2 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: USART3LPENS
        description: USART3 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: UART4LPENS
        description: UART4 sleep enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: UART5LPENS
        description: UART5 sleep enable
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: I2C1LPENS
        description: I2C1 sleep enable
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: I2C2LPENS
        description: I2C2 sleep enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: I2C3LPENS
        description: I2C3 sleep enable
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: I3C1LPENS
        description: I3C1 sleep enable
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: I3C2LPENS
        description: I3C2 sleep enable
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: UART7LPENS
        description: UART7 sleep enable
        bitOffset: 30
        bitWidth: 1
        access: write-only
      - name: UART8LPENS
        description: UART8 sleep enable
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB1HLPENSR
    displayName: APB1HLPENSR
    description: RCC APB1H Sleep enable register
    addressOffset: 2728
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MDIOSLPENS
        description: MDIOS sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: FDCANLPENS
        description: FDCAN sleep enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: UCPD1LPENS
        description: UCPD1 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
  - name: APB2LPENSR
    displayName: APB2LPENSR
    description: RCC APB2 Sleep enable register
    addressOffset: 2732
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1LPENS
        description: TIM1 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: TIM8LPENS
        description: TIM8 sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: USART1LPENS
        description: USART1 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: USART6LPENS
        description: USART6 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: UART9LPENS
        description: UART9 sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: USART10LPENS
        description: USART10 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: SPI1LPENS
        description: SPI1 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: SPI4LPENS
        description: SPI4 sleep enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: TIM18LPENS
        description: TIM18 sleep enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: TIM15LPENS
        description: TIM15 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: TIM16LPENS
        description: TIM16 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: TIM17LPENS
        description: TIM17 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: TIM9LPENS
        description: TIM9 sleep enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: SPI5LPENS
        description: SPI5 sleep enable
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: SAI1LPENS
        description: SAI1 sleep enable
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: SAI2LPENS
        description: SAI2 sleep enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
  - name: APB3LPENSR
    displayName: APB3LPENSR
    description: RCC APB3 Sleep enable register
    addressOffset: 2736
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DFTLPENS
        description: DFT sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
  - name: APB4LLPENSR
    displayName: APB4LLPENSR
    description: RCC APB4L Sleep enable register
    addressOffset: 2740
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HDPLPENS
        description: HDP sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: LPUART1LPENS
        description: LPUART1 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: SPI6LPENS
        description: SPI6 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: I2C4LPENS
        description: I2C4 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: LPTIM2LPENS
        description: LPTIM2 sleep enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: LPTIM3LPENS
        description: LPTIM3 sleep enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: LPTIM4LPENS
        description: LPTIM4 sleep enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: LPTIM5LPENS
        description: LPTIM5 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: VREFBUFLPENS
        description: VREFBUF sleep enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: RTCLPENS
        description: RTC sleep enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: RTCAPBLPENS
        description: RTCAPB sleep enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: R2GRETLPENS
        description: R2GRET sleep enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: R2GNPULPENS
        description: R2GNPU sleep enable
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: SERFLPENS
        description: SERF sleep enable
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB4HLPENSR
    displayName: APB4HLPENSR
    description: RCC APB4H Sleep enable register
    addressOffset: 2744
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SYSCFGLPENS
        description: SYSCFG sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: BSECLPENS
        description: BSEC sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: DTSLPENS
        description: DTS sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: BUSPERFMLPENS
        description: BUSPERFM sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
  - name: APB5LPENSR
    displayName: APB5LPENSR
    description: RCC APB5 Sleep enable register
    addressOffset: 2748
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTDCLPENS
        description: LTDC sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: DCMIPPLPENS
        description: DCMIPP sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: GFXTIMLPENS
        description: GFXTIM sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: VENCLPENS
        description: VENC sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: CSILPENS
        description: CSI sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: PRIVCFGSR0
    displayName: PRIVCFGSR0
    description: RCC oscillator privilege configuration register0
    addressOffset: 3972
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIPVS
        description: Defines the privilege protection of the LSI configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: LSEPVS
        description: Defines the privilege protection of the LSE configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: MSIPVS
        description: Defines the privilege protection of the MSI configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: HSIPVS
        description: Defines the privilege protection of the HSI configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: HSEPVS
        description: Defines the privilege protection of the HSE configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
  - name: PUBCFGSR0
    displayName: PUBCFGSR0
    description: RCC oscillator public configuration register0
    addressOffset: 3980
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIPUBS
        description: Defines the public protection of the LSI configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: LSEPUBS
        description: Defines the public protection of the LSE configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: MSIPUBS
        description: Defines the public protection of the MSI configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: HSIPUBS
        description: Defines the public protection of the HSI configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: HSEPUBS
        description: Defines the public protection of the HSE configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
  - name: PRIVCFGSR1
    displayName: PRIVCFGSR1
    description: RCC PLL privilege configuration register1
    addressOffset: 3988
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL1PVS
        description: Defines the privilege protection of the PLL1 configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: PLL2PVS
        description: Defines the privilege protection of the PLL2 configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: PLL3PVS
        description: Defines the privilege protection of the PLL3 configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: PLL4PVS
        description: Defines the privilege protection of the PLL4 configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
  - name: PUBCFGSR1
    displayName: PUBCFGSR1
    description: RCC PLL public configuration register1
    addressOffset: 3996
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL1PUBS
        description: Defines the public protection of the PLL1 configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: PLL2PUBS
        description: Defines the public protection of the PLL2 configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: PLL3PUBS
        description: Defines the public protection of the PLL3 configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: PLL4PUBS
        description: Defines the public protection of the PLL4 configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
  - name: PRIVCFGSR2
    displayName: PRIVCFGSR2
    description: RCC divider privilege configuration register2
    addressOffset: 4004
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC1PVS
        description: Defines the privilege protection of the IC1 configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: IC2PVS
        description: Defines the privilege protection of the IC2 configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: IC3PVS
        description: Defines the privilege protection of the IC3 configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: IC4PVS
        description: Defines the privilege protection of the IC4 configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: IC5PVS
        description: Defines the privilege protection of the IC5 configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: IC6PVS
        description: Defines the privilege protection of the IC6 configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: IC7PVS
        description: Defines the privilege protection of the IC7 configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: IC8PVS
        description: Defines the privilege protection of the IC8 configuration bits (enable, ready, divider).
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: IC9PVS
        description: Defines the privilege protection of the IC9 configuration bits (enable, ready, divider).
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: IC10PVS
        description: Defines the privilege protection of the IC10 configuration bits (enable, ready, divider).
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: IC11PVS
        description: Defines the privilege protection of the IC11 configuration bits (enable, ready, divider).
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: IC12PVS
        description: Defines the privilege protection of the IC12 configuration bits (enable, ready, divider).
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: IC13PVS
        description: Defines the privilege protection of the IC13 configuration bits (enable, ready, divider).
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: IC14PVS
        description: Defines the privilege protection of the IC14 configuration bits (enable, ready, divider).
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: IC15PVS
        description: Defines the privilege protection of the IC15 configuration bits (enable, ready, divider).
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: IC16PVS
        description: Defines the privilege protection of the IC16 configuration bits (enable, ready, divider).
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: IC17PVS
        description: Defines the privilege protection of the IC17 configuration bits (enable, ready, divider).
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: IC18PVS
        description: Defines the privilege protection of the IC18 configuration bits (enable, ready, divider).
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: IC19PVS
        description: Defines the privilege protection of the IC19 configuration bits (enable, ready, divider).
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: IC20PVS
        description: Defines the privilege protection of the IC20 configuration bits (enable, ready, divider).
        bitOffset: 19
        bitWidth: 1
        access: write-only
  - name: PUBCFGSR2
    displayName: PUBCFGSR2
    description: RCC divider public configuration register2
    addressOffset: 4012
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC1PUBS
        description: Defines the public protection of the IC1 configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: IC2PUBS
        description: Defines the public protection of the IC2 configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: IC3PUBS
        description: Defines the public protection of the IC3 configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: IC4PUBS
        description: Defines the public protection of the IC4 configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: IC5PUBS
        description: Defines the public protection of the IC5 configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: IC6PUBS
        description: Defines the public protection of the IC6 configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: IC7PUBS
        description: Defines the public protection of the IC7 configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: IC8PUBS
        description: Defines the public protection of the IC8 configuration bits (enable, ready, divider).
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: IC9PUBS
        description: Defines the public protection of the IC9 configuration bits (enable, ready, divider).
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: IC10PUBS
        description: Defines the public protection of the IC10 configuration bits (enable, ready, divider).
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: IC11PUBS
        description: Defines the public protection of the IC11 configuration bits (enable, ready, divider).
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: IC12PUBS
        description: Defines the public protection of the IC12 configuration bits (enable, ready, divider).
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: IC13PUBS
        description: Defines the public protection of the IC13 configuration bits (enable, ready, divider).
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: IC14PUBS
        description: Defines the public protection of the IC14 configuration bits (enable, ready, divider).
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: IC15PUBS
        description: Defines the public protection of the IC15 configuration bits (enable, ready, divider).
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: IC16PUBS
        description: Defines the public protection of the IC16 configuration bits (enable, ready, divider).
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: IC17PUBS
        description: Defines the public protection of the IC17 configuration bits (enable, ready, divider).
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: IC18PUBS
        description: Defines the public protection of the IC18 configuration bits (enable, ready, divider).
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: IC19PUBS
        description: Defines the public protection of the IC19 configuration bits (enable, ready, divider).
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: IC20PUBS
        description: Defines the public protection of the IC20 configuration bits (enable, ready, divider).
        bitOffset: 19
        bitWidth: 1
        access: write-only
  - name: SECCFGSR3
    displayName: SECCFGSR3
    description: RCC system secure configuration register3
    addressOffset: 4016
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODSECS
        description: Defines the secure protection of the MOD configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: SYSSECS
        description: Defines the secure protection of the SYS configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: BUSSECS
        description: Defines the secure protection of the BUS configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: PERSECS
        description: Defines the secure protection of the PER configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: INTSECS
        description: Defines the secure protection of the INT configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: RSTSECS
        description: Defines the secure protection of the RST configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: DFTSECS
        description: Defines the secure protection of the DFT configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: PRIVCFGSR3
    displayName: PRIVCFGSR3
    description: RCC system privilege configuration register3
    addressOffset: 4020
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODPVS
        description: Defines the privilege protection of the MOD configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: SYSPVS
        description: Defines the privilege protection of the SYS configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: BUSPVS
        description: Defines the privilege protection of the BUS configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: PERPVS
        description: Defines the privilege protection of the PER configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: INTPVS
        description: Defines the privilege protection of the INT configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: RSTPVS
        description: Defines the privilege protection of the RST configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: DFTPVS
        description: Defines the privilege protection of the DFT configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: LOCKCFGSR3
    displayName: LOCKCFGSR3
    description: RCC system lock configuration register3
    addressOffset: 4024
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODLOCKS
        description: Defines the lock protection of the MOD configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: SYSLOCKS
        description: Defines the lock protection of the SYS configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: BUSLOCKS
        description: Defines the lock protection of the BUS configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: PERLOCKS
        description: Defines the lock protection of the PER configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: INTLOCKS
        description: Defines the lock protection of the INT configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: RSTLOCKS
        description: Defines the lock protection of the RST configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: DFTLOCKS
        description: Defines the lock protection of the DFT configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: PUBCFGSR3
    displayName: PUBCFGSR3
    description: RCC system public configuration register3
    addressOffset: 4028
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODPUBS
        description: Defines the public protection of the MOD configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: SYSPUBS
        description: Defines the public protection of the SYS configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: BUSPUBS
        description: Defines the public protection of the BUS configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: PERPUBS
        description: Defines the public protection of the PER configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: INTPUBS
        description: Defines the public protection of the INT configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: RSTPUBS
        description: Defines the public protection of the RST configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: DFTPUBS
        description: Defines the public protection of the DFT configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: PRIVCFGSR4
    displayName: PRIVCFGSR4
    description: RCC privilege configuration register4
    addressOffset: 4036
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNPVS
        description: Defines the privilege protection of the ACLKN configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: ACLKNCPVS
        description: Defines the privilege protection of the ACLKNC configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AHBMPVS
        description: Defines the privilege protection of the AHBM configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AHB1PVS
        description: Defines the privilege protection of the AHB1 configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHB2PVS
        description: Defines the privilege protection of the AHB2 configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHB3PVS
        description: Defines the privilege protection of the AHB3 configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: AHB4PVS
        description: Defines the privilege protection of the AHB4 configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AHB5PVS
        description: Defines the privilege protection of the AHB5 configuration bits (enable, ready, divider).
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: APB1PVS
        description: Defines the privilege protection of the APB1 configuration bits (enable, ready, divider).
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: APB2PVS
        description: Defines the privilege protection of the APB2 configuration bits (enable, ready, divider).
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: APB3PVS
        description: Defines the privilege protection of the APB3 configuration bits (enable, ready, divider).
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: APB4PVS
        description: Defines the privilege protection of the APB4 configuration bits (enable, ready, divider).
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: APB5PVS
        description: Defines the privilege protection of the APB5 configuration bits (enable, ready, divider).
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: NOCPVS
        description: Defines the privilege protection of the NOC configuration bits (enable, ready, divider).
        bitOffset: 13
        bitWidth: 1
        access: write-only
  - name: PUBCFGSR4
    displayName: PUBCFGSR4
    description: RCC public configuration register4
    addressOffset: 4044
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNPUBS
        description: Defines the public protection of the ACLKN configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: ACLKNCPUBS
        description: Defines the public protection of the ACLKNC configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AHBMPUBS
        description: Defines the public protection of the AHBM configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AHB1PUBS
        description: Defines the public protection of the AHB1 configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHB2PUBS
        description: Defines the public protection of the AHB2 configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHB3PUBS
        description: Defines the public protection of the AHB3 configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: AHB4PUBS
        description: Defines the public protection of the AHB4 configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AHB5PUBS
        description: Defines the public protection of the AHB5 configuration bits (enable, ready, divider).
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: APB1PUBS
        description: Defines the public protection of the APB1 configuration bits (enable, ready, divider).
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: APB2PUBS
        description: Defines the public protection of the APB2 configuration bits (enable, ready, divider).
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: APB3PUBS
        description: Defines the public protection of the APB3 configuration bits (enable, ready, divider).
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: APB4PUBS
        description: Defines the public protection of the APB4 configuration bits (enable, ready, divider).
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: APB5PUBS
        description: Defines the public protection of the APB5 configuration bits (enable, ready, divider).
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: NOCPUBS
        description: Defines the public protection of the NOC configuration bits (enable, ready, divider).
        bitOffset: 13
        bitWidth: 1
        access: write-only
  - name: PUBCFGSR5
    displayName: PUBCFGSR5
    description: RCC public configuration register4
    addressOffset: 4048
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AXISRAM3PUBS
        description: Defines the public protection of the AXISRAM3 configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: AXISRAM4PUBS
        description: Defines the public protection of the AXISRAM4 configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AXISRAM5PUBS
        description: Defines the public protection of the AXISRAM5 configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AXISRAM6PUBS
        description: Defines the public protection of the AXISRAM6 configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHBSRAM1PUBS
        description: Defines the public protection of the AHBSRAM1 configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHBSRAM2PUBS
        description: Defines the public protection of the AHBSRAM2 configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: BKPSRAMPUBS
        description: Defines the public protection of the BKPSRAM configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AXISRAM1PUBS
        description: Defines the public protection of the AXISRAM1 configuration bits (enable, ready, divider).
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: AXISRAM2PUBS
        description: Defines the public protection of the AXISRAM2 configuration bits (enable, ready, divider).
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: FLEXRAMPUBS
        description: Defines the public protection of the FLEXRAM configuration bits (enable, ready, divider).
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: NPUCACHERAMPUBS
        description: Defines the public protection of the NPUCACHERAM configuration bits (enable, ready, divider).
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: VENCRAMPUBS
        description: Defines the public protection of the VENCRAM configuration bits (enable, ready, divider).
        bitOffset: 11
        bitWidth: 1
        access: write-only
  - name: CCR
    displayName: CCR
    description: RCC control Clear register
    addressOffset: 4096
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIONC
        description: LSI oscillator enable in Run/Sleep mode.
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: LSEONC
        description: LSE oscillator enable in Run/Sleep mode.
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: MSIONC
        description: MSI oscillator enable in Run/Sleep mode.
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: HSIONC
        description: HSI oscillator enable in Run/Sleep mode.
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: HSEONC
        description: HSE oscillator enable in Run/Sleep mode.
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: PLL1ONC
        description: PLL1 oscillator enable in Run/Sleep mode.
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: PLL2ONC
        description: PLL2 oscillator enable in Run/Sleep mode.
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: PLL3ONC
        description: PLL3 oscillator enable in Run/Sleep mode.
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: PLL4ONC
        description: PLL4 oscillator enable in Run/Sleep mode.
        bitOffset: 11
        bitWidth: 1
        access: write-only
  - name: STOPCCR
    displayName: STOPCCR
    description: RCC StopCCR configuration register
    addressOffset: 4104
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSISTOPENC
        description: LSI oscillator enable in Run/Sleep mode.
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: LSESTOPENC
        description: LSE oscillator enable in Run/Sleep mode.
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: MSISTOPENC
        description: MSI oscillator enable in Run/Sleep mode.
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: HSISTOPENC
        description: HSI oscillator enable in Run/Sleep mode.
        bitOffset: 3
        bitWidth: 1
        access: write-only
  - name: BUSRSTCR
    displayName: BUSRSTCR
    description: RCC bus reset register
    addressOffset: 4612
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNRSTC
        description: ACLKN reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: AHBMRSTC
        description: AHBM reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AHB1RSTC
        description: AHB1 reset
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHB2RSTC
        description: AHB2 reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHB3RSTC
        description: AHB3 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: AHB4RSTC
        description: AHB4 reset
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AHB5RSTC
        description: AHB5 reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: APB1RSTC
        description: APB1 reset
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: APB2RSTC
        description: APB2 reset
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: APB3RSTC
        description: APB3 reset
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: APB4RSTC
        description: APB4 reset
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: APB5RSTC
        description: APB5 reset
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: NOCRSTC
        description: NOC reset
        bitOffset: 13
        bitWidth: 1
        access: write-only
  - name: MISCRSTCR
    displayName: MISCRSTCR
    description: RCC miscellaneous reset register
    addressOffset: 4616
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBGRSTC
        description: DBG reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: XSPIPHY1RSTC
        description: XSPIPHY1 reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: XSPIPHY2RSTC
        description: XSPIPHY2 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: SDMMC1DLLRSTC
        description: SDMMC1DLL reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: SDMMC2DLLRSTC
        description: SDMMC2DLL reset
        bitOffset: 8
        bitWidth: 1
        access: write-only
  - name: MEMRSTCR
    displayName: MEMRSTCR
    description: RCC memory reset register
    addressOffset: 4620
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AXISRAM3RSTC
        description: AXISRAM3 reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: AXISRAM4RSTC
        description: AXISRAM4 reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AXISRAM5RSTC
        description: AXISRAM5 reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AXISRAM6RSTC
        description: AXISRAM6 reset
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHBSRAM1RSTC
        description: AHBSRAM1 reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHBSRAM2RSTC
        description: AHBSRAM2 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: AXISRAM1RSTC
        description: AXISRAM1 reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: AXISRAM2RSTC
        description: AXISRAM2 reset
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: FLEXRAMRSTC
        description: FLEXRAM reset
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: NPUCACHERAMRSTC
        description: NPUCACHERAM reset
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: VENCRAMRSTC
        description: VENCRAM reset
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: BOOTROMRSTC
        description: BOOTROM reset
        bitOffset: 12
        bitWidth: 1
        access: write-only
  - name: AHB1RSTCR
    displayName: AHB1RSTCR
    description: RCC AHB1 reset register
    addressOffset: 4624
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPDMA1RSTC
        description: GPDMA1 reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: ADC12RSTC
        description: ADC12 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
  - name: AHB2RSTCR
    displayName: AHB2RSTCR
    description: RCC AHB2 Reset register
    addressOffset: 4628
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RAMCFGRSTC
        description: RAMCFG reset
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: MDF1RSTC
        description: MDF1 reset
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: ADF1RSTC
        description: ADF1 reset
        bitOffset: 17
        bitWidth: 1
        access: write-only
  - name: AHB3RSTCR
    displayName: AHB3RSTCR
    description: RCC AHB3 reset register
    addressOffset: 4632
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RNGRSTC
        description: RNG reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: HASHRSTC
        description: HASH reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: CRYPRSTC
        description: CRYP reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: SAESRSTC
        description: SAES reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: PKARSTC
        description: PKA reset
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: IACRSTC
        description: IAC reset
        bitOffset: 10
        bitWidth: 1
        access: write-only
  - name: AHB4RSTCR
    displayName: AHB4RSTCR
    description: RCC AHB4 reset register
    addressOffset: 4636
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOARSTC
        description: GPIOA reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: GPIOBRSTC
        description: GPIOB reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: GPIOCRSTC
        description: GPIOC reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: GPIODRSTC
        description: GPIOD reset
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: GPIOERSTC
        description: GPIOE reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: GPIOFRSTC
        description: GPIOF reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: GPIOGRSTC
        description: GPIOG reset
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: GPIOHRSTC
        description: GPIOH reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: GPIONRSTC
        description: GPION reset
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: GPIOORSTC
        description: GPIOO reset
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: GPIOPRSTC
        description: GPIOP reset
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: GPIOQRSTC
        description: GPIOQ reset
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: PWRRSTC
        description: PWR reset
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: CRCRSTC
        description: CRC reset
        bitOffset: 19
        bitWidth: 1
        access: write-only
  - name: AHB5RSTCR
    displayName: AHB5RSTCR
    description: RCC AHB5 reset register
    addressOffset: 4640
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPDMA1RSTC
        description: HPDMA1 reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: DMA2DRSTC
        description: DMA2D reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: JPEGRSTC
        description: JPEG reset
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: FMCRSTC
        description: FMC reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: XSPI1RSTC
        description: XSPI1 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: PSSIRSTC
        description: PSSI reset
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: SDMMC2RSTC
        description: SDMMC2 reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: SDMMC1RSTC
        description: SDMMC1 reset
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: XSPI2RSTC
        description: XSPI2 reset
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: XSPIMRSTC
        description: XSPIM reset
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: XSPI3RSTC
        description: XSPI3 reset
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: MCE4RSTC
        description: MCE4 reset
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: GFXMMURSTC
        description: GFXMMU reset
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: GPURSTC
        description: GPU reset
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: SYSCFGOTGHSPHY1RSTC
        description: SYSCFGOTGHSPHY1 reset
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: SYSCFGOTGHSPHY2RSTC
        description: SYSCFGOTGHSPHY2 reset
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: ETH1RSTC
        description: ETH1 reset
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: OTG1RSTC
        description: OTG1 reset
        bitOffset: 26
        bitWidth: 1
        access: write-only
      - name: OTGPHY1RSTC
        description: OTGPHY1 reset
        bitOffset: 27
        bitWidth: 1
        access: write-only
      - name: OTGPHY2RSTC
        description: OTGPHY2 reset
        bitOffset: 28
        bitWidth: 1
        access: write-only
      - name: OTG2RSTC
        description: OTG2 reset
        bitOffset: 29
        bitWidth: 1
        access: write-only
      - name: NPUCACHERSTC
        description: NPUCACHE reset
        bitOffset: 30
        bitWidth: 1
        access: write-only
      - name: NPURSTC
        description: NPU reset
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB1LRSTCR
    displayName: APB1LRSTCR
    description: RCC APB1L reset register
    addressOffset: 4644
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2RSTC
        description: TIM2 reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: TIM3RSTC
        description: TIM3 reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: TIM4RSTC
        description: TIM4 reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: TIM5RSTC
        description: TIM5 reset
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: TIM6RSTC
        description: TIM6 reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: TIM7RSTC
        description: TIM7 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: TIM12RSTC
        description: TIM12 reset
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: TIM13RSTC
        description: TIM13 reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: TIM14RSTC
        description: TIM14 reset
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: LPTIM1RSTC
        description: LPTIM1 reset
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: WWDGRSTC
        description: WWDG reset
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: TIM10RSTC
        description: TIM10 reset
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: TIM11RSTC
        description: TIM11 reset
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: SPI2RSTC
        description: SPI2 reset
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: SPI3RSTC
        description: SPI3 reset
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: SPDIFRX1RSTC
        description: SPDIFRX1 reset
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: USART2RSTC
        description: USART2 reset
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: USART3RSTC
        description: USART3 reset
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: UART4RSTC
        description: UART4 reset
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: UART5RSTC
        description: UART5 reset
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: I2C1RSTC
        description: I2C1 reset
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: I2C2RSTC
        description: I2C2 reset
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: I2C3RSTC
        description: I2C3 reset
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: I3C1RSTC
        description: I3C1 reset
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: I3C2RSTC
        description: I3C2 reset
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: UART7RSTC
        description: UART7 reset
        bitOffset: 30
        bitWidth: 1
        access: write-only
      - name: UART8RSTC
        description: UART8 reset
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB1HRSTCR
    displayName: APB1HRSTCR
    description: RCC APB1H reset register
    addressOffset: 4648
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MDIOSRSTC
        description: MDIOS reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: FDCANRSTC
        description: FDCAN reset
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: UCPD1RSTC
        description: UCPD1 reset
        bitOffset: 18
        bitWidth: 1
        access: write-only
  - name: APB2RSTCR
    displayName: APB2RSTCR
    description: RCC APB2 reset register
    addressOffset: 4652
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1RSTC
        description: TIM1 reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: TIM8RSTC
        description: TIM8 reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: USART1RSTC
        description: USART1 reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: USART6RSTC
        description: USART6 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: UART9RSTC
        description: UART9 reset
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: USART10RSTC
        description: USART10 reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: SPI1RSTC
        description: SPI1 reset
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: SPI4RSTC
        description: SPI4 reset
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: TIM18RSTC
        description: TIM18 reset
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: TIM15RSTC
        description: TIM15 reset
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: TIM16RSTC
        description: TIM16 reset
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: TIM17RSTC
        description: TIM17 reset
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: TIM9RSTC
        description: TIM9 reset
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: SPI5RSTC
        description: SPI5 reset
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: SAI1RSTC
        description: SAI1 reset
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: SAI2RSTC
        description: SAI2 reset
        bitOffset: 22
        bitWidth: 1
        access: write-only
  - name: APB4LRSTCR
    displayName: APB4LRSTCR
    description: RCC APB4L reset register
    addressOffset: 4660
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HDPRSTC
        description: HDP reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: LPUART1RSTC
        description: LPUART1 reset
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: SPI6RSTC
        description: SPI6 reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: I2C4RSTC
        description: I2C4 reset
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: LPTIM2RSTC
        description: LPTIM2 reset
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: LPTIM3RSTC
        description: LPTIM3 reset
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: LPTIM4RSTC
        description: LPTIM4 reset
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: LPTIM5RSTC
        description: LPTIM5 reset
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: VREFBUFRSTC
        description: VREFBUF reset
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: RTCRSTC
        description: RTC reset
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: R2GRETRSTC
        description: R2GRET reset
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: R2GNPURSTC
        description: R2GNPU reset
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: SERFRSTC
        description: SERF reset
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB4HRSTCR
    displayName: APB4HRSTCR
    description: RCC APB4H reset register
    addressOffset: 4664
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SYSCFGRSTC
        description: SYSCFG reset
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: DTSRSTC
        description: DTS reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: BUSPERFMRSTC
        description: BUSPERFM reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
  - name: APB5RSTCR
    displayName: APB5RSTCR
    description: RCC APB5 reset register
    addressOffset: 4668
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTDCRSTC
        description: LTDC reset
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: DCMIPPRSTC
        description: DCMIPP reset
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: GFXTIMRSTC
        description: GFXTIM reset
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: VENCRSTC
        description: VENC reset
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: CSIRSTC
        description: CSI reset
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: DIVENCR
    displayName: DIVENCR
    description: RCC divider enable register
    addressOffset: 4672
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC1ENC
        description: IC1 enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: IC2ENC
        description: IC2 enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: IC3ENC
        description: IC3 enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: IC4ENC
        description: IC4 enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: IC5ENC
        description: IC5 enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: IC6ENC
        description: IC6 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: IC7ENC
        description: IC7 enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: IC8ENC
        description: IC8 enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: IC9ENC
        description: IC9 enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: IC10ENC
        description: IC10 enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: IC11ENC
        description: IC11 enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: IC12ENC
        description: IC12 enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: IC13ENC
        description: IC13 enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: IC14ENC
        description: IC14 enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: IC15ENC
        description: IC15 enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: IC16ENC
        description: IC16 enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: IC17ENC
        description: IC17 enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: IC18ENC
        description: IC18 enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: IC19ENC
        description: IC19 enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: IC20ENC
        description: IC20 enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
  - name: BUSENCR
    displayName: BUSENCR
    description: RCC bus enable register
    addressOffset: 4676
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNENC
        description: ACLKN enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: ACLKNCENC
        description: ACLKNC enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AHBMENC
        description: AHBM enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AHB1ENC
        description: AHB1 enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHB2ENC
        description: AHB2 enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHB3ENC
        description: AHB3 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: AHB4ENC
        description: AHB4 enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AHB5ENC
        description: AHB5 enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: APB1ENC
        description: APB1 enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: APB2ENC
        description: APB2 enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: APB3ENC
        description: APB3 enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: APB4ENC
        description: APB4 enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: APB5ENC
        description: APB5 enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
  - name: MISCENCR
    displayName: MISCENCR
    description: RCC miscellaneous enable register
    addressOffset: 4680
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBGENC
        description: DBG enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: MCO1ENC
        description: MCO1 enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: MCO2ENC
        description: MCO2 enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: XSPIPHYCOMPENC
        description: XSPIPHYCOMP enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: PERENC
        description: PER enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: MEMENCR
    displayName: MEMENCR
    description: RCC memory enable register
    addressOffset: 4684
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AXISRAM3ENC
        description: AXISRAM3 enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: AXISRAM4ENC
        description: AXISRAM4 enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AXISRAM5ENC
        description: AXISRAM5 enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AXISRAM6ENC
        description: AXISRAM6 enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHBSRAM1ENC
        description: AHBSRAM1 enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHBSRAM2ENC
        description: AHBSRAM2 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: BKPSRAMENC
        description: BKPSRAM enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AXISRAM1ENC
        description: AXISRAM1 enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: AXISRAM2ENC
        description: AXISRAM2 enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: FLEXRAMENC
        description: FLEXRAM enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: NPUCACHERAMENC
        description: NPUCACHERAM enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: VENCRAMENC
        description: VENCRAM enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: BOOTROMENC
        description: BOOTROM enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
  - name: AHB1ENCR
    displayName: AHB1ENCR
    description: RCC AHB1 enable register
    addressOffset: 4688
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPDMA1ENC
        description: GPDMA1 enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: ADC12ENC
        description: ADC12 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
  - name: AHB2ENCR
    displayName: AHB2ENCR
    description: RCC AHB2 enable register
    addressOffset: 4692
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RAMCFGENC
        description: RAMCFG enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: MDF1ENC
        description: MDF1 enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: ADF1ENC
        description: ADF1 enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
  - name: AHB3ENCR
    displayName: AHB3ENCR
    description: RCC AHB3 enable register
    addressOffset: 4696
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RNGENC
        description: RNG enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: HASHENC
        description: HASH enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: CRYPENC
        description: CRYP enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: SAESENC
        description: SAES enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: PKAENC
        description: PKA enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: RIFSCENC
        description: RIFSC enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: IACENC
        description: IAC enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: RISAFENC
        description: RISAF enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
  - name: AHB4ENCR
    displayName: AHB4ENCR
    description: RCC AHB4 enable register
    addressOffset: 4700
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOAENC
        description: GPIOA enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: GPIOBENC
        description: GPIOB enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: GPIOCENC
        description: GPIOC enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: GPIODENC
        description: GPIOD enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: GPIOEENC
        description: GPIOE enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: GPIOFENC
        description: GPIOF enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: GPIOGENC
        description: GPIOG enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: GPIOHENC
        description: GPIOH enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: GPIONENC
        description: GPION enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: GPIOOENC
        description: GPIOO enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: GPIOPENC
        description: GPIOP enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: GPIOQENC
        description: GPIOQ enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: PWRENC
        description: PWR enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: CRCENC
        description: CRC enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
  - name: AHB5ENCR
    displayName: AHB5ENCR
    description: RCC AHB5 enable register
    addressOffset: 4704
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPDMA1ENC
        description: HPDMA1 enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: DMA2DENC
        description: DMA2D enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: JPEGENC
        description: JPEG enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: FMCENC
        description: FMC enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: XSPI1ENC
        description: XSPI1 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: PSSIENC
        description: PSSI enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: SDMMC2ENC
        description: SDMMC2 enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: SDMMC1ENC
        description: SDMMC1 enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: XSPI2ENC
        description: XSPI2 enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: XSPIMENC
        description: XSPIM enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: MCE1ENC
        description: MCE1 enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: MCE2ENC
        description: MCE2 enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: MCE3ENC
        description: MCE3 enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: XSPI3ENC
        description: XSPI3 enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: MCE4ENC
        description: MCE4 enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: GFXMMUENC
        description: GFXMMU enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: GPUENC
        description: GPU enable
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: ETH1MACENC
        description: ETH1MAC enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: ETH1TXENC
        description: ETH1TX enable
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: ETH1RXENC
        description: ETH1RX enable
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: ETH1ENC
        description: ETH1 enable
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: OTG1ENC
        description: OTG1 enable
        bitOffset: 26
        bitWidth: 1
        access: write-only
      - name: OTGPHY1ENC
        description: OTGPHY1 enable
        bitOffset: 27
        bitWidth: 1
        access: write-only
      - name: OTGPHY2ENC
        description: OTGPHY2 enable
        bitOffset: 28
        bitWidth: 1
        access: write-only
      - name: OTG2ENC
        description: OTG2 enable
        bitOffset: 29
        bitWidth: 1
        access: write-only
      - name: NPUCACHEENC
        description: NPUCACHE enable
        bitOffset: 30
        bitWidth: 1
        access: write-only
      - name: NPUENC
        description: NPU enable
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB1LENCR
    displayName: APB1LENCR
    description: RCC APB1L enable register
    addressOffset: 4708
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2ENC
        description: TIM2 enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: TIM3ENC
        description: TIM3 enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: TIM4ENC
        description: TIM4 enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: TIM5ENC
        description: TIM5 enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: TIM6ENC
        description: TIM6 enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: TIM7ENC
        description: TIM7 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: TIM12ENC
        description: TIM12 enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: TIM13ENC
        description: TIM13 enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: TIM14ENC
        description: TIM14 enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: LPTIM1ENC
        description: LPTIM1 enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: TIM10ENC
        description: TIM10 enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: TIM11ENC
        description: TIM11 enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: SPI2ENC
        description: SPI2 enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: SPI3ENC
        description: SPI3 enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: SPDIFRX1ENC
        description: SPDIFRX1 enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: USART2ENC
        description: USART2 enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: USART3ENC
        description: USART3 enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: UART4ENC
        description: UART4 enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: UART5ENC
        description: UART5 enable
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: I2C1ENC
        description: I2C1 enable
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: I2C2ENC
        description: I2C2 enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: I2C3ENC
        description: I2C3 enable
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: I3C1ENC
        description: I3C1 enable
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: I3C2ENC
        description: I3C2 enable
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: UART7ENC
        description: UART7 enable
        bitOffset: 30
        bitWidth: 1
        access: write-only
      - name: UART8ENC
        description: UART8 enable
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB1HENCR
    displayName: APB1HENCR
    description: RCC APB1H enable register
    addressOffset: 4712
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MDIOSENC
        description: MDIOS enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: FDCANENC
        description: FDCAN enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: UCPD1ENC
        description: UCPD1 enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
  - name: APB2ENCR
    displayName: APB2ENCR
    description: RCC APB2 enable register
    addressOffset: 4716
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1ENC
        description: TIM1 enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: TIM8ENC
        description: TIM8 enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: USART1ENC
        description: USART1 enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: USART6ENC
        description: USART6 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: UART9ENC
        description: UART9 enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: USART10ENC
        description: USART10 enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: SPI1ENC
        description: SPI1 enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: SPI4ENC
        description: SPI4 enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: TIM18ENC
        description: TIM18 enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: TIM15ENC
        description: TIM15 enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: TIM16ENC
        description: TIM16 enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: TIM17ENC
        description: TIM17 enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: TIM9ENC
        description: TIM9 enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: SPI5ENC
        description: SPI5 enable
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: SAI1ENC
        description: SAI1 enable
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: SAI2ENC
        description: SAI2 enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
  - name: APB3ENCR
    displayName: APB3ENCR
    description: RCC APB3 enable register
    addressOffset: 4720
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DFTENC
        description: DFT enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
  - name: APB4LENCR
    displayName: APB4LENCR
    description: RCC APB4L enable register
    addressOffset: 4724
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HDPENC
        description: HDP enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: LPUART1ENC
        description: LPUART1 enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: SPI6ENC
        description: SPI6 enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: I2C4ENC
        description: I2C4 enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: LPTIM2ENC
        description: LPTIM2 enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: LPTIM3ENC
        description: LPTIM3 enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: LPTIM4ENC
        description: LPTIM4 enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: LPTIM5ENC
        description: LPTIM5 enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: VREFBUFENC
        description: VREFBUF enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: RTCENC
        description: RTC enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: RTCAPBENC
        description: RTCAPB enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: R2GRETENC
        description: R2GRET enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: R2GNPUENC
        description: R2GNPU enable
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: SERFENC
        description: SERF enable
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB4HENCR
    displayName: APB4HENCR
    description: RCC APB4H enable register
    addressOffset: 4728
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SYSCFGENC
        description: SYSCFG enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: BSECENC
        description: BSEC enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: DTSENC
        description: DTS enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: BUSPERFMENC
        description: BUSPERFM enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
  - name: APB5ENCR
    displayName: APB5ENCR
    description: RCC APB5 enable register
    addressOffset: 4732
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTDCENC
        description: LTDC enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: DCMIPPENC
        description: DCMIPP enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: GFXTIMENC
        description: GFXTIM enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: VENCENC
        description: VENC enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: CSIENC
        description: CSI enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: DIVLPENCR
    displayName: DIVLPENCR
    description: RCC divider Sleep enable register
    addressOffset: 4736
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC1LPENC
        description: IC1 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: IC2LPENC
        description: IC2 sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: IC3LPENC
        description: IC3 sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: IC4LPENC
        description: IC4 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: IC5LPENC
        description: IC5 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: IC6LPENC
        description: IC6 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: IC7LPENC
        description: IC7 sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: IC8LPENC
        description: IC8 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: IC9LPENC
        description: IC9 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: IC10LPENC
        description: IC10 sleep enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: IC11LPENC
        description: IC11 sleep enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: IC12LPENC
        description: IC12 sleep enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: IC13LPENC
        description: IC13 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: IC14LPENC
        description: IC14 sleep enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: IC15LPENC
        description: IC15 sleep enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: IC16LPENC
        description: IC16 sleep enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: IC17LPENC
        description: IC17 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: IC18LPENC
        description: IC18 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: IC19LPENC
        description: IC19 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: IC20LPENC
        description: IC20 sleep enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
  - name: BUSLPENCR
    displayName: BUSLPENCR
    description: RCC bus Sleep enable register
    addressOffset: 4740
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNLPENC
        description: ACLKN sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: ACLKNCLPENC
        description: ACLKNC sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AHBMLPENC
        description: AHBM sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AHB1LPENC
        description: AHB1 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHB2LPENC
        description: AHB2 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHB3LPENC
        description: AHB3 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: AHB4LPENC
        description: AHB4 sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AHB5LPENC
        description: AHB5 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: APB1LPENC
        description: APB1 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: APB2LPENC
        description: APB2 sleep enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: APB3LPENC
        description: APB3 sleep enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: APB4LPENC
        description: APB4 sleep enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: APB5LPENC
        description: APB5 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
  - name: MISCLPENCR
    displayName: MISCLPENCR
    description: RCC miscellaneous Sleep enable register
    addressOffset: 4744
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBGLPENC
        description: DBG sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: XSPIPHYCOMPLPENC
        description: XSPIPHYCOMP sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: PERLPENC
        description: PER sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: MEMLPENCR
    displayName: MEMLPENCR
    description: RCC memory Sleep enable register
    addressOffset: 4748
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AXISRAM3LPENC
        description: AXISRAM3 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: AXISRAM4LPENC
        description: AXISRAM4 sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AXISRAM5LPENC
        description: AXISRAM5 sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AXISRAM6LPENC
        description: AXISRAM6 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHBSRAM1LPENC
        description: AHBSRAM1 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHBSRAM2LPENC
        description: AHBSRAM2 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: BKPSRAMLPENC
        description: BKPSRAM sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AXISRAM1LPENC
        description: AXISRAM1 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: AXISRAM2LPENC
        description: AXISRAM2 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: FLEXRAMLPENC
        description: FLEXRAM sleep enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: NPUCACHERAMLPENC
        description: NPUCACHERAM sleep enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: VENCRAMLPENC
        description: VENCRAM sleep enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: BOOTROMLPENC
        description: BOOTROM sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
  - name: AHB1LPENCR
    displayName: AHB1LPENCR
    description: RCC AHB1 Sleep enable register
    addressOffset: 4752
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPDMA1LPENC
        description: GPDMA1 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: ADC12LPENC
        description: ADC12 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
  - name: AHB2LPENCR
    displayName: AHB2LPENCR
    description: RCC AHB2 Sleep enable register
    addressOffset: 4756
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RAMCFGLPENC
        description: RAMCFG sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: MDF1LPENC
        description: MDF1 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: ADF1LPENC
        description: ADF1 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
  - name: AHB3LPENCR
    displayName: AHB3LPENCR
    description: RCC AHB3 Sleep enable register
    addressOffset: 4760
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RNGLPENC
        description: RNG sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: HASHLPENC
        description: HASH sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: CRYPLPENC
        description: CRYP sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: SAESLPENC
        description: SAES sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: PKALPENC
        description: PKA sleep enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: RIFSCLPENC
        description: RIFSC sleep enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: IACLPENC
        description: IAC sleep enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: RISAFLPENC
        description: RISAF sleep enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
  - name: AHB4LPENCR
    displayName: AHB4LPENCR
    description: RCC AHB4 Sleep enable register
    addressOffset: 4764
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOALPENC
        description: GPIOA sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: GPIOBLPENC
        description: GPIOB sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: GPIOCLPENC
        description: GPIOC sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: GPIODLPENC
        description: GPIOD sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: GPIOELPENC
        description: GPIOE sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: GPIOFLPENC
        description: GPIOF sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: GPIOGLPENC
        description: GPIOG sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: GPIOHLPENC
        description: GPIOH sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: GPIONLPENC
        description: GPION sleep enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: GPIOOLPENC
        description: GPIOO sleep enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: GPIOPLPENC
        description: GPIOP sleep enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: GPIOQLPENC
        description: GPIOQ sleep enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: PWRLPENC
        description: PWR sleep enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: CRCLPENC
        description: CRC sleep enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
  - name: AHB5LPENCR
    displayName: AHB5LPENCR
    description: RCC AHB5 Sleep enable register
    addressOffset: 4768
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPDMA1LPENC
        description: HPDMA1 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: DMA2DLPENC
        description: DMA2D sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: JPEGLPENC
        description: JPEG sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: FMCLPENC
        description: FMC sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: XSPI1LPENC
        description: XSPI1 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: PSSILPENC
        description: PSSI sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: SDMMC2LPENC
        description: SDMMC2 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: SDMMC1LPENC
        description: SDMMC1 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: XSPI2LPENC
        description: XSPI2 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: XSPIMLPENC
        description: XSPIM sleep enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: MCE1LPENC
        description: MCE1 sleep enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: MCE2LPENC
        description: MCE2 sleep enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: MCE3LPENC
        description: MCE3 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: XSPI3LPENC
        description: XSPI3 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: MCE4LPENC
        description: MCE4 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: GFXMMULPENC
        description: GFXMMU sleep enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: GPULPENC
        description: GPU sleep enable
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: ETH1MACLPENC
        description: ETH1MAC sleep enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: ETH1TXLPENC
        description: ETH1TX sleep enable
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: ETH1RXLPENC
        description: ETH1RX sleep enable
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: ETH1LPENC
        description: ETH1 sleep enable
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: OTG1LPENC
        description: OTG1 sleep enable
        bitOffset: 26
        bitWidth: 1
        access: write-only
      - name: OTGPHY1LPENC
        description: OTGPHY1 sleep enable
        bitOffset: 27
        bitWidth: 1
        access: write-only
      - name: OTGPHY2LPENC
        description: OTGPHY2 sleep enable
        bitOffset: 28
        bitWidth: 1
        access: write-only
      - name: OTG2LPENC
        description: OTG2 sleep enable
        bitOffset: 29
        bitWidth: 1
        access: write-only
      - name: NPUCACHELPENC
        description: NPUCACHE sleep enable
        bitOffset: 30
        bitWidth: 1
        access: write-only
      - name: NPULPENC
        description: NPU sleep enable
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB1LLPENCR
    displayName: APB1LLPENCR
    description: RCC APB1L Sleep enable register
    addressOffset: 4772
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2LPENC
        description: TIM2 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: TIM3LPENC
        description: TIM3 sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: TIM4LPENC
        description: TIM4 sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: TIM5LPENC
        description: TIM5 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: TIM6LPENC
        description: TIM6 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: TIM7LPENC
        description: TIM7 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: TIM12LPENC
        description: TIM12 sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: TIM13LPENC
        description: TIM13 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: TIM14LPENC
        description: TIM14 sleep enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: LPTIM1LPENC
        description: LPTIM1 sleep enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: WWDGLPENC
        description: WWDG sleep enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: TIM10LPENC
        description: TIM10 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: TIM11LPENC
        description: TIM11 sleep enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: SPI2LPENC
        description: SPI2 sleep enable
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: SPI3LPENC
        description: SPI3 sleep enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: SPDIFRX1LPENC
        description: SPDIFRX1 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: USART2LPENC
        description: USART2 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: USART3LPENC
        description: USART3 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: UART4LPENC
        description: UART4 sleep enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: UART5LPENC
        description: UART5 sleep enable
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: I2C1LPENC
        description: I2C1 sleep enable
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: I2C2LPENC
        description: I2C2 sleep enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: I2C3LPENC
        description: I2C3 sleep enable
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: I3C1LPENC
        description: I3C1 sleep enable
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: I3C2LPENC
        description: I3C2 sleep enable
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: UART7LPENC
        description: UART7 sleep enable
        bitOffset: 30
        bitWidth: 1
        access: write-only
      - name: UART8LPENC
        description: UART8 sleep enable
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB1HLPENCR
    displayName: APB1HLPENCR
    description: RCC APB1H Sleep enable register
    addressOffset: 4776
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MDIOSLPENC
        description: MDIOS sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: FDCANLPENC
        description: FDCAN sleep enable
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: UCPD1LPENC
        description: UCPD1 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
  - name: APB2LPENCR
    displayName: APB2LPENCR
    description: RCC APB2 Sleep enable register
    addressOffset: 4780
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1LPENC
        description: TIM1 sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: TIM8LPENC
        description: TIM8 sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: USART1LPENC
        description: USART1 sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: USART6LPENC
        description: USART6 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: UART9LPENC
        description: UART9 sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: USART10LPENC
        description: USART10 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: SPI1LPENC
        description: SPI1 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: SPI4LPENC
        description: SPI4 sleep enable
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: TIM18LPENC
        description: TIM18 sleep enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: TIM15LPENC
        description: TIM15 sleep enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: TIM16LPENC
        description: TIM16 sleep enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: TIM17LPENC
        description: TIM17 sleep enable
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: TIM9LPENC
        description: TIM9 sleep enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: SPI5LPENC
        description: SPI5 sleep enable
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: SAI1LPENC
        description: SAI1 sleep enable
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: SAI2LPENC
        description: SAI2 sleep enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
  - name: APB3LPENCR
    displayName: APB3LPENCR
    description: RCC APB3 Sleep enable register
    addressOffset: 4784
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DFTLPENC
        description: DFT sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
  - name: APB4LLPENCR
    displayName: APB4LLPENCR
    description: RCC APB4L Sleep enable register
    addressOffset: 4788
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HDPLPENC
        description: HDP sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: LPUART1LPENC
        description: LPUART1 sleep enable
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: SPI6LPENC
        description: SPI6 sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: I2C4LPENC
        description: I2C4 sleep enable
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: LPTIM2LPENC
        description: LPTIM2 sleep enable
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: LPTIM3LPENC
        description: LPTIM3 sleep enable
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: LPTIM4LPENC
        description: LPTIM4 sleep enable
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: LPTIM5LPENC
        description: LPTIM5 sleep enable
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: VREFBUFLPENC
        description: VREFBUF sleep enable
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: RTCLPENC
        description: RTC sleep enable
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: RTCAPBLPENC
        description: RTCAPB sleep enable
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: R2GRETLPENC
        description: R2GRET sleep enable
        bitOffset: 22
        bitWidth: 1
        access: write-only
      - name: R2GNPULPENC
        description: R2GNPU sleep enable
        bitOffset: 23
        bitWidth: 1
        access: write-only
      - name: SERFLPENC
        description: SERF sleep enable
        bitOffset: 31
        bitWidth: 1
        access: write-only
  - name: APB4HLPENCR
    displayName: APB4HLPENCR
    description: RCC APB4H Sleep enable register
    addressOffset: 4792
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SYSCFGLPENC
        description: SYSCFG sleep enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: BSECLPENC
        description: BSEC sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: DTSLPENC
        description: DTS sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: BUSPERFMLPENC
        description: BUSPERFM sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
  - name: APB5LPENCR
    displayName: APB5LPENCR
    description: RCC APB5 Sleep enable register
    addressOffset: 4796
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTDCLPENC
        description: LTDC sleep enable
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: DCMIPPLPENC
        description: DCMIPP sleep enable
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: GFXTIMLPENC
        description: GFXTIM sleep enable
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: VENCLPENC
        description: VENC sleep enable
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: CSILPENC
        description: CSI sleep enable
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: PRIVCFGCR0
    displayName: PRIVCFGCR0
    description: RCC oscillator privilege configuration register0
    addressOffset: 6020
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIPVC
        description: Defines the privilege protection of the LSI configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: LSEPVC
        description: Defines the privilege protection of the LSE configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: MSIPVC
        description: Defines the privilege protection of the MSI configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: HSIPVC
        description: Defines the privilege protection of the HSI configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: HSEPVC
        description: Defines the privilege protection of the HSE configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
  - name: PUBCFGCR0
    displayName: PUBCFGCR0
    description: RCC oscillator public configuration register0
    addressOffset: 6028
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIPUBC
        description: Defines the public protection of the LSI configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: LSEPUBC
        description: Defines the public protection of the LSE configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: MSIPUBC
        description: Defines the public protection of the MSI configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: HSIPUBC
        description: Defines the public protection of the HSI configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: HSEPUBC
        description: Defines the public protection of the HSE configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
  - name: PRIVCFGCR1
    displayName: PRIVCFGCR1
    description: RCC PLL privilege configuration register1
    addressOffset: 6036
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL1PVC
        description: Defines the privilege protection of the PLL1 configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: PLL2PVC
        description: Defines the privilege protection of the PLL2 configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: PLL3PVC
        description: Defines the privilege protection of the PLL3 configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: PLL4PVC
        description: Defines the privilege protection of the PLL4 configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
  - name: PUBCFGCR1
    displayName: PUBCFGCR1
    description: RCC PLL public configuration register1
    addressOffset: 6044
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PLL1PUBC
        description: Defines the public protection of the PLL1 configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: PLL2PUBC
        description: Defines the public protection of the PLL2 configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: PLL3PUBC
        description: Defines the public protection of the PLL3 configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: PLL4PUBC
        description: Defines the public protection of the PLL4 configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
  - name: PRIVCFGCR2
    displayName: PRIVCFGCR2
    description: RCC divider privilege configuration register2
    addressOffset: 6052
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC1PVC
        description: Defines the privilege protection of the IC1 configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: IC2PVC
        description: Defines the privilege protection of the IC2 configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: IC3PVC
        description: Defines the privilege protection of the IC3 configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: IC4PVC
        description: Defines the privilege protection of the IC4 configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: IC5PVC
        description: Defines the privilege protection of the IC5 configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: IC6PVC
        description: Defines the privilege protection of the IC6 configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: IC7PVC
        description: Defines the privilege protection of the IC7 configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: IC8PVC
        description: Defines the privilege protection of the IC8 configuration bits (enable, ready, divider).
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: IC9PVC
        description: Defines the privilege protection of the IC9 configuration bits (enable, ready, divider).
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: IC10PVC
        description: Defines the privilege protection of the IC10 configuration bits (enable, ready, divider).
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: IC11PVC
        description: Defines the privilege protection of the IC11 configuration bits (enable, ready, divider).
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: IC12PVC
        description: Defines the privilege protection of the IC12 configuration bits (enable, ready, divider).
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: IC13PVC
        description: Defines the privilege protection of the IC13 configuration bits (enable, ready, divider).
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: IC14PVC
        description: Defines the privilege protection of the IC14 configuration bits (enable, ready, divider).
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: IC15PVC
        description: Defines the privilege protection of the IC15 configuration bits (enable, ready, divider).
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: IC16PVC
        description: Defines the privilege protection of the IC16 configuration bits (enable, ready, divider).
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: IC17PVC
        description: Defines the privilege protection of the IC17 configuration bits (enable, ready, divider).
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: IC18PVC
        description: Defines the privilege protection of the IC18 configuration bits (enable, ready, divider).
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: IC19PVC
        description: Defines the privilege protection of the IC19 configuration bits (enable, ready, divider).
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: IC20PVC
        description: Defines the privilege protection of the IC20 configuration bits (enable, ready, divider).
        bitOffset: 19
        bitWidth: 1
        access: write-only
  - name: PUBCFGCR2
    displayName: PUBCFGCR2
    description: RCC divider public configuration register2
    addressOffset: 6060
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IC1PUBC
        description: Defines the public protection of the IC1 configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: IC2PUBC
        description: Defines the public protection of the IC2 configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: IC3PUBC
        description: Defines the public protection of the IC3 configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: IC4PUBC
        description: Defines the public protection of the IC4 configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: IC5PUBC
        description: Defines the public protection of the IC5 configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: IC6PUBC
        description: Defines the public protection of the IC6 configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: IC7PUBC
        description: Defines the public protection of the IC7 configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: IC8PUBC
        description: Defines the public protection of the IC8 configuration bits (enable, ready, divider).
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: IC9PUBC
        description: Defines the public protection of the IC9 configuration bits (enable, ready, divider).
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: IC10PUBC
        description: Defines the public protection of the IC10 configuration bits (enable, ready, divider).
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: IC11PUBC
        description: Defines the public protection of the IC11 configuration bits (enable, ready, divider).
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: IC12PUBC
        description: Defines the public protection of the IC12 configuration bits (enable, ready, divider).
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: IC13PUBC
        description: Defines the public protection of the IC13 configuration bits (enable, ready, divider).
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: IC14PUBC
        description: Defines the public protection of the IC14 configuration bits (enable, ready, divider).
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: IC15PUBC
        description: Defines the public protection of the IC15 configuration bits (enable, ready, divider).
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: IC16PUBC
        description: Defines the public protection of the IC16 configuration bits (enable, ready, divider).
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: IC17PUBC
        description: Defines the public protection of the IC17 configuration bits (enable, ready, divider).
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: IC18PUBC
        description: Defines the public protection of the IC18 configuration bits (enable, ready, divider).
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: IC19PUBC
        description: Defines the public protection of the IC19 configuration bits (enable, ready, divider).
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: IC20PUBC
        description: Defines the public protection of the IC20 configuration bits (enable, ready, divider).
        bitOffset: 19
        bitWidth: 1
        access: write-only
  - name: PRIVCFGCR3
    displayName: PRIVCFGCR3
    description: RCC system privilege configuration register3
    addressOffset: 6068
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODPVC
        description: Defines the privilege protection of the MOD configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: SYSPVC
        description: Defines the privilege protection of the SYS configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: BUSPVC
        description: Defines the privilege protection of the BUS configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: PERPVC
        description: Defines the privilege protection of the PER configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: INTPVC
        description: Defines the privilege protection of the INT configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: RSTPVC
        description: Defines the privilege protection of the RST configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: DFTPVC
        description: Defines the privilege protection of the DFT configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: PUBCFGCR3
    displayName: PUBCFGCR3
    description: RCC system public configuration register3
    addressOffset: 6076
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODPUBC
        description: Defines the public protection of the MOD configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: SYSPUBC
        description: Defines the public protection of the SYS configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: BUSPUBC
        description: Defines the public protection of the BUS configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: PERPUBC
        description: Defines the public protection of the PER configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: INTPUBC
        description: Defines the public protection of the INT configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: RSTPUBC
        description: Defines the public protection of the RST configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: DFTPUBC
        description: Defines the public protection of the DFT configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
  - name: PRIVCFGCR4
    displayName: PRIVCFGCR4
    description: RCC privilege configuration register4
    addressOffset: 6084
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNPVC
        description: Defines the privilege protection of the ACLKN configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: ACLKNCPVC
        description: Defines the privilege protection of the ACLKNC configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AHBMPVC
        description: Defines the privilege protection of the AHBM configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AHB1PVC
        description: Defines the privilege protection of the AHB1 configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHB2PVC
        description: Defines the privilege protection of the AHB2 configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHB3PVC
        description: Defines the privilege protection of the AHB3 configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: AHB4PVC
        description: Defines the privilege protection of the AHB4 configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AHB5PVC
        description: Defines the privilege protection of the AHB5 configuration bits (enable, ready, divider).
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: APB1PVC
        description: Defines the privilege protection of the APB1 configuration bits (enable, ready, divider).
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: APB2PVC
        description: Defines the privilege protection of the APB2 configuration bits (enable, ready, divider).
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: APB3PVC
        description: Defines the privilege protection of the APB3 configuration bits (enable, ready, divider).
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: APB4PVC
        description: Defines the privilege protection of the APB4 configuration bits (enable, ready, divider).
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: APB5PVC
        description: Defines the privilege protection of the APB5 configuration bits (enable, ready, divider).
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: NOCPVC
        description: Defines the privilege protection of the NOC configuration bits (enable, ready, divider).
        bitOffset: 13
        bitWidth: 1
        access: write-only
  - name: PUBCFGCR4
    displayName: PUBCFGCR4
    description: RCC  public configuration register4
    addressOffset: 6092
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACLKNPUBC
        description: Defines the public protection of the ACLKN configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: ACLKNCPUBC
        description: Defines the public protection of the ACLKNC configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AHBMPUBC
        description: Defines the public protection of the AHBM configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AHB1PUBC
        description: Defines the public protection of the AHB1 configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHB2PUBC
        description: Defines the public protection of the AHB2 configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHB3PUBC
        description: Defines the public protection of the AHB3 configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: AHB4PUBC
        description: Defines the public protection of the AHB4 configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AHB5PUBC
        description: Defines the public protection of the AHB5 configuration bits (enable, ready, divider).
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: APB1PUBC
        description: Defines the public protection of the APB1 configuration bits (enable, ready, divider).
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: APB2PUBC
        description: Defines the public protection of the APB2 configuration bits (enable, ready, divider).
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: APB3PUBC
        description: Defines the public protection of the APB3 configuration bits (enable, ready, divider).
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: APB4PUBC
        description: Defines the public protection of the APB4 configuration bits (enable, ready, divider).
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: APB5PUBC
        description: Defines the public protection of the APB5 configuration bits (enable, ready, divider).
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: NOCPUBC
        description: Defines the public protection of the NOC configuration bits (enable, ready, divider).
        bitOffset: 13
        bitWidth: 1
        access: write-only
  - name: PUBCFGCR5
    displayName: PUBCFGCR5
    description: RCC public configuration register4
    addressOffset: 6096
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AXISRAM3PUBC
        description: Defines the public protection of the AXISRAM3 configuration bits (enable, ready, divider).
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: AXISRAM4PUBC
        description: Defines the public protection of the AXISRAM4 configuration bits (enable, ready, divider).
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: AXISRAM5PUBC
        description: Defines the public protection of the AXISRAM5 configuration bits (enable, ready, divider).
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: AXISRAM6PUBC
        description: Defines the public protection of the AXISRAM6 configuration bits (enable, ready, divider).
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: AHBSRAM1PUBC
        description: Defines the public protection of the AHBSRAM1 configuration bits (enable, ready, divider).
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: AHBSRAM2PUBC
        description: Defines the public protection of the AHBSRAM2 configuration bits (enable, ready, divider).
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: BKPSRAMPUBC
        description: Defines the public protection of the BKPSRAM configuration bits (enable, ready, divider).
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: AXISRAM1PUBC
        description: Defines the public protection of the AXISRAM1 configuration bits (enable, ready, divider).
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: AXISRAM2PUBC
        description: Defines the public protection of the AXISRAM2 configuration bits (enable, ready, divider).
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: FLEXRAMPUBC
        description: Defines the public protection of the FLEXRAM configuration bits (enable, ready, divider).
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: CACHEAXIRAMPUBC
        description: Defines the public protection of the NPUCACHERAM configuration bits (enable, ready, divider).
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: VENCRAMPUBC
        description: Defines the public protection of the VENCRAM configuration bits (enable, ready, divider).
        bitOffset: 11
        bitWidth: 1
        access: write-only
addressBlocks:
  - offset: 0
    size: 7424
    usage: registers
interrupts:
  - name: INTR
    description: RCC global interrupt
