# ğŸ”§ Full-Custom Mask Layout â€“ 2-Input NOR Gate (ICD CMOS 0.3Âµm)

This repository documents the full mask-level design of a 2-input NOR gate using the ICD CMOS 0.3â€¯Âµm (version G) process. It includes stick diagrams, layout design in L-Edit, process constraints, and verification.

---

## ğŸ“ Repository Structure

- `stick_schematic/` â€“ Stick-level logic and schematic visuals  
  â—¦ `Stick diagram.png` â€“ NOR2 stick routing diagram  
  â—¦ `Stick diagrams` â€“ Logic circuit diagram image  

- `Design rules/` â€“ Technology rules and constraints  
  â—¦ `Design rules.png` â€“ CMOS 0.3â€¯Âµm layout rule sheet  
  â—¦ `Rules and constraints` â€“ Textual constraints (ports, PR origin, spacing)  
  â—¦ `constraints_dimensions.png` â€“ Rule dimensions with labels  

- `layout_output/` â€“ L-Edit layout and output reports  
  â—¦ `NOR Gate (L-edit).png` â€“ Final L-Edit layout screenshot  
  â—¦ `Output` â€“ Output or verification text  
  â—¦ `ledit.pdf` â€“ Complete drawn L-Edit layout (PDF export)  

- `Gate constraints.png` â€“ Dimensions for PMOS/NMOS/L and W sizing  
- `README.md` â€“ Full project documentation


---

## ğŸ§  Stick Diagram and Schematic

The NOR2 gate is realized using the standard CMOS topology:  
- **Pull-up network**: 2 PMOS transistors in series  
- **Pull-down network**: 2 NMOS transistors in parallel  

The stick diagram represents routing using color-coded layers (Poly, Metal1, Contacts), and includes global ports: `A`, `B`, `Y`, `Vdd!`, `GND!`.

---

## ğŸ“ Design Rules (CMOS 0.3â€¯Âµm)

The layout strictly follows the [ICD CMOS 0.3Âµm Version G] rules. Key constraints include:

| Layer         | Rule Type                                | Value (Âµm) |
|---------------|-------------------------------------------|------------|
| Poly          | Min width / spacing                      | 0.3 / 0.5  |
| Metal1        | Min width / spacing                      | 0.5 / 0.5  |
| Contacts      | Size / spacing to Poly / Active          | 0.3 / 0.3  |
| N-Well        | Min width / spacing                      | 2.0 / 1.0  |
| Active Area   | Min width / spacing / S-D length         | 0.5 / 0.6 / 0.5 |

> Full reference in: `Design rules.png` and `constraints_dimensions.png`

---

## âœ¨ Technology and Constraints

- **Process**: ICD CMOS 0.3Âµm (version G)
- **Tools Used**: [L-Edit 2021.2]
- **Transistor Specs**:
  - PMOS: L = 0.3Âµm, W = 2.5Âµm
  - NMOS: L = 0.3Âµm, W = 1.0Âµm
- **Metal1 Power Rail Width**: 0.8â€¯Âµm

**Naming and Port Rules**:
- Cell name: `NOR2` (case-sensitive)
- Port names: `A`, `B`, `Y`, `Vdd!`, `GND!`
- PR Boundary origin: (0,0)
- Input/output ports must be drawn on **polysilicon** layer  
- Vdd! and GND! ports drawn on **metal1**

ğŸ“Œ *Ensure zero-width ports align with the conductor edge on PR boundary.*

---

## ğŸ–¼ï¸ Layout and Output

- Final layout verified in `L-Edit` and exported as `NOR Gate (L-edit).png`
- `ledit.pdf` contains the full drawn layout using standard CMOS layers

---

## âœ… Outcome

- Fully DRC-compliant NOR2 layout
- Adheres to industry mask design rules
- Easy to reuse as a custom standard cell

---

## ğŸ“ References

- ICD CMOS 0.3â€¯Âµm G-Process DRC
- Tanner EDA: L-Edit v2021.2
