hdl_samples
====

## Outline

1. rsff    (RS flip flop)
2. latch   (Transparent latch)
3. dff     (D flip flop)
4. e_dff   (enable D flip flop)
5. counter (up down counter with load)

## Require

- iverilog
- gtkwave

- model_sim
