!SESSION 2025-04-10 23:23:11.860 -----------------------------------------------
eclipse.buildId=2023.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_CA
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data C:\Users\yiann\vivado23\testbench2\mrmac_hdl_384bv2\software

!ENTRY org.eclipse.ui 4 4 2025-04-10 23:23:43.798
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:23:59.569
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:23:59.571
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:23:59.583
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:23:59.585
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:24:04.305
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:24:04.306
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:24:04.306
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:24:04.324
!MESSAGE XSCT Command: [setws C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:24:04.325
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/SharedData/2023.2/data;C:/Xilinx/Vitis/2023.2/data]. Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:24:04.329
!MESSAGE XSCT command with result: [setws C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software], Result: [null, ]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:24:04.376
!MESSAGE XSCT Command: [::hsi::utils::add_repo "C:/Xilinx/Vitis/2023.2/data/embeddedsw C:/Users/yiann/vivado23/nexys_video/diligent_ips/vivado-library-master"], Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:24:05.019
!MESSAGE XSCT command with result: [::hsi::utils::add_repo "C:/Xilinx/Vitis/2023.2/data/embeddedsw C:/Users/yiann/vivado23/nexys_video/diligent_ips/vivado-library-master"], Result: [null, ]. Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 1 0 2025-04-10 23:24:14.692
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\2023.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:24:33.007
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:24:48.742
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:24:48.808
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:24:48.813
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa], Result: [null, {"device": "xcvp1802",
"family": "versal",
"timestamp": "Thu Apr 10 21:59:35 2025",
"vivado_version": "2023.2",
"part": "xcvp1802-lsvc4072-2MP-e-S",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:24:48.820
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:24:48.919
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_gt_sigs_0": {"hier_name": "axi_gpio_gt_sigs_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_gt_sigs_1": {"hier_name": "axi_gpio_gt_sigs_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_smc_1": {"hier_name": "axi_smc_1",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_dwidth_converter_rx": {"hier_name": "axis_dwidth_converter_rx",
"type": "axis_dwidth_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_dwidth_converter_tx": {"hier_name": "axis_dwidth_converter_tx",
"type": "axis_dwidth_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_rx_fifo": {"hier_name": "axis_rx_fifo",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_tx_fifo": {"hier_name": "axis_tx_fifo",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"clk_wizard_0": {"hier_name": "clk_wizard_0",
"type": "clk_wizard",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"design_1_wrapper_0": {"hier_name": "design_1_wrapper_0",
"type": "design_1_wrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"fifo_rx_mrmac": {"hier_name": "fifo_rx_mrmac",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"fifo_tx_mrmac": {"hier_name": "fifo_tx_mrmac",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"packeter_top_rtl_0": {"hier_name": "packeter_top_rtl_0",
"type": "packeter_top_rtl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wizard_0_370M": {"hier_name": "rst_clk_wizard_0_370M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_versal_cips_0_99M": {"hier_name": "rst_versal_cips_0_99M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0": {"hier_name": "versal_cips_0",
"type": "versal_cips",
"version": "3.4",
"ip_type": "",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_linerate": {"hier_name": "xlslice_gt_linerate",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_loopback": {"hier_name": "xlslice_gt_loopback",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_reset_rx_datapth": {"hier_name": "xlslice_gt_reset_rx_datapth",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_reset_tx_datapth": {"hier_name": "xlslice_gt_reset_tx_datapth",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_resetall": {"hier_name": "xlslice_gt_resetall",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_rxcdrhold": {"hier_name": "xlslice_gt_rxcdrhold",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_txmaincursor": {"hier_name": "xlslice_gt_txmaincursor",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_txpostcursor": {"hier_name": "xlslice_gt_txpostcursor",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_txprecursor": {"hier_name": "xlslice_gt_txprecursor",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0",
"type": "pspmc",
"version": "1.4",
"ip_type": "",
},
"versal_cips_0_pspmc_0_psv_acpu_gic": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_acpu_gic",
"type": "psv_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"versal_cips_0_pspmc_0_psv_adma_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_adma_1": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_adma_2": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_adma_3": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_adma_4": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_adma_5": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_adma_6": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_adma_7": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_apu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_apu_0",
"type": "psv_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_axi_interconnect_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_axi_interconnect_0",
"type": "psv_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"versal_cips_0_pspmc_0_psv_coresight_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_0",
"type": "psv_coresight",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a720_cti": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_cti",
"type": "psv_coresight_a720_cti",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a720_dbg": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_dbg",
"type": "psv_coresight_a720_dbg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a720_etm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_etm",
"type": "psv_coresight_a720_etm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a720_pmu": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_pmu",
"type": "psv_coresight_a720_pmu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a721_cti": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_cti",
"type": "psv_coresight_a721_cti",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a721_dbg": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_dbg",
"type": "psv_coresight_a721_dbg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a721_etm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_etm",
"type": "psv_coresight_a721_etm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a721_pmu": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_pmu",
"type": "psv_coresight_a721_pmu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_apu_cti": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_cti",
"type": "psv_coresight_apu_cti",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_apu_ela": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_ela",
"type": "psv_coresight_apu_ela",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_apu_etf": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_etf",
"type": "psv_coresight_apu_etf",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_apu_fun": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_fun",
"type": "psv_coresight_apu_fun",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_atm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_atm",
"type": "psv_coresight_cpm_atm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a",
"type": "psv_coresight_cpm_cti2a",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d",
"type": "psv_coresight_cpm_cti2d",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a",
"type": "psv_coresight_cpm_ela2a",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b",
"type": "psv_coresight_cpm_ela2b",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c",
"type": "psv_coresight_cpm_ela2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d",
"type": "psv_coresight_cpm_ela2d",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_fun": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_fun",
"type": "psv_coresight_cpm_fun",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_rom": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_rom",
"type": "psv_coresight_cpm_rom",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_fpd_atm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_atm",
"type": "psv_coresight_fpd_atm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_fpd_stm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_stm",
"type": "psv_coresight_fpd_stm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_lpd_atm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_lpd_atm",
"type": "psv_coresight_lpd_atm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_cortexa72_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cortexa72_0",
"type": "psv_cortexa72",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_psv_cortexa72_1": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cortexa72_1",
"type": "psv_cortexa72",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_psv_cortexr5_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cortexr5_0",
"type": "psv_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_psv_cortexr5_1": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cortexr5_1",
"type": "psv_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_psv_cpm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cpm",
"type": "psv_cpm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_crf_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0",
"type": "psv_crf",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_crl_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0",
"type": "psv_crl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_crp_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crp_0",
"type": "psv_crp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_afi_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0",
"type": "psv_fpd_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_afi_2": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2",
"type": "psv_fpd_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_afi_mem_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_mem_0",
"type": "psv_fpd_afi_mem",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_afi_mem_2": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_mem_2",
"type": "psv_fpd_afi_mem",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_cci_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0",
"type": "psv_fpd_cci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_gpv_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0",
"type": "psv_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_maincci_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0",
"type": "psv_fpd_maincci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0",
"type": "psv_fpd_slave_xmpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_slcr_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0",
"type": "psv_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0",
"type": "psv_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_smmu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0",
"type": "psv_fpd_smmu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_smmutcu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0",
"type": "psv_fpd_smmutcu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_ipi_buffer": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer",
"type": "psv_ipi_buffer",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"versal_cips_0_pspmc_0_psv_ipi_pmc": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc",
"type": "psv_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf",
"type": "psv_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_ipi_psm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm",
"type": "psv_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_lpd_afi_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0",
"type": "psv_lpd_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_lpd_afi_mem_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_mem_0",
"type": "psv_lpd_afi_mem",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0",
"type": "psv_lpd_iou_secure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0",
"type": "psv_lpd_iou_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_lpd_slcr_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0",
"type": "psv_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0",
"type": "psv_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_lpd_xppu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0",
"type": "psv_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_ocm_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl",
"type": "psv_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_ocm_ram_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0",
"type": "psv_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"versal_cips_0_pspmc_0_psv_ocm_xmpu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0",
"type": "psv_ocm_xmpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_0",
"type": "psv_pmc",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_psv_pmc_aes": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_aes",
"type": "psv_pmc_aes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl",
"type": "psv_pmc_bbram_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0",
"type": "psv_pmc_cfi_cframe",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0",
"type": "psv_pmc_cfu_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_dma_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_0",
"type": "psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_dma_1": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_1",
"type": "psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_efuse_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_cache",
"type": "psv_pmc_efuse_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl",
"type": "psv_pmc_efuse_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_global_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_global_0",
"type": "psv_pmc_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_iomodule_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_iomodule_0",
"type": "iomodule",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0",
"type": "psv_pmc_ppu1_mdm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_ram": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram",
"type": "psv_pmc_ram",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"versal_cips_0_pspmc_0_psv_pmc_ram_data_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_data_cntlr",
"type": "ram_data_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_ram_instr_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_instr_cntlr",
"type": "ram_instr_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_ram_npi": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_npi",
"type": "psv_pmc_ram_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_rsa": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rsa",
"type": "psv_pmc_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_rtc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rtc_0",
"type": "psv_pmc_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_sha": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sha",
"type": "psv_pmc_sha",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot",
"type": "psv_pmc_slave_boot",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream",
"type": "psv_pmc_slave_boot_stream",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_sysmon_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sysmon_0",
"type": "psv_pmc_sysmon",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_tmr_inject_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_tmr_inject_0",
"type": "tmr_inject",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_tmr_manager_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_tmr_manager_0",
"type": "tmr_manager",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_trng": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_trng",
"type": "psv_pmc_trng",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_xmpu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xmpu_0",
"type": "psv_pmc_xmpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_xppu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_0",
"type": "psv_pmc_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0",
"type": "psv_pmc_xppu_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_psm_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_0",
"type": "psv_psm",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_psv_psm_global_reg": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg",
"type": "psv_psm_global_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_psm_iomodule_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_iomodule_0",
"type": "iomodule",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"versal_cips_0_pspmc_0_psv_psm_ram_data_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_ram_data_cntlr",
"type": "PSM_PPU",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_psm_ram_instr_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_ram_instr_cntlr",
"type": "ram_instr_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_psm_tmr_inject_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_tmr_inject_0",
"type": "tmr_inject",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_psm_tmr_manager_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_tmr_manager_0",
"type": "tmr_manager",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_atcm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_atcm",
"type": "psv_r5_tcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_atcm_global": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_atcm_global",
"type": "psv_tcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_atcm_lockstep": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_atcm_lockstep",
"type": "psv_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_btcm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_btcm",
"type": "psv_r5_tcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_btcm_global": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_btcm_global",
"type": "psv_tcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_btcm_lockstep": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_btcm_lockstep",
"type": "psv_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_data_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_data_cache",
"type": "psv_r5_0_data_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_instruction_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_instruction_cache",
"type": "psv_r5_0_instruction_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_1_atcm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm",
"type": "psv_r5_tcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_1_atcm_global": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global",
"type": "psv_tcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_1_btcm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm",
"type": "psv_r5_tcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_1_btcm_global": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global",
"type": "psv_tcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_1_data_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_data_cache",
"type": "psv_r5_1_data_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_1_instruction_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_instruction_cache",
"type": "psv_r5_1_instruction_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_0",
"type": "psv_r5_tcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_global": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global",
"type": "psv_r5_tcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_rcpu_gic": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rcpu_gic",
"type": "psv_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"versal_cips_0_pspmc_0_psv_rpu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rpu_0",
"type": "psv_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_sbsauart_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0",
"type": "psv_sbsauart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_scntr_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0",
"type": "psv_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_scntrs_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0",
"type": "psv_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_coresight_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_coresight_0",
"type": "slv1_psv_coresight",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_crp_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_crp_0",
"type": "slv1_psv_crp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_0",
"type": "slv1_psv_pmc",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_aes": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_aes",
"type": "slv1_psv_pmc_aes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_bbram_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_bbram_ctrl",
"type": "slv1_psv_pmc_bbram_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_cfi_cframe_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_cfi_cframe_0",
"type": "slv1_psv_pmc_cfi_cframe",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_cfu_apb_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_cfu_apb_0",
"type": "slv1_psv_pmc_cfu_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_dma_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_dma_0",
"type": "slv1_psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_dma_1": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_dma_1",
"type": "slv1_psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_cache",
"type": "slv1_psv_pmc_efuse_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_ctrl",
"type": "slv1_psv_pmc_efuse_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_global_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_global_0",
"type": "slv1_psv_pmc_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_iomodule_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_iomodule_0",
"type": "slv1_iomodule",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ppu1_mdm_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ppu1_mdm_0",
"type": "slv1_psv_pmc_ppu1_mdm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram",
"type": "slv1_psv_pmc_ram",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram_data_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram_data_cntlr",
"type": "slv1_ram_data_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram_instr_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram_instr_cntlr",
"type": "slv1_ram_instr_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram_npi": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram_npi",
"type": "slv1_psv_pmc_ram_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_rsa": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_rsa",
"type": "slv1_psv_pmc_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_rtc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_rtc_0",
"type": "slv1_psv_pmc_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_sha": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_sha",
"type": "slv1_psv_pmc_sha",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot",
"type": "slv1_psv_pmc_slave_boot",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot_stream": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot_stream",
"type": "slv1_psv_pmc_slave_boot_stream",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_sysmon_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_sysmon_0",
"type": "slv1_psv_pmc_sysmon",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_inject_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_inject_0",
"type": "slv1_tmr_inject",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_manager_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_manager_0",
"type": "slv1_tmr_manager",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_trng": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_trng",
"type": "slv1_psv_pmc_trng",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_xmpu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_xmpu_0",
"type": "slv1_psv_pmc_xmpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_0",
"type": "slv1_psv_pmc_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_npi_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_npi_0",
"type": "slv1_psv_pmc_xppu_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_coresight_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_coresight_0",
"type": "slv2_psv_coresight",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_crp_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_crp_0",
"type": "slv2_psv_crp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_0",
"type": "slv2_psv_pmc",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_aes": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_aes",
"type": "slv2_psv_pmc_aes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_bbram_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_bbram_ctrl",
"type": "slv2_psv_pmc_bbram_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_cfi_cframe_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_cfi_cframe_0",
"type": "slv2_psv_pmc_cfi_cframe",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_cfu_apb_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_cfu_apb_0",
"type": "slv2_psv_pmc_cfu_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_dma_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_dma_0",
"type": "slv2_psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_dma_1": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_dma_1",
"type": "slv2_psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_cache",
"type": "slv2_psv_pmc_efuse_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_ctrl",
"type": "slv2_psv_pmc_efuse_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_global_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_global_0",
"type": "slv2_psv_pmc_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_iomodule_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_iomodule_0",
"type": "slv2_iomodule",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ppu1_mdm_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ppu1_mdm_0",
"type": "slv2_psv_pmc_ppu1_mdm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram",
"type": "slv2_psv_pmc_ram",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram_data_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram_data_cntlr",
"type": "slv2_ram_data_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram_instr_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram_instr_cntlr",
"type": "slv2_ram_instr_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram_npi": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram_npi",
"type": "slv2_psv_pmc_ram_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_rsa": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_rsa",
"type": "slv2_psv_pmc_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_rtc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_rtc_0",
"type": "slv2_psv_pmc_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_sha": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_sha",
"type": "slv2_psv_pmc_sha",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot",
"type": "slv2_psv_pmc_slave_boot",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot_stream": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot_stream",
"type": "slv2_psv_pmc_slave_boot_stream",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_sysmon_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_sysmon_0",
"type": "slv2_psv_pmc_sysmon",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_inject_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_inject_0",
"type": "slv2_tmr_inject",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_manager_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_manager_0",
"type": "slv2_tmr_manager",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_trng": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_trng",
"type": "slv2_psv_pmc_trng",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_xmpu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_xmpu_0",
"type": "slv2_psv_pmc_xmpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_0",
"type": "slv2_psv_pmc_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_npi_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_npi_0",
"type": "slv2_psv_pmc_xppu_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_coresight_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_coresight_0",
"type": "slv3_psv_coresight",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_crp_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_crp_0",
"type": "slv3_psv_crp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_0",
"type": "slv3_psv_pmc",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_aes": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_aes",
"type": "slv3_psv_pmc_aes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_bbram_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_bbram_ctrl",
"type": "slv3_psv_pmc_bbram_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_cfi_cframe_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_cfi_cframe_0",
"type": "slv3_psv_pmc_cfi_cframe",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_cfu_apb_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_cfu_apb_0",
"type": "slv3_psv_pmc_cfu_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_dma_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_dma_0",
"type": "slv3_psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_dma_1": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_dma_1",
"type": "slv3_psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_cache",
"type": "slv3_psv_pmc_efuse_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_ctrl",
"type": "slv3_psv_pmc_efuse_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_global_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_global_0",
"type": "slv3_psv_pmc_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_iomodule_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_iomodule_0",
"type": "slv3_iomodule",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ppu1_mdm_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ppu1_mdm_0",
"type": "slv3_psv_pmc_ppu1_mdm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram",
"type": "slv3_psv_pmc_ram",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram_data_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram_data_cntlr",
"type": "slv3_ram_data_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram_instr_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram_instr_cntlr",
"type": "slv3_ram_instr_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram_npi": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram_npi",
"type": "slv3_psv_pmc_ram_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_rsa": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_rsa",
"type": "slv3_psv_pmc_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_rtc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_rtc_0",
"type": "slv3_psv_pmc_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_sha": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_sha",
"type": "slv3_psv_pmc_sha",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot",
"type": "slv3_psv_pmc_slave_boot",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot_stream": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot_stream",
"type": "slv3_psv_pmc_slave_boot_stream",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_sysmon_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_sysmon_0",
"type": "slv3_psv_pmc_sysmon",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_inject_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_inject_0",
"type": "slv3_tmr_inject",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_manager_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_manager_0",
"type": "slv3_tmr_manager",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_trng": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_trng",
"type": "slv3_psv_pmc_trng",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_xmpu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_xmpu_0",
"type": "slv3_psv_pmc_xmpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_0",
"type": "slv3_psv_pmc_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_npi_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_npi_0",
"type": "slv3_psv_pmc_xppu_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:01.330
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:01.412
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa], Result: [null, {"versal_cips_0_pspmc_0_psv_cortexa72_0": {"freertos10_xilinx_v1_14": {"name": "freertos10_xilinx",
"version": "1.14",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_14",
},
"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_psv_cortexa72_1": {"freertos10_xilinx_v1_14": {"name": "freertos10_xilinx",
"version": "1.14",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_14",
},
"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_psv_cortexr5_0": {"freertos10_xilinx_v1_14": {"name": "freertos10_xilinx",
"version": "1.14",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_14",
},
"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_psv_cortexr5_1": {"freertos10_xilinx_v1_14": {"name": "freertos10_xilinx",
"version": "1.14",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_14",
},
"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_psv_pmc_0": {"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_psv_psm_0": {"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_0": {"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_0": {"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_0": {"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:03.502
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:03.603
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5 microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC / Versal. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53 psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psx_cortexa78 psx_cortexr52 psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psxl_cortexr52 psx_cortexr52",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52 microblaze_riscv",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal and versal net.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:03.730
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa -os standalone -processor versal_cips_0_pspmc_0_psv_cortexa72_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:03.922
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa -os standalone -processor versal_cips_0_pspmc_0_psv_cortexa72_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:03.925
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa -os standalone -processor versal_cips_0_pspmc_0_psv_cortexa72_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:04.142
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa -os standalone -processor versal_cips_0_pspmc_0_psv_cortexa72_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:06.370
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa -os standalone -processor versal_cips_0_pspmc_0_psv_cortexa72_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:06.547
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa -os standalone -processor versal_cips_0_pspmc_0_psv_cortexa72_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:11.224
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa -os standalone -processor versal_cips_0_pspmc_0_psv_cortexa72_0 -app empty_application -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:11.383
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa -os standalone -processor versal_cips_0_pspmc_0_psv_cortexa72_0 -app empty_application -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:14.749
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa -os standalone -processor versal_cips_0_pspmc_0_psv_cortexa72_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:14.929
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa -os standalone -processor versal_cips_0_pspmc_0_psv_cortexa72_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:16.107
!MESSAGE XSCT Command: [platform create -name {control_wrapper} -hw {C:\Users\yiann\vivado23\testbench2\mrmac_hdl_384bv2\control_wrapper.xsa} -out {C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:35.887
!MESSAGE XSCT command with result: [platform create -name {control_wrapper} -hw {C:\Users\yiann\vivado23\testbench2\mrmac_hdl_384bv2\control_wrapper.xsa} -out {C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software};platform write], Result: [null, Successfully saved  the platform at "C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:35.901
!MESSAGE XSCT Command: [domain create -name {standalone_psv_cortexa72_0} -display-name {standalone_psv_cortexa72_0} -os {standalone} -proc {versal_cips_0_pspmc_0_psv_cortexa72_0} -runtime {cpp} -arch {64-bit} -support-app {hello_world}], Thread: ModalContext

!ENTRY org.eclipse.e4.ui.workbench 4 0 2025-04-10 23:25:35.942
!MESSAGE 
!STACK 0
java.lang.NullPointerException
	at org.eclipse.ui.part.IntroPart.dispose(IntroPart.java:99)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.dispose(ViewIntroAdapterPart.java:153)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.invalidate(CompatibilityPart.java:260)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.destroy(CompatibilityPart.java:417)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:1002)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:967)
	at org.eclipse.e4.core.internal.di.InjectorImpl.uninject(InjectorImpl.java:200)
	at org.eclipse.e4.core.internal.di.Requestor.uninject(Requestor.java:176)
	at org.eclipse.e4.core.internal.contexts.ContextObjectSupplier$ContextInjectionListener.update(ContextObjectSupplier.java:89)
	at org.eclipse.e4.core.internal.contexts.TrackableComputationExt.update(TrackableComputationExt.java:105)
	at org.eclipse.e4.core.internal.contexts.EclipseContext.removeListenersTo(EclipseContext.java:491)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.uninject(ContextInjectionFactory.java:184)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:954)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.disposeWidget(ElementReferenceRenderer.java:115)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:945)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.subscribeTopicToBeRendered(PartRenderingEngine.java:187)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.di.internal.extensions.EventObjectSupplier$DIEventHandler.handleEvent(EventObjectSupplier.java:92)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:205)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:203)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:151)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:132)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:75)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:44)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:55)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:63)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:424)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:314)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.hidePart(PartServiceImpl.java:1406)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1537)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1496)
	at org.eclipse.ui.internal.WorkbenchPage.hideView(WorkbenchPage.java:2609)
	at org.eclipse.ui.internal.WorkbenchIntroManager.closeIntro(WorkbenchIntroManager.java:98)
	at com.xilinx.sdx.ui.utils.SWTUtils.closeWelcomeView(SWTUtils.java:529)
	at com.xilinx.sdx.scw.project.ScwProjectCreationHandler$1.run(ScwProjectCreationHandler.java:71)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:40)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:185)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3897)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3527)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:166)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:368)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:1033)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.execute(NewProjectCreationHandler.java:105)
	at com.xilinx.sdx.npw.NewProjectWizard._createApplicationProject(NewProjectWizard.java:214)
	at com.xilinx.sdx.npw.NewProjectWizard.performFinish(NewProjectWizard.java:161)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:832)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:472)
	at org.eclipse.jface.dialogs.Dialog.lambda$0(Dialog.java:619)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:84)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:252)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:823)
	at org.eclipse.jface.window.Window.open(Window.java:799)
	at com.xilinx.sdx.npw.OpenApplicationProjectWizardAction.run(OpenApplicationProjectWizardAction.java:27)
	at com.xilinx.sdx.npw.OpenApplicationProjectWizardAction.clicked(OpenApplicationProjectWizardAction.java:44)
	at com.xilinx.ide.product.intro.IDEIntroPart.createApplicationProject(IDEIntroPart.java:529)
	at com.xilinx.ide.product.intro.IDEIntroPart$5.run(IDEIntroPart.java:322)
	at com.xilinx.ide.product.intro.IDEIntroPart$14.mouseUp(IDEIntroPart.java:456)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:224)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447)

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:45.579
!MESSAGE XSCT command with result: [domain create -name {standalone_psv_cortexa72_0} -display-name {standalone_psv_cortexa72_0} -os {standalone} -proc {versal_cips_0_pspmc_0_psv_cortexa72_0} -runtime {cpp} -arch {64-bit} -support-app {hello_world}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:45.586
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:45.640
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:45.676
!MESSAGE XSCT Command: [platform active {control_wrapper}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:45.678
!MESSAGE XSCT command with result: [platform active {control_wrapper}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:45.681
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:45.831
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:25:48.704
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:05.914
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:05.914
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:06.004
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_gt_sigs_0": {"hier_name": "axi_gpio_gt_sigs_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_gt_sigs_1": {"hier_name": "axi_gpio_gt_sigs_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_smc_1": {"hier_name": "axi_smc_1",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axis_dwidth_converter_rx": {"hier_name": "axis_dwidth_converter_rx",
"type": "axis_dwidth_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_dwidth_converter_tx": {"hier_name": "axis_dwidth_converter_tx",
"type": "axis_dwidth_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_rx_fifo": {"hier_name": "axis_rx_fifo",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"axis_tx_fifo": {"hier_name": "axis_tx_fifo",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"clk_wizard_0": {"hier_name": "clk_wizard_0",
"type": "clk_wizard",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"design_1_wrapper_0": {"hier_name": "design_1_wrapper_0",
"type": "design_1_wrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"fifo_rx_mrmac": {"hier_name": "fifo_rx_mrmac",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"fifo_tx_mrmac": {"hier_name": "fifo_tx_mrmac",
"type": "axis_data_fifo",
"version": "2.0",
"ip_type": "BUS",
},
"packeter_top_rtl_0": {"hier_name": "packeter_top_rtl_0",
"type": "packeter_top_rtl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wizard_0_370M": {"hier_name": "rst_clk_wizard_0_370M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_versal_cips_0_99M": {"hier_name": "rst_versal_cips_0_99M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0": {"hier_name": "versal_cips_0",
"type": "versal_cips",
"version": "3.4",
"ip_type": "",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_linerate": {"hier_name": "xlslice_gt_linerate",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_loopback": {"hier_name": "xlslice_gt_loopback",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_reset_rx_datapth": {"hier_name": "xlslice_gt_reset_rx_datapth",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_reset_tx_datapth": {"hier_name": "xlslice_gt_reset_tx_datapth",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_resetall": {"hier_name": "xlslice_gt_resetall",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_rxcdrhold": {"hier_name": "xlslice_gt_rxcdrhold",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_txmaincursor": {"hier_name": "xlslice_gt_txmaincursor",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_txpostcursor": {"hier_name": "xlslice_gt_txpostcursor",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlslice_gt_txprecursor": {"hier_name": "xlslice_gt_txprecursor",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0",
"type": "pspmc",
"version": "1.4",
"ip_type": "",
},
"versal_cips_0_pspmc_0_psv_acpu_gic": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_acpu_gic",
"type": "psv_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"versal_cips_0_pspmc_0_psv_adma_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_adma_1": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_adma_2": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_adma_3": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_adma_4": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_adma_5": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_adma_6": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_adma_7": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7",
"type": "psv_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_apu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_apu_0",
"type": "psv_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_axi_interconnect_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_axi_interconnect_0",
"type": "psv_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"versal_cips_0_pspmc_0_psv_coresight_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_0",
"type": "psv_coresight",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a720_cti": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_cti",
"type": "psv_coresight_a720_cti",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a720_dbg": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_dbg",
"type": "psv_coresight_a720_dbg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a720_etm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_etm",
"type": "psv_coresight_a720_etm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a720_pmu": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_pmu",
"type": "psv_coresight_a720_pmu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a721_cti": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_cti",
"type": "psv_coresight_a721_cti",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a721_dbg": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_dbg",
"type": "psv_coresight_a721_dbg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a721_etm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_etm",
"type": "psv_coresight_a721_etm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_a721_pmu": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_pmu",
"type": "psv_coresight_a721_pmu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_apu_cti": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_cti",
"type": "psv_coresight_apu_cti",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_apu_ela": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_ela",
"type": "psv_coresight_apu_ela",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_apu_etf": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_etf",
"type": "psv_coresight_apu_etf",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_apu_fun": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_fun",
"type": "psv_coresight_apu_fun",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_atm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_atm",
"type": "psv_coresight_cpm_atm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a",
"type": "psv_coresight_cpm_cti2a",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d",
"type": "psv_coresight_cpm_cti2d",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a",
"type": "psv_coresight_cpm_ela2a",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b",
"type": "psv_coresight_cpm_ela2b",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c",
"type": "psv_coresight_cpm_ela2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d",
"type": "psv_coresight_cpm_ela2d",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_fun": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_fun",
"type": "psv_coresight_cpm_fun",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_rom": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_rom",
"type": "psv_coresight_cpm_rom",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_fpd_atm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_atm",
"type": "psv_coresight_fpd_atm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_fpd_stm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_stm",
"type": "psv_coresight_fpd_stm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_coresight_lpd_atm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_lpd_atm",
"type": "psv_coresight_lpd_atm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_cortexa72_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cortexa72_0",
"type": "psv_cortexa72",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_psv_cortexa72_1": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cortexa72_1",
"type": "psv_cortexa72",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_psv_cortexr5_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cortexr5_0",
"type": "psv_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_psv_cortexr5_1": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cortexr5_1",
"type": "psv_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_psv_cpm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cpm",
"type": "psv_cpm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_crf_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0",
"type": "psv_crf",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_crl_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0",
"type": "psv_crl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_crp_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crp_0",
"type": "psv_crp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_afi_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0",
"type": "psv_fpd_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_afi_2": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2",
"type": "psv_fpd_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_afi_mem_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_mem_0",
"type": "psv_fpd_afi_mem",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_afi_mem_2": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_mem_2",
"type": "psv_fpd_afi_mem",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_cci_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0",
"type": "psv_fpd_cci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_gpv_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0",
"type": "psv_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_maincci_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0",
"type": "psv_fpd_maincci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0",
"type": "psv_fpd_slave_xmpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_slcr_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0",
"type": "psv_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0",
"type": "psv_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_smmu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0",
"type": "psv_fpd_smmu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_fpd_smmutcu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0",
"type": "psv_fpd_smmutcu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_ipi_buffer": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer",
"type": "psv_ipi_buffer",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"versal_cips_0_pspmc_0_psv_ipi_pmc": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc",
"type": "psv_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf",
"type": "psv_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_ipi_psm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm",
"type": "psv_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_lpd_afi_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0",
"type": "psv_lpd_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_lpd_afi_mem_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_mem_0",
"type": "psv_lpd_afi_mem",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0",
"type": "psv_lpd_iou_secure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0",
"type": "psv_lpd_iou_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_lpd_slcr_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0",
"type": "psv_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0",
"type": "psv_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_lpd_xppu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0",
"type": "psv_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_ocm_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl",
"type": "psv_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_ocm_ram_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0",
"type": "psv_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"versal_cips_0_pspmc_0_psv_ocm_xmpu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0",
"type": "psv_ocm_xmpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_0",
"type": "psv_pmc",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_psv_pmc_aes": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_aes",
"type": "psv_pmc_aes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl",
"type": "psv_pmc_bbram_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0",
"type": "psv_pmc_cfi_cframe",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0",
"type": "psv_pmc_cfu_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_dma_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_0",
"type": "psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_dma_1": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_1",
"type": "psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_efuse_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_cache",
"type": "psv_pmc_efuse_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl",
"type": "psv_pmc_efuse_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_global_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_global_0",
"type": "psv_pmc_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_iomodule_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_iomodule_0",
"type": "iomodule",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0",
"type": "psv_pmc_ppu1_mdm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_ram": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram",
"type": "psv_pmc_ram",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"versal_cips_0_pspmc_0_psv_pmc_ram_data_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_data_cntlr",
"type": "ram_data_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_ram_instr_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_instr_cntlr",
"type": "ram_instr_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_ram_npi": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_npi",
"type": "psv_pmc_ram_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_rsa": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rsa",
"type": "psv_pmc_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_rtc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rtc_0",
"type": "psv_pmc_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_sha": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sha",
"type": "psv_pmc_sha",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot",
"type": "psv_pmc_slave_boot",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream",
"type": "psv_pmc_slave_boot_stream",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_sysmon_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sysmon_0",
"type": "psv_pmc_sysmon",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_tmr_inject_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_tmr_inject_0",
"type": "tmr_inject",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_tmr_manager_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_tmr_manager_0",
"type": "tmr_manager",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_trng": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_trng",
"type": "psv_pmc_trng",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_xmpu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xmpu_0",
"type": "psv_pmc_xmpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_xppu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_0",
"type": "psv_pmc_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0",
"type": "psv_pmc_xppu_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_psm_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_0",
"type": "psv_psm",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_psv_psm_global_reg": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg",
"type": "psv_psm_global_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_psm_iomodule_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_iomodule_0",
"type": "iomodule",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"versal_cips_0_pspmc_0_psv_psm_ram_data_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_ram_data_cntlr",
"type": "PSM_PPU",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_psm_ram_instr_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_ram_instr_cntlr",
"type": "ram_instr_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_psm_tmr_inject_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_tmr_inject_0",
"type": "tmr_inject",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_psm_tmr_manager_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_tmr_manager_0",
"type": "tmr_manager",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_atcm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_atcm",
"type": "psv_r5_tcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_atcm_global": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_atcm_global",
"type": "psv_tcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_atcm_lockstep": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_atcm_lockstep",
"type": "psv_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_btcm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_btcm",
"type": "psv_r5_tcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_btcm_global": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_btcm_global",
"type": "psv_tcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_btcm_lockstep": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_btcm_lockstep",
"type": "psv_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_data_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_data_cache",
"type": "psv_r5_0_data_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_0_instruction_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_instruction_cache",
"type": "psv_r5_0_instruction_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_1_atcm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm",
"type": "psv_r5_tcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_1_atcm_global": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global",
"type": "psv_tcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_1_btcm": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm",
"type": "psv_r5_tcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_1_btcm_global": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global",
"type": "psv_tcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_1_data_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_data_cache",
"type": "psv_r5_1_data_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_1_instruction_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_instruction_cache",
"type": "psv_r5_1_instruction_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_0",
"type": "psv_r5_tcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_global": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global",
"type": "psv_r5_tcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_rcpu_gic": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rcpu_gic",
"type": "psv_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"versal_cips_0_pspmc_0_psv_rpu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rpu_0",
"type": "psv_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_sbsauart_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0",
"type": "psv_sbsauart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_scntr_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0",
"type": "psv_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_psv_scntrs_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0",
"type": "psv_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_coresight_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_coresight_0",
"type": "slv1_psv_coresight",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_crp_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_crp_0",
"type": "slv1_psv_crp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_0",
"type": "slv1_psv_pmc",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_aes": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_aes",
"type": "slv1_psv_pmc_aes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_bbram_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_bbram_ctrl",
"type": "slv1_psv_pmc_bbram_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_cfi_cframe_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_cfi_cframe_0",
"type": "slv1_psv_pmc_cfi_cframe",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_cfu_apb_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_cfu_apb_0",
"type": "slv1_psv_pmc_cfu_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_dma_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_dma_0",
"type": "slv1_psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_dma_1": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_dma_1",
"type": "slv1_psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_cache",
"type": "slv1_psv_pmc_efuse_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_ctrl",
"type": "slv1_psv_pmc_efuse_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_global_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_global_0",
"type": "slv1_psv_pmc_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_iomodule_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_iomodule_0",
"type": "slv1_iomodule",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ppu1_mdm_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ppu1_mdm_0",
"type": "slv1_psv_pmc_ppu1_mdm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram",
"type": "slv1_psv_pmc_ram",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram_data_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram_data_cntlr",
"type": "slv1_ram_data_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram_instr_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram_instr_cntlr",
"type": "slv1_ram_instr_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram_npi": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram_npi",
"type": "slv1_psv_pmc_ram_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_rsa": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_rsa",
"type": "slv1_psv_pmc_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_rtc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_rtc_0",
"type": "slv1_psv_pmc_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_sha": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_sha",
"type": "slv1_psv_pmc_sha",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot",
"type": "slv1_psv_pmc_slave_boot",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot_stream": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot_stream",
"type": "slv1_psv_pmc_slave_boot_stream",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_sysmon_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_sysmon_0",
"type": "slv1_psv_pmc_sysmon",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_inject_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_inject_0",
"type": "slv1_tmr_inject",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_manager_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_manager_0",
"type": "slv1_tmr_manager",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_trng": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_trng",
"type": "slv1_psv_pmc_trng",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_xmpu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_xmpu_0",
"type": "slv1_psv_pmc_xmpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_0",
"type": "slv1_psv_pmc_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_npi_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_npi_0",
"type": "slv1_psv_pmc_xppu_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_coresight_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_coresight_0",
"type": "slv2_psv_coresight",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_crp_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_crp_0",
"type": "slv2_psv_crp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_0",
"type": "slv2_psv_pmc",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_aes": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_aes",
"type": "slv2_psv_pmc_aes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_bbram_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_bbram_ctrl",
"type": "slv2_psv_pmc_bbram_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_cfi_cframe_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_cfi_cframe_0",
"type": "slv2_psv_pmc_cfi_cframe",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_cfu_apb_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_cfu_apb_0",
"type": "slv2_psv_pmc_cfu_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_dma_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_dma_0",
"type": "slv2_psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_dma_1": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_dma_1",
"type": "slv2_psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_cache",
"type": "slv2_psv_pmc_efuse_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_ctrl",
"type": "slv2_psv_pmc_efuse_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_global_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_global_0",
"type": "slv2_psv_pmc_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_iomodule_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_iomodule_0",
"type": "slv2_iomodule",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ppu1_mdm_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ppu1_mdm_0",
"type": "slv2_psv_pmc_ppu1_mdm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram",
"type": "slv2_psv_pmc_ram",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram_data_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram_data_cntlr",
"type": "slv2_ram_data_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram_instr_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram_instr_cntlr",
"type": "slv2_ram_instr_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram_npi": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram_npi",
"type": "slv2_psv_pmc_ram_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_rsa": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_rsa",
"type": "slv2_psv_pmc_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_rtc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_rtc_0",
"type": "slv2_psv_pmc_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_sha": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_sha",
"type": "slv2_psv_pmc_sha",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot",
"type": "slv2_psv_pmc_slave_boot",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot_stream": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot_stream",
"type": "slv2_psv_pmc_slave_boot_stream",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_sysmon_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_sysmon_0",
"type": "slv2_psv_pmc_sysmon",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_inject_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_inject_0",
"type": "slv2_tmr_inject",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_manager_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_manager_0",
"type": "slv2_tmr_manager",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_trng": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_trng",
"type": "slv2_psv_pmc_trng",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_xmpu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_xmpu_0",
"type": "slv2_psv_pmc_xmpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_0",
"type": "slv2_psv_pmc_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_npi_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_npi_0",
"type": "slv2_psv_pmc_xppu_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_coresight_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_coresight_0",
"type": "slv3_psv_coresight",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_crp_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_crp_0",
"type": "slv3_psv_crp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_0",
"type": "slv3_psv_pmc",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_aes": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_aes",
"type": "slv3_psv_pmc_aes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_bbram_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_bbram_ctrl",
"type": "slv3_psv_pmc_bbram_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_cfi_cframe_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_cfi_cframe_0",
"type": "slv3_psv_pmc_cfi_cframe",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_cfu_apb_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_cfu_apb_0",
"type": "slv3_psv_pmc_cfu_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_dma_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_dma_0",
"type": "slv3_psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_dma_1": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_dma_1",
"type": "slv3_psv_pmc_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_cache": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_cache",
"type": "slv3_psv_pmc_efuse_cache",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_ctrl": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_ctrl",
"type": "slv3_psv_pmc_efuse_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_global_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_global_0",
"type": "slv3_psv_pmc_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_iomodule_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_iomodule_0",
"type": "slv3_iomodule",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ppu1_mdm_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ppu1_mdm_0",
"type": "slv3_psv_pmc_ppu1_mdm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram",
"type": "slv3_psv_pmc_ram",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram_data_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram_data_cntlr",
"type": "slv3_ram_data_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram_instr_cntlr": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram_instr_cntlr",
"type": "slv3_ram_instr_cntlr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram_npi": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram_npi",
"type": "slv3_psv_pmc_ram_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_rsa": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_rsa",
"type": "slv3_psv_pmc_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_rtc_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_rtc_0",
"type": "slv3_psv_pmc_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_sha": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_sha",
"type": "slv3_psv_pmc_sha",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot",
"type": "slv3_psv_pmc_slave_boot",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot_stream": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot_stream",
"type": "slv3_psv_pmc_slave_boot_stream",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_sysmon_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_sysmon_0",
"type": "slv3_psv_pmc_sysmon",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_inject_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_inject_0",
"type": "slv3_tmr_inject",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_manager_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_manager_0",
"type": "slv3_tmr_manager",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_trng": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_trng",
"type": "slv3_psv_pmc_trng",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_xmpu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_xmpu_0",
"type": "slv3_psv_pmc_xmpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_0",
"type": "slv3_psv_pmc_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_npi_0": {"hier_name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_npi_0",
"type": "slv3_psv_pmc_xppu_npi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:06.047
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:06.068
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:06.070
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:06.076
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Result: [null, {"procname": "versal_cips_0_pspmc_0_psv_cortexa72_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:07.248
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:07.327
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Result: [null, {"versal_cips_0_pspmc_0_psv_cortexa72_0": {"freertos10_xilinx_v1_14": {"name": "freertos10_xilinx",
"version": "1.14",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_14",
},
"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_psv_cortexa72_1": {"freertos10_xilinx_v1_14": {"name": "freertos10_xilinx",
"version": "1.14",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_14",
},
"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_psv_cortexr5_0": {"freertos10_xilinx_v1_14": {"name": "freertos10_xilinx",
"version": "1.14",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_14",
},
"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_psv_cortexr5_1": {"freertos10_xilinx_v1_14": {"name": "freertos10_xilinx",
"version": "1.14",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.5.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_14",
},
"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_psv_pmc_0": {"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_psv_psm_0": {"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_0": {"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_0": {"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_0": {"standalone_v9_0": {"name": "standalone",
"version": "9.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/lib/bsp/standalone_v9_0",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:07.329
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:07.335
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:07.335
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:07.346
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:07.347
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:07.351
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0], Result: [null, axi_dma_0 axi_gpio_gt_sigs_0 axi_gpio_gt_sigs_1 design_1_wrapper_0 packeter_top_rtl_0 versal_cips_0_pspmc_0_psv_acpu_gic versal_cips_0_pspmc_0_psv_adma_0 versal_cips_0_pspmc_0_psv_adma_1 versal_cips_0_pspmc_0_psv_adma_2 versal_cips_0_pspmc_0_psv_adma_3 versal_cips_0_pspmc_0_psv_adma_4 versal_cips_0_pspmc_0_psv_adma_5 versal_cips_0_pspmc_0_psv_adma_6 versal_cips_0_pspmc_0_psv_adma_7 versal_cips_0_pspmc_0_psv_apu_0 versal_cips_0_pspmc_0_psv_coresight_0 versal_cips_0_pspmc_0_psv_coresight_a720_cti versal_cips_0_pspmc_0_psv_coresight_a720_dbg versal_cips_0_pspmc_0_psv_coresight_a720_etm versal_cips_0_pspmc_0_psv_coresight_a720_pmu versal_cips_0_pspmc_0_psv_coresight_a721_cti versal_cips_0_pspmc_0_psv_coresight_a721_dbg versal_cips_0_pspmc_0_psv_coresight_a721_etm versal_cips_0_pspmc_0_psv_coresight_a721_pmu versal_cips_0_pspmc_0_psv_coresight_apu_cti versal_cips_0_pspmc_0_psv_coresight_apu_ela versal_cips_0_pspmc_0_psv_coresight_apu_etf versal_cips_0_pspmc_0_psv_coresight_apu_fun versal_cips_0_pspmc_0_psv_coresight_cpm_atm versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d versal_cips_0_pspmc_0_psv_coresight_cpm_fun versal_cips_0_pspmc_0_psv_coresight_cpm_rom versal_cips_0_pspmc_0_psv_coresight_fpd_atm versal_cips_0_pspmc_0_psv_coresight_fpd_stm versal_cips_0_pspmc_0_psv_coresight_lpd_atm versal_cips_0_pspmc_0_psv_cpm versal_cips_0_pspmc_0_psv_crf_0 versal_cips_0_pspmc_0_psv_crl_0 versal_cips_0_pspmc_0_psv_crp_0 versal_cips_0_pspmc_0_psv_fpd_afi_0 versal_cips_0_pspmc_0_psv_fpd_afi_2 versal_cips_0_pspmc_0_psv_fpd_cci_0 versal_cips_0_pspmc_0_psv_fpd_gpv_0 versal_cips_0_pspmc_0_psv_fpd_maincci_0 versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0 versal_cips_0_pspmc_0_psv_fpd_slcr_0 versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0 versal_cips_0_pspmc_0_psv_fpd_smmu_0 versal_cips_0_pspmc_0_psv_fpd_smmutcu_0 versal_cips_0_pspmc_0_psv_ipi_buffer versal_cips_0_pspmc_0_psv_ipi_pmc versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf versal_cips_0_pspmc_0_psv_ipi_psm versal_cips_0_pspmc_0_psv_lpd_afi_0 versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0 versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0 versal_cips_0_pspmc_0_psv_lpd_slcr_0 versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0 versal_cips_0_pspmc_0_psv_lpd_xppu_0 versal_cips_0_pspmc_0_psv_ocm_ctrl versal_cips_0_pspmc_0_psv_ocm_ram_0 versal_cips_0_pspmc_0_psv_ocm_xmpu_0 versal_cips_0_pspmc_0_psv_pmc_aes versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0 versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0 versal_cips_0_pspmc_0_psv_pmc_dma_0 versal_cips_0_pspmc_0_psv_pmc_dma_1 versal_cips_0_pspmc_0_psv_pmc_efuse_cache versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl versal_cips_0_pspmc_0_psv_pmc_global_0 versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0 versal_cips_0_pspmc_0_psv_pmc_ram versal_cips_0_pspmc_0_psv_pmc_ram_npi versal_cips_0_pspmc_0_psv_pmc_rsa versal_cips_0_pspmc_0_psv_pmc_rtc_0 versal_cips_0_pspmc_0_psv_pmc_sha versal_cips_0_pspmc_0_psv_pmc_slave_boot versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream versal_cips_0_pspmc_0_psv_pmc_sysmon_0 versal_cips_0_pspmc_0_psv_pmc_trng versal_cips_0_pspmc_0_psv_pmc_xmpu_0 versal_cips_0_pspmc_0_psv_pmc_xppu_0 versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0 versal_cips_0_pspmc_0_psv_psm_global_reg versal_cips_0_pspmc_0_psv_r5_1_atcm_global versal_cips_0_pspmc_0_psv_r5_1_btcm_global versal_cips_0_pspmc_0_psv_r5_tcm_ram_global versal_cips_0_pspmc_0_psv_rcpu_gic versal_cips_0_pspmc_0_psv_rpu_0 versal_cips_0_pspmc_0_psv_sbsauart_0 versal_cips_0_pspmc_0_psv_scntr_0 versal_cips_0_pspmc_0_psv_scntrs_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:07.352
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:07.377
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.17",
},
"axi_gpio_gt_sigs_0": {"name": "gpio",
"ver": "4.10",
},
"axi_gpio_gt_sigs_1": {"name": "gpio",
"ver": "4.10",
},
"design_1_wrapper_0": {"name": "generic",
"ver": "3.1",
},
"packeter_top_rtl_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_acpu_gic": {"name": "scugic",
"ver": "5.2",
},
"versal_cips_0_pspmc_0_psv_adma_0": {"name": "zdma",
"ver": "1.17",
},
"versal_cips_0_pspmc_0_psv_adma_1": {"name": "zdma",
"ver": "1.17",
},
"versal_cips_0_pspmc_0_psv_adma_2": {"name": "zdma",
"ver": "1.17",
},
"versal_cips_0_pspmc_0_psv_adma_3": {"name": "zdma",
"ver": "1.17",
},
"versal_cips_0_pspmc_0_psv_adma_4": {"name": "zdma",
"ver": "1.17",
},
"versal_cips_0_pspmc_0_psv_adma_5": {"name": "zdma",
"ver": "1.17",
},
"versal_cips_0_pspmc_0_psv_adma_6": {"name": "zdma",
"ver": "1.17",
},
"versal_cips_0_pspmc_0_psv_adma_7": {"name": "zdma",
"ver": "1.17",
},
"versal_cips_0_pspmc_0_psv_apu_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_0": {"name": "coresightps_dcc",
"ver": "1.9",
},
"versal_cips_0_pspmc_0_psv_coresight_a720_cti": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_a720_dbg": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_a720_etm": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_a720_pmu": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_a721_cti": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_a721_dbg": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_a721_etm": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_a721_pmu": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_apu_cti": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_apu_ela": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_apu_etf": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_apu_fun": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_atm": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_fun": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_rom": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_fpd_atm": {"name": "pmonpsv",
"ver": "2.3",
},
"versal_cips_0_pspmc_0_psv_coresight_fpd_stm": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_coresight_lpd_atm": {"name": "pmonpsv",
"ver": "2.3",
},
"versal_cips_0_pspmc_0_psv_cpm": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_crf_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_crl_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_crp_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_fpd_afi_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_fpd_afi_2": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_fpd_cci_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_fpd_gpv_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_fpd_maincci_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_fpd_slcr_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_fpd_smmu_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_fpd_smmutcu_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_ipi_buffer": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_ipi_pmc": {"name": "ipipsu",
"ver": "2.14",
},
"versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf": {"name": "ipipsu",
"ver": "2.14",
},
"versal_cips_0_pspmc_0_psv_ipi_psm": {"name": "ipipsu",
"ver": "2.14",
},
"versal_cips_0_pspmc_0_psv_lpd_afi_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_lpd_slcr_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_lpd_xppu_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_ocm_ctrl": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_ocm_ram_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_ocm_xmpu_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_pmc_aes": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0": {"name": "cframe",
"ver": "1.5",
},
"versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0": {"name": "cfupmc",
"ver": "1.6",
},
"versal_cips_0_pspmc_0_psv_pmc_dma_0": {"name": "csudma",
"ver": "1.14",
},
"versal_cips_0_pspmc_0_psv_pmc_dma_1": {"name": "csudma",
"ver": "1.14",
},
"versal_cips_0_pspmc_0_psv_pmc_efuse_cache": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_pmc_global_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0": {"name": "uartlite",
"ver": "3.9",
},
"versal_cips_0_pspmc_0_psv_pmc_ram": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_pmc_ram_npi": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_pmc_rsa": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_pmc_rtc_0": {"name": "rtcpsu",
"ver": "1.13",
},
"versal_cips_0_pspmc_0_psv_pmc_sha": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_pmc_sysmon_0": {"name": "sysmonpsv",
"ver": "4.1",
},
"versal_cips_0_pspmc_0_psv_pmc_trng": {"name": "trngpsv",
"ver": "1.4",
},
"versal_cips_0_pspmc_0_psv_pmc_xmpu_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_pmc_xppu_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_psm_global_reg": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_r5_1_atcm_global": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_r5_1_btcm_global": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_global": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_rcpu_gic": {"name": "scugic",
"ver": "5.2",
},
"versal_cips_0_pspmc_0_psv_rpu_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_sbsauart_0": {"name": "uartpsv",
"ver": "1.9",
},
"versal_cips_0_pspmc_0_psv_scntr_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_scntrs_0": {"name": "generic",
"ver": "3.1",
},
"versal_cips_0_pspmc_0_psv_cortexa72_0": {"name": "cpu_cortexa72",
"ver": "1.4",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:07.380
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.572
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Result: [null, {"axi_dma_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"axidma_v9_17": {"name": "axidma",
"version": "9.17",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_17",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_gt_sigs_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_10": {"name": "gpio",
"version": "4.10",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_gt_sigs_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_10": {"name": "gpio",
"version": "4.10",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_smc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axi_smc_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axis_dwidth_converter_rx": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axis_dwidth_converter_tx": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axis_rx_fifo": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"axis_tx_fifo": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"clk_wizard_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"clk_wiz_v1_6": {"name": "clk_wiz",
"version": "1.6",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"design_1_wrapper_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"fifo_rx_mrmac": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"fifo_tx_mrmac": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"packeter_top_rtl_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"rst_clk_wizard_0_370M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"rst_versal_cips_0_99M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0": {"version": "3.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlconstant_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlslice_gt_linerate": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlslice_gt_loopback": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlslice_gt_reset_rx_datapth": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlslice_gt_reset_tx_datapth": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlslice_gt_resetall": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlslice_gt_rxcdrhold": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlslice_gt_txmaincursor": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlslice_gt_txpostcursor": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"xlslice_gt_txprecursor": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0": {"version": "1.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_acpu_gic": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scugic_v5_2": {"name": "scugic",
"version": "5.2",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v5_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_adma_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_17": {"name": "zdma",
"version": "1.17",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_17",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_adma_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_17": {"name": "zdma",
"version": "1.17",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_17",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_adma_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_17": {"name": "zdma",
"version": "1.17",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_17",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_adma_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_17": {"name": "zdma",
"version": "1.17",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_17",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_adma_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_17": {"name": "zdma",
"version": "1.17",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_17",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_adma_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_17": {"name": "zdma",
"version": "1.17",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_17",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_adma_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_17": {"name": "zdma",
"version": "1.17",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_17",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_adma_7": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_17": {"name": "zdma",
"version": "1.17",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_17",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_apu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_axi_interconnect_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"coresightps_dcc_v1_9": {"name": "coresightps_dcc",
"version": "1.9",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_9",
"compilerflags": "",
"linkerflags": "",
},
"pmonpsv_v2_3": {"name": "pmonpsv",
"version": "2.3",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/pmonpsv_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_a720_cti": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_a720_dbg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_a720_etm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_a720_pmu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_a721_cti": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_a721_dbg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_a721_etm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_a721_pmu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_apu_cti": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_apu_ela": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_apu_etf": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_apu_fun": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_atm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_fun": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_cpm_rom": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_fpd_atm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"pmonpsv_v2_3": {"name": "pmonpsv",
"version": "2.3",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/pmonpsv_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_fpd_stm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_coresight_lpd_atm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"pmonpsv_v2_3": {"name": "pmonpsv",
"version": "2.3",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/pmonpsv_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_cortexa72_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa72_v1_4": {"name": "cpu_cortexa72",
"version": "1.4",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa72_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_cortexa72_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa72_v1_4": {"name": "cpu_cortexa72",
"version": "1.4",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa72_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_cortexr5_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexr5_v2_1": {"name": "cpu_cortexr5",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexr5_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_cortexr5_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexr5_v2_1": {"name": "cpu_cortexr5",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexr5_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_cpm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_crf_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_crl_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_crp_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_fpd_afi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_fpd_afi_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_fpd_afi_mem_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_fpd_afi_mem_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_fpd_cci_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_fpd_gpv_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_fpd_maincci_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_fpd_slcr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_fpd_smmu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_fpd_smmutcu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_ipi_buffer": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_ipi_pmc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ipipsu_v2_14": {"name": "ipipsu",
"version": "2.14",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ipipsu_v2_14": {"name": "ipipsu",
"version": "2.14",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_ipi_psm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ipipsu_v2_14": {"name": "ipipsu",
"version": "2.14",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_lpd_afi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_lpd_afi_mem_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_lpd_slcr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_lpd_xppu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_ocm_ctrl": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_ocm_ram_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_ocm_xmpu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_0": {"version": "10.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cframe_v1_5": {"name": "cframe",
"version": "1.5",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cframe_v1_5",
"compilerflags": "",
"linkerflags": "",
},
"cfupmc_v1_6": {"name": "cfupmc",
"version": "1.6",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cfupmc_v1_6",
"compilerflags": "",
"linkerflags": "",
},
"cpu_v2_18": {"name": "cpu",
"version": "2.18",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_18",
"compilerflags": "",
"linkerflags": "",
},
"csudma_v1_14": {"name": "csudma",
"version": "1.14",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/csudma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
"gpiops_v3_12": {"name": "gpiops",
"version": "3.12",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_12",
"compilerflags": "",
"linkerflags": "",
},
"iicps_v3_18": {"name": "iicps",
"version": "3.18",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iicps_v3_18",
"compilerflags": "",
"linkerflags": "",
},
"ospipsv_v1_9": {"name": "ospipsv",
"version": "1.9",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ospipsv_v1_9",
"compilerflags": "",
"linkerflags": "",
},
"qspipsu_v1_18": {"name": "qspipsu",
"version": "1.18",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspipsu_v1_18",
"compilerflags": "",
"linkerflags": "",
},
"rtcpsu_v1_13": {"name": "rtcpsu",
"version": "1.13",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/rtcpsu_v1_13",
"compilerflags": "",
"linkerflags": "",
},
"sdps_v4_2": {"name": "sdps",
"version": "4.2",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v4_2",
"compilerflags": "",
"linkerflags": "",
},
"sysmonpsv_v4_1": {"name": "sysmonpsv",
"version": "4.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sysmonpsv_v4_1",
"compilerflags": "",
"linkerflags": "",
},
"trngpsv_v1_4": {"name": "trngpsv",
"version": "1.4",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/trngpsv_v1_4",
"compilerflags": "",
"linkerflags": "",
},
"uartlite_v3_9": {"name": "uartlite",
"version": "3.9",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_aes": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cframe_v1_5": {"name": "cframe",
"version": "1.5",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cframe_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cfupmc_v1_6": {"name": "cfupmc",
"version": "1.6",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cfupmc_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_dma_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"csudma_v1_14": {"name": "csudma",
"version": "1.14",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/csudma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_dma_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"csudma_v1_14": {"name": "csudma",
"version": "1.14",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/csudma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_efuse_cache": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_global_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_iomodule_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"iomodule_v2_15": {"name": "iomodule",
"version": "2.15",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iomodule_v2_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartlite_v3_9": {"name": "uartlite",
"version": "3.9",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_ram": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_ram_data_cntlr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_ram_instr_cntlr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_ram_npi": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_rsa": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_rtc_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"rtcpsu_v1_13": {"name": "rtcpsu",
"version": "1.13",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/rtcpsu_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_sha": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_sysmon_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"sysmonpsv_v4_1": {"name": "sysmonpsv",
"version": "4.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sysmonpsv_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_tmr_inject_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"tmr_inject_v1_6": {"name": "tmr_inject",
"version": "1.6",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmr_inject_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_tmr_manager_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"tmr_manager_v1_5": {"name": "tmr_manager",
"version": "1.5",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmr_manager_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_trng": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"trngpsv_v1_4": {"name": "trngpsv",
"version": "1.4",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/trngpsv_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_xmpu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_xppu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_psm_0": {"version": "10.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_v2_18": {"name": "cpu",
"version": "2.18",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_18",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_psm_global_reg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_psm_iomodule_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"iomodule_v2_15": {"name": "iomodule",
"version": "2.15",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iomodule_v2_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_psm_ram_data_cntlr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_psm_ram_instr_cntlr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_psm_tmr_inject_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"tmr_inject_v1_6": {"name": "tmr_inject",
"version": "1.6",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmr_inject_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_psm_tmr_manager_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"tmr_manager_v1_5": {"name": "tmr_manager",
"version": "1.5",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmr_manager_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_0_atcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_0_atcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_0_atcm_lockstep": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_0_btcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_0_btcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_0_btcm_lockstep": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_0_data_cache": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_0_instruction_cache": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_1_atcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_1_atcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_1_btcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_1_btcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_1_data_cache": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_1_instruction_cache": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_rcpu_gic": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scugic_v5_2": {"name": "scugic",
"version": "5.2",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v5_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_rpu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_sbsauart_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartpsv_v1_9": {"name": "uartpsv",
"version": "1.9",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartpsv_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"versal_cips_0_pspmc_0_psv_scntr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_psv_scntrs_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_coresight_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_crp_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_0": {"version": "10.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_aes": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_bbram_ctrl": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_cfi_cframe_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_cfu_apb_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_dma_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_dma_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_cache": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_ctrl": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_global_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_iomodule_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ppu1_mdm_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram_data_cntlr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram_instr_cntlr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram_npi": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_rsa": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_rtc_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_sha": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot_stream": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_sysmon_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_inject_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_manager_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_trng": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_xmpu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_npi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_coresight_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_crp_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_0": {"version": "10.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_aes": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_bbram_ctrl": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_cfi_cframe_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_cfu_apb_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_dma_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_dma_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_cache": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_ctrl": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_global_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_iomodule_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ppu1_mdm_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram_data_cntlr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram_instr_cntlr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram_npi": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_rsa": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_rtc_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_sha": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot_stream": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_sysmon_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_inject_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_manager_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_trng": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_xmpu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_npi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_coresight_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_crp_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_0": {"version": "10.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_aes": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_bbram_ctrl": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_cfi_cframe_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_cfu_apb_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_dma_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_dma_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_cache": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_ctrl": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_global_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_iomodule_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ppu1_mdm_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram_data_cntlr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram_instr_cntlr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram_npi": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_rsa": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_rtc_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_sha": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot_stream": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_sysmon_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_inject_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_manager_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_trng": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_xmpu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_npi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.1",
"repo": "C:/Xilinx/Vitis/2023.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.585
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.592
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.593
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.601
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.636
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.640
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.641
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.663
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.664
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa -sw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss -app hello_world -processor versal_cips_0_pspmc_0_psv_cortexa72_0 -os standalone -dir C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.814
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa -sw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss -app hello_world -processor versal_cips_0_pspmc_0_psv_cortexa72_0 -os standalone -dir C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.872
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\yiann\vivado23\testbench2\mrmac_hdl_384bv2\software\hello_mrmac\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.875
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\yiann\vivado23\testbench2\mrmac_hdl_384bv2\software\hello_mrmac\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.877
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:08.896
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Result: [null, {"device": "xcvp1802",
"family": "versal",
"timestamp": "Thu Apr 10 21:59:35 2025",
"vivado_version": "2023.2",
"part": "xcvp1802-lsvc4072-2MP-e-S",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:09.099
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:09.102
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2025-04-10 23:26:09.146
!MESSAGE Generating MD5 hash for file: C:\Users\yiann\vivado23\testbench2\mrmac_hdl_384bv2\software\control_wrapper\export\control_wrapper\sw\control_wrapper\standalone_psv_cortexa72_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:12.186
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:26:12.193
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/yiann/AppData/Local/Temp/hwspec_control_wrapper14527158046349279254/control_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2025-04-10 23:26:13.393
!MESSAGE Indexed 'hello_mrmac' (2 sources, 50 headers) in 0.813 sec: 1,455 declarations; 2,144 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2025-04-10 23:26:13.397
!MESSAGE Indexed 'hello_mrmac_system' (0 sources, 0 headers) in 0.001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2025-04-10 23:26:24.808
!MESSAGE Indexed 'control_wrapper' (253 sources, 285 headers) in 11.4 sec: 8,157 declarations; 38,212 references; 130 unresolved inclusions; 42 syntax errors; 690 unresolved names (1.5%)

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:06.883
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss ], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:06.908
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss ], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:06.909
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:06.916
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss], Result: [null, {"procname": "versal_cips_0_pspmc_0_psv_cortexa72_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-04-10 23:50:06.917
!MESSAGE Generating MD5 hash for file: C:\Users\yiann\vivado23\testbench2\mrmac_hdl_384bv2\software\control_wrapper\export\control_wrapper\sw\control_wrapper\standalone_psv_cortexa72_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:06.921
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:06.925
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-04-10 23:50:10.617
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:21.607
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss ], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:21.615
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss ], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:21.616
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:21.622
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss], Result: [null, {"procname": "versal_cips_0_pspmc_0_psv_cortexa72_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-04-10 23:50:21.623
!MESSAGE Generating MD5 hash for file: C:\Users\yiann\vivado23\testbench2\mrmac_hdl_384bv2\software\control_wrapper\export\control_wrapper\sw\control_wrapper\standalone_psv_cortexa72_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:21.626
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:21.629
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-04-10 23:50:22.668
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '2'

!ENTRY org.eclipse.launchbar.core 2 0 2025-04-10 23:50:31.476
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2025-04-10 23:50:31.476
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2025-04-10 23:50:31.477
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.310
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_pmc_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.314
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_pmc_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.315
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_pmc_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.336
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_pmc_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.337
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_pmc_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.341
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_pmc_0 C_FREQ], Result: [null, 320000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.342
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_psm_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.346
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_psm_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.347
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_psm_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.368
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_psm_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.369
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_psm_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.373
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_psm_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.687
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.714
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Result: [null, {}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.716
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.852
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594496,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594500,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594520,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594524,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594536,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594544,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594548,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594568,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594572,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594584,
},
},
"axi_gpio_gt_sigs_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463424,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463428,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463432,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463436,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463708,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463720,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463712,
},
},
"axi_gpio_gt_sigs_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528960,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528964,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528968,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528972,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529244,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529256,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529248,
},
},
"design_1_wrapper_0": {},
"packeter_top_rtl_0": {},
"versal_cips_0_pspmc_0_psv_acpu_gic": {},
"versal_cips_0_pspmc_0_psv_adma_0": {},
"versal_cips_0_pspmc_0_psv_adma_1": {},
"versal_cips_0_pspmc_0_psv_adma_2": {},
"versal_cips_0_pspmc_0_psv_adma_3": {},
"versal_cips_0_pspmc_0_psv_adma_4": {},
"versal_cips_0_pspmc_0_psv_adma_5": {},
"versal_cips_0_pspmc_0_psv_adma_6": {},
"versal_cips_0_pspmc_0_psv_adma_7": {},
"versal_cips_0_pspmc_0_psv_apu_0": {},
"versal_cips_0_pspmc_0_psv_coresight_0": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_dbg": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_etm": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_pmu": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_dbg": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_etm": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_pmu": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_ela": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_etf": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_fun": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_atm": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_fun": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_rom": {},
"versal_cips_0_pspmc_0_psv_coresight_fpd_atm": {},
"versal_cips_0_pspmc_0_psv_coresight_fpd_stm": {},
"versal_cips_0_pspmc_0_psv_coresight_lpd_atm": {},
"versal_cips_0_pspmc_0_psv_cpm": {},
"versal_cips_0_pspmc_0_psv_crf_0": {},
"versal_cips_0_pspmc_0_psv_crl_0": {},
"versal_cips_0_pspmc_0_psv_crp_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_2": {},
"versal_cips_0_pspmc_0_psv_fpd_cci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_gpv_0": {},
"versal_cips_0_pspmc_0_psv_fpd_maincci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmutcu_0": {},
"versal_cips_0_pspmc_0_psv_ipi_buffer": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf": {},
"versal_cips_0_pspmc_0_psv_ipi_psm": {},
"versal_cips_0_pspmc_0_psv_lpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_lpd_xppu_0": {},
"versal_cips_0_pspmc_0_psv_ocm_ctrl": {},
"versal_cips_0_pspmc_0_psv_ocm_ram_0": {},
"versal_cips_0_pspmc_0_psv_ocm_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_aes": {},
"versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl": {},
"versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0": {},
"versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0": {},
"versal_cips_0_pspmc_0_psv_pmc_dma_0": {},
"versal_cips_0_pspmc_0_psv_pmc_dma_1": {},
"versal_cips_0_pspmc_0_psv_pmc_efuse_cache": {},
"versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl": {},
"versal_cips_0_pspmc_0_psv_pmc_global_0": {},
"versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0": {},
"versal_cips_0_pspmc_0_psv_pmc_ram": {},
"versal_cips_0_pspmc_0_psv_pmc_ram_npi": {},
"versal_cips_0_pspmc_0_psv_pmc_rsa": {},
"versal_cips_0_pspmc_0_psv_pmc_rtc_0": {},
"versal_cips_0_pspmc_0_psv_pmc_sha": {},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot": {},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream": {},
"versal_cips_0_pspmc_0_psv_pmc_sysmon_0": {},
"versal_cips_0_pspmc_0_psv_pmc_trng": {},
"versal_cips_0_pspmc_0_psv_pmc_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_xppu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0": {},
"versal_cips_0_pspmc_0_psv_psm_global_reg": {},
"versal_cips_0_pspmc_0_psv_r5_1_atcm_global": {},
"versal_cips_0_pspmc_0_psv_r5_1_btcm_global": {},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_global": {},
"versal_cips_0_pspmc_0_psv_rcpu_gic": {},
"versal_cips_0_pspmc_0_psv_rpu_0": {},
"versal_cips_0_pspmc_0_psv_sbsauart_0": {},
"versal_cips_0_pspmc_0_psv_scntr_0": {},
"versal_cips_0_pspmc_0_psv_scntrs_0": {},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.863
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.928
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0], Result: [null, {"axi_gpio_gt_sigs_0_S_AXI": {"name": "axi_gpio_gt_sigs_0",
"base": "0xA4000000",
"high": "0xA400FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_gt_sigs_1_S_AXI": {"name": "axi_gpio_gt_sigs_1",
"base": "0xA4010000",
"high": "0xA401FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0xA4020000",
"high": "0xA402FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"packeter_top_rtl_0_s00_axi": {"name": "packeter_top_rtl_0",
"base": "0xA4030000",
"high": "0xA4030FFF",
"size": "4096",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0_psv_pmc_ppu1_mdm_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0",
"base": "0xF0310000",
"high": "0xF0317FFF",
"size": "32768",
"slaveintf": "psv_pmc_ppu1_mdm_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_0_psv_coresight_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_0",
"base": "0xF0800000",
"high": "0xF080FFFF",
"size": "65536",
"slaveintf": "psv_coresight_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_lpd_atm_psv_coresight_lpd_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_lpd_atm",
"base": "0xF0980000",
"high": "0xF098FFFF",
"size": "65536",
"slaveintf": "psv_coresight_lpd_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_stm_psv_coresight_fpd_stm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_stm",
"base": "0xF0B70000",
"high": "0xF0B7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_fpd_stm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_atm_psv_coresight_fpd_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_atm",
"base": "0xF0B80000",
"high": "0xF0B8FFFF",
"size": "65536",
"slaveintf": "psv_coresight_fpd_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_fun_psv_coresight_apu_fun": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_fun",
"base": "0xF0C20000",
"high": "0xF0C2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_fun",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_etf_psv_coresight_apu_etf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_etf",
"base": "0xF0C30000",
"high": "0xF0C3FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_etf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_ela_psv_coresight_apu_ela": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_ela",
"base": "0xF0C60000",
"high": "0xF0C6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_ela",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_cti_psv_coresight_apu_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_cti",
"base": "0xF0CA0000",
"high": "0xF0CAFFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_dbg_psv_coresight_a720_dbg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_dbg",
"base": "0xF0D00000",
"high": "0xF0D0FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_dbg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_cti_psv_coresight_a720_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_cti",
"base": "0xF0D10000",
"high": "0xF0D1FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_pmu_psv_coresight_a720_pmu": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_pmu",
"base": "0xF0D20000",
"high": "0xF0D2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_pmu",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_etm_psv_coresight_a720_etm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_etm",
"base": "0xF0D30000",
"high": "0xF0D3FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_etm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_dbg_psv_coresight_a721_dbg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_dbg",
"base": "0xF0D40000",
"high": "0xF0D4FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_dbg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_cti_psv_coresight_a721_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_cti",
"base": "0xF0D50000",
"high": "0xF0D5FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_pmu_psv_coresight_a721_pmu": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_pmu",
"base": "0xF0D60000",
"high": "0xF0D6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_pmu",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_etm_psv_coresight_a721_etm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_etm",
"base": "0xF0D70000",
"high": "0xF0D7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_etm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_rom_psv_coresight_cpm_rom": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_rom",
"base": "0xF0F00000",
"high": "0xF0F0FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_rom",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_fun_psv_coresight_cpm_fun": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_fun",
"base": "0xF0F20000",
"high": "0xF0F2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_fun",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a_psv_coresight_cpm_ela2a": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a",
"base": "0xF0F40000",
"high": "0xF0F4FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2a",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b_psv_coresight_cpm_ela2b": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b",
"base": "0xF0F50000",
"high": "0xF0F5FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2b",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c_psv_coresight_cpm_ela2c": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c",
"base": "0xF0F60000",
"high": "0xF0F6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2c",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d_psv_coresight_cpm_ela2d": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d",
"base": "0xF0F70000",
"high": "0xF0F7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2d",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_atm_psv_coresight_cpm_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_atm",
"base": "0xF0F80000",
"high": "0xF0F8FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a_psv_coresight_cpm_cti2a": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a",
"base": "0xF0FA0000",
"high": "0xF0FAFFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_cti2a",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d_psv_coresight_cpm_cti2d": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d",
"base": "0xF0FD0000",
"high": "0xF0FDFFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_cti2d",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_global_0_psv_pmc_global_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_global_0",
"base": "0xF1110000",
"high": "0xF115FFFF",
"size": "327680",
"slaveintf": "psv_pmc_global_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_0_psv_pmc_dma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_0",
"base": "0xF11C0000",
"high": "0xF11CFFFF",
"size": "65536",
"slaveintf": "psv_pmc_dma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_1_psv_pmc_dma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_1",
"base": "0xF11D0000",
"high": "0xF11DFFFF",
"size": "65536",
"slaveintf": "psv_pmc_dma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_aes_psv_pmc_aes": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_aes",
"base": "0xF11E0000",
"high": "0xF11EFFFF",
"size": "65536",
"slaveintf": "psv_pmc_aes",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl_psv_pmc_bbram_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl",
"base": "0xF11F0000",
"high": "0xF11FFFFF",
"size": "65536",
"slaveintf": "psv_pmc_bbram_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rsa_psv_pmc_rsa": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rsa",
"base": "0xF1200000",
"high": "0xF120FFFF",
"size": "65536",
"slaveintf": "psv_pmc_rsa",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sha_psv_pmc_sha": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sha",
"base": "0xF1210000",
"high": "0xF121FFFF",
"size": "65536",
"slaveintf": "psv_pmc_sha",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_psv_pmc_slave_boot": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot",
"base": "0xF1220000",
"high": "0xF122FFFF",
"size": "65536",
"slaveintf": "psv_pmc_slave_boot",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_trng_psv_pmc_trng": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_trng",
"base": "0xF1230000",
"high": "0xF123FFFF",
"size": "65536",
"slaveintf": "psv_pmc_trng",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl_psv_pmc_efuse_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl",
"base": "0xF1240000",
"high": "0xF124FFFF",
"size": "65536",
"slaveintf": "psv_pmc_efuse_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_cache_psv_pmc_efuse_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_cache",
"base": "0xF1250000",
"high": "0xF125FFFF",
"size": "65536",
"slaveintf": "psv_pmc_efuse_cache",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crp_0_psv_crp_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crp_0",
"base": "0xF1260000",
"high": "0xF126FFFF",
"size": "65536",
"slaveintf": "psv_crp_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sysmon_0_psv_pmc_sysmon_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sysmon_0",
"base": "0xF1270000",
"high": "0xF129FFFF",
"size": "196608",
"slaveintf": "psv_pmc_sysmon_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rtc_0_psv_pmc_rtc_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rtc_0",
"base": "0xF12A0000",
"high": "0xF12AFFFF",
"size": "65536",
"slaveintf": "psv_pmc_rtc_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0_psv_pmc_cfu_apb_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0",
"base": "0xF12B0000",
"high": "0xF12BFFFF",
"size": "65536",
"slaveintf": "psv_pmc_cfu_apb_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0_psv_pmc_cfi_cframe_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0",
"base": "0xF12D0000",
"high": "0xF12D0FFF",
"size": "4096",
"slaveintf": "psv_pmc_cfi_cframe_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xmpu_0_psv_pmc_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xmpu_0",
"base": "0xF12F0000",
"high": "0xF12FFFFF",
"size": "65536",
"slaveintf": "psv_pmc_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0_psv_pmc_xppu_npi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0",
"base": "0xF1300000",
"high": "0xF130FFFF",
"size": "65536",
"slaveintf": "psv_pmc_xppu_npi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_0_psv_pmc_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_0",
"base": "0xF1310000",
"high": "0xF131FFFF",
"size": "65536",
"slaveintf": "psv_pmc_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream_psv_pmc_slave_boot_stream": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream",
"base": "0xF2100000",
"high": "0xF210FFFF",
"size": "65536",
"slaveintf": "psv_pmc_slave_boot_stream",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_npi_psv_pmc_ram_npi": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_npi",
"base": "0xF6000000",
"high": "0xF7FFFFFF",
"size": "33554432",
"slaveintf": "psv_pmc_ram_npi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rcpu_gic_psv_rcpu_gic": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rcpu_gic",
"base": "0xF9000000",
"high": "0xF9002FFF",
"size": "12288",
"slaveintf": "psv_rcpu_gic",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_acpu_gic_psv_acpu_gic": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_acpu_gic",
"base": "0xF9000000",
"high": "0xF906FFFF",
"size": "458752",
"slaveintf": "psv_acpu_gic",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cpm_psv_cpm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cpm",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "psv_cpm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0_psv_fpd_maincci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0",
"base": "0xFD000000",
"high": "0xFD0FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_maincci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0_psv_crf_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "psv_crf_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0_psv_fpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2_psv_fpd_afi_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0_psv_fpd_slave_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slave_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_apu_0_psv_apu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_apu_0",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "psv_apu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0_psv_fpd_cci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "psv_fpd_cci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0_psv_fpd_smmu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "psv_fpd_smmu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0_psv_fpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0",
"base": "0xFD610000",
"high": "0xFD61FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0_psv_fpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0",
"base": "0xFD690000",
"high": "0xFD69FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0_psv_fpd_gpv_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_gpv_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0_psv_fpd_smmutcu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "psv_fpd_smmutcu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0_psv_sbsauart_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "psv_sbsauart_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0_psv_lpd_iou_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0",
"base": "0xFF080000",
"high": "0xFF09FFFF",
"size": "131072",
"slaveintf": "psv_lpd_iou_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0_psv_lpd_iou_secure_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "psv_lpd_iou_secure_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0_psv_scntr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "psv_scntr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0_psv_scntrs_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "psv_scntrs_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm_psv_ipi_psm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "psv_ipi_psm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_psv_ipi_pmc": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf_psv_ipi_pmc_nobuf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf",
"base": "0xFF390000",
"high": "0xFF39FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc_nobuf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer_psv_ipi_buffer": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer",
"base": "0xFF3F0000",
"high": "0xFF3F0FFF",
"size": "4096",
"slaveintf": "psv_ipi_buffer",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0_psv_lpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0",
"base": "0xFF410000",
"high": "0xFF50FFFF",
"size": "1048576",
"slaveintf": "psv_lpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0_psv_lpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0",
"base": "0xFF510000",
"high": "0xFF54FFFF",
"size": "262144",
"slaveintf": "psv_lpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0_psv_crl_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0",
"base": "0xFF5E0000",
"high": "0xFF8DFFFF",
"size": "3145728",
"slaveintf": "psv_crl_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl_psv_ocm_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "psv_ocm_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0_psv_ocm_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "psv_ocm_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0_psv_lpd_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "psv_lpd_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rpu_0_psv_rpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rpu_0",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "psv_rpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0_psv_lpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "psv_lpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0_psv_adma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "psv_adma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1_psv_adma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "psv_adma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2_psv_adma_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "psv_adma_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3_psv_adma_3": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "psv_adma_3",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4_psv_adma_4": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "psv_adma_4",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5_psv_adma_5": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "psv_adma_5",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6_psv_adma_6": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "psv_adma_6",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7_psv_adma_7": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "psv_adma_7",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg_psv_psm_global_reg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg",
"base": "0xFFC90000",
"high": "0xFFC9EFFF",
"size": "61440",
"slaveintf": "psv_psm_global_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"design_1_wrapper_0_s_axi": {"name": "design_1_wrapper_0",
"base": "0x400000000",
"high": "0x4FFFFFFFF",
"size": "4294967296",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global_psv_r5_tcm_ram_global_psv_r5_tcm_ram_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global",
"base": "0xFFE00000",
"high": "0xFFE3FFFF",
"size": "262144",
"slaveintf": "psv_r5_tcm_ram_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_tcm_ram_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global_psv_r5_1_atcm_global_psv_r5_1_atcm_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global",
"base": "0xFFE90000",
"high": "0xFFE9FFFF",
"size": "65536",
"slaveintf": "psv_r5_1_atcm_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_atcm_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global_psv_r5_1_btcm_global_psv_r5_1_btcm_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global",
"base": "0xFFEB0000",
"high": "0xFFEBFFFF",
"size": "65536",
"slaveintf": "psv_r5_1_btcm_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_btcm_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_psv_pmc_ram_psv_pmc_ram": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram",
"base": "0xF2000000",
"high": "0xF201FFFF",
"size": "131072",
"slaveintf": "psv_pmc_ram",
"type": "MEMORY",
"flags": "7",
"segment": "psv_pmc_ram",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0_psv_ocm_ram_0_psv_ocm_ram_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "psv_ocm_ram_0",
"type": "MEMORY",
"flags": "7",
"segment": "psv_ocm_ram_0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.933
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0 C_DEBUG_ENABLED], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.938
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.939
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.955
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.956
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.960
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.962
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.966
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:32.967
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0 C_FREQ], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.002
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0 C_FREQ], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.004
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.019
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_0 C_CPU_CLK_FREQ_HZ], Result: [null, 1399985962]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.021
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.034
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa], Result: [null, {"versal_cips_0_pspmc_0_psv_cortexa72_0": {"bscan": "",
"index": "0",
},
"versal_cips_0_pspmc_0_psv_cortexa72_1": {"bscan": "",
"index": "1",
},
"versal_cips_0_pspmc_0_psv_cortexr5_0": {"bscan": "",
"index": "0",
},
"versal_cips_0_pspmc_0_psv_cortexr5_1": {"bscan": "",
"index": "1",
},
"versal_cips_0_pspmc_0_psv_pmc_0": {"bscan": "",
"index": "1",
},
"versal_cips_0_pspmc_0_psv_psm_0": {"bscan": "",
"index": "1",
},
"versal_cips_0_pspmc_0_slv1_psv_pmc_0": {"bscan": "",
"index": "1",
},
"versal_cips_0_pspmc_0_slv2_psv_pmc_0": {"bscan": "",
"index": "1",
},
"versal_cips_0_pspmc_0_slv3_psv_pmc_0": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.035
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.123
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594496,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594500,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594520,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594524,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594536,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594544,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594548,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594568,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594572,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594584,
},
},
"axi_gpio_gt_sigs_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463424,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463428,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463432,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463436,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463708,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463720,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463712,
},
},
"axi_gpio_gt_sigs_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528960,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528964,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528968,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528972,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529244,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529256,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529248,
},
},
"design_1_wrapper_0": {},
"packeter_top_rtl_0": {},
"versal_cips_0_pspmc_0_psv_acpu_gic": {},
"versal_cips_0_pspmc_0_psv_adma_0": {},
"versal_cips_0_pspmc_0_psv_adma_1": {},
"versal_cips_0_pspmc_0_psv_adma_2": {},
"versal_cips_0_pspmc_0_psv_adma_3": {},
"versal_cips_0_pspmc_0_psv_adma_4": {},
"versal_cips_0_pspmc_0_psv_adma_5": {},
"versal_cips_0_pspmc_0_psv_adma_6": {},
"versal_cips_0_pspmc_0_psv_adma_7": {},
"versal_cips_0_pspmc_0_psv_apu_0": {},
"versal_cips_0_pspmc_0_psv_coresight_0": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_dbg": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_etm": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_pmu": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_dbg": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_etm": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_pmu": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_ela": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_etf": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_fun": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_atm": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_fun": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_rom": {},
"versal_cips_0_pspmc_0_psv_coresight_fpd_atm": {},
"versal_cips_0_pspmc_0_psv_coresight_fpd_stm": {},
"versal_cips_0_pspmc_0_psv_coresight_lpd_atm": {},
"versal_cips_0_pspmc_0_psv_cpm": {},
"versal_cips_0_pspmc_0_psv_crf_0": {},
"versal_cips_0_pspmc_0_psv_crl_0": {},
"versal_cips_0_pspmc_0_psv_crp_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_2": {},
"versal_cips_0_pspmc_0_psv_fpd_cci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_gpv_0": {},
"versal_cips_0_pspmc_0_psv_fpd_maincci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmutcu_0": {},
"versal_cips_0_pspmc_0_psv_ipi_buffer": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf": {},
"versal_cips_0_pspmc_0_psv_ipi_psm": {},
"versal_cips_0_pspmc_0_psv_lpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_lpd_xppu_0": {},
"versal_cips_0_pspmc_0_psv_ocm_ctrl": {},
"versal_cips_0_pspmc_0_psv_ocm_ram_0": {},
"versal_cips_0_pspmc_0_psv_ocm_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_aes": {},
"versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl": {},
"versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0": {},
"versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0": {},
"versal_cips_0_pspmc_0_psv_pmc_dma_0": {},
"versal_cips_0_pspmc_0_psv_pmc_dma_1": {},
"versal_cips_0_pspmc_0_psv_pmc_efuse_cache": {},
"versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl": {},
"versal_cips_0_pspmc_0_psv_pmc_global_0": {},
"versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0": {},
"versal_cips_0_pspmc_0_psv_pmc_ram": {},
"versal_cips_0_pspmc_0_psv_pmc_ram_npi": {},
"versal_cips_0_pspmc_0_psv_pmc_rsa": {},
"versal_cips_0_pspmc_0_psv_pmc_rtc_0": {},
"versal_cips_0_pspmc_0_psv_pmc_sha": {},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot": {},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream": {},
"versal_cips_0_pspmc_0_psv_pmc_sysmon_0": {},
"versal_cips_0_pspmc_0_psv_pmc_trng": {},
"versal_cips_0_pspmc_0_psv_pmc_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_xppu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0": {},
"versal_cips_0_pspmc_0_psv_psm_global_reg": {},
"versal_cips_0_pspmc_0_psv_r5_1_atcm_global": {},
"versal_cips_0_pspmc_0_psv_r5_1_btcm_global": {},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_global": {},
"versal_cips_0_pspmc_0_psv_rcpu_gic": {},
"versal_cips_0_pspmc_0_psv_rpu_0": {},
"versal_cips_0_pspmc_0_psv_sbsauart_0": {},
"versal_cips_0_pspmc_0_psv_scntr_0": {},
"versal_cips_0_pspmc_0_psv_scntrs_0": {},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.133
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.195
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1], Result: [null, {"axi_gpio_gt_sigs_0_S_AXI": {"name": "axi_gpio_gt_sigs_0",
"base": "0xA4000000",
"high": "0xA400FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_gt_sigs_1_S_AXI": {"name": "axi_gpio_gt_sigs_1",
"base": "0xA4010000",
"high": "0xA401FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0xA4020000",
"high": "0xA402FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"packeter_top_rtl_0_s00_axi": {"name": "packeter_top_rtl_0",
"base": "0xA4030000",
"high": "0xA4030FFF",
"size": "4096",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0_psv_pmc_ppu1_mdm_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0",
"base": "0xF0310000",
"high": "0xF0317FFF",
"size": "32768",
"slaveintf": "psv_pmc_ppu1_mdm_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_0_psv_coresight_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_0",
"base": "0xF0800000",
"high": "0xF080FFFF",
"size": "65536",
"slaveintf": "psv_coresight_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_lpd_atm_psv_coresight_lpd_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_lpd_atm",
"base": "0xF0980000",
"high": "0xF098FFFF",
"size": "65536",
"slaveintf": "psv_coresight_lpd_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_stm_psv_coresight_fpd_stm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_stm",
"base": "0xF0B70000",
"high": "0xF0B7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_fpd_stm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_atm_psv_coresight_fpd_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_atm",
"base": "0xF0B80000",
"high": "0xF0B8FFFF",
"size": "65536",
"slaveintf": "psv_coresight_fpd_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_fun_psv_coresight_apu_fun": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_fun",
"base": "0xF0C20000",
"high": "0xF0C2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_fun",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_etf_psv_coresight_apu_etf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_etf",
"base": "0xF0C30000",
"high": "0xF0C3FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_etf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_ela_psv_coresight_apu_ela": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_ela",
"base": "0xF0C60000",
"high": "0xF0C6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_ela",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_cti_psv_coresight_apu_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_cti",
"base": "0xF0CA0000",
"high": "0xF0CAFFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_dbg_psv_coresight_a720_dbg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_dbg",
"base": "0xF0D00000",
"high": "0xF0D0FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_dbg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_cti_psv_coresight_a720_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_cti",
"base": "0xF0D10000",
"high": "0xF0D1FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_pmu_psv_coresight_a720_pmu": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_pmu",
"base": "0xF0D20000",
"high": "0xF0D2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_pmu",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_etm_psv_coresight_a720_etm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_etm",
"base": "0xF0D30000",
"high": "0xF0D3FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_etm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_dbg_psv_coresight_a721_dbg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_dbg",
"base": "0xF0D40000",
"high": "0xF0D4FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_dbg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_cti_psv_coresight_a721_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_cti",
"base": "0xF0D50000",
"high": "0xF0D5FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_pmu_psv_coresight_a721_pmu": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_pmu",
"base": "0xF0D60000",
"high": "0xF0D6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_pmu",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_etm_psv_coresight_a721_etm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_etm",
"base": "0xF0D70000",
"high": "0xF0D7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_etm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_rom_psv_coresight_cpm_rom": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_rom",
"base": "0xF0F00000",
"high": "0xF0F0FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_rom",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_fun_psv_coresight_cpm_fun": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_fun",
"base": "0xF0F20000",
"high": "0xF0F2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_fun",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a_psv_coresight_cpm_ela2a": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a",
"base": "0xF0F40000",
"high": "0xF0F4FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2a",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b_psv_coresight_cpm_ela2b": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b",
"base": "0xF0F50000",
"high": "0xF0F5FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2b",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c_psv_coresight_cpm_ela2c": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c",
"base": "0xF0F60000",
"high": "0xF0F6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2c",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d_psv_coresight_cpm_ela2d": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d",
"base": "0xF0F70000",
"high": "0xF0F7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2d",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_atm_psv_coresight_cpm_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_atm",
"base": "0xF0F80000",
"high": "0xF0F8FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a_psv_coresight_cpm_cti2a": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a",
"base": "0xF0FA0000",
"high": "0xF0FAFFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_cti2a",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d_psv_coresight_cpm_cti2d": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d",
"base": "0xF0FD0000",
"high": "0xF0FDFFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_cti2d",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_global_0_psv_pmc_global_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_global_0",
"base": "0xF1110000",
"high": "0xF115FFFF",
"size": "327680",
"slaveintf": "psv_pmc_global_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_0_psv_pmc_dma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_0",
"base": "0xF11C0000",
"high": "0xF11CFFFF",
"size": "65536",
"slaveintf": "psv_pmc_dma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_1_psv_pmc_dma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_1",
"base": "0xF11D0000",
"high": "0xF11DFFFF",
"size": "65536",
"slaveintf": "psv_pmc_dma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_aes_psv_pmc_aes": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_aes",
"base": "0xF11E0000",
"high": "0xF11EFFFF",
"size": "65536",
"slaveintf": "psv_pmc_aes",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl_psv_pmc_bbram_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl",
"base": "0xF11F0000",
"high": "0xF11FFFFF",
"size": "65536",
"slaveintf": "psv_pmc_bbram_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rsa_psv_pmc_rsa": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rsa",
"base": "0xF1200000",
"high": "0xF120FFFF",
"size": "65536",
"slaveintf": "psv_pmc_rsa",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sha_psv_pmc_sha": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sha",
"base": "0xF1210000",
"high": "0xF121FFFF",
"size": "65536",
"slaveintf": "psv_pmc_sha",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_psv_pmc_slave_boot": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot",
"base": "0xF1220000",
"high": "0xF122FFFF",
"size": "65536",
"slaveintf": "psv_pmc_slave_boot",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_trng_psv_pmc_trng": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_trng",
"base": "0xF1230000",
"high": "0xF123FFFF",
"size": "65536",
"slaveintf": "psv_pmc_trng",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl_psv_pmc_efuse_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl",
"base": "0xF1240000",
"high": "0xF124FFFF",
"size": "65536",
"slaveintf": "psv_pmc_efuse_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_cache_psv_pmc_efuse_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_cache",
"base": "0xF1250000",
"high": "0xF125FFFF",
"size": "65536",
"slaveintf": "psv_pmc_efuse_cache",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crp_0_psv_crp_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crp_0",
"base": "0xF1260000",
"high": "0xF126FFFF",
"size": "65536",
"slaveintf": "psv_crp_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sysmon_0_psv_pmc_sysmon_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sysmon_0",
"base": "0xF1270000",
"high": "0xF129FFFF",
"size": "196608",
"slaveintf": "psv_pmc_sysmon_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rtc_0_psv_pmc_rtc_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rtc_0",
"base": "0xF12A0000",
"high": "0xF12AFFFF",
"size": "65536",
"slaveintf": "psv_pmc_rtc_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0_psv_pmc_cfu_apb_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0",
"base": "0xF12B0000",
"high": "0xF12BFFFF",
"size": "65536",
"slaveintf": "psv_pmc_cfu_apb_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0_psv_pmc_cfi_cframe_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0",
"base": "0xF12D0000",
"high": "0xF12D0FFF",
"size": "4096",
"slaveintf": "psv_pmc_cfi_cframe_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xmpu_0_psv_pmc_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xmpu_0",
"base": "0xF12F0000",
"high": "0xF12FFFFF",
"size": "65536",
"slaveintf": "psv_pmc_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0_psv_pmc_xppu_npi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0",
"base": "0xF1300000",
"high": "0xF130FFFF",
"size": "65536",
"slaveintf": "psv_pmc_xppu_npi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_0_psv_pmc_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_0",
"base": "0xF1310000",
"high": "0xF131FFFF",
"size": "65536",
"slaveintf": "psv_pmc_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream_psv_pmc_slave_boot_stream": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream",
"base": "0xF2100000",
"high": "0xF210FFFF",
"size": "65536",
"slaveintf": "psv_pmc_slave_boot_stream",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_npi_psv_pmc_ram_npi": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_npi",
"base": "0xF6000000",
"high": "0xF7FFFFFF",
"size": "33554432",
"slaveintf": "psv_pmc_ram_npi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rcpu_gic_psv_rcpu_gic": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rcpu_gic",
"base": "0xF9000000",
"high": "0xF9002FFF",
"size": "12288",
"slaveintf": "psv_rcpu_gic",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_acpu_gic_psv_acpu_gic": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_acpu_gic",
"base": "0xF9000000",
"high": "0xF906FFFF",
"size": "458752",
"slaveintf": "psv_acpu_gic",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cpm_psv_cpm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cpm",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "psv_cpm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0_psv_fpd_maincci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0",
"base": "0xFD000000",
"high": "0xFD0FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_maincci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0_psv_crf_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "psv_crf_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0_psv_fpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2_psv_fpd_afi_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0_psv_fpd_slave_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slave_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_apu_0_psv_apu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_apu_0",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "psv_apu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0_psv_fpd_cci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "psv_fpd_cci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0_psv_fpd_smmu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "psv_fpd_smmu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0_psv_fpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0",
"base": "0xFD610000",
"high": "0xFD61FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0_psv_fpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0",
"base": "0xFD690000",
"high": "0xFD69FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0_psv_fpd_gpv_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_gpv_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0_psv_fpd_smmutcu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "psv_fpd_smmutcu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0_psv_sbsauart_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "psv_sbsauart_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0_psv_lpd_iou_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0",
"base": "0xFF080000",
"high": "0xFF09FFFF",
"size": "131072",
"slaveintf": "psv_lpd_iou_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0_psv_lpd_iou_secure_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "psv_lpd_iou_secure_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0_psv_scntr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "psv_scntr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0_psv_scntrs_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "psv_scntrs_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm_psv_ipi_psm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "psv_ipi_psm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_psv_ipi_pmc": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf_psv_ipi_pmc_nobuf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf",
"base": "0xFF390000",
"high": "0xFF39FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc_nobuf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer_psv_ipi_buffer": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer",
"base": "0xFF3F0000",
"high": "0xFF3F0FFF",
"size": "4096",
"slaveintf": "psv_ipi_buffer",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0_psv_lpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0",
"base": "0xFF410000",
"high": "0xFF50FFFF",
"size": "1048576",
"slaveintf": "psv_lpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0_psv_lpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0",
"base": "0xFF510000",
"high": "0xFF54FFFF",
"size": "262144",
"slaveintf": "psv_lpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0_psv_crl_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0",
"base": "0xFF5E0000",
"high": "0xFF8DFFFF",
"size": "3145728",
"slaveintf": "psv_crl_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl_psv_ocm_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "psv_ocm_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0_psv_ocm_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "psv_ocm_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0_psv_lpd_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "psv_lpd_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rpu_0_psv_rpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rpu_0",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "psv_rpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0_psv_lpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "psv_lpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0_psv_adma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "psv_adma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1_psv_adma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "psv_adma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2_psv_adma_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "psv_adma_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3_psv_adma_3": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "psv_adma_3",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4_psv_adma_4": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "psv_adma_4",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5_psv_adma_5": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "psv_adma_5",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6_psv_adma_6": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "psv_adma_6",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7_psv_adma_7": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "psv_adma_7",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg_psv_psm_global_reg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg",
"base": "0xFFC90000",
"high": "0xFFC9EFFF",
"size": "61440",
"slaveintf": "psv_psm_global_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"design_1_wrapper_0_s_axi": {"name": "design_1_wrapper_0",
"base": "0x400000000",
"high": "0x4FFFFFFFF",
"size": "4294967296",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global_psv_r5_tcm_ram_global_psv_r5_tcm_ram_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global",
"base": "0xFFE00000",
"high": "0xFFE3FFFF",
"size": "262144",
"slaveintf": "psv_r5_tcm_ram_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_tcm_ram_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global_psv_r5_1_atcm_global_psv_r5_1_atcm_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global",
"base": "0xFFE90000",
"high": "0xFFE9FFFF",
"size": "65536",
"slaveintf": "psv_r5_1_atcm_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_atcm_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global_psv_r5_1_btcm_global_psv_r5_1_btcm_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global",
"base": "0xFFEB0000",
"high": "0xFFEBFFFF",
"size": "65536",
"slaveintf": "psv_r5_1_btcm_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_btcm_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_psv_pmc_ram_psv_pmc_ram": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram",
"base": "0xF2000000",
"high": "0xF201FFFF",
"size": "131072",
"slaveintf": "psv_pmc_ram",
"type": "MEMORY",
"flags": "7",
"segment": "psv_pmc_ram",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0_psv_ocm_ram_0_psv_ocm_ram_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "psv_ocm_ram_0",
"type": "MEMORY",
"flags": "7",
"segment": "psv_ocm_ram_0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.198
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1 C_DEBUG_ENABLED], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.202
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.203
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.225
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.226
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.230
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.231
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.235
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.237
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1 C_FREQ], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.258
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1 C_FREQ], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.260
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.264
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexa72_1 C_CPU_CLK_FREQ_HZ], Result: [null, 1399985962]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.265
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.353
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594496,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594500,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594520,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594524,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594536,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594544,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594548,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594568,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594572,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594584,
},
},
"axi_gpio_gt_sigs_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463424,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463428,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463432,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463436,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463708,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463720,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463712,
},
},
"axi_gpio_gt_sigs_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528960,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528964,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528968,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528972,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529244,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529256,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529248,
},
},
"design_1_wrapper_0": {},
"packeter_top_rtl_0": {},
"versal_cips_0_pspmc_0_psv_acpu_gic": {},
"versal_cips_0_pspmc_0_psv_adma_0": {},
"versal_cips_0_pspmc_0_psv_adma_1": {},
"versal_cips_0_pspmc_0_psv_adma_2": {},
"versal_cips_0_pspmc_0_psv_adma_3": {},
"versal_cips_0_pspmc_0_psv_adma_4": {},
"versal_cips_0_pspmc_0_psv_adma_5": {},
"versal_cips_0_pspmc_0_psv_adma_6": {},
"versal_cips_0_pspmc_0_psv_adma_7": {},
"versal_cips_0_pspmc_0_psv_apu_0": {},
"versal_cips_0_pspmc_0_psv_coresight_0": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_dbg": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_etm": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_pmu": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_dbg": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_etm": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_pmu": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_ela": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_etf": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_fun": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_atm": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_fun": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_rom": {},
"versal_cips_0_pspmc_0_psv_coresight_fpd_atm": {},
"versal_cips_0_pspmc_0_psv_coresight_fpd_stm": {},
"versal_cips_0_pspmc_0_psv_coresight_lpd_atm": {},
"versal_cips_0_pspmc_0_psv_crf_0": {},
"versal_cips_0_pspmc_0_psv_crl_0": {},
"versal_cips_0_pspmc_0_psv_crp_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_2": {},
"versal_cips_0_pspmc_0_psv_fpd_cci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_gpv_0": {},
"versal_cips_0_pspmc_0_psv_fpd_maincci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmutcu_0": {},
"versal_cips_0_pspmc_0_psv_ipi_buffer": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf": {},
"versal_cips_0_pspmc_0_psv_ipi_psm": {},
"versal_cips_0_pspmc_0_psv_lpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_lpd_xppu_0": {},
"versal_cips_0_pspmc_0_psv_ocm_ctrl": {},
"versal_cips_0_pspmc_0_psv_ocm_ram_0": {},
"versal_cips_0_pspmc_0_psv_ocm_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_aes": {},
"versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl": {},
"versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0": {},
"versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0": {},
"versal_cips_0_pspmc_0_psv_pmc_dma_0": {},
"versal_cips_0_pspmc_0_psv_pmc_dma_1": {},
"versal_cips_0_pspmc_0_psv_pmc_efuse_cache": {},
"versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl": {},
"versal_cips_0_pspmc_0_psv_pmc_global_0": {},
"versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0": {},
"versal_cips_0_pspmc_0_psv_pmc_ram": {},
"versal_cips_0_pspmc_0_psv_pmc_ram_npi": {},
"versal_cips_0_pspmc_0_psv_pmc_rsa": {},
"versal_cips_0_pspmc_0_psv_pmc_rtc_0": {},
"versal_cips_0_pspmc_0_psv_pmc_sha": {},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot": {},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream": {},
"versal_cips_0_pspmc_0_psv_pmc_sysmon_0": {},
"versal_cips_0_pspmc_0_psv_pmc_trng": {},
"versal_cips_0_pspmc_0_psv_pmc_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_xppu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0": {},
"versal_cips_0_pspmc_0_psv_psm_global_reg": {},
"versal_cips_0_pspmc_0_psv_r5_0_atcm": {},
"versal_cips_0_pspmc_0_psv_r5_0_btcm": {},
"versal_cips_0_pspmc_0_psv_r5_0_data_cache": {},
"versal_cips_0_pspmc_0_psv_r5_0_instruction_cache": {},
"versal_cips_0_pspmc_0_psv_r5_1_data_cache": {},
"versal_cips_0_pspmc_0_psv_r5_1_instruction_cache": {},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_0": {},
"versal_cips_0_pspmc_0_psv_rcpu_gic": {},
"versal_cips_0_pspmc_0_psv_rpu_0": {},
"versal_cips_0_pspmc_0_psv_sbsauart_0": {},
"versal_cips_0_pspmc_0_psv_scntr_0": {},
"versal_cips_0_pspmc_0_psv_scntrs_0": {},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.357
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.419
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0], Result: [null, {"axi_gpio_gt_sigs_0_S_AXI": {"name": "axi_gpio_gt_sigs_0",
"base": "0xA4000000",
"high": "0xA400FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_gt_sigs_1_S_AXI": {"name": "axi_gpio_gt_sigs_1",
"base": "0xA4010000",
"high": "0xA401FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0xA4020000",
"high": "0xA402FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"packeter_top_rtl_0_s00_axi": {"name": "packeter_top_rtl_0",
"base": "0xA4030000",
"high": "0xA4030FFF",
"size": "4096",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0_psv_pmc_ppu1_mdm_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0",
"base": "0xF0310000",
"high": "0xF0317FFF",
"size": "32768",
"slaveintf": "psv_pmc_ppu1_mdm_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_0_psv_coresight_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_0",
"base": "0xF0800000",
"high": "0xF080FFFF",
"size": "65536",
"slaveintf": "psv_coresight_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_lpd_atm_psv_coresight_lpd_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_lpd_atm",
"base": "0xF0980000",
"high": "0xF098FFFF",
"size": "65536",
"slaveintf": "psv_coresight_lpd_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_stm_psv_coresight_fpd_stm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_stm",
"base": "0xF0B70000",
"high": "0xF0B7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_fpd_stm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_atm_psv_coresight_fpd_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_atm",
"base": "0xF0B80000",
"high": "0xF0B8FFFF",
"size": "65536",
"slaveintf": "psv_coresight_fpd_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_fun_psv_coresight_apu_fun": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_fun",
"base": "0xF0C20000",
"high": "0xF0C2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_fun",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_etf_psv_coresight_apu_etf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_etf",
"base": "0xF0C30000",
"high": "0xF0C3FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_etf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_ela_psv_coresight_apu_ela": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_ela",
"base": "0xF0C60000",
"high": "0xF0C6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_ela",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_cti_psv_coresight_apu_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_cti",
"base": "0xF0CA0000",
"high": "0xF0CAFFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_dbg_psv_coresight_a720_dbg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_dbg",
"base": "0xF0D00000",
"high": "0xF0D0FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_dbg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_cti_psv_coresight_a720_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_cti",
"base": "0xF0D10000",
"high": "0xF0D1FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_pmu_psv_coresight_a720_pmu": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_pmu",
"base": "0xF0D20000",
"high": "0xF0D2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_pmu",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_etm_psv_coresight_a720_etm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_etm",
"base": "0xF0D30000",
"high": "0xF0D3FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_etm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_dbg_psv_coresight_a721_dbg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_dbg",
"base": "0xF0D40000",
"high": "0xF0D4FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_dbg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_cti_psv_coresight_a721_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_cti",
"base": "0xF0D50000",
"high": "0xF0D5FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_pmu_psv_coresight_a721_pmu": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_pmu",
"base": "0xF0D60000",
"high": "0xF0D6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_pmu",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_etm_psv_coresight_a721_etm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_etm",
"base": "0xF0D70000",
"high": "0xF0D7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_etm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_rom_psv_coresight_cpm_rom": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_rom",
"base": "0xF0F00000",
"high": "0xF0F0FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_rom",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_fun_psv_coresight_cpm_fun": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_fun",
"base": "0xF0F20000",
"high": "0xF0F2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_fun",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a_psv_coresight_cpm_ela2a": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a",
"base": "0xF0F40000",
"high": "0xF0F4FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2a",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b_psv_coresight_cpm_ela2b": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b",
"base": "0xF0F50000",
"high": "0xF0F5FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2b",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c_psv_coresight_cpm_ela2c": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c",
"base": "0xF0F60000",
"high": "0xF0F6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2c",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d_psv_coresight_cpm_ela2d": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d",
"base": "0xF0F70000",
"high": "0xF0F7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2d",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_atm_psv_coresight_cpm_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_atm",
"base": "0xF0F80000",
"high": "0xF0F8FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a_psv_coresight_cpm_cti2a": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a",
"base": "0xF0FA0000",
"high": "0xF0FAFFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_cti2a",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d_psv_coresight_cpm_cti2d": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d",
"base": "0xF0FD0000",
"high": "0xF0FDFFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_cti2d",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_global_0_psv_pmc_global_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_global_0",
"base": "0xF1110000",
"high": "0xF115FFFF",
"size": "327680",
"slaveintf": "psv_pmc_global_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_0_psv_pmc_dma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_0",
"base": "0xF11C0000",
"high": "0xF11CFFFF",
"size": "65536",
"slaveintf": "psv_pmc_dma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_1_psv_pmc_dma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_1",
"base": "0xF11D0000",
"high": "0xF11DFFFF",
"size": "65536",
"slaveintf": "psv_pmc_dma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_aes_psv_pmc_aes": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_aes",
"base": "0xF11E0000",
"high": "0xF11EFFFF",
"size": "65536",
"slaveintf": "psv_pmc_aes",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl_psv_pmc_bbram_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl",
"base": "0xF11F0000",
"high": "0xF11FFFFF",
"size": "65536",
"slaveintf": "psv_pmc_bbram_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rsa_psv_pmc_rsa": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rsa",
"base": "0xF1200000",
"high": "0xF120FFFF",
"size": "65536",
"slaveintf": "psv_pmc_rsa",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sha_psv_pmc_sha": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sha",
"base": "0xF1210000",
"high": "0xF121FFFF",
"size": "65536",
"slaveintf": "psv_pmc_sha",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_psv_pmc_slave_boot": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot",
"base": "0xF1220000",
"high": "0xF122FFFF",
"size": "65536",
"slaveintf": "psv_pmc_slave_boot",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_trng_psv_pmc_trng": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_trng",
"base": "0xF1230000",
"high": "0xF123FFFF",
"size": "65536",
"slaveintf": "psv_pmc_trng",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl_psv_pmc_efuse_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl",
"base": "0xF1240000",
"high": "0xF124FFFF",
"size": "65536",
"slaveintf": "psv_pmc_efuse_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_cache_psv_pmc_efuse_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_cache",
"base": "0xF1250000",
"high": "0xF125FFFF",
"size": "65536",
"slaveintf": "psv_pmc_efuse_cache",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crp_0_psv_crp_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crp_0",
"base": "0xF1260000",
"high": "0xF126FFFF",
"size": "65536",
"slaveintf": "psv_crp_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sysmon_0_psv_pmc_sysmon_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sysmon_0",
"base": "0xF1270000",
"high": "0xF129FFFF",
"size": "196608",
"slaveintf": "psv_pmc_sysmon_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rtc_0_psv_pmc_rtc_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rtc_0",
"base": "0xF12A0000",
"high": "0xF12AFFFF",
"size": "65536",
"slaveintf": "psv_pmc_rtc_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0_psv_pmc_cfu_apb_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0",
"base": "0xF12B0000",
"high": "0xF12BFFFF",
"size": "65536",
"slaveintf": "psv_pmc_cfu_apb_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0_psv_pmc_cfi_cframe_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0",
"base": "0xF12D0000",
"high": "0xF12D0FFF",
"size": "4096",
"slaveintf": "psv_pmc_cfi_cframe_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xmpu_0_psv_pmc_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xmpu_0",
"base": "0xF12F0000",
"high": "0xF12FFFFF",
"size": "65536",
"slaveintf": "psv_pmc_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0_psv_pmc_xppu_npi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0",
"base": "0xF1300000",
"high": "0xF130FFFF",
"size": "65536",
"slaveintf": "psv_pmc_xppu_npi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_0_psv_pmc_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_0",
"base": "0xF1310000",
"high": "0xF131FFFF",
"size": "65536",
"slaveintf": "psv_pmc_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream_psv_pmc_slave_boot_stream": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream",
"base": "0xF2100000",
"high": "0xF210FFFF",
"size": "65536",
"slaveintf": "psv_pmc_slave_boot_stream",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_npi_psv_pmc_ram_npi": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_npi",
"base": "0xF6000000",
"high": "0xF7FFFFFF",
"size": "33554432",
"slaveintf": "psv_pmc_ram_npi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rcpu_gic_psv_rcpu_gic": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rcpu_gic",
"base": "0xF9000000",
"high": "0xF9002FFF",
"size": "12288",
"slaveintf": "psv_rcpu_gic",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_acpu_gic_psv_acpu_gic": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_acpu_gic",
"base": "0xF9000000",
"high": "0xF906FFFF",
"size": "458752",
"slaveintf": "psv_acpu_gic",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0_psv_fpd_maincci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0",
"base": "0xFD000000",
"high": "0xFD0FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_maincci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0_psv_crf_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "psv_crf_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0_psv_fpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2_psv_fpd_afi_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0_psv_fpd_slave_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slave_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_apu_0_psv_apu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_apu_0",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "psv_apu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0_psv_fpd_cci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "psv_fpd_cci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0_psv_fpd_smmu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "psv_fpd_smmu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0_psv_fpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0",
"base": "0xFD610000",
"high": "0xFD61FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0_psv_fpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0",
"base": "0xFD690000",
"high": "0xFD69FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0_psv_fpd_gpv_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_gpv_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0_psv_fpd_smmutcu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "psv_fpd_smmutcu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0_psv_sbsauart_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "psv_sbsauart_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0_psv_lpd_iou_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0",
"base": "0xFF080000",
"high": "0xFF09FFFF",
"size": "131072",
"slaveintf": "psv_lpd_iou_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0_psv_lpd_iou_secure_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "psv_lpd_iou_secure_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0_psv_scntr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "psv_scntr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0_psv_scntrs_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "psv_scntrs_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm_psv_ipi_psm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "psv_ipi_psm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_psv_ipi_pmc": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf_psv_ipi_pmc_nobuf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf",
"base": "0xFF390000",
"high": "0xFF39FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc_nobuf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer_psv_ipi_buffer": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer",
"base": "0xFF3F0000",
"high": "0xFF3F0FFF",
"size": "4096",
"slaveintf": "psv_ipi_buffer",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0_psv_lpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0",
"base": "0xFF410000",
"high": "0xFF50FFFF",
"size": "1048576",
"slaveintf": "psv_lpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0_psv_lpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0",
"base": "0xFF510000",
"high": "0xFF54FFFF",
"size": "262144",
"slaveintf": "psv_lpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0_psv_crl_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0",
"base": "0xFF5E0000",
"high": "0xFF8DFFFF",
"size": "3145728",
"slaveintf": "psv_crl_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl_psv_ocm_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "psv_ocm_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0_psv_ocm_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "psv_ocm_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0_psv_lpd_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "psv_lpd_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rpu_0_psv_rpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rpu_0",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "psv_rpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0_psv_lpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "psv_lpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0_psv_adma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "psv_adma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1_psv_adma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "psv_adma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2_psv_adma_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "psv_adma_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3_psv_adma_3": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "psv_adma_3",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4_psv_adma_4": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "psv_adma_4",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5_psv_adma_5": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "psv_adma_5",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6_psv_adma_6": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "psv_adma_6",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7_psv_adma_7": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "psv_adma_7",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg_psv_psm_global_reg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg",
"base": "0xFFC90000",
"high": "0xFFC9EFFF",
"size": "61440",
"slaveintf": "psv_psm_global_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"design_1_wrapper_0_s_axi": {"name": "design_1_wrapper_0",
"base": "0x400000000",
"high": "0x4FFFFFFFF",
"size": "4294967296",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_instruction_cache_psv_r5_0_instruction_cache_psv_r5_0_instruction_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_instruction_cache",
"base": "0xFFE40000",
"high": "0xFFE4FFFF",
"size": "65536",
"slaveintf": "psv_r5_0_instruction_cache",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_0_instruction_cache",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_instruction_cache_psv_r5_1_instruction_cache_psv_r5_1_instruction_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_instruction_cache",
"base": "0xFFEC0000",
"high": "0xFFECFFFF",
"size": "65536",
"slaveintf": "psv_r5_1_instruction_cache",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_instruction_cache",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_atcm_psv_r5_0_atcm_psv_r5_0_atcm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_atcm",
"base": "0x0000",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "psv_r5_0_atcm",
"type": "MEMORY",
"flags": "7",
"segment": "psv_r5_0_atcm",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_0_psv_r5_tcm_ram_0_psv_r5_tcm_ram_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_0",
"base": "0x00000",
"high": "0x3FFFF",
"size": "262144",
"slaveintf": "psv_r5_tcm_ram_0",
"type": "MEMORY",
"flags": "7",
"segment": "psv_r5_tcm_ram_0",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_btcm_psv_r5_0_btcm_psv_r5_0_btcm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "psv_r5_0_btcm",
"type": "MEMORY",
"flags": "7",
"segment": "psv_r5_0_btcm",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_psv_pmc_ram_psv_pmc_ram": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram",
"base": "0xF2000000",
"high": "0xF201FFFF",
"size": "131072",
"slaveintf": "psv_pmc_ram",
"type": "MEMORY",
"flags": "7",
"segment": "psv_pmc_ram",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_data_cache_psv_r5_0_data_cache_psv_r5_0_data_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_data_cache",
"base": "0xFFE50000",
"high": "0xFFE5FFFF",
"size": "65536",
"slaveintf": "psv_r5_0_data_cache",
"type": "MEMORY",
"flags": "7",
"segment": "psv_r5_0_data_cache",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_data_cache_psv_r5_1_data_cache_psv_r5_1_data_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_data_cache",
"base": "0xFFED0000",
"high": "0xFFEDFFFF",
"size": "65536",
"slaveintf": "psv_r5_1_data_cache",
"type": "MEMORY",
"flags": "7",
"segment": "psv_r5_1_data_cache",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0_psv_ocm_ram_0_psv_ocm_ram_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "psv_ocm_ram_0",
"type": "MEMORY",
"flags": "7",
"segment": "psv_ocm_ram_0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.423
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0 C_DEBUG_ENABLED], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.427
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.428
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.448
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.450
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.456
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.457
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.462
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.463
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0 C_FREQ], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.480
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0 C_FREQ], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.481
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.485
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_0 C_CPU_CLK_FREQ_HZ], Result: [null, 599994019]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.487
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.586
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594496,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594500,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594520,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594524,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594536,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594544,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594548,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594568,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594572,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594584,
},
},
"axi_gpio_gt_sigs_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463424,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463428,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463432,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463436,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463708,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463720,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463712,
},
},
"axi_gpio_gt_sigs_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528960,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528964,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528968,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528972,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529244,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529256,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529248,
},
},
"design_1_wrapper_0": {},
"packeter_top_rtl_0": {},
"versal_cips_0_pspmc_0_psv_acpu_gic": {},
"versal_cips_0_pspmc_0_psv_adma_0": {},
"versal_cips_0_pspmc_0_psv_adma_1": {},
"versal_cips_0_pspmc_0_psv_adma_2": {},
"versal_cips_0_pspmc_0_psv_adma_3": {},
"versal_cips_0_pspmc_0_psv_adma_4": {},
"versal_cips_0_pspmc_0_psv_adma_5": {},
"versal_cips_0_pspmc_0_psv_adma_6": {},
"versal_cips_0_pspmc_0_psv_adma_7": {},
"versal_cips_0_pspmc_0_psv_apu_0": {},
"versal_cips_0_pspmc_0_psv_coresight_0": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_dbg": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_etm": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_pmu": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_dbg": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_etm": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_pmu": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_ela": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_etf": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_fun": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_atm": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_fun": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_rom": {},
"versal_cips_0_pspmc_0_psv_coresight_fpd_atm": {},
"versal_cips_0_pspmc_0_psv_coresight_fpd_stm": {},
"versal_cips_0_pspmc_0_psv_coresight_lpd_atm": {},
"versal_cips_0_pspmc_0_psv_crf_0": {},
"versal_cips_0_pspmc_0_psv_crl_0": {},
"versal_cips_0_pspmc_0_psv_crp_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_2": {},
"versal_cips_0_pspmc_0_psv_fpd_cci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_gpv_0": {},
"versal_cips_0_pspmc_0_psv_fpd_maincci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmutcu_0": {},
"versal_cips_0_pspmc_0_psv_ipi_buffer": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf": {},
"versal_cips_0_pspmc_0_psv_ipi_psm": {},
"versal_cips_0_pspmc_0_psv_lpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_lpd_xppu_0": {},
"versal_cips_0_pspmc_0_psv_ocm_ctrl": {},
"versal_cips_0_pspmc_0_psv_ocm_ram_0": {},
"versal_cips_0_pspmc_0_psv_ocm_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_aes": {},
"versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl": {},
"versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0": {},
"versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0": {},
"versal_cips_0_pspmc_0_psv_pmc_dma_0": {},
"versal_cips_0_pspmc_0_psv_pmc_dma_1": {},
"versal_cips_0_pspmc_0_psv_pmc_efuse_cache": {},
"versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl": {},
"versal_cips_0_pspmc_0_psv_pmc_global_0": {},
"versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0": {},
"versal_cips_0_pspmc_0_psv_pmc_ram": {},
"versal_cips_0_pspmc_0_psv_pmc_ram_npi": {},
"versal_cips_0_pspmc_0_psv_pmc_rsa": {},
"versal_cips_0_pspmc_0_psv_pmc_rtc_0": {},
"versal_cips_0_pspmc_0_psv_pmc_sha": {},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot": {},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream": {},
"versal_cips_0_pspmc_0_psv_pmc_sysmon_0": {},
"versal_cips_0_pspmc_0_psv_pmc_trng": {},
"versal_cips_0_pspmc_0_psv_pmc_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_xppu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0": {},
"versal_cips_0_pspmc_0_psv_psm_global_reg": {},
"versal_cips_0_pspmc_0_psv_r5_0_data_cache": {},
"versal_cips_0_pspmc_0_psv_r5_0_instruction_cache": {},
"versal_cips_0_pspmc_0_psv_r5_1_atcm": {},
"versal_cips_0_pspmc_0_psv_r5_1_btcm": {},
"versal_cips_0_pspmc_0_psv_r5_1_data_cache": {},
"versal_cips_0_pspmc_0_psv_r5_1_instruction_cache": {},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_0": {},
"versal_cips_0_pspmc_0_psv_rcpu_gic": {},
"versal_cips_0_pspmc_0_psv_rpu_0": {},
"versal_cips_0_pspmc_0_psv_sbsauart_0": {},
"versal_cips_0_pspmc_0_psv_scntr_0": {},
"versal_cips_0_pspmc_0_psv_scntrs_0": {},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.592
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.674
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1], Result: [null, {"axi_gpio_gt_sigs_0_S_AXI": {"name": "axi_gpio_gt_sigs_0",
"base": "0xA4000000",
"high": "0xA400FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_gt_sigs_1_S_AXI": {"name": "axi_gpio_gt_sigs_1",
"base": "0xA4010000",
"high": "0xA401FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0xA4020000",
"high": "0xA402FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"packeter_top_rtl_0_s00_axi": {"name": "packeter_top_rtl_0",
"base": "0xA4030000",
"high": "0xA4030FFF",
"size": "4096",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0_psv_pmc_ppu1_mdm_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0",
"base": "0xF0310000",
"high": "0xF0317FFF",
"size": "32768",
"slaveintf": "psv_pmc_ppu1_mdm_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_0_psv_coresight_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_0",
"base": "0xF0800000",
"high": "0xF080FFFF",
"size": "65536",
"slaveintf": "psv_coresight_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_lpd_atm_psv_coresight_lpd_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_lpd_atm",
"base": "0xF0980000",
"high": "0xF098FFFF",
"size": "65536",
"slaveintf": "psv_coresight_lpd_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_stm_psv_coresight_fpd_stm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_stm",
"base": "0xF0B70000",
"high": "0xF0B7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_fpd_stm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_atm_psv_coresight_fpd_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_atm",
"base": "0xF0B80000",
"high": "0xF0B8FFFF",
"size": "65536",
"slaveintf": "psv_coresight_fpd_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_fun_psv_coresight_apu_fun": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_fun",
"base": "0xF0C20000",
"high": "0xF0C2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_fun",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_etf_psv_coresight_apu_etf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_etf",
"base": "0xF0C30000",
"high": "0xF0C3FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_etf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_ela_psv_coresight_apu_ela": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_ela",
"base": "0xF0C60000",
"high": "0xF0C6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_ela",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_cti_psv_coresight_apu_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_cti",
"base": "0xF0CA0000",
"high": "0xF0CAFFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_dbg_psv_coresight_a720_dbg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_dbg",
"base": "0xF0D00000",
"high": "0xF0D0FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_dbg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_cti_psv_coresight_a720_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_cti",
"base": "0xF0D10000",
"high": "0xF0D1FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_pmu_psv_coresight_a720_pmu": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_pmu",
"base": "0xF0D20000",
"high": "0xF0D2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_pmu",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_etm_psv_coresight_a720_etm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_etm",
"base": "0xF0D30000",
"high": "0xF0D3FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_etm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_dbg_psv_coresight_a721_dbg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_dbg",
"base": "0xF0D40000",
"high": "0xF0D4FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_dbg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_cti_psv_coresight_a721_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_cti",
"base": "0xF0D50000",
"high": "0xF0D5FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_pmu_psv_coresight_a721_pmu": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_pmu",
"base": "0xF0D60000",
"high": "0xF0D6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_pmu",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_etm_psv_coresight_a721_etm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_etm",
"base": "0xF0D70000",
"high": "0xF0D7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_etm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_rom_psv_coresight_cpm_rom": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_rom",
"base": "0xF0F00000",
"high": "0xF0F0FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_rom",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_fun_psv_coresight_cpm_fun": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_fun",
"base": "0xF0F20000",
"high": "0xF0F2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_fun",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a_psv_coresight_cpm_ela2a": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a",
"base": "0xF0F40000",
"high": "0xF0F4FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2a",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b_psv_coresight_cpm_ela2b": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b",
"base": "0xF0F50000",
"high": "0xF0F5FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2b",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c_psv_coresight_cpm_ela2c": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c",
"base": "0xF0F60000",
"high": "0xF0F6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2c",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d_psv_coresight_cpm_ela2d": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d",
"base": "0xF0F70000",
"high": "0xF0F7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2d",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_atm_psv_coresight_cpm_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_atm",
"base": "0xF0F80000",
"high": "0xF0F8FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a_psv_coresight_cpm_cti2a": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a",
"base": "0xF0FA0000",
"high": "0xF0FAFFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_cti2a",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d_psv_coresight_cpm_cti2d": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d",
"base": "0xF0FD0000",
"high": "0xF0FDFFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_cti2d",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_global_0_psv_pmc_global_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_global_0",
"base": "0xF1110000",
"high": "0xF115FFFF",
"size": "327680",
"slaveintf": "psv_pmc_global_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_0_psv_pmc_dma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_0",
"base": "0xF11C0000",
"high": "0xF11CFFFF",
"size": "65536",
"slaveintf": "psv_pmc_dma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_1_psv_pmc_dma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_1",
"base": "0xF11D0000",
"high": "0xF11DFFFF",
"size": "65536",
"slaveintf": "psv_pmc_dma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_aes_psv_pmc_aes": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_aes",
"base": "0xF11E0000",
"high": "0xF11EFFFF",
"size": "65536",
"slaveintf": "psv_pmc_aes",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl_psv_pmc_bbram_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl",
"base": "0xF11F0000",
"high": "0xF11FFFFF",
"size": "65536",
"slaveintf": "psv_pmc_bbram_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rsa_psv_pmc_rsa": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rsa",
"base": "0xF1200000",
"high": "0xF120FFFF",
"size": "65536",
"slaveintf": "psv_pmc_rsa",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sha_psv_pmc_sha": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sha",
"base": "0xF1210000",
"high": "0xF121FFFF",
"size": "65536",
"slaveintf": "psv_pmc_sha",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_psv_pmc_slave_boot": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot",
"base": "0xF1220000",
"high": "0xF122FFFF",
"size": "65536",
"slaveintf": "psv_pmc_slave_boot",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_trng_psv_pmc_trng": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_trng",
"base": "0xF1230000",
"high": "0xF123FFFF",
"size": "65536",
"slaveintf": "psv_pmc_trng",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl_psv_pmc_efuse_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl",
"base": "0xF1240000",
"high": "0xF124FFFF",
"size": "65536",
"slaveintf": "psv_pmc_efuse_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_cache_psv_pmc_efuse_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_cache",
"base": "0xF1250000",
"high": "0xF125FFFF",
"size": "65536",
"slaveintf": "psv_pmc_efuse_cache",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crp_0_psv_crp_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crp_0",
"base": "0xF1260000",
"high": "0xF126FFFF",
"size": "65536",
"slaveintf": "psv_crp_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sysmon_0_psv_pmc_sysmon_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sysmon_0",
"base": "0xF1270000",
"high": "0xF129FFFF",
"size": "196608",
"slaveintf": "psv_pmc_sysmon_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rtc_0_psv_pmc_rtc_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rtc_0",
"base": "0xF12A0000",
"high": "0xF12AFFFF",
"size": "65536",
"slaveintf": "psv_pmc_rtc_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0_psv_pmc_cfu_apb_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0",
"base": "0xF12B0000",
"high": "0xF12BFFFF",
"size": "65536",
"slaveintf": "psv_pmc_cfu_apb_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0_psv_pmc_cfi_cframe_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0",
"base": "0xF12D0000",
"high": "0xF12D0FFF",
"size": "4096",
"slaveintf": "psv_pmc_cfi_cframe_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xmpu_0_psv_pmc_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xmpu_0",
"base": "0xF12F0000",
"high": "0xF12FFFFF",
"size": "65536",
"slaveintf": "psv_pmc_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0_psv_pmc_xppu_npi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0",
"base": "0xF1300000",
"high": "0xF130FFFF",
"size": "65536",
"slaveintf": "psv_pmc_xppu_npi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_0_psv_pmc_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_0",
"base": "0xF1310000",
"high": "0xF131FFFF",
"size": "65536",
"slaveintf": "psv_pmc_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream_psv_pmc_slave_boot_stream": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream",
"base": "0xF2100000",
"high": "0xF210FFFF",
"size": "65536",
"slaveintf": "psv_pmc_slave_boot_stream",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_npi_psv_pmc_ram_npi": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_npi",
"base": "0xF6000000",
"high": "0xF7FFFFFF",
"size": "33554432",
"slaveintf": "psv_pmc_ram_npi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rcpu_gic_psv_rcpu_gic": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rcpu_gic",
"base": "0xF9000000",
"high": "0xF9002FFF",
"size": "12288",
"slaveintf": "psv_rcpu_gic",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_acpu_gic_psv_acpu_gic": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_acpu_gic",
"base": "0xF9000000",
"high": "0xF906FFFF",
"size": "458752",
"slaveintf": "psv_acpu_gic",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0_psv_fpd_maincci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0",
"base": "0xFD000000",
"high": "0xFD0FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_maincci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0_psv_crf_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "psv_crf_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0_psv_fpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2_psv_fpd_afi_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0_psv_fpd_slave_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slave_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_apu_0_psv_apu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_apu_0",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "psv_apu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0_psv_fpd_cci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "psv_fpd_cci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0_psv_fpd_smmu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "psv_fpd_smmu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0_psv_fpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0",
"base": "0xFD610000",
"high": "0xFD61FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0_psv_fpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0",
"base": "0xFD690000",
"high": "0xFD69FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0_psv_fpd_gpv_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_gpv_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0_psv_fpd_smmutcu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "psv_fpd_smmutcu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0_psv_sbsauart_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "psv_sbsauart_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0_psv_lpd_iou_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0",
"base": "0xFF080000",
"high": "0xFF09FFFF",
"size": "131072",
"slaveintf": "psv_lpd_iou_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0_psv_lpd_iou_secure_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "psv_lpd_iou_secure_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0_psv_scntr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "psv_scntr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0_psv_scntrs_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "psv_scntrs_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm_psv_ipi_psm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "psv_ipi_psm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_psv_ipi_pmc": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf_psv_ipi_pmc_nobuf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf",
"base": "0xFF390000",
"high": "0xFF39FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc_nobuf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer_psv_ipi_buffer": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer",
"base": "0xFF3F0000",
"high": "0xFF3F0FFF",
"size": "4096",
"slaveintf": "psv_ipi_buffer",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0_psv_lpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0",
"base": "0xFF410000",
"high": "0xFF50FFFF",
"size": "1048576",
"slaveintf": "psv_lpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0_psv_lpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0",
"base": "0xFF510000",
"high": "0xFF54FFFF",
"size": "262144",
"slaveintf": "psv_lpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0_psv_crl_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0",
"base": "0xFF5E0000",
"high": "0xFF8DFFFF",
"size": "3145728",
"slaveintf": "psv_crl_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl_psv_ocm_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "psv_ocm_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0_psv_ocm_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "psv_ocm_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0_psv_lpd_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "psv_lpd_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rpu_0_psv_rpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_rpu_0",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "psv_rpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0_psv_lpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "psv_lpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0_psv_adma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "psv_adma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1_psv_adma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "psv_adma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2_psv_adma_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "psv_adma_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3_psv_adma_3": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "psv_adma_3",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4_psv_adma_4": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "psv_adma_4",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5_psv_adma_5": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "psv_adma_5",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6_psv_adma_6": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "psv_adma_6",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7_psv_adma_7": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "psv_adma_7",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg_psv_psm_global_reg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg",
"base": "0xFFC90000",
"high": "0xFFC9EFFF",
"size": "61440",
"slaveintf": "psv_psm_global_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"design_1_wrapper_0_s_axi": {"name": "design_1_wrapper_0",
"base": "0x400000000",
"high": "0x4FFFFFFFF",
"size": "4294967296",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_instruction_cache_psv_r5_0_instruction_cache_psv_r5_0_instruction_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_instruction_cache",
"base": "0xFFE40000",
"high": "0xFFE4FFFF",
"size": "65536",
"slaveintf": "psv_r5_0_instruction_cache",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_0_instruction_cache",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_instruction_cache_psv_r5_1_instruction_cache_psv_r5_1_instruction_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_instruction_cache",
"base": "0xFFEC0000",
"high": "0xFFECFFFF",
"size": "65536",
"slaveintf": "psv_r5_1_instruction_cache",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_instruction_cache",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_psv_r5_1_atcm_psv_r5_1_atcm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm",
"base": "0x0000",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "psv_r5_1_atcm",
"type": "MEMORY",
"flags": "7",
"segment": "psv_r5_1_atcm",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_0_psv_r5_tcm_ram_0_psv_r5_tcm_ram_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_0",
"base": "0x00000",
"high": "0x3FFFF",
"size": "262144",
"slaveintf": "psv_r5_tcm_ram_0",
"type": "MEMORY",
"flags": "7",
"segment": "psv_r5_tcm_ram_0",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_psv_r5_1_btcm_psv_r5_1_btcm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "psv_r5_1_btcm",
"type": "MEMORY",
"flags": "7",
"segment": "psv_r5_1_btcm",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_psv_pmc_ram_psv_pmc_ram": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram",
"base": "0xF2000000",
"high": "0xF201FFFF",
"size": "131072",
"slaveintf": "psv_pmc_ram",
"type": "MEMORY",
"flags": "7",
"segment": "psv_pmc_ram",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_data_cache_psv_r5_0_data_cache_psv_r5_0_data_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_0_data_cache",
"base": "0xFFE50000",
"high": "0xFFE5FFFF",
"size": "65536",
"slaveintf": "psv_r5_0_data_cache",
"type": "MEMORY",
"flags": "7",
"segment": "psv_r5_0_data_cache",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_data_cache_psv_r5_1_data_cache_psv_r5_1_data_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_data_cache",
"base": "0xFFED0000",
"high": "0xFFEDFFFF",
"size": "65536",
"slaveintf": "psv_r5_1_data_cache",
"type": "MEMORY",
"flags": "7",
"segment": "psv_r5_1_data_cache",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0_psv_ocm_ram_0_psv_ocm_ram_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "psv_ocm_ram_0",
"type": "MEMORY",
"flags": "7",
"segment": "psv_ocm_ram_0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.679
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1 C_DEBUG_ENABLED], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.684
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.685
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.700
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.701
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.706
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.707
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.712
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.732
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1 C_FREQ], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.737
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1 C_FREQ], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.738
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.742
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_cortexr5_1 C_CPU_CLK_FREQ_HZ], Result: [null, 599994019]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.743
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_pmc_0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.851
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_pmc_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594496,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594500,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594520,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594524,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594536,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594544,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594548,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594568,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594572,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594584,
},
},
"axi_gpio_gt_sigs_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463424,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463428,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463432,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463436,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463708,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463720,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463712,
},
},
"axi_gpio_gt_sigs_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528960,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528964,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528968,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528972,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529244,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529256,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529248,
},
},
"design_1_wrapper_0": {},
"packeter_top_rtl_0": {},
"versal_cips_0_pspmc_0_psv_adma_0": {},
"versal_cips_0_pspmc_0_psv_adma_1": {},
"versal_cips_0_pspmc_0_psv_adma_2": {},
"versal_cips_0_pspmc_0_psv_adma_3": {},
"versal_cips_0_pspmc_0_psv_adma_4": {},
"versal_cips_0_pspmc_0_psv_adma_5": {},
"versal_cips_0_pspmc_0_psv_adma_6": {},
"versal_cips_0_pspmc_0_psv_adma_7": {},
"versal_cips_0_pspmc_0_psv_coresight_0": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_dbg": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_etm": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_pmu": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_dbg": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_etm": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_pmu": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_ela": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_etf": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_fun": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_atm": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_fun": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_rom": {},
"versal_cips_0_pspmc_0_psv_coresight_fpd_atm": {},
"versal_cips_0_pspmc_0_psv_coresight_fpd_stm": {},
"versal_cips_0_pspmc_0_psv_coresight_lpd_atm": {},
"versal_cips_0_pspmc_0_psv_cpm": {},
"versal_cips_0_pspmc_0_psv_crf_0": {},
"versal_cips_0_pspmc_0_psv_crl_0": {},
"versal_cips_0_pspmc_0_psv_crp_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_2": {},
"versal_cips_0_pspmc_0_psv_fpd_cci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_gpv_0": {},
"versal_cips_0_pspmc_0_psv_fpd_maincci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmutcu_0": {},
"versal_cips_0_pspmc_0_psv_ipi_buffer": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf": {},
"versal_cips_0_pspmc_0_psv_ipi_psm": {},
"versal_cips_0_pspmc_0_psv_lpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_lpd_xppu_0": {},
"versal_cips_0_pspmc_0_psv_ocm_ctrl": {},
"versal_cips_0_pspmc_0_psv_ocm_ram_0": {},
"versal_cips_0_pspmc_0_psv_ocm_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_aes": {},
"versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl": {},
"versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0": {},
"versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0": {},
"versal_cips_0_pspmc_0_psv_pmc_dma_0": {},
"versal_cips_0_pspmc_0_psv_pmc_dma_1": {},
"versal_cips_0_pspmc_0_psv_pmc_efuse_cache": {},
"versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl": {},
"versal_cips_0_pspmc_0_psv_pmc_global_0": {},
"versal_cips_0_pspmc_0_psv_pmc_iomodule_0": {},
"versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0": {},
"versal_cips_0_pspmc_0_psv_pmc_ram": {},
"versal_cips_0_pspmc_0_psv_pmc_ram_data_cntlr": {},
"versal_cips_0_pspmc_0_psv_pmc_ram_instr_cntlr": {},
"versal_cips_0_pspmc_0_psv_pmc_ram_npi": {},
"versal_cips_0_pspmc_0_psv_pmc_rsa": {},
"versal_cips_0_pspmc_0_psv_pmc_rtc_0": {},
"versal_cips_0_pspmc_0_psv_pmc_sha": {},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot": {},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream": {},
"versal_cips_0_pspmc_0_psv_pmc_sysmon_0": {},
"versal_cips_0_pspmc_0_psv_pmc_tmr_inject_0": {},
"versal_cips_0_pspmc_0_psv_pmc_tmr_manager_0": {},
"versal_cips_0_pspmc_0_psv_pmc_trng": {},
"versal_cips_0_pspmc_0_psv_pmc_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_xppu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0": {},
"versal_cips_0_pspmc_0_psv_psm_global_reg": {},
"versal_cips_0_pspmc_0_psv_r5_1_atcm_global": {},
"versal_cips_0_pspmc_0_psv_r5_1_btcm_global": {},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_global": {},
"versal_cips_0_pspmc_0_psv_sbsauart_0": {},
"versal_cips_0_pspmc_0_psv_scntr_0": {},
"versal_cips_0_pspmc_0_psv_scntrs_0": {},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.856
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_pmc_0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.939
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_pmc_0], Result: [null, {"axi_gpio_gt_sigs_0_S_AXI": {"name": "axi_gpio_gt_sigs_0",
"base": "0xA4000000",
"high": "0xA400FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_gt_sigs_1_S_AXI": {"name": "axi_gpio_gt_sigs_1",
"base": "0xA4010000",
"high": "0xA401FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0xA4020000",
"high": "0xA402FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"packeter_top_rtl_0_s00_axi": {"name": "packeter_top_rtl_0",
"base": "0xA4030000",
"high": "0xA4030FFF",
"size": "4096",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_tmr_inject_0_psv_pmc_tmr_inject_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_tmr_inject_0",
"base": "0xF0083000",
"high": "0xF0083FFF",
"size": "4096",
"slaveintf": "psv_pmc_tmr_inject_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_iomodule_0_psv_pmc_iomodule_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_iomodule_0",
"base": "0xF0280000",
"high": "0xF0280FFF",
"size": "4096",
"slaveintf": "psv_pmc_iomodule_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_tmr_manager_0_psv_pmc_tmr_manager_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_tmr_manager_0",
"base": "0xF0283000",
"high": "0xF0283FFF",
"size": "4096",
"slaveintf": "psv_pmc_tmr_manager_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0_psv_pmc_ppu1_mdm_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0",
"base": "0xF0310000",
"high": "0xF0317FFF",
"size": "32768",
"slaveintf": "psv_pmc_ppu1_mdm_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_0_psv_coresight_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_0",
"base": "0xF0800000",
"high": "0xF080FFFF",
"size": "65536",
"slaveintf": "psv_coresight_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_lpd_atm_psv_coresight_lpd_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_lpd_atm",
"base": "0xF0980000",
"high": "0xF098FFFF",
"size": "65536",
"slaveintf": "psv_coresight_lpd_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_stm_psv_coresight_fpd_stm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_stm",
"base": "0xF0B70000",
"high": "0xF0B7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_fpd_stm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_atm_psv_coresight_fpd_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_atm",
"base": "0xF0B80000",
"high": "0xF0B8FFFF",
"size": "65536",
"slaveintf": "psv_coresight_fpd_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_fun_psv_coresight_apu_fun": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_fun",
"base": "0xF0C20000",
"high": "0xF0C2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_fun",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_etf_psv_coresight_apu_etf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_etf",
"base": "0xF0C30000",
"high": "0xF0C3FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_etf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_ela_psv_coresight_apu_ela": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_ela",
"base": "0xF0C60000",
"high": "0xF0C6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_ela",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_cti_psv_coresight_apu_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_cti",
"base": "0xF0CA0000",
"high": "0xF0CAFFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_dbg_psv_coresight_a720_dbg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_dbg",
"base": "0xF0D00000",
"high": "0xF0D0FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_dbg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_cti_psv_coresight_a720_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_cti",
"base": "0xF0D10000",
"high": "0xF0D1FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_pmu_psv_coresight_a720_pmu": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_pmu",
"base": "0xF0D20000",
"high": "0xF0D2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_pmu",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_etm_psv_coresight_a720_etm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_etm",
"base": "0xF0D30000",
"high": "0xF0D3FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_etm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_dbg_psv_coresight_a721_dbg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_dbg",
"base": "0xF0D40000",
"high": "0xF0D4FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_dbg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_cti_psv_coresight_a721_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_cti",
"base": "0xF0D50000",
"high": "0xF0D5FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_pmu_psv_coresight_a721_pmu": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_pmu",
"base": "0xF0D60000",
"high": "0xF0D6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_pmu",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_etm_psv_coresight_a721_etm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_etm",
"base": "0xF0D70000",
"high": "0xF0D7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_etm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_rom_psv_coresight_cpm_rom": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_rom",
"base": "0xF0F00000",
"high": "0xF0F0FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_rom",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_fun_psv_coresight_cpm_fun": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_fun",
"base": "0xF0F20000",
"high": "0xF0F2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_fun",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a_psv_coresight_cpm_ela2a": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a",
"base": "0xF0F40000",
"high": "0xF0F4FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2a",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b_psv_coresight_cpm_ela2b": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b",
"base": "0xF0F50000",
"high": "0xF0F5FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2b",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c_psv_coresight_cpm_ela2c": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c",
"base": "0xF0F60000",
"high": "0xF0F6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2c",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d_psv_coresight_cpm_ela2d": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d",
"base": "0xF0F70000",
"high": "0xF0F7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2d",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_atm_psv_coresight_cpm_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_atm",
"base": "0xF0F80000",
"high": "0xF0F8FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a_psv_coresight_cpm_cti2a": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a",
"base": "0xF0FA0000",
"high": "0xF0FAFFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_cti2a",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d_psv_coresight_cpm_cti2d": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d",
"base": "0xF0FD0000",
"high": "0xF0FDFFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_cti2d",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_global_0_psv_pmc_global_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_global_0",
"base": "0xF1110000",
"high": "0xF115FFFF",
"size": "327680",
"slaveintf": "psv_pmc_global_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_0_psv_pmc_dma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_0",
"base": "0xF11C0000",
"high": "0xF11CFFFF",
"size": "65536",
"slaveintf": "psv_pmc_dma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_1_psv_pmc_dma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_1",
"base": "0xF11D0000",
"high": "0xF11DFFFF",
"size": "65536",
"slaveintf": "psv_pmc_dma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_aes_psv_pmc_aes": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_aes",
"base": "0xF11E0000",
"high": "0xF11EFFFF",
"size": "65536",
"slaveintf": "psv_pmc_aes",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl_psv_pmc_bbram_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl",
"base": "0xF11F0000",
"high": "0xF11FFFFF",
"size": "65536",
"slaveintf": "psv_pmc_bbram_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rsa_psv_pmc_rsa": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rsa",
"base": "0xF1200000",
"high": "0xF120FFFF",
"size": "65536",
"slaveintf": "psv_pmc_rsa",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sha_psv_pmc_sha": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sha",
"base": "0xF1210000",
"high": "0xF121FFFF",
"size": "65536",
"slaveintf": "psv_pmc_sha",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_psv_pmc_slave_boot": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot",
"base": "0xF1220000",
"high": "0xF122FFFF",
"size": "65536",
"slaveintf": "psv_pmc_slave_boot",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_trng_psv_pmc_trng": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_trng",
"base": "0xF1230000",
"high": "0xF123FFFF",
"size": "65536",
"slaveintf": "psv_pmc_trng",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl_psv_pmc_efuse_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl",
"base": "0xF1240000",
"high": "0xF124FFFF",
"size": "65536",
"slaveintf": "psv_pmc_efuse_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_cache_psv_pmc_efuse_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_cache",
"base": "0xF1250000",
"high": "0xF125FFFF",
"size": "65536",
"slaveintf": "psv_pmc_efuse_cache",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crp_0_psv_crp_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crp_0",
"base": "0xF1260000",
"high": "0xF126FFFF",
"size": "65536",
"slaveintf": "psv_crp_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sysmon_0_psv_pmc_sysmon_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sysmon_0",
"base": "0xF1270000",
"high": "0xF129FFFF",
"size": "196608",
"slaveintf": "psv_pmc_sysmon_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rtc_0_psv_pmc_rtc_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rtc_0",
"base": "0xF12A0000",
"high": "0xF12AFFFF",
"size": "65536",
"slaveintf": "psv_pmc_rtc_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0_psv_pmc_cfu_apb_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0",
"base": "0xF12B0000",
"high": "0xF12BFFFF",
"size": "65536",
"slaveintf": "psv_pmc_cfu_apb_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0_psv_pmc_cfi_cframe_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0",
"base": "0xF12D0000",
"high": "0xF12D0FFF",
"size": "4096",
"slaveintf": "psv_pmc_cfi_cframe_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xmpu_0_psv_pmc_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xmpu_0",
"base": "0xF12F0000",
"high": "0xF12FFFFF",
"size": "65536",
"slaveintf": "psv_pmc_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0_psv_pmc_xppu_npi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0",
"base": "0xF1300000",
"high": "0xF130FFFF",
"size": "65536",
"slaveintf": "psv_pmc_xppu_npi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_0_psv_pmc_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_0",
"base": "0xF1310000",
"high": "0xF131FFFF",
"size": "65536",
"slaveintf": "psv_pmc_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream_psv_pmc_slave_boot_stream": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream",
"base": "0xF2100000",
"high": "0xF210FFFF",
"size": "65536",
"slaveintf": "psv_pmc_slave_boot_stream",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_npi_psv_pmc_ram_npi": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_npi",
"base": "0xF6000000",
"high": "0xF7FFFFFF",
"size": "33554432",
"slaveintf": "psv_pmc_ram_npi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cpm_psv_cpm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_cpm",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "psv_cpm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0_psv_fpd_maincci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0",
"base": "0xFD000000",
"high": "0xFD0FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_maincci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0_psv_crf_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "psv_crf_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0_psv_fpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2_psv_fpd_afi_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0_psv_fpd_slave_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slave_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0_psv_fpd_cci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "psv_fpd_cci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0_psv_fpd_smmu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "psv_fpd_smmu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0_psv_fpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0",
"base": "0xFD610000",
"high": "0xFD61FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0_psv_fpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0",
"base": "0xFD690000",
"high": "0xFD69FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0_psv_fpd_gpv_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_gpv_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0_psv_fpd_smmutcu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "psv_fpd_smmutcu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0_psv_sbsauart_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "psv_sbsauart_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0_psv_lpd_iou_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0",
"base": "0xFF080000",
"high": "0xFF09FFFF",
"size": "131072",
"slaveintf": "psv_lpd_iou_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0_psv_lpd_iou_secure_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "psv_lpd_iou_secure_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0_psv_scntr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "psv_scntr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0_psv_scntrs_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "psv_scntrs_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm_psv_ipi_psm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "psv_ipi_psm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_psv_ipi_pmc": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf_psv_ipi_pmc_nobuf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf",
"base": "0xFF390000",
"high": "0xFF39FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc_nobuf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer_psv_ipi_buffer": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer",
"base": "0xFF3F0000",
"high": "0xFF3F0FFF",
"size": "4096",
"slaveintf": "psv_ipi_buffer",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0_psv_lpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0",
"base": "0xFF410000",
"high": "0xFF50FFFF",
"size": "1048576",
"slaveintf": "psv_lpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0_psv_lpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0",
"base": "0xFF510000",
"high": "0xFF54FFFF",
"size": "262144",
"slaveintf": "psv_lpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0_psv_crl_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0",
"base": "0xFF5E0000",
"high": "0xFF8DFFFF",
"size": "3145728",
"slaveintf": "psv_crl_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl_psv_ocm_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "psv_ocm_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0_psv_ocm_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "psv_ocm_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0_psv_lpd_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "psv_lpd_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0_psv_lpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "psv_lpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0_psv_adma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "psv_adma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1_psv_adma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "psv_adma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2_psv_adma_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "psv_adma_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3_psv_adma_3": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "psv_adma_3",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4_psv_adma_4": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "psv_adma_4",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5_psv_adma_5": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "psv_adma_5",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6_psv_adma_6": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "psv_adma_6",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7_psv_adma_7": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "psv_adma_7",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg_psv_psm_global_reg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg",
"base": "0xFFC90000",
"high": "0xFFC9EFFF",
"size": "61440",
"slaveintf": "psv_psm_global_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"design_1_wrapper_0_s_axi": {"name": "design_1_wrapper_0",
"base": "0x400000000",
"high": "0x4FFFFFFFF",
"size": "4294967296",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global_psv_r5_tcm_ram_global_psv_r5_tcm_ram_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global",
"base": "0xFFE00000",
"high": "0xFFE3FFFF",
"size": "262144",
"slaveintf": "psv_r5_tcm_ram_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_tcm_ram_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global_psv_r5_1_atcm_global_psv_r5_1_atcm_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global",
"base": "0xFFE90000",
"high": "0xFFE9FFFF",
"size": "65536",
"slaveintf": "psv_r5_1_atcm_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_atcm_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global_psv_r5_1_btcm_global_psv_r5_1_btcm_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global",
"base": "0xFFEB0000",
"high": "0xFFEBFFFF",
"size": "65536",
"slaveintf": "psv_r5_1_btcm_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_btcm_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_instr_cntlr_psv_pmc_ram_instr_cntlr_psv_pmc_ram_instr_cntlr": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_instr_cntlr",
"base": "0xF0200000",
"high": "0xF023FFFF",
"size": "262144",
"slaveintf": "psv_pmc_ram_instr_cntlr",
"type": "MEMORY",
"flags": "7",
"segment": "psv_pmc_ram_instr_cntlr",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_data_cntlr_psv_pmc_ram_data_cntlr_psv_pmc_ram_data_cntlr": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_data_cntlr",
"base": "0xF0240000",
"high": "0xF025FFFF",
"size": "131072",
"slaveintf": "psv_pmc_ram_data_cntlr",
"type": "MEMORY",
"flags": "7",
"segment": "psv_pmc_ram_data_cntlr",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_psv_pmc_ram_psv_pmc_ram": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram",
"base": "0xF2000000",
"high": "0xF201FFFF",
"size": "131072",
"slaveintf": "psv_pmc_ram",
"type": "MEMORY",
"flags": "7",
"segment": "psv_pmc_ram",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0_psv_ocm_ram_0_psv_ocm_ram_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "psv_ocm_ram_0",
"type": "MEMORY",
"flags": "7",
"segment": "psv_ocm_ram_0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:33.946
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_psm_0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.042
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_psm_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594496,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594500,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594520,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594524,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594536,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594544,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594548,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594568,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594572,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594584,
},
},
"axi_gpio_gt_sigs_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463424,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463428,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463432,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463436,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463708,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463720,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463712,
},
},
"axi_gpio_gt_sigs_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528960,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528964,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528968,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528972,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529244,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529256,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529248,
},
},
"design_1_wrapper_0": {},
"packeter_top_rtl_0": {},
"versal_cips_0_pspmc_0_psv_adma_0": {},
"versal_cips_0_pspmc_0_psv_adma_1": {},
"versal_cips_0_pspmc_0_psv_adma_2": {},
"versal_cips_0_pspmc_0_psv_adma_3": {},
"versal_cips_0_pspmc_0_psv_adma_4": {},
"versal_cips_0_pspmc_0_psv_adma_5": {},
"versal_cips_0_pspmc_0_psv_adma_6": {},
"versal_cips_0_pspmc_0_psv_adma_7": {},
"versal_cips_0_pspmc_0_psv_coresight_0": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_dbg": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_etm": {},
"versal_cips_0_pspmc_0_psv_coresight_a720_pmu": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_dbg": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_etm": {},
"versal_cips_0_pspmc_0_psv_coresight_a721_pmu": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_cti": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_ela": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_etf": {},
"versal_cips_0_pspmc_0_psv_coresight_apu_fun": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_atm": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_fun": {},
"versal_cips_0_pspmc_0_psv_coresight_cpm_rom": {},
"versal_cips_0_pspmc_0_psv_coresight_fpd_atm": {},
"versal_cips_0_pspmc_0_psv_coresight_fpd_stm": {},
"versal_cips_0_pspmc_0_psv_coresight_lpd_atm": {},
"versal_cips_0_pspmc_0_psv_crf_0": {},
"versal_cips_0_pspmc_0_psv_crl_0": {},
"versal_cips_0_pspmc_0_psv_crp_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_2": {},
"versal_cips_0_pspmc_0_psv_fpd_cci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_gpv_0": {},
"versal_cips_0_pspmc_0_psv_fpd_maincci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmutcu_0": {},
"versal_cips_0_pspmc_0_psv_ipi_buffer": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf": {},
"versal_cips_0_pspmc_0_psv_ipi_psm": {},
"versal_cips_0_pspmc_0_psv_lpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_lpd_xppu_0": {},
"versal_cips_0_pspmc_0_psv_ocm_ctrl": {},
"versal_cips_0_pspmc_0_psv_ocm_ram_0": {},
"versal_cips_0_pspmc_0_psv_ocm_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_aes": {},
"versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl": {},
"versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0": {},
"versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0": {},
"versal_cips_0_pspmc_0_psv_pmc_dma_0": {},
"versal_cips_0_pspmc_0_psv_pmc_dma_1": {},
"versal_cips_0_pspmc_0_psv_pmc_efuse_cache": {},
"versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl": {},
"versal_cips_0_pspmc_0_psv_pmc_global_0": {},
"versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0": {},
"versal_cips_0_pspmc_0_psv_pmc_ram": {},
"versal_cips_0_pspmc_0_psv_pmc_ram_npi": {},
"versal_cips_0_pspmc_0_psv_pmc_rsa": {},
"versal_cips_0_pspmc_0_psv_pmc_rtc_0": {},
"versal_cips_0_pspmc_0_psv_pmc_sha": {},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot": {},
"versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream": {},
"versal_cips_0_pspmc_0_psv_pmc_sysmon_0": {},
"versal_cips_0_pspmc_0_psv_pmc_trng": {},
"versal_cips_0_pspmc_0_psv_pmc_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_xppu_0": {},
"versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0": {},
"versal_cips_0_pspmc_0_psv_psm_global_reg": {},
"versal_cips_0_pspmc_0_psv_psm_iomodule_0": {},
"versal_cips_0_pspmc_0_psv_psm_ram_data_cntlr": {},
"versal_cips_0_pspmc_0_psv_psm_ram_instr_cntlr": {},
"versal_cips_0_pspmc_0_psv_psm_tmr_inject_0": {},
"versal_cips_0_pspmc_0_psv_psm_tmr_manager_0": {},
"versal_cips_0_pspmc_0_psv_r5_1_atcm_global": {},
"versal_cips_0_pspmc_0_psv_r5_1_btcm_global": {},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_global": {},
"versal_cips_0_pspmc_0_psv_sbsauart_0": {},
"versal_cips_0_pspmc_0_psv_scntr_0": {},
"versal_cips_0_pspmc_0_psv_scntrs_0": {},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.051
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_psm_0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.115
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_psv_psm_0], Result: [null, {"axi_gpio_gt_sigs_0_S_AXI": {"name": "axi_gpio_gt_sigs_0",
"base": "0xA4000000",
"high": "0xA400FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_gt_sigs_1_S_AXI": {"name": "axi_gpio_gt_sigs_1",
"base": "0xA4010000",
"high": "0xA401FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0xA4020000",
"high": "0xA402FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"packeter_top_rtl_0_s00_axi": {"name": "packeter_top_rtl_0",
"base": "0xA4030000",
"high": "0xA4030FFF",
"size": "4096",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0_psv_pmc_ppu1_mdm_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ppu1_mdm_0",
"base": "0xF0310000",
"high": "0xF0317FFF",
"size": "32768",
"slaveintf": "psv_pmc_ppu1_mdm_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_0_psv_coresight_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_0",
"base": "0xF0800000",
"high": "0xF080FFFF",
"size": "65536",
"slaveintf": "psv_coresight_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_lpd_atm_psv_coresight_lpd_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_lpd_atm",
"base": "0xF0980000",
"high": "0xF098FFFF",
"size": "65536",
"slaveintf": "psv_coresight_lpd_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_stm_psv_coresight_fpd_stm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_stm",
"base": "0xF0B70000",
"high": "0xF0B7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_fpd_stm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_atm_psv_coresight_fpd_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_fpd_atm",
"base": "0xF0B80000",
"high": "0xF0B8FFFF",
"size": "65536",
"slaveintf": "psv_coresight_fpd_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_fun_psv_coresight_apu_fun": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_fun",
"base": "0xF0C20000",
"high": "0xF0C2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_fun",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_etf_psv_coresight_apu_etf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_etf",
"base": "0xF0C30000",
"high": "0xF0C3FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_etf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_ela_psv_coresight_apu_ela": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_ela",
"base": "0xF0C60000",
"high": "0xF0C6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_ela",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_cti_psv_coresight_apu_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_apu_cti",
"base": "0xF0CA0000",
"high": "0xF0CAFFFF",
"size": "65536",
"slaveintf": "psv_coresight_apu_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_dbg_psv_coresight_a720_dbg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_dbg",
"base": "0xF0D00000",
"high": "0xF0D0FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_dbg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_cti_psv_coresight_a720_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_cti",
"base": "0xF0D10000",
"high": "0xF0D1FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_pmu_psv_coresight_a720_pmu": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_pmu",
"base": "0xF0D20000",
"high": "0xF0D2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_pmu",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_etm_psv_coresight_a720_etm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a720_etm",
"base": "0xF0D30000",
"high": "0xF0D3FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a720_etm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_dbg_psv_coresight_a721_dbg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_dbg",
"base": "0xF0D40000",
"high": "0xF0D4FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_dbg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_cti_psv_coresight_a721_cti": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_cti",
"base": "0xF0D50000",
"high": "0xF0D5FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_cti",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_pmu_psv_coresight_a721_pmu": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_pmu",
"base": "0xF0D60000",
"high": "0xF0D6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_pmu",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_etm_psv_coresight_a721_etm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_a721_etm",
"base": "0xF0D70000",
"high": "0xF0D7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_a721_etm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_rom_psv_coresight_cpm_rom": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_rom",
"base": "0xF0F00000",
"high": "0xF0F0FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_rom",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_fun_psv_coresight_cpm_fun": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_fun",
"base": "0xF0F20000",
"high": "0xF0F2FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_fun",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a_psv_coresight_cpm_ela2a": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2a",
"base": "0xF0F40000",
"high": "0xF0F4FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2a",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b_psv_coresight_cpm_ela2b": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2b",
"base": "0xF0F50000",
"high": "0xF0F5FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2b",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c_psv_coresight_cpm_ela2c": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2c",
"base": "0xF0F60000",
"high": "0xF0F6FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2c",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d_psv_coresight_cpm_ela2d": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_ela2d",
"base": "0xF0F70000",
"high": "0xF0F7FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_ela2d",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_atm_psv_coresight_cpm_atm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_atm",
"base": "0xF0F80000",
"high": "0xF0F8FFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_atm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a_psv_coresight_cpm_cti2a": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2a",
"base": "0xF0FA0000",
"high": "0xF0FAFFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_cti2a",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d_psv_coresight_cpm_cti2d": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_coresight_cpm_cti2d",
"base": "0xF0FD0000",
"high": "0xF0FDFFFF",
"size": "65536",
"slaveintf": "psv_coresight_cpm_cti2d",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_global_0_psv_pmc_global_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_global_0",
"base": "0xF1110000",
"high": "0xF115FFFF",
"size": "327680",
"slaveintf": "psv_pmc_global_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_0_psv_pmc_dma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_0",
"base": "0xF11C0000",
"high": "0xF11CFFFF",
"size": "65536",
"slaveintf": "psv_pmc_dma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_1_psv_pmc_dma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_dma_1",
"base": "0xF11D0000",
"high": "0xF11DFFFF",
"size": "65536",
"slaveintf": "psv_pmc_dma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_aes_psv_pmc_aes": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_aes",
"base": "0xF11E0000",
"high": "0xF11EFFFF",
"size": "65536",
"slaveintf": "psv_pmc_aes",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl_psv_pmc_bbram_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_bbram_ctrl",
"base": "0xF11F0000",
"high": "0xF11FFFFF",
"size": "65536",
"slaveintf": "psv_pmc_bbram_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rsa_psv_pmc_rsa": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rsa",
"base": "0xF1200000",
"high": "0xF120FFFF",
"size": "65536",
"slaveintf": "psv_pmc_rsa",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sha_psv_pmc_sha": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sha",
"base": "0xF1210000",
"high": "0xF121FFFF",
"size": "65536",
"slaveintf": "psv_pmc_sha",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_psv_pmc_slave_boot": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot",
"base": "0xF1220000",
"high": "0xF122FFFF",
"size": "65536",
"slaveintf": "psv_pmc_slave_boot",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_trng_psv_pmc_trng": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_trng",
"base": "0xF1230000",
"high": "0xF123FFFF",
"size": "65536",
"slaveintf": "psv_pmc_trng",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl_psv_pmc_efuse_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_ctrl",
"base": "0xF1240000",
"high": "0xF124FFFF",
"size": "65536",
"slaveintf": "psv_pmc_efuse_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_cache_psv_pmc_efuse_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_efuse_cache",
"base": "0xF1250000",
"high": "0xF125FFFF",
"size": "65536",
"slaveintf": "psv_pmc_efuse_cache",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crp_0_psv_crp_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crp_0",
"base": "0xF1260000",
"high": "0xF126FFFF",
"size": "65536",
"slaveintf": "psv_crp_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sysmon_0_psv_pmc_sysmon_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_sysmon_0",
"base": "0xF1270000",
"high": "0xF129FFFF",
"size": "196608",
"slaveintf": "psv_pmc_sysmon_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rtc_0_psv_pmc_rtc_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_rtc_0",
"base": "0xF12A0000",
"high": "0xF12AFFFF",
"size": "65536",
"slaveintf": "psv_pmc_rtc_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0_psv_pmc_cfu_apb_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfu_apb_0",
"base": "0xF12B0000",
"high": "0xF12BFFFF",
"size": "65536",
"slaveintf": "psv_pmc_cfu_apb_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0_psv_pmc_cfi_cframe_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_cfi_cframe_0",
"base": "0xF12D0000",
"high": "0xF12D0FFF",
"size": "4096",
"slaveintf": "psv_pmc_cfi_cframe_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xmpu_0_psv_pmc_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xmpu_0",
"base": "0xF12F0000",
"high": "0xF12FFFFF",
"size": "65536",
"slaveintf": "psv_pmc_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0_psv_pmc_xppu_npi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_npi_0",
"base": "0xF1300000",
"high": "0xF130FFFF",
"size": "65536",
"slaveintf": "psv_pmc_xppu_npi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_0_psv_pmc_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_xppu_0",
"base": "0xF1310000",
"high": "0xF131FFFF",
"size": "65536",
"slaveintf": "psv_pmc_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream_psv_pmc_slave_boot_stream": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_slave_boot_stream",
"base": "0xF2100000",
"high": "0xF210FFFF",
"size": "65536",
"slaveintf": "psv_pmc_slave_boot_stream",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_npi_psv_pmc_ram_npi": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_npi",
"base": "0xF6000000",
"high": "0xF7FFFFFF",
"size": "33554432",
"slaveintf": "psv_pmc_ram_npi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0_psv_fpd_maincci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0",
"base": "0xFD000000",
"high": "0xFD0FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_maincci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0_psv_crf_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "psv_crf_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0_psv_fpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2_psv_fpd_afi_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0_psv_fpd_slave_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slave_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0_psv_fpd_cci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "psv_fpd_cci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0_psv_fpd_smmu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "psv_fpd_smmu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0_psv_fpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0",
"base": "0xFD610000",
"high": "0xFD61FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0_psv_fpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0",
"base": "0xFD690000",
"high": "0xFD69FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0_psv_fpd_gpv_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_gpv_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0_psv_fpd_smmutcu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "psv_fpd_smmutcu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0_psv_sbsauart_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "psv_sbsauart_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0_psv_lpd_iou_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0",
"base": "0xFF080000",
"high": "0xFF09FFFF",
"size": "131072",
"slaveintf": "psv_lpd_iou_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0_psv_lpd_iou_secure_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "psv_lpd_iou_secure_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0_psv_scntr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "psv_scntr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0_psv_scntrs_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "psv_scntrs_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm_psv_ipi_psm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "psv_ipi_psm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_psv_ipi_pmc": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf_psv_ipi_pmc_nobuf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf",
"base": "0xFF390000",
"high": "0xFF39FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc_nobuf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer_psv_ipi_buffer": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer",
"base": "0xFF3F0000",
"high": "0xFF3F0FFF",
"size": "4096",
"slaveintf": "psv_ipi_buffer",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0_psv_lpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0",
"base": "0xFF410000",
"high": "0xFF50FFFF",
"size": "1048576",
"slaveintf": "psv_lpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0_psv_lpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0",
"base": "0xFF510000",
"high": "0xFF54FFFF",
"size": "262144",
"slaveintf": "psv_lpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0_psv_crl_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0",
"base": "0xFF5E0000",
"high": "0xFF8DFFFF",
"size": "3145728",
"slaveintf": "psv_crl_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl_psv_ocm_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "psv_ocm_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0_psv_ocm_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "psv_ocm_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0_psv_lpd_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "psv_lpd_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0_psv_lpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "psv_lpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0_psv_adma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "psv_adma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1_psv_adma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "psv_adma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2_psv_adma_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "psv_adma_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3_psv_adma_3": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "psv_adma_3",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4_psv_adma_4": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "psv_adma_4",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5_psv_adma_5": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "psv_adma_5",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6_psv_adma_6": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "psv_adma_6",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7_psv_adma_7": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "psv_adma_7",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_iomodule_0_psv_psm_iomodule_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_iomodule_0",
"base": "0xFFC80000",
"high": "0xFFC87FFF",
"size": "32768",
"slaveintf": "psv_psm_iomodule_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg_psv_psm_global_reg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg",
"base": "0xFFC90000",
"high": "0xFFC9EFFF",
"size": "61440",
"slaveintf": "psv_psm_global_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_tmr_manager_0_psv_psm_tmr_manager_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_tmr_manager_0",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "psv_psm_tmr_manager_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_tmr_inject_0_psv_psm_tmr_inject_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_tmr_inject_0",
"base": "0xFFCD0000",
"high": "0xFFCDFFFF",
"size": "65536",
"slaveintf": "psv_psm_tmr_inject_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"design_1_wrapper_0_s_axi": {"name": "design_1_wrapper_0",
"base": "0x400000000",
"high": "0x4FFFFFFFF",
"size": "4294967296",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global_psv_r5_tcm_ram_global_psv_r5_tcm_ram_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global",
"base": "0xFFE00000",
"high": "0xFFE3FFFF",
"size": "262144",
"slaveintf": "psv_r5_tcm_ram_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_tcm_ram_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global_psv_r5_1_atcm_global_psv_r5_1_atcm_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global",
"base": "0xFFE90000",
"high": "0xFFE9FFFF",
"size": "65536",
"slaveintf": "psv_r5_1_atcm_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_atcm_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global_psv_r5_1_btcm_global_psv_r5_1_btcm_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global",
"base": "0xFFEB0000",
"high": "0xFFEBFFFF",
"size": "65536",
"slaveintf": "psv_r5_1_btcm_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_btcm_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram_psv_pmc_ram_psv_pmc_ram": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_pmc_ram",
"base": "0xF2000000",
"high": "0xF201FFFF",
"size": "131072",
"slaveintf": "psv_pmc_ram",
"type": "MEMORY",
"flags": "7",
"segment": "psv_pmc_ram",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_ram_instr_cntlr_psv_psm_ram_instr_cntlr_psv_psm_ram_instr_cntlr": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_ram_instr_cntlr",
"base": "0xFFC00000",
"high": "0xFFC1FFFF",
"size": "131072",
"slaveintf": "psv_psm_ram_instr_cntlr",
"type": "MEMORY",
"flags": "7",
"segment": "psv_psm_ram_instr_cntlr",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_ram_data_cntlr_psv_psm_ram_data_cntlr_psv_psm_ram_data_cntlr": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_ram_data_cntlr",
"base": "0xFFC20000",
"high": "0xFFC3FFFF",
"size": "131072",
"slaveintf": "psv_psm_ram_data_cntlr",
"type": "MEMORY",
"flags": "7",
"segment": "psv_psm_ram_data_cntlr",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0_psv_ocm_ram_0_psv_ocm_ram_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "psv_ocm_ram_0",
"type": "MEMORY",
"flags": "7",
"segment": "psv_ocm_ram_0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.119
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.190
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594496,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594500,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594520,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594524,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594536,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594544,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594548,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594568,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594572,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594584,
},
},
"axi_gpio_gt_sigs_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463424,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463428,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463432,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463436,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463708,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463720,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463712,
},
},
"axi_gpio_gt_sigs_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528960,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528964,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528968,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528972,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529244,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529256,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529248,
},
},
"design_1_wrapper_0": {},
"packeter_top_rtl_0": {},
"versal_cips_0_pspmc_0_psv_adma_0": {},
"versal_cips_0_pspmc_0_psv_adma_1": {},
"versal_cips_0_pspmc_0_psv_adma_2": {},
"versal_cips_0_pspmc_0_psv_adma_3": {},
"versal_cips_0_pspmc_0_psv_adma_4": {},
"versal_cips_0_pspmc_0_psv_adma_5": {},
"versal_cips_0_pspmc_0_psv_adma_6": {},
"versal_cips_0_pspmc_0_psv_adma_7": {},
"versal_cips_0_pspmc_0_psv_crf_0": {},
"versal_cips_0_pspmc_0_psv_crl_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_2": {},
"versal_cips_0_pspmc_0_psv_fpd_cci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_gpv_0": {},
"versal_cips_0_pspmc_0_psv_fpd_maincci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmutcu_0": {},
"versal_cips_0_pspmc_0_psv_ipi_buffer": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf": {},
"versal_cips_0_pspmc_0_psv_ipi_psm": {},
"versal_cips_0_pspmc_0_psv_lpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_lpd_xppu_0": {},
"versal_cips_0_pspmc_0_psv_ocm_ctrl": {},
"versal_cips_0_pspmc_0_psv_ocm_ram_0": {},
"versal_cips_0_pspmc_0_psv_ocm_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_psm_global_reg": {},
"versal_cips_0_pspmc_0_psv_r5_1_atcm_global": {},
"versal_cips_0_pspmc_0_psv_r5_1_btcm_global": {},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_global": {},
"versal_cips_0_pspmc_0_psv_sbsauart_0": {},
"versal_cips_0_pspmc_0_psv_scntr_0": {},
"versal_cips_0_pspmc_0_psv_scntrs_0": {},
"versal_cips_0_pspmc_0_slv1_psv_coresight_0": {},
"versal_cips_0_pspmc_0_slv1_psv_crp_0": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_aes": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_bbram_ctrl": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_cfi_cframe_0": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_cfu_apb_0": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_dma_0": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_dma_1": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_cache": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_ctrl": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_global_0": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_iomodule_0": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ppu1_mdm_0": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram_data_cntlr": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram_instr_cntlr": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_ram_npi": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_rsa": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_rtc_0": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_sha": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot_stream": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_sysmon_0": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_inject_0": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_manager_0": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_trng": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_xmpu_0": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_0": {},
"versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_npi_0": {},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.195
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.240
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0], Result: [null, {"axi_gpio_gt_sigs_0_S_AXI": {"name": "axi_gpio_gt_sigs_0",
"base": "0xA4000000",
"high": "0xA400FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_gt_sigs_1_S_AXI": {"name": "axi_gpio_gt_sigs_1",
"base": "0xA4010000",
"high": "0xA401FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0xA4020000",
"high": "0xA402FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"packeter_top_rtl_0_s00_axi": {"name": "packeter_top_rtl_0",
"base": "0xA4030000",
"high": "0xA4030FFF",
"size": "4096",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_inject_0_slv1_psv_pmc_tmr_inject_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_inject_0",
"base": "0xF0083000",
"high": "0xF0083FFF",
"size": "4096",
"slaveintf": "slv1_psv_pmc_tmr_inject_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_iomodule_0_slv1_psv_pmc_iomodule_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_iomodule_0",
"base": "0xF0280000",
"high": "0xF0280FFF",
"size": "4096",
"slaveintf": "slv1_psv_pmc_iomodule_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_manager_0_slv1_psv_pmc_tmr_manager_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_tmr_manager_0",
"base": "0xF0283000",
"high": "0xF0283FFF",
"size": "4096",
"slaveintf": "slv1_psv_pmc_tmr_manager_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ppu1_mdm_0_slv1_psv_pmc_ppu1_mdm_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ppu1_mdm_0",
"base": "0xF0310000",
"high": "0xF0317FFF",
"size": "32768",
"slaveintf": "slv1_psv_pmc_ppu1_mdm_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_coresight_0_slv1_psv_coresight_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_coresight_0",
"base": "0xF0800000",
"high": "0xF080FFFF",
"size": "65536",
"slaveintf": "slv1_psv_coresight_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_global_0_slv1_psv_pmc_global_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_global_0",
"base": "0xF1110000",
"high": "0xF115FFFF",
"size": "327680",
"slaveintf": "slv1_psv_pmc_global_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_dma_0_slv1_psv_pmc_dma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_dma_0",
"base": "0xF11C0000",
"high": "0xF11CFFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_dma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_dma_1_slv1_psv_pmc_dma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_dma_1",
"base": "0xF11D0000",
"high": "0xF11DFFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_dma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_aes_slv1_psv_pmc_aes": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_aes",
"base": "0xF11E0000",
"high": "0xF11EFFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_aes",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_bbram_ctrl_slv1_psv_pmc_bbram_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_bbram_ctrl",
"base": "0xF11F0000",
"high": "0xF11FFFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_bbram_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_rsa_slv1_psv_pmc_rsa": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_rsa",
"base": "0xF1200000",
"high": "0xF120FFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_rsa",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_sha_slv1_psv_pmc_sha": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_sha",
"base": "0xF1210000",
"high": "0xF121FFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_sha",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot_slv1_psv_pmc_slave_boot": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot",
"base": "0xF1220000",
"high": "0xF122FFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_slave_boot",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_trng_slv1_psv_pmc_trng": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_trng",
"base": "0xF1230000",
"high": "0xF123FFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_trng",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_ctrl_slv1_psv_pmc_efuse_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_ctrl",
"base": "0xF1240000",
"high": "0xF124FFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_efuse_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_cache_slv1_psv_pmc_efuse_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_efuse_cache",
"base": "0xF1250000",
"high": "0xF125FFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_efuse_cache",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_crp_0_slv1_psv_crp_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_crp_0",
"base": "0xF1260000",
"high": "0xF126FFFF",
"size": "65536",
"slaveintf": "slv1_psv_crp_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_sysmon_0_slv1_psv_pmc_sysmon_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_sysmon_0",
"base": "0xF1270000",
"high": "0xF129FFFF",
"size": "196608",
"slaveintf": "slv1_psv_pmc_sysmon_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_rtc_0_slv1_psv_pmc_rtc_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_rtc_0",
"base": "0xF12A0000",
"high": "0xF12AFFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_rtc_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_cfu_apb_0_slv1_psv_pmc_cfu_apb_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_cfu_apb_0",
"base": "0xF12B0000",
"high": "0xF12BFFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_cfu_apb_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_cfi_cframe_0_slv1_psv_pmc_cfi_cframe_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_cfi_cframe_0",
"base": "0xF12D0000",
"high": "0xF12D0FFF",
"size": "4096",
"slaveintf": "slv1_psv_pmc_cfi_cframe_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_xmpu_0_slv1_psv_pmc_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_xmpu_0",
"base": "0xF12F0000",
"high": "0xF12FFFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_npi_0_slv1_psv_pmc_xppu_npi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_npi_0",
"base": "0xF1300000",
"high": "0xF130FFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_xppu_npi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_0_slv1_psv_pmc_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_xppu_0",
"base": "0xF1310000",
"high": "0xF131FFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot_stream_slv1_psv_pmc_slave_boot_stream": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_slave_boot_stream",
"base": "0xF2100000",
"high": "0xF210FFFF",
"size": "65536",
"slaveintf": "slv1_psv_pmc_slave_boot_stream",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram_npi_slv1_psv_pmc_ram_npi": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram_npi",
"base": "0xF6000000",
"high": "0xF7FFFFFF",
"size": "33554432",
"slaveintf": "slv1_psv_pmc_ram_npi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0_psv_fpd_maincci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0",
"base": "0xFD000000",
"high": "0xFD0FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_maincci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0_psv_crf_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "psv_crf_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0_psv_fpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2_psv_fpd_afi_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0_psv_fpd_slave_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slave_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0_psv_fpd_cci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "psv_fpd_cci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0_psv_fpd_smmu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "psv_fpd_smmu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0_psv_fpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0",
"base": "0xFD610000",
"high": "0xFD61FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0_psv_fpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0",
"base": "0xFD690000",
"high": "0xFD69FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0_psv_fpd_gpv_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_gpv_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0_psv_fpd_smmutcu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "psv_fpd_smmutcu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0_psv_sbsauart_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "psv_sbsauart_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0_psv_lpd_iou_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0",
"base": "0xFF080000",
"high": "0xFF09FFFF",
"size": "131072",
"slaveintf": "psv_lpd_iou_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0_psv_lpd_iou_secure_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "psv_lpd_iou_secure_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0_psv_scntr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "psv_scntr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0_psv_scntrs_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "psv_scntrs_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm_psv_ipi_psm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "psv_ipi_psm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_psv_ipi_pmc": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf_psv_ipi_pmc_nobuf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf",
"base": "0xFF390000",
"high": "0xFF39FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc_nobuf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer_psv_ipi_buffer": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer",
"base": "0xFF3F0000",
"high": "0xFF3F0FFF",
"size": "4096",
"slaveintf": "psv_ipi_buffer",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0_psv_lpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0",
"base": "0xFF410000",
"high": "0xFF50FFFF",
"size": "1048576",
"slaveintf": "psv_lpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0_psv_lpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0",
"base": "0xFF510000",
"high": "0xFF54FFFF",
"size": "262144",
"slaveintf": "psv_lpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0_psv_crl_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0",
"base": "0xFF5E0000",
"high": "0xFF8DFFFF",
"size": "3145728",
"slaveintf": "psv_crl_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl_psv_ocm_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "psv_ocm_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0_psv_ocm_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "psv_ocm_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0_psv_lpd_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "psv_lpd_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0_psv_lpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "psv_lpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0_psv_adma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "psv_adma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1_psv_adma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "psv_adma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2_psv_adma_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "psv_adma_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3_psv_adma_3": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "psv_adma_3",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4_psv_adma_4": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "psv_adma_4",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5_psv_adma_5": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "psv_adma_5",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6_psv_adma_6": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "psv_adma_6",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7_psv_adma_7": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "psv_adma_7",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg_psv_psm_global_reg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg",
"base": "0xFFC90000",
"high": "0xFFC9EFFF",
"size": "61440",
"slaveintf": "psv_psm_global_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"design_1_wrapper_0_s_axi": {"name": "design_1_wrapper_0",
"base": "0x400000000",
"high": "0x4FFFFFFFF",
"size": "4294967296",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global_psv_r5_tcm_ram_global_psv_r5_tcm_ram_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global",
"base": "0xFFE00000",
"high": "0xFFE3FFFF",
"size": "262144",
"slaveintf": "psv_r5_tcm_ram_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_tcm_ram_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global_psv_r5_1_atcm_global_psv_r5_1_atcm_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global",
"base": "0xFFE90000",
"high": "0xFFE9FFFF",
"size": "65536",
"slaveintf": "psv_r5_1_atcm_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_atcm_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global_psv_r5_1_btcm_global_psv_r5_1_btcm_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global",
"base": "0xFFEB0000",
"high": "0xFFEBFFFF",
"size": "65536",
"slaveintf": "psv_r5_1_btcm_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_btcm_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram_instr_cntlr_slv1_psv_pmc_ram_instr_cntlr_slv1_psv_pmc_ram_instr_cntlr": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram_instr_cntlr",
"base": "0xF0200000",
"high": "0xF023FFFF",
"size": "262144",
"slaveintf": "slv1_psv_pmc_ram_instr_cntlr",
"type": "MEMORY",
"flags": "7",
"segment": "slv1_psv_pmc_ram_instr_cntlr",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram_data_cntlr_slv1_psv_pmc_ram_data_cntlr_slv1_psv_pmc_ram_data_cntlr": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram_data_cntlr",
"base": "0xF0240000",
"high": "0xF025FFFF",
"size": "131072",
"slaveintf": "slv1_psv_pmc_ram_data_cntlr",
"type": "MEMORY",
"flags": "7",
"segment": "slv1_psv_pmc_ram_data_cntlr",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram_slv1_psv_pmc_ram_slv1_psv_pmc_ram": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv1_psv_pmc_ram",
"base": "0xF2000000",
"high": "0xF201FFFF",
"size": "131072",
"slaveintf": "slv1_psv_pmc_ram",
"type": "MEMORY",
"flags": "7",
"segment": "slv1_psv_pmc_ram",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0_psv_ocm_ram_0_psv_ocm_ram_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "psv_ocm_ram_0",
"type": "MEMORY",
"flags": "7",
"segment": "psv_ocm_ram_0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.242
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0 C_DEBUG_ENABLED], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.247
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.248
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.252
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.253
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.257
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.258
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.262
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.264
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0 C_FREQ], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.268
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0 C_FREQ], Result: [null, 320000000]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.269
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.274
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv1_psv_pmc_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.276
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.358
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594496,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594500,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594520,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594524,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594536,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594544,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594548,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594568,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594572,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594584,
},
},
"axi_gpio_gt_sigs_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463424,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463428,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463432,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463436,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463708,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463720,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463712,
},
},
"axi_gpio_gt_sigs_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528960,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528964,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528968,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528972,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529244,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529256,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529248,
},
},
"design_1_wrapper_0": {},
"packeter_top_rtl_0": {},
"versal_cips_0_pspmc_0_psv_adma_0": {},
"versal_cips_0_pspmc_0_psv_adma_1": {},
"versal_cips_0_pspmc_0_psv_adma_2": {},
"versal_cips_0_pspmc_0_psv_adma_3": {},
"versal_cips_0_pspmc_0_psv_adma_4": {},
"versal_cips_0_pspmc_0_psv_adma_5": {},
"versal_cips_0_pspmc_0_psv_adma_6": {},
"versal_cips_0_pspmc_0_psv_adma_7": {},
"versal_cips_0_pspmc_0_psv_crf_0": {},
"versal_cips_0_pspmc_0_psv_crl_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_2": {},
"versal_cips_0_pspmc_0_psv_fpd_cci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_gpv_0": {},
"versal_cips_0_pspmc_0_psv_fpd_maincci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmutcu_0": {},
"versal_cips_0_pspmc_0_psv_ipi_buffer": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf": {},
"versal_cips_0_pspmc_0_psv_ipi_psm": {},
"versal_cips_0_pspmc_0_psv_lpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_lpd_xppu_0": {},
"versal_cips_0_pspmc_0_psv_ocm_ctrl": {},
"versal_cips_0_pspmc_0_psv_ocm_ram_0": {},
"versal_cips_0_pspmc_0_psv_ocm_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_psm_global_reg": {},
"versal_cips_0_pspmc_0_psv_r5_1_atcm_global": {},
"versal_cips_0_pspmc_0_psv_r5_1_btcm_global": {},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_global": {},
"versal_cips_0_pspmc_0_psv_sbsauart_0": {},
"versal_cips_0_pspmc_0_psv_scntr_0": {},
"versal_cips_0_pspmc_0_psv_scntrs_0": {},
"versal_cips_0_pspmc_0_slv2_psv_coresight_0": {},
"versal_cips_0_pspmc_0_slv2_psv_crp_0": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_aes": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_bbram_ctrl": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_cfi_cframe_0": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_cfu_apb_0": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_dma_0": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_dma_1": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_cache": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_ctrl": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_global_0": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_iomodule_0": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ppu1_mdm_0": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram_data_cntlr": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram_instr_cntlr": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_ram_npi": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_rsa": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_rtc_0": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_sha": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot_stream": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_sysmon_0": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_inject_0": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_manager_0": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_trng": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_xmpu_0": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_0": {},
"versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_npi_0": {},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.366
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.454
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0], Result: [null, {"axi_gpio_gt_sigs_0_S_AXI": {"name": "axi_gpio_gt_sigs_0",
"base": "0xA4000000",
"high": "0xA400FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_gt_sigs_1_S_AXI": {"name": "axi_gpio_gt_sigs_1",
"base": "0xA4010000",
"high": "0xA401FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0xA4020000",
"high": "0xA402FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"packeter_top_rtl_0_s00_axi": {"name": "packeter_top_rtl_0",
"base": "0xA4030000",
"high": "0xA4030FFF",
"size": "4096",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_inject_0_slv2_psv_pmc_tmr_inject_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_inject_0",
"base": "0xF0083000",
"high": "0xF0083FFF",
"size": "4096",
"slaveintf": "slv2_psv_pmc_tmr_inject_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_iomodule_0_slv2_psv_pmc_iomodule_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_iomodule_0",
"base": "0xF0280000",
"high": "0xF0280FFF",
"size": "4096",
"slaveintf": "slv2_psv_pmc_iomodule_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_manager_0_slv2_psv_pmc_tmr_manager_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_tmr_manager_0",
"base": "0xF0283000",
"high": "0xF0283FFF",
"size": "4096",
"slaveintf": "slv2_psv_pmc_tmr_manager_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ppu1_mdm_0_slv2_psv_pmc_ppu1_mdm_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ppu1_mdm_0",
"base": "0xF0310000",
"high": "0xF0317FFF",
"size": "32768",
"slaveintf": "slv2_psv_pmc_ppu1_mdm_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_coresight_0_slv2_psv_coresight_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_coresight_0",
"base": "0xF0800000",
"high": "0xF080FFFF",
"size": "65536",
"slaveintf": "slv2_psv_coresight_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_global_0_slv2_psv_pmc_global_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_global_0",
"base": "0xF1110000",
"high": "0xF115FFFF",
"size": "327680",
"slaveintf": "slv2_psv_pmc_global_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_dma_0_slv2_psv_pmc_dma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_dma_0",
"base": "0xF11C0000",
"high": "0xF11CFFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_dma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_dma_1_slv2_psv_pmc_dma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_dma_1",
"base": "0xF11D0000",
"high": "0xF11DFFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_dma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_aes_slv2_psv_pmc_aes": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_aes",
"base": "0xF11E0000",
"high": "0xF11EFFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_aes",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_bbram_ctrl_slv2_psv_pmc_bbram_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_bbram_ctrl",
"base": "0xF11F0000",
"high": "0xF11FFFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_bbram_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_rsa_slv2_psv_pmc_rsa": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_rsa",
"base": "0xF1200000",
"high": "0xF120FFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_rsa",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_sha_slv2_psv_pmc_sha": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_sha",
"base": "0xF1210000",
"high": "0xF121FFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_sha",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot_slv2_psv_pmc_slave_boot": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot",
"base": "0xF1220000",
"high": "0xF122FFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_slave_boot",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_trng_slv2_psv_pmc_trng": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_trng",
"base": "0xF1230000",
"high": "0xF123FFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_trng",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_ctrl_slv2_psv_pmc_efuse_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_ctrl",
"base": "0xF1240000",
"high": "0xF124FFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_efuse_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_cache_slv2_psv_pmc_efuse_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_efuse_cache",
"base": "0xF1250000",
"high": "0xF125FFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_efuse_cache",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_crp_0_slv2_psv_crp_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_crp_0",
"base": "0xF1260000",
"high": "0xF126FFFF",
"size": "65536",
"slaveintf": "slv2_psv_crp_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_sysmon_0_slv2_psv_pmc_sysmon_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_sysmon_0",
"base": "0xF1270000",
"high": "0xF129FFFF",
"size": "196608",
"slaveintf": "slv2_psv_pmc_sysmon_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_rtc_0_slv2_psv_pmc_rtc_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_rtc_0",
"base": "0xF12A0000",
"high": "0xF12AFFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_rtc_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_cfu_apb_0_slv2_psv_pmc_cfu_apb_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_cfu_apb_0",
"base": "0xF12B0000",
"high": "0xF12BFFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_cfu_apb_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_cfi_cframe_0_slv2_psv_pmc_cfi_cframe_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_cfi_cframe_0",
"base": "0xF12D0000",
"high": "0xF12D0FFF",
"size": "4096",
"slaveintf": "slv2_psv_pmc_cfi_cframe_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_xmpu_0_slv2_psv_pmc_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_xmpu_0",
"base": "0xF12F0000",
"high": "0xF12FFFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_npi_0_slv2_psv_pmc_xppu_npi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_npi_0",
"base": "0xF1300000",
"high": "0xF130FFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_xppu_npi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_0_slv2_psv_pmc_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_xppu_0",
"base": "0xF1310000",
"high": "0xF131FFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot_stream_slv2_psv_pmc_slave_boot_stream": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_slave_boot_stream",
"base": "0xF2100000",
"high": "0xF210FFFF",
"size": "65536",
"slaveintf": "slv2_psv_pmc_slave_boot_stream",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram_npi_slv2_psv_pmc_ram_npi": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram_npi",
"base": "0xF6000000",
"high": "0xF7FFFFFF",
"size": "33554432",
"slaveintf": "slv2_psv_pmc_ram_npi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0_psv_fpd_maincci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0",
"base": "0xFD000000",
"high": "0xFD0FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_maincci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0_psv_crf_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "psv_crf_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0_psv_fpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2_psv_fpd_afi_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0_psv_fpd_slave_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slave_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0_psv_fpd_cci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "psv_fpd_cci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0_psv_fpd_smmu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "psv_fpd_smmu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0_psv_fpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0",
"base": "0xFD610000",
"high": "0xFD61FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0_psv_fpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0",
"base": "0xFD690000",
"high": "0xFD69FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0_psv_fpd_gpv_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_gpv_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0_psv_fpd_smmutcu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "psv_fpd_smmutcu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0_psv_sbsauart_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "psv_sbsauart_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0_psv_lpd_iou_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0",
"base": "0xFF080000",
"high": "0xFF09FFFF",
"size": "131072",
"slaveintf": "psv_lpd_iou_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0_psv_lpd_iou_secure_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "psv_lpd_iou_secure_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0_psv_scntr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "psv_scntr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0_psv_scntrs_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "psv_scntrs_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm_psv_ipi_psm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "psv_ipi_psm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_psv_ipi_pmc": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf_psv_ipi_pmc_nobuf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf",
"base": "0xFF390000",
"high": "0xFF39FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc_nobuf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer_psv_ipi_buffer": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer",
"base": "0xFF3F0000",
"high": "0xFF3F0FFF",
"size": "4096",
"slaveintf": "psv_ipi_buffer",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0_psv_lpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0",
"base": "0xFF410000",
"high": "0xFF50FFFF",
"size": "1048576",
"slaveintf": "psv_lpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0_psv_lpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0",
"base": "0xFF510000",
"high": "0xFF54FFFF",
"size": "262144",
"slaveintf": "psv_lpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0_psv_crl_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0",
"base": "0xFF5E0000",
"high": "0xFF8DFFFF",
"size": "3145728",
"slaveintf": "psv_crl_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl_psv_ocm_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "psv_ocm_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0_psv_ocm_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "psv_ocm_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0_psv_lpd_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "psv_lpd_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0_psv_lpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "psv_lpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0_psv_adma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "psv_adma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1_psv_adma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "psv_adma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2_psv_adma_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "psv_adma_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3_psv_adma_3": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "psv_adma_3",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4_psv_adma_4": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "psv_adma_4",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5_psv_adma_5": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "psv_adma_5",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6_psv_adma_6": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "psv_adma_6",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7_psv_adma_7": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "psv_adma_7",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg_psv_psm_global_reg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg",
"base": "0xFFC90000",
"high": "0xFFC9EFFF",
"size": "61440",
"slaveintf": "psv_psm_global_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"design_1_wrapper_0_s_axi": {"name": "design_1_wrapper_0",
"base": "0x400000000",
"high": "0x4FFFFFFFF",
"size": "4294967296",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global_psv_r5_tcm_ram_global_psv_r5_tcm_ram_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global",
"base": "0xFFE00000",
"high": "0xFFE3FFFF",
"size": "262144",
"slaveintf": "psv_r5_tcm_ram_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_tcm_ram_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global_psv_r5_1_atcm_global_psv_r5_1_atcm_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global",
"base": "0xFFE90000",
"high": "0xFFE9FFFF",
"size": "65536",
"slaveintf": "psv_r5_1_atcm_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_atcm_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global_psv_r5_1_btcm_global_psv_r5_1_btcm_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global",
"base": "0xFFEB0000",
"high": "0xFFEBFFFF",
"size": "65536",
"slaveintf": "psv_r5_1_btcm_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_btcm_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram_instr_cntlr_slv2_psv_pmc_ram_instr_cntlr_slv2_psv_pmc_ram_instr_cntlr": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram_instr_cntlr",
"base": "0xF0200000",
"high": "0xF023FFFF",
"size": "262144",
"slaveintf": "slv2_psv_pmc_ram_instr_cntlr",
"type": "MEMORY",
"flags": "7",
"segment": "slv2_psv_pmc_ram_instr_cntlr",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram_data_cntlr_slv2_psv_pmc_ram_data_cntlr_slv2_psv_pmc_ram_data_cntlr": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram_data_cntlr",
"base": "0xF0240000",
"high": "0xF025FFFF",
"size": "131072",
"slaveintf": "slv2_psv_pmc_ram_data_cntlr",
"type": "MEMORY",
"flags": "7",
"segment": "slv2_psv_pmc_ram_data_cntlr",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram_slv2_psv_pmc_ram_slv2_psv_pmc_ram": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv2_psv_pmc_ram",
"base": "0xF2000000",
"high": "0xF201FFFF",
"size": "131072",
"slaveintf": "slv2_psv_pmc_ram",
"type": "MEMORY",
"flags": "7",
"segment": "slv2_psv_pmc_ram",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0_psv_ocm_ram_0_psv_ocm_ram_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "psv_ocm_ram_0",
"type": "MEMORY",
"flags": "7",
"segment": "psv_ocm_ram_0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.458
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0 C_DEBUG_ENABLED], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.465
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.467
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.474
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.476
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.482
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.484
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.490
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.492
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0 C_FREQ], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.498
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0 C_FREQ], Result: [null, 320000000]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.499
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.506
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv2_psv_pmc_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.508
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.630
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594496,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594500,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594520,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594524,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594536,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop, DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run, Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594544,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the \"Complete bit\" already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594548,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594568,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594572,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751594584,
},
},
"axi_gpio_gt_sigs_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463424,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463428,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463432,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463436,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463708,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463720,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751463712,
},
},
"axi_gpio_gt_sigs_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528960,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528964,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528968,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751528972,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529244,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529256,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2751529248,
},
},
"design_1_wrapper_0": {},
"packeter_top_rtl_0": {},
"versal_cips_0_pspmc_0_psv_adma_0": {},
"versal_cips_0_pspmc_0_psv_adma_1": {},
"versal_cips_0_pspmc_0_psv_adma_2": {},
"versal_cips_0_pspmc_0_psv_adma_3": {},
"versal_cips_0_pspmc_0_psv_adma_4": {},
"versal_cips_0_pspmc_0_psv_adma_5": {},
"versal_cips_0_pspmc_0_psv_adma_6": {},
"versal_cips_0_pspmc_0_psv_adma_7": {},
"versal_cips_0_pspmc_0_psv_crf_0": {},
"versal_cips_0_pspmc_0_psv_crl_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_fpd_afi_2": {},
"versal_cips_0_pspmc_0_psv_fpd_cci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_gpv_0": {},
"versal_cips_0_pspmc_0_psv_fpd_maincci_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmu_0": {},
"versal_cips_0_pspmc_0_psv_fpd_smmutcu_0": {},
"versal_cips_0_pspmc_0_psv_ipi_buffer": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc": {},
"versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf": {},
"versal_cips_0_pspmc_0_psv_ipi_psm": {},
"versal_cips_0_pspmc_0_psv_lpd_afi_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_0": {},
"versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0": {},
"versal_cips_0_pspmc_0_psv_lpd_xppu_0": {},
"versal_cips_0_pspmc_0_psv_ocm_ctrl": {},
"versal_cips_0_pspmc_0_psv_ocm_ram_0": {},
"versal_cips_0_pspmc_0_psv_ocm_xmpu_0": {},
"versal_cips_0_pspmc_0_psv_psm_global_reg": {},
"versal_cips_0_pspmc_0_psv_r5_1_atcm_global": {},
"versal_cips_0_pspmc_0_psv_r5_1_btcm_global": {},
"versal_cips_0_pspmc_0_psv_r5_tcm_ram_global": {},
"versal_cips_0_pspmc_0_psv_sbsauart_0": {},
"versal_cips_0_pspmc_0_psv_scntr_0": {},
"versal_cips_0_pspmc_0_psv_scntrs_0": {},
"versal_cips_0_pspmc_0_slv3_psv_coresight_0": {},
"versal_cips_0_pspmc_0_slv3_psv_crp_0": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_aes": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_bbram_ctrl": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_cfi_cframe_0": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_cfu_apb_0": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_dma_0": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_dma_1": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_cache": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_ctrl": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_global_0": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_iomodule_0": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ppu1_mdm_0": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram_data_cntlr": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram_instr_cntlr": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_ram_npi": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_rsa": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_rtc_0": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_sha": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot_stream": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_sysmon_0": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_inject_0": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_manager_0": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_trng": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_xmpu_0": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_0": {},
"versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_npi_0": {},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.635
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.686
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0], Result: [null, {"axi_gpio_gt_sigs_0_S_AXI": {"name": "axi_gpio_gt_sigs_0",
"base": "0xA4000000",
"high": "0xA400FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_gt_sigs_1_S_AXI": {"name": "axi_gpio_gt_sigs_1",
"base": "0xA4010000",
"high": "0xA401FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0xA4020000",
"high": "0xA402FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"packeter_top_rtl_0_s00_axi": {"name": "packeter_top_rtl_0",
"base": "0xA4030000",
"high": "0xA4030FFF",
"size": "4096",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_inject_0_slv3_psv_pmc_tmr_inject_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_inject_0",
"base": "0xF0083000",
"high": "0xF0083FFF",
"size": "4096",
"slaveintf": "slv3_psv_pmc_tmr_inject_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_iomodule_0_slv3_psv_pmc_iomodule_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_iomodule_0",
"base": "0xF0280000",
"high": "0xF0280FFF",
"size": "4096",
"slaveintf": "slv3_psv_pmc_iomodule_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_manager_0_slv3_psv_pmc_tmr_manager_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_tmr_manager_0",
"base": "0xF0283000",
"high": "0xF0283FFF",
"size": "4096",
"slaveintf": "slv3_psv_pmc_tmr_manager_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ppu1_mdm_0_slv3_psv_pmc_ppu1_mdm_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ppu1_mdm_0",
"base": "0xF0310000",
"high": "0xF0317FFF",
"size": "32768",
"slaveintf": "slv3_psv_pmc_ppu1_mdm_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_coresight_0_slv3_psv_coresight_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_coresight_0",
"base": "0xF0800000",
"high": "0xF080FFFF",
"size": "65536",
"slaveintf": "slv3_psv_coresight_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_global_0_slv3_psv_pmc_global_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_global_0",
"base": "0xF1110000",
"high": "0xF115FFFF",
"size": "327680",
"slaveintf": "slv3_psv_pmc_global_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_dma_0_slv3_psv_pmc_dma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_dma_0",
"base": "0xF11C0000",
"high": "0xF11CFFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_dma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_dma_1_slv3_psv_pmc_dma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_dma_1",
"base": "0xF11D0000",
"high": "0xF11DFFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_dma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_aes_slv3_psv_pmc_aes": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_aes",
"base": "0xF11E0000",
"high": "0xF11EFFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_aes",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_bbram_ctrl_slv3_psv_pmc_bbram_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_bbram_ctrl",
"base": "0xF11F0000",
"high": "0xF11FFFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_bbram_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_rsa_slv3_psv_pmc_rsa": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_rsa",
"base": "0xF1200000",
"high": "0xF120FFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_rsa",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_sha_slv3_psv_pmc_sha": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_sha",
"base": "0xF1210000",
"high": "0xF121FFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_sha",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot_slv3_psv_pmc_slave_boot": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot",
"base": "0xF1220000",
"high": "0xF122FFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_slave_boot",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_trng_slv3_psv_pmc_trng": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_trng",
"base": "0xF1230000",
"high": "0xF123FFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_trng",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_ctrl_slv3_psv_pmc_efuse_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_ctrl",
"base": "0xF1240000",
"high": "0xF124FFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_efuse_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_cache_slv3_psv_pmc_efuse_cache": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_efuse_cache",
"base": "0xF1250000",
"high": "0xF125FFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_efuse_cache",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_crp_0_slv3_psv_crp_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_crp_0",
"base": "0xF1260000",
"high": "0xF126FFFF",
"size": "65536",
"slaveintf": "slv3_psv_crp_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_sysmon_0_slv3_psv_pmc_sysmon_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_sysmon_0",
"base": "0xF1270000",
"high": "0xF129FFFF",
"size": "196608",
"slaveintf": "slv3_psv_pmc_sysmon_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_rtc_0_slv3_psv_pmc_rtc_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_rtc_0",
"base": "0xF12A0000",
"high": "0xF12AFFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_rtc_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_cfu_apb_0_slv3_psv_pmc_cfu_apb_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_cfu_apb_0",
"base": "0xF12B0000",
"high": "0xF12BFFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_cfu_apb_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_cfi_cframe_0_slv3_psv_pmc_cfi_cframe_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_cfi_cframe_0",
"base": "0xF12D0000",
"high": "0xF12D0FFF",
"size": "4096",
"slaveintf": "slv3_psv_pmc_cfi_cframe_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_xmpu_0_slv3_psv_pmc_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_xmpu_0",
"base": "0xF12F0000",
"high": "0xF12FFFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_npi_0_slv3_psv_pmc_xppu_npi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_npi_0",
"base": "0xF1300000",
"high": "0xF130FFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_xppu_npi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_0_slv3_psv_pmc_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_xppu_0",
"base": "0xF1310000",
"high": "0xF131FFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot_stream_slv3_psv_pmc_slave_boot_stream": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_slave_boot_stream",
"base": "0xF2100000",
"high": "0xF210FFFF",
"size": "65536",
"slaveintf": "slv3_psv_pmc_slave_boot_stream",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram_npi_slv3_psv_pmc_ram_npi": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram_npi",
"base": "0xF6000000",
"high": "0xF7FFFFFF",
"size": "33554432",
"slaveintf": "slv3_psv_pmc_ram_npi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0_psv_fpd_maincci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_maincci_0",
"base": "0xFD000000",
"high": "0xFD0FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_maincci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0_psv_crf_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crf_0",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "psv_crf_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0_psv_fpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2_psv_fpd_afi_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "psv_fpd_afi_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0_psv_fpd_slave_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slave_xmpu_0",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slave_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0_psv_fpd_cci_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_cci_0",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "psv_fpd_cci_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0_psv_fpd_smmu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmu_0",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "psv_fpd_smmu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0_psv_fpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_0",
"base": "0xFD610000",
"high": "0xFD61FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0_psv_fpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_slcr_secure_0",
"base": "0xFD690000",
"high": "0xFD69FFFF",
"size": "65536",
"slaveintf": "psv_fpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0_psv_fpd_gpv_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_gpv_0",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "psv_fpd_gpv_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0_psv_fpd_smmutcu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_fpd_smmutcu_0",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "psv_fpd_smmutcu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0_psv_sbsauart_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_sbsauart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "psv_sbsauart_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0_psv_lpd_iou_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_slcr_0",
"base": "0xFF080000",
"high": "0xFF09FFFF",
"size": "131072",
"slaveintf": "psv_lpd_iou_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0_psv_lpd_iou_secure_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_iou_secure_slcr_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "psv_lpd_iou_secure_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0_psv_scntr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntr_0",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "psv_scntr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0_psv_scntrs_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_scntrs_0",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "psv_scntrs_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm_psv_ipi_psm": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_psm",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "psv_ipi_psm",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_psv_ipi_pmc": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf_psv_ipi_pmc_nobuf": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_pmc_nobuf",
"base": "0xFF390000",
"high": "0xFF39FFFF",
"size": "65536",
"slaveintf": "psv_ipi_pmc_nobuf",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer_psv_ipi_buffer": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ipi_buffer",
"base": "0xFF3F0000",
"high": "0xFF3F0FFF",
"size": "4096",
"slaveintf": "psv_ipi_buffer",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0_psv_lpd_slcr_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_0",
"base": "0xFF410000",
"high": "0xFF50FFFF",
"size": "1048576",
"slaveintf": "psv_lpd_slcr_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0_psv_lpd_slcr_secure_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_slcr_secure_0",
"base": "0xFF510000",
"high": "0xFF54FFFF",
"size": "262144",
"slaveintf": "psv_lpd_slcr_secure_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0_psv_crl_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_crl_0",
"base": "0xFF5E0000",
"high": "0xFF8DFFFF",
"size": "3145728",
"slaveintf": "psv_crl_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl_psv_ocm_ctrl": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ctrl",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "psv_ocm_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0_psv_ocm_xmpu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_xmpu_0",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "psv_ocm_xmpu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0_psv_lpd_xppu_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_xppu_0",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "psv_lpd_xppu_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0_psv_lpd_afi_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_lpd_afi_0",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "psv_lpd_afi_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0_psv_adma_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "psv_adma_0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1_psv_adma_1": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "psv_adma_1",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2_psv_adma_2": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "psv_adma_2",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3_psv_adma_3": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "psv_adma_3",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4_psv_adma_4": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "psv_adma_4",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5_psv_adma_5": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "psv_adma_5",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6_psv_adma_6": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "psv_adma_6",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7_psv_adma_7": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "psv_adma_7",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg_psv_psm_global_reg": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_psm_global_reg",
"base": "0xFFC90000",
"high": "0xFFC9EFFF",
"size": "61440",
"slaveintf": "psv_psm_global_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"design_1_wrapper_0_s_axi": {"name": "design_1_wrapper_0",
"base": "0x400000000",
"high": "0x4FFFFFFFF",
"size": "4294967296",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global_psv_r5_tcm_ram_global_psv_r5_tcm_ram_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_tcm_ram_global",
"base": "0xFFE00000",
"high": "0xFFE3FFFF",
"size": "262144",
"slaveintf": "psv_r5_tcm_ram_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_tcm_ram_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global_psv_r5_1_atcm_global_psv_r5_1_atcm_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_atcm_global",
"base": "0xFFE90000",
"high": "0xFFE9FFFF",
"size": "65536",
"slaveintf": "psv_r5_1_atcm_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_atcm_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global_psv_r5_1_btcm_global_psv_r5_1_btcm_global": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_r5_1_btcm_global",
"base": "0xFFEB0000",
"high": "0xFFEBFFFF",
"size": "65536",
"slaveintf": "psv_r5_1_btcm_global",
"type": "MEMORY",
"flags": "5",
"segment": "psv_r5_1_btcm_global",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram_instr_cntlr_slv3_psv_pmc_ram_instr_cntlr_slv3_psv_pmc_ram_instr_cntlr": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram_instr_cntlr",
"base": "0xF0200000",
"high": "0xF023FFFF",
"size": "262144",
"slaveintf": "slv3_psv_pmc_ram_instr_cntlr",
"type": "MEMORY",
"flags": "7",
"segment": "slv3_psv_pmc_ram_instr_cntlr",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram_data_cntlr_slv3_psv_pmc_ram_data_cntlr_slv3_psv_pmc_ram_data_cntlr": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram_data_cntlr",
"base": "0xF0240000",
"high": "0xF025FFFF",
"size": "131072",
"slaveintf": "slv3_psv_pmc_ram_data_cntlr",
"type": "MEMORY",
"flags": "7",
"segment": "slv3_psv_pmc_ram_data_cntlr",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram_slv3_psv_pmc_ram_slv3_psv_pmc_ram": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_slv3_psv_pmc_ram",
"base": "0xF2000000",
"high": "0xF201FFFF",
"size": "131072",
"slaveintf": "slv3_psv_pmc_ram",
"type": "MEMORY",
"flags": "7",
"segment": "slv3_psv_pmc_ram",
"acctype": "",
"tz": "",
},
"versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0_psv_ocm_ram_0_psv_ocm_ram_0": {"name": "versal_cips_0/versal_cips_0_pspmc_0/versal_cips_0_pspmc_0_psv_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "psv_ocm_ram_0",
"type": "MEMORY",
"flags": "7",
"segment": "psv_ocm_ram_0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.689
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0 C_DEBUG_ENABLED], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.693
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.694
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.699
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.700
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.704
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.705
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.709
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.710
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0 C_FREQ], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.715
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0 C_FREQ], Result: [null, 320000000]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.716
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.721
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa versal_cips_0_pspmc_0_slv3_psv_pmc_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:34.726
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY org.eclipse.tcf 4 0 2025-04-10 23:50:37.159
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.237
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.239
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.771
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx VPK180 FT4232H 382249155073A]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.773
!MESSAGE XSCT Command: [version -server], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.786
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.787
!MESSAGE XSCT Command: [version], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.789
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:46
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.794
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.803
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx VPK180 FT4232H 382249155073A]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.804
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.829
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Result: [null,      2  arm_dap (idcode 6ba00477 irlen 4)
     3  xcvp1802 (idcode 14d14093 irlen 28 pdi_programmable)]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.832
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.843
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx VPK180 FT4232H 382249155073A]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.844
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.873
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Result: [null,      2  arm_dap (idcode 6ba00477 irlen 4)
     3  xcvp1802 (idcode 14d14093 irlen 28 pdi_programmable)]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.876
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.885
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx VPK180 FT4232H 382249155073A]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.886
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.916
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Result: [null,      2  arm_dap (idcode 6ba00477 irlen 4)
     3  xcvp1802 (idcode 14d14093 irlen 28 pdi_programmable)]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.919
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.932
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx VPK180 FT4232H 382249155073A]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.933
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.958
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Result: [null,      2  arm_dap (idcode 6ba00477 irlen 4)
     3  xcvp1802 (idcode 14d14093 irlen 28 pdi_programmable)]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.959
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx VPK180 FT4232H 382249155073A" && level == 0}], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.986
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx VPK180 FT4232H 382249155073A" && level == 0}], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:37.988
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:38.013
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:38.014
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:38.040
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:38.041
!MESSAGE XSCT Command: [loadhw -hw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa -mem-ranges [list {0x80000000 0x9fffffff} {0xa4000000 0xafffffff} {0xb0000000 0xbfffffff} {0x20000000000 0x3FFFFFFFFFF}] -regs], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:40.158
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa -mem-ranges [list {0x80000000 0x9fffffff} {0xa4000000 0xafffffff} {0xb0000000 0xbfffffff} {0x20000000000 0x3FFFFFFFFFF}] -regs], Result: [null, control_wrapper_4]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:40.160
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:40.164
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:40.166
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"Versal*"}], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:40.194
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"Versal*"}], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:40.196
!MESSAGE XSCT Command: [rst -system], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:40.219
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:40.221
!MESSAGE XSCT Command: [after 3000], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.235
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.296
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.346
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx VPK180 FT4232H 382249155073A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.348
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.385
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Result: [null,      2  arm_dap (idcode 6ba00477 irlen 4)
     3  xcvp1802 (idcode 14d14093 irlen 28 pdi_programmable)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.391
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.394
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.395
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.410
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx VPK180 FT4232H 382249155073A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.411
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.412
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.413
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.422
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx VPK180 FT4232H 382249155073A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.423
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.460
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Result: [null,      2  arm_dap (idcode 6ba00477 irlen 4)
     3  xcvp1802 (idcode 14d14093 irlen 28 pdi_programmable)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.462
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.466
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-VPK180 FT4232H-382249155073A-6ba00477-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.467
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 3], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.470
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 3], Result: [null, jsn-VPK180 FT4232H-382249155073A-14d14093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.477
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && name=="PMC" && jtag_device_ctx=="jsn-VPK180 FT4232H-382249155073A-14d14093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.534
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && name=="PMC" && jtag_device_ctx=="jsn-VPK180 FT4232H-382249155073A-14d14093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:43.535
!MESSAGE XSCT Command: [device program C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/_ide/bootimage/resources/control_wrapper.pdi], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:47.735
!MESSAGE XSCT command with result: [device program C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/_ide/bootimage/resources/control_wrapper.pdi], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:47.778
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A72*#0"}], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:47.807
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A72*#0"}], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:47.809
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:48.955
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:48.957
!MESSAGE XSCT Command: [dow C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/Debug/hello_mrmac.elf], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:50.492
!MESSAGE XSCT command with result: [dow C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/hello_mrmac/Debug/hello_mrmac.elf], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:50.493
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:50.503
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:50.688
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A72*#0"}], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:50.709
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A72*#0"}], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:50.710
!MESSAGE XSCT Command: [con], Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:50:50.796
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-13: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 1 0 2025-04-10 23:50:50.804
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 1 0 2025-04-10 23:50:50.806
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:04.866
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss ], Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:04.879
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss ], Result: [null, ]. Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:04.880
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss], Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:04.890
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/hw/control_wrapper.xsa C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss], Result: [null, {"procname": "versal_cips_0_pspmc_0_psv_cortexa72_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-04-10 23:51:04.891
!MESSAGE Generating MD5 hash for file: C:\Users\yiann\vivado23\testbench2\mrmac_hdl_384bv2\software\control_wrapper\export\control_wrapper\sw\control_wrapper\standalone_psv_cortexa72_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:04.895
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss], Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:04.900
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/yiann/vivado23/testbench2/mrmac_hdl_384bv2/software/control_wrapper/export/control_wrapper/sw/control_wrapper/standalone_psv_cortexa72_0/system.mss], Result: [null, ]. Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-04-10 23:51:07.254
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:08.901
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-332

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:08.907
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-332

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:08.935
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.057
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.059
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.081
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx VPK180 FT4232H 382249155073A]. Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.082
!MESSAGE XSCT Command: [version -server], Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.090
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.091
!MESSAGE XSCT Command: [version], Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.093
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:46
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.094
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.121
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx VPK180 FT4232H 382249155073A]. Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.122
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.165
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Result: [null,      2  arm_dap (idcode 6ba00477 irlen 4)
     3  xcvp1802 (idcode 14d14093 irlen 28 pdi_programmable)]. Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.167
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.176
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx VPK180 FT4232H 382249155073A]. Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.177
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.211
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Result: [null,      2  arm_dap (idcode 6ba00477 irlen 4)
     3  xcvp1802 (idcode 14d14093 irlen 28 pdi_programmable)]. Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.216
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.226
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx VPK180 FT4232H 382249155073A]. Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.227
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system

!ENTRY com.xilinx.sdk.utils 0 0 2025-04-10 23:51:09.256
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx VPK180 FT4232H 382249155073A" && level==1}], Result: [null,      2  arm_dap (idcode 6ba00477 irlen 4)
     3  xcvp1802 (idcode 14d14093 irlen 28 pdi_programmable)]. Thread: Worker-2: Launching SystemDebugger_hello_mrmac_system
