$date
	Sun Oct 23 02:30:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#178201
b10010 !
1"
#178202
b10010 &
b10010 %
1$
#178203
0"
#178206
b1001 &
b1001 %
#178210
b11100 &
b11100 %
#178214
b1110 &
b1110 %
#178218
b111 &
b111 %
#178222
b10110 &
b10110 %
#178226
b1011 &
b1011 %
#178230
b100010 &
b100010 %
#178234
b10001 &
b10001 %
#178238
b110100 &
b110100 %
#178242
b11010 &
b11010 %
#178246
b1101 &
b1101 %
#178250
b101000 &
b101000 %
#178254
b10100 &
b10100 %
#178258
b1010 &
b1010 %
#178262
b101 &
b101 %
#178266
b10000 &
b10000 %
#178270
b1000 &
b1000 %
#178274
b100 &
b100 %
#178278
b10 &
b10 %
#178282
b1 &
b1 %
1#
#178286
b0 &
0#
b0 %
0$
#1242041
b11 !
1"
#1242042
b11 &
b11 %
1$
#1242043
0"
#1242046
b1010 &
b1010 %
#1242050
b101 &
b101 %
#1242054
b10000 &
b10000 %
#1242058
b1000 &
b1000 %
#1242062
b100 &
b100 %
#1242066
b10 &
b10 %
#1242070
b1 &
1#
b1 %
#1242074
b0 &
b0 %
0#
0$
#2154960
b1 !
1"
#2154962
b1 &
b1 %
1$
#2154963
0"
#2154966
1#
#2154970
b0 &
b0 %
0#
0$
#4500012
