File Name,Is_Synthesisable,Is_Implementable,Signal Power(w),Logic Power(w),Static Power(w),I/O Power(w),Total Power(w),DataPath Delay(ns),F7_Muxes,LUT_as_Memory,LUT_as_Logic,Slice_LUTs,LUT1,LUT2,LUT3,LUT4,LUT5,LUT6,LUT7,LUT_as_Memory2,LUT_as_Logic2,Slice_LUTs2,LUTs_difference
top_Memory_RW,YES,NO,1.889,0.006,0.485,61.141,63.837,5.839,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
top_fifo,YES,YES,0.0,0.0,0.068,0.0,0.068,0.0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
top_PE_struct,YES,YES,0.049,0.021,0.073,1.119,1.263,7.894,0,0,5,5,0,1,0,1,2,3,0,0,7,7,2
top_mealy_0011,YES,YES,0.13,0.097,0.072,0.417,0.716,6.704,0,0,18,18,2,0,4,4,5,4,0,0,19,19,1
top_moore_0011,YES,YES,0.129,0.098,0.071,0.295,0.593,6.034,0,0,18,18,2,0,2,7,5,4,0,0,20,20,2
top_multiplier,YES,YES,0.14,0.08,0.083,3.709,4.012,9.34,0,0,15,15,0,3,1,4,2,9,0,0,19,19,4
top_CLA8,YES,YES,0.167,0.065,0.088,4.575,4.895,9.882,0,0,13,13,0,1,2,3,3,6,0,0,15,15,2
top_CLA16,YES,YES,0.5,0.194,0.156,10.197,11.046,12.463,0,0,35,35,0,6,4,8,5,22,0,0,45,45,10
top_CLA32,YES,YES,1.749,0.505,0.485,20.474,23.213,18.806,0,0,96,96,0,26,9,14,15,59,0,0,123,123,27
top_RCA,YES,YES,0.174,0.052,0.092,5.284,5.603,9.575,0,0,8,8,0,0,4,0,8,0,0,0,12,12,4
top_CLA64,YES,NO,2.395,1.045,0.485,41.21,45.134,12.929,0,0,233,233,0,48,14,25,44,155,0,0,286,286,53
top_trafficsignal,YES,YES,0.154,0.197,0.075,1.447,1.873,4.917,0,0,32,32,1,4,1,10,14,4,0,0,34,34,2
top_pipelined_conv,YES,YES,118.092,16.532,0.485,12.095,147.205,28.24,5139,0,13867,13867,139,307,1313,98,344,12009,0,0,14210,14210,343
top_PE_behav,YES,YES,0.041,0.013,0.071,0.337,0.461,7.77,0,0,4,4,1,0,0,2,1,1,0,0,5,5,1
