module shifter7(
  input a[7] ,
  input b[3],
  input alufn[6],
  output shift[7]
  )
  {
  always {
    case(alufn[2:0]) {
    3b000: shift = a << b[2:0];
    
    3b001: shift = a >> b[2:0];
    
    3b011: shift = $signed(a) >>> b[2:0];

    default: shift = a;

    
    }
  }
}

