Timing Analyzer report for HC_SR04_uart
Sun Jul 30 17:11:43 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Setup: 'div_clk_us:div_clk_us_inst|cnt[0]'
 14. Slow 1200mV 85C Model Hold: 'sys_clk'
 15. Slow 1200mV 85C Model Hold: 'div_clk_us:div_clk_us_inst|cnt[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'sys_clk'
 24. Slow 1200mV 0C Model Setup: 'div_clk_us:div_clk_us_inst|cnt[0]'
 25. Slow 1200mV 0C Model Hold: 'sys_clk'
 26. Slow 1200mV 0C Model Hold: 'div_clk_us:div_clk_us_inst|cnt[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'sys_clk'
 34. Fast 1200mV 0C Model Setup: 'div_clk_us:div_clk_us_inst|cnt[0]'
 35. Fast 1200mV 0C Model Hold: 'sys_clk'
 36. Fast 1200mV 0C Model Hold: 'div_clk_us:div_clk_us_inst|cnt[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; HC_SR04_uart                                            ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.37        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.5%      ;
;     Processor 3            ;   2.6%      ;
;     Processor 4            ;   1.6%      ;
;     Processors 5-12        ;   1.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; div_clk_us:div_clk_us_inst|cnt[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_clk_us:div_clk_us_inst|cnt[0] } ;
; sys_clk                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk }                           ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                      ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 24.56 MHz  ; 24.56 MHz       ; sys_clk                           ;      ;
; 220.26 MHz ; 220.26 MHz      ; div_clk_us:div_clk_us_inst|cnt[0] ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                         ;
+-----------------------------------+---------+---------------+
; Clock                             ; Slack   ; End Point TNS ;
+-----------------------------------+---------+---------------+
; sys_clk                           ; -39.724 ; -837.303      ;
; div_clk_us:div_clk_us_inst|cnt[0] ; -3.540  ; -101.478      ;
+-----------------------------------+---------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                        ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; sys_clk                           ; 0.454 ; 0.000         ;
; div_clk_us:div_clk_us_inst|cnt[0] ; 0.745 ; 0.000         ;
+-----------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; sys_clk                           ; -3.000 ; -142.778      ;
; div_clk_us:div_clk_us_inst|cnt[0] ; -1.487 ; -52.045       ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                              ;
+---------+-----------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -39.724 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 41.132     ;
; -39.724 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 41.132     ;
; -39.723 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 41.131     ;
; -39.664 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 41.072     ;
; -39.664 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 41.072     ;
; -39.663 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 41.071     ;
; -39.569 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 40.977     ;
; -39.569 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 40.977     ;
; -39.568 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 40.976     ;
; -39.216 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 40.135     ;
; -39.180 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 40.099     ;
; -39.180 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 40.099     ;
; -38.859 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 39.778     ;
; -38.823 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 39.742     ;
; -38.823 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 39.742     ;
; -38.809 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.434      ; 40.244     ;
; -38.749 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.434      ; 40.184     ;
; -38.677 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 39.596     ;
; -38.654 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.434      ; 40.089     ;
; -38.641 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 39.560     ;
; -38.641 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 39.560     ;
; -37.670 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 39.078     ;
; -37.670 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 39.078     ;
; -37.669 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 39.077     ;
; -37.277 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.715     ;
; -37.261 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.699     ;
; -37.261 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.699     ;
; -37.260 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.698     ;
; -37.223 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.661     ;
; -37.207 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.645     ;
; -37.207 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.645     ;
; -37.206 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.644     ;
; -37.187 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.625     ;
; -37.171 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.609     ;
; -37.171 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.609     ;
; -37.170 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.608     ;
; -37.060 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.498     ;
; -37.044 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.482     ;
; -37.044 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.482     ;
; -37.043 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.481     ;
; -37.041 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 37.960     ;
; -37.034 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.472     ;
; -37.018 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.456     ;
; -37.018 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.456     ;
; -37.017 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 38.455     ;
; -37.005 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 37.924     ;
; -37.005 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 37.924     ;
; -36.755 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.434      ; 38.190     ;
; -35.588 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 37.026     ;
; -35.572 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 37.010     ;
; -35.572 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 37.010     ;
; -35.571 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 37.009     ;
; -35.325 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 36.733     ;
; -35.325 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 36.733     ;
; -35.324 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 36.732     ;
; -34.505 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 35.424     ;
; -34.469 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 35.388     ;
; -34.469 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 35.388     ;
; -34.410 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.434      ; 35.845     ;
; -33.211 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 34.649     ;
; -33.198 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.094     ; 34.105     ;
; -33.195 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 34.633     ;
; -33.195 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 34.633     ;
; -33.194 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 34.632     ;
; -33.186 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.094     ; 34.093     ;
; -33.070 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.094     ; 33.977     ;
; -33.029 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.094     ; 33.936     ;
; -32.990 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.094     ; 33.897     ;
; -32.828 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.094     ; 33.735     ;
; -32.777 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.094     ; 33.684     ;
; -32.474 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 33.882     ;
; -32.474 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 33.882     ;
; -32.473 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.407      ; 33.881     ;
; -31.986 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 32.905     ;
; -31.950 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 32.869     ;
; -31.950 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 32.869     ;
; -31.837 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.221     ;
; -31.836 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.220     ;
; -31.832 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.216     ;
; -31.825 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.209     ;
; -31.824 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.208     ;
; -31.820 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.204     ;
; -31.709 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.093     ;
; -31.708 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.092     ;
; -31.704 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.088     ;
; -31.668 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.052     ;
; -31.667 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.051     ;
; -31.663 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.047     ;
; -31.629 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.013     ;
; -31.628 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.012     ;
; -31.624 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 33.008     ;
; -31.559 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.434      ; 32.994     ;
; -31.467 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 32.851     ;
; -31.466 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 32.850     ;
; -31.462 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 32.846     ;
; -31.416 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 32.800     ;
; -31.415 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 32.799     ;
; -31.411 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 32.795     ;
; -30.858 ; echo_driver:echo_driver_inst|data_r[11] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.094     ; 31.765     ;
; -30.564 ; echo_driver:echo_driver_inst|data_r[11] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.437      ; 32.002     ;
+---------+-----------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_clk_us:div_clk_us_inst|cnt[0]'                                                                                                                                      ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -3.540 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.460      ;
; -3.540 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.460      ;
; -3.540 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.460      ;
; -3.540 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.460      ;
; -3.540 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.460      ;
; -3.540 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.460      ;
; -3.540 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.460      ;
; -3.540 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.460      ;
; -3.540 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.460      ;
; -3.506 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.426      ;
; -3.506 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.426      ;
; -3.506 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.426      ;
; -3.506 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.426      ;
; -3.506 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.426      ;
; -3.506 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.426      ;
; -3.506 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.426      ;
; -3.506 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.426      ;
; -3.506 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.426      ;
; -3.503 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.423      ;
; -3.503 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.423      ;
; -3.503 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.423      ;
; -3.503 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.423      ;
; -3.503 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.423      ;
; -3.503 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.423      ;
; -3.503 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.423      ;
; -3.503 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.423      ;
; -3.503 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.423      ;
; -3.344 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.264      ;
; -3.344 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.264      ;
; -3.344 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.264      ;
; -3.344 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.264      ;
; -3.344 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.264      ;
; -3.344 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.264      ;
; -3.344 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.264      ;
; -3.344 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.264      ;
; -3.344 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.264      ;
; -3.330 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.250      ;
; -3.330 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.250      ;
; -3.330 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.250      ;
; -3.330 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.250      ;
; -3.330 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.250      ;
; -3.330 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.250      ;
; -3.330 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.250      ;
; -3.330 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.250      ;
; -3.330 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.250      ;
; -3.198 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.118      ;
; -3.198 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.118      ;
; -3.198 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.118      ;
; -3.198 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.118      ;
; -3.198 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.118      ;
; -3.198 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.118      ;
; -3.198 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.118      ;
; -3.198 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.118      ;
; -3.198 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.118      ;
; -3.087 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.007      ;
; -3.087 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.007      ;
; -3.087 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.007      ;
; -3.087 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.007      ;
; -3.087 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.007      ;
; -3.087 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.007      ;
; -3.087 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.007      ;
; -3.087 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.007      ;
; -3.087 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.081     ; 4.007      ;
; -3.005 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.923      ;
; -3.005 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.923      ;
; -3.005 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.923      ;
; -3.005 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.923      ;
; -3.005 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.923      ;
; -3.005 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.923      ;
; -3.005 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.923      ;
; -3.005 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.923      ;
; -3.005 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.923      ;
; -3.005 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.923      ;
; -2.979 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.079     ; 3.901      ;
; -2.979 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.079     ; 3.901      ;
; -2.979 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.079     ; 3.901      ;
; -2.979 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.079     ; 3.901      ;
; -2.979 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.079     ; 3.901      ;
; -2.979 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.079     ; 3.901      ;
; -2.979 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.079     ; 3.901      ;
; -2.979 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.079     ; 3.901      ;
; -2.979 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.079     ; 3.901      ;
; -2.971 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.889      ;
; -2.971 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.889      ;
; -2.971 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.889      ;
; -2.971 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.889      ;
; -2.971 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.889      ;
; -2.971 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.889      ;
; -2.971 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.889      ;
; -2.971 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.889      ;
; -2.971 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.889      ;
; -2.971 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.889      ;
; -2.968 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.886      ;
; -2.968 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.886      ;
; -2.968 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.886      ;
; -2.968 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.886      ;
; -2.968 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.886      ;
; -2.968 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.886      ;
; -2.968 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.886      ;
; -2.968 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.083     ; 3.886      ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.454 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|UART_tx     ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|UART_tx     ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_driver2:uart_driver2_inst|xcnt[3]                              ; uart_driver2:uart_driver2_inst|xcnt[3]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_driver2:uart_driver2_inst|xcnt[2]                              ; uart_driver2:uart_driver2_inst|xcnt[2]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_driver2:uart_driver2_inst|xcnt[1]                              ; uart_driver2:uart_driver2_inst|xcnt[1]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_driver2:uart_driver2_inst|xcnt[0]                              ; uart_driver2:uart_driver2_inst|xcnt[0]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[2]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[2]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[1]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[1]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.517 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 0.809      ;
; 0.646 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 0.938      ;
; 0.745 ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; uart_driver2:uart_driver2_inst|cnt_clk[10]                          ; uart_driver2:uart_driver2_inst|cnt_clk[10]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; uart_driver2:uart_driver2_inst|cnt_clk[21]                          ; uart_driver2:uart_driver2_inst|cnt_clk[21]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.042      ;
; 0.755 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.047      ;
; 0.755 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[5] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[5] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.047      ;
; 0.757 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[8] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[8] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.049      ;
; 0.758 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.050      ;
; 0.762 ; uart_driver2:uart_driver2_inst|cnt_clk[13]                          ; uart_driver2:uart_driver2_inst|cnt_clk[13]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; uart_driver2:uart_driver2_inst|cnt_clk[15]                          ; uart_driver2:uart_driver2_inst|cnt_clk[15]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_driver2:uart_driver2_inst|cnt_clk[7]                           ; uart_driver2:uart_driver2_inst|cnt_clk[7]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_driver2:uart_driver2_inst|cnt_clk[1]                           ; uart_driver2:uart_driver2_inst|cnt_clk[1]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; uart_driver2:uart_driver2_inst|cnt_clk[17]                          ; uart_driver2:uart_driver2_inst|cnt_clk[17]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; uart_driver2:uart_driver2_inst|cnt_clk[16]                          ; uart_driver2:uart_driver2_inst|cnt_clk[16]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[7] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[7] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_driver2:uart_driver2_inst|cnt_clk[23]                          ; uart_driver2:uart_driver2_inst|cnt_clk[23]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; uart_driver2:uart_driver2_inst|cnt_clk[24]                          ; uart_driver2:uart_driver2_inst|cnt_clk[24]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; uart_driver2:uart_driver2_inst|cnt_clk[25]                          ; uart_driver2:uart_driver2_inst|cnt_clk[25]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.059      ;
; 0.775 ; div_clk_us:div_clk_us_inst|cnt[3]                                   ; div_clk_us:div_clk_us_inst|cnt[3]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.049      ; 1.036      ;
; 0.776 ; echo_driver:echo_driver_inst|data_r[2]                              ; uart_driver2:uart_driver2_inst|cm_hund[1]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.068      ;
; 0.779 ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.049      ; 1.040      ;
; 0.784 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|UART_tx     ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.076      ;
; 0.841 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; uart_driver2:uart_driver2_inst|xcnt[0]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.133      ;
; 0.878 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.170      ;
; 0.891 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[1]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.183      ;
; 0.920 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.212      ;
; 0.925 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[1]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.217      ;
; 0.973 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 2.644      ; 4.120      ;
; 1.008 ; echo_driver:echo_driver_inst|r1_echo                                ; echo_driver:echo_driver_inst|r2_echo                                ; sys_clk                           ; sys_clk     ; 0.000        ; 0.100      ; 1.320      ;
; 1.017 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 1.907      ; 3.427      ;
; 1.031 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.323      ;
; 1.097 ; div_clk_us:div_clk_us_inst|cnt[5]                                   ; div_clk_us:div_clk_us_inst|cnt[5]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.059      ; 1.368      ;
; 1.100 ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; uart_driver2:uart_driver2_inst|cnt_clk[19]                          ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.394      ;
; 1.104 ; uart_driver2:uart_driver2_inst|cnt_clk[11]                          ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.396      ;
; 1.107 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[1]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 1.907      ; 3.517      ;
; 1.107 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[4]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 1.907      ; 3.517      ;
; 1.107 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[5]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 1.907      ; 3.517      ;
; 1.107 ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; uart_driver2:uart_driver2_inst|cnt_clk[13]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.079      ; 1.398      ;
; 1.108 ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[5] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; uart_driver2:uart_driver2_inst|cnt_clk[21]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.403      ;
; 1.115 ; uart_driver2:uart_driver2_inst|cnt_clk[10]                          ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.407      ;
; 1.116 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[7] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; uart_driver2:uart_driver2_inst|cnt_clk[1]                           ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; uart_driver2:uart_driver2_inst|cnt_clk[15]                          ; uart_driver2:uart_driver2_inst|cnt_clk[16]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[7] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[8] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; uart_driver2:uart_driver2_inst|cnt_clk[23]                          ; uart_driver2:uart_driver2_inst|cnt_clk[24]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[5] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.411      ;
; 1.120 ; uart_driver2:uart_driver2_inst|cnt_clk[18]                          ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.412      ;
; 1.120 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.412      ;
; 1.123 ; div_clk_us:div_clk_us_inst|cnt[1]                                   ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.059      ; 1.394      ;
; 1.125 ; uart_driver2:uart_driver2_inst|cnt_clk[16]                          ; uart_driver2:uart_driver2_inst|cnt_clk[17]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[8] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.417      ;
; 1.127 ; uart_driver2:uart_driver2_inst|cnt_clk[24]                          ; uart_driver2:uart_driver2_inst|cnt_clk[25]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.420      ;
; 1.130 ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; div_clk_us:div_clk_us_inst|cnt[3]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.059      ; 1.401      ;
; 1.147 ; uart_driver2:uart_driver2_inst|cnt_clk[19]                          ; uart_driver2:uart_driver2_inst|cnt_clk[19]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.439      ;
; 1.148 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[3]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 1.907      ; 3.558      ;
; 1.150 ; uart_driver2:uart_driver2_inst|cnt_clk[18]                          ; uart_driver2:uart_driver2_inst|cnt_clk[18]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.442      ;
; 1.151 ; uart_driver2:uart_driver2_inst|cnt_clk[11]                          ; uart_driver2:uart_driver2_inst|cnt_clk[11]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.443      ;
; 1.159 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.451      ;
; 1.171 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.463      ;
; 1.172 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.464      ;
; 1.181 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; uart_driver2:uart_driver2_inst|xcnt[0]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.473      ;
; 1.204 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.496      ;
; 1.223 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.515      ;
; 1.227 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[1]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.519      ;
; 1.228 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.520      ;
; 1.230 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[2]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.522      ;
; 1.231 ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; uart_driver2:uart_driver2_inst|cnt_clk[7]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.523      ;
; 1.231 ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.523      ;
; 1.232 ; uart_driver2:uart_driver2_inst|cnt_clk[21]                          ; uart_driver2:uart_driver2_inst|cnt_clk[23]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.080      ; 1.524      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_clk_us:div_clk_us_inst|cnt[0]'                                                                                                                                      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.745 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; trig_driver:trig_driver_inst|cnt[11] ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; trig_driver:trig_driver_inst|cnt[13] ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; trig_driver:trig_driver_inst|cnt[1]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; trig_driver:trig_driver_inst|cnt[17] ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.751 ; trig_driver:trig_driver_inst|cnt[9]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.753 ; trig_driver:trig_driver_inst|cnt[12] ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; trig_driver:trig_driver_inst|cnt[15] ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.762 ; echo_driver:echo_driver_inst|cnt[3]  ; echo_driver:echo_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; echo_driver:echo_driver_inst|cnt[1]  ; echo_driver:echo_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; trig_driver:trig_driver_inst|cnt[5]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; echo_driver:echo_driver_inst|cnt[15] ; echo_driver:echo_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; echo_driver:echo_driver_inst|cnt[2]  ; echo_driver:echo_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; echo_driver:echo_driver_inst|cnt[6]  ; echo_driver:echo_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; echo_driver:echo_driver_inst|cnt[14] ; echo_driver:echo_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; trig_driver:trig_driver_inst|cnt[16] ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; echo_driver:echo_driver_inst|cnt[12] ; echo_driver:echo_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; echo_driver:echo_driver_inst|cnt[10] ; echo_driver:echo_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.769 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.771 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.786 ; echo_driver:echo_driver_inst|cnt[5]  ; echo_driver:echo_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.078      ;
; 0.786 ; echo_driver:echo_driver_inst|cnt[13] ; echo_driver:echo_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.078      ;
; 0.787 ; echo_driver:echo_driver_inst|cnt[11] ; echo_driver:echo_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.079      ;
; 0.788 ; echo_driver:echo_driver_inst|cnt[7]  ; echo_driver:echo_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.080      ;
; 0.788 ; echo_driver:echo_driver_inst|cnt[9]  ; echo_driver:echo_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.080      ;
; 0.790 ; echo_driver:echo_driver_inst|cnt[4]  ; echo_driver:echo_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.082      ;
; 0.790 ; echo_driver:echo_driver_inst|cnt[8]  ; echo_driver:echo_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.082      ;
; 0.811 ; echo_driver:echo_driver_inst|cnt[0]  ; echo_driver:echo_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.103      ;
; 0.958 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.251      ;
; 0.962 ; trig_driver:trig_driver_inst|cnt[18] ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.255      ;
; 0.998 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.291      ;
; 1.099 ; trig_driver:trig_driver_inst|cnt[13] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; trig_driver:trig_driver_inst|cnt[11] ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; trig_driver:trig_driver_inst|cnt[1]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; trig_driver:trig_driver_inst|cnt[17] ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.105 ; trig_driver:trig_driver_inst|cnt[9]  ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.398      ;
; 1.108 ; trig_driver:trig_driver_inst|cnt[15] ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.114 ; trig_driver:trig_driver_inst|cnt[12] ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.407      ;
; 1.117 ; echo_driver:echo_driver_inst|cnt[1]  ; echo_driver:echo_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; echo_driver:echo_driver_inst|cnt[3]  ; echo_driver:echo_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; trig_driver:trig_driver_inst|cnt[5]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.123 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.416      ;
; 1.123 ; trig_driver:trig_driver_inst|cnt[12] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.416      ;
; 1.126 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; echo_driver:echo_driver_inst|cnt[2]  ; echo_driver:echo_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; echo_driver:echo_driver_inst|cnt[6]  ; echo_driver:echo_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; trig_driver:trig_driver_inst|cnt[16] ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; echo_driver:echo_driver_inst|cnt[14] ; echo_driver:echo_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; echo_driver:echo_driver_inst|cnt[12] ; echo_driver:echo_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; echo_driver:echo_driver_inst|cnt[10] ; echo_driver:echo_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.132 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.079      ; 1.423      ;
; 1.132 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.135 ; echo_driver:echo_driver_inst|cnt[6]  ; echo_driver:echo_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; echo_driver:echo_driver_inst|cnt[2]  ; echo_driver:echo_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; trig_driver:trig_driver_inst|cnt[16] ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.137 ; echo_driver:echo_driver_inst|cnt[12] ; echo_driver:echo_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; echo_driver:echo_driver_inst|cnt[10] ; echo_driver:echo_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.141 ; echo_driver:echo_driver_inst|cnt[5]  ; echo_driver:echo_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.433      ;
; 1.141 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.079      ; 1.432      ;
; 1.141 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; echo_driver:echo_driver_inst|cnt[13] ; echo_driver:echo_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.433      ;
; 1.142 ; echo_driver:echo_driver_inst|cnt[9]  ; echo_driver:echo_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.434      ;
; 1.142 ; echo_driver:echo_driver_inst|cnt[7]  ; echo_driver:echo_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.434      ;
; 1.142 ; echo_driver:echo_driver_inst|cnt[11] ; echo_driver:echo_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.434      ;
; 1.149 ; echo_driver:echo_driver_inst|cnt[0]  ; echo_driver:echo_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.441      ;
; 1.151 ; echo_driver:echo_driver_inst|cnt[4]  ; echo_driver:echo_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.443      ;
; 1.151 ; echo_driver:echo_driver_inst|cnt[8]  ; echo_driver:echo_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.443      ;
; 1.154 ; trig_driver:trig_driver_inst|cnt[14] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.447      ;
; 1.158 ; echo_driver:echo_driver_inst|cnt[0]  ; echo_driver:echo_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.450      ;
; 1.160 ; echo_driver:echo_driver_inst|cnt[4]  ; echo_driver:echo_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; echo_driver:echo_driver_inst|cnt[8]  ; echo_driver:echo_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.452      ;
; 1.230 ; trig_driver:trig_driver_inst|cnt[13] ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.230 ; trig_driver:trig_driver_inst|cnt[11] ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.230 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; trig_driver:trig_driver_inst|cnt[1]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.236 ; trig_driver:trig_driver_inst|cnt[9]  ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.529      ;
; 1.239 ; trig_driver:trig_driver_inst|cnt[13] ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.239 ; trig_driver:trig_driver_inst|cnt[11] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.239 ; trig_driver:trig_driver_inst|cnt[15] ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.239 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; trig_driver:trig_driver_inst|cnt[1]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.245 ; trig_driver:trig_driver_inst|cnt[9]  ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.538      ;
; 1.248 ; trig_driver:trig_driver_inst|cnt[5]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; echo_driver:echo_driver_inst|cnt[1]  ; echo_driver:echo_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; trig_driver:trig_driver_inst|cnt[15] ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; echo_driver:echo_driver_inst|cnt[3]  ; echo_driver:echo_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.254 ; trig_driver:trig_driver_inst|cnt[12] ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.547      ;
; 1.256 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.079      ; 1.547      ;
; 1.257 ; trig_driver:trig_driver_inst|cnt[5]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; echo_driver:echo_driver_inst|cnt[1]  ; echo_driver:echo_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; echo_driver:echo_driver_inst|cnt[3]  ; echo_driver:echo_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.081      ; 1.551      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                       ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 26.86 MHz  ; 26.86 MHz       ; sys_clk                           ;      ;
; 235.52 MHz ; 235.52 MHz      ; div_clk_us:div_clk_us_inst|cnt[0] ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                          ;
+-----------------------------------+---------+---------------+
; Clock                             ; Slack   ; End Point TNS ;
+-----------------------------------+---------+---------------+
; sys_clk                           ; -36.232 ; -760.786      ;
; div_clk_us:div_clk_us_inst|cnt[0] ; -3.246  ; -91.924       ;
+-----------------------------------+---------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; sys_clk                           ; 0.402 ; 0.000         ;
; div_clk_us:div_clk_us_inst|cnt[0] ; 0.693 ; 0.000         ;
+-----------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; sys_clk                           ; -3.000 ; -142.778      ;
; div_clk_us:div_clk_us_inst|cnt[0] ; -1.487 ; -52.045       ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                               ;
+---------+-----------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -36.232 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 37.624     ;
; -36.232 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 37.624     ;
; -36.232 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 37.624     ;
; -36.158 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 37.550     ;
; -36.158 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 37.550     ;
; -36.158 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 37.550     ;
; -36.100 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 37.492     ;
; -36.100 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 37.492     ;
; -36.100 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 37.492     ;
; -35.738 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 36.667     ;
; -35.709 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 36.638     ;
; -35.709 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 36.638     ;
; -35.413 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 36.342     ;
; -35.387 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 36.803     ;
; -35.384 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 36.313     ;
; -35.384 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 36.313     ;
; -35.313 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 36.729     ;
; -35.259 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 36.188     ;
; -35.255 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 36.671     ;
; -35.230 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 36.159     ;
; -35.230 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 36.159     ;
; -34.322 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 35.714     ;
; -34.322 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 35.714     ;
; -34.322 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 35.714     ;
; -34.049 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.474     ;
; -33.988 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.413     ;
; -33.987 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.412     ;
; -33.987 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.412     ;
; -33.984 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.409     ;
; -33.981 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.406     ;
; -33.923 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.348     ;
; -33.922 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.347     ;
; -33.922 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.347     ;
; -33.920 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.345     ;
; -33.919 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.344     ;
; -33.919 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.344     ;
; -33.896 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.321     ;
; -33.842 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.267     ;
; -33.835 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.260     ;
; -33.834 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.259     ;
; -33.834 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.259     ;
; -33.781 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.206     ;
; -33.780 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.205     ;
; -33.780 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 35.205     ;
; -33.758 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 34.687     ;
; -33.729 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 34.658     ;
; -33.729 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 34.658     ;
; -33.477 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 34.893     ;
; -32.567 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 33.992     ;
; -32.506 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 33.931     ;
; -32.505 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 33.930     ;
; -32.505 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 33.930     ;
; -32.243 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 33.635     ;
; -32.243 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 33.635     ;
; -32.243 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 33.635     ;
; -31.435 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 32.364     ;
; -31.406 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 32.335     ;
; -31.406 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 32.335     ;
; -31.398 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 32.814     ;
; -30.418 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 31.843     ;
; -30.357 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 31.782     ;
; -30.356 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 31.781     ;
; -30.356 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 31.781     ;
; -30.254 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.084     ; 31.172     ;
; -30.236 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.084     ; 31.154     ;
; -30.137 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.084     ; 31.055     ;
; -30.088 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.084     ; 31.006     ;
; -30.061 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.084     ; 30.979     ;
; -29.922 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.084     ; 30.840     ;
; -29.881 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.084     ; 30.799     ;
; -29.564 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 30.956     ;
; -29.564 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 30.956     ;
; -29.564 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.390      ; 30.956     ;
; -29.159 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 30.088     ;
; -29.130 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 30.059     ;
; -29.130 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 30.059     ;
; -28.962 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.329     ;
; -28.962 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.329     ;
; -28.957 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.324     ;
; -28.944 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.311     ;
; -28.944 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.311     ;
; -28.939 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.306     ;
; -28.845 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.212     ;
; -28.845 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.212     ;
; -28.840 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.207     ;
; -28.796 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.163     ;
; -28.796 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.163     ;
; -28.791 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.158     ;
; -28.769 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.136     ;
; -28.769 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.136     ;
; -28.764 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 30.131     ;
; -28.719 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.414      ; 30.135     ;
; -28.630 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 29.997     ;
; -28.630 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 29.997     ;
; -28.625 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 29.992     ;
; -28.589 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 29.956     ;
; -28.589 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 29.956     ;
; -28.584 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.365      ; 29.951     ;
; -28.164 ; echo_driver:echo_driver_inst|data_r[11] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.084     ; 29.082     ;
; -27.995 ; echo_driver:echo_driver_inst|data_r[11] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.423      ; 29.420     ;
+---------+-----------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_clk_us:div_clk_us_inst|cnt[0]'                                                                                                                                       ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -3.246 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.175      ;
; -3.246 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.175      ;
; -3.246 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.175      ;
; -3.246 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.175      ;
; -3.246 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.175      ;
; -3.246 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.175      ;
; -3.246 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.175      ;
; -3.246 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.175      ;
; -3.246 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.175      ;
; -3.182 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.111      ;
; -3.182 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.111      ;
; -3.182 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.111      ;
; -3.182 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.111      ;
; -3.182 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.111      ;
; -3.182 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.111      ;
; -3.182 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.111      ;
; -3.182 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.111      ;
; -3.182 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.111      ;
; -3.180 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.109      ;
; -3.180 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.109      ;
; -3.180 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.109      ;
; -3.180 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.109      ;
; -3.180 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.109      ;
; -3.180 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.109      ;
; -3.180 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.109      ;
; -3.180 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.109      ;
; -3.180 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 4.109      ;
; -3.037 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.966      ;
; -3.037 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.966      ;
; -3.037 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.966      ;
; -3.037 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.966      ;
; -3.037 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.966      ;
; -3.037 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.966      ;
; -3.037 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.966      ;
; -3.037 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.966      ;
; -3.037 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.966      ;
; -3.035 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.964      ;
; -3.035 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.964      ;
; -3.035 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.964      ;
; -3.035 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.964      ;
; -3.035 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.964      ;
; -3.035 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.964      ;
; -3.035 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.964      ;
; -3.035 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.964      ;
; -3.035 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.964      ;
; -2.880 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.809      ;
; -2.880 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.809      ;
; -2.880 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.809      ;
; -2.880 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.809      ;
; -2.880 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.809      ;
; -2.880 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.809      ;
; -2.880 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.809      ;
; -2.880 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.809      ;
; -2.880 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.809      ;
; -2.785 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.073     ; 3.714      ;
; -2.711 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.638      ;
; -2.711 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.638      ;
; -2.711 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.638      ;
; -2.711 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.638      ;
; -2.711 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.638      ;
; -2.711 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.638      ;
; -2.711 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.638      ;
; -2.711 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.638      ;
; -2.711 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.638      ;
; -2.711 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.638      ;
; -2.709 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.636      ;
; -2.709 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.636      ;
; -2.709 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.636      ;
; -2.709 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.636      ;
; -2.709 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.636      ;
; -2.709 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.636      ;
; -2.709 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.636      ;
; -2.709 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.636      ;
; -2.709 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.636      ;
; -2.709 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.636      ;
; -2.705 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.632      ;
; -2.705 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.632      ;
; -2.705 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.632      ;
; -2.705 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.632      ;
; -2.705 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.632      ;
; -2.705 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.632      ;
; -2.705 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.632      ;
; -2.705 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.632      ;
; -2.705 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.632      ;
; -2.705 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.075     ; 3.632      ;
; -2.699 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.071     ; 3.630      ;
; -2.699 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.071     ; 3.630      ;
; -2.699 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.071     ; 3.630      ;
; -2.699 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.071     ; 3.630      ;
; -2.699 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.071     ; 3.630      ;
; -2.699 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.071     ; 3.630      ;
; -2.699 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.071     ; 3.630      ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.402 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|UART_tx     ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|UART_tx     ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_driver2:uart_driver2_inst|xcnt[3]                              ; uart_driver2:uart_driver2_inst|xcnt[3]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_driver2:uart_driver2_inst|xcnt[2]                              ; uart_driver2:uart_driver2_inst|xcnt[2]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_driver2:uart_driver2_inst|xcnt[1]                              ; uart_driver2:uart_driver2_inst|xcnt[1]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_driver2:uart_driver2_inst|xcnt[0]                              ; uart_driver2:uart_driver2_inst|xcnt[0]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[2]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[2]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[1]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[1]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.476 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.743      ;
; 0.600 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.867      ;
; 0.692 ; uart_driver2:uart_driver2_inst|cnt_clk[10]                          ; uart_driver2:uart_driver2_inst|cnt_clk[10]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; uart_driver2:uart_driver2_inst|cnt_clk[21]                          ; uart_driver2:uart_driver2_inst|cnt_clk[21]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.966      ;
; 0.702 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.969      ;
; 0.704 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[8] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[8] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[5] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[5] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.972      ;
; 0.707 ; uart_driver2:uart_driver2_inst|cnt_clk[16]                          ; uart_driver2:uart_driver2_inst|cnt_clk[16]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_driver2:uart_driver2_inst|cnt_clk[13]                          ; uart_driver2:uart_driver2_inst|cnt_clk[13]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; uart_driver2:uart_driver2_inst|cnt_clk[17]                          ; uart_driver2:uart_driver2_inst|cnt_clk[17]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_driver2:uart_driver2_inst|cnt_clk[15]                          ; uart_driver2:uart_driver2_inst|cnt_clk[15]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_driver2:uart_driver2_inst|cnt_clk[7]                           ; uart_driver2:uart_driver2_inst|cnt_clk[7]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_driver2:uart_driver2_inst|cnt_clk[1]                           ; uart_driver2:uart_driver2_inst|cnt_clk[1]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; uart_driver2:uart_driver2_inst|cnt_clk[24]                          ; uart_driver2:uart_driver2_inst|cnt_clk[24]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[7] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[7] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; uart_driver2:uart_driver2_inst|cnt_clk[23]                          ; uart_driver2:uart_driver2_inst|cnt_clk[23]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; uart_driver2:uart_driver2_inst|cnt_clk[25]                          ; uart_driver2:uart_driver2_inst|cnt_clk[25]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.978      ;
; 0.715 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.982      ;
; 0.719 ; echo_driver:echo_driver_inst|data_r[2]                              ; uart_driver2:uart_driver2_inst|cm_hund[1]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; div_clk_us:div_clk_us_inst|cnt[3]                                   ; div_clk_us:div_clk_us_inst|cnt[3]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.044      ; 0.959      ;
; 0.724 ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.044      ; 0.963      ;
; 0.731 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|UART_tx     ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 0.998      ;
; 0.789 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; uart_driver2:uart_driver2_inst|xcnt[0]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.056      ;
; 0.819 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.086      ;
; 0.836 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[1]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.103      ;
; 0.840 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[1]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.107      ;
; 0.849 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.116      ;
; 0.945 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.212      ;
; 0.955 ; echo_driver:echo_driver_inst|r1_echo                                ; echo_driver:echo_driver_inst|r2_echo                                ; sys_clk                           ; sys_clk     ; 0.000        ; 0.090      ; 1.240      ;
; 0.970 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 2.431      ; 3.866      ;
; 1.005 ; div_clk_us:div_clk_us_inst|cnt[5]                                   ; div_clk_us:div_clk_us_inst|cnt[5]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.051      ; 1.251      ;
; 1.011 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 1.777      ; 3.253      ;
; 1.012 ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.279      ;
; 1.013 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; uart_driver2:uart_driver2_inst|cnt_clk[13]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.071      ; 1.279      ;
; 1.015 ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; uart_driver2:uart_driver2_inst|cnt_clk[19]                          ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; uart_driver2:uart_driver2_inst|cnt_clk[21]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.285      ;
; 1.021 ; uart_driver2:uart_driver2_inst|cnt_clk[11]                          ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[7] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.288      ;
; 1.024 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[5] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.291      ;
; 1.026 ; uart_driver2:uart_driver2_inst|cnt_clk[16]                          ; uart_driver2:uart_driver2_inst|cnt_clk[17]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.293      ;
; 1.026 ; uart_driver2:uart_driver2_inst|cnt_clk[10]                          ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; uart_driver2:uart_driver2_inst|cnt_clk[24]                          ; uart_driver2:uart_driver2_inst|cnt_clk[25]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[5] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.296      ;
; 1.032 ; uart_driver2:uart_driver2_inst|cnt_clk[1]                           ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; uart_driver2:uart_driver2_inst|cnt_clk[15]                          ; uart_driver2:uart_driver2_inst|cnt_clk[16]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; uart_driver2:uart_driver2_inst|cnt_clk[18]                          ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[7] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[8] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.301      ;
; 1.034 ; uart_driver2:uart_driver2_inst|cnt_clk[23]                          ; uart_driver2:uart_driver2_inst|cnt_clk[24]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.301      ;
; 1.036 ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; div_clk_us:div_clk_us_inst|cnt[3]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.051      ; 1.282      ;
; 1.036 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[8] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.303      ;
; 1.039 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.306      ;
; 1.042 ; div_clk_us:div_clk_us_inst|cnt[1]                                   ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.051      ; 1.288      ;
; 1.054 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.321      ;
; 1.061 ; uart_driver2:uart_driver2_inst|cnt_clk[19]                          ; uart_driver2:uart_driver2_inst|cnt_clk[19]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.328      ;
; 1.065 ; uart_driver2:uart_driver2_inst|cnt_clk[18]                          ; uart_driver2:uart_driver2_inst|cnt_clk[18]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.332      ;
; 1.068 ; uart_driver2:uart_driver2_inst|cnt_clk[11]                          ; uart_driver2:uart_driver2_inst|cnt_clk[11]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.335      ;
; 1.079 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.346      ;
; 1.080 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.347      ;
; 1.109 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; uart_driver2:uart_driver2_inst|xcnt[0]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.376      ;
; 1.112 ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.379      ;
; 1.113 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.380      ;
; 1.114 ; uart_driver2:uart_driver2_inst|cnt_clk[19]                          ; uart_driver2:uart_driver2_inst|cnt_clk[21]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.381      ;
; 1.116 ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; uart_driver2:uart_driver2_inst|cnt_clk[7]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.383      ;
; 1.117 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.384      ;
; 1.117 ; uart_driver2:uart_driver2_inst|cnt_clk[21]                          ; uart_driver2:uart_driver2_inst|cnt_clk[23]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.384      ;
; 1.118 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[3]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 1.777      ; 3.360      ;
; 1.118 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[5] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.385      ;
; 1.119 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[2]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.386      ;
; 1.119 ; uart_driver2:uart_driver2_inst|cnt_clk[11]                          ; uart_driver2:uart_driver2_inst|cnt_clk[13]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.071      ; 1.385      ;
; 1.126 ; uart_driver2:uart_driver2_inst|cnt_clk[13]                          ; uart_driver2:uart_driver2_inst|cnt_clk[15]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.393      ;
; 1.126 ; uart_driver2:uart_driver2_inst|cnt_clk[1]                           ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.072      ; 1.393      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_clk_us:div_clk_us_inst|cnt[0]'                                                                                                                                       ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.693 ; trig_driver:trig_driver_inst|cnt[1]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; trig_driver:trig_driver_inst|cnt[11] ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; trig_driver:trig_driver_inst|cnt[13] ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.696 ; trig_driver:trig_driver_inst|cnt[17] ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.700 ; trig_driver:trig_driver_inst|cnt[9]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.700 ; trig_driver:trig_driver_inst|cnt[12] ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.700 ; trig_driver:trig_driver_inst|cnt[15] ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.706 ; echo_driver:echo_driver_inst|cnt[3]  ; echo_driver:echo_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; echo_driver:echo_driver_inst|cnt[1]  ; echo_driver:echo_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; trig_driver:trig_driver_inst|cnt[5]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; echo_driver:echo_driver_inst|cnt[6]  ; echo_driver:echo_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; echo_driver:echo_driver_inst|cnt[15] ; echo_driver:echo_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.711 ; echo_driver:echo_driver_inst|cnt[2]  ; echo_driver:echo_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; echo_driver:echo_driver_inst|cnt[12] ; echo_driver:echo_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; echo_driver:echo_driver_inst|cnt[10] ; echo_driver:echo_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; echo_driver:echo_driver_inst|cnt[14] ; echo_driver:echo_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; trig_driver:trig_driver_inst|cnt[16] ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.721 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.728 ; echo_driver:echo_driver_inst|cnt[5]  ; echo_driver:echo_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.728 ; echo_driver:echo_driver_inst|cnt[13] ; echo_driver:echo_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.729 ; echo_driver:echo_driver_inst|cnt[11] ; echo_driver:echo_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.731 ; echo_driver:echo_driver_inst|cnt[7]  ; echo_driver:echo_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.731 ; echo_driver:echo_driver_inst|cnt[9]  ; echo_driver:echo_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.734 ; echo_driver:echo_driver_inst|cnt[4]  ; echo_driver:echo_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.734 ; echo_driver:echo_driver_inst|cnt[8]  ; echo_driver:echo_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.756 ; echo_driver:echo_driver_inst|cnt[0]  ; echo_driver:echo_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.023      ;
; 0.861 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.129      ;
; 0.873 ; trig_driver:trig_driver_inst|cnt[18] ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.141      ;
; 0.885 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.153      ;
; 1.016 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; trig_driver:trig_driver_inst|cnt[11] ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; trig_driver:trig_driver_inst|cnt[1]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; trig_driver:trig_driver_inst|cnt[13] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; trig_driver:trig_driver_inst|cnt[14] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.287      ;
; 1.019 ; trig_driver:trig_driver_inst|cnt[12] ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; trig_driver:trig_driver_inst|cnt[17] ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.022 ; trig_driver:trig_driver_inst|cnt[15] ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.290      ;
; 1.024 ; trig_driver:trig_driver_inst|cnt[9]  ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.027 ; echo_driver:echo_driver_inst|cnt[6]  ; echo_driver:echo_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; echo_driver:echo_driver_inst|cnt[3]  ; echo_driver:echo_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; echo_driver:echo_driver_inst|cnt[2]  ; echo_driver:echo_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; trig_driver:trig_driver_inst|cnt[16] ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; echo_driver:echo_driver_inst|cnt[14] ; echo_driver:echo_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; echo_driver:echo_driver_inst|cnt[12] ; echo_driver:echo_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; echo_driver:echo_driver_inst|cnt[10] ; echo_driver:echo_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; echo_driver:echo_driver_inst|cnt[1]  ; echo_driver:echo_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; trig_driver:trig_driver_inst|cnt[5]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.034 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.034 ; trig_driver:trig_driver_inst|cnt[12] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.038 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.306      ;
; 1.042 ; echo_driver:echo_driver_inst|cnt[6]  ; echo_driver:echo_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.045 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; echo_driver:echo_driver_inst|cnt[2]  ; echo_driver:echo_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; echo_driver:echo_driver_inst|cnt[10] ; echo_driver:echo_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; echo_driver:echo_driver_inst|cnt[12] ; echo_driver:echo_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; trig_driver:trig_driver_inst|cnt[16] ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.049 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.071      ; 1.315      ;
; 1.049 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.050 ; echo_driver:echo_driver_inst|cnt[0]  ; echo_driver:echo_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.050 ; echo_driver:echo_driver_inst|cnt[5]  ; echo_driver:echo_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.050 ; echo_driver:echo_driver_inst|cnt[13] ; echo_driver:echo_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.051 ; echo_driver:echo_driver_inst|cnt[4]  ; echo_driver:echo_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.051 ; echo_driver:echo_driver_inst|cnt[11] ; echo_driver:echo_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.052 ; echo_driver:echo_driver_inst|cnt[8]  ; echo_driver:echo_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.319      ;
; 1.055 ; echo_driver:echo_driver_inst|cnt[9]  ; echo_driver:echo_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.322      ;
; 1.055 ; echo_driver:echo_driver_inst|cnt[7]  ; echo_driver:echo_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.322      ;
; 1.066 ; echo_driver:echo_driver_inst|cnt[0]  ; echo_driver:echo_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.333      ;
; 1.068 ; echo_driver:echo_driver_inst|cnt[4]  ; echo_driver:echo_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.335      ;
; 1.068 ; echo_driver:echo_driver_inst|cnt[8]  ; echo_driver:echo_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.335      ;
; 1.114 ; trig_driver:trig_driver_inst|cnt[1]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.382      ;
; 1.114 ; trig_driver:trig_driver_inst|cnt[11] ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.382      ;
; 1.115 ; trig_driver:trig_driver_inst|cnt[13] ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.383      ;
; 1.115 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.383      ;
; 1.121 ; echo_driver:echo_driver_inst|cnt[3]  ; echo_driver:echo_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; trig_driver:trig_driver_inst|cnt[15] ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.390      ;
; 1.123 ; trig_driver:trig_driver_inst|cnt[9]  ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.391      ;
; 1.126 ; trig_driver:trig_driver_inst|cnt[5]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; echo_driver:echo_driver_inst|cnt[1]  ; echo_driver:echo_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.393      ;
; 1.137 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.071      ; 1.403      ;
; 1.138 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.139 ; trig_driver:trig_driver_inst|cnt[11] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.139 ; trig_driver:trig_driver_inst|cnt[1]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.140 ; trig_driver:trig_driver_inst|cnt[13] ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.408      ;
; 1.140 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.408      ;
; 1.141 ; trig_driver:trig_driver_inst|cnt[12] ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.409      ;
; 1.144 ; echo_driver:echo_driver_inst|cnt[13] ; echo_driver:echo_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.411      ;
; 1.144 ; echo_driver:echo_driver_inst|cnt[11] ; echo_driver:echo_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.411      ;
; 1.144 ; echo_driver:echo_driver_inst|cnt[5]  ; echo_driver:echo_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.411      ;
; 1.144 ; trig_driver:trig_driver_inst|cnt[15] ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.412      ;
; 1.146 ; trig_driver:trig_driver_inst|cnt[9]  ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.073      ; 1.414      ;
; 1.149 ; echo_driver:echo_driver_inst|cnt[6]  ; echo_driver:echo_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.072      ; 1.416      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                          ;
+-----------------------------------+---------+---------------+
; Clock                             ; Slack   ; End Point TNS ;
+-----------------------------------+---------+---------------+
; sys_clk                           ; -16.335 ; -311.662      ;
; div_clk_us:div_clk_us_inst|cnt[0] ; -0.931  ; -22.281       ;
+-----------------------------------+---------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; sys_clk                           ; 0.187 ; 0.000         ;
; div_clk_us:div_clk_us_inst|cnt[0] ; 0.298 ; 0.000         ;
+-----------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; sys_clk                           ; -3.000 ; -103.304      ;
; div_clk_us:div_clk_us_inst|cnt[0] ; -1.000 ; -35.000       ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                               ;
+---------+-----------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.335 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 17.491     ;
; -16.335 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 17.491     ;
; -16.335 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 17.491     ;
; -16.311 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 17.467     ;
; -16.311 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 17.467     ;
; -16.311 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 17.467     ;
; -16.238 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 17.394     ;
; -16.238 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 17.394     ;
; -16.238 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 17.394     ;
; -16.223 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 17.174     ;
; -16.183 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 17.134     ;
; -16.183 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 17.134     ;
; -16.028 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 16.979     ;
; -15.988 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 16.939     ;
; -15.988 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 16.939     ;
; -15.953 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 16.904     ;
; -15.913 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 16.864     ;
; -15.913 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 16.864     ;
; -15.864 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.172      ; 17.023     ;
; -15.840 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.172      ; 16.999     ;
; -15.767 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.172      ; 16.926     ;
; -15.566 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.728     ;
; -15.566 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.728     ;
; -15.565 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.727     ;
; -15.565 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.727     ;
; -15.510 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 16.666     ;
; -15.510 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 16.666     ;
; -15.510 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 16.666     ;
; -15.494 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.656     ;
; -15.494 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.656     ;
; -15.493 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.655     ;
; -15.493 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.655     ;
; -15.440 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.602     ;
; -15.440 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.602     ;
; -15.439 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.601     ;
; -15.439 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.601     ;
; -15.423 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.585     ;
; -15.423 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.585     ;
; -15.422 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.584     ;
; -15.422 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.584     ;
; -15.380 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.542     ;
; -15.380 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.542     ;
; -15.379 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.541     ;
; -15.379 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 16.541     ;
; -15.250 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 16.201     ;
; -15.210 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 16.161     ;
; -15.210 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 16.161     ;
; -15.039 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.172      ; 16.198     ;
; -14.810 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 15.972     ;
; -14.810 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 15.972     ;
; -14.809 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 15.971     ;
; -14.809 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 15.971     ;
; -14.523 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 15.679     ;
; -14.523 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 15.679     ;
; -14.523 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 15.679     ;
; -14.221 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 15.172     ;
; -14.181 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 15.132     ;
; -14.181 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 15.132     ;
; -14.053 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.172      ; 15.212     ;
; -13.813 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 14.758     ;
; -13.797 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 14.959     ;
; -13.797 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|cm_unit[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 14.959     ;
; -13.796 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|cm_unit[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 14.958     ;
; -13.796 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|cm_unit[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 14.958     ;
; -13.786 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 14.731     ;
; -13.741 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 14.686     ;
; -13.706 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 14.651     ;
; -13.704 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 14.649     ;
; -13.618 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 14.563     ;
; -13.606 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 14.551     ;
; -13.318 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_ten[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 14.474     ;
; -13.318 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_ten[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 14.474     ;
; -13.318 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_ten[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.169      ; 14.474     ;
; -13.244 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.380     ;
; -13.243 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.379     ;
; -13.240 ; echo_driver:echo_driver_inst|data_r[15] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.376     ;
; -13.217 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.353     ;
; -13.216 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.352     ;
; -13.213 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.349     ;
; -13.188 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_hund[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 14.139     ;
; -13.172 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.308     ;
; -13.171 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.307     ;
; -13.168 ; echo_driver:echo_driver_inst|data_r[17] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.304     ;
; -13.148 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_hund[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 14.099     ;
; -13.148 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_hund[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 14.099     ;
; -13.137 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.273     ;
; -13.136 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.272     ;
; -13.135 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.271     ;
; -13.134 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.270     ;
; -13.133 ; echo_driver:echo_driver_inst|data_r[12] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.269     ;
; -13.131 ; echo_driver:echo_driver_inst|data_r[14] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.267     ;
; -13.049 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.185     ;
; -13.048 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.184     ;
; -13.045 ; echo_driver:echo_driver_inst|data_r[16] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.181     ;
; -13.037 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|point_1[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.173     ;
; -13.036 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|point_1[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.172     ;
; -13.033 ; echo_driver:echo_driver_inst|data_r[18] ; uart_driver2:uart_driver2_inst|point_1[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.149      ; 14.169     ;
; -12.867 ; echo_driver:echo_driver_inst|data_r[13] ; uart_driver2:uart_driver2_inst|cm_ten[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.172      ; 14.026     ;
; -12.801 ; echo_driver:echo_driver_inst|data_r[11] ; uart_driver2:uart_driver2_inst|point_1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.042     ; 13.746     ;
; -12.569 ; echo_driver:echo_driver_inst|data_r[11] ; uart_driver2:uart_driver2_inst|cm_unit[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.175      ; 13.731     ;
+---------+-----------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_clk_us:div_clk_us_inst|cnt[0]'                                                                                                                                      ;
+--------+-------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                              ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.931 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.882      ;
; -0.931 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.882      ;
; -0.931 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.882      ;
; -0.931 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.882      ;
; -0.931 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.882      ;
; -0.931 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.882      ;
; -0.931 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.882      ;
; -0.931 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.882      ;
; -0.931 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.882      ;
; -0.884 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.835      ;
; -0.884 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.835      ;
; -0.882 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.833      ;
; -0.882 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.833      ;
; -0.882 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.833      ;
; -0.882 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.833      ;
; -0.882 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.833      ;
; -0.882 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.833      ;
; -0.882 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.833      ;
; -0.882 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.833      ;
; -0.882 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.833      ;
; -0.814 ; trig_driver:trig_driver_inst|cnt[6] ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.765      ;
; -0.814 ; trig_driver:trig_driver_inst|cnt[6] ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.765      ;
; -0.814 ; trig_driver:trig_driver_inst|cnt[6] ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.765      ;
; -0.814 ; trig_driver:trig_driver_inst|cnt[6] ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.765      ;
; -0.814 ; trig_driver:trig_driver_inst|cnt[6] ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.765      ;
; -0.814 ; trig_driver:trig_driver_inst|cnt[6] ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.765      ;
; -0.814 ; trig_driver:trig_driver_inst|cnt[6] ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.765      ;
; -0.814 ; trig_driver:trig_driver_inst|cnt[6] ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.765      ;
; -0.814 ; trig_driver:trig_driver_inst|cnt[6] ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.765      ;
; -0.796 ; trig_driver:trig_driver_inst|cnt[8] ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.747      ;
; -0.796 ; trig_driver:trig_driver_inst|cnt[8] ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.747      ;
; -0.796 ; trig_driver:trig_driver_inst|cnt[8] ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.747      ;
; -0.796 ; trig_driver:trig_driver_inst|cnt[8] ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.747      ;
; -0.796 ; trig_driver:trig_driver_inst|cnt[8] ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.747      ;
; -0.796 ; trig_driver:trig_driver_inst|cnt[8] ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.747      ;
; -0.796 ; trig_driver:trig_driver_inst|cnt[8] ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.747      ;
; -0.796 ; trig_driver:trig_driver_inst|cnt[8] ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.747      ;
; -0.796 ; trig_driver:trig_driver_inst|cnt[8] ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.747      ;
; -0.774 ; trig_driver:trig_driver_inst|cnt[3] ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; trig_driver:trig_driver_inst|cnt[3] ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; trig_driver:trig_driver_inst|cnt[3] ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; trig_driver:trig_driver_inst|cnt[3] ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; trig_driver:trig_driver_inst|cnt[3] ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; trig_driver:trig_driver_inst|cnt[3] ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; trig_driver:trig_driver_inst|cnt[3] ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; trig_driver:trig_driver_inst|cnt[3] ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; trig_driver:trig_driver_inst|cnt[3] ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.725      ;
; -0.710 ; trig_driver:trig_driver_inst|cnt[0] ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.661      ;
; -0.710 ; trig_driver:trig_driver_inst|cnt[0] ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.661      ;
; -0.710 ; trig_driver:trig_driver_inst|cnt[0] ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.661      ;
; -0.710 ; trig_driver:trig_driver_inst|cnt[0] ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.661      ;
; -0.710 ; trig_driver:trig_driver_inst|cnt[0] ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.661      ;
; -0.710 ; trig_driver:trig_driver_inst|cnt[0] ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.661      ;
; -0.710 ; trig_driver:trig_driver_inst|cnt[0] ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.661      ;
; -0.710 ; trig_driver:trig_driver_inst|cnt[0] ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.661      ;
; -0.710 ; trig_driver:trig_driver_inst|cnt[0] ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.661      ;
; -0.667 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.616      ;
; -0.667 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.616      ;
; -0.667 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.616      ;
; -0.667 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.616      ;
; -0.667 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.616      ;
; -0.667 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.616      ;
; -0.667 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.616      ;
; -0.667 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.616      ;
; -0.667 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.616      ;
; -0.667 ; trig_driver:trig_driver_inst|cnt[2] ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.616      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.588      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.588      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.588      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.588      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.588      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.588      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.588      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.588      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.588      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[7] ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.588      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[1] ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.590      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[1] ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.590      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[1] ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.590      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[1] ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.590      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[1] ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.590      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[1] ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.590      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[1] ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.590      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[1] ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.590      ;
; -0.639 ; trig_driver:trig_driver_inst|cnt[1] ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.036     ; 1.590      ;
; -0.638 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.587      ;
; -0.638 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.587      ;
; -0.638 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.587      ;
; -0.638 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.587      ;
; -0.638 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.587      ;
; -0.638 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.587      ;
; -0.638 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.587      ;
; -0.638 ; trig_driver:trig_driver_inst|cnt[4] ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 1.000        ; -0.038     ; 1.587      ;
+--------+-------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.187 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|UART_tx     ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|UART_tx     ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_driver2:uart_driver2_inst|xcnt[3]                              ; uart_driver2:uart_driver2_inst|xcnt[3]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_driver2:uart_driver2_inst|xcnt[2]                              ; uart_driver2:uart_driver2_inst|xcnt[2]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_driver2:uart_driver2_inst|xcnt[1]                              ; uart_driver2:uart_driver2_inst|xcnt[1]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_driver2:uart_driver2_inst|xcnt[0]                              ; uart_driver2:uart_driver2_inst|xcnt[0]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[2]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[2]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[1]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[1]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.209 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.329      ;
; 0.258 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 1.210      ; 1.687      ;
; 0.264 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.384      ;
; 0.270 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[4]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 0.842      ; 1.331      ;
; 0.270 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[5]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 0.842      ; 1.331      ;
; 0.271 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[1]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 0.842      ; 1.332      ;
; 0.296 ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; uart_driver2:uart_driver2_inst|cnt_clk[10]                          ; uart_driver2:uart_driver2_inst|cnt_clk[10]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; uart_driver2:uart_driver2_inst|cnt_clk[21]                          ; uart_driver2:uart_driver2_inst|cnt_clk[21]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[8] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[8] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_driver2:uart_driver2_inst|cnt_clk[13]                          ; uart_driver2:uart_driver2_inst|cnt_clk[13]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[5] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[5] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_driver2:uart_driver2_inst|cnt_clk[24]                          ; uart_driver2:uart_driver2_inst|cnt_clk[24]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_driver2:uart_driver2_inst|cnt_clk[17]                          ; uart_driver2:uart_driver2_inst|cnt_clk[17]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_driver2:uart_driver2_inst|cnt_clk[16]                          ; uart_driver2:uart_driver2_inst|cnt_clk[16]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_driver2:uart_driver2_inst|cnt_clk[15]                          ; uart_driver2:uart_driver2_inst|cnt_clk[15]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_driver2:uart_driver2_inst|cnt_clk[7]                           ; uart_driver2:uart_driver2_inst|cnt_clk[7]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_driver2:uart_driver2_inst|cnt_clk[1]                           ; uart_driver2:uart_driver2_inst|cnt_clk[1]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; uart_driver2:uart_driver2_inst|cnt_clk[25]                          ; uart_driver2:uart_driver2_inst|cnt_clk[25]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; uart_driver2:uart_driver2_inst|cnt_clk[23]                          ; uart_driver2:uart_driver2_inst|cnt_clk[23]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[7] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[7] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.428      ;
; 0.312 ; div_clk_us:div_clk_us_inst|cnt[3]                                   ; div_clk_us:div_clk_us_inst|cnt[3]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.022      ; 0.418      ;
; 0.312 ; echo_driver:echo_driver_inst|data_r[2]                              ; uart_driver2:uart_driver2_inst|cm_hund[1]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.022      ; 0.419      ;
; 0.315 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|UART_tx     ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.435      ;
; 0.335 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 0.842      ; 1.396      ;
; 0.351 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; uart_driver2:uart_driver2_inst|xcnt[0]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.471      ;
; 0.359 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.479      ;
; 0.369 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.489      ;
; 0.378 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[1]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.498      ;
; 0.391 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[1]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.511      ;
; 0.393 ; echo_driver:echo_driver_inst|r1_echo                                ; echo_driver:echo_driver_inst|r2_echo                                ; sys_clk                           ; sys_clk     ; 0.000        ; 0.043      ; 0.520      ;
; 0.398 ; div_clk_us:div_clk_us_inst|cnt[0]                                   ; div_clk_us:div_clk_us_inst|cnt[3]                                   ; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk     ; 0.000        ; 0.842      ; 1.459      ;
; 0.433 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.553      ;
; 0.434 ; div_clk_us:div_clk_us_inst|cnt[5]                                   ; div_clk_us:div_clk_us_inst|cnt[5]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.027      ; 0.545      ;
; 0.446 ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.567      ;
; 0.448 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; uart_driver2:uart_driver2_inst|cnt_clk[19]                          ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.570      ;
; 0.450 ; uart_driver2:uart_driver2_inst|cnt_clk[11]                          ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.571      ;
; 0.453 ; uart_driver2:uart_driver2_inst|cnt_clk[19]                          ; uart_driver2:uart_driver2_inst|cnt_clk[19]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; uart_driver2:uart_driver2_inst|cnt_clk[1]                           ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[5] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; uart_driver2:uart_driver2_inst|cnt_clk[15]                          ; uart_driver2:uart_driver2_inst|cnt_clk[16]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; uart_driver2:uart_driver2_inst|cnt_clk[18]                          ; uart_driver2:uart_driver2_inst|cnt_clk[18]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; uart_driver2:uart_driver2_inst|cnt_clk[13]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; uart_driver2:uart_driver2_inst|cnt_clk[23]                          ; uart_driver2:uart_driver2_inst|cnt_clk[24]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; uart_driver2:uart_driver2_inst|cnt_clk[11]                          ; uart_driver2:uart_driver2_inst|cnt_clk[11]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[7] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[8] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; uart_driver2:uart_driver2_inst|cnt_clk[21]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; uart_driver2:uart_driver2_inst|cnt_clk[2]                           ; uart_driver2:uart_driver2_inst|cnt_clk[4]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; uart_driver2:uart_driver2_inst|cnt_clk[10]                          ; uart_driver2:uart_driver2_inst|cnt_clk[12]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.579      ;
; 0.460 ; div_clk_us:div_clk_us_inst|cnt[1]                                   ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.027      ; 0.571      ;
; 0.460 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[0] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[2] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[5] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[7] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; uart_driver2:uart_driver2_inst|cnt_clk[18]                          ; uart_driver2:uart_driver2_inst|cnt_clk[20]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; uart_driver2:uart_driver2_inst|cnt_clk[16]                          ; uart_driver2:uart_driver2_inst|cnt_clk[17]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; uart_driver2:uart_driver2_inst|cnt_clk[24]                          ; uart_driver2:uart_driver2_inst|cnt_clk[25]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.584      ;
; 0.465 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[6] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[8] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; div_clk_us:div_clk_us_inst|cnt[2]                                   ; div_clk_us:div_clk_us_inst|cnt[3]                                   ; sys_clk                           ; sys_clk     ; 0.000        ; 0.027      ; 0.577      ;
; 0.471 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; uart_driver2:uart_driver2_inst|xcnt[0]                              ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.591      ;
; 0.485 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[0]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.605      ;
; 0.487 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.607      ;
; 0.488 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.608      ;
; 0.494 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[1]  ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[4] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|flag_bit    ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.614      ;
; 0.496 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_bit[3]  ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|tx_en       ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.616      ;
; 0.509 ; uart_driver2:uart_driver2_inst|cnt_clk[3]                           ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; uart_driver2:uart_driver2_inst|cnt_clk[5]                           ; uart_driver2:uart_driver2_inst|cnt_clk[7]                           ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; uart_driver2:uart_driver2_inst|cnt_clk[21]                          ; uart_driver2:uart_driver2_inst|cnt_clk[23]                          ; sys_clk                           ; sys_clk     ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[1] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[3] ; uart_driver2:uart_driver2_inst|uart_send:uart_send_inst|cnt_baud[5] ; sys_clk                           ; sys_clk     ; 0.000        ; 0.036      ; 0.631      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_clk_us:div_clk_us_inst|cnt[0]'                                                                                                                                       ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.298 ; trig_driver:trig_driver_inst|cnt[1]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; trig_driver:trig_driver_inst|cnt[11] ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; trig_driver:trig_driver_inst|cnt[13] ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; trig_driver:trig_driver_inst|cnt[17] ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; trig_driver:trig_driver_inst|cnt[9]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.302 ; trig_driver:trig_driver_inst|cnt[12] ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; trig_driver:trig_driver_inst|cnt[15] ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; echo_driver:echo_driver_inst|cnt[15] ; echo_driver:echo_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; echo_driver:echo_driver_inst|cnt[1]  ; echo_driver:echo_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; echo_driver:echo_driver_inst|cnt[3]  ; echo_driver:echo_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; echo_driver:echo_driver_inst|cnt[6]  ; echo_driver:echo_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; trig_driver:trig_driver_inst|cnt[16] ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; trig_driver:trig_driver_inst|cnt[5]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; echo_driver:echo_driver_inst|cnt[2]  ; echo_driver:echo_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; echo_driver:echo_driver_inst|cnt[14] ; echo_driver:echo_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; echo_driver:echo_driver_inst|cnt[12] ; echo_driver:echo_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; echo_driver:echo_driver_inst|cnt[10] ; echo_driver:echo_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.316 ; echo_driver:echo_driver_inst|cnt[5]  ; echo_driver:echo_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; echo_driver:echo_driver_inst|cnt[11] ; echo_driver:echo_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; echo_driver:echo_driver_inst|cnt[13] ; echo_driver:echo_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; echo_driver:echo_driver_inst|cnt[7]  ; echo_driver:echo_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; echo_driver:echo_driver_inst|cnt[9]  ; echo_driver:echo_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; echo_driver:echo_driver_inst|cnt[4]  ; echo_driver:echo_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; echo_driver:echo_driver_inst|cnt[8]  ; echo_driver:echo_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.328 ; echo_driver:echo_driver_inst|cnt[0]  ; echo_driver:echo_driver_inst|cnt[0]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.370 ; trig_driver:trig_driver_inst|cnt[6]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.490      ;
; 0.372 ; trig_driver:trig_driver_inst|cnt[18] ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.493      ;
; 0.381 ; trig_driver:trig_driver_inst|cnt[10] ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.502      ;
; 0.447 ; trig_driver:trig_driver_inst|cnt[13] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; trig_driver:trig_driver_inst|cnt[11] ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; trig_driver:trig_driver_inst|cnt[1]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; trig_driver:trig_driver_inst|cnt[17] ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.449 ; trig_driver:trig_driver_inst|cnt[9]  ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.570      ;
; 0.450 ; trig_driver:trig_driver_inst|cnt[14] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; trig_driver:trig_driver_inst|cnt[15] ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.454 ; echo_driver:echo_driver_inst|cnt[1]  ; echo_driver:echo_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; echo_driver:echo_driver_inst|cnt[3]  ; echo_driver:echo_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; trig_driver:trig_driver_inst|cnt[5]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; trig_driver:trig_driver_inst|cnt[12] ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; trig_driver:trig_driver_inst|cnt[12] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; trig_driver:trig_driver_inst|cnt[16] ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; echo_driver:echo_driver_inst|cnt[6]  ; echo_driver:echo_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; echo_driver:echo_driver_inst|cnt[14] ; echo_driver:echo_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; echo_driver:echo_driver_inst|cnt[2]  ; echo_driver:echo_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; echo_driver:echo_driver_inst|cnt[5]  ; echo_driver:echo_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; echo_driver:echo_driver_inst|cnt[13] ; echo_driver:echo_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; echo_driver:echo_driver_inst|cnt[11] ; echo_driver:echo_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; echo_driver:echo_driver_inst|cnt[10] ; echo_driver:echo_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; echo_driver:echo_driver_inst|cnt[12] ; echo_driver:echo_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; echo_driver:echo_driver_inst|cnt[9]  ; echo_driver:echo_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; echo_driver:echo_driver_inst|cnt[7]  ; echo_driver:echo_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; trig_driver:trig_driver_inst|cnt[16] ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; echo_driver:echo_driver_inst|cnt[6]  ; echo_driver:echo_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; trig_driver:trig_driver_inst|cnt[2]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; echo_driver:echo_driver_inst|cnt[2]  ; echo_driver:echo_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; echo_driver:echo_driver_inst|cnt[12] ; echo_driver:echo_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; echo_driver:echo_driver_inst|cnt[10] ; echo_driver:echo_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; trig_driver:trig_driver_inst|cnt[8]  ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.471 ; trig_driver:trig_driver_inst|cnt[4]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.475 ; echo_driver:echo_driver_inst|cnt[0]  ; echo_driver:echo_driver_inst|cnt[1]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.477 ; echo_driver:echo_driver_inst|cnt[4]  ; echo_driver:echo_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; echo_driver:echo_driver_inst|cnt[8]  ; echo_driver:echo_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.478 ; echo_driver:echo_driver_inst|cnt[0]  ; echo_driver:echo_driver_inst|cnt[2]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.480 ; echo_driver:echo_driver_inst|cnt[4]  ; echo_driver:echo_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.480 ; echo_driver:echo_driver_inst|cnt[8]  ; echo_driver:echo_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.510 ; trig_driver:trig_driver_inst|cnt[13] ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; trig_driver:trig_driver_inst|cnt[11] ; trig_driver:trig_driver_inst|cnt[13] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; trig_driver:trig_driver_inst|cnt[1]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; trig_driver:trig_driver_inst|cnt[9]  ; trig_driver:trig_driver_inst|cnt[11] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; trig_driver:trig_driver_inst|cnt[13] ; trig_driver:trig_driver_inst|cnt[16] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; trig_driver:trig_driver_inst|cnt[11] ; trig_driver:trig_driver_inst|cnt[14] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; trig_driver:trig_driver_inst|cnt[1]  ; trig_driver:trig_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; trig_driver:trig_driver_inst|cnt[15] ; trig_driver:trig_driver_inst|cnt[17] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.635      ;
; 0.514 ; trig_driver:trig_driver_inst|cnt[3]  ; trig_driver:trig_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; trig_driver:trig_driver_inst|cnt[9]  ; trig_driver:trig_driver_inst|cnt[12] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.636      ;
; 0.517 ; echo_driver:echo_driver_inst|cnt[1]  ; echo_driver:echo_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; trig_driver:trig_driver_inst|cnt[15] ; trig_driver:trig_driver_inst|cnt[18] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; echo_driver:echo_driver_inst|cnt[3]  ; echo_driver:echo_driver_inst|cnt[5]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; trig_driver:trig_driver_inst|cnt[5]  ; trig_driver:trig_driver_inst|cnt[7]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; echo_driver:echo_driver_inst|cnt[1]  ; echo_driver:echo_driver_inst|cnt[4]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; echo_driver:echo_driver_inst|cnt[3]  ; echo_driver:echo_driver_inst|cnt[6]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; trig_driver:trig_driver_inst|cnt[5]  ; trig_driver:trig_driver_inst|cnt[8]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[9]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.524 ; trig_driver:trig_driver_inst|cnt[0]  ; trig_driver:trig_driver_inst|cnt[3]  ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; trig_driver:trig_driver_inst|cnt[7]  ; trig_driver:trig_driver_inst|cnt[10] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.526 ; trig_driver:trig_driver_inst|cnt[12] ; trig_driver:trig_driver_inst|cnt[15] ; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 0.000        ; 0.037      ; 0.647      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; -39.724  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  div_clk_us:div_clk_us_inst|cnt[0] ; -3.540   ; 0.298 ; N/A      ; N/A     ; -1.487              ;
;  sys_clk                           ; -39.724  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                    ; -938.781 ; 0.0   ; 0.0      ; 0.0     ; -194.823            ;
;  div_clk_us:div_clk_us_inst|cnt[0] ; -101.478 ; 0.000 ; N/A      ; N/A     ; -52.045             ;
;  sys_clk                           ; -837.303 ; 0.000 ; N/A      ; N/A     ; -142.778            ;
+------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; trig          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; echo                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trig          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trig          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trig          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 943          ; 0        ; 0        ; 0        ;
; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk                           ; 246          ; 9        ; 0        ; 0        ;
; sys_clk                           ; sys_clk                           ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; 943          ; 0        ; 0        ; 0        ;
; div_clk_us:div_clk_us_inst|cnt[0] ; sys_clk                           ; 246          ; 9        ; 0        ; 0        ;
; sys_clk                           ; sys_clk                           ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 146   ; 146  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                       ;
+-----------------------------------+-----------------------------------+------+-------------+
; Target                            ; Clock                             ; Type ; Status      ;
+-----------------------------------+-----------------------------------+------+-------------+
; div_clk_us:div_clk_us_inst|cnt[0] ; div_clk_us:div_clk_us_inst|cnt[0] ; Base ; Constrained ;
; sys_clk                           ; sys_clk                           ; Base ; Constrained ;
+-----------------------------------+-----------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; echo       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; trig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; echo       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; trig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Jul 30 17:11:41 2023
Info: Command: quartus_sta HC_SR04_uart -c HC_SR04_uart
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'HC_SR04_uart.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name div_clk_us:div_clk_us_inst|cnt[0] div_clk_us:div_clk_us_inst|cnt[0]
    Info (332105): create_clock -period 1.000 -name sys_clk sys_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -39.724
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -39.724            -837.303 sys_clk 
    Info (332119):    -3.540            -101.478 div_clk_us:div_clk_us_inst|cnt[0] 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 sys_clk 
    Info (332119):     0.745               0.000 div_clk_us:div_clk_us_inst|cnt[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -142.778 sys_clk 
    Info (332119):    -1.487             -52.045 div_clk_us:div_clk_us_inst|cnt[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -36.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -36.232            -760.786 sys_clk 
    Info (332119):    -3.246             -91.924 div_clk_us:div_clk_us_inst|cnt[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 sys_clk 
    Info (332119):     0.693               0.000 div_clk_us:div_clk_us_inst|cnt[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -142.778 sys_clk 
    Info (332119):    -1.487             -52.045 div_clk_us:div_clk_us_inst|cnt[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -16.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.335            -311.662 sys_clk 
    Info (332119):    -0.931             -22.281 div_clk_us:div_clk_us_inst|cnt[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 sys_clk 
    Info (332119):     0.298               0.000 div_clk_us:div_clk_us_inst|cnt[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -103.304 sys_clk 
    Info (332119):    -1.000             -35.000 div_clk_us:div_clk_us_inst|cnt[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Sun Jul 30 17:11:43 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


