#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Jan 05 19:59:45 2016
# Process ID: 4480
# Log file: C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/example_top.vds
# Journal file: C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source example_top.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k325tffg900-2
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:kc705:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files -quiet {{C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/mig_7series_0_synth_1/mig_7series_0.dcp}}
# set_property used_in_implementation false [get_files {{C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/mig_7series_0_synth_1/mig_7series_0.dcp}}]
# read_verilog -library xil_defaultlib {
#   {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_gen_chk.v}
#   {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v}
#   {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v}
#   {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v}
#   {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_tg.v}
#   {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v}
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_gen_chk.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_tg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v]
# read_xdc {{C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/constrs_1/imports/par/example_top.xdc}}
# set_property used_in_implementation false [get_files {{C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/constrs_1/imports/par/example_top.xdc}}]
# set_property processing_order EARLY [get_files {{C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/constrs_1/imports/par/example_top.xdc}}]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.cache/wt} [current_project]
# set_property parent.project_dir {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example} [current_project]
# catch { write_hwdef -file example_top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top example_top -part xc7k325tffg900-2
Command: synth_design -top example_top -part xc7k325tffg900-2

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
WARNING: [Synth 8-2507] parameter declaration becomes local in mig_7series_v2_1_tg with formal parameter declaration list [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v:166]
WARNING: [Synth 8-2507] parameter declaration becomes local in mig_7series_v2_1_axi4_wrapper with formal parameter declaration list [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v:201]
WARNING: [Synth 8-2507] parameter declaration becomes local in mig_7series_v2_1_axi4_wrapper with formal parameter declaration list [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v:208]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 244.789 ; gain = 78.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'example_top' [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:74]
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 16777215 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter ENFORCE_RD_WR bound to: 0 - type: integer 
	Parameter ENFORCE_RD_WR_CMD bound to: 8'b00010001 
	Parameter ENFORCE_RD_WR_PATTERN bound to: 3'b000 
	Parameter C_EN_WRAP_TRANS bound to: 0 - type: integer 
	Parameter C_AXI_NBURST_TEST bound to: 0 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter TG_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASK_SIZE bound to: 8 - type: integer 
	Parameter DBG_WR_STS_WIDTH bound to: 40 - type: integer 
	Parameter DBG_RD_STS_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/.Xil/Vivado-4480-SP-W7X64-VM/realtime/mig_7series_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (1#1) [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/.Xil/Vivado-4480-SP-W7X64-VM/realtime/mig_7series_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_axi4_tg' [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_tg.v:69]
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_NBURST_SUPPORT bound to: 0 - type: integer 
	Parameter C_EN_WRAP_TRANS bound to: 0 - type: integer 
	Parameter C_BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter C_END_ADDRESS bound to: 16777215 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer 
	Parameter DBG_WR_STS_WIDTH bound to: 40 - type: integer 
	Parameter DBG_RD_STS_WIDTH bound to: 40 - type: integer 
	Parameter ENFORCE_RD_WR bound to: 0 - type: integer 
	Parameter ENFORCE_RD_WR_CMD bound to: 8'b00010001 
	Parameter EN_UPSIZER bound to: 0 - type: integer 
	Parameter ENFORCE_RD_WR_PATTERN bound to: 3'b000 
	Parameter CTL_SIG_WIDTH bound to: 3 - type: integer 
	Parameter RD_STS_WIDTH bound to: 16 - type: integer 
	Parameter WDG_TIMER_WIDTH bound to: 11 - type: integer 
	Parameter WR_STS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_axi4_wrapper' [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v:69]
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_NBURST_SUPPORT bound to: 0 - type: integer 
	Parameter C_BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter C_END_ADDRESS bound to: 16777215 - type: integer 
	Parameter CTL_SIG_WIDTH bound to: 3 - type: integer 
	Parameter WR_STS_WIDTH bound to: 16 - type: integer 
	Parameter RD_STS_WIDTH bound to: 16 - type: integer 
	Parameter EN_UPSIZER bound to: 0 - type: integer 
	Parameter WDG_TIMER_WIDTH bound to: 11 - type: integer 
	Parameter AXI_WRIDLE bound to: 9'b000000000 
	Parameter AXI_WRCTL bound to: 9'b000000001 
	Parameter AXI_WRRDY bound to: 9'b000000010 
	Parameter AXI_WRDAT bound to: 9'b000000011 
	Parameter AXI_WRDAT_WT bound to: 9'b000000100 
	Parameter AXI_WRDAT_LST bound to: 9'b000000101 
	Parameter AXI_WRDAT_DMY bound to: 9'b000000110 
	Parameter AXI_WRRESP_WT bound to: 9'b000000111 
	Parameter AXI_WRTO bound to: 9'b000001000 
	Parameter AXI_RDIDLE bound to: 6'b000000 
	Parameter AXI_RDCTL bound to: 6'b000001 
	Parameter AXI_RDDAT bound to: 6'b000010 
	Parameter AXI_RDDAT_LST bound to: 6'b000011 
	Parameter AXI_RDDAT_WT bound to: 6'b000100 
	Parameter AXI_RDTO bound to: 6'b000101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v:374]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v:664]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_axi4_wrapper' (2#1) [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_tg' [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v:68]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_NBURST_SUPPORT bound to: 0 - type: integer 
	Parameter C_BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter C_END_ADDRESS bound to: 16777215 - type: integer 
	Parameter C_EN_WRAP_TRANS bound to: 0 - type: integer 
	Parameter CTL_SIG_WIDTH bound to: 3 - type: integer 
	Parameter WR_STS_WIDTH bound to: 16 - type: integer 
	Parameter RD_STS_WIDTH bound to: 16 - type: integer 
	Parameter DBG_WR_STS_WIDTH bound to: 40 - type: integer 
	Parameter DBG_RD_STS_WIDTH bound to: 40 - type: integer 
	Parameter ENFORCE_RD_WR bound to: 0 - type: integer 
	Parameter ENFORCE_RD_WR_CMD bound to: 8'b00010001 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer 
	Parameter ENFORCE_RD_WR_PATTERN bound to: 3'b000 
	Parameter TG_IDLE bound to: 9'b000000000 
	Parameter TG_GEN_PRBS bound to: 9'b000000001 
	Parameter TG_WR_CMD bound to: 9'b000000010 
	Parameter TG_WR_DATA bound to: 9'b000000011 
	Parameter TG_WR_DONE bound to: 9'b000000100 
	Parameter TG_RD_CMD bound to: 9'b000000101 
	Parameter TG_RD_DATA bound to: 9'b000000110 
	Parameter TG_UPDT_CNTR bound to: 9'b000000111 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_data_gen_chk' [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_gen_chk.v:69]
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_data_gen_chk' (3#1) [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_gen_chk.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_cmd_prbs_gen_axi' [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: SPARTAN6 - type: string 
	Parameter ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter PRBS_CMD bound to: BLEN - type: string 
	Parameter PRBS_WIDTH bound to: 32 - type: integer 
	Parameter SEED_WIDTH bound to: 32 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer 
	Parameter PRBS_EADDR bound to: 8192 - type: integer 
	Parameter PRBS_SADDR bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_cmd_prbs_gen_axi' (4#1) [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_cmd_prbs_gen_axi__parameterized0' [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX7 - type: string 
	Parameter ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter PRBS_CMD bound to: ADDRESS - type: string 
	Parameter PRBS_WIDTH bound to: 32 - type: integer 
	Parameter SEED_WIDTH bound to: 32 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer 
	Parameter PRBS_EADDR bound to: 16777215 - type: integer 
	Parameter PRBS_SADDR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_cmd_prbs_gen_axi__parameterized0' (4#1) [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v:232]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_tg' (5#1) [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_axi4_tg' (6#1) [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_tg.v:69]
WARNING: [Synth 8-689] width (1) of port connection 'axi_wlock' does not match port width (2) of module 'mig_7series_v2_1_axi4_tg' [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:849]
WARNING: [Synth 8-689] width (1) of port connection 'axi_wd_wid' does not match port width (4) of module 'mig_7series_v2_1_axi4_tg' [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:856]
WARNING: [Synth 8-689] width (1) of port connection 'axi_rlock' does not match port width (2) of module 'mig_7series_v2_1_axi4_tg' [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:875]
INFO: [Synth 8-256] done synthesizing module 'example_top' (7#1) [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 270.734 ; gain = 104.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/.Xil/Vivado-4480-SP-W7X64-VM/dcp/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/.Xil/Vivado-4480-SP-W7X64-VM/dcp/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/constrs_1/imports/par/example_top.xdc]
Finished Parsing XDC File [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/constrs_1/imports/par/example_top.xdc]
Parsing XDC File [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 547.379 ; gain = 380.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for sys_clk_p. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for sys_clk_n. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for init_calib_complete. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for sys_rst. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[63]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[62]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[61]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[60]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[59]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[58]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[57]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[56]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[55]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[54]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[53]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[52]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[51]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[50]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[49]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[48]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[47]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[46]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[45]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[44]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[43]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[42]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[41]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[40]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[39]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[38]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[37]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[36]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[35]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[34]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[33]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[32]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[7]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[6]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[5]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[4]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[7]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[6]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[5]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[4]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[7]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[6]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[5]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[4]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  {C:/Users/Sam/Vivado Projects/ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.runs/synth_1/dont_buffer.xdc}, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 547.379 ; gain = 380.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 547.379 ; gain = 380.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              512 Bit    Registers := 5     
	               32 Bit    Registers := 8     
	               30 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 62    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   6 Input     32 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 12    
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      7 Bit        Muxes := 15    
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module example_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_1_axi4_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 5     
	               30 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 12    
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 14    
	   2 Input      6 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 24    
Module mig_7series_v2_1_data_gen_chk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_1_cmd_prbs_gen_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mig_7series_v2_1_cmd_prbs_gen_axi__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_1_tg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module mig_7series_v2_1_axi4_tg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 547.430 ; gain = 380.895
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 547.430 ; gain = 380.895
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 547.430 ; gain = 380.895
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_axi4_tg_inst/traffic_gen_inst/\curr_addr2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_axi4_tg_inst/traffic_gen_inst/\curr_addr1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_axi4_tg_inst/traffic_gen_inst/cmd_err_dbg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_axi4_tg_inst/axi4_wrapper_inst/\ctl_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_axi4_tg_inst/axi4_wrapper_inst/\ctl_w_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_axi4_tg_inst/axi4_wrapper_inst/\addr_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_axi4_tg_inst/axi4_wrapper_inst/\addr_w_reg[29] )
WARNING: [Synth 8-3332] Sequential element (\rd_len_cntr_reg[7] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\rd_len_cntr_reg[6] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\rd_len_cntr_reg[5] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\rd_len_cntr_reg[4] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\rd_len_cntr_reg[3] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\rd_len_cntr_reg[2] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\rd_len_cntr_reg[1] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\rd_len_cntr_reg[0] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\bresp_r_reg[1] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\bresp_r_reg[0] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\brespid_r_reg[3] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\brespid_r_reg[2] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\brespid_r_reg[1] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\brespid_r_reg[0] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\wrdata_fsm_sts_reg[2] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\wrdata_fsm_sts_reg[1] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\wrdata_fsm_sts_reg[0] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (err_resp_reg) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (rrid_err_reg) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\ctl_w_reg[1] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (wrap_w_reg) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[479] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[478] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[477] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[476] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[475] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[474] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[473] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[472] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[471] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[470] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[469] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[468] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[467] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[466] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[465] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[464] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[463] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[462] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[461] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[460] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[459] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[458] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[457] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[456] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[455] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[454] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[453] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[452] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[451] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[450] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[449] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[448] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[447] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[446] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[445] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[444] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[443] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[442] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[441] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[440] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[439] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[438] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[437] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[436] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[435] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[434] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[433] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[432] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[431] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[430] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[429] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[428] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[427] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[426] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[425] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[424] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[423] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[422] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[421] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[420] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[419] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[418] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[417] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[416] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[415] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[414] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[413] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[412] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[411] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[410] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[409] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[408] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[407] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[406] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[405] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[404] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[403] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[402] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
WARNING: [Synth 8-3332] Sequential element (\data_axi_wr.axi_wd_data_reg[401] ) is unused and will be removed from module mig_7series_v2_1_axi4_wrapper.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 581.758 ; gain = 415.223
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 581.758 ; gain = 415.223
Finished Parallel Section  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 581.758 ; gain = 415.223
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:05 . Memory (MB): peak = 609.012 ; gain = 442.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 610.871 ; gain = 444.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:15 . Memory (MB): peak = 650.555 ; gain = 484.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 650.555 ; gain = 484.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 650.555 ; gain = 484.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:17 . Memory (MB): peak = 650.555 ; gain = 484.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mig_7series_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |mig_7series_0 |     1|
|2     |CARRY4        |    10|
|3     |LUT1          |    40|
|4     |LUT2          |    51|
|5     |LUT3          |    54|
|6     |LUT4          |   642|
|7     |LUT5          |   116|
|8     |LUT6          |   343|
|9     |FDRE          |  1487|
|10    |FDSE          |    80|
|11    |OBUF          |     1|
+------+--------------+------+

Report Instance Areas: 
+------+------------------------+--------------------------------------------------+------+
|      |Instance                |Module                                            |Cells |
+------+------------------------+--------------------------------------------------+------+
|1     |top                     |                                                  |  3395|
|2     |  u_axi4_tg_inst        |mig_7series_v2_1_axi4_tg                          |  2821|
|3     |    axi4_wrapper_inst   |mig_7series_v2_1_axi4_wrapper                     |  2230|
|4     |    traffic_gen_inst    |mig_7series_v2_1_tg                               |   591|
|5     |      addr_gen_inst     |mig_7series_v2_1_cmd_prbs_gen_axi__parameterized0 |    95|
|6     |      blen_gen_inst     |mig_7series_v2_1_cmd_prbs_gen_axi                 |    53|
|7     |      data_gen_chk_inst |mig_7series_v2_1_data_gen_chk                     |   199|
+------+------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 650.555 ; gain = 484.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1607 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:19 . Memory (MB): peak = 650.555 ; gain = 484.020
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:20 . Memory (MB): peak = 650.555 ; gain = 456.039
# write_checkpoint example_top.dcp
# report_utilization -file example_top_utilization_synth.rpt -pb example_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 650.555 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 05 20:01:11 2016...
