<ns0:svg xmlns:ns0="http://www.w3.org/2000/svg" xmlns:ns1="http://www.w3.org/1999/xlink" width="576pt" height="55pt" viewBox="0.00 0.00 576.00 54.60">
<ns0:g id="graph0" class="graph" transform="scale(0.67 0.67) rotate(0) translate(4 78)">
<ns0:title>inheritancef2f225670c</ns0:title>

<ns0:g id="node1" class="node">
<ns0:title>AssignmentMixin</ns0:title>
<ns0:g id="a_node1"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.Common.html#pyVHDLModel.Common.AssignmentMixin" ns1:title="A mixin-class for all assignment statements." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="247,-74 146,-74 146,-55 247,-55 247,-74" />
<ns0:text text-anchor="middle" x="196.5" y="-62" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">AssignmentMixin</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="node5" class="node">
<ns0:title>SignalAssignmentMixin</ns0:title>
<ns0:g id="a_node5"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.Common.html#pyVHDLModel.Common.SignalAssignmentMixin" ns1:title="A mixin-class for all signal assignment statements." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="414,-74 283,-74 283,-55 414,-55 414,-74" />
<ns0:text text-anchor="middle" x="348.5" y="-62" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">SignalAssignmentMixin</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge5" class="edge">
<ns0:title>AssignmentMixin-&gt;SignalAssignmentMixin</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M247.03,-64.5C256.86,-64.5 267.35,-64.5 277.7,-64.5" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="277.77,-66.25 282.77,-64.5 277.77,-62.75 277.77,-66.25" />
</ns0:g>

<ns0:g id="node2" class="node">
<ns0:title>ConcurrentConditionalSignalAssignment</ns0:title>
<ns0:g id="a_node2"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.Concurrent.html#pyVHDLModel.Concurrent.ConcurrentConditionalSignalAssignment" ns1:title="ConcurrentConditionalSignalAssignment" target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="857,-55 644,-55 644,-36 857,-36 857,-55" />
<ns0:text text-anchor="middle" x="750.5" y="-43" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">ConcurrentConditionalSignalAssignment</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="node3" class="node">
<ns0:title>ConcurrentSignalAssignment</ns0:title>
<ns0:g id="a_node3"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.Concurrent.html#pyVHDLModel.Concurrent.ConcurrentSignalAssignment" ns1:title="A base-class for concurrent signal assignments." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="608,-55 450,-55 450,-36 608,-36 608,-55" />
<ns0:text text-anchor="middle" x="529" y="-43" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">ConcurrentSignalAssignment</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge1" class="edge">
<ns0:title>ConcurrentSignalAssignment-&gt;ConcurrentConditionalSignalAssignment</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M608.01,-45.5C617.96,-45.5 628.3,-45.5 638.64,-45.5" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="638.72,-47.25 643.72,-45.5 638.72,-43.75 638.72,-47.25" />
</ns0:g>

<ns0:g id="node4" class="node">
<ns0:title>ConcurrentStatement</ns0:title>
<ns0:g id="a_node4"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.Concurrent.html#pyVHDLModel.Concurrent.ConcurrentStatement" ns1:title="A base-class for all concurrent statements." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="409,-37 288,-37 288,-18 409,-18 409,-37" />
<ns0:text text-anchor="middle" x="348.5" y="-25" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">ConcurrentStatement</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge2" class="edge">
<ns0:title>ConcurrentStatement-&gt;ConcurrentSignalAssignment</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M409.43,-33.54C420.78,-34.69 432.83,-35.9 444.74,-37.1" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="444.69,-38.86 449.84,-37.62 445.04,-35.38 444.69,-38.86" />
</ns0:g>

<ns0:g id="edge3" class="edge">
<ns0:title>SignalAssignmentMixin-&gt;ConcurrentSignalAssignment</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M414.19,-57.61C424.14,-56.56 434.53,-55.45 444.81,-54.36" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="445.06,-56.09 449.84,-53.82 444.69,-52.61 445.06,-56.09" />
</ns0:g>

<ns0:g id="node6" class="node">
<ns0:title>Statement</ns0:title>
<ns0:g id="a_node6"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.Common.html#pyVHDLModel.Common.Statement" ns1:title="A ``Statement`` is a base-class for all statements." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="230.5,-37 162.5,-37 162.5,-18 230.5,-18 230.5,-37" />
<ns0:text text-anchor="middle" x="196.5" y="-25" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">Statement</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge4" class="edge">
<ns0:title>Statement-&gt;ConcurrentStatement</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M230.79,-27.5C246.1,-27.5 264.8,-27.5 282.71,-27.5" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="282.74,-29.25 287.74,-27.5 282.74,-25.75 282.74,-29.25" />
</ns0:g>

<ns0:g id="node7" class="node">
<ns0:title>LabeledEntityMixin</ns0:title>
<ns0:g id="a_node7"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.Base.html#pyVHDLModel.Base.LabeledEntityMixin" ns1:title="A ``LabeledEntityMixin`` is a mixin class for all VHDL entities that can have labels." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="110,-56 0,-56 0,-37 110,-37 110,-56" />
<ns0:text text-anchor="middle" x="55" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">LabeledEntityMixin</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge7" class="edge">
<ns0:title>LabeledEntityMixin-&gt;Statement</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M110.33,-39.1C126,-36.97 142.77,-34.68 157.24,-32.71" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="157.75,-34.41 162.47,-32 157.27,-30.94 157.75,-34.41" />
</ns0:g>

<ns0:g id="node8" class="node">
<ns0:title>ModelEntity</ns0:title>
<ns0:g id="a_node8"><ns0:a ns1:href="../pyVHDLModel/pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" ns1:title="``ModelEntity`` is the base-class for all classes in the VHDL language model, except for mixin classes (see multiple" target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="92.5,-19 17.5,-19 17.5,0 92.5,0 92.5,-19" />
<ns0:text text-anchor="middle" x="55" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">ModelEntity</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge6" class="edge">
<ns0:title>ModelEntity-&gt;Statement</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M92.65,-14.23C112.6,-16.8 137.24,-19.98 157.4,-22.58" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="157.25,-24.33 162.43,-23.23 157.69,-20.86 157.25,-24.33" />
</ns0:g>
</ns0:g>
</ns0:svg>