
Motor_Driver_Board_V1.0_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009814  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08009920  08009920  0000a920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800999c  0800999c  0000b18c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800999c  0800999c  0000b18c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800999c  0800999c  0000b18c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800999c  0800999c  0000a99c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080099a0  080099a0  0000a9a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000018c  20000000  080099a4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001300  20000190  08009b30  0000b190  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001490  08009b30  0000b490  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b18c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001792d  00000000  00000000  0000b1b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004603  00000000  00000000  00022ae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001560  00000000  00000000  000270e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000104d  00000000  00000000  00028648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c25f  00000000  00000000  00029695  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ca05  00000000  00000000  000458f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091857  00000000  00000000  000622f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f3b50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055ac  00000000  00000000  000f3b94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000ab  00000000  00000000  000f9140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000190 	.word	0x20000190
 8000128:	00000000 	.word	0x00000000
 800012c:	08009908 	.word	0x08009908

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000194 	.word	0x20000194
 8000148:	08009908 	.word	0x08009908

0800014c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000152:	4b0c      	ldr	r3, [pc, #48]	@ (8000184 <MX_DMA_Init+0x38>)
 8000154:	695b      	ldr	r3, [r3, #20]
 8000156:	4a0b      	ldr	r2, [pc, #44]	@ (8000184 <MX_DMA_Init+0x38>)
 8000158:	f043 0301 	orr.w	r3, r3, #1
 800015c:	6153      	str	r3, [r2, #20]
 800015e:	4b09      	ldr	r3, [pc, #36]	@ (8000184 <MX_DMA_Init+0x38>)
 8000160:	695b      	ldr	r3, [r3, #20]
 8000162:	f003 0301 	and.w	r3, r3, #1
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800016a:	2200      	movs	r2, #0
 800016c:	2100      	movs	r1, #0
 800016e:	200f      	movs	r0, #15
 8000170:	f001 fa35 	bl	80015de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000174:	200f      	movs	r0, #15
 8000176:	f001 fa4e 	bl	8001616 <HAL_NVIC_EnableIRQ>

}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	40021000 	.word	0x40021000

08000188 <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b08a      	sub	sp, #40	@ 0x28
 800018c:	af00      	add	r7, sp, #0
  uint16_t pagestatus0 = 6, pagestatus1 = 6;
 800018e:	2306      	movs	r3, #6
 8000190:	847b      	strh	r3, [r7, #34]	@ 0x22
 8000192:	2306      	movs	r3, #6
 8000194:	843b      	strh	r3, [r7, #32]
  uint16_t varidx = 0;
 8000196:	2300      	movs	r3, #0
 8000198:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t eepromstatus = 0, readstatus = 0;
 800019a:	2300      	movs	r3, #0
 800019c:	83fb      	strh	r3, [r7, #30]
 800019e:	2300      	movs	r3, #0
 80001a0:	83bb      	strh	r3, [r7, #28]
  int16_t x = -1;
 80001a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80001a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef  flashstatus;
  uint32_t page_error = 0;
 80001a8:	2300      	movs	r3, #0
 80001aa:	617b      	str	r3, [r7, #20]
  FLASH_EraseInitTypeDef s_eraseinit;


  /* Get Page0 status */
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80001ac:	4ba0      	ldr	r3, [pc, #640]	@ (8000430 <EE_Init+0x2a8>)
 80001ae:	881b      	ldrh	r3, [r3, #0]
 80001b0:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* Get Page1 status */
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80001b2:	4ba0      	ldr	r3, [pc, #640]	@ (8000434 <EE_Init+0x2ac>)
 80001b4:	881b      	ldrh	r3, [r3, #0]
 80001b6:	843b      	strh	r3, [r7, #32]

  /* Fill EraseInit structure*/
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 80001b8:	2300      	movs	r3, #0
 80001ba:	607b      	str	r3, [r7, #4]
  s_eraseinit.PageAddress = PAGE0_ID;
 80001bc:	4b9c      	ldr	r3, [pc, #624]	@ (8000430 <EE_Init+0x2a8>)
 80001be:	60fb      	str	r3, [r7, #12]
  s_eraseinit.NbPages     = 1;
 80001c0:	2301      	movs	r3, #1
 80001c2:	613b      	str	r3, [r7, #16]

  /* Check for invalid header states and repair if necessary */
  switch (pagestatus0)
 80001c4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80001c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80001ca:	4293      	cmp	r3, r2
 80001cc:	d00b      	beq.n	80001e6 <EE_Init+0x5e>
 80001ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80001d2:	f280 8196 	bge.w	8000502 <EE_Init+0x37a>
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	f000 80f8 	beq.w	80003cc <EE_Init+0x244>
 80001dc:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80001e0:	4293      	cmp	r3, r2
 80001e2:	d050      	beq.n	8000286 <EE_Init+0xfe>
 80001e4:	e18d      	b.n	8000502 <EE_Init+0x37a>
  {
    case ERASED:
      if (pagestatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 80001e6:	8c3b      	ldrh	r3, [r7, #32]
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	d116      	bne.n	800021a <EE_Init+0x92>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 80001ec:	4890      	ldr	r0, [pc, #576]	@ (8000430 <EE_Init+0x2a8>)
 80001ee:	f000 f9a9 	bl	8000544 <EE_VerifyPageFullyErased>
 80001f2:	4603      	mov	r3, r0
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	f040 818e 	bne.w	8000516 <EE_Init+0x38e>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 80001fa:	f107 0214 	add.w	r2, r7, #20
 80001fe:	1d3b      	adds	r3, r7, #4
 8000200:	4611      	mov	r1, r2
 8000202:	4618      	mov	r0, r3
 8000204:	f001 fcda 	bl	8001bbc <HAL_FLASHEx_Erase>
 8000208:	4603      	mov	r3, r0
 800020a:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 800020c:	7efb      	ldrb	r3, [r7, #27]
 800020e:	2b00      	cmp	r3, #0
 8000210:	f000 8181 	beq.w	8000516 <EE_Init+0x38e>
          {
            return flashstatus;
 8000214:	7efb      	ldrb	r3, [r7, #27]
 8000216:	b29b      	uxth	r3, r3
 8000218:	e185      	b.n	8000526 <EE_Init+0x39e>
          }
        }
      }
      else if (pagestatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 800021a:	8c3b      	ldrh	r3, [r7, #32]
 800021c:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8000220:	4293      	cmp	r3, r2
 8000222:	d125      	bne.n	8000270 <EE_Init+0xe8>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000224:	4882      	ldr	r0, [pc, #520]	@ (8000430 <EE_Init+0x2a8>)
 8000226:	f000 f98d 	bl	8000544 <EE_VerifyPageFullyErased>
 800022a:	4603      	mov	r3, r0
 800022c:	2b00      	cmp	r3, #0
 800022e:	d10e      	bne.n	800024e <EE_Init+0xc6>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8000230:	f107 0214 	add.w	r2, r7, #20
 8000234:	1d3b      	adds	r3, r7, #4
 8000236:	4611      	mov	r1, r2
 8000238:	4618      	mov	r0, r3
 800023a:	f001 fcbf 	bl	8001bbc <HAL_FLASHEx_Erase>
 800023e:	4603      	mov	r3, r0
 8000240:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 8000242:	7efb      	ldrb	r3, [r7, #27]
 8000244:	2b00      	cmp	r3, #0
 8000246:	d002      	beq.n	800024e <EE_Init+0xc6>
          {
            return flashstatus;
 8000248:	7efb      	ldrb	r3, [r7, #27]
 800024a:	b29b      	uxth	r3, r3
 800024c:	e16b      	b.n	8000526 <EE_Init+0x39e>
          }
        }
        /* Mark Page1 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 800024e:	f04f 0200 	mov.w	r2, #0
 8000252:	f04f 0300 	mov.w	r3, #0
 8000256:	4977      	ldr	r1, [pc, #476]	@ (8000434 <EE_Init+0x2ac>)
 8000258:	2001      	movs	r0, #1
 800025a:	f001 fb57 	bl	800190c <HAL_FLASH_Program>
 800025e:	4603      	mov	r3, r0
 8000260:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 8000262:	7efb      	ldrb	r3, [r7, #27]
 8000264:	2b00      	cmp	r3, #0
 8000266:	f000 8156 	beq.w	8000516 <EE_Init+0x38e>
        {
          return flashstatus;
 800026a:	7efb      	ldrb	r3, [r7, #27]
 800026c:	b29b      	uxth	r3, r3
 800026e:	e15a      	b.n	8000526 <EE_Init+0x39e>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        flashstatus = EE_Format();
 8000270:	f000 f9fa 	bl	8000668 <EE_Format>
 8000274:	4603      	mov	r3, r0
 8000276:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 8000278:	7efb      	ldrb	r3, [r7, #27]
 800027a:	2b00      	cmp	r3, #0
 800027c:	f000 814b 	beq.w	8000516 <EE_Init+0x38e>
        {
          return flashstatus;
 8000280:	7efb      	ldrb	r3, [r7, #27]
 8000282:	b29b      	uxth	r3, r3
 8000284:	e14f      	b.n	8000526 <EE_Init+0x39e>
        }
      }
      break;

    case RECEIVE_DATA:
      if (pagestatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 8000286:	8c3b      	ldrh	r3, [r7, #32]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d163      	bne.n	8000354 <EE_Init+0x1cc>
      {
        /* Transfer data from Page1 to Page0 */
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 800028c:	2300      	movs	r3, #0
 800028e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000290:	e030      	b.n	80002f4 <EE_Init+0x16c>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[varidx])
 8000292:	4b69      	ldr	r3, [pc, #420]	@ (8000438 <EE_Init+0x2b0>)
 8000294:	881b      	ldrh	r3, [r3, #0]
 8000296:	b29a      	uxth	r2, r3
 8000298:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800029a:	4968      	ldr	r1, [pc, #416]	@ (800043c <EE_Init+0x2b4>)
 800029c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80002a0:	429a      	cmp	r2, r3
 80002a2:	d101      	bne.n	80002a8 <EE_Init+0x120>
          {
            x = varidx;
 80002a4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80002a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
          }
          if (varidx != x)
 80002a8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80002aa:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80002ae:	429a      	cmp	r2, r3
 80002b0:	d01d      	beq.n	80002ee <EE_Init+0x166>
          {
            /* Read the last variables' updates */
            readstatus = EE_ReadVariable(VirtAddVarTab[varidx], &DataVar);
 80002b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80002b4:	4a61      	ldr	r2, [pc, #388]	@ (800043c <EE_Init+0x2b4>)
 80002b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002ba:	4961      	ldr	r1, [pc, #388]	@ (8000440 <EE_Init+0x2b8>)
 80002bc:	4618      	mov	r0, r3
 80002be:	f000 f967 	bl	8000590 <EE_ReadVariable>
 80002c2:	4603      	mov	r3, r0
 80002c4:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (readstatus != 0x1)
 80002c6:	8bbb      	ldrh	r3, [r7, #28]
 80002c8:	2b01      	cmp	r3, #1
 80002ca:	d010      	beq.n	80002ee <EE_Init+0x166>
            {
              /* Transfer the variable to the Page0 */
              eepromstatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[varidx], DataVar);
 80002cc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80002ce:	4a5b      	ldr	r2, [pc, #364]	@ (800043c <EE_Init+0x2b4>)
 80002d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002d4:	4a5a      	ldr	r2, [pc, #360]	@ (8000440 <EE_Init+0x2b8>)
 80002d6:	8812      	ldrh	r2, [r2, #0]
 80002d8:	4611      	mov	r1, r2
 80002da:	4618      	mov	r0, r3
 80002dc:	f000 fa58 	bl	8000790 <EE_VerifyPageFullWriteVariable>
 80002e0:	4603      	mov	r3, r0
 80002e2:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (eepromstatus != HAL_OK)
 80002e4:	8bfb      	ldrh	r3, [r7, #30]
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <EE_Init+0x166>
              {
                return eepromstatus;
 80002ea:	8bfb      	ldrh	r3, [r7, #30]
 80002ec:	e11b      	b.n	8000526 <EE_Init+0x39e>
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 80002ee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80002f0:	3301      	adds	r3, #1
 80002f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80002f4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d0cb      	beq.n	8000292 <EE_Init+0x10a>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 80002fa:	f04f 0200 	mov.w	r2, #0
 80002fe:	f04f 0300 	mov.w	r3, #0
 8000302:	494b      	ldr	r1, [pc, #300]	@ (8000430 <EE_Init+0x2a8>)
 8000304:	2001      	movs	r0, #1
 8000306:	f001 fb01 	bl	800190c <HAL_FLASH_Program>
 800030a:	4603      	mov	r3, r0
 800030c:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 800030e:	7efb      	ldrb	r3, [r7, #27]
 8000310:	2b00      	cmp	r3, #0
 8000312:	d002      	beq.n	800031a <EE_Init+0x192>
        {
          return flashstatus;
 8000314:	7efb      	ldrb	r3, [r7, #27]
 8000316:	b29b      	uxth	r3, r3
 8000318:	e105      	b.n	8000526 <EE_Init+0x39e>
        }
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 800031a:	2300      	movs	r3, #0
 800031c:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE1_ID;
 800031e:	4b45      	ldr	r3, [pc, #276]	@ (8000434 <EE_Init+0x2ac>)
 8000320:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 8000322:	2301      	movs	r3, #1
 8000324:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8000326:	4843      	ldr	r0, [pc, #268]	@ (8000434 <EE_Init+0x2ac>)
 8000328:	f000 f90c 	bl	8000544 <EE_VerifyPageFullyErased>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	f040 80f3 	bne.w	800051a <EE_Init+0x392>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8000334:	f107 0214 	add.w	r2, r7, #20
 8000338:	1d3b      	adds	r3, r7, #4
 800033a:	4611      	mov	r1, r2
 800033c:	4618      	mov	r0, r3
 800033e:	f001 fc3d 	bl	8001bbc <HAL_FLASHEx_Erase>
 8000342:	4603      	mov	r3, r0
 8000344:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 8000346:	7efb      	ldrb	r3, [r7, #27]
 8000348:	2b00      	cmp	r3, #0
 800034a:	f000 80e6 	beq.w	800051a <EE_Init+0x392>
          {
            return flashstatus;
 800034e:	7efb      	ldrb	r3, [r7, #27]
 8000350:	b29b      	uxth	r3, r3
 8000352:	e0e8      	b.n	8000526 <EE_Init+0x39e>
          }
        }
      }
      else if (pagestatus1 == ERASED) /* Page0 receive, Page1 erased */
 8000354:	8c3b      	ldrh	r3, [r7, #32]
 8000356:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800035a:	4293      	cmp	r3, r2
 800035c:	d12b      	bne.n	80003b6 <EE_Init+0x22e>
      {
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 800035e:	2300      	movs	r3, #0
 8000360:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE1_ID;
 8000362:	4b34      	ldr	r3, [pc, #208]	@ (8000434 <EE_Init+0x2ac>)
 8000364:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 8000366:	2301      	movs	r3, #1
 8000368:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 800036a:	4832      	ldr	r0, [pc, #200]	@ (8000434 <EE_Init+0x2ac>)
 800036c:	f000 f8ea 	bl	8000544 <EE_VerifyPageFullyErased>
 8000370:	4603      	mov	r3, r0
 8000372:	2b00      	cmp	r3, #0
 8000374:	d10e      	bne.n	8000394 <EE_Init+0x20c>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8000376:	f107 0214 	add.w	r2, r7, #20
 800037a:	1d3b      	adds	r3, r7, #4
 800037c:	4611      	mov	r1, r2
 800037e:	4618      	mov	r0, r3
 8000380:	f001 fc1c 	bl	8001bbc <HAL_FLASHEx_Erase>
 8000384:	4603      	mov	r3, r0
 8000386:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 8000388:	7efb      	ldrb	r3, [r7, #27]
 800038a:	2b00      	cmp	r3, #0
 800038c:	d002      	beq.n	8000394 <EE_Init+0x20c>
          {
            return flashstatus;
 800038e:	7efb      	ldrb	r3, [r7, #27]
 8000390:	b29b      	uxth	r3, r3
 8000392:	e0c8      	b.n	8000526 <EE_Init+0x39e>
          }
        }
        /* Mark Page0 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8000394:	f04f 0200 	mov.w	r2, #0
 8000398:	f04f 0300 	mov.w	r3, #0
 800039c:	4924      	ldr	r1, [pc, #144]	@ (8000430 <EE_Init+0x2a8>)
 800039e:	2001      	movs	r0, #1
 80003a0:	f001 fab4 	bl	800190c <HAL_FLASH_Program>
 80003a4:	4603      	mov	r3, r0
 80003a6:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 80003a8:	7efb      	ldrb	r3, [r7, #27]
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f000 80b5 	beq.w	800051a <EE_Init+0x392>
        {
          return flashstatus;
 80003b0:	7efb      	ldrb	r3, [r7, #27]
 80003b2:	b29b      	uxth	r3, r3
 80003b4:	e0b7      	b.n	8000526 <EE_Init+0x39e>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        flashstatus = EE_Format();
 80003b6:	f000 f957 	bl	8000668 <EE_Format>
 80003ba:	4603      	mov	r3, r0
 80003bc:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 80003be:	7efb      	ldrb	r3, [r7, #27]
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	f000 80aa 	beq.w	800051a <EE_Init+0x392>
        {
          return flashstatus;
 80003c6:	7efb      	ldrb	r3, [r7, #27]
 80003c8:	b29b      	uxth	r3, r3
 80003ca:	e0ac      	b.n	8000526 <EE_Init+0x39e>
        }
      }
      break;

    case VALID_PAGE:
      if (pagestatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 80003cc:	8c3b      	ldrh	r3, [r7, #32]
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d10a      	bne.n	80003e8 <EE_Init+0x260>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        flashstatus = EE_Format();
 80003d2:	f000 f949 	bl	8000668 <EE_Format>
 80003d6:	4603      	mov	r3, r0
 80003d8:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 80003da:	7efb      	ldrb	r3, [r7, #27]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	f000 809e 	beq.w	800051e <EE_Init+0x396>
        {
          return flashstatus;
 80003e2:	7efb      	ldrb	r3, [r7, #27]
 80003e4:	b29b      	uxth	r3, r3
 80003e6:	e09e      	b.n	8000526 <EE_Init+0x39e>
        }
      }
      else if (pagestatus1 == ERASED) /* Page0 valid, Page1 erased */
 80003e8:	8c3b      	ldrh	r3, [r7, #32]
 80003ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80003ee:	4293      	cmp	r3, r2
 80003f0:	d11b      	bne.n	800042a <EE_Init+0x2a2>
      {
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 80003f2:	2300      	movs	r3, #0
 80003f4:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE1_ID;
 80003f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000434 <EE_Init+0x2ac>)
 80003f8:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 80003fa:	2301      	movs	r3, #1
 80003fc:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80003fe:	480d      	ldr	r0, [pc, #52]	@ (8000434 <EE_Init+0x2ac>)
 8000400:	f000 f8a0 	bl	8000544 <EE_VerifyPageFullyErased>
 8000404:	4603      	mov	r3, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	f040 8089 	bne.w	800051e <EE_Init+0x396>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 800040c:	f107 0214 	add.w	r2, r7, #20
 8000410:	1d3b      	adds	r3, r7, #4
 8000412:	4611      	mov	r1, r2
 8000414:	4618      	mov	r0, r3
 8000416:	f001 fbd1 	bl	8001bbc <HAL_FLASHEx_Erase>
 800041a:	4603      	mov	r3, r0
 800041c:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 800041e:	7efb      	ldrb	r3, [r7, #27]
 8000420:	2b00      	cmp	r3, #0
 8000422:	d07c      	beq.n	800051e <EE_Init+0x396>
          {
            return flashstatus;
 8000424:	7efb      	ldrb	r3, [r7, #27]
 8000426:	b29b      	uxth	r3, r3
 8000428:	e07d      	b.n	8000526 <EE_Init+0x39e>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 800042a:	2300      	movs	r3, #0
 800042c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800042e:	e03a      	b.n	80004a6 <EE_Init+0x31e>
 8000430:	0801f800 	.word	0x0801f800
 8000434:	0801fc00 	.word	0x0801fc00
 8000438:	0801f806 	.word	0x0801f806
 800043c:	20000000 	.word	0x20000000
 8000440:	200001ac 	.word	0x200001ac
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[varidx])
 8000444:	4b3a      	ldr	r3, [pc, #232]	@ (8000530 <EE_Init+0x3a8>)
 8000446:	881b      	ldrh	r3, [r3, #0]
 8000448:	b29a      	uxth	r2, r3
 800044a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800044c:	4939      	ldr	r1, [pc, #228]	@ (8000534 <EE_Init+0x3ac>)
 800044e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000452:	429a      	cmp	r2, r3
 8000454:	d101      	bne.n	800045a <EE_Init+0x2d2>
          {
            x = varidx;
 8000456:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000458:	84bb      	strh	r3, [r7, #36]	@ 0x24
          }
          if (varidx != x)
 800045a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800045c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000460:	429a      	cmp	r2, r3
 8000462:	d01d      	beq.n	80004a0 <EE_Init+0x318>
          {
            /* Read the last variables' updates */
            readstatus = EE_ReadVariable(VirtAddVarTab[varidx], &DataVar);
 8000464:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000466:	4a33      	ldr	r2, [pc, #204]	@ (8000534 <EE_Init+0x3ac>)
 8000468:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800046c:	4932      	ldr	r1, [pc, #200]	@ (8000538 <EE_Init+0x3b0>)
 800046e:	4618      	mov	r0, r3
 8000470:	f000 f88e 	bl	8000590 <EE_ReadVariable>
 8000474:	4603      	mov	r3, r0
 8000476:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (readstatus != 0x1)
 8000478:	8bbb      	ldrh	r3, [r7, #28]
 800047a:	2b01      	cmp	r3, #1
 800047c:	d010      	beq.n	80004a0 <EE_Init+0x318>
            {
              /* Transfer the variable to the Page1 */
              eepromstatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[varidx], DataVar);
 800047e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000480:	4a2c      	ldr	r2, [pc, #176]	@ (8000534 <EE_Init+0x3ac>)
 8000482:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000486:	4a2c      	ldr	r2, [pc, #176]	@ (8000538 <EE_Init+0x3b0>)
 8000488:	8812      	ldrh	r2, [r2, #0]
 800048a:	4611      	mov	r1, r2
 800048c:	4618      	mov	r0, r3
 800048e:	f000 f97f 	bl	8000790 <EE_VerifyPageFullWriteVariable>
 8000492:	4603      	mov	r3, r0
 8000494:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (eepromstatus != HAL_OK)
 8000496:	8bfb      	ldrh	r3, [r7, #30]
 8000498:	2b00      	cmp	r3, #0
 800049a:	d001      	beq.n	80004a0 <EE_Init+0x318>
              {
                return eepromstatus;
 800049c:	8bfb      	ldrh	r3, [r7, #30]
 800049e:	e042      	b.n	8000526 <EE_Init+0x39e>
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 80004a0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80004a2:	3301      	adds	r3, #1
 80004a4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80004a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d0cb      	beq.n	8000444 <EE_Init+0x2bc>
              }
            }
          }
        }
        /* Mark Page1 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 80004ac:	f04f 0200 	mov.w	r2, #0
 80004b0:	f04f 0300 	mov.w	r3, #0
 80004b4:	4921      	ldr	r1, [pc, #132]	@ (800053c <EE_Init+0x3b4>)
 80004b6:	2001      	movs	r0, #1
 80004b8:	f001 fa28 	bl	800190c <HAL_FLASH_Program>
 80004bc:	4603      	mov	r3, r0
 80004be:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 80004c0:	7efb      	ldrb	r3, [r7, #27]
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d002      	beq.n	80004cc <EE_Init+0x344>
        {
          return flashstatus;
 80004c6:	7efb      	ldrb	r3, [r7, #27]
 80004c8:	b29b      	uxth	r3, r3
 80004ca:	e02c      	b.n	8000526 <EE_Init+0x39e>
        }
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 80004cc:	2300      	movs	r3, #0
 80004ce:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE0_ID;
 80004d0:	4b1b      	ldr	r3, [pc, #108]	@ (8000540 <EE_Init+0x3b8>)
 80004d2:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 80004d4:	2301      	movs	r3, #1
 80004d6:	613b      	str	r3, [r7, #16]
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 80004d8:	4819      	ldr	r0, [pc, #100]	@ (8000540 <EE_Init+0x3b8>)
 80004da:	f000 f833 	bl	8000544 <EE_VerifyPageFullyErased>
 80004de:	4603      	mov	r3, r0
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d11c      	bne.n	800051e <EE_Init+0x396>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 80004e4:	f107 0214 	add.w	r2, r7, #20
 80004e8:	1d3b      	adds	r3, r7, #4
 80004ea:	4611      	mov	r1, r2
 80004ec:	4618      	mov	r0, r3
 80004ee:	f001 fb65 	bl	8001bbc <HAL_FLASHEx_Erase>
 80004f2:	4603      	mov	r3, r0
 80004f4:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 80004f6:	7efb      	ldrb	r3, [r7, #27]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d010      	beq.n	800051e <EE_Init+0x396>
          {
            return flashstatus;
 80004fc:	7efb      	ldrb	r3, [r7, #27]
 80004fe:	b29b      	uxth	r3, r3
 8000500:	e011      	b.n	8000526 <EE_Init+0x39e>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      flashstatus = EE_Format();
 8000502:	f000 f8b1 	bl	8000668 <EE_Format>
 8000506:	4603      	mov	r3, r0
 8000508:	76fb      	strb	r3, [r7, #27]
      /* If erase/program operation was failed, a Flash error code is returned */
      if (flashstatus != HAL_OK)
 800050a:	7efb      	ldrb	r3, [r7, #27]
 800050c:	2b00      	cmp	r3, #0
 800050e:	d008      	beq.n	8000522 <EE_Init+0x39a>
      {
        return flashstatus;
 8000510:	7efb      	ldrb	r3, [r7, #27]
 8000512:	b29b      	uxth	r3, r3
 8000514:	e007      	b.n	8000526 <EE_Init+0x39e>
      break;
 8000516:	bf00      	nop
 8000518:	e004      	b.n	8000524 <EE_Init+0x39c>
      break;
 800051a:	bf00      	nop
 800051c:	e002      	b.n	8000524 <EE_Init+0x39c>
      break;
 800051e:	bf00      	nop
 8000520:	e000      	b.n	8000524 <EE_Init+0x39c>
      }
      break;
 8000522:	bf00      	nop
  }

  return HAL_OK;
 8000524:	2300      	movs	r3, #0
}
 8000526:	4618      	mov	r0, r3
 8000528:	3728      	adds	r7, #40	@ 0x28
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	0801fc06 	.word	0x0801fc06
 8000534:	20000000 	.word	0x20000000
 8000538:	200001ac 	.word	0x200001ac
 800053c:	0801fc00 	.word	0x0801fc00
 8000540:	0801f800 	.word	0x0801f800

08000544 <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 8000544:	b480      	push	{r7}
 8000546:	b085      	sub	sp, #20
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
  uint32_t readstatus = 1;
 800054c:	2301      	movs	r3, #1
 800054e:	60fb      	str	r3, [r7, #12]
  uint16_t addressvalue = 0x5555;
 8000550:	f245 5355 	movw	r3, #21845	@ 0x5555
 8000554:	817b      	strh	r3, [r7, #10]

  /* Check each active page address starting from end */
  while (Address <= PAGE0_END_ADDRESS)
 8000556:	e00d      	b.n	8000574 <EE_VerifyPageFullyErased+0x30>
  {
    /* Get the current location content to be compared with virtual address */
    addressvalue = (*(__IO uint16_t*)Address);
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	881b      	ldrh	r3, [r3, #0]
 800055c:	817b      	strh	r3, [r7, #10]

    /* Compare the read address with the virtual address */
    if (addressvalue != ERASED)
 800055e:	897b      	ldrh	r3, [r7, #10]
 8000560:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000564:	4293      	cmp	r3, r2
 8000566:	d002      	beq.n	800056e <EE_VerifyPageFullyErased+0x2a>
    {

      /* In case variable value is read, reset readstatus flag */
      readstatus = 0;
 8000568:	2300      	movs	r3, #0
 800056a:	60fb      	str	r3, [r7, #12]

      break;
 800056c:	e006      	b.n	800057c <EE_VerifyPageFullyErased+0x38>
    }
    /* Next address location */
    Address = Address + 4;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	3304      	adds	r3, #4
 8000572:	607b      	str	r3, [r7, #4]
  while (Address <= PAGE0_END_ADDRESS)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	4a05      	ldr	r2, [pc, #20]	@ (800058c <EE_VerifyPageFullyErased+0x48>)
 8000578:	4293      	cmp	r3, r2
 800057a:	d3ed      	bcc.n	8000558 <EE_VerifyPageFullyErased+0x14>
  }

  /* Return readstatus value: (0: Page not erased, 1: Page erased) */
  return readstatus;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	b29b      	uxth	r3, r3
}
 8000580:	4618      	mov	r0, r3
 8000582:	3714      	adds	r7, #20
 8000584:	46bd      	mov	sp, r7
 8000586:	bc80      	pop	{r7}
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	0801fc00 	.word	0x0801fc00

08000590 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b086      	sub	sp, #24
 8000594:	af00      	add	r7, sp, #0
 8000596:	4603      	mov	r3, r0
 8000598:	6039      	str	r1, [r7, #0]
 800059a:	80fb      	strh	r3, [r7, #6]
  uint16_t validpage = PAGE0;
 800059c:	2300      	movs	r3, #0
 800059e:	81fb      	strh	r3, [r7, #14]
  uint16_t addressvalue = 0x5555, readstatus = 1;
 80005a0:	f245 5355 	movw	r3, #21845	@ 0x5555
 80005a4:	81bb      	strh	r3, [r7, #12]
 80005a6:	2301      	movs	r3, #1
 80005a8:	82fb      	strh	r3, [r7, #22]
  uint32_t address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 80005aa:	4b1c      	ldr	r3, [pc, #112]	@ (800061c <EE_ReadVariable+0x8c>)
 80005ac:	613b      	str	r3, [r7, #16]
 80005ae:	4b1b      	ldr	r3, [pc, #108]	@ (800061c <EE_ReadVariable+0x8c>)
 80005b0:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  validpage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 80005b2:	2000      	movs	r0, #0
 80005b4:	f000 f8a8 	bl	8000708 <EE_FindValidPage>
 80005b8:	4603      	mov	r3, r0
 80005ba:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (validpage == NO_VALID_PAGE)
 80005bc:	89fb      	ldrh	r3, [r7, #14]
 80005be:	2bab      	cmp	r3, #171	@ 0xab
 80005c0:	d101      	bne.n	80005c6 <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 80005c2:	23ab      	movs	r3, #171	@ 0xab
 80005c4:	e025      	b.n	8000612 <EE_ReadVariable+0x82>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(validpage * PAGE_SIZE));
 80005c6:	89fb      	ldrh	r3, [r7, #14]
 80005c8:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 80005cc:	337e      	adds	r3, #126	@ 0x7e
 80005ce:	029b      	lsls	r3, r3, #10
 80005d0:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + validpage) * PAGE_SIZE));
 80005d2:	89fb      	ldrh	r3, [r7, #14]
 80005d4:	3301      	adds	r3, #1
 80005d6:	029a      	lsls	r2, r3, #10
 80005d8:	4b11      	ldr	r3, [pc, #68]	@ (8000620 <EE_ReadVariable+0x90>)
 80005da:	4413      	add	r3, r2
 80005dc:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (address > (PageStartAddress + 2))
 80005de:	e012      	b.n	8000606 <EE_ReadVariable+0x76>
  {
    /* Get the current location content to be compared with virtual address */
    addressvalue = (*(__IO uint16_t*)address);
 80005e0:	693b      	ldr	r3, [r7, #16]
 80005e2:	881b      	ldrh	r3, [r3, #0]
 80005e4:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (addressvalue == VirtAddress)
 80005e6:	89ba      	ldrh	r2, [r7, #12]
 80005e8:	88fb      	ldrh	r3, [r7, #6]
 80005ea:	429a      	cmp	r2, r3
 80005ec:	d108      	bne.n	8000600 <EE_ReadVariable+0x70>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(address - 2));
 80005ee:	693b      	ldr	r3, [r7, #16]
 80005f0:	3b02      	subs	r3, #2
 80005f2:	881b      	ldrh	r3, [r3, #0]
 80005f4:	b29a      	uxth	r2, r3
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset readstatus flag */
      readstatus = 0;
 80005fa:	2300      	movs	r3, #0
 80005fc:	82fb      	strh	r3, [r7, #22]

      break;
 80005fe:	e007      	b.n	8000610 <EE_ReadVariable+0x80>
    }
    else
    {
      /* Next address location */
      address = address - 4;
 8000600:	693b      	ldr	r3, [r7, #16]
 8000602:	3b04      	subs	r3, #4
 8000604:	613b      	str	r3, [r7, #16]
  while (address > (PageStartAddress + 2))
 8000606:	68bb      	ldr	r3, [r7, #8]
 8000608:	3302      	adds	r3, #2
 800060a:	693a      	ldr	r2, [r7, #16]
 800060c:	429a      	cmp	r2, r3
 800060e:	d8e7      	bhi.n	80005e0 <EE_ReadVariable+0x50>
    }
  }

  /* Return readstatus value: (0: variable exist, 1: variable doesn't exist) */
  return readstatus;
 8000610:	8afb      	ldrh	r3, [r7, #22]
}
 8000612:	4618      	mov	r0, r3
 8000614:	3718      	adds	r7, #24
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	0801f800 	.word	0x0801f800
 8000620:	0801f7fe 	.word	0x0801f7fe

08000624 <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b084      	sub	sp, #16
 8000628:	af00      	add	r7, sp, #0
 800062a:	4603      	mov	r3, r0
 800062c:	460a      	mov	r2, r1
 800062e:	80fb      	strh	r3, [r7, #6]
 8000630:	4613      	mov	r3, r2
 8000632:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 8000634:	2300      	movs	r3, #0
 8000636:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8000638:	88ba      	ldrh	r2, [r7, #4]
 800063a:	88fb      	ldrh	r3, [r7, #6]
 800063c:	4611      	mov	r1, r2
 800063e:	4618      	mov	r0, r3
 8000640:	f000 f8a6 	bl	8000790 <EE_VerifyPageFullWriteVariable>
 8000644:	4603      	mov	r3, r0
 8000646:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 8000648:	89fb      	ldrh	r3, [r7, #14]
 800064a:	2b80      	cmp	r3, #128	@ 0x80
 800064c:	d107      	bne.n	800065e <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 800064e:	88ba      	ldrh	r2, [r7, #4]
 8000650:	88fb      	ldrh	r3, [r7, #6]
 8000652:	4611      	mov	r1, r2
 8000654:	4618      	mov	r0, r3
 8000656:	f000 f8fd 	bl	8000854 <EE_PageTransfer>
 800065a:	4603      	mov	r3, r0
 800065c:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 800065e:	89fb      	ldrh	r3, [r7, #14]
}
 8000660:	4618      	mov	r0, r3
 8000662:	3710      	adds	r7, #16
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formating
  */
static HAL_StatusTypeDef EE_Format(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef flashstatus = HAL_OK;
 800066e:	2300      	movs	r3, #0
 8000670:	75fb      	strb	r3, [r7, #23]
  uint32_t page_error = 0;
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]
  FLASH_EraseInitTypeDef s_eraseinit;

  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000676:	2300      	movs	r3, #0
 8000678:	603b      	str	r3, [r7, #0]
  s_eraseinit.PageAddress = PAGE0_ID;
 800067a:	4b21      	ldr	r3, [pc, #132]	@ (8000700 <EE_Format+0x98>)
 800067c:	60bb      	str	r3, [r7, #8]
  s_eraseinit.NbPages     = 1;
 800067e:	2301      	movs	r3, #1
 8000680:	60fb      	str	r3, [r7, #12]
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000682:	481f      	ldr	r0, [pc, #124]	@ (8000700 <EE_Format+0x98>)
 8000684:	f7ff ff5e 	bl	8000544 <EE_VerifyPageFullyErased>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d10d      	bne.n	80006aa <EE_Format+0x42>
  {
    flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 800068e:	f107 0210 	add.w	r2, r7, #16
 8000692:	463b      	mov	r3, r7
 8000694:	4611      	mov	r1, r2
 8000696:	4618      	mov	r0, r3
 8000698:	f001 fa90 	bl	8001bbc <HAL_FLASHEx_Erase>
 800069c:	4603      	mov	r3, r0
 800069e:	75fb      	strb	r3, [r7, #23]
    /* If erase operation was failed, a Flash error code is returned */
    if (flashstatus != HAL_OK)
 80006a0:	7dfb      	ldrb	r3, [r7, #23]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <EE_Format+0x42>
    {
      return flashstatus;
 80006a6:	7dfb      	ldrb	r3, [r7, #23]
 80006a8:	e025      	b.n	80006f6 <EE_Format+0x8e>
    }
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 80006aa:	f04f 0200 	mov.w	r2, #0
 80006ae:	f04f 0300 	mov.w	r3, #0
 80006b2:	4913      	ldr	r1, [pc, #76]	@ (8000700 <EE_Format+0x98>)
 80006b4:	2001      	movs	r0, #1
 80006b6:	f001 f929 	bl	800190c <HAL_FLASH_Program>
 80006ba:	4603      	mov	r3, r0
 80006bc:	75fb      	strb	r3, [r7, #23]
  /* If program operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 80006be:	7dfb      	ldrb	r3, [r7, #23]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <EE_Format+0x60>
  {
    return flashstatus;
 80006c4:	7dfb      	ldrb	r3, [r7, #23]
 80006c6:	e016      	b.n	80006f6 <EE_Format+0x8e>
  }

  s_eraseinit.PageAddress = PAGE1_ID;
 80006c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000704 <EE_Format+0x9c>)
 80006ca:	60bb      	str	r3, [r7, #8]
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80006cc:	480d      	ldr	r0, [pc, #52]	@ (8000704 <EE_Format+0x9c>)
 80006ce:	f7ff ff39 	bl	8000544 <EE_VerifyPageFullyErased>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d10d      	bne.n	80006f4 <EE_Format+0x8c>
  {
    flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 80006d8:	f107 0210 	add.w	r2, r7, #16
 80006dc:	463b      	mov	r3, r7
 80006de:	4611      	mov	r1, r2
 80006e0:	4618      	mov	r0, r3
 80006e2:	f001 fa6b 	bl	8001bbc <HAL_FLASHEx_Erase>
 80006e6:	4603      	mov	r3, r0
 80006e8:	75fb      	strb	r3, [r7, #23]
    /* If erase operation was failed, a Flash error code is returned */
    if (flashstatus != HAL_OK)
 80006ea:	7dfb      	ldrb	r3, [r7, #23]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <EE_Format+0x8c>
    {
      return flashstatus;
 80006f0:	7dfb      	ldrb	r3, [r7, #23]
 80006f2:	e000      	b.n	80006f6 <EE_Format+0x8e>
    }
  }

  return HAL_OK;
 80006f4:	2300      	movs	r3, #0
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	3718      	adds	r7, #24
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	0801f800 	.word	0x0801f800
 8000704:	0801fc00 	.word	0x0801fc00

08000708 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 8000708:	b480      	push	{r7}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
  uint16_t pagestatus0 = 6, pagestatus1 = 6;
 8000712:	2306      	movs	r3, #6
 8000714:	81fb      	strh	r3, [r7, #14]
 8000716:	2306      	movs	r3, #6
 8000718:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 800071a:	4b1b      	ldr	r3, [pc, #108]	@ (8000788 <EE_FindValidPage+0x80>)
 800071c:	881b      	ldrh	r3, [r3, #0]
 800071e:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8000720:	4b1a      	ldr	r3, [pc, #104]	@ (800078c <EE_FindValidPage+0x84>)
 8000722:	881b      	ldrh	r3, [r3, #0]
 8000724:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d01b      	beq.n	8000764 <EE_FindValidPage+0x5c>
 800072c:	2b01      	cmp	r3, #1
 800072e:	d125      	bne.n	800077c <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (pagestatus1 == VALID_PAGE)
 8000730:	89bb      	ldrh	r3, [r7, #12]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d108      	bne.n	8000748 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (pagestatus0 == RECEIVE_DATA)
 8000736:	89fb      	ldrh	r3, [r7, #14]
 8000738:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 800073c:	4293      	cmp	r3, r2
 800073e:	d101      	bne.n	8000744 <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 8000740:	2300      	movs	r3, #0
 8000742:	e01c      	b.n	800077e <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 8000744:	2301      	movs	r3, #1
 8000746:	e01a      	b.n	800077e <EE_FindValidPage+0x76>
        }
      }
      else if (pagestatus0 == VALID_PAGE)
 8000748:	89fb      	ldrh	r3, [r7, #14]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d108      	bne.n	8000760 <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (pagestatus1 == RECEIVE_DATA)
 800074e:	89bb      	ldrh	r3, [r7, #12]
 8000750:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8000754:	4293      	cmp	r3, r2
 8000756:	d101      	bne.n	800075c <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 8000758:	2301      	movs	r3, #1
 800075a:	e010      	b.n	800077e <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 800075c:	2300      	movs	r3, #0
 800075e:	e00e      	b.n	800077e <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 8000760:	23ab      	movs	r3, #171	@ 0xab
 8000762:	e00c      	b.n	800077e <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (pagestatus0 == VALID_PAGE)
 8000764:	89fb      	ldrh	r3, [r7, #14]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d101      	bne.n	800076e <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 800076a:	2300      	movs	r3, #0
 800076c:	e007      	b.n	800077e <EE_FindValidPage+0x76>
      }
      else if (pagestatus1 == VALID_PAGE)
 800076e:	89bb      	ldrh	r3, [r7, #12]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d101      	bne.n	8000778 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 8000774:	2301      	movs	r3, #1
 8000776:	e002      	b.n	800077e <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8000778:	23ab      	movs	r3, #171	@ 0xab
 800077a:	e000      	b.n	800077e <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 800077c:	2300      	movs	r3, #0
  }
}
 800077e:	4618      	mov	r0, r3
 8000780:	3714      	adds	r7, #20
 8000782:	46bd      	mov	sp, r7
 8000784:	bc80      	pop	{r7}
 8000786:	4770      	bx	lr
 8000788:	0801f800 	.word	0x0801f800
 800078c:	0801fc00 	.word	0x0801fc00

08000790 <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8000790:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000794:	b086      	sub	sp, #24
 8000796:	af00      	add	r7, sp, #0
 8000798:	4603      	mov	r3, r0
 800079a:	460a      	mov	r2, r1
 800079c:	80fb      	strh	r3, [r7, #6]
 800079e:	4613      	mov	r3, r2
 80007a0:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef flashstatus = HAL_OK;
 80007a2:	2300      	movs	r3, #0
 80007a4:	74fb      	strb	r3, [r7, #19]
  uint16_t validpage = PAGE0;
 80007a6:	2300      	movs	r3, #0
 80007a8:	823b      	strh	r3, [r7, #16]
  uint32_t address = EEPROM_START_ADDRESS, pageendaddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 80007aa:	4b27      	ldr	r3, [pc, #156]	@ (8000848 <EE_VerifyPageFullWriteVariable+0xb8>)
 80007ac:	617b      	str	r3, [r7, #20]
 80007ae:	4b27      	ldr	r3, [pc, #156]	@ (800084c <EE_VerifyPageFullWriteVariable+0xbc>)
 80007b0:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  validpage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 80007b2:	2001      	movs	r0, #1
 80007b4:	f7ff ffa8 	bl	8000708 <EE_FindValidPage>
 80007b8:	4603      	mov	r3, r0
 80007ba:	823b      	strh	r3, [r7, #16]

  /* Check if there is no valid page */
  if (validpage == NO_VALID_PAGE)
 80007bc:	8a3b      	ldrh	r3, [r7, #16]
 80007be:	2bab      	cmp	r3, #171	@ 0xab
 80007c0:	d101      	bne.n	80007c6 <EE_VerifyPageFullWriteVariable+0x36>
  {
    return  NO_VALID_PAGE;
 80007c2:	23ab      	movs	r3, #171	@ 0xab
 80007c4:	e03b      	b.n	800083e <EE_VerifyPageFullWriteVariable+0xae>
  }

  /* Get the valid Page start address */
  address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(validpage * PAGE_SIZE));
 80007c6:	8a3b      	ldrh	r3, [r7, #16]
 80007c8:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 80007cc:	337e      	adds	r3, #126	@ 0x7e
 80007ce:	029b      	lsls	r3, r3, #10
 80007d0:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end address */
  pageendaddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((validpage + 1) * PAGE_SIZE));
 80007d2:	8a3b      	ldrh	r3, [r7, #16]
 80007d4:	3301      	adds	r3, #1
 80007d6:	029a      	lsls	r2, r3, #10
 80007d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000850 <EE_VerifyPageFullWriteVariable+0xc0>)
 80007da:	4413      	add	r3, r2
 80007dc:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from begining */
  while (address < pageendaddress)
 80007de:	e029      	b.n	8000834 <EE_VerifyPageFullWriteVariable+0xa4>
  {
    /* Verify if address and address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)address) == 0xFFFFFFFF)
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007e8:	d121      	bne.n	800082e <EE_VerifyPageFullWriteVariable+0x9e>
    {
      /* Set variable data */
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, Data);
 80007ea:	88bb      	ldrh	r3, [r7, #4]
 80007ec:	2200      	movs	r2, #0
 80007ee:	461c      	mov	r4, r3
 80007f0:	4615      	mov	r5, r2
 80007f2:	4622      	mov	r2, r4
 80007f4:	462b      	mov	r3, r5
 80007f6:	6979      	ldr	r1, [r7, #20]
 80007f8:	2001      	movs	r0, #1
 80007fa:	f001 f887 	bl	800190c <HAL_FLASH_Program>
 80007fe:	4603      	mov	r3, r0
 8000800:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (flashstatus != HAL_OK)
 8000802:	7cfb      	ldrb	r3, [r7, #19]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d002      	beq.n	800080e <EE_VerifyPageFullWriteVariable+0x7e>
      {
        return flashstatus;
 8000808:	7cfb      	ldrb	r3, [r7, #19]
 800080a:	b29b      	uxth	r3, r3
 800080c:	e017      	b.n	800083e <EE_VerifyPageFullWriteVariable+0xae>
      }
      /* Set variable virtual address */
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address + 2, VirtAddress);
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	1c99      	adds	r1, r3, #2
 8000812:	88fb      	ldrh	r3, [r7, #6]
 8000814:	2200      	movs	r2, #0
 8000816:	4698      	mov	r8, r3
 8000818:	4691      	mov	r9, r2
 800081a:	4642      	mov	r2, r8
 800081c:	464b      	mov	r3, r9
 800081e:	2001      	movs	r0, #1
 8000820:	f001 f874 	bl	800190c <HAL_FLASH_Program>
 8000824:	4603      	mov	r3, r0
 8000826:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return flashstatus;
 8000828:	7cfb      	ldrb	r3, [r7, #19]
 800082a:	b29b      	uxth	r3, r3
 800082c:	e007      	b.n	800083e <EE_VerifyPageFullWriteVariable+0xae>
    }
    else
    {
      /* Next address location */
      address = address + 4;
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	3304      	adds	r3, #4
 8000832:	617b      	str	r3, [r7, #20]
  while (address < pageendaddress)
 8000834:	697a      	ldr	r2, [r7, #20]
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	429a      	cmp	r2, r3
 800083a:	d3d1      	bcc.n	80007e0 <EE_VerifyPageFullWriteVariable+0x50>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 800083c:	2380      	movs	r3, #128	@ 0x80
}
 800083e:	4618      	mov	r0, r3
 8000840:	3718      	adds	r7, #24
 8000842:	46bd      	mov	sp, r7
 8000844:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000848:	0801f800 	.word	0x0801f800
 800084c:	0801fc00 	.word	0x0801fc00
 8000850:	0801f7ff 	.word	0x0801f7ff

08000854 <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b08c      	sub	sp, #48	@ 0x30
 8000858:	af00      	add	r7, sp, #0
 800085a:	4603      	mov	r3, r0
 800085c:	460a      	mov	r2, r1
 800085e:	80fb      	strh	r3, [r7, #6]
 8000860:	4613      	mov	r3, r2
 8000862:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef flashstatus = HAL_OK;
 8000864:	2300      	movs	r3, #0
 8000866:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  uint32_t newpageaddress = EEPROM_START_ADDRESS;
 800086a:	4b53      	ldr	r3, [pc, #332]	@ (80009b8 <EE_PageTransfer+0x164>)
 800086c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t oldpageid = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint16_t validpage = PAGE0, varidx = 0;
 8000872:	2300      	movs	r3, #0
 8000874:	847b      	strh	r3, [r7, #34]	@ 0x22
 8000876:	2300      	movs	r3, #0
 8000878:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t eepromstatus = 0, readstatus = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	843b      	strh	r3, [r7, #32]
 800087e:	2300      	movs	r3, #0
 8000880:	83fb      	strh	r3, [r7, #30]
  uint32_t page_error = 0;
 8000882:	2300      	movs	r3, #0
 8000884:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef s_eraseinit;

  /* Get active Page for read operation */
  validpage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8000886:	2000      	movs	r0, #0
 8000888:	f7ff ff3e 	bl	8000708 <EE_FindValidPage>
 800088c:	4603      	mov	r3, r0
 800088e:	847b      	strh	r3, [r7, #34]	@ 0x22

  if (validpage == PAGE1)       /* Page1 valid */
 8000890:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000892:	2b01      	cmp	r3, #1
 8000894:	d104      	bne.n	80008a0 <EE_PageTransfer+0x4c>
  {
    /* New page address where variable will be moved to */
    newpageaddress = PAGE0_BASE_ADDRESS;
 8000896:	4b48      	ldr	r3, [pc, #288]	@ (80009b8 <EE_PageTransfer+0x164>)
 8000898:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Old page ID where variable will be taken from */
    oldpageid = PAGE1_ID;
 800089a:	4b48      	ldr	r3, [pc, #288]	@ (80009bc <EE_PageTransfer+0x168>)
 800089c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800089e:	e009      	b.n	80008b4 <EE_PageTransfer+0x60>
  }
  else if (validpage == PAGE0)  /* Page0 valid */
 80008a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d104      	bne.n	80008b0 <EE_PageTransfer+0x5c>
  {
    /* New page address  where variable will be moved to */
    newpageaddress = PAGE1_BASE_ADDRESS;
 80008a6:	4b45      	ldr	r3, [pc, #276]	@ (80009bc <EE_PageTransfer+0x168>)
 80008a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Old page ID where variable will be taken from */
    oldpageid = PAGE0_ID;
 80008aa:	4b43      	ldr	r3, [pc, #268]	@ (80009b8 <EE_PageTransfer+0x164>)
 80008ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80008ae:	e001      	b.n	80008b4 <EE_PageTransfer+0x60>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 80008b0:	23ab      	movs	r3, #171	@ 0xab
 80008b2:	e07c      	b.n	80009ae <EE_PageTransfer+0x15a>
  }

  /* Set the new Page status to RECEIVE_DATA status */
  flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, newpageaddress, RECEIVE_DATA);
 80008b4:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80008b8:	f04f 0300 	mov.w	r3, #0
 80008bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80008be:	2001      	movs	r0, #1
 80008c0:	f001 f824 	bl	800190c <HAL_FLASH_Program>
 80008c4:	4603      	mov	r3, r0
 80008c6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  /* If program operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 80008ca:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d003      	beq.n	80008da <EE_PageTransfer+0x86>
  {
    return flashstatus;
 80008d2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	e069      	b.n	80009ae <EE_PageTransfer+0x15a>
  }

  /* Write the variable passed as parameter in the new active page */
  eepromstatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 80008da:	88ba      	ldrh	r2, [r7, #4]
 80008dc:	88fb      	ldrh	r3, [r7, #6]
 80008de:	4611      	mov	r1, r2
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff ff55 	bl	8000790 <EE_VerifyPageFullWriteVariable>
 80008e6:	4603      	mov	r3, r0
 80008e8:	843b      	strh	r3, [r7, #32]
  /* If program operation was failed, a Flash error code is returned */
  if (eepromstatus != HAL_OK)
 80008ea:	8c3b      	ldrh	r3, [r7, #32]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <EE_PageTransfer+0xa0>
  {
    return eepromstatus;
 80008f0:	8c3b      	ldrh	r3, [r7, #32]
 80008f2:	e05c      	b.n	80009ae <EE_PageTransfer+0x15a>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 80008f4:	2300      	movs	r3, #0
 80008f6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80008f8:	e027      	b.n	800094a <EE_PageTransfer+0xf6>
  {
    if (VirtAddVarTab[varidx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 80008fa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80008fc:	4a30      	ldr	r2, [pc, #192]	@ (80009c0 <EE_PageTransfer+0x16c>)
 80008fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000902:	88fa      	ldrh	r2, [r7, #6]
 8000904:	429a      	cmp	r2, r3
 8000906:	d01d      	beq.n	8000944 <EE_PageTransfer+0xf0>
    {
      /* Read the other last variable updates */
      readstatus = EE_ReadVariable(VirtAddVarTab[varidx], &DataVar);
 8000908:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800090a:	4a2d      	ldr	r2, [pc, #180]	@ (80009c0 <EE_PageTransfer+0x16c>)
 800090c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000910:	492c      	ldr	r1, [pc, #176]	@ (80009c4 <EE_PageTransfer+0x170>)
 8000912:	4618      	mov	r0, r3
 8000914:	f7ff fe3c 	bl	8000590 <EE_ReadVariable>
 8000918:	4603      	mov	r3, r0
 800091a:	83fb      	strh	r3, [r7, #30]
      /* In case variable corresponding to the virtual address was found */
      if (readstatus != 0x1)
 800091c:	8bfb      	ldrh	r3, [r7, #30]
 800091e:	2b01      	cmp	r3, #1
 8000920:	d010      	beq.n	8000944 <EE_PageTransfer+0xf0>
      {
        /* Transfer the variable to the new active page */
        eepromstatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[varidx], DataVar);
 8000922:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000924:	4a26      	ldr	r2, [pc, #152]	@ (80009c0 <EE_PageTransfer+0x16c>)
 8000926:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800092a:	4a26      	ldr	r2, [pc, #152]	@ (80009c4 <EE_PageTransfer+0x170>)
 800092c:	8812      	ldrh	r2, [r2, #0]
 800092e:	4611      	mov	r1, r2
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff ff2d 	bl	8000790 <EE_VerifyPageFullWriteVariable>
 8000936:	4603      	mov	r3, r0
 8000938:	843b      	strh	r3, [r7, #32]
        /* If program operation was failed, a Flash error code is returned */
        if (eepromstatus != HAL_OK)
 800093a:	8c3b      	ldrh	r3, [r7, #32]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <EE_PageTransfer+0xf0>
        {
          return eepromstatus;
 8000940:	8c3b      	ldrh	r3, [r7, #32]
 8000942:	e034      	b.n	80009ae <EE_PageTransfer+0x15a>
  for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 8000944:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000946:	3301      	adds	r3, #1
 8000948:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800094a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800094c:	2b00      	cmp	r3, #0
 800094e:	d0d4      	beq.n	80008fa <EE_PageTransfer+0xa6>
        }
      }
    }
  }

  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000950:	2300      	movs	r3, #0
 8000952:	60bb      	str	r3, [r7, #8]
  s_eraseinit.PageAddress = oldpageid;
 8000954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000956:	613b      	str	r3, [r7, #16]
  s_eraseinit.NbPages     = 1;
 8000958:	2301      	movs	r3, #1
 800095a:	617b      	str	r3, [r7, #20]

  /* Erase the old Page: Set old Page status to ERASED status */
  flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 800095c:	f107 0218 	add.w	r2, r7, #24
 8000960:	f107 0308 	add.w	r3, r7, #8
 8000964:	4611      	mov	r1, r2
 8000966:	4618      	mov	r0, r3
 8000968:	f001 f928 	bl	8001bbc <HAL_FLASHEx_Erase>
 800096c:	4603      	mov	r3, r0
 800096e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  /* If erase operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 8000972:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000976:	2b00      	cmp	r3, #0
 8000978:	d003      	beq.n	8000982 <EE_PageTransfer+0x12e>
  {
    return flashstatus;
 800097a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800097e:	b29b      	uxth	r3, r3
 8000980:	e015      	b.n	80009ae <EE_PageTransfer+0x15a>
  }

  /* Set new Page status to VALID_PAGE status */
  flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, newpageaddress, VALID_PAGE);
 8000982:	f04f 0200 	mov.w	r2, #0
 8000986:	f04f 0300 	mov.w	r3, #0
 800098a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800098c:	2001      	movs	r0, #1
 800098e:	f000 ffbd 	bl	800190c <HAL_FLASH_Program>
 8000992:	4603      	mov	r3, r0
 8000994:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  /* If program operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 8000998:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800099c:	2b00      	cmp	r3, #0
 800099e:	d003      	beq.n	80009a8 <EE_PageTransfer+0x154>
  {
    return flashstatus;
 80009a0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80009a4:	b29b      	uxth	r3, r3
 80009a6:	e002      	b.n	80009ae <EE_PageTransfer+0x15a>
  }



  /* Return last operation flash status */
  return flashstatus;
 80009a8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80009ac:	b29b      	uxth	r3, r3
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3730      	adds	r7, #48	@ 0x30
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	0801f800 	.word	0x0801f800
 80009bc:	0801fc00 	.word	0x0801fc00
 80009c0:	20000000 	.word	0x20000000
 80009c4:	200001ac 	.word	0x200001ac

080009c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b088      	sub	sp, #32
 80009cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ce:	f107 0310 	add.w	r3, r7, #16
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]
 80009da:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009dc:	4b24      	ldr	r3, [pc, #144]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 80009de:	699b      	ldr	r3, [r3, #24]
 80009e0:	4a23      	ldr	r2, [pc, #140]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 80009e2:	f043 0320 	orr.w	r3, r3, #32
 80009e6:	6193      	str	r3, [r2, #24]
 80009e8:	4b21      	ldr	r3, [pc, #132]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 80009ea:	699b      	ldr	r3, [r3, #24]
 80009ec:	f003 0320 	and.w	r3, r3, #32
 80009f0:	60fb      	str	r3, [r7, #12]
 80009f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 80009f6:	699b      	ldr	r3, [r3, #24]
 80009f8:	4a1d      	ldr	r2, [pc, #116]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 80009fa:	f043 0308 	orr.w	r3, r3, #8
 80009fe:	6193      	str	r3, [r2, #24]
 8000a00:	4b1b      	ldr	r3, [pc, #108]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 8000a02:	699b      	ldr	r3, [r3, #24]
 8000a04:	f003 0308 	and.w	r3, r3, #8
 8000a08:	60bb      	str	r3, [r7, #8]
 8000a0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0c:	4b18      	ldr	r3, [pc, #96]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 8000a0e:	699b      	ldr	r3, [r3, #24]
 8000a10:	4a17      	ldr	r2, [pc, #92]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 8000a12:	f043 0304 	orr.w	r3, r3, #4
 8000a16:	6193      	str	r3, [r2, #24]
 8000a18:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 8000a1a:	699b      	ldr	r3, [r3, #24]
 8000a1c:	f003 0304 	and.w	r3, r3, #4
 8000a20:	607b      	str	r3, [r7, #4]
 8000a22:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, INB_Pin|INA_Pin|OK_Pin|FAULT_Pin, GPIO_PIN_RESET);
 8000a24:	2200      	movs	r2, #0
 8000a26:	f646 0104 	movw	r1, #26628	@ 0x6804
 8000a2a:	4812      	ldr	r0, [pc, #72]	@ (8000a74 <MX_GPIO_Init+0xac>)
 8000a2c:	f001 faf2 	bl	8002014 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = INB_Pin|INA_Pin|OK_Pin|FAULT_Pin;
 8000a30:	f646 0304 	movw	r3, #26628	@ 0x6804
 8000a34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a36:	2301      	movs	r3, #1
 8000a38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a42:	f107 0310 	add.w	r3, r7, #16
 8000a46:	4619      	mov	r1, r3
 8000a48:	480a      	ldr	r0, [pc, #40]	@ (8000a74 <MX_GPIO_Init+0xac>)
 8000a4a:	f001 f95f 	bl	8001d0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = RE_Pin|DE_Pin;
 8000a4e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000a52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a54:	2300      	movs	r3, #0
 8000a56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a5c:	f107 0310 	add.w	r3, r7, #16
 8000a60:	4619      	mov	r1, r3
 8000a62:	4804      	ldr	r0, [pc, #16]	@ (8000a74 <MX_GPIO_Init+0xac>)
 8000a64:	f001 f952 	bl	8001d0c <HAL_GPIO_Init>

}
 8000a68:	bf00      	nop
 8000a6a:	3720      	adds	r7, #32
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40021000 	.word	0x40021000
 8000a74:	40010c00 	.word	0x40010c00

08000a78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a7c:	f000 fc76 	bl	800136c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a80:	f000 f82c 	bl	8000adc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a84:	f7ff ffa0 	bl	80009c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a88:	f7ff fb60 	bl	800014c <MX_DMA_Init>
  MX_TIM2_Init();
 8000a8c:	f000 fac4 	bl	8001018 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000a90:	f000 fb98 	bl	80011c4 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000a94:	f008 fa96 	bl	8008fc4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  //Remember to unlock the permission to modify the Flash memory before-hand
  HAL_FLASH_Unlock();
 8000a98:	f000 ffa8 	bl	80019ec <HAL_FLASH_Unlock>

  //Check the current status of the pages dedicatedly used for FEE
  if(EE_Init() != HAL_OK){
 8000a9c:	f7ff fb74 	bl	8000188 <EE_Init>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <main+0x32>
	  Error_Handler();
 8000aa6:	f000 f8ef 	bl	8000c88 <Error_Handler>
  }

  //Always set the variable 'motorDriver.uniqueBoardID' with value stored in the FEE virtual address
  if(EE_ReadVariable(0x0001, &motorDriver.uniqueBoardID) != HAL_OK){
 8000aaa:	490a      	ldr	r1, [pc, #40]	@ (8000ad4 <main+0x5c>)
 8000aac:	2001      	movs	r0, #1
 8000aae:	f7ff fd6f 	bl	8000590 <EE_ReadVariable>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <main+0x44>
  	  Error_Handler();
 8000ab8:	f000 f8e6 	bl	8000c88 <Error_Handler>
  }

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000abc:	2108      	movs	r1, #8
 8000abe:	4806      	ldr	r0, [pc, #24]	@ (8000ad8 <main+0x60>)
 8000ac0:	f003 fd9c 	bl	80045fc <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  MTDRIVER_USBCDC_RxCallback();
 8000ac4:	f000 f864 	bl	8000b90 <MTDRIVER_USBCDC_RxCallback>
	  MTDRIVER_RS485_RxCallback();
 8000ac8:	f000 f89c 	bl	8000c04 <MTDRIVER_RS485_RxCallback>
	  MTDRIVER_Control();
 8000acc:	f000 f90e 	bl	8000cec <MTDRIVER_Control>
	  MTDRIVER_USBCDC_RxCallback();
 8000ad0:	bf00      	nop
 8000ad2:	e7f7      	b.n	8000ac4 <main+0x4c>
 8000ad4:	20000004 	.word	0x20000004
 8000ad8:	200001c0 	.word	0x200001c0

08000adc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b094      	sub	sp, #80	@ 0x50
 8000ae0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ae2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ae6:	2228      	movs	r2, #40	@ 0x28
 8000ae8:	2100      	movs	r1, #0
 8000aea:	4618      	mov	r0, r3
 8000aec:	f008 fee0 	bl	80098b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000af0:	f107 0314 	add.w	r3, r7, #20
 8000af4:	2200      	movs	r2, #0
 8000af6:	601a      	str	r2, [r3, #0]
 8000af8:	605a      	str	r2, [r3, #4]
 8000afa:	609a      	str	r2, [r3, #8]
 8000afc:	60da      	str	r2, [r3, #12]
 8000afe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b00:	1d3b      	adds	r3, r7, #4
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]
 8000b08:	609a      	str	r2, [r3, #8]
 8000b0a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b10:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b16:	2300      	movs	r3, #0
 8000b18:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b22:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b26:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b28:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000b2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b2e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b32:	4618      	mov	r0, r3
 8000b34:	f002 fff4 	bl	8003b20 <HAL_RCC_OscConfig>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000b3e:	f000 f8a3 	bl	8000c88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b42:	230f      	movs	r3, #15
 8000b44:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b46:	2302      	movs	r3, #2
 8000b48:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b52:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b54:	2300      	movs	r3, #0
 8000b56:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b58:	f107 0314 	add.w	r3, r7, #20
 8000b5c:	2102      	movs	r1, #2
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f003 fa60 	bl	8004024 <HAL_RCC_ClockConfig>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000b6a:	f000 f88d 	bl	8000c88 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000b6e:	2310      	movs	r3, #16
 8000b70:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000b72:	2300      	movs	r3, #0
 8000b74:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f003 fbe1 	bl	8004340 <HAL_RCCEx_PeriphCLKConfig>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000b84:	f000 f880 	bl	8000c88 <Error_Handler>
  }
}
 8000b88:	bf00      	nop
 8000b8a:	3750      	adds	r7, #80	@ 0x50
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <MTDRIVER_USBCDC_RxCallback>:

/* USER CODE BEGIN 4 */
void MTDRIVER_USBCDC_RxCallback(){
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
	if(usbcdcRxFlag){
 8000b94:	4b16      	ldr	r3, [pc, #88]	@ (8000bf0 <MTDRIVER_USBCDC_RxCallback+0x60>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d004      	beq.n	8000ba6 <MTDRIVER_USBCDC_RxCallback+0x16>
		MTDRIVER_USBCDC_RX_ReceiveData();
 8000b9c:	f000 f9b2 	bl	8000f04 <MTDRIVER_USBCDC_RX_ReceiveData>
		usbcdcRxFlag = 0;
 8000ba0:	4b13      	ldr	r3, [pc, #76]	@ (8000bf0 <MTDRIVER_USBCDC_RxCallback+0x60>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	701a      	strb	r2, [r3, #0]
	}

	if(usbcdcRxOkFlag){
 8000ba6:	4b13      	ldr	r3, [pc, #76]	@ (8000bf4 <MTDRIVER_USBCDC_RxCallback+0x64>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d01d      	beq.n	8000bea <MTDRIVER_USBCDC_RxCallback+0x5a>
		if(dataContent == MT_DRIVER_UNIQUE_BOARD_ID){
 8000bae:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <MTDRIVER_USBCDC_RxCallback+0x68>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b01      	cmp	r3, #1
 8000bb4:	d116      	bne.n	8000be4 <MTDRIVER_USBCDC_RxCallback+0x54>
			if(EE_WriteVariable(0x0001, data) != HAL_OK){
 8000bb6:	4b11      	ldr	r3, [pc, #68]	@ (8000bfc <MTDRIVER_USBCDC_RxCallback+0x6c>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	4619      	mov	r1, r3
 8000bbc:	2001      	movs	r0, #1
 8000bbe:	f7ff fd31 	bl	8000624 <EE_WriteVariable>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d002      	beq.n	8000bce <MTDRIVER_USBCDC_RxCallback+0x3e>
				Error_Handler();
 8000bc8:	f000 f85e 	bl	8000c88 <Error_Handler>
 8000bcc:	e008      	b.n	8000be0 <MTDRIVER_USBCDC_RxCallback+0x50>
			}
			else{
				if(EE_ReadVariable(0x0001, &motorDriver.uniqueBoardID) != HAL_OK){
 8000bce:	490c      	ldr	r1, [pc, #48]	@ (8000c00 <MTDRIVER_USBCDC_RxCallback+0x70>)
 8000bd0:	2001      	movs	r0, #1
 8000bd2:	f7ff fcdd 	bl	8000590 <EE_ReadVariable>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MTDRIVER_USBCDC_RxCallback+0x50>
					Error_Handler();
 8000bdc:	f000 f854 	bl	8000c88 <Error_Handler>
				}

			}
			HAL_FLASH_Lock();
 8000be0:	f000 ff2a 	bl	8001a38 <HAL_FLASH_Lock>
		}


		usbcdcRxOkFlag = 0;
 8000be4:	4b03      	ldr	r3, [pc, #12]	@ (8000bf4 <MTDRIVER_USBCDC_RxCallback+0x64>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	701a      	strb	r2, [r3, #0]

	}
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	200001bb 	.word	0x200001bb
 8000bf4:	200001bc 	.word	0x200001bc
 8000bf8:	200001bd 	.word	0x200001bd
 8000bfc:	200001be 	.word	0x200001be
 8000c00:	20000004 	.word	0x20000004

08000c04 <MTDRIVER_RS485_RxCallback>:
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rs485Port.rxBuffer, 10);

	}
}

void MTDRIVER_RS485_RxCallback(){
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
	if(rs485RxOkFlag){
 8000c08:	4b1b      	ldr	r3, [pc, #108]	@ (8000c78 <MTDRIVER_RS485_RxCallback+0x74>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d02d      	beq.n	8000c6c <MTDRIVER_RS485_RxCallback+0x68>
		if(dataContent == MT_DRIVER_MODE_ID){
 8000c10:	4b1a      	ldr	r3, [pc, #104]	@ (8000c7c <MTDRIVER_RS485_RxCallback+0x78>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	2b03      	cmp	r3, #3
 8000c16:	d11b      	bne.n	8000c50 <MTDRIVER_RS485_RxCallback+0x4c>
				if(data == COAST_MODE){
 8000c18:	4b19      	ldr	r3, [pc, #100]	@ (8000c80 <MTDRIVER_RS485_RxCallback+0x7c>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d109      	bne.n	8000c34 <MTDRIVER_RS485_RxCallback+0x30>
					MTDRIVER_UpdateSystemInfo(motorDriver.uniqueBoardID, motorDriver.pwm, BRAKE_MODE, motorDriver.fault);
 8000c20:	4b18      	ldr	r3, [pc, #96]	@ (8000c84 <MTDRIVER_RS485_RxCallback+0x80>)
 8000c22:	8818      	ldrh	r0, [r3, #0]
 8000c24:	4b17      	ldr	r3, [pc, #92]	@ (8000c84 <MTDRIVER_RS485_RxCallback+0x80>)
 8000c26:	7899      	ldrb	r1, [r3, #2]
 8000c28:	4b16      	ldr	r3, [pc, #88]	@ (8000c84 <MTDRIVER_RS485_RxCallback+0x80>)
 8000c2a:	791b      	ldrb	r3, [r3, #4]
 8000c2c:	2202      	movs	r2, #2
 8000c2e:	f000 f831 	bl	8000c94 <MTDRIVER_UpdateSystemInfo>
 8000c32:	e01b      	b.n	8000c6c <MTDRIVER_RS485_RxCallback+0x68>
				}
				else if (data == BRAKE_MODE){
 8000c34:	4b12      	ldr	r3, [pc, #72]	@ (8000c80 <MTDRIVER_RS485_RxCallback+0x7c>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	d117      	bne.n	8000c6c <MTDRIVER_RS485_RxCallback+0x68>
					MTDRIVER_UpdateSystemInfo(motorDriver.uniqueBoardID, motorDriver.pwm, COAST_MODE, motorDriver.fault);
 8000c3c:	4b11      	ldr	r3, [pc, #68]	@ (8000c84 <MTDRIVER_RS485_RxCallback+0x80>)
 8000c3e:	8818      	ldrh	r0, [r3, #0]
 8000c40:	4b10      	ldr	r3, [pc, #64]	@ (8000c84 <MTDRIVER_RS485_RxCallback+0x80>)
 8000c42:	7899      	ldrb	r1, [r3, #2]
 8000c44:	4b0f      	ldr	r3, [pc, #60]	@ (8000c84 <MTDRIVER_RS485_RxCallback+0x80>)
 8000c46:	791b      	ldrb	r3, [r3, #4]
 8000c48:	2201      	movs	r2, #1
 8000c4a:	f000 f823 	bl	8000c94 <MTDRIVER_UpdateSystemInfo>
 8000c4e:	e00d      	b.n	8000c6c <MTDRIVER_RS485_RxCallback+0x68>
				}
		}

		else if(dataContent == MT_DRIVER_PWM_ID){
 8000c50:	4b0a      	ldr	r3, [pc, #40]	@ (8000c7c <MTDRIVER_RS485_RxCallback+0x78>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2b02      	cmp	r3, #2
 8000c56:	d109      	bne.n	8000c6c <MTDRIVER_RS485_RxCallback+0x68>
			if(data >= 0 && data <=255){
				MTDRIVER_UpdateSystemInfo(motorDriver.uniqueBoardID, data, motorDriver.mode, motorDriver.fault);
 8000c58:	4b0a      	ldr	r3, [pc, #40]	@ (8000c84 <MTDRIVER_RS485_RxCallback+0x80>)
 8000c5a:	8818      	ldrh	r0, [r3, #0]
 8000c5c:	4b08      	ldr	r3, [pc, #32]	@ (8000c80 <MTDRIVER_RS485_RxCallback+0x7c>)
 8000c5e:	7819      	ldrb	r1, [r3, #0]
 8000c60:	4b08      	ldr	r3, [pc, #32]	@ (8000c84 <MTDRIVER_RS485_RxCallback+0x80>)
 8000c62:	78da      	ldrb	r2, [r3, #3]
 8000c64:	4b07      	ldr	r3, [pc, #28]	@ (8000c84 <MTDRIVER_RS485_RxCallback+0x80>)
 8000c66:	791b      	ldrb	r3, [r3, #4]
 8000c68:	f000 f814 	bl	8000c94 <MTDRIVER_UpdateSystemInfo>
			}
		}

	}

	rs485RxOkFlag = 0;
 8000c6c:	4b02      	ldr	r3, [pc, #8]	@ (8000c78 <MTDRIVER_RS485_RxCallback+0x74>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	701a      	strb	r2, [r3, #0]
}
 8000c72:	bf00      	nop
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	200001ae 	.word	0x200001ae
 8000c7c:	200001bd 	.word	0x200001bd
 8000c80:	200001be 	.word	0x200001be
 8000c84:	20000004 	.word	0x20000004

08000c88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c8c:	b672      	cpsid	i
}
 8000c8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c90:	bf00      	nop
 8000c92:	e7fd      	b.n	8000c90 <Error_Handler+0x8>

08000c94 <MTDRIVER_UpdateSystemInfo>:

extern TIM_HandleTypeDef htim2;
//Set all motorDriver paramaters default as 0x00
MotorDriver motorDriver = {0x00, 0x00, 0x00, 0x00, &htim2};

void MTDRIVER_UpdateSystemInfo(uint16_t id, uint8_t pwm, uint8_t mode, uint8_t fault){
 8000c94:	b590      	push	{r4, r7, lr}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4604      	mov	r4, r0
 8000c9c:	4608      	mov	r0, r1
 8000c9e:	4611      	mov	r1, r2
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	4623      	mov	r3, r4
 8000ca4:	80fb      	strh	r3, [r7, #6]
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	717b      	strb	r3, [r7, #5]
 8000caa:	460b      	mov	r3, r1
 8000cac:	713b      	strb	r3, [r7, #4]
 8000cae:	4613      	mov	r3, r2
 8000cb0:	70fb      	strb	r3, [r7, #3]
	motorDriver.fault = fault;
 8000cb2:	4a0d      	ldr	r2, [pc, #52]	@ (8000ce8 <MTDRIVER_UpdateSystemInfo+0x54>)
 8000cb4:	78fb      	ldrb	r3, [r7, #3]
 8000cb6:	7113      	strb	r3, [r2, #4]
	if(motorDriver.fault != 0x00){
 8000cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce8 <MTDRIVER_UpdateSystemInfo+0x54>)
 8000cba:	791b      	ldrb	r3, [r3, #4]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MTDRIVER_UpdateSystemInfo+0x30>
		Error_Handler();
 8000cc0:	f7ff ffe2 	bl	8000c88 <Error_Handler>
	}

	motorDriver.uniqueBoardID = id;
 8000cc4:	4a08      	ldr	r2, [pc, #32]	@ (8000ce8 <MTDRIVER_UpdateSystemInfo+0x54>)
 8000cc6:	88fb      	ldrh	r3, [r7, #6]
 8000cc8:	8013      	strh	r3, [r2, #0]
	motorDriver.pwm = pwm*10;
 8000cca:	797b      	ldrb	r3, [r7, #5]
 8000ccc:	461a      	mov	r2, r3
 8000cce:	0092      	lsls	r2, r2, #2
 8000cd0:	4413      	add	r3, r2
 8000cd2:	005b      	lsls	r3, r3, #1
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	4b04      	ldr	r3, [pc, #16]	@ (8000ce8 <MTDRIVER_UpdateSystemInfo+0x54>)
 8000cd8:	709a      	strb	r2, [r3, #2]
	motorDriver.mode = mode;
 8000cda:	4a03      	ldr	r2, [pc, #12]	@ (8000ce8 <MTDRIVER_UpdateSystemInfo+0x54>)
 8000cdc:	793b      	ldrb	r3, [r7, #4]
 8000cde:	70d3      	strb	r3, [r2, #3]
}
 8000ce0:	bf00      	nop
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd90      	pop	{r4, r7, pc}
 8000ce8:	20000004 	.word	0x20000004

08000cec <MTDRIVER_Control>:

void MTDRIVER_Control(void){
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
	switch(motorDriver.mode){
 8000cf0:	4b10      	ldr	r3, [pc, #64]	@ (8000d34 <MTDRIVER_Control+0x48>)
 8000cf2:	78db      	ldrb	r3, [r3, #3]
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d002      	beq.n	8000cfe <MTDRIVER_Control+0x12>
 8000cf8:	2b02      	cmp	r3, #2
 8000cfa:	d006      	beq.n	8000d0a <MTDRIVER_Control+0x1e>
			HAL_GPIO_WritePin(INA_GPIO_Port, INA_Pin, 0);
			motorDriver.htim->Instance->CCR3 = motorDriver.pwm;
			break;

	}
}
 8000cfc:	e018      	b.n	8000d30 <MTDRIVER_Control+0x44>
			motorDriver.htim->Instance->CCR3 = 0;
 8000cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8000d34 <MTDRIVER_Control+0x48>)
 8000d00:	689b      	ldr	r3, [r3, #8]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	2200      	movs	r2, #0
 8000d06:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 8000d08:	e012      	b.n	8000d30 <MTDRIVER_Control+0x44>
			HAL_GPIO_WritePin(INA_GPIO_Port, INA_Pin, 0);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d10:	4809      	ldr	r0, [pc, #36]	@ (8000d38 <MTDRIVER_Control+0x4c>)
 8000d12:	f001 f97f 	bl	8002014 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(INA_GPIO_Port, INA_Pin, 0);
 8000d16:	2200      	movs	r2, #0
 8000d18:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d1c:	4806      	ldr	r0, [pc, #24]	@ (8000d38 <MTDRIVER_Control+0x4c>)
 8000d1e:	f001 f979 	bl	8002014 <HAL_GPIO_WritePin>
			motorDriver.htim->Instance->CCR3 = motorDriver.pwm;
 8000d22:	4b04      	ldr	r3, [pc, #16]	@ (8000d34 <MTDRIVER_Control+0x48>)
 8000d24:	789a      	ldrb	r2, [r3, #2]
 8000d26:	4b03      	ldr	r3, [pc, #12]	@ (8000d34 <MTDRIVER_Control+0x48>)
 8000d28:	689b      	ldr	r3, [r3, #8]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 8000d2e:	bf00      	nop
}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	20000004 	.word	0x20000004
 8000d38:	40010c00 	.word	0x40010c00

08000d3c <MTDRIVER_USBCDC_RX_StateMachine>:
uint8_t dataContent;
uint8_t data;
uint8_t checksum;


void MTDRIVER_USBCDC_RX_StateMachine(uint8_t state){
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
	usbcdcRxState = state;
 8000d46:	4a04      	ldr	r2, [pc, #16]	@ (8000d58 <MTDRIVER_USBCDC_RX_StateMachine+0x1c>)
 8000d48:	79fb      	ldrb	r3, [r7, #7]
 8000d4a:	7013      	strb	r3, [r2, #0]
}
 8000d4c:	bf00      	nop
 8000d4e:	370c      	adds	r7, #12
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bc80      	pop	{r7}
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	200001ba 	.word	0x200001ba

08000d5c <MTDRIVER_USBCDC_RX_ScanningHeader>:

void MTDRIVER_USBCDC_RX_ScanningHeader(){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
	if(usbcdcRxBuffer[0] == HEADER_BYTE){
 8000d60:	4b04      	ldr	r3, [pc, #16]	@ (8000d74 <MTDRIVER_USBCDC_RX_ScanningHeader+0x18>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b55      	cmp	r3, #85	@ 0x55
 8000d66:	d102      	bne.n	8000d6e <MTDRIVER_USBCDC_RX_ScanningHeader+0x12>
		MTDRIVER_USBCDC_RX_StateMachine(1);
 8000d68:	2001      	movs	r0, #1
 8000d6a:	f7ff ffe7 	bl	8000d3c <MTDRIVER_USBCDC_RX_StateMachine>
	}
}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	200001b0 	.word	0x200001b0

08000d78 <MTDRIVER_USBCDC_RX_CheckDevice>:

void MTDRIVER_USBCDC_RX_CheckDevice(){
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
	uint8_t deviceList[] = {0x10, 0x11, 0x12, 0x13, 0x14, 0x15};
 8000d7e:	4a14      	ldr	r2, [pc, #80]	@ (8000dd0 <MTDRIVER_USBCDC_RX_CheckDevice+0x58>)
 8000d80:	1d3b      	adds	r3, r7, #4
 8000d82:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d86:	6018      	str	r0, [r3, #0]
 8000d88:	3304      	adds	r3, #4
 8000d8a:	8019      	strh	r1, [r3, #0]
	uint8_t length;

	if(usbcdcRxState == 1){
 8000d8c:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <MTDRIVER_USBCDC_RX_CheckDevice+0x5c>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d118      	bne.n	8000dc6 <MTDRIVER_USBCDC_RX_CheckDevice+0x4e>
		length = sizeof(deviceList) / sizeof(deviceList[0]);
 8000d94:	2306      	movs	r3, #6
 8000d96:	72fb      	strb	r3, [r7, #11]
		for(int i = 0; i < length; i++){
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	e00f      	b.n	8000dbe <MTDRIVER_USBCDC_RX_CheckDevice+0x46>
			if(usbcdcRxBuffer[1] == deviceList[i]){
 8000d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd8 <MTDRIVER_USBCDC_RX_CheckDevice+0x60>)
 8000da0:	785a      	ldrb	r2, [r3, #1]
 8000da2:	1d39      	adds	r1, r7, #4
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	440b      	add	r3, r1
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	429a      	cmp	r2, r3
 8000dac:	d104      	bne.n	8000db8 <MTDRIVER_USBCDC_RX_CheckDevice+0x40>
				MTDRIVER_USBCDC_RX_StateMachine(2);
 8000dae:	2002      	movs	r0, #2
 8000db0:	f7ff ffc4 	bl	8000d3c <MTDRIVER_USBCDC_RX_StateMachine>
				break;
 8000db4:	bf00      	nop
			}
		}
	}

}
 8000db6:	e006      	b.n	8000dc6 <MTDRIVER_USBCDC_RX_CheckDevice+0x4e>
		for(int i = 0; i < length; i++){
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	60fb      	str	r3, [r7, #12]
 8000dbe:	7afb      	ldrb	r3, [r7, #11]
 8000dc0:	68fa      	ldr	r2, [r7, #12]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	dbeb      	blt.n	8000d9e <MTDRIVER_USBCDC_RX_CheckDevice+0x26>
}
 8000dc6:	bf00      	nop
 8000dc8:	3710      	adds	r7, #16
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	08009920 	.word	0x08009920
 8000dd4:	200001ba 	.word	0x200001ba
 8000dd8:	200001b0 	.word	0x200001b0

08000ddc <CheckDataContent.0>:

void MTDRIVER_USBCDC_RX_CheckDataContent(){

	uint8_t CheckDataContent(uint8_t dataContentList[], uint8_t length){
 8000ddc:	b480      	push	{r7}
 8000dde:	b087      	sub	sp, #28
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	460b      	mov	r3, r1
 8000de6:	72fb      	strb	r3, [r7, #11]
 8000de8:	f8c7 c004 	str.w	ip, [r7, #4]

		for(int i = 0; i < length; i++){
 8000dec:	2300      	movs	r3, #0
 8000dee:	617b      	str	r3, [r7, #20]
 8000df0:	e00c      	b.n	8000e0c <CheckDataContent.0+0x30>
			if(usbcdcRxBuffer[2] == dataContentList[i]){
 8000df2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e20 <CheckDataContent.0+0x44>)
 8000df4:	789a      	ldrb	r2, [r3, #2]
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	68f9      	ldr	r1, [r7, #12]
 8000dfa:	440b      	add	r3, r1
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d101      	bne.n	8000e06 <CheckDataContent.0+0x2a>
				return 1;
 8000e02:	2301      	movs	r3, #1
 8000e04:	e007      	b.n	8000e16 <CheckDataContent.0+0x3a>
		for(int i = 0; i < length; i++){
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	617b      	str	r3, [r7, #20]
 8000e0c:	7afb      	ldrb	r3, [r7, #11]
 8000e0e:	697a      	ldr	r2, [r7, #20]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	dbee      	blt.n	8000df2 <CheckDataContent.0+0x16>
			}
		}
		return 0;
 8000e14:	2300      	movs	r3, #0
	}
 8000e16:	4618      	mov	r0, r3
 8000e18:	371c      	adds	r7, #28
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bc80      	pop	{r7}
 8000e1e:	4770      	bx	lr
 8000e20:	200001b0 	.word	0x200001b0

08000e24 <MTDRIVER_USBCDC_RX_CheckDataContent>:
void MTDRIVER_USBCDC_RX_CheckDataContent(){
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	f107 0310 	add.w	r3, r7, #16
 8000e2e:	607b      	str	r3, [r7, #4]

	if(usbcdcRxState == 2){
 8000e30:	4b0f      	ldr	r3, [pc, #60]	@ (8000e70 <MTDRIVER_USBCDC_RX_CheckDataContent+0x4c>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b02      	cmp	r3, #2
 8000e36:	d118      	bne.n	8000e6a <MTDRIVER_USBCDC_RX_CheckDataContent+0x46>

		//Device ID (0x10): Power Management Board

		if(usbcdcRxBuffer[1] == MT_DRIVER_ID){
 8000e38:	4b0e      	ldr	r3, [pc, #56]	@ (8000e74 <MTDRIVER_USBCDC_RX_CheckDataContent+0x50>)
 8000e3a:	785b      	ldrb	r3, [r3, #1]
 8000e3c:	2b15      	cmp	r3, #21
 8000e3e:	d114      	bne.n	8000e6a <MTDRIVER_USBCDC_RX_CheckDataContent+0x46>
			uint8_t MT_DRIVER_DATA_CONTENT[] = {0x01, 0x02, 0x03, 0x04};
 8000e40:	4b0d      	ldr	r3, [pc, #52]	@ (8000e78 <MTDRIVER_USBCDC_RX_CheckDataContent+0x54>)
 8000e42:	603b      	str	r3, [r7, #0]
			if(CheckDataContent(MT_DRIVER_DATA_CONTENT, 4) == 0){
 8000e44:	463b      	mov	r3, r7
 8000e46:	1d3a      	adds	r2, r7, #4
 8000e48:	4694      	mov	ip, r2
 8000e4a:	2104      	movs	r1, #4
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff ffc5 	bl	8000ddc <CheckDataContent.0>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d007      	beq.n	8000e68 <MTDRIVER_USBCDC_RX_CheckDataContent+0x44>
				return;
			}
			switch(usbcdcRxBuffer[2]){
 8000e58:	4b06      	ldr	r3, [pc, #24]	@ (8000e74 <MTDRIVER_USBCDC_RX_CheckDataContent+0x50>)
 8000e5a:	789b      	ldrb	r3, [r3, #2]
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d104      	bne.n	8000e6a <MTDRIVER_USBCDC_RX_CheckDataContent+0x46>
				case 0x01:
					MTDRIVER_USBCDC_RX_StateMachine(3);
 8000e60:	2003      	movs	r0, #3
 8000e62:	f7ff ff6b 	bl	8000d3c <MTDRIVER_USBCDC_RX_StateMachine>
					break;
 8000e66:	e000      	b.n	8000e6a <MTDRIVER_USBCDC_RX_CheckDataContent+0x46>
				return;
 8000e68:	bf00      	nop
			}
		}
	}
}
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	200001ba 	.word	0x200001ba
 8000e74:	200001b0 	.word	0x200001b0
 8000e78:	04030201 	.word	0x04030201

08000e7c <MTDRIVER_USBCDC_RX_VerifyDataPacket>:

int MTDRIVER_USBCDC_RX_VerifyDataPacket(){
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0

	if(usbcdcRxState == 3){
 8000e80:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec0 <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x44>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2b03      	cmp	r3, #3
 8000e86:	d116      	bne.n	8000eb6 <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x3a>
		checksum = 0x55 | usbcdcRxBuffer[1] | usbcdcRxBuffer[2] | usbcdcRxBuffer[3];
 8000e88:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec4 <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x48>)
 8000e8a:	785a      	ldrb	r2, [r3, #1]
 8000e8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec4 <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x48>)
 8000e8e:	789b      	ldrb	r3, [r3, #2]
 8000e90:	4313      	orrs	r3, r2
 8000e92:	b2da      	uxtb	r2, r3
 8000e94:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec4 <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x48>)
 8000e96:	78db      	ldrb	r3, [r3, #3]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 8000ea0:	b2da      	uxtb	r2, r3
 8000ea2:	4b09      	ldr	r3, [pc, #36]	@ (8000ec8 <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x4c>)
 8000ea4:	701a      	strb	r2, [r3, #0]

		if(checksum == usbcdcRxBuffer[4]){
 8000ea6:	4b07      	ldr	r3, [pc, #28]	@ (8000ec4 <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x48>)
 8000ea8:	791a      	ldrb	r2, [r3, #4]
 8000eaa:	4b07      	ldr	r3, [pc, #28]	@ (8000ec8 <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x4c>)
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	429a      	cmp	r2, r3
 8000eb0:	d101      	bne.n	8000eb6 <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x3a>
			return 1;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	e000      	b.n	8000eb8 <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x3c>
		}

	}
	return 0;
 8000eb6:	2300      	movs	r3, #0
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr
 8000ec0:	200001ba 	.word	0x200001ba
 8000ec4:	200001b0 	.word	0x200001b0
 8000ec8:	200001bf 	.word	0x200001bf

08000ecc <MTDRIVER_USBCDC_RX_ReceiveVerifiedData>:

void MTDRIVER_USBCDC_RX_ReceiveVerifiedData(){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
	if(MTDRIVER_USBCDC_RX_VerifyDataPacket() == 1){
 8000ed0:	f7ff ffd4 	bl	8000e7c <MTDRIVER_USBCDC_RX_VerifyDataPacket>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d10a      	bne.n	8000ef0 <MTDRIVER_USBCDC_RX_ReceiveVerifiedData+0x24>
		usbcdcRxOkFlag = 1;
 8000eda:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <MTDRIVER_USBCDC_RX_ReceiveVerifiedData+0x28>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	701a      	strb	r2, [r3, #0]
		dataContent = usbcdcRxBuffer[2];
 8000ee0:	4b05      	ldr	r3, [pc, #20]	@ (8000ef8 <MTDRIVER_USBCDC_RX_ReceiveVerifiedData+0x2c>)
 8000ee2:	789a      	ldrb	r2, [r3, #2]
 8000ee4:	4b05      	ldr	r3, [pc, #20]	@ (8000efc <MTDRIVER_USBCDC_RX_ReceiveVerifiedData+0x30>)
 8000ee6:	701a      	strb	r2, [r3, #0]
		data = usbcdcRxBuffer[3];
 8000ee8:	4b03      	ldr	r3, [pc, #12]	@ (8000ef8 <MTDRIVER_USBCDC_RX_ReceiveVerifiedData+0x2c>)
 8000eea:	78da      	ldrb	r2, [r3, #3]
 8000eec:	4b04      	ldr	r3, [pc, #16]	@ (8000f00 <MTDRIVER_USBCDC_RX_ReceiveVerifiedData+0x34>)
 8000eee:	701a      	strb	r2, [r3, #0]
	}
}
 8000ef0:	bf00      	nop
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	200001bc 	.word	0x200001bc
 8000ef8:	200001b0 	.word	0x200001b0
 8000efc:	200001bd 	.word	0x200001bd
 8000f00:	200001be 	.word	0x200001be

08000f04 <MTDRIVER_USBCDC_RX_ReceiveData>:

void MTDRIVER_USBCDC_RX_ReceiveData(){
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
	MTDRIVER_USBCDC_RX_ScanningHeader(); //Waiting for Protocol Header (0x55)
 8000f08:	f7ff ff28 	bl	8000d5c <MTDRIVER_USBCDC_RX_ScanningHeader>
	MTDRIVER_USBCDC_RX_CheckDevice(); //If header found, check next byte (device ID byte)
 8000f0c:	f7ff ff34 	bl	8000d78 <MTDRIVER_USBCDC_RX_CheckDevice>
	MTDRIVER_USBCDC_RX_CheckDataContent(); //If device ID is existent, verify if data content is existent
 8000f10:	f7ff ff88 	bl	8000e24 <MTDRIVER_USBCDC_RX_CheckDataContent>
	MTDRIVER_USBCDC_RX_VerifyDataPacket(); //Detect data errors
 8000f14:	f7ff ffb2 	bl	8000e7c <MTDRIVER_USBCDC_RX_VerifyDataPacket>
	MTDRIVER_USBCDC_RX_ReceiveVerifiedData();  //Process legitimate data
 8000f18:	f7ff ffd8 	bl	8000ecc <MTDRIVER_USBCDC_RX_ReceiveVerifiedData>
	MTDRIVER_USBCDC_RX_StateMachine(0); //Reset State Machine to State 0
 8000f1c:	2000      	movs	r0, #0
 8000f1e:	f7ff ff0d 	bl	8000d3c <MTDRIVER_USBCDC_RX_StateMachine>
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f2e:	4b15      	ldr	r3, [pc, #84]	@ (8000f84 <HAL_MspInit+0x5c>)
 8000f30:	699b      	ldr	r3, [r3, #24]
 8000f32:	4a14      	ldr	r2, [pc, #80]	@ (8000f84 <HAL_MspInit+0x5c>)
 8000f34:	f043 0301 	orr.w	r3, r3, #1
 8000f38:	6193      	str	r3, [r2, #24]
 8000f3a:	4b12      	ldr	r3, [pc, #72]	@ (8000f84 <HAL_MspInit+0x5c>)
 8000f3c:	699b      	ldr	r3, [r3, #24]
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f46:	4b0f      	ldr	r3, [pc, #60]	@ (8000f84 <HAL_MspInit+0x5c>)
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	4a0e      	ldr	r2, [pc, #56]	@ (8000f84 <HAL_MspInit+0x5c>)
 8000f4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f50:	61d3      	str	r3, [r2, #28]
 8000f52:	4b0c      	ldr	r3, [pc, #48]	@ (8000f84 <HAL_MspInit+0x5c>)
 8000f54:	69db      	ldr	r3, [r3, #28]
 8000f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f88 <HAL_MspInit+0x60>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	4a04      	ldr	r2, [pc, #16]	@ (8000f88 <HAL_MspInit+0x60>)
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr
 8000f84:	40021000 	.word	0x40021000
 8000f88:	40010000 	.word	0x40010000

08000f8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f90:	bf00      	nop
 8000f92:	e7fd      	b.n	8000f90 <NMI_Handler+0x4>

08000f94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f98:	bf00      	nop
 8000f9a:	e7fd      	b.n	8000f98 <HardFault_Handler+0x4>

08000f9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fa0:	bf00      	nop
 8000fa2:	e7fd      	b.n	8000fa0 <MemManage_Handler+0x4>

08000fa4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fa8:	bf00      	nop
 8000faa:	e7fd      	b.n	8000fa8 <BusFault_Handler+0x4>

08000fac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fb0:	bf00      	nop
 8000fb2:	e7fd      	b.n	8000fb0 <UsageFault_Handler+0x4>

08000fb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fb8:	bf00      	nop
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr

08000fc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bc80      	pop	{r7}
 8000fca:	4770      	bx	lr

08000fcc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fd0:	bf00      	nop
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bc80      	pop	{r7}
 8000fd6:	4770      	bx	lr

08000fd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fdc:	f000 fa0c 	bl	80013f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fe0:	bf00      	nop
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000fe8:	4802      	ldr	r0, [pc, #8]	@ (8000ff4 <DMA1_Channel5_IRQHandler+0x10>)
 8000fea:	f000 fb89 	bl	8001700 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	20000250 	.word	0x20000250

08000ff8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000ffc:	4802      	ldr	r0, [pc, #8]	@ (8001008 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000ffe:	f001 f946 	bl	800228e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	20000f80 	.word	0x20000f80

0800100c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	bc80      	pop	{r7}
 8001016:	4770      	bx	lr

08001018 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b08e      	sub	sp, #56	@ 0x38
 800101c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800101e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	605a      	str	r2, [r3, #4]
 8001028:	609a      	str	r2, [r3, #8]
 800102a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800102c:	f107 0320 	add.w	r3, r7, #32
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
 8001042:	611a      	str	r2, [r3, #16]
 8001044:	615a      	str	r2, [r3, #20]
 8001046:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001048:	4b2c      	ldr	r3, [pc, #176]	@ (80010fc <MX_TIM2_Init+0xe4>)
 800104a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800104e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 13;
 8001050:	4b2a      	ldr	r3, [pc, #168]	@ (80010fc <MX_TIM2_Init+0xe4>)
 8001052:	220d      	movs	r2, #13
 8001054:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001056:	4b29      	ldr	r3, [pc, #164]	@ (80010fc <MX_TIM2_Init+0xe4>)
 8001058:	2200      	movs	r2, #0
 800105a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 254;
 800105c:	4b27      	ldr	r3, [pc, #156]	@ (80010fc <MX_TIM2_Init+0xe4>)
 800105e:	22fe      	movs	r2, #254	@ 0xfe
 8001060:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001062:	4b26      	ldr	r3, [pc, #152]	@ (80010fc <MX_TIM2_Init+0xe4>)
 8001064:	2200      	movs	r2, #0
 8001066:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001068:	4b24      	ldr	r3, [pc, #144]	@ (80010fc <MX_TIM2_Init+0xe4>)
 800106a:	2280      	movs	r2, #128	@ 0x80
 800106c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800106e:	4823      	ldr	r0, [pc, #140]	@ (80010fc <MX_TIM2_Init+0xe4>)
 8001070:	f003 fa1c 	bl	80044ac <HAL_TIM_Base_Init>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800107a:	f7ff fe05 	bl	8000c88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800107e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001082:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001084:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001088:	4619      	mov	r1, r3
 800108a:	481c      	ldr	r0, [pc, #112]	@ (80010fc <MX_TIM2_Init+0xe4>)
 800108c:	f003 fc1a 	bl	80048c4 <HAL_TIM_ConfigClockSource>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8001096:	f7ff fdf7 	bl	8000c88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800109a:	4818      	ldr	r0, [pc, #96]	@ (80010fc <MX_TIM2_Init+0xe4>)
 800109c:	f003 fa55 	bl	800454a <HAL_TIM_PWM_Init>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80010a6:	f7ff fdef 	bl	8000c88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010aa:	2300      	movs	r3, #0
 80010ac:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010ae:	2300      	movs	r3, #0
 80010b0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010b2:	f107 0320 	add.w	r3, r7, #32
 80010b6:	4619      	mov	r1, r3
 80010b8:	4810      	ldr	r0, [pc, #64]	@ (80010fc <MX_TIM2_Init+0xe4>)
 80010ba:	f003 ff6f 	bl	8004f9c <HAL_TIMEx_MasterConfigSynchronization>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80010c4:	f7ff fde0 	bl	8000c88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010c8:	2360      	movs	r3, #96	@ 0x60
 80010ca:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010d0:	2300      	movs	r3, #0
 80010d2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010d8:	1d3b      	adds	r3, r7, #4
 80010da:	2208      	movs	r2, #8
 80010dc:	4619      	mov	r1, r3
 80010de:	4807      	ldr	r0, [pc, #28]	@ (80010fc <MX_TIM2_Init+0xe4>)
 80010e0:	f003 fb2e 	bl	8004740 <HAL_TIM_PWM_ConfigChannel>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80010ea:	f7ff fdcd 	bl	8000c88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80010ee:	4803      	ldr	r0, [pc, #12]	@ (80010fc <MX_TIM2_Init+0xe4>)
 80010f0:	f000 f822 	bl	8001138 <HAL_TIM_MspPostInit>

}
 80010f4:	bf00      	nop
 80010f6:	3738      	adds	r7, #56	@ 0x38
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	200001c0 	.word	0x200001c0

08001100 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001100:	b480      	push	{r7}
 8001102:	b085      	sub	sp, #20
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001110:	d10b      	bne.n	800112a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001112:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <HAL_TIM_Base_MspInit+0x34>)
 8001114:	69db      	ldr	r3, [r3, #28]
 8001116:	4a07      	ldr	r2, [pc, #28]	@ (8001134 <HAL_TIM_Base_MspInit+0x34>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	61d3      	str	r3, [r2, #28]
 800111e:	4b05      	ldr	r3, [pc, #20]	@ (8001134 <HAL_TIM_Base_MspInit+0x34>)
 8001120:	69db      	ldr	r3, [r3, #28]
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800112a:	bf00      	nop
 800112c:	3714      	adds	r7, #20
 800112e:	46bd      	mov	sp, r7
 8001130:	bc80      	pop	{r7}
 8001132:	4770      	bx	lr
 8001134:	40021000 	.word	0x40021000

08001138 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001140:	f107 030c 	add.w	r3, r7, #12
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001156:	d12a      	bne.n	80011ae <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001158:	4b17      	ldr	r3, [pc, #92]	@ (80011b8 <HAL_TIM_MspPostInit+0x80>)
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	4a16      	ldr	r2, [pc, #88]	@ (80011b8 <HAL_TIM_MspPostInit+0x80>)
 800115e:	f043 0308 	orr.w	r3, r3, #8
 8001162:	6193      	str	r3, [r2, #24]
 8001164:	4b14      	ldr	r3, [pc, #80]	@ (80011b8 <HAL_TIM_MspPostInit+0x80>)
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	f003 0308 	and.w	r3, r3, #8
 800116c:	60bb      	str	r3, [r7, #8]
 800116e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = PWM_Pin;
 8001170:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001174:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001176:	2302      	movs	r3, #2
 8001178:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2302      	movs	r3, #2
 800117c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 030c 	add.w	r3, r7, #12
 8001182:	4619      	mov	r1, r3
 8001184:	480d      	ldr	r0, [pc, #52]	@ (80011bc <HAL_TIM_MspPostInit+0x84>)
 8001186:	f000 fdc1 	bl	8001d0c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 800118a:	4b0d      	ldr	r3, [pc, #52]	@ (80011c0 <HAL_TIM_MspPostInit+0x88>)
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	61fb      	str	r3, [r7, #28]
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001196:	61fb      	str	r3, [r7, #28]
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800119e:	61fb      	str	r3, [r7, #28]
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011a6:	61fb      	str	r3, [r7, #28]
 80011a8:	4a05      	ldr	r2, [pc, #20]	@ (80011c0 <HAL_TIM_MspPostInit+0x88>)
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80011ae:	bf00      	nop
 80011b0:	3720      	adds	r7, #32
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40021000 	.word	0x40021000
 80011bc:	40010c00 	.word	0x40010c00
 80011c0:	40010000 	.word	0x40010000

080011c4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011c8:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <MX_USART1_UART_Init+0x4c>)
 80011ca:	4a12      	ldr	r2, [pc, #72]	@ (8001214 <MX_USART1_UART_Init+0x50>)
 80011cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011ce:	4b10      	ldr	r3, [pc, #64]	@ (8001210 <MX_USART1_UART_Init+0x4c>)
 80011d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001210 <MX_USART1_UART_Init+0x4c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001210 <MX_USART1_UART_Init+0x4c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001210 <MX_USART1_UART_Init+0x4c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011e8:	4b09      	ldr	r3, [pc, #36]	@ (8001210 <MX_USART1_UART_Init+0x4c>)
 80011ea:	220c      	movs	r2, #12
 80011ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ee:	4b08      	ldr	r3, [pc, #32]	@ (8001210 <MX_USART1_UART_Init+0x4c>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011f4:	4b06      	ldr	r3, [pc, #24]	@ (8001210 <MX_USART1_UART_Init+0x4c>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011fa:	4805      	ldr	r0, [pc, #20]	@ (8001210 <MX_USART1_UART_Init+0x4c>)
 80011fc:	f003 ff2c 	bl	8005058 <HAL_UART_Init>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001206:	f7ff fd3f 	bl	8000c88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	20000208 	.word	0x20000208
 8001214:	40013800 	.word	0x40013800

08001218 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08a      	sub	sp, #40	@ 0x28
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001220:	f107 0314 	add.w	r3, r7, #20
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]
 800122a:	609a      	str	r2, [r3, #8]
 800122c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a35      	ldr	r2, [pc, #212]	@ (8001308 <HAL_UART_MspInit+0xf0>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d163      	bne.n	8001300 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001238:	4b34      	ldr	r3, [pc, #208]	@ (800130c <HAL_UART_MspInit+0xf4>)
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	4a33      	ldr	r2, [pc, #204]	@ (800130c <HAL_UART_MspInit+0xf4>)
 800123e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001242:	6193      	str	r3, [r2, #24]
 8001244:	4b31      	ldr	r3, [pc, #196]	@ (800130c <HAL_UART_MspInit+0xf4>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800124c:	613b      	str	r3, [r7, #16]
 800124e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001250:	4b2e      	ldr	r3, [pc, #184]	@ (800130c <HAL_UART_MspInit+0xf4>)
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	4a2d      	ldr	r2, [pc, #180]	@ (800130c <HAL_UART_MspInit+0xf4>)
 8001256:	f043 0308 	orr.w	r3, r3, #8
 800125a:	6193      	str	r3, [r2, #24]
 800125c:	4b2b      	ldr	r3, [pc, #172]	@ (800130c <HAL_UART_MspInit+0xf4>)
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	f003 0308 	and.w	r3, r3, #8
 8001264:	60fb      	str	r3, [r7, #12]
 8001266:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001268:	2340      	movs	r3, #64	@ 0x40
 800126a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126c:	2302      	movs	r3, #2
 800126e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001270:	2303      	movs	r3, #3
 8001272:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001274:	f107 0314 	add.w	r3, r7, #20
 8001278:	4619      	mov	r1, r3
 800127a:	4825      	ldr	r0, [pc, #148]	@ (8001310 <HAL_UART_MspInit+0xf8>)
 800127c:	f000 fd46 	bl	8001d0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001280:	2380      	movs	r3, #128	@ 0x80
 8001282:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001284:	2300      	movs	r3, #0
 8001286:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	4619      	mov	r1, r3
 8001292:	481f      	ldr	r0, [pc, #124]	@ (8001310 <HAL_UART_MspInit+0xf8>)
 8001294:	f000 fd3a 	bl	8001d0c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001298:	4b1e      	ldr	r3, [pc, #120]	@ (8001314 <HAL_UART_MspInit+0xfc>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	627b      	str	r3, [r7, #36]	@ 0x24
 800129e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a0:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80012a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80012a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a8:	f043 0304 	orr.w	r3, r3, #4
 80012ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80012ae:	4a19      	ldr	r2, [pc, #100]	@ (8001314 <HAL_UART_MspInit+0xfc>)
 80012b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012b2:	6053      	str	r3, [r2, #4]

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80012b4:	4b18      	ldr	r3, [pc, #96]	@ (8001318 <HAL_UART_MspInit+0x100>)
 80012b6:	4a19      	ldr	r2, [pc, #100]	@ (800131c <HAL_UART_MspInit+0x104>)
 80012b8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012ba:	4b17      	ldr	r3, [pc, #92]	@ (8001318 <HAL_UART_MspInit+0x100>)
 80012bc:	2200      	movs	r2, #0
 80012be:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012c0:	4b15      	ldr	r3, [pc, #84]	@ (8001318 <HAL_UART_MspInit+0x100>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012c6:	4b14      	ldr	r3, [pc, #80]	@ (8001318 <HAL_UART_MspInit+0x100>)
 80012c8:	2280      	movs	r2, #128	@ 0x80
 80012ca:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012cc:	4b12      	ldr	r3, [pc, #72]	@ (8001318 <HAL_UART_MspInit+0x100>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012d2:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <HAL_UART_MspInit+0x100>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80012d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001318 <HAL_UART_MspInit+0x100>)
 80012da:	2200      	movs	r2, #0
 80012dc:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012de:	4b0e      	ldr	r3, [pc, #56]	@ (8001318 <HAL_UART_MspInit+0x100>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80012e4:	480c      	ldr	r0, [pc, #48]	@ (8001318 <HAL_UART_MspInit+0x100>)
 80012e6:	f000 f9b1 	bl	800164c <HAL_DMA_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <HAL_UART_MspInit+0xdc>
    {
      Error_Handler();
 80012f0:	f7ff fcca 	bl	8000c88 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	4a08      	ldr	r2, [pc, #32]	@ (8001318 <HAL_UART_MspInit+0x100>)
 80012f8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012fa:	4a07      	ldr	r2, [pc, #28]	@ (8001318 <HAL_UART_MspInit+0x100>)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001300:	bf00      	nop
 8001302:	3728      	adds	r7, #40	@ 0x28
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40013800 	.word	0x40013800
 800130c:	40021000 	.word	0x40021000
 8001310:	40010c00 	.word	0x40010c00
 8001314:	40010000 	.word	0x40010000
 8001318:	20000250 	.word	0x20000250
 800131c:	40020058 	.word	0x40020058

08001320 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001320:	f7ff fe74 	bl	800100c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001324:	480b      	ldr	r0, [pc, #44]	@ (8001354 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001326:	490c      	ldr	r1, [pc, #48]	@ (8001358 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001328:	4a0c      	ldr	r2, [pc, #48]	@ (800135c <LoopFillZerobss+0x16>)
  movs r3, #0
 800132a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800132c:	e002      	b.n	8001334 <LoopCopyDataInit>

0800132e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800132e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001330:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001332:	3304      	adds	r3, #4

08001334 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001334:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001336:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001338:	d3f9      	bcc.n	800132e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800133a:	4a09      	ldr	r2, [pc, #36]	@ (8001360 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800133c:	4c09      	ldr	r4, [pc, #36]	@ (8001364 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800133e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001340:	e001      	b.n	8001346 <LoopFillZerobss>

08001342 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001342:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001344:	3204      	adds	r2, #4

08001346 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001346:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001348:	d3fb      	bcc.n	8001342 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800134a:	f008 fab9 	bl	80098c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800134e:	f7ff fb93 	bl	8000a78 <main>
  bx lr
 8001352:	4770      	bx	lr
  ldr r0, =_sdata
 8001354:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001358:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 800135c:	080099a4 	.word	0x080099a4
  ldr r2, =_sbss
 8001360:	20000190 	.word	0x20000190
  ldr r4, =_ebss
 8001364:	20001490 	.word	0x20001490

08001368 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001368:	e7fe      	b.n	8001368 <ADC1_2_IRQHandler>
	...

0800136c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001370:	4b08      	ldr	r3, [pc, #32]	@ (8001394 <HAL_Init+0x28>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a07      	ldr	r2, [pc, #28]	@ (8001394 <HAL_Init+0x28>)
 8001376:	f043 0310 	orr.w	r3, r3, #16
 800137a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800137c:	2003      	movs	r0, #3
 800137e:	f000 f923 	bl	80015c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001382:	200f      	movs	r0, #15
 8001384:	f000 f808 	bl	8001398 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001388:	f7ff fdce 	bl	8000f28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40022000 	.word	0x40022000

08001398 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013a0:	4b12      	ldr	r3, [pc, #72]	@ (80013ec <HAL_InitTick+0x54>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	4b12      	ldr	r3, [pc, #72]	@ (80013f0 <HAL_InitTick+0x58>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	4619      	mov	r1, r3
 80013aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80013b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b6:	4618      	mov	r0, r3
 80013b8:	f000 f93b 	bl	8001632 <HAL_SYSTICK_Config>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e00e      	b.n	80013e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2b0f      	cmp	r3, #15
 80013ca:	d80a      	bhi.n	80013e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013cc:	2200      	movs	r2, #0
 80013ce:	6879      	ldr	r1, [r7, #4]
 80013d0:	f04f 30ff 	mov.w	r0, #4294967295
 80013d4:	f000 f903 	bl	80015de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013d8:	4a06      	ldr	r2, [pc, #24]	@ (80013f4 <HAL_InitTick+0x5c>)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013de:	2300      	movs	r3, #0
 80013e0:	e000      	b.n	80013e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	20000010 	.word	0x20000010
 80013f0:	20000018 	.word	0x20000018
 80013f4:	20000014 	.word	0x20000014

080013f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013fc:	4b05      	ldr	r3, [pc, #20]	@ (8001414 <HAL_IncTick+0x1c>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	461a      	mov	r2, r3
 8001402:	4b05      	ldr	r3, [pc, #20]	@ (8001418 <HAL_IncTick+0x20>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4413      	add	r3, r2
 8001408:	4a03      	ldr	r2, [pc, #12]	@ (8001418 <HAL_IncTick+0x20>)
 800140a:	6013      	str	r3, [r2, #0]
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr
 8001414:	20000018 	.word	0x20000018
 8001418:	20000294 	.word	0x20000294

0800141c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  return uwTick;
 8001420:	4b02      	ldr	r3, [pc, #8]	@ (800142c <HAL_GetTick+0x10>)
 8001422:	681b      	ldr	r3, [r3, #0]
}
 8001424:	4618      	mov	r0, r3
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr
 800142c:	20000294 	.word	0x20000294

08001430 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001430:	b480      	push	{r7}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	f003 0307 	and.w	r3, r3, #7
 800143e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001440:	4b0c      	ldr	r3, [pc, #48]	@ (8001474 <__NVIC_SetPriorityGrouping+0x44>)
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001446:	68ba      	ldr	r2, [r7, #8]
 8001448:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800144c:	4013      	ands	r3, r2
 800144e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001458:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800145c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001460:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001462:	4a04      	ldr	r2, [pc, #16]	@ (8001474 <__NVIC_SetPriorityGrouping+0x44>)
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	60d3      	str	r3, [r2, #12]
}
 8001468:	bf00      	nop
 800146a:	3714      	adds	r7, #20
 800146c:	46bd      	mov	sp, r7
 800146e:	bc80      	pop	{r7}
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	e000ed00 	.word	0xe000ed00

08001478 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800147c:	4b04      	ldr	r3, [pc, #16]	@ (8001490 <__NVIC_GetPriorityGrouping+0x18>)
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	0a1b      	lsrs	r3, r3, #8
 8001482:	f003 0307 	and.w	r3, r3, #7
}
 8001486:	4618      	mov	r0, r3
 8001488:	46bd      	mov	sp, r7
 800148a:	bc80      	pop	{r7}
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	e000ed00 	.word	0xe000ed00

08001494 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	4603      	mov	r3, r0
 800149c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800149e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	db0b      	blt.n	80014be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	f003 021f 	and.w	r2, r3, #31
 80014ac:	4906      	ldr	r1, [pc, #24]	@ (80014c8 <__NVIC_EnableIRQ+0x34>)
 80014ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b2:	095b      	lsrs	r3, r3, #5
 80014b4:	2001      	movs	r0, #1
 80014b6:	fa00 f202 	lsl.w	r2, r0, r2
 80014ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014be:	bf00      	nop
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bc80      	pop	{r7}
 80014c6:	4770      	bx	lr
 80014c8:	e000e100 	.word	0xe000e100

080014cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	6039      	str	r1, [r7, #0]
 80014d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	db0a      	blt.n	80014f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	b2da      	uxtb	r2, r3
 80014e4:	490c      	ldr	r1, [pc, #48]	@ (8001518 <__NVIC_SetPriority+0x4c>)
 80014e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ea:	0112      	lsls	r2, r2, #4
 80014ec:	b2d2      	uxtb	r2, r2
 80014ee:	440b      	add	r3, r1
 80014f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014f4:	e00a      	b.n	800150c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	b2da      	uxtb	r2, r3
 80014fa:	4908      	ldr	r1, [pc, #32]	@ (800151c <__NVIC_SetPriority+0x50>)
 80014fc:	79fb      	ldrb	r3, [r7, #7]
 80014fe:	f003 030f 	and.w	r3, r3, #15
 8001502:	3b04      	subs	r3, #4
 8001504:	0112      	lsls	r2, r2, #4
 8001506:	b2d2      	uxtb	r2, r2
 8001508:	440b      	add	r3, r1
 800150a:	761a      	strb	r2, [r3, #24]
}
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	bc80      	pop	{r7}
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	e000e100 	.word	0xe000e100
 800151c:	e000ed00 	.word	0xe000ed00

08001520 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001520:	b480      	push	{r7}
 8001522:	b089      	sub	sp, #36	@ 0x24
 8001524:	af00      	add	r7, sp, #0
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	60b9      	str	r1, [r7, #8]
 800152a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f003 0307 	and.w	r3, r3, #7
 8001532:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	f1c3 0307 	rsb	r3, r3, #7
 800153a:	2b04      	cmp	r3, #4
 800153c:	bf28      	it	cs
 800153e:	2304      	movcs	r3, #4
 8001540:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	3304      	adds	r3, #4
 8001546:	2b06      	cmp	r3, #6
 8001548:	d902      	bls.n	8001550 <NVIC_EncodePriority+0x30>
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	3b03      	subs	r3, #3
 800154e:	e000      	b.n	8001552 <NVIC_EncodePriority+0x32>
 8001550:	2300      	movs	r3, #0
 8001552:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001554:	f04f 32ff 	mov.w	r2, #4294967295
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	fa02 f303 	lsl.w	r3, r2, r3
 800155e:	43da      	mvns	r2, r3
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	401a      	ands	r2, r3
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001568:	f04f 31ff 	mov.w	r1, #4294967295
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	fa01 f303 	lsl.w	r3, r1, r3
 8001572:	43d9      	mvns	r1, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001578:	4313      	orrs	r3, r2
         );
}
 800157a:	4618      	mov	r0, r3
 800157c:	3724      	adds	r7, #36	@ 0x24
 800157e:	46bd      	mov	sp, r7
 8001580:	bc80      	pop	{r7}
 8001582:	4770      	bx	lr

08001584 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	3b01      	subs	r3, #1
 8001590:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001594:	d301      	bcc.n	800159a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001596:	2301      	movs	r3, #1
 8001598:	e00f      	b.n	80015ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800159a:	4a0a      	ldr	r2, [pc, #40]	@ (80015c4 <SysTick_Config+0x40>)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	3b01      	subs	r3, #1
 80015a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015a2:	210f      	movs	r1, #15
 80015a4:	f04f 30ff 	mov.w	r0, #4294967295
 80015a8:	f7ff ff90 	bl	80014cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015ac:	4b05      	ldr	r3, [pc, #20]	@ (80015c4 <SysTick_Config+0x40>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015b2:	4b04      	ldr	r3, [pc, #16]	@ (80015c4 <SysTick_Config+0x40>)
 80015b4:	2207      	movs	r2, #7
 80015b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	e000e010 	.word	0xe000e010

080015c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7ff ff2d 	bl	8001430 <__NVIC_SetPriorityGrouping>
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}

080015de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015de:	b580      	push	{r7, lr}
 80015e0:	b086      	sub	sp, #24
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	4603      	mov	r3, r0
 80015e6:	60b9      	str	r1, [r7, #8]
 80015e8:	607a      	str	r2, [r7, #4]
 80015ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015ec:	2300      	movs	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015f0:	f7ff ff42 	bl	8001478 <__NVIC_GetPriorityGrouping>
 80015f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	68b9      	ldr	r1, [r7, #8]
 80015fa:	6978      	ldr	r0, [r7, #20]
 80015fc:	f7ff ff90 	bl	8001520 <NVIC_EncodePriority>
 8001600:	4602      	mov	r2, r0
 8001602:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001606:	4611      	mov	r1, r2
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff ff5f 	bl	80014cc <__NVIC_SetPriority>
}
 800160e:	bf00      	nop
 8001610:	3718      	adds	r7, #24
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b082      	sub	sp, #8
 800161a:	af00      	add	r7, sp, #0
 800161c:	4603      	mov	r3, r0
 800161e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001624:	4618      	mov	r0, r3
 8001626:	f7ff ff35 	bl	8001494 <__NVIC_EnableIRQ>
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001632:	b580      	push	{r7, lr}
 8001634:	b082      	sub	sp, #8
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	f7ff ffa2 	bl	8001584 <SysTick_Config>
 8001640:	4603      	mov	r3, r0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800164c:	b480      	push	{r7}
 800164e:	b085      	sub	sp, #20
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001654:	2300      	movs	r3, #0
 8001656:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d101      	bne.n	8001662 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e043      	b.n	80016ea <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	461a      	mov	r2, r3
 8001668:	4b22      	ldr	r3, [pc, #136]	@ (80016f4 <HAL_DMA_Init+0xa8>)
 800166a:	4413      	add	r3, r2
 800166c:	4a22      	ldr	r2, [pc, #136]	@ (80016f8 <HAL_DMA_Init+0xac>)
 800166e:	fba2 2303 	umull	r2, r3, r2, r3
 8001672:	091b      	lsrs	r3, r3, #4
 8001674:	009a      	lsls	r2, r3, #2
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4a1f      	ldr	r2, [pc, #124]	@ (80016fc <HAL_DMA_Init+0xb0>)
 800167e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2202      	movs	r2, #2
 8001684:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001696:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800169a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80016a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	695b      	ldr	r3, [r3, #20]
 80016b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	69db      	ldr	r3, [r3, #28]
 80016c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80016c4:	68fa      	ldr	r2, [r7, #12]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2201      	movs	r2, #1
 80016dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3714      	adds	r7, #20
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bc80      	pop	{r7}
 80016f2:	4770      	bx	lr
 80016f4:	bffdfff8 	.word	0xbffdfff8
 80016f8:	cccccccd 	.word	0xcccccccd
 80016fc:	40020000 	.word	0x40020000

08001700 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171c:	2204      	movs	r2, #4
 800171e:	409a      	lsls	r2, r3
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	4013      	ands	r3, r2
 8001724:	2b00      	cmp	r3, #0
 8001726:	d04f      	beq.n	80017c8 <HAL_DMA_IRQHandler+0xc8>
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	f003 0304 	and.w	r3, r3, #4
 800172e:	2b00      	cmp	r3, #0
 8001730:	d04a      	beq.n	80017c8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0320 	and.w	r3, r3, #32
 800173c:	2b00      	cmp	r3, #0
 800173e:	d107      	bne.n	8001750 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f022 0204 	bic.w	r2, r2, #4
 800174e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a66      	ldr	r2, [pc, #408]	@ (80018f0 <HAL_DMA_IRQHandler+0x1f0>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d029      	beq.n	80017ae <HAL_DMA_IRQHandler+0xae>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a65      	ldr	r2, [pc, #404]	@ (80018f4 <HAL_DMA_IRQHandler+0x1f4>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d022      	beq.n	80017aa <HAL_DMA_IRQHandler+0xaa>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a63      	ldr	r2, [pc, #396]	@ (80018f8 <HAL_DMA_IRQHandler+0x1f8>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d01a      	beq.n	80017a4 <HAL_DMA_IRQHandler+0xa4>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a62      	ldr	r2, [pc, #392]	@ (80018fc <HAL_DMA_IRQHandler+0x1fc>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d012      	beq.n	800179e <HAL_DMA_IRQHandler+0x9e>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a60      	ldr	r2, [pc, #384]	@ (8001900 <HAL_DMA_IRQHandler+0x200>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d00a      	beq.n	8001798 <HAL_DMA_IRQHandler+0x98>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a5f      	ldr	r2, [pc, #380]	@ (8001904 <HAL_DMA_IRQHandler+0x204>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d102      	bne.n	8001792 <HAL_DMA_IRQHandler+0x92>
 800178c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001790:	e00e      	b.n	80017b0 <HAL_DMA_IRQHandler+0xb0>
 8001792:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001796:	e00b      	b.n	80017b0 <HAL_DMA_IRQHandler+0xb0>
 8001798:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800179c:	e008      	b.n	80017b0 <HAL_DMA_IRQHandler+0xb0>
 800179e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80017a2:	e005      	b.n	80017b0 <HAL_DMA_IRQHandler+0xb0>
 80017a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017a8:	e002      	b.n	80017b0 <HAL_DMA_IRQHandler+0xb0>
 80017aa:	2340      	movs	r3, #64	@ 0x40
 80017ac:	e000      	b.n	80017b0 <HAL_DMA_IRQHandler+0xb0>
 80017ae:	2304      	movs	r3, #4
 80017b0:	4a55      	ldr	r2, [pc, #340]	@ (8001908 <HAL_DMA_IRQHandler+0x208>)
 80017b2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	f000 8094 	beq.w	80018e6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80017c6:	e08e      	b.n	80018e6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017cc:	2202      	movs	r2, #2
 80017ce:	409a      	lsls	r2, r3
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	4013      	ands	r3, r2
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d056      	beq.n	8001886 <HAL_DMA_IRQHandler+0x186>
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d051      	beq.n	8001886 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0320 	and.w	r3, r3, #32
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d10b      	bne.n	8001808 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f022 020a 	bic.w	r2, r2, #10
 80017fe:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2201      	movs	r2, #1
 8001804:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a38      	ldr	r2, [pc, #224]	@ (80018f0 <HAL_DMA_IRQHandler+0x1f0>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d029      	beq.n	8001866 <HAL_DMA_IRQHandler+0x166>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a37      	ldr	r2, [pc, #220]	@ (80018f4 <HAL_DMA_IRQHandler+0x1f4>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d022      	beq.n	8001862 <HAL_DMA_IRQHandler+0x162>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a35      	ldr	r2, [pc, #212]	@ (80018f8 <HAL_DMA_IRQHandler+0x1f8>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d01a      	beq.n	800185c <HAL_DMA_IRQHandler+0x15c>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a34      	ldr	r2, [pc, #208]	@ (80018fc <HAL_DMA_IRQHandler+0x1fc>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d012      	beq.n	8001856 <HAL_DMA_IRQHandler+0x156>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a32      	ldr	r2, [pc, #200]	@ (8001900 <HAL_DMA_IRQHandler+0x200>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d00a      	beq.n	8001850 <HAL_DMA_IRQHandler+0x150>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a31      	ldr	r2, [pc, #196]	@ (8001904 <HAL_DMA_IRQHandler+0x204>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d102      	bne.n	800184a <HAL_DMA_IRQHandler+0x14a>
 8001844:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001848:	e00e      	b.n	8001868 <HAL_DMA_IRQHandler+0x168>
 800184a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800184e:	e00b      	b.n	8001868 <HAL_DMA_IRQHandler+0x168>
 8001850:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001854:	e008      	b.n	8001868 <HAL_DMA_IRQHandler+0x168>
 8001856:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800185a:	e005      	b.n	8001868 <HAL_DMA_IRQHandler+0x168>
 800185c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001860:	e002      	b.n	8001868 <HAL_DMA_IRQHandler+0x168>
 8001862:	2320      	movs	r3, #32
 8001864:	e000      	b.n	8001868 <HAL_DMA_IRQHandler+0x168>
 8001866:	2302      	movs	r3, #2
 8001868:	4a27      	ldr	r2, [pc, #156]	@ (8001908 <HAL_DMA_IRQHandler+0x208>)
 800186a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2200      	movs	r2, #0
 8001870:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001878:	2b00      	cmp	r3, #0
 800187a:	d034      	beq.n	80018e6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001884:	e02f      	b.n	80018e6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188a:	2208      	movs	r2, #8
 800188c:	409a      	lsls	r2, r3
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	4013      	ands	r3, r2
 8001892:	2b00      	cmp	r3, #0
 8001894:	d028      	beq.n	80018e8 <HAL_DMA_IRQHandler+0x1e8>
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	f003 0308 	and.w	r3, r3, #8
 800189c:	2b00      	cmp	r3, #0
 800189e:	d023      	beq.n	80018e8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f022 020e 	bic.w	r2, r2, #14
 80018ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018b8:	2101      	movs	r1, #1
 80018ba:	fa01 f202 	lsl.w	r2, r1, r2
 80018be:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2201      	movs	r2, #1
 80018c4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2201      	movs	r2, #1
 80018ca:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2200      	movs	r2, #0
 80018d2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d004      	beq.n	80018e8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	4798      	blx	r3
    }
  }
  return;
 80018e6:	bf00      	nop
 80018e8:	bf00      	nop
}
 80018ea:	3710      	adds	r7, #16
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40020008 	.word	0x40020008
 80018f4:	4002001c 	.word	0x4002001c
 80018f8:	40020030 	.word	0x40020030
 80018fc:	40020044 	.word	0x40020044
 8001900:	40020058 	.word	0x40020058
 8001904:	4002006c 	.word	0x4002006c
 8001908:	40020000 	.word	0x40020000

0800190c <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800190c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800190e:	b087      	sub	sp, #28
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001922:	2300      	movs	r3, #0
 8001924:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001926:	4b2f      	ldr	r3, [pc, #188]	@ (80019e4 <HAL_FLASH_Program+0xd8>)
 8001928:	7e1b      	ldrb	r3, [r3, #24]
 800192a:	2b01      	cmp	r3, #1
 800192c:	d101      	bne.n	8001932 <HAL_FLASH_Program+0x26>
 800192e:	2302      	movs	r3, #2
 8001930:	e054      	b.n	80019dc <HAL_FLASH_Program+0xd0>
 8001932:	4b2c      	ldr	r3, [pc, #176]	@ (80019e4 <HAL_FLASH_Program+0xd8>)
 8001934:	2201      	movs	r2, #1
 8001936:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001938:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800193c:	f000 f8a8 	bl	8001a90 <FLASH_WaitForLastOperation>
 8001940:	4603      	mov	r3, r0
 8001942:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001944:	7dfb      	ldrb	r3, [r7, #23]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d144      	bne.n	80019d4 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d102      	bne.n	8001956 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001950:	2301      	movs	r3, #1
 8001952:	757b      	strb	r3, [r7, #21]
 8001954:	e007      	b.n	8001966 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2b02      	cmp	r3, #2
 800195a:	d102      	bne.n	8001962 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 800195c:	2302      	movs	r3, #2
 800195e:	757b      	strb	r3, [r7, #21]
 8001960:	e001      	b.n	8001966 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001962:	2304      	movs	r3, #4
 8001964:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8001966:	2300      	movs	r3, #0
 8001968:	75bb      	strb	r3, [r7, #22]
 800196a:	e02d      	b.n	80019c8 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 800196c:	7dbb      	ldrb	r3, [r7, #22]
 800196e:	005a      	lsls	r2, r3, #1
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	eb02 0c03 	add.w	ip, r2, r3
 8001976:	7dbb      	ldrb	r3, [r7, #22]
 8001978:	0119      	lsls	r1, r3, #4
 800197a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800197e:	f1c1 0620 	rsb	r6, r1, #32
 8001982:	f1a1 0020 	sub.w	r0, r1, #32
 8001986:	fa22 f401 	lsr.w	r4, r2, r1
 800198a:	fa03 f606 	lsl.w	r6, r3, r6
 800198e:	4334      	orrs	r4, r6
 8001990:	fa23 f000 	lsr.w	r0, r3, r0
 8001994:	4304      	orrs	r4, r0
 8001996:	fa23 f501 	lsr.w	r5, r3, r1
 800199a:	b2a3      	uxth	r3, r4
 800199c:	4619      	mov	r1, r3
 800199e:	4660      	mov	r0, ip
 80019a0:	f000 f85a 	bl	8001a58 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80019a4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80019a8:	f000 f872 	bl	8001a90 <FLASH_WaitForLastOperation>
 80019ac:	4603      	mov	r3, r0
 80019ae:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80019b0:	4b0d      	ldr	r3, [pc, #52]	@ (80019e8 <HAL_FLASH_Program+0xdc>)
 80019b2:	691b      	ldr	r3, [r3, #16]
 80019b4:	4a0c      	ldr	r2, [pc, #48]	@ (80019e8 <HAL_FLASH_Program+0xdc>)
 80019b6:	f023 0301 	bic.w	r3, r3, #1
 80019ba:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80019bc:	7dfb      	ldrb	r3, [r7, #23]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d107      	bne.n	80019d2 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80019c2:	7dbb      	ldrb	r3, [r7, #22]
 80019c4:	3301      	adds	r3, #1
 80019c6:	75bb      	strb	r3, [r7, #22]
 80019c8:	7dba      	ldrb	r2, [r7, #22]
 80019ca:	7d7b      	ldrb	r3, [r7, #21]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d3cd      	bcc.n	800196c <HAL_FLASH_Program+0x60>
 80019d0:	e000      	b.n	80019d4 <HAL_FLASH_Program+0xc8>
      {
        break;
 80019d2:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80019d4:	4b03      	ldr	r3, [pc, #12]	@ (80019e4 <HAL_FLASH_Program+0xd8>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	761a      	strb	r2, [r3, #24]

  return status;
 80019da:	7dfb      	ldrb	r3, [r7, #23]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	371c      	adds	r7, #28
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019e4:	20000298 	.word	0x20000298
 80019e8:	40022000 	.word	0x40022000

080019ec <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80019f2:	2300      	movs	r3, #0
 80019f4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80019f6:	4b0d      	ldr	r3, [pc, #52]	@ (8001a2c <HAL_FLASH_Unlock+0x40>)
 80019f8:	691b      	ldr	r3, [r3, #16]
 80019fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d00d      	beq.n	8001a1e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001a02:	4b0a      	ldr	r3, [pc, #40]	@ (8001a2c <HAL_FLASH_Unlock+0x40>)
 8001a04:	4a0a      	ldr	r2, [pc, #40]	@ (8001a30 <HAL_FLASH_Unlock+0x44>)
 8001a06:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001a08:	4b08      	ldr	r3, [pc, #32]	@ (8001a2c <HAL_FLASH_Unlock+0x40>)
 8001a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a34 <HAL_FLASH_Unlock+0x48>)
 8001a0c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001a0e:	4b07      	ldr	r3, [pc, #28]	@ (8001a2c <HAL_FLASH_Unlock+0x40>)
 8001a10:	691b      	ldr	r3, [r3, #16]
 8001a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bc80      	pop	{r7}
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	40022000 	.word	0x40022000
 8001a30:	45670123 	.word	0x45670123
 8001a34:	cdef89ab 	.word	0xcdef89ab

08001a38 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001a3c:	4b05      	ldr	r3, [pc, #20]	@ (8001a54 <HAL_FLASH_Lock+0x1c>)
 8001a3e:	691b      	ldr	r3, [r3, #16]
 8001a40:	4a04      	ldr	r2, [pc, #16]	@ (8001a54 <HAL_FLASH_Lock+0x1c>)
 8001a42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a46:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001a48:	2300      	movs	r3, #0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	40022000 	.word	0x40022000

08001a58 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	460b      	mov	r3, r1
 8001a62:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001a64:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <FLASH_Program_HalfWord+0x30>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001a6a:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <FLASH_Program_HalfWord+0x34>)
 8001a6c:	691b      	ldr	r3, [r3, #16]
 8001a6e:	4a07      	ldr	r2, [pc, #28]	@ (8001a8c <FLASH_Program_HalfWord+0x34>)
 8001a70:	f043 0301 	orr.w	r3, r3, #1
 8001a74:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	887a      	ldrh	r2, [r7, #2]
 8001a7a:	801a      	strh	r2, [r3, #0]
}
 8001a7c:	bf00      	nop
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bc80      	pop	{r7}
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	20000298 	.word	0x20000298
 8001a8c:	40022000 	.word	0x40022000

08001a90 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001a98:	f7ff fcc0 	bl	800141c <HAL_GetTick>
 8001a9c:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001a9e:	e010      	b.n	8001ac2 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aa6:	d00c      	beq.n	8001ac2 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d007      	beq.n	8001abe <FLASH_WaitForLastOperation+0x2e>
 8001aae:	f7ff fcb5 	bl	800141c <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d201      	bcs.n	8001ac2 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e025      	b.n	8001b0e <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001ac2:	4b15      	ldr	r3, [pc, #84]	@ (8001b18 <FLASH_WaitForLastOperation+0x88>)
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d1e8      	bne.n	8001aa0 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001ace:	4b12      	ldr	r3, [pc, #72]	@ (8001b18 <FLASH_WaitForLastOperation+0x88>)
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	f003 0320 	and.w	r3, r3, #32
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d002      	beq.n	8001ae0 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001ada:	4b0f      	ldr	r3, [pc, #60]	@ (8001b18 <FLASH_WaitForLastOperation+0x88>)
 8001adc:	2220      	movs	r2, #32
 8001ade:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001ae0:	4b0d      	ldr	r3, [pc, #52]	@ (8001b18 <FLASH_WaitForLastOperation+0x88>)
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	f003 0310 	and.w	r3, r3, #16
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d10b      	bne.n	8001b04 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001aec:	4b0a      	ldr	r3, [pc, #40]	@ (8001b18 <FLASH_WaitForLastOperation+0x88>)
 8001aee:	69db      	ldr	r3, [r3, #28]
 8001af0:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d105      	bne.n	8001b04 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001af8:	4b07      	ldr	r3, [pc, #28]	@ (8001b18 <FLASH_WaitForLastOperation+0x88>)
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d003      	beq.n	8001b0c <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001b04:	f000 f80a 	bl	8001b1c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e000      	b.n	8001b0e <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3710      	adds	r7, #16
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40022000 	.word	0x40022000

08001b1c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8001b22:	2300      	movs	r3, #0
 8001b24:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001b26:	4b23      	ldr	r3, [pc, #140]	@ (8001bb4 <FLASH_SetErrorCode+0x98>)
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	f003 0310 	and.w	r3, r3, #16
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d009      	beq.n	8001b46 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001b32:	4b21      	ldr	r3, [pc, #132]	@ (8001bb8 <FLASH_SetErrorCode+0x9c>)
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	f043 0302 	orr.w	r3, r3, #2
 8001b3a:	4a1f      	ldr	r2, [pc, #124]	@ (8001bb8 <FLASH_SetErrorCode+0x9c>)
 8001b3c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f043 0310 	orr.w	r3, r3, #16
 8001b44:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001b46:	4b1b      	ldr	r3, [pc, #108]	@ (8001bb4 <FLASH_SetErrorCode+0x98>)
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	f003 0304 	and.w	r3, r3, #4
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d009      	beq.n	8001b66 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001b52:	4b19      	ldr	r3, [pc, #100]	@ (8001bb8 <FLASH_SetErrorCode+0x9c>)
 8001b54:	69db      	ldr	r3, [r3, #28]
 8001b56:	f043 0301 	orr.w	r3, r3, #1
 8001b5a:	4a17      	ldr	r2, [pc, #92]	@ (8001bb8 <FLASH_SetErrorCode+0x9c>)
 8001b5c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f043 0304 	orr.w	r3, r3, #4
 8001b64:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8001b66:	4b13      	ldr	r3, [pc, #76]	@ (8001bb4 <FLASH_SetErrorCode+0x98>)
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d00b      	beq.n	8001b8a <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8001b72:	4b11      	ldr	r3, [pc, #68]	@ (8001bb8 <FLASH_SetErrorCode+0x9c>)
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	f043 0304 	orr.w	r3, r3, #4
 8001b7a:	4a0f      	ldr	r2, [pc, #60]	@ (8001bb8 <FLASH_SetErrorCode+0x9c>)
 8001b7c:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb4 <FLASH_SetErrorCode+0x98>)
 8001b80:	69db      	ldr	r3, [r3, #28]
 8001b82:	4a0c      	ldr	r2, [pc, #48]	@ (8001bb4 <FLASH_SetErrorCode+0x98>)
 8001b84:	f023 0301 	bic.w	r3, r3, #1
 8001b88:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f240 1201 	movw	r2, #257	@ 0x101
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d106      	bne.n	8001ba2 <FLASH_SetErrorCode+0x86>
 8001b94:	4b07      	ldr	r3, [pc, #28]	@ (8001bb4 <FLASH_SetErrorCode+0x98>)
 8001b96:	69db      	ldr	r3, [r3, #28]
 8001b98:	4a06      	ldr	r2, [pc, #24]	@ (8001bb4 <FLASH_SetErrorCode+0x98>)
 8001b9a:	f023 0301 	bic.w	r3, r3, #1
 8001b9e:	61d3      	str	r3, [r2, #28]
}  
 8001ba0:	e002      	b.n	8001ba8 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001ba2:	4a04      	ldr	r2, [pc, #16]	@ (8001bb4 <FLASH_SetErrorCode+0x98>)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	60d3      	str	r3, [r2, #12]
}  
 8001ba8:	bf00      	nop
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bc80      	pop	{r7}
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	40022000 	.word	0x40022000
 8001bb8:	20000298 	.word	0x20000298

08001bbc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001bce:	4b2f      	ldr	r3, [pc, #188]	@ (8001c8c <HAL_FLASHEx_Erase+0xd0>)
 8001bd0:	7e1b      	ldrb	r3, [r3, #24]
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d101      	bne.n	8001bda <HAL_FLASHEx_Erase+0x1e>
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	e053      	b.n	8001c82 <HAL_FLASHEx_Erase+0xc6>
 8001bda:	4b2c      	ldr	r3, [pc, #176]	@ (8001c8c <HAL_FLASHEx_Erase+0xd0>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d116      	bne.n	8001c16 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001be8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001bec:	f7ff ff50 	bl	8001a90 <FLASH_WaitForLastOperation>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d141      	bne.n	8001c7a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8001bf6:	2001      	movs	r0, #1
 8001bf8:	f000 f84c 	bl	8001c94 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001bfc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001c00:	f7ff ff46 	bl	8001a90 <FLASH_WaitForLastOperation>
 8001c04:	4603      	mov	r3, r0
 8001c06:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001c08:	4b21      	ldr	r3, [pc, #132]	@ (8001c90 <HAL_FLASHEx_Erase+0xd4>)
 8001c0a:	691b      	ldr	r3, [r3, #16]
 8001c0c:	4a20      	ldr	r2, [pc, #128]	@ (8001c90 <HAL_FLASHEx_Erase+0xd4>)
 8001c0e:	f023 0304 	bic.w	r3, r3, #4
 8001c12:	6113      	str	r3, [r2, #16]
 8001c14:	e031      	b.n	8001c7a <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001c16:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001c1a:	f7ff ff39 	bl	8001a90 <FLASH_WaitForLastOperation>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d12a      	bne.n	8001c7a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	f04f 32ff 	mov.w	r2, #4294967295
 8001c2a:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	60bb      	str	r3, [r7, #8]
 8001c32:	e019      	b.n	8001c68 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8001c34:	68b8      	ldr	r0, [r7, #8]
 8001c36:	f000 f849 	bl	8001ccc <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c3a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001c3e:	f7ff ff27 	bl	8001a90 <FLASH_WaitForLastOperation>
 8001c42:	4603      	mov	r3, r0
 8001c44:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001c46:	4b12      	ldr	r3, [pc, #72]	@ (8001c90 <HAL_FLASHEx_Erase+0xd4>)
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	4a11      	ldr	r2, [pc, #68]	@ (8001c90 <HAL_FLASHEx_Erase+0xd4>)
 8001c4c:	f023 0302 	bic.w	r3, r3, #2
 8001c50:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8001c52:	7bfb      	ldrb	r3, [r7, #15]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d003      	beq.n	8001c60 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	68ba      	ldr	r2, [r7, #8]
 8001c5c:	601a      	str	r2, [r3, #0]
            break;
 8001c5e:	e00c      	b.n	8001c7a <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001c66:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	029a      	lsls	r2, r3, #10
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	4413      	add	r3, r2
 8001c74:	68ba      	ldr	r2, [r7, #8]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d3dc      	bcc.n	8001c34 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001c7a:	4b04      	ldr	r3, [pc, #16]	@ (8001c8c <HAL_FLASHEx_Erase+0xd0>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	761a      	strb	r2, [r3, #24]

  return status;
 8001c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	20000298 	.word	0x20000298
 8001c90:	40022000 	.word	0x40022000

08001c94 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001c9c:	4b09      	ldr	r3, [pc, #36]	@ (8001cc4 <FLASH_MassErase+0x30>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001ca2:	4b09      	ldr	r3, [pc, #36]	@ (8001cc8 <FLASH_MassErase+0x34>)
 8001ca4:	691b      	ldr	r3, [r3, #16]
 8001ca6:	4a08      	ldr	r2, [pc, #32]	@ (8001cc8 <FLASH_MassErase+0x34>)
 8001ca8:	f043 0304 	orr.w	r3, r3, #4
 8001cac:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001cae:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <FLASH_MassErase+0x34>)
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	4a05      	ldr	r2, [pc, #20]	@ (8001cc8 <FLASH_MassErase+0x34>)
 8001cb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cb8:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bc80      	pop	{r7}
 8001cc2:	4770      	bx	lr
 8001cc4:	20000298 	.word	0x20000298
 8001cc8:	40022000 	.word	0x40022000

08001ccc <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8001d04 <FLASH_PageErase+0x38>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001cda:	4b0b      	ldr	r3, [pc, #44]	@ (8001d08 <FLASH_PageErase+0x3c>)
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	4a0a      	ldr	r2, [pc, #40]	@ (8001d08 <FLASH_PageErase+0x3c>)
 8001ce0:	f043 0302 	orr.w	r3, r3, #2
 8001ce4:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001ce6:	4a08      	ldr	r2, [pc, #32]	@ (8001d08 <FLASH_PageErase+0x3c>)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001cec:	4b06      	ldr	r3, [pc, #24]	@ (8001d08 <FLASH_PageErase+0x3c>)
 8001cee:	691b      	ldr	r3, [r3, #16]
 8001cf0:	4a05      	ldr	r2, [pc, #20]	@ (8001d08 <FLASH_PageErase+0x3c>)
 8001cf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cf6:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001cf8:	bf00      	nop
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	20000298 	.word	0x20000298
 8001d08:	40022000 	.word	0x40022000

08001d0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b08b      	sub	sp, #44	@ 0x2c
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d16:	2300      	movs	r3, #0
 8001d18:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d1e:	e169      	b.n	8001ff4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d20:	2201      	movs	r2, #1
 8001d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d24:	fa02 f303 	lsl.w	r3, r2, r3
 8001d28:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	69fa      	ldr	r2, [r7, #28]
 8001d30:	4013      	ands	r3, r2
 8001d32:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d34:	69ba      	ldr	r2, [r7, #24]
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	f040 8158 	bne.w	8001fee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	4a9a      	ldr	r2, [pc, #616]	@ (8001fac <HAL_GPIO_Init+0x2a0>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d05e      	beq.n	8001e06 <HAL_GPIO_Init+0xfa>
 8001d48:	4a98      	ldr	r2, [pc, #608]	@ (8001fac <HAL_GPIO_Init+0x2a0>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d875      	bhi.n	8001e3a <HAL_GPIO_Init+0x12e>
 8001d4e:	4a98      	ldr	r2, [pc, #608]	@ (8001fb0 <HAL_GPIO_Init+0x2a4>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d058      	beq.n	8001e06 <HAL_GPIO_Init+0xfa>
 8001d54:	4a96      	ldr	r2, [pc, #600]	@ (8001fb0 <HAL_GPIO_Init+0x2a4>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d86f      	bhi.n	8001e3a <HAL_GPIO_Init+0x12e>
 8001d5a:	4a96      	ldr	r2, [pc, #600]	@ (8001fb4 <HAL_GPIO_Init+0x2a8>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d052      	beq.n	8001e06 <HAL_GPIO_Init+0xfa>
 8001d60:	4a94      	ldr	r2, [pc, #592]	@ (8001fb4 <HAL_GPIO_Init+0x2a8>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d869      	bhi.n	8001e3a <HAL_GPIO_Init+0x12e>
 8001d66:	4a94      	ldr	r2, [pc, #592]	@ (8001fb8 <HAL_GPIO_Init+0x2ac>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d04c      	beq.n	8001e06 <HAL_GPIO_Init+0xfa>
 8001d6c:	4a92      	ldr	r2, [pc, #584]	@ (8001fb8 <HAL_GPIO_Init+0x2ac>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d863      	bhi.n	8001e3a <HAL_GPIO_Init+0x12e>
 8001d72:	4a92      	ldr	r2, [pc, #584]	@ (8001fbc <HAL_GPIO_Init+0x2b0>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d046      	beq.n	8001e06 <HAL_GPIO_Init+0xfa>
 8001d78:	4a90      	ldr	r2, [pc, #576]	@ (8001fbc <HAL_GPIO_Init+0x2b0>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d85d      	bhi.n	8001e3a <HAL_GPIO_Init+0x12e>
 8001d7e:	2b12      	cmp	r3, #18
 8001d80:	d82a      	bhi.n	8001dd8 <HAL_GPIO_Init+0xcc>
 8001d82:	2b12      	cmp	r3, #18
 8001d84:	d859      	bhi.n	8001e3a <HAL_GPIO_Init+0x12e>
 8001d86:	a201      	add	r2, pc, #4	@ (adr r2, 8001d8c <HAL_GPIO_Init+0x80>)
 8001d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d8c:	08001e07 	.word	0x08001e07
 8001d90:	08001de1 	.word	0x08001de1
 8001d94:	08001df3 	.word	0x08001df3
 8001d98:	08001e35 	.word	0x08001e35
 8001d9c:	08001e3b 	.word	0x08001e3b
 8001da0:	08001e3b 	.word	0x08001e3b
 8001da4:	08001e3b 	.word	0x08001e3b
 8001da8:	08001e3b 	.word	0x08001e3b
 8001dac:	08001e3b 	.word	0x08001e3b
 8001db0:	08001e3b 	.word	0x08001e3b
 8001db4:	08001e3b 	.word	0x08001e3b
 8001db8:	08001e3b 	.word	0x08001e3b
 8001dbc:	08001e3b 	.word	0x08001e3b
 8001dc0:	08001e3b 	.word	0x08001e3b
 8001dc4:	08001e3b 	.word	0x08001e3b
 8001dc8:	08001e3b 	.word	0x08001e3b
 8001dcc:	08001e3b 	.word	0x08001e3b
 8001dd0:	08001de9 	.word	0x08001de9
 8001dd4:	08001dfd 	.word	0x08001dfd
 8001dd8:	4a79      	ldr	r2, [pc, #484]	@ (8001fc0 <HAL_GPIO_Init+0x2b4>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d013      	beq.n	8001e06 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001dde:	e02c      	b.n	8001e3a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	623b      	str	r3, [r7, #32]
          break;
 8001de6:	e029      	b.n	8001e3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	3304      	adds	r3, #4
 8001dee:	623b      	str	r3, [r7, #32]
          break;
 8001df0:	e024      	b.n	8001e3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	3308      	adds	r3, #8
 8001df8:	623b      	str	r3, [r7, #32]
          break;
 8001dfa:	e01f      	b.n	8001e3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	330c      	adds	r3, #12
 8001e02:	623b      	str	r3, [r7, #32]
          break;
 8001e04:	e01a      	b.n	8001e3c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d102      	bne.n	8001e14 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e0e:	2304      	movs	r3, #4
 8001e10:	623b      	str	r3, [r7, #32]
          break;
 8001e12:	e013      	b.n	8001e3c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d105      	bne.n	8001e28 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e1c:	2308      	movs	r3, #8
 8001e1e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	69fa      	ldr	r2, [r7, #28]
 8001e24:	611a      	str	r2, [r3, #16]
          break;
 8001e26:	e009      	b.n	8001e3c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e28:	2308      	movs	r3, #8
 8001e2a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	69fa      	ldr	r2, [r7, #28]
 8001e30:	615a      	str	r2, [r3, #20]
          break;
 8001e32:	e003      	b.n	8001e3c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e34:	2300      	movs	r3, #0
 8001e36:	623b      	str	r3, [r7, #32]
          break;
 8001e38:	e000      	b.n	8001e3c <HAL_GPIO_Init+0x130>
          break;
 8001e3a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	2bff      	cmp	r3, #255	@ 0xff
 8001e40:	d801      	bhi.n	8001e46 <HAL_GPIO_Init+0x13a>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	e001      	b.n	8001e4a <HAL_GPIO_Init+0x13e>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	3304      	adds	r3, #4
 8001e4a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e4c:	69bb      	ldr	r3, [r7, #24]
 8001e4e:	2bff      	cmp	r3, #255	@ 0xff
 8001e50:	d802      	bhi.n	8001e58 <HAL_GPIO_Init+0x14c>
 8001e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	e002      	b.n	8001e5e <HAL_GPIO_Init+0x152>
 8001e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e5a:	3b08      	subs	r3, #8
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	210f      	movs	r1, #15
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	fa01 f303 	lsl.w	r3, r1, r3
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	401a      	ands	r2, r3
 8001e70:	6a39      	ldr	r1, [r7, #32]
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	fa01 f303 	lsl.w	r3, r1, r3
 8001e78:	431a      	orrs	r2, r3
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	f000 80b1 	beq.w	8001fee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e8c:	4b4d      	ldr	r3, [pc, #308]	@ (8001fc4 <HAL_GPIO_Init+0x2b8>)
 8001e8e:	699b      	ldr	r3, [r3, #24]
 8001e90:	4a4c      	ldr	r2, [pc, #304]	@ (8001fc4 <HAL_GPIO_Init+0x2b8>)
 8001e92:	f043 0301 	orr.w	r3, r3, #1
 8001e96:	6193      	str	r3, [r2, #24]
 8001e98:	4b4a      	ldr	r3, [pc, #296]	@ (8001fc4 <HAL_GPIO_Init+0x2b8>)
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	f003 0301 	and.w	r3, r3, #1
 8001ea0:	60bb      	str	r3, [r7, #8]
 8001ea2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ea4:	4a48      	ldr	r2, [pc, #288]	@ (8001fc8 <HAL_GPIO_Init+0x2bc>)
 8001ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea8:	089b      	lsrs	r3, r3, #2
 8001eaa:	3302      	adds	r3, #2
 8001eac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eb0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb4:	f003 0303 	and.w	r3, r3, #3
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	220f      	movs	r2, #15
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	68fa      	ldr	r2, [r7, #12]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4a40      	ldr	r2, [pc, #256]	@ (8001fcc <HAL_GPIO_Init+0x2c0>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d013      	beq.n	8001ef8 <HAL_GPIO_Init+0x1ec>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4a3f      	ldr	r2, [pc, #252]	@ (8001fd0 <HAL_GPIO_Init+0x2c4>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d00d      	beq.n	8001ef4 <HAL_GPIO_Init+0x1e8>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	4a3e      	ldr	r2, [pc, #248]	@ (8001fd4 <HAL_GPIO_Init+0x2c8>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d007      	beq.n	8001ef0 <HAL_GPIO_Init+0x1e4>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	4a3d      	ldr	r2, [pc, #244]	@ (8001fd8 <HAL_GPIO_Init+0x2cc>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d101      	bne.n	8001eec <HAL_GPIO_Init+0x1e0>
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e006      	b.n	8001efa <HAL_GPIO_Init+0x1ee>
 8001eec:	2304      	movs	r3, #4
 8001eee:	e004      	b.n	8001efa <HAL_GPIO_Init+0x1ee>
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	e002      	b.n	8001efa <HAL_GPIO_Init+0x1ee>
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e000      	b.n	8001efa <HAL_GPIO_Init+0x1ee>
 8001ef8:	2300      	movs	r3, #0
 8001efa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001efc:	f002 0203 	and.w	r2, r2, #3
 8001f00:	0092      	lsls	r2, r2, #2
 8001f02:	4093      	lsls	r3, r2
 8001f04:	68fa      	ldr	r2, [r7, #12]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f0a:	492f      	ldr	r1, [pc, #188]	@ (8001fc8 <HAL_GPIO_Init+0x2bc>)
 8001f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0e:	089b      	lsrs	r3, r3, #2
 8001f10:	3302      	adds	r3, #2
 8001f12:	68fa      	ldr	r2, [r7, #12]
 8001f14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d006      	beq.n	8001f32 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f24:	4b2d      	ldr	r3, [pc, #180]	@ (8001fdc <HAL_GPIO_Init+0x2d0>)
 8001f26:	689a      	ldr	r2, [r3, #8]
 8001f28:	492c      	ldr	r1, [pc, #176]	@ (8001fdc <HAL_GPIO_Init+0x2d0>)
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	608b      	str	r3, [r1, #8]
 8001f30:	e006      	b.n	8001f40 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f32:	4b2a      	ldr	r3, [pc, #168]	@ (8001fdc <HAL_GPIO_Init+0x2d0>)
 8001f34:	689a      	ldr	r2, [r3, #8]
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	43db      	mvns	r3, r3
 8001f3a:	4928      	ldr	r1, [pc, #160]	@ (8001fdc <HAL_GPIO_Init+0x2d0>)
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d006      	beq.n	8001f5a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f4c:	4b23      	ldr	r3, [pc, #140]	@ (8001fdc <HAL_GPIO_Init+0x2d0>)
 8001f4e:	68da      	ldr	r2, [r3, #12]
 8001f50:	4922      	ldr	r1, [pc, #136]	@ (8001fdc <HAL_GPIO_Init+0x2d0>)
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	60cb      	str	r3, [r1, #12]
 8001f58:	e006      	b.n	8001f68 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f5a:	4b20      	ldr	r3, [pc, #128]	@ (8001fdc <HAL_GPIO_Init+0x2d0>)
 8001f5c:	68da      	ldr	r2, [r3, #12]
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	43db      	mvns	r3, r3
 8001f62:	491e      	ldr	r1, [pc, #120]	@ (8001fdc <HAL_GPIO_Init+0x2d0>)
 8001f64:	4013      	ands	r3, r2
 8001f66:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d006      	beq.n	8001f82 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f74:	4b19      	ldr	r3, [pc, #100]	@ (8001fdc <HAL_GPIO_Init+0x2d0>)
 8001f76:	685a      	ldr	r2, [r3, #4]
 8001f78:	4918      	ldr	r1, [pc, #96]	@ (8001fdc <HAL_GPIO_Init+0x2d0>)
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	604b      	str	r3, [r1, #4]
 8001f80:	e006      	b.n	8001f90 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f82:	4b16      	ldr	r3, [pc, #88]	@ (8001fdc <HAL_GPIO_Init+0x2d0>)
 8001f84:	685a      	ldr	r2, [r3, #4]
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	4914      	ldr	r1, [pc, #80]	@ (8001fdc <HAL_GPIO_Init+0x2d0>)
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d021      	beq.n	8001fe0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001fdc <HAL_GPIO_Init+0x2d0>)
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	490e      	ldr	r1, [pc, #56]	@ (8001fdc <HAL_GPIO_Init+0x2d0>)
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	600b      	str	r3, [r1, #0]
 8001fa8:	e021      	b.n	8001fee <HAL_GPIO_Init+0x2e2>
 8001faa:	bf00      	nop
 8001fac:	10320000 	.word	0x10320000
 8001fb0:	10310000 	.word	0x10310000
 8001fb4:	10220000 	.word	0x10220000
 8001fb8:	10210000 	.word	0x10210000
 8001fbc:	10120000 	.word	0x10120000
 8001fc0:	10110000 	.word	0x10110000
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	40010000 	.word	0x40010000
 8001fcc:	40010800 	.word	0x40010800
 8001fd0:	40010c00 	.word	0x40010c00
 8001fd4:	40011000 	.word	0x40011000
 8001fd8:	40011400 	.word	0x40011400
 8001fdc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <HAL_GPIO_Init+0x304>)
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	43db      	mvns	r3, r3
 8001fe8:	4909      	ldr	r1, [pc, #36]	@ (8002010 <HAL_GPIO_Init+0x304>)
 8001fea:	4013      	ands	r3, r2
 8001fec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffa:	fa22 f303 	lsr.w	r3, r2, r3
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	f47f ae8e 	bne.w	8001d20 <HAL_GPIO_Init+0x14>
  }
}
 8002004:	bf00      	nop
 8002006:	bf00      	nop
 8002008:	372c      	adds	r7, #44	@ 0x2c
 800200a:	46bd      	mov	sp, r7
 800200c:	bc80      	pop	{r7}
 800200e:	4770      	bx	lr
 8002010:	40010400 	.word	0x40010400

08002014 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	460b      	mov	r3, r1
 800201e:	807b      	strh	r3, [r7, #2]
 8002020:	4613      	mov	r3, r2
 8002022:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002024:	787b      	ldrb	r3, [r7, #1]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800202a:	887a      	ldrh	r2, [r7, #2]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002030:	e003      	b.n	800203a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002032:	887b      	ldrh	r3, [r7, #2]
 8002034:	041a      	lsls	r2, r3, #16
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	611a      	str	r2, [r3, #16]
}
 800203a:	bf00      	nop
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	bc80      	pop	{r7}
 8002042:	4770      	bx	lr

08002044 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002044:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002046:	b08b      	sub	sp, #44	@ 0x2c
 8002048:	af06      	add	r7, sp, #24
 800204a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d101      	bne.n	8002056 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e0f1      	b.n	800223a <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f893 32a9 	ldrb.w	r3, [r3, #681]	@ 0x2a9
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b00      	cmp	r3, #0
 8002060:	d106      	bne.n	8002070 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f007 f976 	bl	800935c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2203      	movs	r2, #3
 8002074:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4618      	mov	r0, r3
 800207e:	f003 f8ef 	bl	8005260 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	603b      	str	r3, [r7, #0]
 8002088:	687e      	ldr	r6, [r7, #4]
 800208a:	466d      	mov	r5, sp
 800208c:	f106 0410 	add.w	r4, r6, #16
 8002090:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002092:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002094:	6823      	ldr	r3, [r4, #0]
 8002096:	602b      	str	r3, [r5, #0]
 8002098:	1d33      	adds	r3, r6, #4
 800209a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800209c:	6838      	ldr	r0, [r7, #0]
 800209e:	f003 f8b9 	bl	8005214 <USB_CoreInit>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d005      	beq.n	80020b4 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2202      	movs	r2, #2
 80020ac:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e0c2      	b.n	800223a <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2100      	movs	r1, #0
 80020ba:	4618      	mov	r0, r3
 80020bc:	f003 f8ea 	bl	8005294 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020c0:	2300      	movs	r3, #0
 80020c2:	73fb      	strb	r3, [r7, #15]
 80020c4:	e040      	b.n	8002148 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80020c6:	7bfb      	ldrb	r3, [r7, #15]
 80020c8:	6879      	ldr	r1, [r7, #4]
 80020ca:	1c5a      	adds	r2, r3, #1
 80020cc:	4613      	mov	r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4413      	add	r3, r2
 80020d2:	00db      	lsls	r3, r3, #3
 80020d4:	440b      	add	r3, r1
 80020d6:	3301      	adds	r3, #1
 80020d8:	2201      	movs	r2, #1
 80020da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80020dc:	7bfb      	ldrb	r3, [r7, #15]
 80020de:	6879      	ldr	r1, [r7, #4]
 80020e0:	1c5a      	adds	r2, r3, #1
 80020e2:	4613      	mov	r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	4413      	add	r3, r2
 80020e8:	00db      	lsls	r3, r3, #3
 80020ea:	440b      	add	r3, r1
 80020ec:	7bfa      	ldrb	r2, [r7, #15]
 80020ee:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
 80020f2:	6879      	ldr	r1, [r7, #4]
 80020f4:	1c5a      	adds	r2, r3, #1
 80020f6:	4613      	mov	r3, r2
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	4413      	add	r3, r2
 80020fc:	00db      	lsls	r3, r3, #3
 80020fe:	440b      	add	r3, r1
 8002100:	3303      	adds	r3, #3
 8002102:	2200      	movs	r2, #0
 8002104:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002106:	7bfa      	ldrb	r2, [r7, #15]
 8002108:	6879      	ldr	r1, [r7, #4]
 800210a:	4613      	mov	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	00db      	lsls	r3, r3, #3
 8002112:	440b      	add	r3, r1
 8002114:	3338      	adds	r3, #56	@ 0x38
 8002116:	2200      	movs	r2, #0
 8002118:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800211a:	7bfa      	ldrb	r2, [r7, #15]
 800211c:	6879      	ldr	r1, [r7, #4]
 800211e:	4613      	mov	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	4413      	add	r3, r2
 8002124:	00db      	lsls	r3, r3, #3
 8002126:	440b      	add	r3, r1
 8002128:	333c      	adds	r3, #60	@ 0x3c
 800212a:	2200      	movs	r2, #0
 800212c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800212e:	7bfa      	ldrb	r2, [r7, #15]
 8002130:	6879      	ldr	r1, [r7, #4]
 8002132:	4613      	mov	r3, r2
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	4413      	add	r3, r2
 8002138:	00db      	lsls	r3, r3, #3
 800213a:	440b      	add	r3, r1
 800213c:	3340      	adds	r3, #64	@ 0x40
 800213e:	2200      	movs	r2, #0
 8002140:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002142:	7bfb      	ldrb	r3, [r7, #15]
 8002144:	3301      	adds	r3, #1
 8002146:	73fb      	strb	r3, [r7, #15]
 8002148:	7bfa      	ldrb	r2, [r7, #15]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	429a      	cmp	r2, r3
 8002150:	d3b9      	bcc.n	80020c6 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002152:	2300      	movs	r3, #0
 8002154:	73fb      	strb	r3, [r7, #15]
 8002156:	e044      	b.n	80021e2 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002158:	7bfa      	ldrb	r2, [r7, #15]
 800215a:	6879      	ldr	r1, [r7, #4]
 800215c:	4613      	mov	r3, r2
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	4413      	add	r3, r2
 8002162:	00db      	lsls	r3, r3, #3
 8002164:	440b      	add	r3, r1
 8002166:	f203 1369 	addw	r3, r3, #361	@ 0x169
 800216a:	2200      	movs	r2, #0
 800216c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800216e:	7bfa      	ldrb	r2, [r7, #15]
 8002170:	6879      	ldr	r1, [r7, #4]
 8002172:	4613      	mov	r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	4413      	add	r3, r2
 8002178:	00db      	lsls	r3, r3, #3
 800217a:	440b      	add	r3, r1
 800217c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002180:	7bfa      	ldrb	r2, [r7, #15]
 8002182:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002184:	7bfa      	ldrb	r2, [r7, #15]
 8002186:	6879      	ldr	r1, [r7, #4]
 8002188:	4613      	mov	r3, r2
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4413      	add	r3, r2
 800218e:	00db      	lsls	r3, r3, #3
 8002190:	440b      	add	r3, r1
 8002192:	f203 136b 	addw	r3, r3, #363	@ 0x16b
 8002196:	2200      	movs	r2, #0
 8002198:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800219a:	7bfa      	ldrb	r2, [r7, #15]
 800219c:	6879      	ldr	r1, [r7, #4]
 800219e:	4613      	mov	r3, r2
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	4413      	add	r3, r2
 80021a4:	00db      	lsls	r3, r3, #3
 80021a6:	440b      	add	r3, r1
 80021a8:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80021b0:	7bfa      	ldrb	r2, [r7, #15]
 80021b2:	6879      	ldr	r1, [r7, #4]
 80021b4:	4613      	mov	r3, r2
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	4413      	add	r3, r2
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	440b      	add	r3, r1
 80021be:	f503 73be 	add.w	r3, r3, #380	@ 0x17c
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80021c6:	7bfa      	ldrb	r2, [r7, #15]
 80021c8:	6879      	ldr	r1, [r7, #4]
 80021ca:	4613      	mov	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	00db      	lsls	r3, r3, #3
 80021d2:	440b      	add	r3, r1
 80021d4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021dc:	7bfb      	ldrb	r3, [r7, #15]
 80021de:	3301      	adds	r3, #1
 80021e0:	73fb      	strb	r3, [r7, #15]
 80021e2:	7bfa      	ldrb	r2, [r7, #15]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d3b5      	bcc.n	8002158 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	603b      	str	r3, [r7, #0]
 80021f2:	687e      	ldr	r6, [r7, #4]
 80021f4:	466d      	mov	r5, sp
 80021f6:	f106 0410 	add.w	r4, r6, #16
 80021fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021fe:	6823      	ldr	r3, [r4, #0]
 8002200:	602b      	str	r3, [r5, #0]
 8002202:	1d33      	adds	r3, r6, #4
 8002204:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002206:	6838      	ldr	r0, [r7, #0]
 8002208:	f003 f850 	bl	80052ac <USB_DevInit>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d005      	beq.n	800221e <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2202      	movs	r2, #2
 8002216:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e00d      	b.n	800223a <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2201      	movs	r2, #1
 800222a:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4618      	mov	r0, r3
 8002234:	f005 fad1 	bl	80077da <USB_DevDisconnect>

  return HAL_OK;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002242 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b082      	sub	sp, #8
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8002250:	2b01      	cmp	r3, #1
 8002252:	d101      	bne.n	8002258 <HAL_PCD_Start+0x16>
 8002254:	2302      	movs	r3, #2
 8002256:	e016      	b.n	8002286 <HAL_PCD_Start+0x44>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4618      	mov	r0, r3
 8002266:	f002 ffe5 	bl	8005234 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800226a:	2101      	movs	r1, #1
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f007 fae8 	bl	8009842 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4618      	mov	r0, r3
 8002278:	f005 faa5 	bl	80077c6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2200      	movs	r2, #0
 8002280:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 8002284:	2300      	movs	r3, #0
}
 8002286:	4618      	mov	r0, r3
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}

0800228e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800228e:	b580      	push	{r7, lr}
 8002290:	b088      	sub	sp, #32
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4618      	mov	r0, r3
 800229c:	f005 faa7 	bl	80077ee <USB_ReadInterrupts>
 80022a0:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f000 fb1b 	bl	80028e8 <PCD_EP_ISR_Handler>

    return;
 80022b2:	e119      	b.n	80024e8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d013      	beq.n	80022e6 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022d0:	b292      	uxth	r2, r2
 80022d2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f007 f8bb 	bl	8009452 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80022dc:	2100      	movs	r1, #0
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f000 f905 	bl	80024ee <HAL_PCD_SetAddress>

    return;
 80022e4:	e100      	b.n	80024e8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d00c      	beq.n	800230a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80022f8:	b29a      	uxth	r2, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002302:	b292      	uxth	r2, r2
 8002304:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002308:	e0ee      	b.n	80024e8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800230a:	69bb      	ldr	r3, [r7, #24]
 800230c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d00c      	beq.n	800232e <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800231c:	b29a      	uxth	r2, r3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002326:	b292      	uxth	r2, r2
 8002328:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800232c:	e0dc      	b.n	80024e8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800232e:	69bb      	ldr	r3, [r7, #24]
 8002330:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d027      	beq.n	8002388 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002340:	b29a      	uxth	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f022 0204 	bic.w	r2, r2, #4
 800234a:	b292      	uxth	r2, r2
 800234c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002358:	b29a      	uxth	r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f022 0208 	bic.w	r2, r2, #8
 8002362:	b292      	uxth	r2, r2
 8002364:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f007 f8ab 	bl	80094c4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002376:	b29a      	uxth	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002380:	b292      	uxth	r2, r2
 8002382:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002386:	e0af      	b.n	80024e8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800238e:	2b00      	cmp	r3, #0
 8002390:	f000 8083 	beq.w	800249a <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8002394:	2300      	movs	r3, #0
 8002396:	77fb      	strb	r3, [r7, #31]
 8002398:	e010      	b.n	80023bc <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	461a      	mov	r2, r3
 80023a0:	7ffb      	ldrb	r3, [r7, #31]
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	441a      	add	r2, r3
 80023a6:	7ffb      	ldrb	r3, [r7, #31]
 80023a8:	8812      	ldrh	r2, [r2, #0]
 80023aa:	b292      	uxth	r2, r2
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	3320      	adds	r3, #32
 80023b0:	443b      	add	r3, r7
 80023b2:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 80023b6:	7ffb      	ldrb	r3, [r7, #31]
 80023b8:	3301      	adds	r3, #1
 80023ba:	77fb      	strb	r3, [r7, #31]
 80023bc:	7ffb      	ldrb	r3, [r7, #31]
 80023be:	2b07      	cmp	r3, #7
 80023c0:	d9eb      	bls.n	800239a <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80023ca:	b29a      	uxth	r2, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f042 0201 	orr.w	r2, r2, #1
 80023d4:	b292      	uxth	r2, r2
 80023d6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f022 0201 	bic.w	r2, r2, #1
 80023ec:	b292      	uxth	r2, r2
 80023ee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80023f2:	bf00      	nop
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002402:	2b00      	cmp	r3, #0
 8002404:	d0f6      	beq.n	80023f4 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800240e:	b29a      	uxth	r2, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002418:	b292      	uxth	r2, r2
 800241a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 800241e:	2300      	movs	r3, #0
 8002420:	77fb      	strb	r3, [r7, #31]
 8002422:	e00f      	b.n	8002444 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8002424:	7ffb      	ldrb	r3, [r7, #31]
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	6812      	ldr	r2, [r2, #0]
 800242a:	4611      	mov	r1, r2
 800242c:	7ffa      	ldrb	r2, [r7, #31]
 800242e:	0092      	lsls	r2, r2, #2
 8002430:	440a      	add	r2, r1
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	3320      	adds	r3, #32
 8002436:	443b      	add	r3, r7
 8002438:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800243c:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 800243e:	7ffb      	ldrb	r3, [r7, #31]
 8002440:	3301      	adds	r3, #1
 8002442:	77fb      	strb	r3, [r7, #31]
 8002444:	7ffb      	ldrb	r3, [r7, #31]
 8002446:	2b07      	cmp	r3, #7
 8002448:	d9ec      	bls.n	8002424 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002452:	b29a      	uxth	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f042 0208 	orr.w	r2, r2, #8
 800245c:	b292      	uxth	r2, r2
 800245e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800246a:	b29a      	uxth	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002474:	b292      	uxth	r2, r2
 8002476:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002482:	b29a      	uxth	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f042 0204 	orr.w	r2, r2, #4
 800248c:	b292      	uxth	r2, r2
 800248e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f006 fffc 	bl	8009490 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002498:	e026      	b.n	80024e8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d00f      	beq.n	80024c4 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80024ac:	b29a      	uxth	r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80024b6:	b292      	uxth	r2, r2
 80024b8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f006 ffba 	bl	8009436 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80024c2:	e011      	b.n	80024e8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d00c      	beq.n	80024e8 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024e0:	b292      	uxth	r2, r2
 80024e2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80024e6:	bf00      	nop
  }
}
 80024e8:	3720      	adds	r7, #32
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b082      	sub	sp, #8
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
 80024f6:	460b      	mov	r3, r1
 80024f8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8002500:	2b01      	cmp	r3, #1
 8002502:	d101      	bne.n	8002508 <HAL_PCD_SetAddress+0x1a>
 8002504:	2302      	movs	r3, #2
 8002506:	e013      	b.n	8002530 <HAL_PCD_SetAddress+0x42>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  hpcd->USB_Address = address;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	78fa      	ldrb	r2, [r7, #3]
 8002514:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	78fa      	ldrb	r2, [r7, #3]
 800251e:	4611      	mov	r1, r2
 8002520:	4618      	mov	r0, r3
 8002522:	f005 f93d 	bl	80077a0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	3708      	adds	r7, #8
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	4608      	mov	r0, r1
 8002542:	4611      	mov	r1, r2
 8002544:	461a      	mov	r2, r3
 8002546:	4603      	mov	r3, r0
 8002548:	70fb      	strb	r3, [r7, #3]
 800254a:	460b      	mov	r3, r1
 800254c:	803b      	strh	r3, [r7, #0]
 800254e:	4613      	mov	r3, r2
 8002550:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002552:	2300      	movs	r3, #0
 8002554:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002556:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800255a:	2b00      	cmp	r3, #0
 800255c:	da0e      	bge.n	800257c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800255e:	78fb      	ldrb	r3, [r7, #3]
 8002560:	f003 0307 	and.w	r3, r3, #7
 8002564:	1c5a      	adds	r2, r3, #1
 8002566:	4613      	mov	r3, r2
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	4413      	add	r3, r2
 800256c:	00db      	lsls	r3, r3, #3
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	4413      	add	r3, r2
 8002572:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2201      	movs	r2, #1
 8002578:	705a      	strb	r2, [r3, #1]
 800257a:	e00e      	b.n	800259a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800257c:	78fb      	ldrb	r3, [r7, #3]
 800257e:	f003 0207 	and.w	r2, r3, #7
 8002582:	4613      	mov	r3, r2
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	4413      	add	r3, r2
 8002588:	00db      	lsls	r3, r3, #3
 800258a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	4413      	add	r3, r2
 8002592:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800259a:	78fb      	ldrb	r3, [r7, #3]
 800259c:	f003 0307 	and.w	r3, r3, #7
 80025a0:	b2da      	uxtb	r2, r3
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80025a6:	883a      	ldrh	r2, [r7, #0]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	78ba      	ldrb	r2, [r7, #2]
 80025b0:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80025b2:	78bb      	ldrb	r3, [r7, #2]
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d102      	bne.n	80025be <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2200      	movs	r2, #0
 80025bc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d101      	bne.n	80025cc <HAL_PCD_EP_Open+0x94>
 80025c8:	2302      	movs	r3, #2
 80025ca:	e00e      	b.n	80025ea <HAL_PCD_EP_Open+0xb2>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	68f9      	ldr	r1, [r7, #12]
 80025da:	4618      	mov	r0, r3
 80025dc:	f002 fe86 	bl	80052ec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return ret;
 80025e8:	7afb      	ldrb	r3, [r7, #11]
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b084      	sub	sp, #16
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
 80025fa:	460b      	mov	r3, r1
 80025fc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80025fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002602:	2b00      	cmp	r3, #0
 8002604:	da0e      	bge.n	8002624 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002606:	78fb      	ldrb	r3, [r7, #3]
 8002608:	f003 0307 	and.w	r3, r3, #7
 800260c:	1c5a      	adds	r2, r3, #1
 800260e:	4613      	mov	r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	4413      	add	r3, r2
 8002614:	00db      	lsls	r3, r3, #3
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	4413      	add	r3, r2
 800261a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2201      	movs	r2, #1
 8002620:	705a      	strb	r2, [r3, #1]
 8002622:	e00e      	b.n	8002642 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002624:	78fb      	ldrb	r3, [r7, #3]
 8002626:	f003 0207 	and.w	r2, r3, #7
 800262a:	4613      	mov	r3, r2
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	4413      	add	r3, r2
 8002630:	00db      	lsls	r3, r3, #3
 8002632:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	4413      	add	r3, r2
 800263a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2200      	movs	r2, #0
 8002640:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002642:	78fb      	ldrb	r3, [r7, #3]
 8002644:	f003 0307 	and.w	r3, r3, #7
 8002648:	b2da      	uxtb	r2, r3
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8002654:	2b01      	cmp	r3, #1
 8002656:	d101      	bne.n	800265c <HAL_PCD_EP_Close+0x6a>
 8002658:	2302      	movs	r3, #2
 800265a:	e00e      	b.n	800267a <HAL_PCD_EP_Close+0x88>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	68f9      	ldr	r1, [r7, #12]
 800266a:	4618      	mov	r0, r3
 800266c:	f003 f9fe 	bl	8005a6c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  return HAL_OK;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b086      	sub	sp, #24
 8002686:	af00      	add	r7, sp, #0
 8002688:	60f8      	str	r0, [r7, #12]
 800268a:	607a      	str	r2, [r7, #4]
 800268c:	603b      	str	r3, [r7, #0]
 800268e:	460b      	mov	r3, r1
 8002690:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002692:	7afb      	ldrb	r3, [r7, #11]
 8002694:	f003 0207 	and.w	r2, r3, #7
 8002698:	4613      	mov	r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	4413      	add	r3, r2
 800269e:	00db      	lsls	r3, r3, #3
 80026a0:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80026a4:	68fa      	ldr	r2, [r7, #12]
 80026a6:	4413      	add	r3, r2
 80026a8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	683a      	ldr	r2, [r7, #0]
 80026b4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	2200      	movs	r2, #0
 80026ba:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	2200      	movs	r2, #0
 80026c0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80026c2:	7afb      	ldrb	r3, [r7, #11]
 80026c4:	f003 0307 	and.w	r3, r3, #7
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	6979      	ldr	r1, [r7, #20]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f003 fbb5 	bl	8005e44 <USB_EPStartXfer>

  return HAL_OK;
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3718      	adds	r7, #24
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	460b      	mov	r3, r1
 80026ee:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80026f0:	78fb      	ldrb	r3, [r7, #3]
 80026f2:	f003 0207 	and.w	r2, r3, #7
 80026f6:	6879      	ldr	r1, [r7, #4]
 80026f8:	4613      	mov	r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	4413      	add	r3, r2
 80026fe:	00db      	lsls	r3, r3, #3
 8002700:	440b      	add	r3, r1
 8002702:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8002706:	681b      	ldr	r3, [r3, #0]
}
 8002708:	4618      	mov	r0, r3
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr

08002712 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b086      	sub	sp, #24
 8002716:	af00      	add	r7, sp, #0
 8002718:	60f8      	str	r0, [r7, #12]
 800271a:	607a      	str	r2, [r7, #4]
 800271c:	603b      	str	r3, [r7, #0]
 800271e:	460b      	mov	r3, r1
 8002720:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002722:	7afb      	ldrb	r3, [r7, #11]
 8002724:	f003 0307 	and.w	r3, r3, #7
 8002728:	1c5a      	adds	r2, r3, #1
 800272a:	4613      	mov	r3, r2
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	4413      	add	r3, r2
 8002730:	00db      	lsls	r3, r3, #3
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	4413      	add	r3, r2
 8002736:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	683a      	ldr	r2, [r7, #0]
 8002742:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	683a      	ldr	r2, [r7, #0]
 8002750:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	2200      	movs	r2, #0
 8002756:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	2201      	movs	r2, #1
 800275c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800275e:	7afb      	ldrb	r3, [r7, #11]
 8002760:	f003 0307 	and.w	r3, r3, #7
 8002764:	b2da      	uxtb	r2, r3
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	6979      	ldr	r1, [r7, #20]
 8002770:	4618      	mov	r0, r3
 8002772:	f003 fb67 	bl	8005e44 <USB_EPStartXfer>

  return HAL_OK;
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	3718      	adds	r7, #24
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	460b      	mov	r3, r1
 800278a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800278c:	78fb      	ldrb	r3, [r7, #3]
 800278e:	f003 0207 	and.w	r2, r3, #7
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	429a      	cmp	r2, r3
 8002798:	d901      	bls.n	800279e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e04c      	b.n	8002838 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800279e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	da0e      	bge.n	80027c4 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027a6:	78fb      	ldrb	r3, [r7, #3]
 80027a8:	f003 0307 	and.w	r3, r3, #7
 80027ac:	1c5a      	adds	r2, r3, #1
 80027ae:	4613      	mov	r3, r2
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	4413      	add	r3, r2
 80027b4:	00db      	lsls	r3, r3, #3
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	4413      	add	r3, r2
 80027ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2201      	movs	r2, #1
 80027c0:	705a      	strb	r2, [r3, #1]
 80027c2:	e00c      	b.n	80027de <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80027c4:	78fa      	ldrb	r2, [r7, #3]
 80027c6:	4613      	mov	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	4413      	add	r3, r2
 80027cc:	00db      	lsls	r3, r3, #3
 80027ce:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	4413      	add	r3, r2
 80027d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2200      	movs	r2, #0
 80027dc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2201      	movs	r2, #1
 80027e2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80027e4:	78fb      	ldrb	r3, [r7, #3]
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	b2da      	uxtb	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d101      	bne.n	80027fe <HAL_PCD_EP_SetStall+0x7e>
 80027fa:	2302      	movs	r3, #2
 80027fc:	e01c      	b.n	8002838 <HAL_PCD_EP_SetStall+0xb8>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	68f9      	ldr	r1, [r7, #12]
 800280c:	4618      	mov	r0, r3
 800280e:	f004 feca 	bl	80075a6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002812:	78fb      	ldrb	r3, [r7, #3]
 8002814:	f003 0307 	and.w	r3, r3, #7
 8002818:	2b00      	cmp	r3, #0
 800281a:	d108      	bne.n	800282e <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f503 732c 	add.w	r3, r3, #688	@ 0x2b0
 8002826:	4619      	mov	r1, r3
 8002828:	4610      	mov	r0, r2
 800282a:	f004 ffef 	bl	800780c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 8002836:	2300      	movs	r3, #0
}
 8002838:	4618      	mov	r0, r3
 800283a:	3710      	adds	r7, #16
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	460b      	mov	r3, r1
 800284a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800284c:	78fb      	ldrb	r3, [r7, #3]
 800284e:	f003 020f 	and.w	r2, r3, #15
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	429a      	cmp	r2, r3
 8002858:	d901      	bls.n	800285e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e040      	b.n	80028e0 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800285e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002862:	2b00      	cmp	r3, #0
 8002864:	da0e      	bge.n	8002884 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002866:	78fb      	ldrb	r3, [r7, #3]
 8002868:	f003 0307 	and.w	r3, r3, #7
 800286c:	1c5a      	adds	r2, r3, #1
 800286e:	4613      	mov	r3, r2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	4413      	add	r3, r2
 8002874:	00db      	lsls	r3, r3, #3
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	4413      	add	r3, r2
 800287a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2201      	movs	r2, #1
 8002880:	705a      	strb	r2, [r3, #1]
 8002882:	e00e      	b.n	80028a2 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002884:	78fb      	ldrb	r3, [r7, #3]
 8002886:	f003 0207 	and.w	r2, r3, #7
 800288a:	4613      	mov	r3, r2
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	4413      	add	r3, r2
 8002890:	00db      	lsls	r3, r3, #3
 8002892:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	4413      	add	r3, r2
 800289a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2200      	movs	r2, #0
 80028a0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2200      	movs	r2, #0
 80028a6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028a8:	78fb      	ldrb	r3, [r7, #3]
 80028aa:	f003 0307 	and.w	r3, r3, #7
 80028ae:	b2da      	uxtb	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d101      	bne.n	80028c2 <HAL_PCD_EP_ClrStall+0x82>
 80028be:	2302      	movs	r3, #2
 80028c0:	e00e      	b.n	80028e0 <HAL_PCD_EP_ClrStall+0xa0>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2201      	movs	r2, #1
 80028c6:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	68f9      	ldr	r1, [r7, #12]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f004 feb8 	bl	8007646 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3710      	adds	r7, #16
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b096      	sub	sp, #88	@ 0x58
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80028f0:	e3be      	b.n	8003070 <PCD_EP_ISR_Handler+0x788>
  {
    wIstr = hpcd->Instance->ISTR;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80028fa:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80028fe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002902:	b2db      	uxtb	r3, r3
 8002904:	f003 030f 	and.w	r3, r3, #15
 8002908:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 800290c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002910:	2b00      	cmp	r3, #0
 8002912:	f040 8178 	bne.w	8002c06 <PCD_EP_ISR_Handler+0x31e>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002916:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800291a:	f003 0310 	and.w	r3, r3, #16
 800291e:	2b00      	cmp	r3, #0
 8002920:	d151      	bne.n	80029c6 <PCD_EP_ISR_Handler+0xde>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	881b      	ldrh	r3, [r3, #0]
 8002928:	b29b      	uxth	r3, r3
 800292a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800292e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002932:	81fb      	strh	r3, [r7, #14]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	89fb      	ldrh	r3, [r7, #14]
 800293a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800293e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002942:	b29b      	uxth	r3, r3
 8002944:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	3328      	adds	r3, #40	@ 0x28
 800294a:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002954:	b29b      	uxth	r3, r3
 8002956:	461a      	mov	r2, r3
 8002958:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	00db      	lsls	r3, r3, #3
 800295e:	4413      	add	r3, r2
 8002960:	3302      	adds	r3, #2
 8002962:	005b      	lsls	r3, r3, #1
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	6812      	ldr	r2, [r2, #0]
 8002968:	4413      	add	r3, r2
 800296a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800296e:	881b      	ldrh	r3, [r3, #0]
 8002970:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002974:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002976:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002978:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800297a:	695a      	ldr	r2, [r3, #20]
 800297c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800297e:	69db      	ldr	r3, [r3, #28]
 8002980:	441a      	add	r2, r3
 8002982:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002984:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002986:	2100      	movs	r1, #0
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f006 fd3a 	bl	8009402 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002994:	b2db      	uxtb	r3, r3
 8002996:	2b00      	cmp	r3, #0
 8002998:	f000 836a 	beq.w	8003070 <PCD_EP_ISR_Handler+0x788>
 800299c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	f040 8365 	bne.w	8003070 <PCD_EP_ISR_Handler+0x788>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80029b2:	b2da      	uxtb	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80029c4:	e354      	b.n	8003070 <PCD_EP_ISR_Handler+0x788>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80029cc:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	881b      	ldrh	r3, [r3, #0]
 80029d4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80029d8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80029dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d034      	beq.n	8002a4e <PCD_EP_ISR_Handler+0x166>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	461a      	mov	r2, r3
 80029f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	00db      	lsls	r3, r3, #3
 80029f6:	4413      	add	r3, r2
 80029f8:	3306      	adds	r3, #6
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	6812      	ldr	r2, [r2, #0]
 8002a00:	4413      	add	r3, r2
 8002a02:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002a06:	881b      	ldrh	r3, [r3, #0]
 8002a08:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002a0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a0e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6818      	ldr	r0, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f503 712c 	add.w	r1, r3, #688	@ 0x2b0
 8002a1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a1c:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002a1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a20:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	f004 ff43 	bl	80078ae <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002a34:	4013      	ands	r3, r2
 8002a36:	823b      	strh	r3, [r7, #16]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	8a3a      	ldrh	r2, [r7, #16]
 8002a3e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a42:	b292      	uxth	r2, r2
 8002a44:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f006 fcae 	bl	80093a8 <HAL_PCD_SetupStageCallback>
 8002a4c:	e310      	b.n	8003070 <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002a4e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	f280 830c 	bge.w	8003070 <PCD_EP_ISR_Handler+0x788>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	881b      	ldrh	r3, [r3, #0]
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002a64:	4013      	ands	r3, r2
 8002a66:	83fb      	strh	r3, [r7, #30]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	8bfa      	ldrh	r2, [r7, #30]
 8002a6e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a72:	b292      	uxth	r2, r2
 8002a74:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	461a      	mov	r2, r3
 8002a82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	00db      	lsls	r3, r3, #3
 8002a88:	4413      	add	r3, r2
 8002a8a:	3306      	adds	r3, #6
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	6812      	ldr	r2, [r2, #0]
 8002a92:	4413      	add	r3, r2
 8002a94:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002a98:	881b      	ldrh	r3, [r3, #0]
 8002a9a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002a9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002aa0:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002aa2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002aa4:	69db      	ldr	r3, [r3, #28]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d019      	beq.n	8002ade <PCD_EP_ISR_Handler+0x1f6>
 8002aaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d015      	beq.n	8002ade <PCD_EP_ISR_Handler+0x1f6>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6818      	ldr	r0, [r3, #0]
 8002ab6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ab8:	6959      	ldr	r1, [r3, #20]
 8002aba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002abc:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002abe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ac0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	f004 fef3 	bl	80078ae <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002ac8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002aca:	695a      	ldr	r2, [r3, #20]
 8002acc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ace:	69db      	ldr	r3, [r3, #28]
 8002ad0:	441a      	add	r2, r3
 8002ad2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ad4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f006 fc77 	bl	80093cc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	881b      	ldrh	r3, [r3, #0]
 8002ae4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002ae8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002aec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	f040 82bd 	bne.w	8003070 <PCD_EP_ISR_Handler+0x788>
 8002af6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002afa:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002afe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002b02:	f000 82b5 	beq.w	8003070 <PCD_EP_ISR_Handler+0x788>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	61bb      	str	r3, [r7, #24]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b14:	b29b      	uxth	r3, r3
 8002b16:	461a      	mov	r2, r3
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	4413      	add	r3, r2
 8002b1c:	61bb      	str	r3, [r7, #24]
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002b24:	617b      	str	r3, [r7, #20]
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b30:	b29a      	uxth	r2, r3
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	801a      	strh	r2, [r3, #0]
 8002b36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	2b3e      	cmp	r3, #62	@ 0x3e
 8002b3c:	d91d      	bls.n	8002b7a <PCD_EP_ISR_Handler+0x292>
 8002b3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	095b      	lsrs	r3, r3, #5
 8002b44:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	f003 031f 	and.w	r3, r3, #31
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d102      	bne.n	8002b58 <PCD_EP_ISR_Handler+0x270>
 8002b52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b54:	3b01      	subs	r3, #1
 8002b56:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	881b      	ldrh	r3, [r3, #0]
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	029b      	lsls	r3, r3, #10
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	4313      	orrs	r3, r2
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b72:	b29a      	uxth	r2, r3
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	801a      	strh	r2, [r3, #0]
 8002b78:	e026      	b.n	8002bc8 <PCD_EP_ISR_Handler+0x2e0>
 8002b7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b7c:	691b      	ldr	r3, [r3, #16]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d10a      	bne.n	8002b98 <PCD_EP_ISR_Handler+0x2b0>
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	881b      	ldrh	r3, [r3, #0]
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b90:	b29a      	uxth	r2, r3
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	801a      	strh	r2, [r3, #0]
 8002b96:	e017      	b.n	8002bc8 <PCD_EP_ISR_Handler+0x2e0>
 8002b98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	085b      	lsrs	r3, r3, #1
 8002b9e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ba0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d002      	beq.n	8002bb2 <PCD_EP_ISR_Handler+0x2ca>
 8002bac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bae:	3301      	adds	r3, #1
 8002bb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	881b      	ldrh	r3, [r3, #0]
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	029b      	lsls	r3, r3, #10
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	b29a      	uxth	r2, r3
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	881b      	ldrh	r3, [r3, #0]
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002bd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bd8:	827b      	strh	r3, [r7, #18]
 8002bda:	8a7b      	ldrh	r3, [r7, #18]
 8002bdc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8002be0:	827b      	strh	r3, [r7, #18]
 8002be2:	8a7b      	ldrh	r3, [r7, #18]
 8002be4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002be8:	827b      	strh	r3, [r7, #18]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	8a7b      	ldrh	r3, [r7, #18]
 8002bf0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002bf4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002bf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	8013      	strh	r3, [r2, #0]
 8002c04:	e234      	b.n	8003070 <PCD_EP_ISR_Handler+0x788>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	4413      	add	r3, r2
 8002c14:	881b      	ldrh	r3, [r3, #0]
 8002c16:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002c1a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f280 80fc 	bge.w	8002e1c <PCD_EP_ISR_Handler+0x534>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4413      	add	r3, r2
 8002c32:	881b      	ldrh	r3, [r3, #0]
 8002c34:	b29a      	uxth	r2, r3
 8002c36:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	461a      	mov	r2, r3
 8002c46:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	4413      	add	r3, r2
 8002c4e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8002c52:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c56:	b292      	uxth	r2, r2
 8002c58:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002c5a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002c5e:	4613      	mov	r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	4413      	add	r3, r2
 8002c64:	00db      	lsls	r3, r3, #3
 8002c66:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002c70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c72:	7b1b      	ldrb	r3, [r3, #12]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d125      	bne.n	8002cc4 <PCD_EP_ISR_Handler+0x3dc>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	461a      	mov	r2, r3
 8002c84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	00db      	lsls	r3, r3, #3
 8002c8a:	4413      	add	r3, r2
 8002c8c:	3306      	adds	r3, #6
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	6812      	ldr	r2, [r2, #0]
 8002c94:	4413      	add	r3, r2
 8002c96:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002c9a:	881b      	ldrh	r3, [r3, #0]
 8002c9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ca0:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8002ca4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f000 8092 	beq.w	8002dd2 <PCD_EP_ISR_Handler+0x4ea>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6818      	ldr	r0, [r3, #0]
 8002cb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cb4:	6959      	ldr	r1, [r3, #20]
 8002cb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cb8:	88da      	ldrh	r2, [r3, #6]
 8002cba:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002cbe:	f004 fdf6 	bl	80078ae <USB_ReadPMA>
 8002cc2:	e086      	b.n	8002dd2 <PCD_EP_ISR_Handler+0x4ea>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002cc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cc6:	78db      	ldrb	r3, [r3, #3]
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d10a      	bne.n	8002ce2 <PCD_EP_ISR_Handler+0x3fa>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002ccc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f000 f9d9 	bl	800308c <HAL_PCD_EP_DB_Receive>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8002ce0:	e077      	b.n	8002dd2 <PCD_EP_ISR_Handler+0x4ea>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	881b      	ldrh	r3, [r3, #0]
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002cf8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cfc:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	461a      	mov	r2, r3
 8002d06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	441a      	add	r2, r3
 8002d0e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002d12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002d16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002d1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d1e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	4413      	add	r3, r2
 8002d34:	881b      	ldrh	r3, [r3, #0]
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d024      	beq.n	8002d8a <PCD_EP_ISR_Handler+0x4a2>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	00db      	lsls	r3, r3, #3
 8002d52:	4413      	add	r3, r2
 8002d54:	3302      	adds	r3, #2
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	6812      	ldr	r2, [r2, #0]
 8002d5c:	4413      	add	r3, r2
 8002d5e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002d62:	881b      	ldrh	r3, [r3, #0]
 8002d64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d68:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002d6c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d02e      	beq.n	8002dd2 <PCD_EP_ISR_Handler+0x4ea>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6818      	ldr	r0, [r3, #0]
 8002d78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d7a:	6959      	ldr	r1, [r3, #20]
 8002d7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d7e:	891a      	ldrh	r2, [r3, #8]
 8002d80:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002d84:	f004 fd93 	bl	80078ae <USB_ReadPMA>
 8002d88:	e023      	b.n	8002dd2 <PCD_EP_ISR_Handler+0x4ea>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	461a      	mov	r2, r3
 8002d96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	00db      	lsls	r3, r3, #3
 8002d9c:	4413      	add	r3, r2
 8002d9e:	3306      	adds	r3, #6
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6812      	ldr	r2, [r2, #0]
 8002da6:	4413      	add	r3, r2
 8002da8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002dac:	881b      	ldrh	r3, [r3, #0]
 8002dae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002db2:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002db6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d009      	beq.n	8002dd2 <PCD_EP_ISR_Handler+0x4ea>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6818      	ldr	r0, [r3, #0]
 8002dc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dc4:	6959      	ldr	r1, [r3, #20]
 8002dc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dc8:	895a      	ldrh	r2, [r3, #10]
 8002dca:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002dce:	f004 fd6e 	bl	80078ae <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002dd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dd4:	69da      	ldr	r2, [r3, #28]
 8002dd6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002dda:	441a      	add	r2, r3
 8002ddc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dde:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002de0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002de2:	695a      	ldr	r2, [r3, #20]
 8002de4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002de8:	441a      	add	r2, r3
 8002dea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dec:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002dee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d005      	beq.n	8002e02 <PCD_EP_ISR_Handler+0x51a>
 8002df6:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8002dfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d206      	bcs.n	8002e10 <PCD_EP_ISR_Handler+0x528>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002e02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	4619      	mov	r1, r3
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f006 fadf 	bl	80093cc <HAL_PCD_DataOutStageCallback>
 8002e0e:	e005      	b.n	8002e1c <PCD_EP_ISR_Handler+0x534>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002e16:	4618      	mov	r0, r3
 8002e18:	f003 f814 	bl	8005e44 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002e1c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002e20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	f000 8123 	beq.w	8003070 <PCD_EP_ISR_Handler+0x788>
      {
        ep = &hpcd->IN_ep[epindex];
 8002e2a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002e2e:	1c5a      	adds	r2, r3, #1
 8002e30:	4613      	mov	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	4413      	add	r3, r2
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	461a      	mov	r2, r3
 8002e44:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	4413      	add	r3, r2
 8002e4c:	881b      	ldrh	r3, [r3, #0]
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002e54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e58:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	461a      	mov	r2, r3
 8002e62:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	441a      	add	r2, r3
 8002e6a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002e6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002e7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e7c:	78db      	ldrb	r3, [r3, #3]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	f040 80a2 	bne.w	8002fc8 <PCD_EP_ISR_Handler+0x6e0>
        {
          ep->xfer_len = 0U;
 8002e84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e86:	2200      	movs	r2, #0
 8002e88:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002e8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e8c:	7b1b      	ldrb	r3, [r3, #12]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	f000 8093 	beq.w	8002fba <PCD_EP_ISR_Handler+0x6d2>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002e94:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d046      	beq.n	8002f2e <PCD_EP_ISR_Handler+0x646>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002ea0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ea2:	785b      	ldrb	r3, [r3, #1]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d126      	bne.n	8002ef6 <PCD_EP_ISR_Handler+0x60e>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	461a      	mov	r2, r3
 8002eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ebc:	4413      	add	r3, r2
 8002ebe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ec0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	011a      	lsls	r2, r3, #4
 8002ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec8:	4413      	add	r3, r2
 8002eca:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002ece:	623b      	str	r3, [r7, #32]
 8002ed0:	6a3b      	ldr	r3, [r7, #32]
 8002ed2:	881b      	ldrh	r3, [r3, #0]
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002eda:	b29a      	uxth	r2, r3
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	801a      	strh	r2, [r3, #0]
 8002ee0:	6a3b      	ldr	r3, [r7, #32]
 8002ee2:	881b      	ldrh	r3, [r3, #0]
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002eea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002eee:	b29a      	uxth	r2, r3
 8002ef0:	6a3b      	ldr	r3, [r7, #32]
 8002ef2:	801a      	strh	r2, [r3, #0]
 8002ef4:	e061      	b.n	8002fba <PCD_EP_ISR_Handler+0x6d2>
 8002ef6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ef8:	785b      	ldrb	r3, [r3, #1]
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d15d      	bne.n	8002fba <PCD_EP_ISR_Handler+0x6d2>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	461a      	mov	r2, r3
 8002f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f12:	4413      	add	r3, r2
 8002f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	011a      	lsls	r2, r3, #4
 8002f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f1e:	4413      	add	r3, r2
 8002f20:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002f24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f28:	2200      	movs	r2, #0
 8002f2a:	801a      	strh	r2, [r3, #0]
 8002f2c:	e045      	b.n	8002fba <PCD_EP_ISR_Handler+0x6d2>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f36:	785b      	ldrb	r3, [r3, #1]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d126      	bne.n	8002f8a <PCD_EP_ISR_Handler+0x6a2>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f50:	4413      	add	r3, r2
 8002f52:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	011a      	lsls	r2, r3, #4
 8002f5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f5c:	4413      	add	r3, r2
 8002f5e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002f62:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f66:	881b      	ldrh	r3, [r3, #0]
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f72:	801a      	strh	r2, [r3, #0]
 8002f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f76:	881b      	ldrh	r3, [r3, #0]
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f86:	801a      	strh	r2, [r3, #0]
 8002f88:	e017      	b.n	8002fba <PCD_EP_ISR_Handler+0x6d2>
 8002f8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f8c:	785b      	ldrb	r3, [r3, #1]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d113      	bne.n	8002fba <PCD_EP_ISR_Handler+0x6d2>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fa0:	4413      	add	r3, r2
 8002fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002fa4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	011a      	lsls	r2, r3, #4
 8002faa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fac:	4413      	add	r3, r2
 8002fae:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002fba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f006 fa1e 	bl	8009402 <HAL_PCD_DataInStageCallback>
 8002fc6:	e053      	b.n	8003070 <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002fc8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002fcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d146      	bne.n	8003062 <PCD_EP_ISR_Handler+0x77a>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	461a      	mov	r2, r3
 8002fe0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	00db      	lsls	r3, r3, #3
 8002fe6:	4413      	add	r3, r2
 8002fe8:	3302      	adds	r3, #2
 8002fea:	005b      	lsls	r3, r3, #1
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	6812      	ldr	r2, [r2, #0]
 8002ff0:	4413      	add	r3, r2
 8002ff2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ff6:	881b      	ldrh	r3, [r3, #0]
 8002ff8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ffc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8003000:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003002:	699a      	ldr	r2, [r3, #24]
 8003004:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003008:	429a      	cmp	r2, r3
 800300a:	d907      	bls.n	800301c <PCD_EP_ISR_Handler+0x734>
            {
              ep->xfer_len -= TxPctSize;
 800300c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800300e:	699a      	ldr	r2, [r3, #24]
 8003010:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003014:	1ad2      	subs	r2, r2, r3
 8003016:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003018:	619a      	str	r2, [r3, #24]
 800301a:	e002      	b.n	8003022 <PCD_EP_ISR_Handler+0x73a>
            }
            else
            {
              ep->xfer_len = 0U;
 800301c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800301e:	2200      	movs	r2, #0
 8003020:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003022:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d106      	bne.n	8003038 <PCD_EP_ISR_Handler+0x750>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800302a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	4619      	mov	r1, r3
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f006 f9e6 	bl	8009402 <HAL_PCD_DataInStageCallback>
 8003036:	e01b      	b.n	8003070 <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003038:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800303a:	695a      	ldr	r2, [r3, #20]
 800303c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003040:	441a      	add	r2, r3
 8003042:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003044:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003048:	69da      	ldr	r2, [r3, #28]
 800304a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800304e:	441a      	add	r2, r3
 8003050:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003052:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800305a:	4618      	mov	r0, r3
 800305c:	f002 fef2 	bl	8005e44 <USB_EPStartXfer>
 8003060:	e006      	b.n	8003070 <PCD_EP_ISR_Handler+0x788>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003062:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003066:	461a      	mov	r2, r3
 8003068:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 f91b 	bl	80032a6 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003078:	b29b      	uxth	r3, r3
 800307a:	b21b      	sxth	r3, r3
 800307c:	2b00      	cmp	r3, #0
 800307e:	f6ff ac38 	blt.w	80028f2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003082:	2300      	movs	r3, #0
}
 8003084:	4618      	mov	r0, r3
 8003086:	3758      	adds	r7, #88	@ 0x58
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b088      	sub	sp, #32
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	4613      	mov	r3, r2
 8003098:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800309a:	88fb      	ldrh	r3, [r7, #6]
 800309c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d07e      	beq.n	80031a2 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	461a      	mov	r2, r3
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	00db      	lsls	r3, r3, #3
 80030b6:	4413      	add	r3, r2
 80030b8:	3302      	adds	r3, #2
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	68fa      	ldr	r2, [r7, #12]
 80030be:	6812      	ldr	r2, [r2, #0]
 80030c0:	4413      	add	r3, r2
 80030c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80030c6:	881b      	ldrh	r3, [r3, #0]
 80030c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030cc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	699a      	ldr	r2, [r3, #24]
 80030d2:	8b7b      	ldrh	r3, [r7, #26]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d306      	bcc.n	80030e6 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	699a      	ldr	r2, [r3, #24]
 80030dc:	8b7b      	ldrh	r3, [r7, #26]
 80030de:	1ad2      	subs	r2, r2, r3
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	619a      	str	r2, [r3, #24]
 80030e4:	e002      	b.n	80030ec <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	2200      	movs	r2, #0
 80030ea:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	699b      	ldr	r3, [r3, #24]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d123      	bne.n	800313c <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	461a      	mov	r2, r3
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	4413      	add	r3, r2
 8003102:	881b      	ldrh	r3, [r3, #0]
 8003104:	b29b      	uxth	r3, r3
 8003106:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800310a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800310e:	833b      	strh	r3, [r7, #24]
 8003110:	8b3b      	ldrh	r3, [r7, #24]
 8003112:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003116:	833b      	strh	r3, [r7, #24]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	461a      	mov	r2, r3
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	441a      	add	r2, r3
 8003126:	8b3b      	ldrh	r3, [r7, #24]
 8003128:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800312c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003130:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003134:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003138:	b29b      	uxth	r3, r3
 800313a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800313c:	88fb      	ldrh	r3, [r7, #6]
 800313e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003142:	2b00      	cmp	r3, #0
 8003144:	d01f      	beq.n	8003186 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	461a      	mov	r2, r3
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	4413      	add	r3, r2
 8003154:	881b      	ldrh	r3, [r3, #0]
 8003156:	b29b      	uxth	r3, r3
 8003158:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800315c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003160:	82fb      	strh	r3, [r7, #22]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	461a      	mov	r2, r3
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	441a      	add	r2, r3
 8003170:	8afb      	ldrh	r3, [r7, #22]
 8003172:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003176:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800317a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800317e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003182:	b29b      	uxth	r3, r3
 8003184:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003186:	8b7b      	ldrh	r3, [r7, #26]
 8003188:	2b00      	cmp	r3, #0
 800318a:	f000 8087 	beq.w	800329c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6818      	ldr	r0, [r3, #0]
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	6959      	ldr	r1, [r3, #20]
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	891a      	ldrh	r2, [r3, #8]
 800319a:	8b7b      	ldrh	r3, [r7, #26]
 800319c:	f004 fb87 	bl	80078ae <USB_ReadPMA>
 80031a0:	e07c      	b.n	800329c <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	461a      	mov	r2, r3
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	00db      	lsls	r3, r3, #3
 80031b4:	4413      	add	r3, r2
 80031b6:	3306      	adds	r3, #6
 80031b8:	005b      	lsls	r3, r3, #1
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	6812      	ldr	r2, [r2, #0]
 80031be:	4413      	add	r3, r2
 80031c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80031c4:	881b      	ldrh	r3, [r3, #0]
 80031c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031ca:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	699a      	ldr	r2, [r3, #24]
 80031d0:	8b7b      	ldrh	r3, [r7, #26]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d306      	bcc.n	80031e4 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	699a      	ldr	r2, [r3, #24]
 80031da:	8b7b      	ldrh	r3, [r7, #26]
 80031dc:	1ad2      	subs	r2, r2, r3
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	619a      	str	r2, [r3, #24]
 80031e2:	e002      	b.n	80031ea <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	2200      	movs	r2, #0
 80031e8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d123      	bne.n	800323a <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	461a      	mov	r2, r3
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	4413      	add	r3, r2
 8003200:	881b      	ldrh	r3, [r3, #0]
 8003202:	b29b      	uxth	r3, r3
 8003204:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003208:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800320c:	83fb      	strh	r3, [r7, #30]
 800320e:	8bfb      	ldrh	r3, [r7, #30]
 8003210:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003214:	83fb      	strh	r3, [r7, #30]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	461a      	mov	r2, r3
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	441a      	add	r2, r3
 8003224:	8bfb      	ldrh	r3, [r7, #30]
 8003226:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800322a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800322e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003236:	b29b      	uxth	r3, r3
 8003238:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800323a:	88fb      	ldrh	r3, [r7, #6]
 800323c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003240:	2b00      	cmp	r3, #0
 8003242:	d11f      	bne.n	8003284 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	461a      	mov	r2, r3
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	4413      	add	r3, r2
 8003252:	881b      	ldrh	r3, [r3, #0]
 8003254:	b29b      	uxth	r3, r3
 8003256:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800325a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800325e:	83bb      	strh	r3, [r7, #28]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	461a      	mov	r2, r3
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	441a      	add	r2, r3
 800326e:	8bbb      	ldrh	r3, [r7, #28]
 8003270:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003274:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003278:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800327c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003280:	b29b      	uxth	r3, r3
 8003282:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003284:	8b7b      	ldrh	r3, [r7, #26]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d008      	beq.n	800329c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6818      	ldr	r0, [r3, #0]
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	6959      	ldr	r1, [r3, #20]
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	895a      	ldrh	r2, [r3, #10]
 8003296:	8b7b      	ldrh	r3, [r7, #26]
 8003298:	f004 fb09 	bl	80078ae <USB_ReadPMA>
    }
  }

  return count;
 800329c:	8b7b      	ldrh	r3, [r7, #26]
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3720      	adds	r7, #32
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b0a4      	sub	sp, #144	@ 0x90
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	60f8      	str	r0, [r7, #12]
 80032ae:	60b9      	str	r1, [r7, #8]
 80032b0:	4613      	mov	r3, r2
 80032b2:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80032b4:	88fb      	ldrh	r3, [r7, #6]
 80032b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	f000 81dd 	beq.w	800367a <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	461a      	mov	r2, r3
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	00db      	lsls	r3, r3, #3
 80032d2:	4413      	add	r3, r2
 80032d4:	3302      	adds	r3, #2
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	68fa      	ldr	r2, [r7, #12]
 80032da:	6812      	ldr	r2, [r2, #0]
 80032dc:	4413      	add	r3, r2
 80032de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80032e2:	881b      	ldrh	r3, [r3, #0]
 80032e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032e8:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	699a      	ldr	r2, [r3, #24]
 80032f0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d907      	bls.n	8003308 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	699a      	ldr	r2, [r3, #24]
 80032fc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003300:	1ad2      	subs	r2, r2, r3
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	619a      	str	r2, [r3, #24]
 8003306:	e002      	b.n	800330e <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	2200      	movs	r2, #0
 800330c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	699b      	ldr	r3, [r3, #24]
 8003312:	2b00      	cmp	r3, #0
 8003314:	f040 80b9 	bne.w	800348a <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	785b      	ldrb	r3, [r3, #1]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d126      	bne.n	800336e <HAL_PCD_EP_DB_Transmit+0xc8>
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800332e:	b29b      	uxth	r3, r3
 8003330:	461a      	mov	r2, r3
 8003332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003334:	4413      	add	r3, r2
 8003336:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	011a      	lsls	r2, r3, #4
 800333e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003340:	4413      	add	r3, r2
 8003342:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003346:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800334a:	881b      	ldrh	r3, [r3, #0]
 800334c:	b29b      	uxth	r3, r3
 800334e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003352:	b29a      	uxth	r2, r3
 8003354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003356:	801a      	strh	r2, [r3, #0]
 8003358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800335a:	881b      	ldrh	r3, [r3, #0]
 800335c:	b29b      	uxth	r3, r3
 800335e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003362:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003366:	b29a      	uxth	r2, r3
 8003368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800336a:	801a      	strh	r2, [r3, #0]
 800336c:	e01a      	b.n	80033a4 <HAL_PCD_EP_DB_Transmit+0xfe>
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	785b      	ldrb	r3, [r3, #1]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d116      	bne.n	80033a4 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	637b      	str	r3, [r7, #52]	@ 0x34
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003384:	b29b      	uxth	r3, r3
 8003386:	461a      	mov	r2, r3
 8003388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800338a:	4413      	add	r3, r2
 800338c:	637b      	str	r3, [r7, #52]	@ 0x34
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	011a      	lsls	r2, r3, #4
 8003394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003396:	4413      	add	r3, r2
 8003398:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800339c:	633b      	str	r3, [r7, #48]	@ 0x30
 800339e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033a0:	2200      	movs	r2, #0
 80033a2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	785b      	ldrb	r3, [r3, #1]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d126      	bne.n	8003400 <HAL_PCD_EP_DB_Transmit+0x15a>
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	61fb      	str	r3, [r7, #28]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	461a      	mov	r2, r3
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	4413      	add	r3, r2
 80033c8:	61fb      	str	r3, [r7, #28]
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	011a      	lsls	r2, r3, #4
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	4413      	add	r3, r2
 80033d4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80033d8:	61bb      	str	r3, [r7, #24]
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	881b      	ldrh	r3, [r3, #0]
 80033de:	b29b      	uxth	r3, r3
 80033e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	801a      	strh	r2, [r3, #0]
 80033ea:	69bb      	ldr	r3, [r7, #24]
 80033ec:	881b      	ldrh	r3, [r3, #0]
 80033ee:	b29b      	uxth	r3, r3
 80033f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80033f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80033f8:	b29a      	uxth	r2, r3
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	801a      	strh	r2, [r3, #0]
 80033fe:	e017      	b.n	8003430 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	785b      	ldrb	r3, [r3, #1]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d113      	bne.n	8003430 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003410:	b29b      	uxth	r3, r3
 8003412:	461a      	mov	r2, r3
 8003414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003416:	4413      	add	r3, r2
 8003418:	627b      	str	r3, [r7, #36]	@ 0x24
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	011a      	lsls	r2, r3, #4
 8003420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003422:	4413      	add	r3, r2
 8003424:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003428:	623b      	str	r3, [r7, #32]
 800342a:	6a3b      	ldr	r3, [r7, #32]
 800342c:	2200      	movs	r2, #0
 800342e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	4619      	mov	r1, r3
 8003436:	68f8      	ldr	r0, [r7, #12]
 8003438:	f005 ffe3 	bl	8009402 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800343c:	88fb      	ldrh	r3, [r7, #6]
 800343e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003442:	2b00      	cmp	r3, #0
 8003444:	f000 82fc 	beq.w	8003a40 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	461a      	mov	r2, r3
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	4413      	add	r3, r2
 8003456:	881b      	ldrh	r3, [r3, #0]
 8003458:	b29b      	uxth	r3, r3
 800345a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800345e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003462:	82fb      	strh	r3, [r7, #22]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	461a      	mov	r2, r3
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	441a      	add	r2, r3
 8003472:	8afb      	ldrh	r3, [r7, #22]
 8003474:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003478:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800347c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003480:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003484:	b29b      	uxth	r3, r3
 8003486:	8013      	strh	r3, [r2, #0]
 8003488:	e2da      	b.n	8003a40 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800348a:	88fb      	ldrh	r3, [r7, #6]
 800348c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d021      	beq.n	80034d8 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	461a      	mov	r2, r3
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	4413      	add	r3, r2
 80034a2:	881b      	ldrh	r3, [r3, #0]
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80034aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034ae:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	461a      	mov	r2, r3
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	441a      	add	r2, r3
 80034c0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80034c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80034c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80034cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80034de:	2b01      	cmp	r3, #1
 80034e0:	f040 82ae 	bne.w	8003a40 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	695a      	ldr	r2, [r3, #20]
 80034e8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80034ec:	441a      	add	r2, r3
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	69da      	ldr	r2, [r3, #28]
 80034f6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80034fa:	441a      	add	r2, r3
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	6a1a      	ldr	r2, [r3, #32]
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	691b      	ldr	r3, [r3, #16]
 8003508:	429a      	cmp	r2, r3
 800350a:	d30b      	bcc.n	8003524 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	691b      	ldr	r3, [r3, #16]
 8003510:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	6a1a      	ldr	r2, [r3, #32]
 8003518:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800351c:	1ad2      	subs	r2, r2, r3
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	621a      	str	r2, [r3, #32]
 8003522:	e017      	b.n	8003554 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	6a1b      	ldr	r3, [r3, #32]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d108      	bne.n	800353e <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 800352c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003530:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800353c:	e00a      	b.n	8003554 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	6a1b      	ldr	r3, [r3, #32]
 800354a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	2200      	movs	r2, #0
 8003552:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	785b      	ldrb	r3, [r3, #1]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d165      	bne.n	8003628 <HAL_PCD_EP_DB_Transmit+0x382>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800356a:	b29b      	uxth	r3, r3
 800356c:	461a      	mov	r2, r3
 800356e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003570:	4413      	add	r3, r2
 8003572:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	011a      	lsls	r2, r3, #4
 800357a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800357c:	4413      	add	r3, r2
 800357e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003582:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003586:	881b      	ldrh	r3, [r3, #0]
 8003588:	b29b      	uxth	r3, r3
 800358a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800358e:	b29a      	uxth	r2, r3
 8003590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003592:	801a      	strh	r2, [r3, #0]
 8003594:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003598:	2b3e      	cmp	r3, #62	@ 0x3e
 800359a:	d91d      	bls.n	80035d8 <HAL_PCD_EP_DB_Transmit+0x332>
 800359c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035a0:	095b      	lsrs	r3, r3, #5
 80035a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035a8:	f003 031f 	and.w	r3, r3, #31
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d102      	bne.n	80035b6 <HAL_PCD_EP_DB_Transmit+0x310>
 80035b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035b2:	3b01      	subs	r3, #1
 80035b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035b8:	881b      	ldrh	r3, [r3, #0]
 80035ba:	b29a      	uxth	r2, r3
 80035bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035be:	b29b      	uxth	r3, r3
 80035c0:	029b      	lsls	r3, r3, #10
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	4313      	orrs	r3, r2
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035d0:	b29a      	uxth	r2, r3
 80035d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035d4:	801a      	strh	r2, [r3, #0]
 80035d6:	e044      	b.n	8003662 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80035d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d10a      	bne.n	80035f6 <HAL_PCD_EP_DB_Transmit+0x350>
 80035e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035e2:	881b      	ldrh	r3, [r3, #0]
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035f2:	801a      	strh	r2, [r3, #0]
 80035f4:	e035      	b.n	8003662 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80035f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035fa:	085b      	lsrs	r3, r3, #1
 80035fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b00      	cmp	r3, #0
 8003608:	d002      	beq.n	8003610 <HAL_PCD_EP_DB_Transmit+0x36a>
 800360a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800360c:	3301      	adds	r3, #1
 800360e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003612:	881b      	ldrh	r3, [r3, #0]
 8003614:	b29a      	uxth	r2, r3
 8003616:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003618:	b29b      	uxth	r3, r3
 800361a:	029b      	lsls	r3, r3, #10
 800361c:	b29b      	uxth	r3, r3
 800361e:	4313      	orrs	r3, r2
 8003620:	b29a      	uxth	r2, r3
 8003622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003624:	801a      	strh	r2, [r3, #0]
 8003626:	e01c      	b.n	8003662 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	785b      	ldrb	r3, [r3, #1]
 800362c:	2b01      	cmp	r3, #1
 800362e:	d118      	bne.n	8003662 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	647b      	str	r3, [r7, #68]	@ 0x44
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800363e:	b29b      	uxth	r3, r3
 8003640:	461a      	mov	r2, r3
 8003642:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003644:	4413      	add	r3, r2
 8003646:	647b      	str	r3, [r7, #68]	@ 0x44
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	011a      	lsls	r2, r3, #4
 800364e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003650:	4413      	add	r3, r2
 8003652:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003656:	643b      	str	r3, [r7, #64]	@ 0x40
 8003658:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800365c:	b29a      	uxth	r2, r3
 800365e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003660:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6818      	ldr	r0, [r3, #0]
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	6959      	ldr	r1, [r3, #20]
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	891a      	ldrh	r2, [r3, #8]
 800366e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003672:	b29b      	uxth	r3, r3
 8003674:	f004 f8d5 	bl	8007822 <USB_WritePMA>
 8003678:	e1e2      	b.n	8003a40 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003682:	b29b      	uxth	r3, r3
 8003684:	461a      	mov	r2, r3
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	4413      	add	r3, r2
 800368e:	3306      	adds	r3, #6
 8003690:	005b      	lsls	r3, r3, #1
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	6812      	ldr	r2, [r2, #0]
 8003696:	4413      	add	r3, r2
 8003698:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800369c:	881b      	ldrh	r3, [r3, #0]
 800369e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036a2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	699a      	ldr	r2, [r3, #24]
 80036aa:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d307      	bcc.n	80036c2 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	699a      	ldr	r2, [r3, #24]
 80036b6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80036ba:	1ad2      	subs	r2, r2, r3
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	619a      	str	r2, [r3, #24]
 80036c0:	e002      	b.n	80036c8 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	2200      	movs	r2, #0
 80036c6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	699b      	ldr	r3, [r3, #24]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	f040 80c0 	bne.w	8003852 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	785b      	ldrb	r3, [r3, #1]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d126      	bne.n	8003728 <HAL_PCD_EP_DB_Transmit+0x482>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	461a      	mov	r2, r3
 80036ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80036ee:	4413      	add	r3, r2
 80036f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	011a      	lsls	r2, r3, #4
 80036f8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80036fa:	4413      	add	r3, r2
 80036fc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003700:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003702:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003704:	881b      	ldrh	r3, [r3, #0]
 8003706:	b29b      	uxth	r3, r3
 8003708:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800370c:	b29a      	uxth	r2, r3
 800370e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003710:	801a      	strh	r2, [r3, #0]
 8003712:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003714:	881b      	ldrh	r3, [r3, #0]
 8003716:	b29b      	uxth	r3, r3
 8003718:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800371c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003720:	b29a      	uxth	r2, r3
 8003722:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003724:	801a      	strh	r2, [r3, #0]
 8003726:	e01a      	b.n	800375e <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	785b      	ldrb	r3, [r3, #1]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d116      	bne.n	800375e <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	667b      	str	r3, [r7, #100]	@ 0x64
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800373e:	b29b      	uxth	r3, r3
 8003740:	461a      	mov	r2, r3
 8003742:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003744:	4413      	add	r3, r2
 8003746:	667b      	str	r3, [r7, #100]	@ 0x64
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	011a      	lsls	r2, r3, #4
 800374e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003750:	4413      	add	r3, r2
 8003752:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003756:	663b      	str	r3, [r7, #96]	@ 0x60
 8003758:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800375a:	2200      	movs	r2, #0
 800375c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	677b      	str	r3, [r7, #116]	@ 0x74
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	785b      	ldrb	r3, [r3, #1]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d12b      	bne.n	80037c4 <HAL_PCD_EP_DB_Transmit+0x51e>
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800377a:	b29b      	uxth	r3, r3
 800377c:	461a      	mov	r2, r3
 800377e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003780:	4413      	add	r3, r2
 8003782:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	011a      	lsls	r2, r3, #4
 800378a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800378c:	4413      	add	r3, r2
 800378e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003792:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003796:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800379a:	881b      	ldrh	r3, [r3, #0]
 800379c:	b29b      	uxth	r3, r3
 800379e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037a8:	801a      	strh	r2, [r3, #0]
 80037aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037ae:	881b      	ldrh	r3, [r3, #0]
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80037b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80037ba:	b29a      	uxth	r2, r3
 80037bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037c0:	801a      	strh	r2, [r3, #0]
 80037c2:	e017      	b.n	80037f4 <HAL_PCD_EP_DB_Transmit+0x54e>
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	785b      	ldrb	r3, [r3, #1]
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d113      	bne.n	80037f4 <HAL_PCD_EP_DB_Transmit+0x54e>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	461a      	mov	r2, r3
 80037d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80037da:	4413      	add	r3, r2
 80037dc:	677b      	str	r3, [r7, #116]	@ 0x74
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	781b      	ldrb	r3, [r3, #0]
 80037e2:	011a      	lsls	r2, r3, #4
 80037e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80037e6:	4413      	add	r3, r2
 80037e8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80037ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80037ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80037f0:	2200      	movs	r2, #0
 80037f2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	4619      	mov	r1, r3
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f005 fe01 	bl	8009402 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003800:	88fb      	ldrh	r3, [r7, #6]
 8003802:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003806:	2b00      	cmp	r3, #0
 8003808:	f040 811a 	bne.w	8003a40 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	461a      	mov	r2, r3
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	4413      	add	r3, r2
 800381a:	881b      	ldrh	r3, [r3, #0]
 800381c:	b29b      	uxth	r3, r3
 800381e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003822:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003826:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	461a      	mov	r2, r3
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	441a      	add	r2, r3
 8003838:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800383c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003840:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003844:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003848:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800384c:	b29b      	uxth	r3, r3
 800384e:	8013      	strh	r3, [r2, #0]
 8003850:	e0f6      	b.n	8003a40 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003852:	88fb      	ldrh	r3, [r7, #6]
 8003854:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d121      	bne.n	80038a0 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	461a      	mov	r2, r3
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	781b      	ldrb	r3, [r3, #0]
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4413      	add	r3, r2
 800386a:	881b      	ldrh	r3, [r3, #0]
 800386c:	b29b      	uxth	r3, r3
 800386e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003872:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003876:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	461a      	mov	r2, r3
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	441a      	add	r2, r3
 8003888:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800388c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003890:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003894:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003898:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800389c:	b29b      	uxth	r3, r3
 800389e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	f040 80ca 	bne.w	8003a40 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	695a      	ldr	r2, [r3, #20]
 80038b0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80038b4:	441a      	add	r2, r3
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	69da      	ldr	r2, [r3, #28]
 80038be:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80038c2:	441a      	add	r2, r3
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	6a1a      	ldr	r2, [r3, #32]
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	691b      	ldr	r3, [r3, #16]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d30b      	bcc.n	80038ec <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	6a1a      	ldr	r2, [r3, #32]
 80038e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80038e4:	1ad2      	subs	r2, r2, r3
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	621a      	str	r2, [r3, #32]
 80038ea:	e017      	b.n	800391c <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	6a1b      	ldr	r3, [r3, #32]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d108      	bne.n	8003906 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80038f4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80038f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003904:	e00a      	b.n	800391c <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	2200      	movs	r2, #0
 8003912:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	657b      	str	r3, [r7, #84]	@ 0x54
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	785b      	ldrb	r3, [r3, #1]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d165      	bne.n	80039f6 <HAL_PCD_EP_DB_Transmit+0x750>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003938:	b29b      	uxth	r3, r3
 800393a:	461a      	mov	r2, r3
 800393c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800393e:	4413      	add	r3, r2
 8003940:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	011a      	lsls	r2, r3, #4
 8003948:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800394a:	4413      	add	r3, r2
 800394c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003950:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003952:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003954:	881b      	ldrh	r3, [r3, #0]
 8003956:	b29b      	uxth	r3, r3
 8003958:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800395c:	b29a      	uxth	r2, r3
 800395e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003960:	801a      	strh	r2, [r3, #0]
 8003962:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003966:	2b3e      	cmp	r3, #62	@ 0x3e
 8003968:	d91d      	bls.n	80039a6 <HAL_PCD_EP_DB_Transmit+0x700>
 800396a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800396e:	095b      	lsrs	r3, r3, #5
 8003970:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003972:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003976:	f003 031f 	and.w	r3, r3, #31
 800397a:	2b00      	cmp	r3, #0
 800397c:	d102      	bne.n	8003984 <HAL_PCD_EP_DB_Transmit+0x6de>
 800397e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003980:	3b01      	subs	r3, #1
 8003982:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003984:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003986:	881b      	ldrh	r3, [r3, #0]
 8003988:	b29a      	uxth	r2, r3
 800398a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800398c:	b29b      	uxth	r3, r3
 800398e:	029b      	lsls	r3, r3, #10
 8003990:	b29b      	uxth	r3, r3
 8003992:	4313      	orrs	r3, r2
 8003994:	b29b      	uxth	r3, r3
 8003996:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800399a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800399e:	b29a      	uxth	r2, r3
 80039a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039a2:	801a      	strh	r2, [r3, #0]
 80039a4:	e041      	b.n	8003a2a <HAL_PCD_EP_DB_Transmit+0x784>
 80039a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d10a      	bne.n	80039c4 <HAL_PCD_EP_DB_Transmit+0x71e>
 80039ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039b0:	881b      	ldrh	r3, [r3, #0]
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039bc:	b29a      	uxth	r2, r3
 80039be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039c0:	801a      	strh	r2, [r3, #0]
 80039c2:	e032      	b.n	8003a2a <HAL_PCD_EP_DB_Transmit+0x784>
 80039c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039c8:	085b      	lsrs	r3, r3, #1
 80039ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 80039cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039d0:	f003 0301 	and.w	r3, r3, #1
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d002      	beq.n	80039de <HAL_PCD_EP_DB_Transmit+0x738>
 80039d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80039da:	3301      	adds	r3, #1
 80039dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80039de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039e0:	881b      	ldrh	r3, [r3, #0]
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	029b      	lsls	r3, r3, #10
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	4313      	orrs	r3, r2
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039f2:	801a      	strh	r2, [r3, #0]
 80039f4:	e019      	b.n	8003a2a <HAL_PCD_EP_DB_Transmit+0x784>
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	785b      	ldrb	r3, [r3, #1]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d115      	bne.n	8003a2a <HAL_PCD_EP_DB_Transmit+0x784>
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	461a      	mov	r2, r3
 8003a0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a0c:	4413      	add	r3, r2
 8003a0e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	011a      	lsls	r2, r3, #4
 8003a16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a18:	4413      	add	r3, r2
 8003a1a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003a1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a24:	b29a      	uxth	r2, r3
 8003a26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a28:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6818      	ldr	r0, [r3, #0]
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	6959      	ldr	r1, [r3, #20]
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	895a      	ldrh	r2, [r3, #10]
 8003a36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a3a:	b29b      	uxth	r3, r3
 8003a3c:	f003 fef1 	bl	8007822 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	461a      	mov	r2, r3
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	4413      	add	r3, r2
 8003a4e:	881b      	ldrh	r3, [r3, #0]
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a5a:	82bb      	strh	r3, [r7, #20]
 8003a5c:	8abb      	ldrh	r3, [r7, #20]
 8003a5e:	f083 0310 	eor.w	r3, r3, #16
 8003a62:	82bb      	strh	r3, [r7, #20]
 8003a64:	8abb      	ldrh	r3, [r7, #20]
 8003a66:	f083 0320 	eor.w	r3, r3, #32
 8003a6a:	82bb      	strh	r3, [r7, #20]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	461a      	mov	r2, r3
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	441a      	add	r2, r3
 8003a7a:	8abb      	ldrh	r3, [r7, #20]
 8003a7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003a80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003a84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3790      	adds	r7, #144	@ 0x90
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}

08003a9a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003a9a:	b480      	push	{r7}
 8003a9c:	b087      	sub	sp, #28
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	60f8      	str	r0, [r7, #12]
 8003aa2:	607b      	str	r3, [r7, #4]
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	817b      	strh	r3, [r7, #10]
 8003aa8:	4613      	mov	r3, r2
 8003aaa:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003aac:	897b      	ldrh	r3, [r7, #10]
 8003aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d00b      	beq.n	8003ad0 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ab8:	897b      	ldrh	r3, [r7, #10]
 8003aba:	f003 0307 	and.w	r3, r3, #7
 8003abe:	1c5a      	adds	r2, r3, #1
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	4413      	add	r3, r2
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	68fa      	ldr	r2, [r7, #12]
 8003aca:	4413      	add	r3, r2
 8003acc:	617b      	str	r3, [r7, #20]
 8003ace:	e009      	b.n	8003ae4 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003ad0:	897a      	ldrh	r2, [r7, #10]
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	4413      	add	r3, r2
 8003ad8:	00db      	lsls	r3, r3, #3
 8003ada:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	4413      	add	r3, r2
 8003ae2:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003ae4:	893b      	ldrh	r3, [r7, #8]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d107      	bne.n	8003afa <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	2200      	movs	r2, #0
 8003aee:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	b29a      	uxth	r2, r3
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	80da      	strh	r2, [r3, #6]
 8003af8:	e00b      	b.n	8003b12 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	2201      	movs	r2, #1
 8003afe:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	b29a      	uxth	r2, r3
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	0c1b      	lsrs	r3, r3, #16
 8003b0c:	b29a      	uxth	r2, r3
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	371c      	adds	r7, #28
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bc80      	pop	{r7}
 8003b1c:	4770      	bx	lr
	...

08003b20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e272      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	f000 8087 	beq.w	8003c4e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b40:	4b92      	ldr	r3, [pc, #584]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f003 030c 	and.w	r3, r3, #12
 8003b48:	2b04      	cmp	r3, #4
 8003b4a:	d00c      	beq.n	8003b66 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b4c:	4b8f      	ldr	r3, [pc, #572]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f003 030c 	and.w	r3, r3, #12
 8003b54:	2b08      	cmp	r3, #8
 8003b56:	d112      	bne.n	8003b7e <HAL_RCC_OscConfig+0x5e>
 8003b58:	4b8c      	ldr	r3, [pc, #560]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b64:	d10b      	bne.n	8003b7e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b66:	4b89      	ldr	r3, [pc, #548]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d06c      	beq.n	8003c4c <HAL_RCC_OscConfig+0x12c>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d168      	bne.n	8003c4c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e24c      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b86:	d106      	bne.n	8003b96 <HAL_RCC_OscConfig+0x76>
 8003b88:	4b80      	ldr	r3, [pc, #512]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a7f      	ldr	r2, [pc, #508]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003b8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b92:	6013      	str	r3, [r2, #0]
 8003b94:	e02e      	b.n	8003bf4 <HAL_RCC_OscConfig+0xd4>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d10c      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x98>
 8003b9e:	4b7b      	ldr	r3, [pc, #492]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a7a      	ldr	r2, [pc, #488]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003ba4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ba8:	6013      	str	r3, [r2, #0]
 8003baa:	4b78      	ldr	r3, [pc, #480]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a77      	ldr	r2, [pc, #476]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bb0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	e01d      	b.n	8003bf4 <HAL_RCC_OscConfig+0xd4>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bc0:	d10c      	bne.n	8003bdc <HAL_RCC_OscConfig+0xbc>
 8003bc2:	4b72      	ldr	r3, [pc, #456]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a71      	ldr	r2, [pc, #452]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bcc:	6013      	str	r3, [r2, #0]
 8003bce:	4b6f      	ldr	r3, [pc, #444]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a6e      	ldr	r2, [pc, #440]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bd8:	6013      	str	r3, [r2, #0]
 8003bda:	e00b      	b.n	8003bf4 <HAL_RCC_OscConfig+0xd4>
 8003bdc:	4b6b      	ldr	r3, [pc, #428]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a6a      	ldr	r2, [pc, #424]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003be2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003be6:	6013      	str	r3, [r2, #0]
 8003be8:	4b68      	ldr	r3, [pc, #416]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a67      	ldr	r2, [pc, #412]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003bee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bf2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d013      	beq.n	8003c24 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bfc:	f7fd fc0e 	bl	800141c <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c02:	e008      	b.n	8003c16 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c04:	f7fd fc0a 	bl	800141c <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b64      	cmp	r3, #100	@ 0x64
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e200      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c16:	4b5d      	ldr	r3, [pc, #372]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d0f0      	beq.n	8003c04 <HAL_RCC_OscConfig+0xe4>
 8003c22:	e014      	b.n	8003c4e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c24:	f7fd fbfa 	bl	800141c <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c2a:	e008      	b.n	8003c3e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c2c:	f7fd fbf6 	bl	800141c <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b64      	cmp	r3, #100	@ 0x64
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e1ec      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c3e:	4b53      	ldr	r3, [pc, #332]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1f0      	bne.n	8003c2c <HAL_RCC_OscConfig+0x10c>
 8003c4a:	e000      	b.n	8003c4e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d063      	beq.n	8003d22 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c5a:	4b4c      	ldr	r3, [pc, #304]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f003 030c 	and.w	r3, r3, #12
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00b      	beq.n	8003c7e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c66:	4b49      	ldr	r3, [pc, #292]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f003 030c 	and.w	r3, r3, #12
 8003c6e:	2b08      	cmp	r3, #8
 8003c70:	d11c      	bne.n	8003cac <HAL_RCC_OscConfig+0x18c>
 8003c72:	4b46      	ldr	r3, [pc, #280]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d116      	bne.n	8003cac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c7e:	4b43      	ldr	r3, [pc, #268]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d005      	beq.n	8003c96 <HAL_RCC_OscConfig+0x176>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d001      	beq.n	8003c96 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e1c0      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c96:	4b3d      	ldr	r3, [pc, #244]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	00db      	lsls	r3, r3, #3
 8003ca4:	4939      	ldr	r1, [pc, #228]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003caa:	e03a      	b.n	8003d22 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d020      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cb4:	4b36      	ldr	r3, [pc, #216]	@ (8003d90 <HAL_RCC_OscConfig+0x270>)
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cba:	f7fd fbaf 	bl	800141c <HAL_GetTick>
 8003cbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cc0:	e008      	b.n	8003cd4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cc2:	f7fd fbab 	bl	800141c <HAL_GetTick>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d901      	bls.n	8003cd4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e1a1      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd4:	4b2d      	ldr	r3, [pc, #180]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d0f0      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	695b      	ldr	r3, [r3, #20]
 8003cec:	00db      	lsls	r3, r3, #3
 8003cee:	4927      	ldr	r1, [pc, #156]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	600b      	str	r3, [r1, #0]
 8003cf4:	e015      	b.n	8003d22 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cf6:	4b26      	ldr	r3, [pc, #152]	@ (8003d90 <HAL_RCC_OscConfig+0x270>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cfc:	f7fd fb8e 	bl	800141c <HAL_GetTick>
 8003d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d02:	e008      	b.n	8003d16 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d04:	f7fd fb8a 	bl	800141c <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e180      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d16:	4b1d      	ldr	r3, [pc, #116]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1f0      	bne.n	8003d04 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0308 	and.w	r3, r3, #8
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d03a      	beq.n	8003da4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d019      	beq.n	8003d6a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d36:	4b17      	ldr	r3, [pc, #92]	@ (8003d94 <HAL_RCC_OscConfig+0x274>)
 8003d38:	2201      	movs	r2, #1
 8003d3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d3c:	f7fd fb6e 	bl	800141c <HAL_GetTick>
 8003d40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d42:	e008      	b.n	8003d56 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d44:	f7fd fb6a 	bl	800141c <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d901      	bls.n	8003d56 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e160      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d56:	4b0d      	ldr	r3, [pc, #52]	@ (8003d8c <HAL_RCC_OscConfig+0x26c>)
 8003d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d0f0      	beq.n	8003d44 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d62:	2001      	movs	r0, #1
 8003d64:	f000 face 	bl	8004304 <RCC_Delay>
 8003d68:	e01c      	b.n	8003da4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8003d94 <HAL_RCC_OscConfig+0x274>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d70:	f7fd fb54 	bl	800141c <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d76:	e00f      	b.n	8003d98 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d78:	f7fd fb50 	bl	800141c <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d908      	bls.n	8003d98 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e146      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
 8003d8a:	bf00      	nop
 8003d8c:	40021000 	.word	0x40021000
 8003d90:	42420000 	.word	0x42420000
 8003d94:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d98:	4b92      	ldr	r3, [pc, #584]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9c:	f003 0302 	and.w	r3, r3, #2
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1e9      	bne.n	8003d78 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0304 	and.w	r3, r3, #4
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f000 80a6 	beq.w	8003efe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003db2:	2300      	movs	r3, #0
 8003db4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003db6:	4b8b      	ldr	r3, [pc, #556]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003db8:	69db      	ldr	r3, [r3, #28]
 8003dba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10d      	bne.n	8003dde <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dc2:	4b88      	ldr	r3, [pc, #544]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003dc4:	69db      	ldr	r3, [r3, #28]
 8003dc6:	4a87      	ldr	r2, [pc, #540]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003dc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dcc:	61d3      	str	r3, [r2, #28]
 8003dce:	4b85      	ldr	r3, [pc, #532]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003dd0:	69db      	ldr	r3, [r3, #28]
 8003dd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dd6:	60bb      	str	r3, [r7, #8]
 8003dd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dde:	4b82      	ldr	r3, [pc, #520]	@ (8003fe8 <HAL_RCC_OscConfig+0x4c8>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d118      	bne.n	8003e1c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dea:	4b7f      	ldr	r3, [pc, #508]	@ (8003fe8 <HAL_RCC_OscConfig+0x4c8>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a7e      	ldr	r2, [pc, #504]	@ (8003fe8 <HAL_RCC_OscConfig+0x4c8>)
 8003df0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003df4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003df6:	f7fd fb11 	bl	800141c <HAL_GetTick>
 8003dfa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dfc:	e008      	b.n	8003e10 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dfe:	f7fd fb0d 	bl	800141c <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b64      	cmp	r3, #100	@ 0x64
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e103      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e10:	4b75      	ldr	r3, [pc, #468]	@ (8003fe8 <HAL_RCC_OscConfig+0x4c8>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0f0      	beq.n	8003dfe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d106      	bne.n	8003e32 <HAL_RCC_OscConfig+0x312>
 8003e24:	4b6f      	ldr	r3, [pc, #444]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	4a6e      	ldr	r2, [pc, #440]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e2a:	f043 0301 	orr.w	r3, r3, #1
 8003e2e:	6213      	str	r3, [r2, #32]
 8003e30:	e02d      	b.n	8003e8e <HAL_RCC_OscConfig+0x36e>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d10c      	bne.n	8003e54 <HAL_RCC_OscConfig+0x334>
 8003e3a:	4b6a      	ldr	r3, [pc, #424]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e3c:	6a1b      	ldr	r3, [r3, #32]
 8003e3e:	4a69      	ldr	r2, [pc, #420]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e40:	f023 0301 	bic.w	r3, r3, #1
 8003e44:	6213      	str	r3, [r2, #32]
 8003e46:	4b67      	ldr	r3, [pc, #412]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e48:	6a1b      	ldr	r3, [r3, #32]
 8003e4a:	4a66      	ldr	r2, [pc, #408]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e4c:	f023 0304 	bic.w	r3, r3, #4
 8003e50:	6213      	str	r3, [r2, #32]
 8003e52:	e01c      	b.n	8003e8e <HAL_RCC_OscConfig+0x36e>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2b05      	cmp	r3, #5
 8003e5a:	d10c      	bne.n	8003e76 <HAL_RCC_OscConfig+0x356>
 8003e5c:	4b61      	ldr	r3, [pc, #388]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	4a60      	ldr	r2, [pc, #384]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e62:	f043 0304 	orr.w	r3, r3, #4
 8003e66:	6213      	str	r3, [r2, #32]
 8003e68:	4b5e      	ldr	r3, [pc, #376]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e6a:	6a1b      	ldr	r3, [r3, #32]
 8003e6c:	4a5d      	ldr	r2, [pc, #372]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e6e:	f043 0301 	orr.w	r3, r3, #1
 8003e72:	6213      	str	r3, [r2, #32]
 8003e74:	e00b      	b.n	8003e8e <HAL_RCC_OscConfig+0x36e>
 8003e76:	4b5b      	ldr	r3, [pc, #364]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e78:	6a1b      	ldr	r3, [r3, #32]
 8003e7a:	4a5a      	ldr	r2, [pc, #360]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e7c:	f023 0301 	bic.w	r3, r3, #1
 8003e80:	6213      	str	r3, [r2, #32]
 8003e82:	4b58      	ldr	r3, [pc, #352]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	4a57      	ldr	r2, [pc, #348]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003e88:	f023 0304 	bic.w	r3, r3, #4
 8003e8c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d015      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e96:	f7fd fac1 	bl	800141c <HAL_GetTick>
 8003e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e9c:	e00a      	b.n	8003eb4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e9e:	f7fd fabd 	bl	800141c <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d901      	bls.n	8003eb4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e0b1      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eb4:	4b4b      	ldr	r3, [pc, #300]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d0ee      	beq.n	8003e9e <HAL_RCC_OscConfig+0x37e>
 8003ec0:	e014      	b.n	8003eec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ec2:	f7fd faab 	bl	800141c <HAL_GetTick>
 8003ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ec8:	e00a      	b.n	8003ee0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eca:	f7fd faa7 	bl	800141c <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d901      	bls.n	8003ee0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003edc:	2303      	movs	r3, #3
 8003ede:	e09b      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ee0:	4b40      	ldr	r3, [pc, #256]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d1ee      	bne.n	8003eca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003eec:	7dfb      	ldrb	r3, [r7, #23]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d105      	bne.n	8003efe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ef2:	4b3c      	ldr	r3, [pc, #240]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003ef4:	69db      	ldr	r3, [r3, #28]
 8003ef6:	4a3b      	ldr	r2, [pc, #236]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003ef8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003efc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	69db      	ldr	r3, [r3, #28]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f000 8087 	beq.w	8004016 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f08:	4b36      	ldr	r3, [pc, #216]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f003 030c 	and.w	r3, r3, #12
 8003f10:	2b08      	cmp	r3, #8
 8003f12:	d061      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	69db      	ldr	r3, [r3, #28]
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d146      	bne.n	8003faa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f1c:	4b33      	ldr	r3, [pc, #204]	@ (8003fec <HAL_RCC_OscConfig+0x4cc>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f22:	f7fd fa7b 	bl	800141c <HAL_GetTick>
 8003f26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f28:	e008      	b.n	8003f3c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f2a:	f7fd fa77 	bl	800141c <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	d901      	bls.n	8003f3c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	e06d      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f3c:	4b29      	ldr	r3, [pc, #164]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d1f0      	bne.n	8003f2a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a1b      	ldr	r3, [r3, #32]
 8003f4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f50:	d108      	bne.n	8003f64 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f52:	4b24      	ldr	r3, [pc, #144]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	4921      	ldr	r1, [pc, #132]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003f60:	4313      	orrs	r3, r2
 8003f62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f64:	4b1f      	ldr	r3, [pc, #124]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a19      	ldr	r1, [r3, #32]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f74:	430b      	orrs	r3, r1
 8003f76:	491b      	ldr	r1, [pc, #108]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8003fec <HAL_RCC_OscConfig+0x4cc>)
 8003f7e:	2201      	movs	r2, #1
 8003f80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f82:	f7fd fa4b 	bl	800141c <HAL_GetTick>
 8003f86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f88:	e008      	b.n	8003f9c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f8a:	f7fd fa47 	bl	800141c <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d901      	bls.n	8003f9c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003f98:	2303      	movs	r3, #3
 8003f9a:	e03d      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f9c:	4b11      	ldr	r3, [pc, #68]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d0f0      	beq.n	8003f8a <HAL_RCC_OscConfig+0x46a>
 8003fa8:	e035      	b.n	8004016 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003faa:	4b10      	ldr	r3, [pc, #64]	@ (8003fec <HAL_RCC_OscConfig+0x4cc>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb0:	f7fd fa34 	bl	800141c <HAL_GetTick>
 8003fb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fb6:	e008      	b.n	8003fca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fb8:	f7fd fa30 	bl	800141c <HAL_GetTick>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e026      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fca:	4b06      	ldr	r3, [pc, #24]	@ (8003fe4 <HAL_RCC_OscConfig+0x4c4>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d1f0      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x498>
 8003fd6:	e01e      	b.n	8004016 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	69db      	ldr	r3, [r3, #28]
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d107      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e019      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
 8003fe4:	40021000 	.word	0x40021000
 8003fe8:	40007000 	.word	0x40007000
 8003fec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8004020 <HAL_RCC_OscConfig+0x500>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a1b      	ldr	r3, [r3, #32]
 8004000:	429a      	cmp	r2, r3
 8004002:	d106      	bne.n	8004012 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800400e:	429a      	cmp	r2, r3
 8004010:	d001      	beq.n	8004016 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e000      	b.n	8004018 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	3718      	adds	r7, #24
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40021000 	.word	0x40021000

08004024 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d101      	bne.n	8004038 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e0d0      	b.n	80041da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004038:	4b6a      	ldr	r3, [pc, #424]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0307 	and.w	r3, r3, #7
 8004040:	683a      	ldr	r2, [r7, #0]
 8004042:	429a      	cmp	r2, r3
 8004044:	d910      	bls.n	8004068 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004046:	4b67      	ldr	r3, [pc, #412]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f023 0207 	bic.w	r2, r3, #7
 800404e:	4965      	ldr	r1, [pc, #404]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	4313      	orrs	r3, r2
 8004054:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004056:	4b63      	ldr	r3, [pc, #396]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0307 	and.w	r3, r3, #7
 800405e:	683a      	ldr	r2, [r7, #0]
 8004060:	429a      	cmp	r2, r3
 8004062:	d001      	beq.n	8004068 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e0b8      	b.n	80041da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	2b00      	cmp	r3, #0
 8004072:	d020      	beq.n	80040b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0304 	and.w	r3, r3, #4
 800407c:	2b00      	cmp	r3, #0
 800407e:	d005      	beq.n	800408c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004080:	4b59      	ldr	r3, [pc, #356]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	4a58      	ldr	r2, [pc, #352]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004086:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800408a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0308 	and.w	r3, r3, #8
 8004094:	2b00      	cmp	r3, #0
 8004096:	d005      	beq.n	80040a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004098:	4b53      	ldr	r3, [pc, #332]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	4a52      	ldr	r2, [pc, #328]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 800409e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80040a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040a4:	4b50      	ldr	r3, [pc, #320]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	494d      	ldr	r1, [pc, #308]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d040      	beq.n	8004144 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d107      	bne.n	80040da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ca:	4b47      	ldr	r3, [pc, #284]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d115      	bne.n	8004102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e07f      	b.n	80041da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d107      	bne.n	80040f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040e2:	4b41      	ldr	r3, [pc, #260]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d109      	bne.n	8004102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e073      	b.n	80041da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040f2:	4b3d      	ldr	r3, [pc, #244]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0302 	and.w	r3, r3, #2
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d101      	bne.n	8004102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e06b      	b.n	80041da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004102:	4b39      	ldr	r3, [pc, #228]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f023 0203 	bic.w	r2, r3, #3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	4936      	ldr	r1, [pc, #216]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004110:	4313      	orrs	r3, r2
 8004112:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004114:	f7fd f982 	bl	800141c <HAL_GetTick>
 8004118:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800411a:	e00a      	b.n	8004132 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800411c:	f7fd f97e 	bl	800141c <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	f241 3288 	movw	r2, #5000	@ 0x1388
 800412a:	4293      	cmp	r3, r2
 800412c:	d901      	bls.n	8004132 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e053      	b.n	80041da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004132:	4b2d      	ldr	r3, [pc, #180]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f003 020c 	and.w	r2, r3, #12
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	429a      	cmp	r2, r3
 8004142:	d1eb      	bne.n	800411c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004144:	4b27      	ldr	r3, [pc, #156]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0307 	and.w	r3, r3, #7
 800414c:	683a      	ldr	r2, [r7, #0]
 800414e:	429a      	cmp	r2, r3
 8004150:	d210      	bcs.n	8004174 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004152:	4b24      	ldr	r3, [pc, #144]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f023 0207 	bic.w	r2, r3, #7
 800415a:	4922      	ldr	r1, [pc, #136]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	4313      	orrs	r3, r2
 8004160:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004162:	4b20      	ldr	r3, [pc, #128]	@ (80041e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0307 	and.w	r3, r3, #7
 800416a:	683a      	ldr	r2, [r7, #0]
 800416c:	429a      	cmp	r2, r3
 800416e:	d001      	beq.n	8004174 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e032      	b.n	80041da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0304 	and.w	r3, r3, #4
 800417c:	2b00      	cmp	r3, #0
 800417e:	d008      	beq.n	8004192 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004180:	4b19      	ldr	r3, [pc, #100]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	4916      	ldr	r1, [pc, #88]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 800418e:	4313      	orrs	r3, r2
 8004190:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0308 	and.w	r3, r3, #8
 800419a:	2b00      	cmp	r3, #0
 800419c:	d009      	beq.n	80041b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800419e:	4b12      	ldr	r3, [pc, #72]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	00db      	lsls	r3, r3, #3
 80041ac:	490e      	ldr	r1, [pc, #56]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041b2:	f000 f821 	bl	80041f8 <HAL_RCC_GetSysClockFreq>
 80041b6:	4602      	mov	r2, r0
 80041b8:	4b0b      	ldr	r3, [pc, #44]	@ (80041e8 <HAL_RCC_ClockConfig+0x1c4>)
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	091b      	lsrs	r3, r3, #4
 80041be:	f003 030f 	and.w	r3, r3, #15
 80041c2:	490a      	ldr	r1, [pc, #40]	@ (80041ec <HAL_RCC_ClockConfig+0x1c8>)
 80041c4:	5ccb      	ldrb	r3, [r1, r3]
 80041c6:	fa22 f303 	lsr.w	r3, r2, r3
 80041ca:	4a09      	ldr	r2, [pc, #36]	@ (80041f0 <HAL_RCC_ClockConfig+0x1cc>)
 80041cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80041ce:	4b09      	ldr	r3, [pc, #36]	@ (80041f4 <HAL_RCC_ClockConfig+0x1d0>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7fd f8e0 	bl	8001398 <HAL_InitTick>

  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3710      	adds	r7, #16
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	40022000 	.word	0x40022000
 80041e8:	40021000 	.word	0x40021000
 80041ec:	08009970 	.word	0x08009970
 80041f0:	20000010 	.word	0x20000010
 80041f4:	20000014 	.word	0x20000014

080041f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b087      	sub	sp, #28
 80041fc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80041fe:	2300      	movs	r3, #0
 8004200:	60fb      	str	r3, [r7, #12]
 8004202:	2300      	movs	r3, #0
 8004204:	60bb      	str	r3, [r7, #8]
 8004206:	2300      	movs	r3, #0
 8004208:	617b      	str	r3, [r7, #20]
 800420a:	2300      	movs	r3, #0
 800420c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800420e:	2300      	movs	r3, #0
 8004210:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004212:	4b1e      	ldr	r3, [pc, #120]	@ (800428c <HAL_RCC_GetSysClockFreq+0x94>)
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f003 030c 	and.w	r3, r3, #12
 800421e:	2b04      	cmp	r3, #4
 8004220:	d002      	beq.n	8004228 <HAL_RCC_GetSysClockFreq+0x30>
 8004222:	2b08      	cmp	r3, #8
 8004224:	d003      	beq.n	800422e <HAL_RCC_GetSysClockFreq+0x36>
 8004226:	e027      	b.n	8004278 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004228:	4b19      	ldr	r3, [pc, #100]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x98>)
 800422a:	613b      	str	r3, [r7, #16]
      break;
 800422c:	e027      	b.n	800427e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	0c9b      	lsrs	r3, r3, #18
 8004232:	f003 030f 	and.w	r3, r3, #15
 8004236:	4a17      	ldr	r2, [pc, #92]	@ (8004294 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004238:	5cd3      	ldrb	r3, [r2, r3]
 800423a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d010      	beq.n	8004268 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004246:	4b11      	ldr	r3, [pc, #68]	@ (800428c <HAL_RCC_GetSysClockFreq+0x94>)
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	0c5b      	lsrs	r3, r3, #17
 800424c:	f003 0301 	and.w	r3, r3, #1
 8004250:	4a11      	ldr	r2, [pc, #68]	@ (8004298 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004252:	5cd3      	ldrb	r3, [r2, r3]
 8004254:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a0d      	ldr	r2, [pc, #52]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x98>)
 800425a:	fb03 f202 	mul.w	r2, r3, r2
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	fbb2 f3f3 	udiv	r3, r2, r3
 8004264:	617b      	str	r3, [r7, #20]
 8004266:	e004      	b.n	8004272 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	4a0c      	ldr	r2, [pc, #48]	@ (800429c <HAL_RCC_GetSysClockFreq+0xa4>)
 800426c:	fb02 f303 	mul.w	r3, r2, r3
 8004270:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	613b      	str	r3, [r7, #16]
      break;
 8004276:	e002      	b.n	800427e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004278:	4b05      	ldr	r3, [pc, #20]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x98>)
 800427a:	613b      	str	r3, [r7, #16]
      break;
 800427c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800427e:	693b      	ldr	r3, [r7, #16]
}
 8004280:	4618      	mov	r0, r3
 8004282:	371c      	adds	r7, #28
 8004284:	46bd      	mov	sp, r7
 8004286:	bc80      	pop	{r7}
 8004288:	4770      	bx	lr
 800428a:	bf00      	nop
 800428c:	40021000 	.word	0x40021000
 8004290:	007a1200 	.word	0x007a1200
 8004294:	08009988 	.word	0x08009988
 8004298:	08009998 	.word	0x08009998
 800429c:	003d0900 	.word	0x003d0900

080042a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042a0:	b480      	push	{r7}
 80042a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042a4:	4b02      	ldr	r3, [pc, #8]	@ (80042b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80042a6:	681b      	ldr	r3, [r3, #0]
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bc80      	pop	{r7}
 80042ae:	4770      	bx	lr
 80042b0:	20000010 	.word	0x20000010

080042b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042b8:	f7ff fff2 	bl	80042a0 <HAL_RCC_GetHCLKFreq>
 80042bc:	4602      	mov	r2, r0
 80042be:	4b05      	ldr	r3, [pc, #20]	@ (80042d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	0a1b      	lsrs	r3, r3, #8
 80042c4:	f003 0307 	and.w	r3, r3, #7
 80042c8:	4903      	ldr	r1, [pc, #12]	@ (80042d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042ca:	5ccb      	ldrb	r3, [r1, r3]
 80042cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	40021000 	.word	0x40021000
 80042d8:	08009980 	.word	0x08009980

080042dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042e0:	f7ff ffde 	bl	80042a0 <HAL_RCC_GetHCLKFreq>
 80042e4:	4602      	mov	r2, r0
 80042e6:	4b05      	ldr	r3, [pc, #20]	@ (80042fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	0adb      	lsrs	r3, r3, #11
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	4903      	ldr	r1, [pc, #12]	@ (8004300 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042f2:	5ccb      	ldrb	r3, [r1, r3]
 80042f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	40021000 	.word	0x40021000
 8004300:	08009980 	.word	0x08009980

08004304 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004304:	b480      	push	{r7}
 8004306:	b085      	sub	sp, #20
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800430c:	4b0a      	ldr	r3, [pc, #40]	@ (8004338 <RCC_Delay+0x34>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a0a      	ldr	r2, [pc, #40]	@ (800433c <RCC_Delay+0x38>)
 8004312:	fba2 2303 	umull	r2, r3, r2, r3
 8004316:	0a5b      	lsrs	r3, r3, #9
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	fb02 f303 	mul.w	r3, r2, r3
 800431e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004320:	bf00      	nop
  }
  while (Delay --);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	1e5a      	subs	r2, r3, #1
 8004326:	60fa      	str	r2, [r7, #12]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d1f9      	bne.n	8004320 <RCC_Delay+0x1c>
}
 800432c:	bf00      	nop
 800432e:	bf00      	nop
 8004330:	3714      	adds	r7, #20
 8004332:	46bd      	mov	sp, r7
 8004334:	bc80      	pop	{r7}
 8004336:	4770      	bx	lr
 8004338:	20000010 	.word	0x20000010
 800433c:	10624dd3 	.word	0x10624dd3

08004340 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004348:	2300      	movs	r3, #0
 800434a:	613b      	str	r3, [r7, #16]
 800434c:	2300      	movs	r3, #0
 800434e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0301 	and.w	r3, r3, #1
 8004358:	2b00      	cmp	r3, #0
 800435a:	d07d      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800435c:	2300      	movs	r3, #0
 800435e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004360:	4b4f      	ldr	r3, [pc, #316]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004362:	69db      	ldr	r3, [r3, #28]
 8004364:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004368:	2b00      	cmp	r3, #0
 800436a:	d10d      	bne.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800436c:	4b4c      	ldr	r3, [pc, #304]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800436e:	69db      	ldr	r3, [r3, #28]
 8004370:	4a4b      	ldr	r2, [pc, #300]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004372:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004376:	61d3      	str	r3, [r2, #28]
 8004378:	4b49      	ldr	r3, [pc, #292]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800437a:	69db      	ldr	r3, [r3, #28]
 800437c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004380:	60bb      	str	r3, [r7, #8]
 8004382:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004384:	2301      	movs	r3, #1
 8004386:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004388:	4b46      	ldr	r3, [pc, #280]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004390:	2b00      	cmp	r3, #0
 8004392:	d118      	bne.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004394:	4b43      	ldr	r3, [pc, #268]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a42      	ldr	r2, [pc, #264]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800439a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800439e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043a0:	f7fd f83c 	bl	800141c <HAL_GetTick>
 80043a4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043a6:	e008      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043a8:	f7fd f838 	bl	800141c <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b64      	cmp	r3, #100	@ 0x64
 80043b4:	d901      	bls.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e06d      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043ba:	4b3a      	ldr	r3, [pc, #232]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d0f0      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043c6:	4b36      	ldr	r3, [pc, #216]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043c8:	6a1b      	ldr	r3, [r3, #32]
 80043ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043ce:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d02e      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d027      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043e4:	4b2e      	ldr	r3, [pc, #184]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043ec:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80043ee:	4b2e      	ldr	r3, [pc, #184]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80043f0:	2201      	movs	r2, #1
 80043f2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80043f4:	4b2c      	ldr	r3, [pc, #176]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80043f6:	2200      	movs	r2, #0
 80043f8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80043fa:	4a29      	ldr	r2, [pc, #164]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	2b00      	cmp	r3, #0
 8004408:	d014      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800440a:	f7fd f807 	bl	800141c <HAL_GetTick>
 800440e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004410:	e00a      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004412:	f7fd f803 	bl	800141c <HAL_GetTick>
 8004416:	4602      	mov	r2, r0
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004420:	4293      	cmp	r3, r2
 8004422:	d901      	bls.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004424:	2303      	movs	r3, #3
 8004426:	e036      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004428:	4b1d      	ldr	r3, [pc, #116]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800442a:	6a1b      	ldr	r3, [r3, #32]
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b00      	cmp	r3, #0
 8004432:	d0ee      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004434:	4b1a      	ldr	r3, [pc, #104]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004436:	6a1b      	ldr	r3, [r3, #32]
 8004438:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	4917      	ldr	r1, [pc, #92]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004442:	4313      	orrs	r3, r2
 8004444:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004446:	7dfb      	ldrb	r3, [r7, #23]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d105      	bne.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800444c:	4b14      	ldr	r3, [pc, #80]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800444e:	69db      	ldr	r3, [r3, #28]
 8004450:	4a13      	ldr	r2, [pc, #76]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004452:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004456:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0302 	and.w	r3, r3, #2
 8004460:	2b00      	cmp	r3, #0
 8004462:	d008      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004464:	4b0e      	ldr	r3, [pc, #56]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	490b      	ldr	r1, [pc, #44]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004472:	4313      	orrs	r3, r2
 8004474:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0310 	and.w	r3, r3, #16
 800447e:	2b00      	cmp	r3, #0
 8004480:	d008      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004482:	4b07      	ldr	r3, [pc, #28]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	4904      	ldr	r1, [pc, #16]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004490:	4313      	orrs	r3, r2
 8004492:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3718      	adds	r7, #24
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	40021000 	.word	0x40021000
 80044a4:	40007000 	.word	0x40007000
 80044a8:	42420440 	.word	0x42420440

080044ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e041      	b.n	8004542 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d106      	bne.n	80044d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f7fc fe14 	bl	8001100 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2202      	movs	r2, #2
 80044dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	3304      	adds	r3, #4
 80044e8:	4619      	mov	r1, r3
 80044ea:	4610      	mov	r0, r2
 80044ec:	f000 fab2 	bl	8004a54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3708      	adds	r7, #8
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b082      	sub	sp, #8
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d101      	bne.n	800455c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e041      	b.n	80045e0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004562:	b2db      	uxtb	r3, r3
 8004564:	2b00      	cmp	r3, #0
 8004566:	d106      	bne.n	8004576 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f000 f839 	bl	80045e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2202      	movs	r2, #2
 800457a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	3304      	adds	r3, #4
 8004586:	4619      	mov	r1, r3
 8004588:	4610      	mov	r0, r2
 800458a:	f000 fa63 	bl	8004a54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2201      	movs	r2, #1
 800459a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2201      	movs	r2, #1
 80045a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2201      	movs	r2, #1
 80045ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2201      	movs	r2, #1
 80045c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2201      	movs	r2, #1
 80045da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80045de:	2300      	movs	r3, #0
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3708      	adds	r7, #8
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80045f0:	bf00      	nop
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bc80      	pop	{r7}
 80045f8:	4770      	bx	lr
	...

080045fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d109      	bne.n	8004620 <HAL_TIM_PWM_Start+0x24>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b01      	cmp	r3, #1
 8004616:	bf14      	ite	ne
 8004618:	2301      	movne	r3, #1
 800461a:	2300      	moveq	r3, #0
 800461c:	b2db      	uxtb	r3, r3
 800461e:	e022      	b.n	8004666 <HAL_TIM_PWM_Start+0x6a>
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	2b04      	cmp	r3, #4
 8004624:	d109      	bne.n	800463a <HAL_TIM_PWM_Start+0x3e>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800462c:	b2db      	uxtb	r3, r3
 800462e:	2b01      	cmp	r3, #1
 8004630:	bf14      	ite	ne
 8004632:	2301      	movne	r3, #1
 8004634:	2300      	moveq	r3, #0
 8004636:	b2db      	uxtb	r3, r3
 8004638:	e015      	b.n	8004666 <HAL_TIM_PWM_Start+0x6a>
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b08      	cmp	r3, #8
 800463e:	d109      	bne.n	8004654 <HAL_TIM_PWM_Start+0x58>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004646:	b2db      	uxtb	r3, r3
 8004648:	2b01      	cmp	r3, #1
 800464a:	bf14      	ite	ne
 800464c:	2301      	movne	r3, #1
 800464e:	2300      	moveq	r3, #0
 8004650:	b2db      	uxtb	r3, r3
 8004652:	e008      	b.n	8004666 <HAL_TIM_PWM_Start+0x6a>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800465a:	b2db      	uxtb	r3, r3
 800465c:	2b01      	cmp	r3, #1
 800465e:	bf14      	ite	ne
 8004660:	2301      	movne	r3, #1
 8004662:	2300      	moveq	r3, #0
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e05e      	b.n	800472c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d104      	bne.n	800467e <HAL_TIM_PWM_Start+0x82>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2202      	movs	r2, #2
 8004678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800467c:	e013      	b.n	80046a6 <HAL_TIM_PWM_Start+0xaa>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	2b04      	cmp	r3, #4
 8004682:	d104      	bne.n	800468e <HAL_TIM_PWM_Start+0x92>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2202      	movs	r2, #2
 8004688:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800468c:	e00b      	b.n	80046a6 <HAL_TIM_PWM_Start+0xaa>
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	2b08      	cmp	r3, #8
 8004692:	d104      	bne.n	800469e <HAL_TIM_PWM_Start+0xa2>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2202      	movs	r2, #2
 8004698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800469c:	e003      	b.n	80046a6 <HAL_TIM_PWM_Start+0xaa>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2202      	movs	r2, #2
 80046a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	2201      	movs	r2, #1
 80046ac:	6839      	ldr	r1, [r7, #0]
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 fc50 	bl	8004f54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a1e      	ldr	r2, [pc, #120]	@ (8004734 <HAL_TIM_PWM_Start+0x138>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d107      	bne.n	80046ce <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80046cc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a18      	ldr	r2, [pc, #96]	@ (8004734 <HAL_TIM_PWM_Start+0x138>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d00e      	beq.n	80046f6 <HAL_TIM_PWM_Start+0xfa>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046e0:	d009      	beq.n	80046f6 <HAL_TIM_PWM_Start+0xfa>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a14      	ldr	r2, [pc, #80]	@ (8004738 <HAL_TIM_PWM_Start+0x13c>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d004      	beq.n	80046f6 <HAL_TIM_PWM_Start+0xfa>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a12      	ldr	r2, [pc, #72]	@ (800473c <HAL_TIM_PWM_Start+0x140>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d111      	bne.n	800471a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f003 0307 	and.w	r3, r3, #7
 8004700:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2b06      	cmp	r3, #6
 8004706:	d010      	beq.n	800472a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f042 0201 	orr.w	r2, r2, #1
 8004716:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004718:	e007      	b.n	800472a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f042 0201 	orr.w	r2, r2, #1
 8004728:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	4618      	mov	r0, r3
 800472e:	3710      	adds	r7, #16
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	40012c00 	.word	0x40012c00
 8004738:	40000400 	.word	0x40000400
 800473c:	40000800 	.word	0x40000800

08004740 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b086      	sub	sp, #24
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800474c:	2300      	movs	r3, #0
 800474e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004756:	2b01      	cmp	r3, #1
 8004758:	d101      	bne.n	800475e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800475a:	2302      	movs	r3, #2
 800475c:	e0ae      	b.n	80048bc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2201      	movs	r2, #1
 8004762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2b0c      	cmp	r3, #12
 800476a:	f200 809f 	bhi.w	80048ac <HAL_TIM_PWM_ConfigChannel+0x16c>
 800476e:	a201      	add	r2, pc, #4	@ (adr r2, 8004774 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004774:	080047a9 	.word	0x080047a9
 8004778:	080048ad 	.word	0x080048ad
 800477c:	080048ad 	.word	0x080048ad
 8004780:	080048ad 	.word	0x080048ad
 8004784:	080047e9 	.word	0x080047e9
 8004788:	080048ad 	.word	0x080048ad
 800478c:	080048ad 	.word	0x080048ad
 8004790:	080048ad 	.word	0x080048ad
 8004794:	0800482b 	.word	0x0800482b
 8004798:	080048ad 	.word	0x080048ad
 800479c:	080048ad 	.word	0x080048ad
 80047a0:	080048ad 	.word	0x080048ad
 80047a4:	0800486b 	.word	0x0800486b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68b9      	ldr	r1, [r7, #8]
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 f9b2 	bl	8004b18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	699a      	ldr	r2, [r3, #24]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f042 0208 	orr.w	r2, r2, #8
 80047c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	699a      	ldr	r2, [r3, #24]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f022 0204 	bic.w	r2, r2, #4
 80047d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	6999      	ldr	r1, [r3, #24]
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	691a      	ldr	r2, [r3, #16]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	430a      	orrs	r2, r1
 80047e4:	619a      	str	r2, [r3, #24]
      break;
 80047e6:	e064      	b.n	80048b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68b9      	ldr	r1, [r7, #8]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 f9f8 	bl	8004be4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	699a      	ldr	r2, [r3, #24]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004802:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	699a      	ldr	r2, [r3, #24]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004812:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	6999      	ldr	r1, [r3, #24]
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	021a      	lsls	r2, r3, #8
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	430a      	orrs	r2, r1
 8004826:	619a      	str	r2, [r3, #24]
      break;
 8004828:	e043      	b.n	80048b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68b9      	ldr	r1, [r7, #8]
 8004830:	4618      	mov	r0, r3
 8004832:	f000 fa41 	bl	8004cb8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	69da      	ldr	r2, [r3, #28]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f042 0208 	orr.w	r2, r2, #8
 8004844:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	69da      	ldr	r2, [r3, #28]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f022 0204 	bic.w	r2, r2, #4
 8004854:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	69d9      	ldr	r1, [r3, #28]
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	691a      	ldr	r2, [r3, #16]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	430a      	orrs	r2, r1
 8004866:	61da      	str	r2, [r3, #28]
      break;
 8004868:	e023      	b.n	80048b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68b9      	ldr	r1, [r7, #8]
 8004870:	4618      	mov	r0, r3
 8004872:	f000 fa8b 	bl	8004d8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	69da      	ldr	r2, [r3, #28]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004884:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	69da      	ldr	r2, [r3, #28]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004894:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	69d9      	ldr	r1, [r3, #28]
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	691b      	ldr	r3, [r3, #16]
 80048a0:	021a      	lsls	r2, r3, #8
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	430a      	orrs	r2, r1
 80048a8:	61da      	str	r2, [r3, #28]
      break;
 80048aa:	e002      	b.n	80048b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	75fb      	strb	r3, [r7, #23]
      break;
 80048b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3718      	adds	r7, #24
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048ce:	2300      	movs	r3, #0
 80048d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d101      	bne.n	80048e0 <HAL_TIM_ConfigClockSource+0x1c>
 80048dc:	2302      	movs	r3, #2
 80048de:	e0b4      	b.n	8004a4a <HAL_TIM_ConfigClockSource+0x186>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2202      	movs	r2, #2
 80048ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80048fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004906:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004918:	d03e      	beq.n	8004998 <HAL_TIM_ConfigClockSource+0xd4>
 800491a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800491e:	f200 8087 	bhi.w	8004a30 <HAL_TIM_ConfigClockSource+0x16c>
 8004922:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004926:	f000 8086 	beq.w	8004a36 <HAL_TIM_ConfigClockSource+0x172>
 800492a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800492e:	d87f      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x16c>
 8004930:	2b70      	cmp	r3, #112	@ 0x70
 8004932:	d01a      	beq.n	800496a <HAL_TIM_ConfigClockSource+0xa6>
 8004934:	2b70      	cmp	r3, #112	@ 0x70
 8004936:	d87b      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x16c>
 8004938:	2b60      	cmp	r3, #96	@ 0x60
 800493a:	d050      	beq.n	80049de <HAL_TIM_ConfigClockSource+0x11a>
 800493c:	2b60      	cmp	r3, #96	@ 0x60
 800493e:	d877      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x16c>
 8004940:	2b50      	cmp	r3, #80	@ 0x50
 8004942:	d03c      	beq.n	80049be <HAL_TIM_ConfigClockSource+0xfa>
 8004944:	2b50      	cmp	r3, #80	@ 0x50
 8004946:	d873      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x16c>
 8004948:	2b40      	cmp	r3, #64	@ 0x40
 800494a:	d058      	beq.n	80049fe <HAL_TIM_ConfigClockSource+0x13a>
 800494c:	2b40      	cmp	r3, #64	@ 0x40
 800494e:	d86f      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x16c>
 8004950:	2b30      	cmp	r3, #48	@ 0x30
 8004952:	d064      	beq.n	8004a1e <HAL_TIM_ConfigClockSource+0x15a>
 8004954:	2b30      	cmp	r3, #48	@ 0x30
 8004956:	d86b      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x16c>
 8004958:	2b20      	cmp	r3, #32
 800495a:	d060      	beq.n	8004a1e <HAL_TIM_ConfigClockSource+0x15a>
 800495c:	2b20      	cmp	r3, #32
 800495e:	d867      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x16c>
 8004960:	2b00      	cmp	r3, #0
 8004962:	d05c      	beq.n	8004a1e <HAL_TIM_ConfigClockSource+0x15a>
 8004964:	2b10      	cmp	r3, #16
 8004966:	d05a      	beq.n	8004a1e <HAL_TIM_ConfigClockSource+0x15a>
 8004968:	e062      	b.n	8004a30 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800497a:	f000 facc 	bl	8004f16 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800498c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	68ba      	ldr	r2, [r7, #8]
 8004994:	609a      	str	r2, [r3, #8]
      break;
 8004996:	e04f      	b.n	8004a38 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049a8:	f000 fab5 	bl	8004f16 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	689a      	ldr	r2, [r3, #8]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049ba:	609a      	str	r2, [r3, #8]
      break;
 80049bc:	e03c      	b.n	8004a38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ca:	461a      	mov	r2, r3
 80049cc:	f000 fa2c 	bl	8004e28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2150      	movs	r1, #80	@ 0x50
 80049d6:	4618      	mov	r0, r3
 80049d8:	f000 fa83 	bl	8004ee2 <TIM_ITRx_SetConfig>
      break;
 80049dc:	e02c      	b.n	8004a38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049ea:	461a      	mov	r2, r3
 80049ec:	f000 fa4a 	bl	8004e84 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2160      	movs	r1, #96	@ 0x60
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 fa73 	bl	8004ee2 <TIM_ITRx_SetConfig>
      break;
 80049fc:	e01c      	b.n	8004a38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	f000 fa0c 	bl	8004e28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2140      	movs	r1, #64	@ 0x40
 8004a16:	4618      	mov	r0, r3
 8004a18:	f000 fa63 	bl	8004ee2 <TIM_ITRx_SetConfig>
      break;
 8004a1c:	e00c      	b.n	8004a38 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4619      	mov	r1, r3
 8004a28:	4610      	mov	r0, r2
 8004a2a:	f000 fa5a 	bl	8004ee2 <TIM_ITRx_SetConfig>
      break;
 8004a2e:	e003      	b.n	8004a38 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	73fb      	strb	r3, [r7, #15]
      break;
 8004a34:	e000      	b.n	8004a38 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3710      	adds	r7, #16
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
	...

08004a54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b085      	sub	sp, #20
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a29      	ldr	r2, [pc, #164]	@ (8004b0c <TIM_Base_SetConfig+0xb8>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d00b      	beq.n	8004a84 <TIM_Base_SetConfig+0x30>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a72:	d007      	beq.n	8004a84 <TIM_Base_SetConfig+0x30>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	4a26      	ldr	r2, [pc, #152]	@ (8004b10 <TIM_Base_SetConfig+0xbc>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d003      	beq.n	8004a84 <TIM_Base_SetConfig+0x30>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4a25      	ldr	r2, [pc, #148]	@ (8004b14 <TIM_Base_SetConfig+0xc0>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d108      	bne.n	8004a96 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	68fa      	ldr	r2, [r7, #12]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a1c      	ldr	r2, [pc, #112]	@ (8004b0c <TIM_Base_SetConfig+0xb8>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d00b      	beq.n	8004ab6 <TIM_Base_SetConfig+0x62>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aa4:	d007      	beq.n	8004ab6 <TIM_Base_SetConfig+0x62>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a19      	ldr	r2, [pc, #100]	@ (8004b10 <TIM_Base_SetConfig+0xbc>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d003      	beq.n	8004ab6 <TIM_Base_SetConfig+0x62>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a18      	ldr	r2, [pc, #96]	@ (8004b14 <TIM_Base_SetConfig+0xc0>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d108      	bne.n	8004ac8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004abc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	68fa      	ldr	r2, [r7, #12]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	689a      	ldr	r2, [r3, #8]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a07      	ldr	r2, [pc, #28]	@ (8004b0c <TIM_Base_SetConfig+0xb8>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d103      	bne.n	8004afc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	691a      	ldr	r2, [r3, #16]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	615a      	str	r2, [r3, #20]
}
 8004b02:	bf00      	nop
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bc80      	pop	{r7}
 8004b0a:	4770      	bx	lr
 8004b0c:	40012c00 	.word	0x40012c00
 8004b10:	40000400 	.word	0x40000400
 8004b14:	40000800 	.word	0x40000800

08004b18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b087      	sub	sp, #28
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6a1b      	ldr	r3, [r3, #32]
 8004b2c:	f023 0201 	bic.w	r2, r3, #1
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	699b      	ldr	r3, [r3, #24]
 8004b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f023 0303 	bic.w	r3, r3, #3
 8004b4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	f023 0302 	bic.w	r3, r3, #2
 8004b60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a1c      	ldr	r2, [pc, #112]	@ (8004be0 <TIM_OC1_SetConfig+0xc8>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d10c      	bne.n	8004b8e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	f023 0308 	bic.w	r3, r3, #8
 8004b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	697a      	ldr	r2, [r7, #20]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	f023 0304 	bic.w	r3, r3, #4
 8004b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a13      	ldr	r2, [pc, #76]	@ (8004be0 <TIM_OC1_SetConfig+0xc8>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d111      	bne.n	8004bba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ba4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	695b      	ldr	r3, [r3, #20]
 8004baa:	693a      	ldr	r2, [r7, #16]
 8004bac:	4313      	orrs	r3, r2
 8004bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	699b      	ldr	r3, [r3, #24]
 8004bb4:	693a      	ldr	r2, [r7, #16]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	621a      	str	r2, [r3, #32]
}
 8004bd4:	bf00      	nop
 8004bd6:	371c      	adds	r7, #28
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bc80      	pop	{r7}
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop
 8004be0:	40012c00 	.word	0x40012c00

08004be4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b087      	sub	sp, #28
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a1b      	ldr	r3, [r3, #32]
 8004bf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a1b      	ldr	r3, [r3, #32]
 8004bf8:	f023 0210 	bic.w	r2, r3, #16
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	699b      	ldr	r3, [r3, #24]
 8004c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	021b      	lsls	r3, r3, #8
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	f023 0320 	bic.w	r3, r3, #32
 8004c2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	011b      	lsls	r3, r3, #4
 8004c36:	697a      	ldr	r2, [r7, #20]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a1d      	ldr	r2, [pc, #116]	@ (8004cb4 <TIM_OC2_SetConfig+0xd0>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d10d      	bne.n	8004c60 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	011b      	lsls	r3, r3, #4
 8004c52:	697a      	ldr	r2, [r7, #20]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c5e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a14      	ldr	r2, [pc, #80]	@ (8004cb4 <TIM_OC2_SetConfig+0xd0>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d113      	bne.n	8004c90 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	695b      	ldr	r3, [r3, #20]
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	693a      	ldr	r2, [r7, #16]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	693a      	ldr	r2, [r7, #16]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	693a      	ldr	r2, [r7, #16]
 8004c94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	68fa      	ldr	r2, [r7, #12]
 8004c9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	685a      	ldr	r2, [r3, #4]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	697a      	ldr	r2, [r7, #20]
 8004ca8:	621a      	str	r2, [r3, #32]
}
 8004caa:	bf00      	nop
 8004cac:	371c      	adds	r7, #28
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bc80      	pop	{r7}
 8004cb2:	4770      	bx	lr
 8004cb4:	40012c00 	.word	0x40012c00

08004cb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b087      	sub	sp, #28
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	69db      	ldr	r3, [r3, #28]
 8004cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f023 0303 	bic.w	r3, r3, #3
 8004cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68fa      	ldr	r2, [r7, #12]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	021b      	lsls	r3, r3, #8
 8004d08:	697a      	ldr	r2, [r7, #20]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a1d      	ldr	r2, [pc, #116]	@ (8004d88 <TIM_OC3_SetConfig+0xd0>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d10d      	bne.n	8004d32 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	021b      	lsls	r3, r3, #8
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a14      	ldr	r2, [pc, #80]	@ (8004d88 <TIM_OC3_SetConfig+0xd0>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d113      	bne.n	8004d62 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	011b      	lsls	r3, r3, #4
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	699b      	ldr	r3, [r3, #24]
 8004d5a:	011b      	lsls	r3, r3, #4
 8004d5c:	693a      	ldr	r2, [r7, #16]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	693a      	ldr	r2, [r7, #16]
 8004d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	685a      	ldr	r2, [r3, #4]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	697a      	ldr	r2, [r7, #20]
 8004d7a:	621a      	str	r2, [r3, #32]
}
 8004d7c:	bf00      	nop
 8004d7e:	371c      	adds	r7, #28
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bc80      	pop	{r7}
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	40012c00 	.word	0x40012c00

08004d8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b087      	sub	sp, #28
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a1b      	ldr	r3, [r3, #32]
 8004d9a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6a1b      	ldr	r3, [r3, #32]
 8004da0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	69db      	ldr	r3, [r3, #28]
 8004db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004dba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	021b      	lsls	r3, r3, #8
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004dd6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	031b      	lsls	r3, r3, #12
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	4a0f      	ldr	r2, [pc, #60]	@ (8004e24 <TIM_OC4_SetConfig+0x98>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d109      	bne.n	8004e00 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004df2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	695b      	ldr	r3, [r3, #20]
 8004df8:	019b      	lsls	r3, r3, #6
 8004dfa:	697a      	ldr	r2, [r7, #20]
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	697a      	ldr	r2, [r7, #20]
 8004e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	68fa      	ldr	r2, [r7, #12]
 8004e0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	685a      	ldr	r2, [r3, #4]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	693a      	ldr	r2, [r7, #16]
 8004e18:	621a      	str	r2, [r3, #32]
}
 8004e1a:	bf00      	nop
 8004e1c:	371c      	adds	r7, #28
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bc80      	pop	{r7}
 8004e22:	4770      	bx	lr
 8004e24:	40012c00 	.word	0x40012c00

08004e28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b087      	sub	sp, #28
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6a1b      	ldr	r3, [r3, #32]
 8004e38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6a1b      	ldr	r3, [r3, #32]
 8004e3e:	f023 0201 	bic.w	r2, r3, #1
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	011b      	lsls	r3, r3, #4
 8004e58:	693a      	ldr	r2, [r7, #16]
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	f023 030a 	bic.w	r3, r3, #10
 8004e64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e66:	697a      	ldr	r2, [r7, #20]
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	697a      	ldr	r2, [r7, #20]
 8004e78:	621a      	str	r2, [r3, #32]
}
 8004e7a:	bf00      	nop
 8004e7c:	371c      	adds	r7, #28
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bc80      	pop	{r7}
 8004e82:	4770      	bx	lr

08004e84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b087      	sub	sp, #28
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	60f8      	str	r0, [r7, #12]
 8004e8c:	60b9      	str	r1, [r7, #8]
 8004e8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6a1b      	ldr	r3, [r3, #32]
 8004e94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6a1b      	ldr	r3, [r3, #32]
 8004e9a:	f023 0210 	bic.w	r2, r3, #16
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	699b      	ldr	r3, [r3, #24]
 8004ea6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004eae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	031b      	lsls	r3, r3, #12
 8004eb4:	693a      	ldr	r2, [r7, #16]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ec0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	011b      	lsls	r3, r3, #4
 8004ec6:	697a      	ldr	r2, [r7, #20]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	697a      	ldr	r2, [r7, #20]
 8004ed6:	621a      	str	r2, [r3, #32]
}
 8004ed8:	bf00      	nop
 8004eda:	371c      	adds	r7, #28
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bc80      	pop	{r7}
 8004ee0:	4770      	bx	lr

08004ee2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ee2:	b480      	push	{r7}
 8004ee4:	b085      	sub	sp, #20
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	6078      	str	r0, [r7, #4]
 8004eea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ef8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004efa:	683a      	ldr	r2, [r7, #0]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	f043 0307 	orr.w	r3, r3, #7
 8004f04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	68fa      	ldr	r2, [r7, #12]
 8004f0a:	609a      	str	r2, [r3, #8]
}
 8004f0c:	bf00      	nop
 8004f0e:	3714      	adds	r7, #20
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bc80      	pop	{r7}
 8004f14:	4770      	bx	lr

08004f16 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f16:	b480      	push	{r7}
 8004f18:	b087      	sub	sp, #28
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	60f8      	str	r0, [r7, #12]
 8004f1e:	60b9      	str	r1, [r7, #8]
 8004f20:	607a      	str	r2, [r7, #4]
 8004f22:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f30:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	021a      	lsls	r2, r3, #8
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	431a      	orrs	r2, r3
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	697a      	ldr	r2, [r7, #20]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	697a      	ldr	r2, [r7, #20]
 8004f48:	609a      	str	r2, [r3, #8]
}
 8004f4a:	bf00      	nop
 8004f4c:	371c      	adds	r7, #28
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bc80      	pop	{r7}
 8004f52:	4770      	bx	lr

08004f54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b087      	sub	sp, #28
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	60b9      	str	r1, [r7, #8]
 8004f5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	f003 031f 	and.w	r3, r3, #31
 8004f66:	2201      	movs	r2, #1
 8004f68:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6a1a      	ldr	r2, [r3, #32]
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	43db      	mvns	r3, r3
 8004f76:	401a      	ands	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6a1a      	ldr	r2, [r3, #32]
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	f003 031f 	and.w	r3, r3, #31
 8004f86:	6879      	ldr	r1, [r7, #4]
 8004f88:	fa01 f303 	lsl.w	r3, r1, r3
 8004f8c:	431a      	orrs	r2, r3
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	621a      	str	r2, [r3, #32]
}
 8004f92:	bf00      	nop
 8004f94:	371c      	adds	r7, #28
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bc80      	pop	{r7}
 8004f9a:	4770      	bx	lr

08004f9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b085      	sub	sp, #20
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d101      	bne.n	8004fb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fb0:	2302      	movs	r3, #2
 8004fb2:	e046      	b.n	8005042 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	68fa      	ldr	r2, [r7, #12]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68fa      	ldr	r2, [r7, #12]
 8004fec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a16      	ldr	r2, [pc, #88]	@ (800504c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d00e      	beq.n	8005016 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005000:	d009      	beq.n	8005016 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a12      	ldr	r2, [pc, #72]	@ (8005050 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d004      	beq.n	8005016 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a10      	ldr	r2, [pc, #64]	@ (8005054 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d10c      	bne.n	8005030 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800501c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	68ba      	ldr	r2, [r7, #8]
 8005024:	4313      	orrs	r3, r2
 8005026:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	68ba      	ldr	r2, [r7, #8]
 800502e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3714      	adds	r7, #20
 8005046:	46bd      	mov	sp, r7
 8005048:	bc80      	pop	{r7}
 800504a:	4770      	bx	lr
 800504c:	40012c00 	.word	0x40012c00
 8005050:	40000400 	.word	0x40000400
 8005054:	40000800 	.word	0x40000800

08005058 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b082      	sub	sp, #8
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d101      	bne.n	800506a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e042      	b.n	80050f0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d106      	bne.n	8005084 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f7fc f8ca 	bl	8001218 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2224      	movs	r2, #36	@ 0x24
 8005088:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68da      	ldr	r2, [r3, #12]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800509a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 f82b 	bl	80050f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	691a      	ldr	r2, [r3, #16]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	695a      	ldr	r2, [r3, #20]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68da      	ldr	r2, [r3, #12]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2220      	movs	r2, #32
 80050dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2220      	movs	r2, #32
 80050e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80050ee:	2300      	movs	r3, #0
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3708      	adds	r7, #8
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}

080050f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	68da      	ldr	r2, [r3, #12]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	430a      	orrs	r2, r1
 8005114:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	689a      	ldr	r2, [r3, #8]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	431a      	orrs	r2, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	695b      	ldr	r3, [r3, #20]
 8005124:	4313      	orrs	r3, r2
 8005126:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005132:	f023 030c 	bic.w	r3, r3, #12
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	6812      	ldr	r2, [r2, #0]
 800513a:	68b9      	ldr	r1, [r7, #8]
 800513c:	430b      	orrs	r3, r1
 800513e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	699a      	ldr	r2, [r3, #24]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	430a      	orrs	r2, r1
 8005154:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a2c      	ldr	r2, [pc, #176]	@ (800520c <UART_SetConfig+0x114>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d103      	bne.n	8005168 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005160:	f7ff f8bc 	bl	80042dc <HAL_RCC_GetPCLK2Freq>
 8005164:	60f8      	str	r0, [r7, #12]
 8005166:	e002      	b.n	800516e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005168:	f7ff f8a4 	bl	80042b4 <HAL_RCC_GetPCLK1Freq>
 800516c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800516e:	68fa      	ldr	r2, [r7, #12]
 8005170:	4613      	mov	r3, r2
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	4413      	add	r3, r2
 8005176:	009a      	lsls	r2, r3, #2
 8005178:	441a      	add	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	fbb2 f3f3 	udiv	r3, r2, r3
 8005184:	4a22      	ldr	r2, [pc, #136]	@ (8005210 <UART_SetConfig+0x118>)
 8005186:	fba2 2303 	umull	r2, r3, r2, r3
 800518a:	095b      	lsrs	r3, r3, #5
 800518c:	0119      	lsls	r1, r3, #4
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	4613      	mov	r3, r2
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	4413      	add	r3, r2
 8005196:	009a      	lsls	r2, r3, #2
 8005198:	441a      	add	r2, r3
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80051a4:	4b1a      	ldr	r3, [pc, #104]	@ (8005210 <UART_SetConfig+0x118>)
 80051a6:	fba3 0302 	umull	r0, r3, r3, r2
 80051aa:	095b      	lsrs	r3, r3, #5
 80051ac:	2064      	movs	r0, #100	@ 0x64
 80051ae:	fb00 f303 	mul.w	r3, r0, r3
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	011b      	lsls	r3, r3, #4
 80051b6:	3332      	adds	r3, #50	@ 0x32
 80051b8:	4a15      	ldr	r2, [pc, #84]	@ (8005210 <UART_SetConfig+0x118>)
 80051ba:	fba2 2303 	umull	r2, r3, r2, r3
 80051be:	095b      	lsrs	r3, r3, #5
 80051c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051c4:	4419      	add	r1, r3
 80051c6:	68fa      	ldr	r2, [r7, #12]
 80051c8:	4613      	mov	r3, r2
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	4413      	add	r3, r2
 80051ce:	009a      	lsls	r2, r3, #2
 80051d0:	441a      	add	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80051dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005210 <UART_SetConfig+0x118>)
 80051de:	fba3 0302 	umull	r0, r3, r3, r2
 80051e2:	095b      	lsrs	r3, r3, #5
 80051e4:	2064      	movs	r0, #100	@ 0x64
 80051e6:	fb00 f303 	mul.w	r3, r0, r3
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	011b      	lsls	r3, r3, #4
 80051ee:	3332      	adds	r3, #50	@ 0x32
 80051f0:	4a07      	ldr	r2, [pc, #28]	@ (8005210 <UART_SetConfig+0x118>)
 80051f2:	fba2 2303 	umull	r2, r3, r2, r3
 80051f6:	095b      	lsrs	r3, r3, #5
 80051f8:	f003 020f 	and.w	r2, r3, #15
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	440a      	add	r2, r1
 8005202:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005204:	bf00      	nop
 8005206:	3710      	adds	r7, #16
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}
 800520c:	40013800 	.word	0x40013800
 8005210:	51eb851f 	.word	0x51eb851f

08005214 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005214:	b084      	sub	sp, #16
 8005216:	b480      	push	{r7}
 8005218:	b083      	sub	sp, #12
 800521a:	af00      	add	r7, sp, #0
 800521c:	6078      	str	r0, [r7, #4]
 800521e:	f107 0014 	add.w	r0, r7, #20
 8005222:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005226:	2300      	movs	r3, #0
}
 8005228:	4618      	mov	r0, r3
 800522a:	370c      	adds	r7, #12
 800522c:	46bd      	mov	sp, r7
 800522e:	bc80      	pop	{r7}
 8005230:	b004      	add	sp, #16
 8005232:	4770      	bx	lr

08005234 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005244:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8005248:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	b29a      	uxth	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3714      	adds	r7, #20
 800525a:	46bd      	mov	sp, r7
 800525c:	bc80      	pop	{r7}
 800525e:	4770      	bx	lr

08005260 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005260:	b480      	push	{r7}
 8005262:	b085      	sub	sp, #20
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005268:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 800526c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005274:	b29a      	uxth	r2, r3
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	b29b      	uxth	r3, r3
 800527a:	43db      	mvns	r3, r3
 800527c:	b29b      	uxth	r3, r3
 800527e:	4013      	ands	r3, r2
 8005280:	b29a      	uxth	r2, r3
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3714      	adds	r7, #20
 800528e:	46bd      	mov	sp, r7
 8005290:	bc80      	pop	{r7}
 8005292:	4770      	bx	lr

08005294 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8005294:	b480      	push	{r7}
 8005296:	b083      	sub	sp, #12
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	460b      	mov	r3, r1
 800529e:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	370c      	adds	r7, #12
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bc80      	pop	{r7}
 80052aa:	4770      	bx	lr

080052ac <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80052ac:	b084      	sub	sp, #16
 80052ae:	b480      	push	{r7}
 80052b0:	b083      	sub	sp, #12
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	6078      	str	r0, [r7, #4]
 80052b6:	f107 0014 	add.w	r0, r7, #20
 80052ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80052de:	2300      	movs	r3, #0
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bc80      	pop	{r7}
 80052e8:	b004      	add	sp, #16
 80052ea:	4770      	bx	lr

080052ec <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b09d      	sub	sp, #116	@ 0x74
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80052f6:	2300      	movs	r3, #0
 80052f8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	4413      	add	r3, r2
 8005306:	881b      	ldrh	r3, [r3, #0]
 8005308:	b29b      	uxth	r3, r3
 800530a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800530e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005312:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	78db      	ldrb	r3, [r3, #3]
 800531a:	2b03      	cmp	r3, #3
 800531c:	d81f      	bhi.n	800535e <USB_ActivateEndpoint+0x72>
 800531e:	a201      	add	r2, pc, #4	@ (adr r2, 8005324 <USB_ActivateEndpoint+0x38>)
 8005320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005324:	08005335 	.word	0x08005335
 8005328:	08005351 	.word	0x08005351
 800532c:	08005367 	.word	0x08005367
 8005330:	08005343 	.word	0x08005343
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005334:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005338:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800533c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8005340:	e012      	b.n	8005368 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8005342:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005346:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800534a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800534e:	e00b      	b.n	8005368 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005350:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005354:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005358:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800535c:	e004      	b.n	8005368 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8005364:	e000      	b.n	8005368 <USB_ActivateEndpoint+0x7c>
      break;
 8005366:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	441a      	add	r2, r3
 8005372:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005376:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800537a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800537e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005382:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005386:	b29b      	uxth	r3, r3
 8005388:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800538a:	687a      	ldr	r2, [r7, #4]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	4413      	add	r3, r2
 8005394:	881b      	ldrh	r3, [r3, #0]
 8005396:	b29b      	uxth	r3, r3
 8005398:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800539c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	683a      	ldr	r2, [r7, #0]
 80053a4:	7812      	ldrb	r2, [r2, #0]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	781b      	ldrb	r3, [r3, #0]
 80053b2:	009b      	lsls	r3, r3, #2
 80053b4:	441a      	add	r2, r3
 80053b6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80053ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80053c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	7b1b      	ldrb	r3, [r3, #12]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	f040 8178 	bne.w	80056c8 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	785b      	ldrb	r3, [r3, #1]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f000 8084 	beq.w	80054ea <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	61bb      	str	r3, [r7, #24]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	461a      	mov	r2, r3
 80053f0:	69bb      	ldr	r3, [r7, #24]
 80053f2:	4413      	add	r3, r2
 80053f4:	61bb      	str	r3, [r7, #24]
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	781b      	ldrb	r3, [r3, #0]
 80053fa:	011a      	lsls	r2, r3, #4
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	4413      	add	r3, r2
 8005400:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005404:	617b      	str	r3, [r7, #20]
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	88db      	ldrh	r3, [r3, #6]
 800540a:	085b      	lsrs	r3, r3, #1
 800540c:	b29b      	uxth	r3, r3
 800540e:	005b      	lsls	r3, r3, #1
 8005410:	b29a      	uxth	r2, r3
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	781b      	ldrb	r3, [r3, #0]
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	4413      	add	r3, r2
 8005420:	881b      	ldrh	r3, [r3, #0]
 8005422:	827b      	strh	r3, [r7, #18]
 8005424:	8a7b      	ldrh	r3, [r7, #18]
 8005426:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800542a:	2b00      	cmp	r3, #0
 800542c:	d01b      	beq.n	8005466 <USB_ActivateEndpoint+0x17a>
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	781b      	ldrb	r3, [r3, #0]
 8005434:	009b      	lsls	r3, r3, #2
 8005436:	4413      	add	r3, r2
 8005438:	881b      	ldrh	r3, [r3, #0]
 800543a:	b29b      	uxth	r3, r3
 800543c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005440:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005444:	823b      	strh	r3, [r7, #16]
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	009b      	lsls	r3, r3, #2
 800544e:	441a      	add	r2, r3
 8005450:	8a3b      	ldrh	r3, [r7, #16]
 8005452:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005456:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800545a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800545e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005462:	b29b      	uxth	r3, r3
 8005464:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	78db      	ldrb	r3, [r3, #3]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d020      	beq.n	80054b0 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800546e:	687a      	ldr	r2, [r7, #4]
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	781b      	ldrb	r3, [r3, #0]
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	4413      	add	r3, r2
 8005478:	881b      	ldrh	r3, [r3, #0]
 800547a:	b29b      	uxth	r3, r3
 800547c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005480:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005484:	81bb      	strh	r3, [r7, #12]
 8005486:	89bb      	ldrh	r3, [r7, #12]
 8005488:	f083 0320 	eor.w	r3, r3, #32
 800548c:	81bb      	strh	r3, [r7, #12]
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	781b      	ldrb	r3, [r3, #0]
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	441a      	add	r2, r3
 8005498:	89bb      	ldrh	r3, [r7, #12]
 800549a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800549e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	8013      	strh	r3, [r2, #0]
 80054ae:	e2d5      	b.n	8005a5c <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	4413      	add	r3, r2
 80054ba:	881b      	ldrh	r3, [r3, #0]
 80054bc:	b29b      	uxth	r3, r3
 80054be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054c6:	81fb      	strh	r3, [r7, #14]
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	441a      	add	r2, r3
 80054d2:	89fb      	ldrh	r3, [r7, #14]
 80054d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	8013      	strh	r3, [r2, #0]
 80054e8:	e2b8      	b.n	8005a5c <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	461a      	mov	r2, r3
 80054f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fa:	4413      	add	r3, r2
 80054fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	781b      	ldrb	r3, [r3, #0]
 8005502:	011a      	lsls	r2, r3, #4
 8005504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005506:	4413      	add	r3, r2
 8005508:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800550c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	88db      	ldrh	r3, [r3, #6]
 8005512:	085b      	lsrs	r3, r3, #1
 8005514:	b29b      	uxth	r3, r3
 8005516:	005b      	lsls	r3, r3, #1
 8005518:	b29a      	uxth	r2, r3
 800551a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800551c:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005528:	b29b      	uxth	r3, r3
 800552a:	461a      	mov	r2, r3
 800552c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800552e:	4413      	add	r3, r2
 8005530:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	011a      	lsls	r2, r3, #4
 8005538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800553a:	4413      	add	r3, r2
 800553c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005540:	627b      	str	r3, [r7, #36]	@ 0x24
 8005542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005544:	881b      	ldrh	r3, [r3, #0]
 8005546:	b29b      	uxth	r3, r3
 8005548:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800554c:	b29a      	uxth	r2, r3
 800554e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005550:	801a      	strh	r2, [r3, #0]
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	2b3e      	cmp	r3, #62	@ 0x3e
 8005558:	d91d      	bls.n	8005596 <USB_ActivateEndpoint+0x2aa>
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	095b      	lsrs	r3, r3, #5
 8005560:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	691b      	ldr	r3, [r3, #16]
 8005566:	f003 031f 	and.w	r3, r3, #31
 800556a:	2b00      	cmp	r3, #0
 800556c:	d102      	bne.n	8005574 <USB_ActivateEndpoint+0x288>
 800556e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005570:	3b01      	subs	r3, #1
 8005572:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005576:	881b      	ldrh	r3, [r3, #0]
 8005578:	b29a      	uxth	r2, r3
 800557a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800557c:	b29b      	uxth	r3, r3
 800557e:	029b      	lsls	r3, r3, #10
 8005580:	b29b      	uxth	r3, r3
 8005582:	4313      	orrs	r3, r2
 8005584:	b29b      	uxth	r3, r3
 8005586:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800558a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800558e:	b29a      	uxth	r2, r3
 8005590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005592:	801a      	strh	r2, [r3, #0]
 8005594:	e026      	b.n	80055e4 <USB_ActivateEndpoint+0x2f8>
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d10a      	bne.n	80055b4 <USB_ActivateEndpoint+0x2c8>
 800559e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a0:	881b      	ldrh	r3, [r3, #0]
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055ac:	b29a      	uxth	r2, r3
 80055ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b0:	801a      	strh	r2, [r3, #0]
 80055b2:	e017      	b.n	80055e4 <USB_ActivateEndpoint+0x2f8>
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	085b      	lsrs	r3, r3, #1
 80055ba:	66bb      	str	r3, [r7, #104]	@ 0x68
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	691b      	ldr	r3, [r3, #16]
 80055c0:	f003 0301 	and.w	r3, r3, #1
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d002      	beq.n	80055ce <USB_ActivateEndpoint+0x2e2>
 80055c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80055ca:	3301      	adds	r3, #1
 80055cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80055ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d0:	881b      	ldrh	r3, [r3, #0]
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	029b      	lsls	r3, r3, #10
 80055da:	b29b      	uxth	r3, r3
 80055dc:	4313      	orrs	r3, r2
 80055de:	b29a      	uxth	r2, r3
 80055e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	781b      	ldrb	r3, [r3, #0]
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	4413      	add	r3, r2
 80055ee:	881b      	ldrh	r3, [r3, #0]
 80055f0:	847b      	strh	r3, [r7, #34]	@ 0x22
 80055f2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80055f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d01b      	beq.n	8005634 <USB_ActivateEndpoint+0x348>
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	781b      	ldrb	r3, [r3, #0]
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	4413      	add	r3, r2
 8005606:	881b      	ldrh	r3, [r3, #0]
 8005608:	b29b      	uxth	r3, r3
 800560a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800560e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005612:	843b      	strh	r3, [r7, #32]
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	781b      	ldrb	r3, [r3, #0]
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	441a      	add	r2, r3
 800561e:	8c3b      	ldrh	r3, [r7, #32]
 8005620:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005624:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005628:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800562c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005630:	b29b      	uxth	r3, r3
 8005632:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	781b      	ldrb	r3, [r3, #0]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d124      	bne.n	8005686 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	4413      	add	r3, r2
 8005646:	881b      	ldrh	r3, [r3, #0]
 8005648:	b29b      	uxth	r3, r3
 800564a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800564e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005652:	83bb      	strh	r3, [r7, #28]
 8005654:	8bbb      	ldrh	r3, [r7, #28]
 8005656:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800565a:	83bb      	strh	r3, [r7, #28]
 800565c:	8bbb      	ldrh	r3, [r7, #28]
 800565e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005662:	83bb      	strh	r3, [r7, #28]
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	781b      	ldrb	r3, [r3, #0]
 800566a:	009b      	lsls	r3, r3, #2
 800566c:	441a      	add	r2, r3
 800566e:	8bbb      	ldrh	r3, [r7, #28]
 8005670:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005674:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005678:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800567c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005680:	b29b      	uxth	r3, r3
 8005682:	8013      	strh	r3, [r2, #0]
 8005684:	e1ea      	b.n	8005a5c <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	781b      	ldrb	r3, [r3, #0]
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	4413      	add	r3, r2
 8005690:	881b      	ldrh	r3, [r3, #0]
 8005692:	b29b      	uxth	r3, r3
 8005694:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005698:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800569c:	83fb      	strh	r3, [r7, #30]
 800569e:	8bfb      	ldrh	r3, [r7, #30]
 80056a0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80056a4:	83fb      	strh	r3, [r7, #30]
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	781b      	ldrb	r3, [r3, #0]
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	441a      	add	r2, r3
 80056b0:	8bfb      	ldrh	r3, [r7, #30]
 80056b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	8013      	strh	r3, [r2, #0]
 80056c6:	e1c9      	b.n	8005a5c <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	78db      	ldrb	r3, [r3, #3]
 80056cc:	2b02      	cmp	r3, #2
 80056ce:	d11e      	bne.n	800570e <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	781b      	ldrb	r3, [r3, #0]
 80056d6:	009b      	lsls	r3, r3, #2
 80056d8:	4413      	add	r3, r2
 80056da:	881b      	ldrh	r3, [r3, #0]
 80056dc:	b29b      	uxth	r3, r3
 80056de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056e6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	009b      	lsls	r3, r3, #2
 80056f2:	441a      	add	r2, r3
 80056f4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80056f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005700:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005704:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005708:	b29b      	uxth	r3, r3
 800570a:	8013      	strh	r3, [r2, #0]
 800570c:	e01d      	b.n	800574a <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	4413      	add	r3, r2
 8005718:	881b      	ldrh	r3, [r3, #0]
 800571a:	b29b      	uxth	r3, r3
 800571c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005720:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005724:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8005728:	687a      	ldr	r2, [r7, #4]
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	441a      	add	r2, r3
 8005732:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005736:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800573a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800573e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005742:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005746:	b29b      	uxth	r3, r3
 8005748:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005754:	b29b      	uxth	r3, r3
 8005756:	461a      	mov	r2, r3
 8005758:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800575a:	4413      	add	r3, r2
 800575c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	781b      	ldrb	r3, [r3, #0]
 8005762:	011a      	lsls	r2, r3, #4
 8005764:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005766:	4413      	add	r3, r2
 8005768:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800576c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	891b      	ldrh	r3, [r3, #8]
 8005772:	085b      	lsrs	r3, r3, #1
 8005774:	b29b      	uxth	r3, r3
 8005776:	005b      	lsls	r3, r3, #1
 8005778:	b29a      	uxth	r2, r3
 800577a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800577c:	801a      	strh	r2, [r3, #0]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	657b      	str	r3, [r7, #84]	@ 0x54
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005788:	b29b      	uxth	r3, r3
 800578a:	461a      	mov	r2, r3
 800578c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800578e:	4413      	add	r3, r2
 8005790:	657b      	str	r3, [r7, #84]	@ 0x54
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	781b      	ldrb	r3, [r3, #0]
 8005796:	011a      	lsls	r2, r3, #4
 8005798:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800579a:	4413      	add	r3, r2
 800579c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80057a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	895b      	ldrh	r3, [r3, #10]
 80057a6:	085b      	lsrs	r3, r3, #1
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	005b      	lsls	r3, r3, #1
 80057ac:	b29a      	uxth	r2, r3
 80057ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057b0:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	785b      	ldrb	r3, [r3, #1]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	f040 8093 	bne.w	80058e2 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80057bc:	687a      	ldr	r2, [r7, #4]
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	781b      	ldrb	r3, [r3, #0]
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	4413      	add	r3, r2
 80057c6:	881b      	ldrh	r3, [r3, #0]
 80057c8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80057cc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80057d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d01b      	beq.n	8005810 <USB_ActivateEndpoint+0x524>
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	781b      	ldrb	r3, [r3, #0]
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	4413      	add	r3, r2
 80057e2:	881b      	ldrh	r3, [r3, #0]
 80057e4:	b29b      	uxth	r3, r3
 80057e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057ee:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	781b      	ldrb	r3, [r3, #0]
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	441a      	add	r2, r3
 80057fa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80057fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005800:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005804:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005808:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800580c:	b29b      	uxth	r3, r3
 800580e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	781b      	ldrb	r3, [r3, #0]
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	4413      	add	r3, r2
 800581a:	881b      	ldrh	r3, [r3, #0]
 800581c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800581e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8005820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005824:	2b00      	cmp	r3, #0
 8005826:	d01b      	beq.n	8005860 <USB_ActivateEndpoint+0x574>
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	781b      	ldrb	r3, [r3, #0]
 800582e:	009b      	lsls	r3, r3, #2
 8005830:	4413      	add	r3, r2
 8005832:	881b      	ldrh	r3, [r3, #0]
 8005834:	b29b      	uxth	r3, r3
 8005836:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800583a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800583e:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8005840:	687a      	ldr	r2, [r7, #4]
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	009b      	lsls	r3, r3, #2
 8005848:	441a      	add	r2, r3
 800584a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800584c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005850:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005854:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005858:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800585c:	b29b      	uxth	r3, r3
 800585e:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	4413      	add	r3, r2
 800586a:	881b      	ldrh	r3, [r3, #0]
 800586c:	b29b      	uxth	r3, r3
 800586e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005872:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005876:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005878:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800587a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800587e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005880:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005882:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005886:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	781b      	ldrb	r3, [r3, #0]
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	441a      	add	r2, r3
 8005892:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005894:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005898:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800589c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	4413      	add	r3, r2
 80058b2:	881b      	ldrh	r3, [r3, #0]
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058be:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	441a      	add	r2, r3
 80058ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80058cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80058d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058dc:	b29b      	uxth	r3, r3
 80058de:	8013      	strh	r3, [r2, #0]
 80058e0:	e0bc      	b.n	8005a5c <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	781b      	ldrb	r3, [r3, #0]
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	4413      	add	r3, r2
 80058ec:	881b      	ldrh	r3, [r3, #0]
 80058ee:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80058f2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80058f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d01d      	beq.n	800593a <USB_ActivateEndpoint+0x64e>
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	781b      	ldrb	r3, [r3, #0]
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	4413      	add	r3, r2
 8005908:	881b      	ldrh	r3, [r3, #0]
 800590a:	b29b      	uxth	r3, r3
 800590c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005910:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005914:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	781b      	ldrb	r3, [r3, #0]
 800591e:	009b      	lsls	r3, r3, #2
 8005920:	441a      	add	r2, r3
 8005922:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8005926:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800592a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800592e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005936:	b29b      	uxth	r3, r3
 8005938:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800593a:	687a      	ldr	r2, [r7, #4]
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	4413      	add	r3, r2
 8005944:	881b      	ldrh	r3, [r3, #0]
 8005946:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800594a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800594e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005952:	2b00      	cmp	r3, #0
 8005954:	d01d      	beq.n	8005992 <USB_ActivateEndpoint+0x6a6>
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	781b      	ldrb	r3, [r3, #0]
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	4413      	add	r3, r2
 8005960:	881b      	ldrh	r3, [r3, #0]
 8005962:	b29b      	uxth	r3, r3
 8005964:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005968:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800596c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	441a      	add	r2, r3
 800597a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800597e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005982:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005986:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800598a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800598e:	b29b      	uxth	r3, r3
 8005990:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	78db      	ldrb	r3, [r3, #3]
 8005996:	2b01      	cmp	r3, #1
 8005998:	d024      	beq.n	80059e4 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	4413      	add	r3, r2
 80059a4:	881b      	ldrh	r3, [r3, #0]
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059b0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80059b4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80059b8:	f083 0320 	eor.w	r3, r3, #32
 80059bc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	781b      	ldrb	r3, [r3, #0]
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	441a      	add	r2, r3
 80059ca:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80059ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80059d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80059d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80059da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059de:	b29b      	uxth	r3, r3
 80059e0:	8013      	strh	r3, [r2, #0]
 80059e2:	e01d      	b.n	8005a20 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80059e4:	687a      	ldr	r2, [r7, #4]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	4413      	add	r3, r2
 80059ee:	881b      	ldrh	r3, [r3, #0]
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059fa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	781b      	ldrb	r3, [r3, #0]
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	441a      	add	r2, r3
 8005a08:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005a0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	4413      	add	r3, r2
 8005a2a:	881b      	ldrh	r3, [r3, #0]
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a36:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	781b      	ldrb	r3, [r3, #0]
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	441a      	add	r2, r3
 8005a44:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005a48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8005a5c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3774      	adds	r7, #116	@ 0x74
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bc80      	pop	{r7}
 8005a68:	4770      	bx	lr
 8005a6a:	bf00      	nop

08005a6c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b08d      	sub	sp, #52	@ 0x34
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	7b1b      	ldrb	r3, [r3, #12]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	f040 808e 	bne.w	8005b9c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	785b      	ldrb	r3, [r3, #1]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d044      	beq.n	8005b12 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005a88:	687a      	ldr	r2, [r7, #4]
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	781b      	ldrb	r3, [r3, #0]
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	4413      	add	r3, r2
 8005a92:	881b      	ldrh	r3, [r3, #0]
 8005a94:	81bb      	strh	r3, [r7, #12]
 8005a96:	89bb      	ldrh	r3, [r7, #12]
 8005a98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d01b      	beq.n	8005ad8 <USB_DeactivateEndpoint+0x6c>
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	781b      	ldrb	r3, [r3, #0]
 8005aa6:	009b      	lsls	r3, r3, #2
 8005aa8:	4413      	add	r3, r2
 8005aaa:	881b      	ldrh	r3, [r3, #0]
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ab6:	817b      	strh	r3, [r7, #10]
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	781b      	ldrb	r3, [r3, #0]
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	441a      	add	r2, r3
 8005ac2:	897b      	ldrh	r3, [r7, #10]
 8005ac4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ac8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005acc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ad0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	781b      	ldrb	r3, [r3, #0]
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	4413      	add	r3, r2
 8005ae2:	881b      	ldrh	r3, [r3, #0]
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005aea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005aee:	813b      	strh	r3, [r7, #8]
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	441a      	add	r2, r3
 8005afa:	893b      	ldrh	r3, [r7, #8]
 8005afc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	8013      	strh	r3, [r2, #0]
 8005b10:	e192      	b.n	8005e38 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005b12:	687a      	ldr	r2, [r7, #4]
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	781b      	ldrb	r3, [r3, #0]
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	4413      	add	r3, r2
 8005b1c:	881b      	ldrh	r3, [r3, #0]
 8005b1e:	827b      	strh	r3, [r7, #18]
 8005b20:	8a7b      	ldrh	r3, [r7, #18]
 8005b22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d01b      	beq.n	8005b62 <USB_DeactivateEndpoint+0xf6>
 8005b2a:	687a      	ldr	r2, [r7, #4]
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	781b      	ldrb	r3, [r3, #0]
 8005b30:	009b      	lsls	r3, r3, #2
 8005b32:	4413      	add	r3, r2
 8005b34:	881b      	ldrh	r3, [r3, #0]
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b40:	823b      	strh	r3, [r7, #16]
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	009b      	lsls	r3, r3, #2
 8005b4a:	441a      	add	r2, r3
 8005b4c:	8a3b      	ldrh	r3, [r7, #16]
 8005b4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b56:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005b5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005b62:	687a      	ldr	r2, [r7, #4]
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	781b      	ldrb	r3, [r3, #0]
 8005b68:	009b      	lsls	r3, r3, #2
 8005b6a:	4413      	add	r3, r2
 8005b6c:	881b      	ldrh	r3, [r3, #0]
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b78:	81fb      	strh	r3, [r7, #14]
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	441a      	add	r2, r3
 8005b84:	89fb      	ldrh	r3, [r7, #14]
 8005b86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	8013      	strh	r3, [r2, #0]
 8005b9a:	e14d      	b.n	8005e38 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	785b      	ldrb	r3, [r3, #1]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	f040 80a5 	bne.w	8005cf0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	4413      	add	r3, r2
 8005bb0:	881b      	ldrh	r3, [r3, #0]
 8005bb2:	843b      	strh	r3, [r7, #32]
 8005bb4:	8c3b      	ldrh	r3, [r7, #32]
 8005bb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d01b      	beq.n	8005bf6 <USB_DeactivateEndpoint+0x18a>
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	781b      	ldrb	r3, [r3, #0]
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	4413      	add	r3, r2
 8005bc8:	881b      	ldrh	r3, [r3, #0]
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bd4:	83fb      	strh	r3, [r7, #30]
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	781b      	ldrb	r3, [r3, #0]
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	441a      	add	r2, r3
 8005be0:	8bfb      	ldrh	r3, [r7, #30]
 8005be2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005be6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005bea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005bee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005bf2:	b29b      	uxth	r3, r3
 8005bf4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	4413      	add	r3, r2
 8005c00:	881b      	ldrh	r3, [r3, #0]
 8005c02:	83bb      	strh	r3, [r7, #28]
 8005c04:	8bbb      	ldrh	r3, [r7, #28]
 8005c06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d01b      	beq.n	8005c46 <USB_DeactivateEndpoint+0x1da>
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	781b      	ldrb	r3, [r3, #0]
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	4413      	add	r3, r2
 8005c18:	881b      	ldrh	r3, [r3, #0]
 8005c1a:	b29b      	uxth	r3, r3
 8005c1c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c24:	837b      	strh	r3, [r7, #26]
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	781b      	ldrb	r3, [r3, #0]
 8005c2c:	009b      	lsls	r3, r3, #2
 8005c2e:	441a      	add	r2, r3
 8005c30:	8b7b      	ldrh	r3, [r7, #26]
 8005c32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c3e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005c46:	687a      	ldr	r2, [r7, #4]
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	009b      	lsls	r3, r3, #2
 8005c4e:	4413      	add	r3, r2
 8005c50:	881b      	ldrh	r3, [r3, #0]
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c5c:	833b      	strh	r3, [r7, #24]
 8005c5e:	687a      	ldr	r2, [r7, #4]
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	781b      	ldrb	r3, [r3, #0]
 8005c64:	009b      	lsls	r3, r3, #2
 8005c66:	441a      	add	r2, r3
 8005c68:	8b3b      	ldrh	r3, [r7, #24]
 8005c6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c76:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	781b      	ldrb	r3, [r3, #0]
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	4413      	add	r3, r2
 8005c88:	881b      	ldrh	r3, [r3, #0]
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c94:	82fb      	strh	r3, [r7, #22]
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	441a      	add	r2, r3
 8005ca0:	8afb      	ldrh	r3, [r7, #22]
 8005ca2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ca6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005caa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005cae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	781b      	ldrb	r3, [r3, #0]
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	4413      	add	r3, r2
 8005cc0:	881b      	ldrh	r3, [r3, #0]
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ccc:	82bb      	strh	r3, [r7, #20]
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	781b      	ldrb	r3, [r3, #0]
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	441a      	add	r2, r3
 8005cd8:	8abb      	ldrh	r3, [r7, #20]
 8005cda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005cde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ce2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ce6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	8013      	strh	r3, [r2, #0]
 8005cee:	e0a3      	b.n	8005e38 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	781b      	ldrb	r3, [r3, #0]
 8005cf6:	009b      	lsls	r3, r3, #2
 8005cf8:	4413      	add	r3, r2
 8005cfa:	881b      	ldrh	r3, [r3, #0]
 8005cfc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8005cfe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005d00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d01b      	beq.n	8005d40 <USB_DeactivateEndpoint+0x2d4>
 8005d08:	687a      	ldr	r2, [r7, #4]
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	009b      	lsls	r3, r3, #2
 8005d10:	4413      	add	r3, r2
 8005d12:	881b      	ldrh	r3, [r3, #0]
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d1e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	009b      	lsls	r3, r3, #2
 8005d28:	441a      	add	r2, r3
 8005d2a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005d2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d34:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005d38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	781b      	ldrb	r3, [r3, #0]
 8005d46:	009b      	lsls	r3, r3, #2
 8005d48:	4413      	add	r3, r2
 8005d4a:	881b      	ldrh	r3, [r3, #0]
 8005d4c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005d4e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005d50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d01b      	beq.n	8005d90 <USB_DeactivateEndpoint+0x324>
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	781b      	ldrb	r3, [r3, #0]
 8005d5e:	009b      	lsls	r3, r3, #2
 8005d60:	4413      	add	r3, r2
 8005d62:	881b      	ldrh	r3, [r3, #0]
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d6e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	781b      	ldrb	r3, [r3, #0]
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	441a      	add	r2, r3
 8005d7a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005d7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d88:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	781b      	ldrb	r3, [r3, #0]
 8005d96:	009b      	lsls	r3, r3, #2
 8005d98:	4413      	add	r3, r2
 8005d9a:	881b      	ldrh	r3, [r3, #0]
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005da2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005da6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	781b      	ldrb	r3, [r3, #0]
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	441a      	add	r2, r3
 8005db2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005db4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005db8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005dbc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005dc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	781b      	ldrb	r3, [r3, #0]
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	4413      	add	r3, r2
 8005dd2:	881b      	ldrh	r3, [r3, #0]
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005dde:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	009b      	lsls	r3, r3, #2
 8005de8:	441a      	add	r2, r3
 8005dea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005dec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005df0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005df4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005df8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	4413      	add	r3, r2
 8005e0a:	881b      	ldrh	r3, [r3, #0]
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e16:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	781b      	ldrb	r3, [r3, #0]
 8005e1e:	009b      	lsls	r3, r3, #2
 8005e20:	441a      	add	r2, r3
 8005e22:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005e24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005e38:	2300      	movs	r3, #0
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3734      	adds	r7, #52	@ 0x34
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bc80      	pop	{r7}
 8005e42:	4770      	bx	lr

08005e44 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b0c2      	sub	sp, #264	@ 0x108
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e4e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e52:	6018      	str	r0, [r3, #0]
 8005e54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e5c:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005e5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	785b      	ldrb	r3, [r3, #1]
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	f040 86b7 	bne.w	8006bde <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005e70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	699a      	ldr	r2, [r3, #24]
 8005e7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	691b      	ldr	r3, [r3, #16]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d908      	bls.n	8005e9e <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8005e8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	691b      	ldr	r3, [r3, #16]
 8005e98:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005e9c:	e007      	b.n	8005eae <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8005e9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ea2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005eae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	7b1b      	ldrb	r3, [r3, #12]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d13a      	bne.n	8005f34 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005ebe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ec2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	6959      	ldr	r1, [r3, #20]
 8005eca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ece:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	88da      	ldrh	r2, [r3, #6]
 8005ed6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005ee0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005ee4:	6800      	ldr	r0, [r0, #0]
 8005ee6:	f001 fc9c 	bl	8007822 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005eea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	613b      	str	r3, [r7, #16]
 8005ef6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005efa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	461a      	mov	r2, r3
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	613b      	str	r3, [r7, #16]
 8005f0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	781b      	ldrb	r3, [r3, #0]
 8005f1a:	011a      	lsls	r2, r3, #4
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	4413      	add	r3, r2
 8005f20:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005f24:	60fb      	str	r3, [r7, #12]
 8005f26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	801a      	strh	r2, [r3, #0]
 8005f30:	f000 be1f 	b.w	8006b72 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005f34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	78db      	ldrb	r3, [r3, #3]
 8005f40:	2b02      	cmp	r3, #2
 8005f42:	f040 8462 	bne.w	800680a <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005f46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	6a1a      	ldr	r2, [r3, #32]
 8005f52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	f240 83df 	bls.w	8006722 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005f64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f68:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	781b      	ldrb	r3, [r3, #0]
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	4413      	add	r3, r2
 8005f7e:	881b      	ldrh	r3, [r3, #0]
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f8a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8005f8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f92:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	781b      	ldrb	r3, [r3, #0]
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	441a      	add	r2, r3
 8005fa8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8005fac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005fb0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005fb4:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005fb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005fc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	6a1a      	ldr	r2, [r3, #32]
 8005fcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fd0:	1ad2      	subs	r2, r2, r3
 8005fd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005fde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fe2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fe6:	681a      	ldr	r2, [r3, #0]
 8005fe8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	781b      	ldrb	r3, [r3, #0]
 8005ff4:	009b      	lsls	r3, r3, #2
 8005ff6:	4413      	add	r3, r2
 8005ff8:	881b      	ldrh	r3, [r3, #0]
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006000:	2b00      	cmp	r3, #0
 8006002:	f000 81c7 	beq.w	8006394 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006006:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800600a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	633b      	str	r3, [r7, #48]	@ 0x30
 8006012:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006016:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	785b      	ldrb	r3, [r3, #1]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d177      	bne.n	8006112 <USB_EPStartXfer+0x2ce>
 8006022:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006026:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800602e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006032:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800603c:	b29b      	uxth	r3, r3
 800603e:	461a      	mov	r2, r3
 8006040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006042:	4413      	add	r3, r2
 8006044:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006046:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800604a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	781b      	ldrb	r3, [r3, #0]
 8006052:	011a      	lsls	r2, r3, #4
 8006054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006056:	4413      	add	r3, r2
 8006058:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800605c:	627b      	str	r3, [r7, #36]	@ 0x24
 800605e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006060:	881b      	ldrh	r3, [r3, #0]
 8006062:	b29b      	uxth	r3, r3
 8006064:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006068:	b29a      	uxth	r2, r3
 800606a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606c:	801a      	strh	r2, [r3, #0]
 800606e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006072:	2b3e      	cmp	r3, #62	@ 0x3e
 8006074:	d921      	bls.n	80060ba <USB_EPStartXfer+0x276>
 8006076:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800607a:	095b      	lsrs	r3, r3, #5
 800607c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006080:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006084:	f003 031f 	and.w	r3, r3, #31
 8006088:	2b00      	cmp	r3, #0
 800608a:	d104      	bne.n	8006096 <USB_EPStartXfer+0x252>
 800608c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006090:	3b01      	subs	r3, #1
 8006092:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006098:	881b      	ldrh	r3, [r3, #0]
 800609a:	b29a      	uxth	r2, r3
 800609c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	029b      	lsls	r3, r3, #10
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	4313      	orrs	r3, r2
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060b2:	b29a      	uxth	r2, r3
 80060b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b6:	801a      	strh	r2, [r3, #0]
 80060b8:	e050      	b.n	800615c <USB_EPStartXfer+0x318>
 80060ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d10a      	bne.n	80060d8 <USB_EPStartXfer+0x294>
 80060c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c4:	881b      	ldrh	r3, [r3, #0]
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060d0:	b29a      	uxth	r2, r3
 80060d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d4:	801a      	strh	r2, [r3, #0]
 80060d6:	e041      	b.n	800615c <USB_EPStartXfer+0x318>
 80060d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060dc:	085b      	lsrs	r3, r3, #1
 80060de:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80060e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060e6:	f003 0301 	and.w	r3, r3, #1
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d004      	beq.n	80060f8 <USB_EPStartXfer+0x2b4>
 80060ee:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80060f2:	3301      	adds	r3, #1
 80060f4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80060f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060fa:	881b      	ldrh	r3, [r3, #0]
 80060fc:	b29a      	uxth	r2, r3
 80060fe:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006102:	b29b      	uxth	r3, r3
 8006104:	029b      	lsls	r3, r3, #10
 8006106:	b29b      	uxth	r3, r3
 8006108:	4313      	orrs	r3, r2
 800610a:	b29a      	uxth	r2, r3
 800610c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800610e:	801a      	strh	r2, [r3, #0]
 8006110:	e024      	b.n	800615c <USB_EPStartXfer+0x318>
 8006112:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006116:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	785b      	ldrb	r3, [r3, #1]
 800611e:	2b01      	cmp	r3, #1
 8006120:	d11c      	bne.n	800615c <USB_EPStartXfer+0x318>
 8006122:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006126:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006130:	b29b      	uxth	r3, r3
 8006132:	461a      	mov	r2, r3
 8006134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006136:	4413      	add	r3, r2
 8006138:	633b      	str	r3, [r7, #48]	@ 0x30
 800613a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800613e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	781b      	ldrb	r3, [r3, #0]
 8006146:	011a      	lsls	r2, r3, #4
 8006148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800614a:	4413      	add	r3, r2
 800614c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006150:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006152:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006156:	b29a      	uxth	r2, r3
 8006158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800615a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800615c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006160:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	895b      	ldrh	r3, [r3, #10]
 8006168:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800616c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006170:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	6959      	ldr	r1, [r3, #20]
 8006178:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800617c:	b29b      	uxth	r3, r3
 800617e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006182:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006186:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800618a:	6800      	ldr	r0, [r0, #0]
 800618c:	f001 fb49 	bl	8007822 <USB_WritePMA>
            ep->xfer_buff += len;
 8006190:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006194:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	695a      	ldr	r2, [r3, #20]
 800619c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061a0:	441a      	add	r2, r3
 80061a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80061ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	6a1a      	ldr	r2, [r3, #32]
 80061ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d90f      	bls.n	80061ea <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 80061ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	6a1a      	ldr	r2, [r3, #32]
 80061d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061da:	1ad2      	subs	r2, r2, r3
 80061dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	621a      	str	r2, [r3, #32]
 80061e8:	e00e      	b.n	8006208 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80061ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	6a1b      	ldr	r3, [r3, #32]
 80061f6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80061fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2200      	movs	r2, #0
 8006206:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006208:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800620c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	785b      	ldrb	r3, [r3, #1]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d177      	bne.n	8006308 <USB_EPStartXfer+0x4c4>
 8006218:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800621c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	61bb      	str	r3, [r7, #24]
 8006224:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006228:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006232:	b29b      	uxth	r3, r3
 8006234:	461a      	mov	r2, r3
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	4413      	add	r3, r2
 800623a:	61bb      	str	r3, [r7, #24]
 800623c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006240:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	781b      	ldrb	r3, [r3, #0]
 8006248:	011a      	lsls	r2, r3, #4
 800624a:	69bb      	ldr	r3, [r7, #24]
 800624c:	4413      	add	r3, r2
 800624e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006252:	617b      	str	r3, [r7, #20]
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	881b      	ldrh	r3, [r3, #0]
 8006258:	b29b      	uxth	r3, r3
 800625a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800625e:	b29a      	uxth	r2, r3
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	801a      	strh	r2, [r3, #0]
 8006264:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006268:	2b3e      	cmp	r3, #62	@ 0x3e
 800626a:	d921      	bls.n	80062b0 <USB_EPStartXfer+0x46c>
 800626c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006270:	095b      	lsrs	r3, r3, #5
 8006272:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006276:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800627a:	f003 031f 	and.w	r3, r3, #31
 800627e:	2b00      	cmp	r3, #0
 8006280:	d104      	bne.n	800628c <USB_EPStartXfer+0x448>
 8006282:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006286:	3b01      	subs	r3, #1
 8006288:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	881b      	ldrh	r3, [r3, #0]
 8006290:	b29a      	uxth	r2, r3
 8006292:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006296:	b29b      	uxth	r3, r3
 8006298:	029b      	lsls	r3, r3, #10
 800629a:	b29b      	uxth	r3, r3
 800629c:	4313      	orrs	r3, r2
 800629e:	b29b      	uxth	r3, r3
 80062a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062a8:	b29a      	uxth	r2, r3
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	801a      	strh	r2, [r3, #0]
 80062ae:	e056      	b.n	800635e <USB_EPStartXfer+0x51a>
 80062b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d10a      	bne.n	80062ce <USB_EPStartXfer+0x48a>
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	881b      	ldrh	r3, [r3, #0]
 80062bc:	b29b      	uxth	r3, r3
 80062be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062c6:	b29a      	uxth	r2, r3
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	801a      	strh	r2, [r3, #0]
 80062cc:	e047      	b.n	800635e <USB_EPStartXfer+0x51a>
 80062ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062d2:	085b      	lsrs	r3, r3, #1
 80062d4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80062d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062dc:	f003 0301 	and.w	r3, r3, #1
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d004      	beq.n	80062ee <USB_EPStartXfer+0x4aa>
 80062e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062e8:	3301      	adds	r3, #1
 80062ea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	881b      	ldrh	r3, [r3, #0]
 80062f2:	b29a      	uxth	r2, r3
 80062f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	029b      	lsls	r3, r3, #10
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	4313      	orrs	r3, r2
 8006300:	b29a      	uxth	r2, r3
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	801a      	strh	r2, [r3, #0]
 8006306:	e02a      	b.n	800635e <USB_EPStartXfer+0x51a>
 8006308:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800630c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	785b      	ldrb	r3, [r3, #1]
 8006314:	2b01      	cmp	r3, #1
 8006316:	d122      	bne.n	800635e <USB_EPStartXfer+0x51a>
 8006318:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800631c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	623b      	str	r3, [r7, #32]
 8006324:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006328:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006332:	b29b      	uxth	r3, r3
 8006334:	461a      	mov	r2, r3
 8006336:	6a3b      	ldr	r3, [r7, #32]
 8006338:	4413      	add	r3, r2
 800633a:	623b      	str	r3, [r7, #32]
 800633c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006340:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	781b      	ldrb	r3, [r3, #0]
 8006348:	011a      	lsls	r2, r3, #4
 800634a:	6a3b      	ldr	r3, [r7, #32]
 800634c:	4413      	add	r3, r2
 800634e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006352:	61fb      	str	r3, [r7, #28]
 8006354:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006358:	b29a      	uxth	r2, r3
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800635e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006362:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	891b      	ldrh	r3, [r3, #8]
 800636a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800636e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006372:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6959      	ldr	r1, [r3, #20]
 800637a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800637e:	b29b      	uxth	r3, r3
 8006380:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006384:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006388:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800638c:	6800      	ldr	r0, [r0, #0]
 800638e:	f001 fa48 	bl	8007822 <USB_WritePMA>
 8006392:	e3ee      	b.n	8006b72 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006394:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006398:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	785b      	ldrb	r3, [r3, #1]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d177      	bne.n	8006494 <USB_EPStartXfer+0x650>
 80063a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063be:	b29b      	uxth	r3, r3
 80063c0:	461a      	mov	r2, r3
 80063c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063c4:	4413      	add	r3, r2
 80063c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	011a      	lsls	r2, r3, #4
 80063d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063d8:	4413      	add	r3, r2
 80063da:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80063de:	647b      	str	r3, [r7, #68]	@ 0x44
 80063e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063e2:	881b      	ldrh	r3, [r3, #0]
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063ea:	b29a      	uxth	r2, r3
 80063ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063ee:	801a      	strh	r2, [r3, #0]
 80063f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063f4:	2b3e      	cmp	r3, #62	@ 0x3e
 80063f6:	d921      	bls.n	800643c <USB_EPStartXfer+0x5f8>
 80063f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063fc:	095b      	lsrs	r3, r3, #5
 80063fe:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006402:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006406:	f003 031f 	and.w	r3, r3, #31
 800640a:	2b00      	cmp	r3, #0
 800640c:	d104      	bne.n	8006418 <USB_EPStartXfer+0x5d4>
 800640e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006412:	3b01      	subs	r3, #1
 8006414:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006418:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800641a:	881b      	ldrh	r3, [r3, #0]
 800641c:	b29a      	uxth	r2, r3
 800641e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006422:	b29b      	uxth	r3, r3
 8006424:	029b      	lsls	r3, r3, #10
 8006426:	b29b      	uxth	r3, r3
 8006428:	4313      	orrs	r3, r2
 800642a:	b29b      	uxth	r3, r3
 800642c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006430:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006434:	b29a      	uxth	r2, r3
 8006436:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006438:	801a      	strh	r2, [r3, #0]
 800643a:	e056      	b.n	80064ea <USB_EPStartXfer+0x6a6>
 800643c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006440:	2b00      	cmp	r3, #0
 8006442:	d10a      	bne.n	800645a <USB_EPStartXfer+0x616>
 8006444:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006446:	881b      	ldrh	r3, [r3, #0]
 8006448:	b29b      	uxth	r3, r3
 800644a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800644e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006452:	b29a      	uxth	r2, r3
 8006454:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006456:	801a      	strh	r2, [r3, #0]
 8006458:	e047      	b.n	80064ea <USB_EPStartXfer+0x6a6>
 800645a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800645e:	085b      	lsrs	r3, r3, #1
 8006460:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006464:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006468:	f003 0301 	and.w	r3, r3, #1
 800646c:	2b00      	cmp	r3, #0
 800646e:	d004      	beq.n	800647a <USB_EPStartXfer+0x636>
 8006470:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006474:	3301      	adds	r3, #1
 8006476:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800647a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800647c:	881b      	ldrh	r3, [r3, #0]
 800647e:	b29a      	uxth	r2, r3
 8006480:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006484:	b29b      	uxth	r3, r3
 8006486:	029b      	lsls	r3, r3, #10
 8006488:	b29b      	uxth	r3, r3
 800648a:	4313      	orrs	r3, r2
 800648c:	b29a      	uxth	r2, r3
 800648e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006490:	801a      	strh	r2, [r3, #0]
 8006492:	e02a      	b.n	80064ea <USB_EPStartXfer+0x6a6>
 8006494:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006498:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	785b      	ldrb	r3, [r3, #1]
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d122      	bne.n	80064ea <USB_EPStartXfer+0x6a6>
 80064a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80064b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064be:	b29b      	uxth	r3, r3
 80064c0:	461a      	mov	r2, r3
 80064c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064c4:	4413      	add	r3, r2
 80064c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80064c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	781b      	ldrb	r3, [r3, #0]
 80064d4:	011a      	lsls	r2, r3, #4
 80064d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064d8:	4413      	add	r3, r2
 80064da:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80064de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80064e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064e4:	b29a      	uxth	r2, r3
 80064e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064e8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80064ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	891b      	ldrh	r3, [r3, #8]
 80064f6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80064fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	6959      	ldr	r1, [r3, #20]
 8006506:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800650a:	b29b      	uxth	r3, r3
 800650c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006510:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006514:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006518:	6800      	ldr	r0, [r0, #0]
 800651a:	f001 f982 	bl	8007822 <USB_WritePMA>
            ep->xfer_buff += len;
 800651e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006522:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	695a      	ldr	r2, [r3, #20]
 800652a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800652e:	441a      	add	r2, r3
 8006530:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006534:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800653c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006540:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	6a1a      	ldr	r2, [r3, #32]
 8006548:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800654c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	691b      	ldr	r3, [r3, #16]
 8006554:	429a      	cmp	r2, r3
 8006556:	d90f      	bls.n	8006578 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8006558:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800655c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	6a1a      	ldr	r2, [r3, #32]
 8006564:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006568:	1ad2      	subs	r2, r2, r3
 800656a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800656e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	621a      	str	r2, [r3, #32]
 8006576:	e00e      	b.n	8006596 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8006578:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800657c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	6a1b      	ldr	r3, [r3, #32]
 8006584:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8006588:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800658c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2200      	movs	r2, #0
 8006594:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006596:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800659a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80065a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	785b      	ldrb	r3, [r3, #1]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d177      	bne.n	80066a2 <USB_EPStartXfer+0x85e>
 80065b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80065be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065cc:	b29b      	uxth	r3, r3
 80065ce:	461a      	mov	r2, r3
 80065d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d2:	4413      	add	r3, r2
 80065d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80065d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	781b      	ldrb	r3, [r3, #0]
 80065e2:	011a      	lsls	r2, r3, #4
 80065e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065e6:	4413      	add	r3, r2
 80065e8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80065ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80065ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065f0:	881b      	ldrh	r3, [r3, #0]
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80065f8:	b29a      	uxth	r2, r3
 80065fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065fc:	801a      	strh	r2, [r3, #0]
 80065fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006602:	2b3e      	cmp	r3, #62	@ 0x3e
 8006604:	d921      	bls.n	800664a <USB_EPStartXfer+0x806>
 8006606:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800660a:	095b      	lsrs	r3, r3, #5
 800660c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006610:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006614:	f003 031f 	and.w	r3, r3, #31
 8006618:	2b00      	cmp	r3, #0
 800661a:	d104      	bne.n	8006626 <USB_EPStartXfer+0x7e2>
 800661c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006620:	3b01      	subs	r3, #1
 8006622:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006628:	881b      	ldrh	r3, [r3, #0]
 800662a:	b29a      	uxth	r2, r3
 800662c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006630:	b29b      	uxth	r3, r3
 8006632:	029b      	lsls	r3, r3, #10
 8006634:	b29b      	uxth	r3, r3
 8006636:	4313      	orrs	r3, r2
 8006638:	b29b      	uxth	r3, r3
 800663a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800663e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006642:	b29a      	uxth	r2, r3
 8006644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006646:	801a      	strh	r2, [r3, #0]
 8006648:	e050      	b.n	80066ec <USB_EPStartXfer+0x8a8>
 800664a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800664e:	2b00      	cmp	r3, #0
 8006650:	d10a      	bne.n	8006668 <USB_EPStartXfer+0x824>
 8006652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006654:	881b      	ldrh	r3, [r3, #0]
 8006656:	b29b      	uxth	r3, r3
 8006658:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800665c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006660:	b29a      	uxth	r2, r3
 8006662:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006664:	801a      	strh	r2, [r3, #0]
 8006666:	e041      	b.n	80066ec <USB_EPStartXfer+0x8a8>
 8006668:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800666c:	085b      	lsrs	r3, r3, #1
 800666e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006672:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006676:	f003 0301 	and.w	r3, r3, #1
 800667a:	2b00      	cmp	r3, #0
 800667c:	d004      	beq.n	8006688 <USB_EPStartXfer+0x844>
 800667e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006682:	3301      	adds	r3, #1
 8006684:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800668a:	881b      	ldrh	r3, [r3, #0]
 800668c:	b29a      	uxth	r2, r3
 800668e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006692:	b29b      	uxth	r3, r3
 8006694:	029b      	lsls	r3, r3, #10
 8006696:	b29b      	uxth	r3, r3
 8006698:	4313      	orrs	r3, r2
 800669a:	b29a      	uxth	r2, r3
 800669c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800669e:	801a      	strh	r2, [r3, #0]
 80066a0:	e024      	b.n	80066ec <USB_EPStartXfer+0x8a8>
 80066a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	785b      	ldrb	r3, [r3, #1]
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d11c      	bne.n	80066ec <USB_EPStartXfer+0x8a8>
 80066b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	461a      	mov	r2, r3
 80066c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066c6:	4413      	add	r3, r2
 80066c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80066ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	781b      	ldrb	r3, [r3, #0]
 80066d6:	011a      	lsls	r2, r3, #4
 80066d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066da:	4413      	add	r3, r2
 80066dc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80066e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066e6:	b29a      	uxth	r2, r3
 80066e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ea:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80066ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	895b      	ldrh	r3, [r3, #10]
 80066f8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80066fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006700:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	6959      	ldr	r1, [r3, #20]
 8006708:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800670c:	b29b      	uxth	r3, r3
 800670e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006712:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006716:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800671a:	6800      	ldr	r0, [r0, #0]
 800671c:	f001 f881 	bl	8007822 <USB_WritePMA>
 8006720:	e227      	b.n	8006b72 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006722:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006726:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	6a1b      	ldr	r3, [r3, #32]
 800672e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8006732:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006736:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006740:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	009b      	lsls	r3, r3, #2
 800674a:	4413      	add	r3, r2
 800674c:	881b      	ldrh	r3, [r3, #0]
 800674e:	b29b      	uxth	r3, r3
 8006750:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006754:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006758:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800675c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006760:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800676a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	441a      	add	r2, r3
 8006776:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800677a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800677e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006782:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006786:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800678a:	b29b      	uxth	r3, r3
 800678c:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800678e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006792:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800679a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800679e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	461a      	mov	r2, r3
 80067ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067ae:	4413      	add	r3, r2
 80067b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80067b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	781b      	ldrb	r3, [r3, #0]
 80067be:	011a      	lsls	r2, r3, #4
 80067c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067c2:	4413      	add	r3, r2
 80067c4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80067c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80067ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067ce:	b29a      	uxth	r2, r3
 80067d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80067d2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80067d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	891b      	ldrh	r3, [r3, #8]
 80067e0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80067e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	6959      	ldr	r1, [r3, #20]
 80067f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80067fa:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80067fe:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006802:	6800      	ldr	r0, [r0, #0]
 8006804:	f001 f80d 	bl	8007822 <USB_WritePMA>
 8006808:	e1b3      	b.n	8006b72 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800680a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800680e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	6a1a      	ldr	r2, [r3, #32]
 8006816:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800681a:	1ad2      	subs	r2, r2, r3
 800681c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006820:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006828:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800682c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006836:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	009b      	lsls	r3, r3, #2
 8006840:	4413      	add	r3, r2
 8006842:	881b      	ldrh	r3, [r3, #0]
 8006844:	b29b      	uxth	r3, r3
 8006846:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800684a:	2b00      	cmp	r3, #0
 800684c:	f000 80c6 	beq.w	80069dc <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006850:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006854:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	673b      	str	r3, [r7, #112]	@ 0x70
 800685c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006860:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	785b      	ldrb	r3, [r3, #1]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d177      	bne.n	800695c <USB_EPStartXfer+0xb18>
 800686c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006870:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006878:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800687c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006886:	b29b      	uxth	r3, r3
 8006888:	461a      	mov	r2, r3
 800688a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800688c:	4413      	add	r3, r2
 800688e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006890:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006894:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	011a      	lsls	r2, r3, #4
 800689e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80068a0:	4413      	add	r3, r2
 80068a2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80068a6:	667b      	str	r3, [r7, #100]	@ 0x64
 80068a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068aa:	881b      	ldrh	r3, [r3, #0]
 80068ac:	b29b      	uxth	r3, r3
 80068ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80068b2:	b29a      	uxth	r2, r3
 80068b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068b6:	801a      	strh	r2, [r3, #0]
 80068b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80068be:	d921      	bls.n	8006904 <USB_EPStartXfer+0xac0>
 80068c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068c4:	095b      	lsrs	r3, r3, #5
 80068c6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80068ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068ce:	f003 031f 	and.w	r3, r3, #31
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d104      	bne.n	80068e0 <USB_EPStartXfer+0xa9c>
 80068d6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80068da:	3b01      	subs	r3, #1
 80068dc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80068e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068e2:	881b      	ldrh	r3, [r3, #0]
 80068e4:	b29a      	uxth	r2, r3
 80068e6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	029b      	lsls	r3, r3, #10
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	4313      	orrs	r3, r2
 80068f2:	b29b      	uxth	r3, r3
 80068f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068fc:	b29a      	uxth	r2, r3
 80068fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006900:	801a      	strh	r2, [r3, #0]
 8006902:	e050      	b.n	80069a6 <USB_EPStartXfer+0xb62>
 8006904:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006908:	2b00      	cmp	r3, #0
 800690a:	d10a      	bne.n	8006922 <USB_EPStartXfer+0xade>
 800690c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800690e:	881b      	ldrh	r3, [r3, #0]
 8006910:	b29b      	uxth	r3, r3
 8006912:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006916:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800691a:	b29a      	uxth	r2, r3
 800691c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800691e:	801a      	strh	r2, [r3, #0]
 8006920:	e041      	b.n	80069a6 <USB_EPStartXfer+0xb62>
 8006922:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006926:	085b      	lsrs	r3, r3, #1
 8006928:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800692c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006930:	f003 0301 	and.w	r3, r3, #1
 8006934:	2b00      	cmp	r3, #0
 8006936:	d004      	beq.n	8006942 <USB_EPStartXfer+0xafe>
 8006938:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800693c:	3301      	adds	r3, #1
 800693e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006942:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006944:	881b      	ldrh	r3, [r3, #0]
 8006946:	b29a      	uxth	r2, r3
 8006948:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800694c:	b29b      	uxth	r3, r3
 800694e:	029b      	lsls	r3, r3, #10
 8006950:	b29b      	uxth	r3, r3
 8006952:	4313      	orrs	r3, r2
 8006954:	b29a      	uxth	r2, r3
 8006956:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006958:	801a      	strh	r2, [r3, #0]
 800695a:	e024      	b.n	80069a6 <USB_EPStartXfer+0xb62>
 800695c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006960:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	785b      	ldrb	r3, [r3, #1]
 8006968:	2b01      	cmp	r3, #1
 800696a:	d11c      	bne.n	80069a6 <USB_EPStartXfer+0xb62>
 800696c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006970:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800697a:	b29b      	uxth	r3, r3
 800697c:	461a      	mov	r2, r3
 800697e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006980:	4413      	add	r3, r2
 8006982:	673b      	str	r3, [r7, #112]	@ 0x70
 8006984:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006988:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	781b      	ldrb	r3, [r3, #0]
 8006990:	011a      	lsls	r2, r3, #4
 8006992:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006994:	4413      	add	r3, r2
 8006996:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800699a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800699c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069a0:	b29a      	uxth	r2, r3
 80069a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069a4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80069a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	895b      	ldrh	r3, [r3, #10]
 80069b2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80069b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	6959      	ldr	r1, [r3, #20]
 80069c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80069cc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80069d0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80069d4:	6800      	ldr	r0, [r0, #0]
 80069d6:	f000 ff24 	bl	8007822 <USB_WritePMA>
 80069da:	e0ca      	b.n	8006b72 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80069dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	785b      	ldrb	r3, [r3, #1]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d177      	bne.n	8006adc <USB_EPStartXfer+0xc98>
 80069ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80069f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	461a      	mov	r2, r3
 8006a0a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006a0c:	4413      	add	r3, r2
 8006a0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006a10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	781b      	ldrb	r3, [r3, #0]
 8006a1c:	011a      	lsls	r2, r3, #4
 8006a1e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006a20:	4413      	add	r3, r2
 8006a22:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006a26:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a2a:	881b      	ldrh	r3, [r3, #0]
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a32:	b29a      	uxth	r2, r3
 8006a34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a36:	801a      	strh	r2, [r3, #0]
 8006a38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a3c:	2b3e      	cmp	r3, #62	@ 0x3e
 8006a3e:	d921      	bls.n	8006a84 <USB_EPStartXfer+0xc40>
 8006a40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a44:	095b      	lsrs	r3, r3, #5
 8006a46:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006a4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a4e:	f003 031f 	and.w	r3, r3, #31
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d104      	bne.n	8006a60 <USB_EPStartXfer+0xc1c>
 8006a56:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006a5a:	3b01      	subs	r3, #1
 8006a5c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006a60:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a62:	881b      	ldrh	r3, [r3, #0]
 8006a64:	b29a      	uxth	r2, r3
 8006a66:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	029b      	lsls	r3, r3, #10
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	4313      	orrs	r3, r2
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a7c:	b29a      	uxth	r2, r3
 8006a7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a80:	801a      	strh	r2, [r3, #0]
 8006a82:	e05c      	b.n	8006b3e <USB_EPStartXfer+0xcfa>
 8006a84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d10a      	bne.n	8006aa2 <USB_EPStartXfer+0xc5e>
 8006a8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a8e:	881b      	ldrh	r3, [r3, #0]
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a9a:	b29a      	uxth	r2, r3
 8006a9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a9e:	801a      	strh	r2, [r3, #0]
 8006aa0:	e04d      	b.n	8006b3e <USB_EPStartXfer+0xcfa>
 8006aa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006aa6:	085b      	lsrs	r3, r3, #1
 8006aa8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006aac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ab0:	f003 0301 	and.w	r3, r3, #1
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d004      	beq.n	8006ac2 <USB_EPStartXfer+0xc7e>
 8006ab8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006abc:	3301      	adds	r3, #1
 8006abe:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006ac2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ac4:	881b      	ldrh	r3, [r3, #0]
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	029b      	lsls	r3, r3, #10
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	b29a      	uxth	r2, r3
 8006ad6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ad8:	801a      	strh	r2, [r3, #0]
 8006ada:	e030      	b.n	8006b3e <USB_EPStartXfer+0xcfa>
 8006adc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ae0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	785b      	ldrb	r3, [r3, #1]
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d128      	bne.n	8006b3e <USB_EPStartXfer+0xcfa>
 8006aec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006af0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006afa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006afe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b10:	4413      	add	r3, r2
 8006b12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	781b      	ldrb	r3, [r3, #0]
 8006b22:	011a      	lsls	r2, r3, #4
 8006b24:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b28:	4413      	add	r3, r2
 8006b2a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006b2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006b32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b36:	b29a      	uxth	r2, r3
 8006b38:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006b3c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006b3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b42:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	891b      	ldrh	r3, [r3, #8]
 8006b4a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006b4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	6959      	ldr	r1, [r3, #20]
 8006b5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006b64:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006b68:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006b6c:	6800      	ldr	r0, [r0, #0]
 8006b6e:	f000 fe58 	bl	8007822 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006b72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b76:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	781b      	ldrb	r3, [r3, #0]
 8006b88:	009b      	lsls	r3, r3, #2
 8006b8a:	4413      	add	r3, r2
 8006b8c:	881b      	ldrh	r3, [r3, #0]
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b98:	817b      	strh	r3, [r7, #10]
 8006b9a:	897b      	ldrh	r3, [r7, #10]
 8006b9c:	f083 0310 	eor.w	r3, r3, #16
 8006ba0:	817b      	strh	r3, [r7, #10]
 8006ba2:	897b      	ldrh	r3, [r7, #10]
 8006ba4:	f083 0320 	eor.w	r3, r3, #32
 8006ba8:	817b      	strh	r3, [r7, #10]
 8006baa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bb8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	781b      	ldrb	r3, [r3, #0]
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	441a      	add	r2, r3
 8006bc4:	897b      	ldrh	r3, [r7, #10]
 8006bc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	8013      	strh	r3, [r2, #0]
 8006bda:	f000 bcde 	b.w	800759a <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006bde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006be2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	7b1b      	ldrb	r3, [r3, #12]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f040 80bb 	bne.w	8006d66 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006bf0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bf4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	699a      	ldr	r2, [r3, #24]
 8006bfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	691b      	ldr	r3, [r3, #16]
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	d917      	bls.n	8006c3c <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8006c0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	691b      	ldr	r3, [r3, #16]
 8006c18:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8006c1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	699a      	ldr	r2, [r3, #24]
 8006c28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c2c:	1ad2      	subs	r2, r2, r3
 8006c2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c32:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	619a      	str	r2, [r3, #24]
 8006c3a:	e00e      	b.n	8006c5a <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8006c3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	699b      	ldr	r3, [r3, #24]
 8006c48:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8006c4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	2200      	movs	r2, #0
 8006c58:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006c5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c5e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006c68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c6c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	461a      	mov	r2, r3
 8006c7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006c7e:	4413      	add	r3, r2
 8006c80:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006c84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	011a      	lsls	r2, r3, #4
 8006c92:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006c96:	4413      	add	r3, r2
 8006c98:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006c9c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006ca0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ca4:	881b      	ldrh	r3, [r3, #0]
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006cac:	b29a      	uxth	r2, r3
 8006cae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006cb2:	801a      	strh	r2, [r3, #0]
 8006cb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cb8:	2b3e      	cmp	r3, #62	@ 0x3e
 8006cba:	d924      	bls.n	8006d06 <USB_EPStartXfer+0xec2>
 8006cbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cc0:	095b      	lsrs	r3, r3, #5
 8006cc2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006cc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cca:	f003 031f 	and.w	r3, r3, #31
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d104      	bne.n	8006cdc <USB_EPStartXfer+0xe98>
 8006cd2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006cd6:	3b01      	subs	r3, #1
 8006cd8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006cdc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ce0:	881b      	ldrh	r3, [r3, #0]
 8006ce2:	b29a      	uxth	r2, r3
 8006ce4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	029b      	lsls	r3, r3, #10
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cfa:	b29a      	uxth	r2, r3
 8006cfc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d00:	801a      	strh	r2, [r3, #0]
 8006d02:	f000 bc10 	b.w	8007526 <USB_EPStartXfer+0x16e2>
 8006d06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d10c      	bne.n	8006d28 <USB_EPStartXfer+0xee4>
 8006d0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d12:	881b      	ldrh	r3, [r3, #0]
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d1e:	b29a      	uxth	r2, r3
 8006d20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d24:	801a      	strh	r2, [r3, #0]
 8006d26:	e3fe      	b.n	8007526 <USB_EPStartXfer+0x16e2>
 8006d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d2c:	085b      	lsrs	r3, r3, #1
 8006d2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006d32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d36:	f003 0301 	and.w	r3, r3, #1
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d004      	beq.n	8006d48 <USB_EPStartXfer+0xf04>
 8006d3e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006d42:	3301      	adds	r3, #1
 8006d44:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006d48:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d4c:	881b      	ldrh	r3, [r3, #0]
 8006d4e:	b29a      	uxth	r2, r3
 8006d50:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	029b      	lsls	r3, r3, #10
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	b29a      	uxth	r2, r3
 8006d5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d62:	801a      	strh	r2, [r3, #0]
 8006d64:	e3df      	b.n	8007526 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006d66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	78db      	ldrb	r3, [r3, #3]
 8006d72:	2b02      	cmp	r3, #2
 8006d74:	f040 8218 	bne.w	80071a8 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006d78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	785b      	ldrb	r3, [r3, #1]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	f040 809d 	bne.w	8006ec4 <USB_EPStartXfer+0x1080>
 8006d8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d8e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006d98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d9c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	461a      	mov	r2, r3
 8006daa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006dae:	4413      	add	r3, r2
 8006db0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006db4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006db8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	781b      	ldrb	r3, [r3, #0]
 8006dc0:	011a      	lsls	r2, r3, #4
 8006dc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006dc6:	4413      	add	r3, r2
 8006dc8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006dcc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006dd0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006dd4:	881b      	ldrh	r3, [r3, #0]
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ddc:	b29a      	uxth	r2, r3
 8006dde:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006de2:	801a      	strh	r2, [r3, #0]
 8006de4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006de8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	691b      	ldr	r3, [r3, #16]
 8006df0:	2b3e      	cmp	r3, #62	@ 0x3e
 8006df2:	d92b      	bls.n	8006e4c <USB_EPStartXfer+0x1008>
 8006df4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006df8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	691b      	ldr	r3, [r3, #16]
 8006e00:	095b      	lsrs	r3, r3, #5
 8006e02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006e06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	691b      	ldr	r3, [r3, #16]
 8006e12:	f003 031f 	and.w	r3, r3, #31
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d104      	bne.n	8006e24 <USB_EPStartXfer+0xfe0>
 8006e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e1e:	3b01      	subs	r3, #1
 8006e20:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006e24:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006e28:	881b      	ldrh	r3, [r3, #0]
 8006e2a:	b29a      	uxth	r2, r3
 8006e2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	029b      	lsls	r3, r3, #10
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	4313      	orrs	r3, r2
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e42:	b29a      	uxth	r2, r3
 8006e44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006e48:	801a      	strh	r2, [r3, #0]
 8006e4a:	e070      	b.n	8006f2e <USB_EPStartXfer+0x10ea>
 8006e4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	691b      	ldr	r3, [r3, #16]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d10c      	bne.n	8006e76 <USB_EPStartXfer+0x1032>
 8006e5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006e60:	881b      	ldrh	r3, [r3, #0]
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e6c:	b29a      	uxth	r2, r3
 8006e6e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006e72:	801a      	strh	r2, [r3, #0]
 8006e74:	e05b      	b.n	8006f2e <USB_EPStartXfer+0x10ea>
 8006e76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	085b      	lsrs	r3, r3, #1
 8006e84:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006e88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	691b      	ldr	r3, [r3, #16]
 8006e94:	f003 0301 	and.w	r3, r3, #1
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d004      	beq.n	8006ea6 <USB_EPStartXfer+0x1062>
 8006e9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006ea6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006eaa:	881b      	ldrh	r3, [r3, #0]
 8006eac:	b29a      	uxth	r2, r3
 8006eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	029b      	lsls	r3, r3, #10
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006ec0:	801a      	strh	r2, [r3, #0]
 8006ec2:	e034      	b.n	8006f2e <USB_EPStartXfer+0x10ea>
 8006ec4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ec8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	785b      	ldrb	r3, [r3, #1]
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d12c      	bne.n	8006f2e <USB_EPStartXfer+0x10ea>
 8006ed4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ed8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006ee2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ee6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ef0:	b29b      	uxth	r3, r3
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006ef8:	4413      	add	r3, r2
 8006efa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006efe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	011a      	lsls	r2, r3, #4
 8006f0c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006f10:	4413      	add	r3, r2
 8006f12:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006f16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006f1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	691b      	ldr	r3, [r3, #16]
 8006f26:	b29a      	uxth	r2, r3
 8006f28:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006f2c:	801a      	strh	r2, [r3, #0]
 8006f2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f32:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006f3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	785b      	ldrb	r3, [r3, #1]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	f040 809d 	bne.w	8007088 <USB_EPStartXfer+0x1244>
 8006f4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f52:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006f5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f6a:	b29b      	uxth	r3, r3
 8006f6c:	461a      	mov	r2, r3
 8006f6e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006f72:	4413      	add	r3, r2
 8006f74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006f78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	011a      	lsls	r2, r3, #4
 8006f86:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006f8a:	4413      	add	r3, r2
 8006f8c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006f90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006f94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f98:	881b      	ldrh	r3, [r3, #0]
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006fa0:	b29a      	uxth	r2, r3
 8006fa2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006fa6:	801a      	strh	r2, [r3, #0]
 8006fa8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	691b      	ldr	r3, [r3, #16]
 8006fb4:	2b3e      	cmp	r3, #62	@ 0x3e
 8006fb6:	d92b      	bls.n	8007010 <USB_EPStartXfer+0x11cc>
 8006fb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fbc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	691b      	ldr	r3, [r3, #16]
 8006fc4:	095b      	lsrs	r3, r3, #5
 8006fc6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006fca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	691b      	ldr	r3, [r3, #16]
 8006fd6:	f003 031f 	and.w	r3, r3, #31
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d104      	bne.n	8006fe8 <USB_EPStartXfer+0x11a4>
 8006fde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fe2:	3b01      	subs	r3, #1
 8006fe4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006fe8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006fec:	881b      	ldrh	r3, [r3, #0]
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	029b      	lsls	r3, r3, #10
 8006ff8:	b29b      	uxth	r3, r3
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	b29b      	uxth	r3, r3
 8006ffe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007002:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007006:	b29a      	uxth	r2, r3
 8007008:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800700c:	801a      	strh	r2, [r3, #0]
 800700e:	e069      	b.n	80070e4 <USB_EPStartXfer+0x12a0>
 8007010:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007014:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	691b      	ldr	r3, [r3, #16]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d10c      	bne.n	800703a <USB_EPStartXfer+0x11f6>
 8007020:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007024:	881b      	ldrh	r3, [r3, #0]
 8007026:	b29b      	uxth	r3, r3
 8007028:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800702c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007030:	b29a      	uxth	r2, r3
 8007032:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007036:	801a      	strh	r2, [r3, #0]
 8007038:	e054      	b.n	80070e4 <USB_EPStartXfer+0x12a0>
 800703a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800703e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	691b      	ldr	r3, [r3, #16]
 8007046:	085b      	lsrs	r3, r3, #1
 8007048:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800704c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007050:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	691b      	ldr	r3, [r3, #16]
 8007058:	f003 0301 	and.w	r3, r3, #1
 800705c:	2b00      	cmp	r3, #0
 800705e:	d004      	beq.n	800706a <USB_EPStartXfer+0x1226>
 8007060:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007064:	3301      	adds	r3, #1
 8007066:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800706a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800706e:	881b      	ldrh	r3, [r3, #0]
 8007070:	b29a      	uxth	r2, r3
 8007072:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007076:	b29b      	uxth	r3, r3
 8007078:	029b      	lsls	r3, r3, #10
 800707a:	b29b      	uxth	r3, r3
 800707c:	4313      	orrs	r3, r2
 800707e:	b29a      	uxth	r2, r3
 8007080:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007084:	801a      	strh	r2, [r3, #0]
 8007086:	e02d      	b.n	80070e4 <USB_EPStartXfer+0x12a0>
 8007088:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800708c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	785b      	ldrb	r3, [r3, #1]
 8007094:	2b01      	cmp	r3, #1
 8007096:	d125      	bne.n	80070e4 <USB_EPStartXfer+0x12a0>
 8007098:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800709c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	461a      	mov	r2, r3
 80070aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80070ae:	4413      	add	r3, r2
 80070b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80070b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	011a      	lsls	r2, r3, #4
 80070c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80070c6:	4413      	add	r3, r2
 80070c8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80070cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80070d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	691b      	ldr	r3, [r3, #16]
 80070dc:	b29a      	uxth	r2, r3
 80070de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80070e2:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80070e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	69db      	ldr	r3, [r3, #28]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f000 8218 	beq.w	8007526 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80070f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070fe:	681a      	ldr	r2, [r3, #0]
 8007100:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007104:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	781b      	ldrb	r3, [r3, #0]
 800710c:	009b      	lsls	r3, r3, #2
 800710e:	4413      	add	r3, r2
 8007110:	881b      	ldrh	r3, [r3, #0]
 8007112:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007116:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800711a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800711e:	2b00      	cmp	r3, #0
 8007120:	d005      	beq.n	800712e <USB_EPStartXfer+0x12ea>
 8007122:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007126:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800712a:	2b00      	cmp	r3, #0
 800712c:	d10d      	bne.n	800714a <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800712e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007132:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007136:	2b00      	cmp	r3, #0
 8007138:	f040 81f5 	bne.w	8007526 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800713c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007144:	2b00      	cmp	r3, #0
 8007146:	f040 81ee 	bne.w	8007526 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800714a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800714e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007152:	681a      	ldr	r2, [r3, #0]
 8007154:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007158:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	781b      	ldrb	r3, [r3, #0]
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	4413      	add	r3, r2
 8007164:	881b      	ldrh	r3, [r3, #0]
 8007166:	b29b      	uxth	r3, r3
 8007168:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800716c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007170:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007174:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007178:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007182:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	781b      	ldrb	r3, [r3, #0]
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	441a      	add	r2, r3
 800718e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007192:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007196:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800719a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800719e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	8013      	strh	r3, [r2, #0]
 80071a6:	e1be      	b.n	8007526 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80071a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	78db      	ldrb	r3, [r3, #3]
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	f040 81b4 	bne.w	8007522 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80071ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	699a      	ldr	r2, [r3, #24]
 80071c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	429a      	cmp	r2, r3
 80071d4:	d917      	bls.n	8007206 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 80071d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	691b      	ldr	r3, [r3, #16]
 80071e2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 80071e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	699a      	ldr	r2, [r3, #24]
 80071f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071f6:	1ad2      	subs	r2, r2, r3
 80071f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	619a      	str	r2, [r3, #24]
 8007204:	e00e      	b.n	8007224 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8007206:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800720a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	699b      	ldr	r3, [r3, #24]
 8007212:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8007216:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800721a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2200      	movs	r2, #0
 8007222:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007224:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007228:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	785b      	ldrb	r3, [r3, #1]
 8007230:	2b00      	cmp	r3, #0
 8007232:	f040 8085 	bne.w	8007340 <USB_EPStartXfer+0x14fc>
 8007236:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800723a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007244:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007248:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007252:	b29b      	uxth	r3, r3
 8007254:	461a      	mov	r2, r3
 8007256:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800725a:	4413      	add	r3, r2
 800725c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007260:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007264:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	011a      	lsls	r2, r3, #4
 800726e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007272:	4413      	add	r3, r2
 8007274:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007278:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800727c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007280:	881b      	ldrh	r3, [r3, #0]
 8007282:	b29b      	uxth	r3, r3
 8007284:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007288:	b29a      	uxth	r2, r3
 800728a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800728e:	801a      	strh	r2, [r3, #0]
 8007290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007294:	2b3e      	cmp	r3, #62	@ 0x3e
 8007296:	d923      	bls.n	80072e0 <USB_EPStartXfer+0x149c>
 8007298:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800729c:	095b      	lsrs	r3, r3, #5
 800729e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80072a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072a6:	f003 031f 	and.w	r3, r3, #31
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d104      	bne.n	80072b8 <USB_EPStartXfer+0x1474>
 80072ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072b2:	3b01      	subs	r3, #1
 80072b4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80072b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80072bc:	881b      	ldrh	r3, [r3, #0]
 80072be:	b29a      	uxth	r2, r3
 80072c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	029b      	lsls	r3, r3, #10
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	4313      	orrs	r3, r2
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072d6:	b29a      	uxth	r2, r3
 80072d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80072dc:	801a      	strh	r2, [r3, #0]
 80072de:	e060      	b.n	80073a2 <USB_EPStartXfer+0x155e>
 80072e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d10c      	bne.n	8007302 <USB_EPStartXfer+0x14be>
 80072e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80072ec:	881b      	ldrh	r3, [r3, #0]
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072f8:	b29a      	uxth	r2, r3
 80072fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80072fe:	801a      	strh	r2, [r3, #0]
 8007300:	e04f      	b.n	80073a2 <USB_EPStartXfer+0x155e>
 8007302:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007306:	085b      	lsrs	r3, r3, #1
 8007308:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800730c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007310:	f003 0301 	and.w	r3, r3, #1
 8007314:	2b00      	cmp	r3, #0
 8007316:	d004      	beq.n	8007322 <USB_EPStartXfer+0x14de>
 8007318:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800731c:	3301      	adds	r3, #1
 800731e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007322:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007326:	881b      	ldrh	r3, [r3, #0]
 8007328:	b29a      	uxth	r2, r3
 800732a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800732e:	b29b      	uxth	r3, r3
 8007330:	029b      	lsls	r3, r3, #10
 8007332:	b29b      	uxth	r3, r3
 8007334:	4313      	orrs	r3, r2
 8007336:	b29a      	uxth	r2, r3
 8007338:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800733c:	801a      	strh	r2, [r3, #0]
 800733e:	e030      	b.n	80073a2 <USB_EPStartXfer+0x155e>
 8007340:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007344:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	785b      	ldrb	r3, [r3, #1]
 800734c:	2b01      	cmp	r3, #1
 800734e:	d128      	bne.n	80073a2 <USB_EPStartXfer+0x155e>
 8007350:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007354:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800735e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007362:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800736c:	b29b      	uxth	r3, r3
 800736e:	461a      	mov	r2, r3
 8007370:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007374:	4413      	add	r3, r2
 8007376:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800737a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800737e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	011a      	lsls	r2, r3, #4
 8007388:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800738c:	4413      	add	r3, r2
 800738e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007392:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007396:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800739a:	b29a      	uxth	r2, r3
 800739c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80073a0:	801a      	strh	r2, [r3, #0]
 80073a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80073b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	785b      	ldrb	r3, [r3, #1]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f040 8085 	bne.w	80074cc <USB_EPStartXfer+0x1688>
 80073c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80073d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073d4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073de:	b29b      	uxth	r3, r3
 80073e0:	461a      	mov	r2, r3
 80073e2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80073e6:	4413      	add	r3, r2
 80073e8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80073ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	781b      	ldrb	r3, [r3, #0]
 80073f8:	011a      	lsls	r2, r3, #4
 80073fa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80073fe:	4413      	add	r3, r2
 8007400:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007404:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007408:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800740c:	881b      	ldrh	r3, [r3, #0]
 800740e:	b29b      	uxth	r3, r3
 8007410:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007414:	b29a      	uxth	r2, r3
 8007416:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800741a:	801a      	strh	r2, [r3, #0]
 800741c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007420:	2b3e      	cmp	r3, #62	@ 0x3e
 8007422:	d923      	bls.n	800746c <USB_EPStartXfer+0x1628>
 8007424:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007428:	095b      	lsrs	r3, r3, #5
 800742a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800742e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007432:	f003 031f 	and.w	r3, r3, #31
 8007436:	2b00      	cmp	r3, #0
 8007438:	d104      	bne.n	8007444 <USB_EPStartXfer+0x1600>
 800743a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800743e:	3b01      	subs	r3, #1
 8007440:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007444:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007448:	881b      	ldrh	r3, [r3, #0]
 800744a:	b29a      	uxth	r2, r3
 800744c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007450:	b29b      	uxth	r3, r3
 8007452:	029b      	lsls	r3, r3, #10
 8007454:	b29b      	uxth	r3, r3
 8007456:	4313      	orrs	r3, r2
 8007458:	b29b      	uxth	r3, r3
 800745a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800745e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007462:	b29a      	uxth	r2, r3
 8007464:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007468:	801a      	strh	r2, [r3, #0]
 800746a:	e05c      	b.n	8007526 <USB_EPStartXfer+0x16e2>
 800746c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007470:	2b00      	cmp	r3, #0
 8007472:	d10c      	bne.n	800748e <USB_EPStartXfer+0x164a>
 8007474:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007478:	881b      	ldrh	r3, [r3, #0]
 800747a:	b29b      	uxth	r3, r3
 800747c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007480:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007484:	b29a      	uxth	r2, r3
 8007486:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800748a:	801a      	strh	r2, [r3, #0]
 800748c:	e04b      	b.n	8007526 <USB_EPStartXfer+0x16e2>
 800748e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007492:	085b      	lsrs	r3, r3, #1
 8007494:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007498:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800749c:	f003 0301 	and.w	r3, r3, #1
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d004      	beq.n	80074ae <USB_EPStartXfer+0x166a>
 80074a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074a8:	3301      	adds	r3, #1
 80074aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80074ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80074b2:	881b      	ldrh	r3, [r3, #0]
 80074b4:	b29a      	uxth	r2, r3
 80074b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	029b      	lsls	r3, r3, #10
 80074be:	b29b      	uxth	r3, r3
 80074c0:	4313      	orrs	r3, r2
 80074c2:	b29a      	uxth	r2, r3
 80074c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80074c8:	801a      	strh	r2, [r3, #0]
 80074ca:	e02c      	b.n	8007526 <USB_EPStartXfer+0x16e2>
 80074cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	785b      	ldrb	r3, [r3, #1]
 80074d8:	2b01      	cmp	r3, #1
 80074da:	d124      	bne.n	8007526 <USB_EPStartXfer+0x16e2>
 80074dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	461a      	mov	r2, r3
 80074ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80074f2:	4413      	add	r3, r2
 80074f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80074f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	781b      	ldrb	r3, [r3, #0]
 8007504:	011a      	lsls	r2, r3, #4
 8007506:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800750a:	4413      	add	r3, r2
 800750c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007510:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007514:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007518:	b29a      	uxth	r2, r3
 800751a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800751e:	801a      	strh	r2, [r3, #0]
 8007520:	e001      	b.n	8007526 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8007522:	2301      	movs	r3, #1
 8007524:	e03a      	b.n	800759c <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007526:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800752a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007534:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	009b      	lsls	r3, r3, #2
 800753e:	4413      	add	r3, r2
 8007540:	881b      	ldrh	r3, [r3, #0]
 8007542:	b29b      	uxth	r3, r3
 8007544:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007548:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800754c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007550:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007554:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007558:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800755c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007560:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007564:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007568:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800756c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007570:	681a      	ldr	r2, [r3, #0]
 8007572:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007576:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	781b      	ldrb	r3, [r3, #0]
 800757e:	009b      	lsls	r3, r3, #2
 8007580:	441a      	add	r2, r3
 8007582:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007586:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800758a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800758e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007592:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007596:	b29b      	uxth	r3, r3
 8007598:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	4618      	mov	r0, r3
 800759e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}

080075a6 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80075a6:	b480      	push	{r7}
 80075a8:	b085      	sub	sp, #20
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	6078      	str	r0, [r7, #4]
 80075ae:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	785b      	ldrb	r3, [r3, #1]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d020      	beq.n	80075fa <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80075b8:	687a      	ldr	r2, [r7, #4]
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	009b      	lsls	r3, r3, #2
 80075c0:	4413      	add	r3, r2
 80075c2:	881b      	ldrh	r3, [r3, #0]
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075ce:	81bb      	strh	r3, [r7, #12]
 80075d0:	89bb      	ldrh	r3, [r7, #12]
 80075d2:	f083 0310 	eor.w	r3, r3, #16
 80075d6:	81bb      	strh	r3, [r7, #12]
 80075d8:	687a      	ldr	r2, [r7, #4]
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	781b      	ldrb	r3, [r3, #0]
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	441a      	add	r2, r3
 80075e2:	89bb      	ldrh	r3, [r7, #12]
 80075e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	8013      	strh	r3, [r2, #0]
 80075f8:	e01f      	b.n	800763a <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80075fa:	687a      	ldr	r2, [r7, #4]
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	781b      	ldrb	r3, [r3, #0]
 8007600:	009b      	lsls	r3, r3, #2
 8007602:	4413      	add	r3, r2
 8007604:	881b      	ldrh	r3, [r3, #0]
 8007606:	b29b      	uxth	r3, r3
 8007608:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800760c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007610:	81fb      	strh	r3, [r7, #14]
 8007612:	89fb      	ldrh	r3, [r7, #14]
 8007614:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007618:	81fb      	strh	r3, [r7, #14]
 800761a:	687a      	ldr	r2, [r7, #4]
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	781b      	ldrb	r3, [r3, #0]
 8007620:	009b      	lsls	r3, r3, #2
 8007622:	441a      	add	r2, r3
 8007624:	89fb      	ldrh	r3, [r7, #14]
 8007626:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800762a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800762e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007632:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007636:	b29b      	uxth	r3, r3
 8007638:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800763a:	2300      	movs	r3, #0
}
 800763c:	4618      	mov	r0, r3
 800763e:	3714      	adds	r7, #20
 8007640:	46bd      	mov	sp, r7
 8007642:	bc80      	pop	{r7}
 8007644:	4770      	bx	lr

08007646 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007646:	b480      	push	{r7}
 8007648:	b087      	sub	sp, #28
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
 800764e:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	7b1b      	ldrb	r3, [r3, #12]
 8007654:	2b00      	cmp	r3, #0
 8007656:	f040 809d 	bne.w	8007794 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	785b      	ldrb	r3, [r3, #1]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d04c      	beq.n	80076fc <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007662:	687a      	ldr	r2, [r7, #4]
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	781b      	ldrb	r3, [r3, #0]
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	4413      	add	r3, r2
 800766c:	881b      	ldrh	r3, [r3, #0]
 800766e:	823b      	strh	r3, [r7, #16]
 8007670:	8a3b      	ldrh	r3, [r7, #16]
 8007672:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007676:	2b00      	cmp	r3, #0
 8007678:	d01b      	beq.n	80076b2 <USB_EPClearStall+0x6c>
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	781b      	ldrb	r3, [r3, #0]
 8007680:	009b      	lsls	r3, r3, #2
 8007682:	4413      	add	r3, r2
 8007684:	881b      	ldrh	r3, [r3, #0]
 8007686:	b29b      	uxth	r3, r3
 8007688:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800768c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007690:	81fb      	strh	r3, [r7, #14]
 8007692:	687a      	ldr	r2, [r7, #4]
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	781b      	ldrb	r3, [r3, #0]
 8007698:	009b      	lsls	r3, r3, #2
 800769a:	441a      	add	r2, r3
 800769c:	89fb      	ldrh	r3, [r7, #14]
 800769e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076aa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	78db      	ldrb	r3, [r3, #3]
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d06c      	beq.n	8007794 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80076ba:	687a      	ldr	r2, [r7, #4]
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	009b      	lsls	r3, r3, #2
 80076c2:	4413      	add	r3, r2
 80076c4:	881b      	ldrh	r3, [r3, #0]
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076d0:	81bb      	strh	r3, [r7, #12]
 80076d2:	89bb      	ldrh	r3, [r7, #12]
 80076d4:	f083 0320 	eor.w	r3, r3, #32
 80076d8:	81bb      	strh	r3, [r7, #12]
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	009b      	lsls	r3, r3, #2
 80076e2:	441a      	add	r2, r3
 80076e4:	89bb      	ldrh	r3, [r7, #12]
 80076e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	8013      	strh	r3, [r2, #0]
 80076fa:	e04b      	b.n	8007794 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80076fc:	687a      	ldr	r2, [r7, #4]
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	4413      	add	r3, r2
 8007706:	881b      	ldrh	r3, [r3, #0]
 8007708:	82fb      	strh	r3, [r7, #22]
 800770a:	8afb      	ldrh	r3, [r7, #22]
 800770c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007710:	2b00      	cmp	r3, #0
 8007712:	d01b      	beq.n	800774c <USB_EPClearStall+0x106>
 8007714:	687a      	ldr	r2, [r7, #4]
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	781b      	ldrb	r3, [r3, #0]
 800771a:	009b      	lsls	r3, r3, #2
 800771c:	4413      	add	r3, r2
 800771e:	881b      	ldrh	r3, [r3, #0]
 8007720:	b29b      	uxth	r3, r3
 8007722:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007726:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800772a:	82bb      	strh	r3, [r7, #20]
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	781b      	ldrb	r3, [r3, #0]
 8007732:	009b      	lsls	r3, r3, #2
 8007734:	441a      	add	r2, r3
 8007736:	8abb      	ldrh	r3, [r7, #20]
 8007738:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800773c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007740:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007744:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007748:	b29b      	uxth	r3, r3
 800774a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800774c:	687a      	ldr	r2, [r7, #4]
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	781b      	ldrb	r3, [r3, #0]
 8007752:	009b      	lsls	r3, r3, #2
 8007754:	4413      	add	r3, r2
 8007756:	881b      	ldrh	r3, [r3, #0]
 8007758:	b29b      	uxth	r3, r3
 800775a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800775e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007762:	827b      	strh	r3, [r7, #18]
 8007764:	8a7b      	ldrh	r3, [r7, #18]
 8007766:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800776a:	827b      	strh	r3, [r7, #18]
 800776c:	8a7b      	ldrh	r3, [r7, #18]
 800776e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007772:	827b      	strh	r3, [r7, #18]
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	781b      	ldrb	r3, [r3, #0]
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	441a      	add	r2, r3
 800777e:	8a7b      	ldrh	r3, [r7, #18]
 8007780:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007784:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007788:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800778c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007790:	b29b      	uxth	r3, r3
 8007792:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	371c      	adds	r7, #28
 800779a:	46bd      	mov	sp, r7
 800779c:	bc80      	pop	{r7}
 800779e:	4770      	bx	lr

080077a0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	460b      	mov	r3, r1
 80077aa:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80077ac:	78fb      	ldrb	r3, [r7, #3]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d103      	bne.n	80077ba <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2280      	movs	r2, #128	@ 0x80
 80077b6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80077ba:	2300      	movs	r3, #0
}
 80077bc:	4618      	mov	r0, r3
 80077be:	370c      	adds	r7, #12
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bc80      	pop	{r7}
 80077c4:	4770      	bx	lr

080077c6 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80077c6:	b480      	push	{r7}
 80077c8:	b083      	sub	sp, #12
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80077ce:	2300      	movs	r3, #0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	370c      	adds	r7, #12
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bc80      	pop	{r7}
 80077d8:	4770      	bx	lr

080077da <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80077da:	b480      	push	{r7}
 80077dc:	b083      	sub	sp, #12
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80077e2:	2300      	movs	r3, #0
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	370c      	adds	r7, #12
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bc80      	pop	{r7}
 80077ec:	4770      	bx	lr

080077ee <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80077ee:	b480      	push	{r7}
 80077f0:	b085      	sub	sp, #20
 80077f2:	af00      	add	r7, sp, #0
 80077f4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007800:	68fb      	ldr	r3, [r7, #12]
}
 8007802:	4618      	mov	r0, r3
 8007804:	3714      	adds	r7, #20
 8007806:	46bd      	mov	sp, r7
 8007808:	bc80      	pop	{r7}
 800780a:	4770      	bx	lr

0800780c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800780c:	b480      	push	{r7}
 800780e:	b083      	sub	sp, #12
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007816:	2300      	movs	r3, #0
}
 8007818:	4618      	mov	r0, r3
 800781a:	370c      	adds	r7, #12
 800781c:	46bd      	mov	sp, r7
 800781e:	bc80      	pop	{r7}
 8007820:	4770      	bx	lr

08007822 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007822:	b480      	push	{r7}
 8007824:	b08b      	sub	sp, #44	@ 0x2c
 8007826:	af00      	add	r7, sp, #0
 8007828:	60f8      	str	r0, [r7, #12]
 800782a:	60b9      	str	r1, [r7, #8]
 800782c:	4611      	mov	r1, r2
 800782e:	461a      	mov	r2, r3
 8007830:	460b      	mov	r3, r1
 8007832:	80fb      	strh	r3, [r7, #6]
 8007834:	4613      	mov	r3, r2
 8007836:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007838:	88bb      	ldrh	r3, [r7, #4]
 800783a:	3301      	adds	r3, #1
 800783c:	085b      	lsrs	r3, r3, #1
 800783e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007848:	88fb      	ldrh	r3, [r7, #6]
 800784a:	005a      	lsls	r2, r3, #1
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	4413      	add	r3, r2
 8007850:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007854:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007856:	69bb      	ldr	r3, [r7, #24]
 8007858:	627b      	str	r3, [r7, #36]	@ 0x24
 800785a:	e01f      	b.n	800789c <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 800785c:	69fb      	ldr	r3, [r7, #28]
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	3301      	adds	r3, #1
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	b21b      	sxth	r3, r3
 800786a:	021b      	lsls	r3, r3, #8
 800786c:	b21a      	sxth	r2, r3
 800786e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007872:	4313      	orrs	r3, r2
 8007874:	b21b      	sxth	r3, r3
 8007876:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8007878:	6a3b      	ldr	r3, [r7, #32]
 800787a:	8a7a      	ldrh	r2, [r7, #18]
 800787c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800787e:	6a3b      	ldr	r3, [r7, #32]
 8007880:	3302      	adds	r3, #2
 8007882:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007884:	6a3b      	ldr	r3, [r7, #32]
 8007886:	3302      	adds	r3, #2
 8007888:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	3301      	adds	r3, #1
 800788e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	3301      	adds	r3, #1
 8007894:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007898:	3b01      	subs	r3, #1
 800789a:	627b      	str	r3, [r7, #36]	@ 0x24
 800789c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1dc      	bne.n	800785c <USB_WritePMA+0x3a>
  }
}
 80078a2:	bf00      	nop
 80078a4:	bf00      	nop
 80078a6:	372c      	adds	r7, #44	@ 0x2c
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bc80      	pop	{r7}
 80078ac:	4770      	bx	lr

080078ae <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80078ae:	b480      	push	{r7}
 80078b0:	b08b      	sub	sp, #44	@ 0x2c
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	60f8      	str	r0, [r7, #12]
 80078b6:	60b9      	str	r1, [r7, #8]
 80078b8:	4611      	mov	r1, r2
 80078ba:	461a      	mov	r2, r3
 80078bc:	460b      	mov	r3, r1
 80078be:	80fb      	strh	r3, [r7, #6]
 80078c0:	4613      	mov	r3, r2
 80078c2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80078c4:	88bb      	ldrh	r3, [r7, #4]
 80078c6:	085b      	lsrs	r3, r3, #1
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80078d4:	88fb      	ldrh	r3, [r7, #6]
 80078d6:	005a      	lsls	r2, r3, #1
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	4413      	add	r3, r2
 80078dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078e0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80078e6:	e01b      	b.n	8007920 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80078e8:	6a3b      	ldr	r3, [r7, #32]
 80078ea:	881b      	ldrh	r3, [r3, #0]
 80078ec:	b29b      	uxth	r3, r3
 80078ee:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80078f0:	6a3b      	ldr	r3, [r7, #32]
 80078f2:	3302      	adds	r3, #2
 80078f4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	b2da      	uxtb	r2, r3
 80078fa:	69fb      	ldr	r3, [r7, #28]
 80078fc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80078fe:	69fb      	ldr	r3, [r7, #28]
 8007900:	3301      	adds	r3, #1
 8007902:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	0a1b      	lsrs	r3, r3, #8
 8007908:	b2da      	uxtb	r2, r3
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800790e:	69fb      	ldr	r3, [r7, #28]
 8007910:	3301      	adds	r3, #1
 8007912:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007914:	6a3b      	ldr	r3, [r7, #32]
 8007916:	3302      	adds	r3, #2
 8007918:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800791a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800791c:	3b01      	subs	r3, #1
 800791e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007922:	2b00      	cmp	r3, #0
 8007924:	d1e0      	bne.n	80078e8 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007926:	88bb      	ldrh	r3, [r7, #4]
 8007928:	f003 0301 	and.w	r3, r3, #1
 800792c:	b29b      	uxth	r3, r3
 800792e:	2b00      	cmp	r3, #0
 8007930:	d007      	beq.n	8007942 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8007932:	6a3b      	ldr	r3, [r7, #32]
 8007934:	881b      	ldrh	r3, [r3, #0]
 8007936:	b29b      	uxth	r3, r3
 8007938:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	b2da      	uxtb	r2, r3
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	701a      	strb	r2, [r3, #0]
  }
}
 8007942:	bf00      	nop
 8007944:	372c      	adds	r7, #44	@ 0x2c
 8007946:	46bd      	mov	sp, r7
 8007948:	bc80      	pop	{r7}
 800794a:	4770      	bx	lr

0800794c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b084      	sub	sp, #16
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	460b      	mov	r3, r1
 8007956:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007958:	2300      	movs	r3, #0
 800795a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	7c1b      	ldrb	r3, [r3, #16]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d115      	bne.n	8007990 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007964:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007968:	2202      	movs	r2, #2
 800796a:	2181      	movs	r1, #129	@ 0x81
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f001 fe2c 	bl	80095ca <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2201      	movs	r2, #1
 8007976:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007978:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800797c:	2202      	movs	r2, #2
 800797e:	2101      	movs	r1, #1
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f001 fe22 	bl	80095ca <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2201      	movs	r2, #1
 800798a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 800798e:	e012      	b.n	80079b6 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007990:	2340      	movs	r3, #64	@ 0x40
 8007992:	2202      	movs	r2, #2
 8007994:	2181      	movs	r1, #129	@ 0x81
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f001 fe17 	bl	80095ca <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2201      	movs	r2, #1
 80079a0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80079a2:	2340      	movs	r3, #64	@ 0x40
 80079a4:	2202      	movs	r2, #2
 80079a6:	2101      	movs	r1, #1
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f001 fe0e 	bl	80095ca <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2201      	movs	r2, #1
 80079b2:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80079b6:	2308      	movs	r3, #8
 80079b8:	2203      	movs	r2, #3
 80079ba:	2182      	movs	r1, #130	@ 0x82
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f001 fe04 	bl	80095ca <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2201      	movs	r2, #1
 80079c6:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80079c8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80079cc:	f001 ff24 	bl	8009818 <USBD_static_malloc>
 80079d0:	4602      	mov	r2, r0
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d102      	bne.n	80079e8 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80079e2:	2301      	movs	r3, #1
 80079e4:	73fb      	strb	r3, [r7, #15]
 80079e6:	e026      	b.n	8007a36 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079ee:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	2200      	movs	r2, #0
 80079fe:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	2200      	movs	r2, #0
 8007a06:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	7c1b      	ldrb	r3, [r3, #16]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d109      	bne.n	8007a26 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007a18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007a1c:	2101      	movs	r1, #1
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f001 fec4 	bl	80097ac <USBD_LL_PrepareReceive>
 8007a24:	e007      	b.n	8007a36 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007a2c:	2340      	movs	r3, #64	@ 0x40
 8007a2e:	2101      	movs	r1, #1
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f001 febb 	bl	80097ac <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3710      	adds	r7, #16
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b084      	sub	sp, #16
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	460b      	mov	r3, r1
 8007a4a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007a50:	2181      	movs	r1, #129	@ 0x81
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f001 fddf 	bl	8009616 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007a5e:	2101      	movs	r1, #1
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f001 fdd8 	bl	8009616 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007a6e:	2182      	movs	r1, #130	@ 0x82
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f001 fdd0 	bl	8009616 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d00e      	beq.n	8007aa4 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a96:	4618      	mov	r0, r3
 8007a98:	f001 feca 	bl	8009830 <USBD_static_free>
    pdev->pClassData = NULL;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8007aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3710      	adds	r7, #16
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}

08007aae <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007aae:	b580      	push	{r7, lr}
 8007ab0:	b086      	sub	sp, #24
 8007ab2:	af00      	add	r7, sp, #0
 8007ab4:	6078      	str	r0, [r7, #4]
 8007ab6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007abe:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	781b      	ldrb	r3, [r3, #0]
 8007ad0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d039      	beq.n	8007b4c <USBD_CDC_Setup+0x9e>
 8007ad8:	2b20      	cmp	r3, #32
 8007ada:	d17f      	bne.n	8007bdc <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	88db      	ldrh	r3, [r3, #6]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d029      	beq.n	8007b38 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	781b      	ldrb	r3, [r3, #0]
 8007ae8:	b25b      	sxtb	r3, r3
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	da11      	bge.n	8007b12 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007af4:	689b      	ldr	r3, [r3, #8]
 8007af6:	683a      	ldr	r2, [r7, #0]
 8007af8:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007afa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007afc:	683a      	ldr	r2, [r7, #0]
 8007afe:	88d2      	ldrh	r2, [r2, #6]
 8007b00:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007b02:	6939      	ldr	r1, [r7, #16]
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	88db      	ldrh	r3, [r3, #6]
 8007b08:	461a      	mov	r2, r3
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f001 f9d6 	bl	8008ebc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007b10:	e06b      	b.n	8007bea <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	785a      	ldrb	r2, [r3, #1]
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	88db      	ldrh	r3, [r3, #6]
 8007b20:	b2da      	uxtb	r2, r3
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007b28:	6939      	ldr	r1, [r7, #16]
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	88db      	ldrh	r3, [r3, #6]
 8007b2e:	461a      	mov	r2, r3
 8007b30:	6878      	ldr	r0, [r7, #4]
 8007b32:	f001 f9f1 	bl	8008f18 <USBD_CtlPrepareRx>
      break;
 8007b36:	e058      	b.n	8007bea <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007b3e:	689b      	ldr	r3, [r3, #8]
 8007b40:	683a      	ldr	r2, [r7, #0]
 8007b42:	7850      	ldrb	r0, [r2, #1]
 8007b44:	2200      	movs	r2, #0
 8007b46:	6839      	ldr	r1, [r7, #0]
 8007b48:	4798      	blx	r3
      break;
 8007b4a:	e04e      	b.n	8007bea <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	785b      	ldrb	r3, [r3, #1]
 8007b50:	2b0b      	cmp	r3, #11
 8007b52:	d02e      	beq.n	8007bb2 <USBD_CDC_Setup+0x104>
 8007b54:	2b0b      	cmp	r3, #11
 8007b56:	dc38      	bgt.n	8007bca <USBD_CDC_Setup+0x11c>
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d002      	beq.n	8007b62 <USBD_CDC_Setup+0xb4>
 8007b5c:	2b0a      	cmp	r3, #10
 8007b5e:	d014      	beq.n	8007b8a <USBD_CDC_Setup+0xdc>
 8007b60:	e033      	b.n	8007bca <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b68:	2b03      	cmp	r3, #3
 8007b6a:	d107      	bne.n	8007b7c <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007b6c:	f107 030c 	add.w	r3, r7, #12
 8007b70:	2202      	movs	r2, #2
 8007b72:	4619      	mov	r1, r3
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f001 f9a1 	bl	8008ebc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b7a:	e02e      	b.n	8007bda <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007b7c:	6839      	ldr	r1, [r7, #0]
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f001 f932 	bl	8008de8 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b84:	2302      	movs	r3, #2
 8007b86:	75fb      	strb	r3, [r7, #23]
          break;
 8007b88:	e027      	b.n	8007bda <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b90:	2b03      	cmp	r3, #3
 8007b92:	d107      	bne.n	8007ba4 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007b94:	f107 030f 	add.w	r3, r7, #15
 8007b98:	2201      	movs	r2, #1
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f001 f98d 	bl	8008ebc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007ba2:	e01a      	b.n	8007bda <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007ba4:	6839      	ldr	r1, [r7, #0]
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	f001 f91e 	bl	8008de8 <USBD_CtlError>
            ret = USBD_FAIL;
 8007bac:	2302      	movs	r3, #2
 8007bae:	75fb      	strb	r3, [r7, #23]
          break;
 8007bb0:	e013      	b.n	8007bda <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bb8:	2b03      	cmp	r3, #3
 8007bba:	d00d      	beq.n	8007bd8 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007bbc:	6839      	ldr	r1, [r7, #0]
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f001 f912 	bl	8008de8 <USBD_CtlError>
            ret = USBD_FAIL;
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007bc8:	e006      	b.n	8007bd8 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007bca:	6839      	ldr	r1, [r7, #0]
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f001 f90b 	bl	8008de8 <USBD_CtlError>
          ret = USBD_FAIL;
 8007bd2:	2302      	movs	r3, #2
 8007bd4:	75fb      	strb	r3, [r7, #23]
          break;
 8007bd6:	e000      	b.n	8007bda <USBD_CDC_Setup+0x12c>
          break;
 8007bd8:	bf00      	nop
      }
      break;
 8007bda:	e006      	b.n	8007bea <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007bdc:	6839      	ldr	r1, [r7, #0]
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f001 f902 	bl	8008de8 <USBD_CtlError>
      ret = USBD_FAIL;
 8007be4:	2302      	movs	r3, #2
 8007be6:	75fb      	strb	r3, [r7, #23]
      break;
 8007be8:	bf00      	nop
  }

  return ret;
 8007bea:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3718      	adds	r7, #24
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}

08007bf4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b084      	sub	sp, #16
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c06:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007c0e:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d03a      	beq.n	8007c90 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007c1a:	78fa      	ldrb	r2, [r7, #3]
 8007c1c:	6879      	ldr	r1, [r7, #4]
 8007c1e:	4613      	mov	r3, r2
 8007c20:	009b      	lsls	r3, r3, #2
 8007c22:	4413      	add	r3, r2
 8007c24:	009b      	lsls	r3, r3, #2
 8007c26:	440b      	add	r3, r1
 8007c28:	331c      	adds	r3, #28
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d029      	beq.n	8007c84 <USBD_CDC_DataIn+0x90>
 8007c30:	78fa      	ldrb	r2, [r7, #3]
 8007c32:	6879      	ldr	r1, [r7, #4]
 8007c34:	4613      	mov	r3, r2
 8007c36:	009b      	lsls	r3, r3, #2
 8007c38:	4413      	add	r3, r2
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	440b      	add	r3, r1
 8007c3e:	331c      	adds	r3, #28
 8007c40:	681a      	ldr	r2, [r3, #0]
 8007c42:	78f9      	ldrb	r1, [r7, #3]
 8007c44:	68b8      	ldr	r0, [r7, #8]
 8007c46:	460b      	mov	r3, r1
 8007c48:	009b      	lsls	r3, r3, #2
 8007c4a:	440b      	add	r3, r1
 8007c4c:	00db      	lsls	r3, r3, #3
 8007c4e:	4403      	add	r3, r0
 8007c50:	3338      	adds	r3, #56	@ 0x38
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	fbb2 f1f3 	udiv	r1, r2, r3
 8007c58:	fb01 f303 	mul.w	r3, r1, r3
 8007c5c:	1ad3      	subs	r3, r2, r3
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d110      	bne.n	8007c84 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007c62:	78fa      	ldrb	r2, [r7, #3]
 8007c64:	6879      	ldr	r1, [r7, #4]
 8007c66:	4613      	mov	r3, r2
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	4413      	add	r3, r2
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	440b      	add	r3, r1
 8007c70:	331c      	adds	r3, #28
 8007c72:	2200      	movs	r2, #0
 8007c74:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007c76:	78f9      	ldrb	r1, [r7, #3]
 8007c78:	2300      	movs	r3, #0
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f001 fd72 	bl	8009766 <USBD_LL_Transmit>
 8007c82:	e003      	b.n	8007c8c <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	e000      	b.n	8007c92 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007c90:	2302      	movs	r3, #2
  }
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3710      	adds	r7, #16
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}

08007c9a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c9a:	b580      	push	{r7, lr}
 8007c9c:	b084      	sub	sp, #16
 8007c9e:	af00      	add	r7, sp, #0
 8007ca0:	6078      	str	r0, [r7, #4]
 8007ca2:	460b      	mov	r3, r1
 8007ca4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cac:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007cae:	78fb      	ldrb	r3, [r7, #3]
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f001 fd9d 	bl	80097f2 <USBD_LL_GetRxDataSize>
 8007cb8:	4602      	mov	r2, r0
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00d      	beq.n	8007ce6 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007cd0:	68db      	ldr	r3, [r3, #12]
 8007cd2:	68fa      	ldr	r2, [r7, #12]
 8007cd4:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007cd8:	68fa      	ldr	r2, [r7, #12]
 8007cda:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007cde:	4611      	mov	r1, r2
 8007ce0:	4798      	blx	r3

    return USBD_OK;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	e000      	b.n	8007ce8 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007ce6:	2302      	movs	r3, #2
  }
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3710      	adds	r7, #16
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}

08007cf0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cfe:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d014      	beq.n	8007d34 <USBD_CDC_EP0_RxReady+0x44>
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007d10:	2bff      	cmp	r3, #255	@ 0xff
 8007d12:	d00f      	beq.n	8007d34 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	68fa      	ldr	r2, [r7, #12]
 8007d1e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007d22:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007d24:	68fa      	ldr	r2, [r7, #12]
 8007d26:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007d2a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	22ff      	movs	r2, #255	@ 0xff
 8007d30:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3710      	adds	r7, #16
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}
	...

08007d40 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b083      	sub	sp, #12
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2243      	movs	r2, #67	@ 0x43
 8007d4c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007d4e:	4b03      	ldr	r3, [pc, #12]	@ (8007d5c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	370c      	adds	r7, #12
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bc80      	pop	{r7}
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	200000a4 	.word	0x200000a4

08007d60 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2243      	movs	r2, #67	@ 0x43
 8007d6c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007d6e:	4b03      	ldr	r3, [pc, #12]	@ (8007d7c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	370c      	adds	r7, #12
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bc80      	pop	{r7}
 8007d78:	4770      	bx	lr
 8007d7a:	bf00      	nop
 8007d7c:	20000060 	.word	0x20000060

08007d80 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b083      	sub	sp, #12
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2243      	movs	r2, #67	@ 0x43
 8007d8c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007d8e:	4b03      	ldr	r3, [pc, #12]	@ (8007d9c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	370c      	adds	r7, #12
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bc80      	pop	{r7}
 8007d98:	4770      	bx	lr
 8007d9a:	bf00      	nop
 8007d9c:	200000e8 	.word	0x200000e8

08007da0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b083      	sub	sp, #12
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	220a      	movs	r2, #10
 8007dac:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007dae:	4b03      	ldr	r3, [pc, #12]	@ (8007dbc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	bc80      	pop	{r7}
 8007db8:	4770      	bx	lr
 8007dba:	bf00      	nop
 8007dbc:	2000001c 	.word	0x2000001c

08007dc0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b085      	sub	sp, #20
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
 8007dc8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007dca:	2302      	movs	r3, #2
 8007dcc:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d005      	beq.n	8007de0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	683a      	ldr	r2, [r7, #0]
 8007dd8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3714      	adds	r7, #20
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bc80      	pop	{r7}
 8007dea:	4770      	bx	lr

08007dec <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b087      	sub	sp, #28
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	60f8      	str	r0, [r7, #12]
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	4613      	mov	r3, r2
 8007df8:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e00:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007e02:	697b      	ldr	r3, [r7, #20]
 8007e04:	68ba      	ldr	r2, [r7, #8]
 8007e06:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007e0a:	88fa      	ldrh	r2, [r7, #6]
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8007e12:	2300      	movs	r3, #0
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	371c      	adds	r7, #28
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bc80      	pop	{r7}
 8007e1c:	4770      	bx	lr

08007e1e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007e1e:	b480      	push	{r7}
 8007e20:	b085      	sub	sp, #20
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
 8007e26:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e2e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	683a      	ldr	r2, [r7, #0]
 8007e34:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8007e38:	2300      	movs	r3, #0
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	3714      	adds	r7, #20
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bc80      	pop	{r7}
 8007e42:	4770      	bx	lr

08007e44 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b084      	sub	sp, #16
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e52:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d017      	beq.n	8007e8e <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	7c1b      	ldrb	r3, [r3, #16]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d109      	bne.n	8007e7a <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007e6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007e70:	2101      	movs	r1, #1
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f001 fc9a 	bl	80097ac <USBD_LL_PrepareReceive>
 8007e78:	e007      	b.n	8007e8a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007e80:	2340      	movs	r3, #64	@ 0x40
 8007e82:	2101      	movs	r1, #1
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f001 fc91 	bl	80097ac <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	e000      	b.n	8007e90 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007e8e:	2302      	movs	r3, #2
  }
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3710      	adds	r7, #16
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}

08007e98 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b084      	sub	sp, #16
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	4613      	mov	r3, r2
 8007ea4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d101      	bne.n	8007eb0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007eac:	2302      	movs	r3, #2
 8007eae:	e01a      	b.n	8007ee6 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d003      	beq.n	8007ec2 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d003      	beq.n	8007ed0 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	68ba      	ldr	r2, [r7, #8]
 8007ecc:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	79fa      	ldrb	r2, [r7, #7]
 8007edc:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007ede:	68f8      	ldr	r0, [r7, #12]
 8007ee0:	f001 fafe 	bl	80094e0 <USBD_LL_Init>

  return USBD_OK;
 8007ee4:	2300      	movs	r3, #0
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	3710      	adds	r7, #16
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}

08007eee <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007eee:	b480      	push	{r7}
 8007ef0:	b085      	sub	sp, #20
 8007ef2:	af00      	add	r7, sp, #0
 8007ef4:	6078      	str	r0, [r7, #4]
 8007ef6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d006      	beq.n	8007f10 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	683a      	ldr	r2, [r7, #0]
 8007f06:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	73fb      	strb	r3, [r7, #15]
 8007f0e:	e001      	b.n	8007f14 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007f10:	2302      	movs	r3, #2
 8007f12:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3714      	adds	r7, #20
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bc80      	pop	{r7}
 8007f1e:	4770      	bx	lr

08007f20 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b082      	sub	sp, #8
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f001 fb33 	bl	8009594 <USBD_LL_Start>

  return USBD_OK;
 8007f2e:	2300      	movs	r3, #0
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	3708      	adds	r7, #8
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b083      	sub	sp, #12
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007f40:	2300      	movs	r3, #0
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	370c      	adds	r7, #12
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bc80      	pop	{r7}
 8007f4a:	4770      	bx	lr

08007f4c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	460b      	mov	r3, r1
 8007f56:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007f58:	2302      	movs	r3, #2
 8007f5a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d00c      	beq.n	8007f80 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	78fa      	ldrb	r2, [r7, #3]
 8007f70:	4611      	mov	r1, r2
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	4798      	blx	r3
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d101      	bne.n	8007f80 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3710      	adds	r7, #16
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}

08007f8a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007f8a:	b580      	push	{r7, lr}
 8007f8c:	b082      	sub	sp, #8
 8007f8e:	af00      	add	r7, sp, #0
 8007f90:	6078      	str	r0, [r7, #4]
 8007f92:	460b      	mov	r3, r1
 8007f94:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	78fa      	ldrb	r2, [r7, #3]
 8007fa0:	4611      	mov	r1, r2
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	4798      	blx	r3

  return USBD_OK;
 8007fa6:	2300      	movs	r3, #0
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3708      	adds	r7, #8
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}

08007fb0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b082      	sub	sp, #8
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
 8007fb8:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007fc0:	6839      	ldr	r1, [r7, #0]
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f000 fed7 	bl	8008d76 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007fe4:	f003 031f 	and.w	r3, r3, #31
 8007fe8:	2b02      	cmp	r3, #2
 8007fea:	d016      	beq.n	800801a <USBD_LL_SetupStage+0x6a>
 8007fec:	2b02      	cmp	r3, #2
 8007fee:	d81c      	bhi.n	800802a <USBD_LL_SetupStage+0x7a>
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d002      	beq.n	8007ffa <USBD_LL_SetupStage+0x4a>
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d008      	beq.n	800800a <USBD_LL_SetupStage+0x5a>
 8007ff8:	e017      	b.n	800802a <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008000:	4619      	mov	r1, r3
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f000 f9ca 	bl	800839c <USBD_StdDevReq>
      break;
 8008008:	e01a      	b.n	8008040 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008010:	4619      	mov	r1, r3
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f000 fa2c 	bl	8008470 <USBD_StdItfReq>
      break;
 8008018:	e012      	b.n	8008040 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008020:	4619      	mov	r1, r3
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f000 fa6c 	bl	8008500 <USBD_StdEPReq>
      break;
 8008028:	e00a      	b.n	8008040 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8008030:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008034:	b2db      	uxtb	r3, r3
 8008036:	4619      	mov	r1, r3
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f001 fb0b 	bl	8009654 <USBD_LL_StallEP>
      break;
 800803e:	bf00      	nop
  }

  return USBD_OK;
 8008040:	2300      	movs	r3, #0
}
 8008042:	4618      	mov	r0, r3
 8008044:	3708      	adds	r7, #8
 8008046:	46bd      	mov	sp, r7
 8008048:	bd80      	pop	{r7, pc}

0800804a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800804a:	b580      	push	{r7, lr}
 800804c:	b086      	sub	sp, #24
 800804e:	af00      	add	r7, sp, #0
 8008050:	60f8      	str	r0, [r7, #12]
 8008052:	460b      	mov	r3, r1
 8008054:	607a      	str	r2, [r7, #4]
 8008056:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008058:	7afb      	ldrb	r3, [r7, #11]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d14b      	bne.n	80080f6 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008064:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800806c:	2b03      	cmp	r3, #3
 800806e:	d134      	bne.n	80080da <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	68da      	ldr	r2, [r3, #12]
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	691b      	ldr	r3, [r3, #16]
 8008078:	429a      	cmp	r2, r3
 800807a:	d919      	bls.n	80080b0 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	68da      	ldr	r2, [r3, #12]
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	691b      	ldr	r3, [r3, #16]
 8008084:	1ad2      	subs	r2, r2, r3
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	68da      	ldr	r2, [r3, #12]
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008092:	429a      	cmp	r2, r3
 8008094:	d203      	bcs.n	800809e <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800809a:	b29b      	uxth	r3, r3
 800809c:	e002      	b.n	80080a4 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80080a2:	b29b      	uxth	r3, r3
 80080a4:	461a      	mov	r2, r3
 80080a6:	6879      	ldr	r1, [r7, #4]
 80080a8:	68f8      	ldr	r0, [r7, #12]
 80080aa:	f000 ff53 	bl	8008f54 <USBD_CtlContinueRx>
 80080ae:	e038      	b.n	8008122 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080b6:	691b      	ldr	r3, [r3, #16]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d00a      	beq.n	80080d2 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80080c2:	2b03      	cmp	r3, #3
 80080c4:	d105      	bne.n	80080d2 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080cc:	691b      	ldr	r3, [r3, #16]
 80080ce:	68f8      	ldr	r0, [r7, #12]
 80080d0:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80080d2:	68f8      	ldr	r0, [r7, #12]
 80080d4:	f000 ff50 	bl	8008f78 <USBD_CtlSendStatus>
 80080d8:	e023      	b.n	8008122 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80080e0:	2b05      	cmp	r3, #5
 80080e2:	d11e      	bne.n	8008122 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2200      	movs	r2, #0
 80080e8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 80080ec:	2100      	movs	r1, #0
 80080ee:	68f8      	ldr	r0, [r7, #12]
 80080f0:	f001 fab0 	bl	8009654 <USBD_LL_StallEP>
 80080f4:	e015      	b.n	8008122 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080fc:	699b      	ldr	r3, [r3, #24]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d00d      	beq.n	800811e <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008108:	2b03      	cmp	r3, #3
 800810a:	d108      	bne.n	800811e <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008112:	699b      	ldr	r3, [r3, #24]
 8008114:	7afa      	ldrb	r2, [r7, #11]
 8008116:	4611      	mov	r1, r2
 8008118:	68f8      	ldr	r0, [r7, #12]
 800811a:	4798      	blx	r3
 800811c:	e001      	b.n	8008122 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800811e:	2302      	movs	r3, #2
 8008120:	e000      	b.n	8008124 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008122:	2300      	movs	r3, #0
}
 8008124:	4618      	mov	r0, r3
 8008126:	3718      	adds	r7, #24
 8008128:	46bd      	mov	sp, r7
 800812a:	bd80      	pop	{r7, pc}

0800812c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b086      	sub	sp, #24
 8008130:	af00      	add	r7, sp, #0
 8008132:	60f8      	str	r0, [r7, #12]
 8008134:	460b      	mov	r3, r1
 8008136:	607a      	str	r2, [r7, #4]
 8008138:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800813a:	7afb      	ldrb	r3, [r7, #11]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d17f      	bne.n	8008240 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	3314      	adds	r3, #20
 8008144:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800814c:	2b02      	cmp	r3, #2
 800814e:	d15c      	bne.n	800820a <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	68da      	ldr	r2, [r3, #12]
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	691b      	ldr	r3, [r3, #16]
 8008158:	429a      	cmp	r2, r3
 800815a:	d915      	bls.n	8008188 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	68da      	ldr	r2, [r3, #12]
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	691b      	ldr	r3, [r3, #16]
 8008164:	1ad2      	subs	r2, r2, r3
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	68db      	ldr	r3, [r3, #12]
 800816e:	b29b      	uxth	r3, r3
 8008170:	461a      	mov	r2, r3
 8008172:	6879      	ldr	r1, [r7, #4]
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	f000 febd 	bl	8008ef4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800817a:	2300      	movs	r3, #0
 800817c:	2200      	movs	r2, #0
 800817e:	2100      	movs	r1, #0
 8008180:	68f8      	ldr	r0, [r7, #12]
 8008182:	f001 fb13 	bl	80097ac <USBD_LL_PrepareReceive>
 8008186:	e04e      	b.n	8008226 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	697a      	ldr	r2, [r7, #20]
 800818e:	6912      	ldr	r2, [r2, #16]
 8008190:	fbb3 f1f2 	udiv	r1, r3, r2
 8008194:	fb01 f202 	mul.w	r2, r1, r2
 8008198:	1a9b      	subs	r3, r3, r2
 800819a:	2b00      	cmp	r3, #0
 800819c:	d11c      	bne.n	80081d8 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	689a      	ldr	r2, [r3, #8]
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80081a6:	429a      	cmp	r2, r3
 80081a8:	d316      	bcc.n	80081d8 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	689a      	ldr	r2, [r3, #8]
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80081b4:	429a      	cmp	r2, r3
 80081b6:	d20f      	bcs.n	80081d8 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80081b8:	2200      	movs	r2, #0
 80081ba:	2100      	movs	r1, #0
 80081bc:	68f8      	ldr	r0, [r7, #12]
 80081be:	f000 fe99 	bl	8008ef4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2200      	movs	r2, #0
 80081c6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80081ca:	2300      	movs	r3, #0
 80081cc:	2200      	movs	r2, #0
 80081ce:	2100      	movs	r1, #0
 80081d0:	68f8      	ldr	r0, [r7, #12]
 80081d2:	f001 faeb 	bl	80097ac <USBD_LL_PrepareReceive>
 80081d6:	e026      	b.n	8008226 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081de:	68db      	ldr	r3, [r3, #12]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d00a      	beq.n	80081fa <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80081ea:	2b03      	cmp	r3, #3
 80081ec:	d105      	bne.n	80081fa <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081f4:	68db      	ldr	r3, [r3, #12]
 80081f6:	68f8      	ldr	r0, [r7, #12]
 80081f8:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80081fa:	2180      	movs	r1, #128	@ 0x80
 80081fc:	68f8      	ldr	r0, [r7, #12]
 80081fe:	f001 fa29 	bl	8009654 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008202:	68f8      	ldr	r0, [r7, #12]
 8008204:	f000 fecb 	bl	8008f9e <USBD_CtlReceiveStatus>
 8008208:	e00d      	b.n	8008226 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008210:	2b04      	cmp	r3, #4
 8008212:	d004      	beq.n	800821e <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800821a:	2b00      	cmp	r3, #0
 800821c:	d103      	bne.n	8008226 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800821e:	2180      	movs	r1, #128	@ 0x80
 8008220:	68f8      	ldr	r0, [r7, #12]
 8008222:	f001 fa17 	bl	8009654 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800822c:	2b01      	cmp	r3, #1
 800822e:	d11d      	bne.n	800826c <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008230:	68f8      	ldr	r0, [r7, #12]
 8008232:	f7ff fe81 	bl	8007f38 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2200      	movs	r2, #0
 800823a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800823e:	e015      	b.n	800826c <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008246:	695b      	ldr	r3, [r3, #20]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d00d      	beq.n	8008268 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008252:	2b03      	cmp	r3, #3
 8008254:	d108      	bne.n	8008268 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800825c:	695b      	ldr	r3, [r3, #20]
 800825e:	7afa      	ldrb	r2, [r7, #11]
 8008260:	4611      	mov	r1, r2
 8008262:	68f8      	ldr	r0, [r7, #12]
 8008264:	4798      	blx	r3
 8008266:	e001      	b.n	800826c <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008268:	2302      	movs	r3, #2
 800826a:	e000      	b.n	800826e <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800826c:	2300      	movs	r3, #0
}
 800826e:	4618      	mov	r0, r3
 8008270:	3718      	adds	r7, #24
 8008272:	46bd      	mov	sp, r7
 8008274:	bd80      	pop	{r7, pc}

08008276 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008276:	b580      	push	{r7, lr}
 8008278:	b082      	sub	sp, #8
 800827a:	af00      	add	r7, sp, #0
 800827c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800827e:	2340      	movs	r3, #64	@ 0x40
 8008280:	2200      	movs	r2, #0
 8008282:	2100      	movs	r1, #0
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f001 f9a0 	bl	80095ca <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2201      	movs	r2, #1
 800828e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2240      	movs	r2, #64	@ 0x40
 8008296:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800829a:	2340      	movs	r3, #64	@ 0x40
 800829c:	2200      	movs	r2, #0
 800829e:	2180      	movs	r1, #128	@ 0x80
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f001 f992 	bl	80095ca <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2201      	movs	r2, #1
 80082aa:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2240      	movs	r2, #64	@ 0x40
 80082b0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2201      	movs	r2, #1
 80082b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2200      	movs	r2, #0
 80082be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2200      	movs	r2, #0
 80082c6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2200      	movs	r2, #0
 80082cc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d009      	beq.n	80082ee <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	6852      	ldr	r2, [r2, #4]
 80082e6:	b2d2      	uxtb	r2, r2
 80082e8:	4611      	mov	r1, r2
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	4798      	blx	r3
  }

  return USBD_OK;
 80082ee:	2300      	movs	r3, #0
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3708      	adds	r7, #8
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b083      	sub	sp, #12
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	460b      	mov	r3, r1
 8008302:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	78fa      	ldrb	r2, [r7, #3]
 8008308:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800830a:	2300      	movs	r3, #0
}
 800830c:	4618      	mov	r0, r3
 800830e:	370c      	adds	r7, #12
 8008310:	46bd      	mov	sp, r7
 8008312:	bc80      	pop	{r7}
 8008314:	4770      	bx	lr

08008316 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008316:	b480      	push	{r7}
 8008318:	b083      	sub	sp, #12
 800831a:	af00      	add	r7, sp, #0
 800831c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2204      	movs	r2, #4
 800832e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008332:	2300      	movs	r3, #0
}
 8008334:	4618      	mov	r0, r3
 8008336:	370c      	adds	r7, #12
 8008338:	46bd      	mov	sp, r7
 800833a:	bc80      	pop	{r7}
 800833c:	4770      	bx	lr

0800833e <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800833e:	b480      	push	{r7}
 8008340:	b083      	sub	sp, #12
 8008342:	af00      	add	r7, sp, #0
 8008344:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800834c:	2b04      	cmp	r3, #4
 800834e:	d105      	bne.n	800835c <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800835c:	2300      	movs	r3, #0
}
 800835e:	4618      	mov	r0, r3
 8008360:	370c      	adds	r7, #12
 8008362:	46bd      	mov	sp, r7
 8008364:	bc80      	pop	{r7}
 8008366:	4770      	bx	lr

08008368 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b082      	sub	sp, #8
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008376:	2b03      	cmp	r3, #3
 8008378:	d10b      	bne.n	8008392 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008380:	69db      	ldr	r3, [r3, #28]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d005      	beq.n	8008392 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800838c:	69db      	ldr	r3, [r3, #28]
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008392:	2300      	movs	r3, #0
}
 8008394:	4618      	mov	r0, r3
 8008396:	3708      	adds	r7, #8
 8008398:	46bd      	mov	sp, r7
 800839a:	bd80      	pop	{r7, pc}

0800839c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b084      	sub	sp, #16
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80083a6:	2300      	movs	r3, #0
 80083a8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	781b      	ldrb	r3, [r3, #0]
 80083ae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80083b2:	2b40      	cmp	r3, #64	@ 0x40
 80083b4:	d005      	beq.n	80083c2 <USBD_StdDevReq+0x26>
 80083b6:	2b40      	cmp	r3, #64	@ 0x40
 80083b8:	d84f      	bhi.n	800845a <USBD_StdDevReq+0xbe>
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d009      	beq.n	80083d2 <USBD_StdDevReq+0x36>
 80083be:	2b20      	cmp	r3, #32
 80083c0:	d14b      	bne.n	800845a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	6839      	ldr	r1, [r7, #0]
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	4798      	blx	r3
      break;
 80083d0:	e048      	b.n	8008464 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	785b      	ldrb	r3, [r3, #1]
 80083d6:	2b09      	cmp	r3, #9
 80083d8:	d839      	bhi.n	800844e <USBD_StdDevReq+0xb2>
 80083da:	a201      	add	r2, pc, #4	@ (adr r2, 80083e0 <USBD_StdDevReq+0x44>)
 80083dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083e0:	08008431 	.word	0x08008431
 80083e4:	08008445 	.word	0x08008445
 80083e8:	0800844f 	.word	0x0800844f
 80083ec:	0800843b 	.word	0x0800843b
 80083f0:	0800844f 	.word	0x0800844f
 80083f4:	08008413 	.word	0x08008413
 80083f8:	08008409 	.word	0x08008409
 80083fc:	0800844f 	.word	0x0800844f
 8008400:	08008427 	.word	0x08008427
 8008404:	0800841d 	.word	0x0800841d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008408:	6839      	ldr	r1, [r7, #0]
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 f9dc 	bl	80087c8 <USBD_GetDescriptor>
          break;
 8008410:	e022      	b.n	8008458 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008412:	6839      	ldr	r1, [r7, #0]
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 fb3f 	bl	8008a98 <USBD_SetAddress>
          break;
 800841a:	e01d      	b.n	8008458 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800841c:	6839      	ldr	r1, [r7, #0]
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f000 fb7e 	bl	8008b20 <USBD_SetConfig>
          break;
 8008424:	e018      	b.n	8008458 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008426:	6839      	ldr	r1, [r7, #0]
 8008428:	6878      	ldr	r0, [r7, #4]
 800842a:	f000 fc07 	bl	8008c3c <USBD_GetConfig>
          break;
 800842e:	e013      	b.n	8008458 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008430:	6839      	ldr	r1, [r7, #0]
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f000 fc37 	bl	8008ca6 <USBD_GetStatus>
          break;
 8008438:	e00e      	b.n	8008458 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800843a:	6839      	ldr	r1, [r7, #0]
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f000 fc65 	bl	8008d0c <USBD_SetFeature>
          break;
 8008442:	e009      	b.n	8008458 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008444:	6839      	ldr	r1, [r7, #0]
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f000 fc74 	bl	8008d34 <USBD_ClrFeature>
          break;
 800844c:	e004      	b.n	8008458 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800844e:	6839      	ldr	r1, [r7, #0]
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f000 fcc9 	bl	8008de8 <USBD_CtlError>
          break;
 8008456:	bf00      	nop
      }
      break;
 8008458:	e004      	b.n	8008464 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800845a:	6839      	ldr	r1, [r7, #0]
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 fcc3 	bl	8008de8 <USBD_CtlError>
      break;
 8008462:	bf00      	nop
  }

  return ret;
 8008464:	7bfb      	ldrb	r3, [r7, #15]
}
 8008466:	4618      	mov	r0, r3
 8008468:	3710      	adds	r7, #16
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}
 800846e:	bf00      	nop

08008470 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800847a:	2300      	movs	r3, #0
 800847c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	781b      	ldrb	r3, [r3, #0]
 8008482:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008486:	2b40      	cmp	r3, #64	@ 0x40
 8008488:	d005      	beq.n	8008496 <USBD_StdItfReq+0x26>
 800848a:	2b40      	cmp	r3, #64	@ 0x40
 800848c:	d82e      	bhi.n	80084ec <USBD_StdItfReq+0x7c>
 800848e:	2b00      	cmp	r3, #0
 8008490:	d001      	beq.n	8008496 <USBD_StdItfReq+0x26>
 8008492:	2b20      	cmp	r3, #32
 8008494:	d12a      	bne.n	80084ec <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800849c:	3b01      	subs	r3, #1
 800849e:	2b02      	cmp	r3, #2
 80084a0:	d81d      	bhi.n	80084de <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	889b      	ldrh	r3, [r3, #4]
 80084a6:	b2db      	uxtb	r3, r3
 80084a8:	2b01      	cmp	r3, #1
 80084aa:	d813      	bhi.n	80084d4 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084b2:	689b      	ldr	r3, [r3, #8]
 80084b4:	6839      	ldr	r1, [r7, #0]
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	4798      	blx	r3
 80084ba:	4603      	mov	r3, r0
 80084bc:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	88db      	ldrh	r3, [r3, #6]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d110      	bne.n	80084e8 <USBD_StdItfReq+0x78>
 80084c6:	7bfb      	ldrb	r3, [r7, #15]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d10d      	bne.n	80084e8 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80084cc:	6878      	ldr	r0, [r7, #4]
 80084ce:	f000 fd53 	bl	8008f78 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80084d2:	e009      	b.n	80084e8 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80084d4:	6839      	ldr	r1, [r7, #0]
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 fc86 	bl	8008de8 <USBD_CtlError>
          break;
 80084dc:	e004      	b.n	80084e8 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80084de:	6839      	ldr	r1, [r7, #0]
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 fc81 	bl	8008de8 <USBD_CtlError>
          break;
 80084e6:	e000      	b.n	80084ea <USBD_StdItfReq+0x7a>
          break;
 80084e8:	bf00      	nop
      }
      break;
 80084ea:	e004      	b.n	80084f6 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80084ec:	6839      	ldr	r1, [r7, #0]
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 fc7a 	bl	8008de8 <USBD_CtlError>
      break;
 80084f4:	bf00      	nop
  }

  return USBD_OK;
 80084f6:	2300      	movs	r3, #0
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3710      	adds	r7, #16
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}

08008500 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b084      	sub	sp, #16
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800850a:	2300      	movs	r3, #0
 800850c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	889b      	ldrh	r3, [r3, #4]
 8008512:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	781b      	ldrb	r3, [r3, #0]
 8008518:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800851c:	2b40      	cmp	r3, #64	@ 0x40
 800851e:	d007      	beq.n	8008530 <USBD_StdEPReq+0x30>
 8008520:	2b40      	cmp	r3, #64	@ 0x40
 8008522:	f200 8146 	bhi.w	80087b2 <USBD_StdEPReq+0x2b2>
 8008526:	2b00      	cmp	r3, #0
 8008528:	d00a      	beq.n	8008540 <USBD_StdEPReq+0x40>
 800852a:	2b20      	cmp	r3, #32
 800852c:	f040 8141 	bne.w	80087b2 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008536:	689b      	ldr	r3, [r3, #8]
 8008538:	6839      	ldr	r1, [r7, #0]
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	4798      	blx	r3
      break;
 800853e:	e13d      	b.n	80087bc <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008548:	2b20      	cmp	r3, #32
 800854a:	d10a      	bne.n	8008562 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	6839      	ldr	r1, [r7, #0]
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	4798      	blx	r3
 800855a:	4603      	mov	r3, r0
 800855c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800855e:	7bfb      	ldrb	r3, [r7, #15]
 8008560:	e12d      	b.n	80087be <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	785b      	ldrb	r3, [r3, #1]
 8008566:	2b03      	cmp	r3, #3
 8008568:	d007      	beq.n	800857a <USBD_StdEPReq+0x7a>
 800856a:	2b03      	cmp	r3, #3
 800856c:	f300 811b 	bgt.w	80087a6 <USBD_StdEPReq+0x2a6>
 8008570:	2b00      	cmp	r3, #0
 8008572:	d072      	beq.n	800865a <USBD_StdEPReq+0x15a>
 8008574:	2b01      	cmp	r3, #1
 8008576:	d03a      	beq.n	80085ee <USBD_StdEPReq+0xee>
 8008578:	e115      	b.n	80087a6 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008580:	2b02      	cmp	r3, #2
 8008582:	d002      	beq.n	800858a <USBD_StdEPReq+0x8a>
 8008584:	2b03      	cmp	r3, #3
 8008586:	d015      	beq.n	80085b4 <USBD_StdEPReq+0xb4>
 8008588:	e02b      	b.n	80085e2 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800858a:	7bbb      	ldrb	r3, [r7, #14]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d00c      	beq.n	80085aa <USBD_StdEPReq+0xaa>
 8008590:	7bbb      	ldrb	r3, [r7, #14]
 8008592:	2b80      	cmp	r3, #128	@ 0x80
 8008594:	d009      	beq.n	80085aa <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008596:	7bbb      	ldrb	r3, [r7, #14]
 8008598:	4619      	mov	r1, r3
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f001 f85a 	bl	8009654 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80085a0:	2180      	movs	r1, #128	@ 0x80
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f001 f856 	bl	8009654 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80085a8:	e020      	b.n	80085ec <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80085aa:	6839      	ldr	r1, [r7, #0]
 80085ac:	6878      	ldr	r0, [r7, #4]
 80085ae:	f000 fc1b 	bl	8008de8 <USBD_CtlError>
              break;
 80085b2:	e01b      	b.n	80085ec <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	885b      	ldrh	r3, [r3, #2]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d10e      	bne.n	80085da <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80085bc:	7bbb      	ldrb	r3, [r7, #14]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d00b      	beq.n	80085da <USBD_StdEPReq+0xda>
 80085c2:	7bbb      	ldrb	r3, [r7, #14]
 80085c4:	2b80      	cmp	r3, #128	@ 0x80
 80085c6:	d008      	beq.n	80085da <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	88db      	ldrh	r3, [r3, #6]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d104      	bne.n	80085da <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80085d0:	7bbb      	ldrb	r3, [r7, #14]
 80085d2:	4619      	mov	r1, r3
 80085d4:	6878      	ldr	r0, [r7, #4]
 80085d6:	f001 f83d 	bl	8009654 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f000 fccc 	bl	8008f78 <USBD_CtlSendStatus>

              break;
 80085e0:	e004      	b.n	80085ec <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80085e2:	6839      	ldr	r1, [r7, #0]
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f000 fbff 	bl	8008de8 <USBD_CtlError>
              break;
 80085ea:	bf00      	nop
          }
          break;
 80085ec:	e0e0      	b.n	80087b0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085f4:	2b02      	cmp	r3, #2
 80085f6:	d002      	beq.n	80085fe <USBD_StdEPReq+0xfe>
 80085f8:	2b03      	cmp	r3, #3
 80085fa:	d015      	beq.n	8008628 <USBD_StdEPReq+0x128>
 80085fc:	e026      	b.n	800864c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085fe:	7bbb      	ldrb	r3, [r7, #14]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d00c      	beq.n	800861e <USBD_StdEPReq+0x11e>
 8008604:	7bbb      	ldrb	r3, [r7, #14]
 8008606:	2b80      	cmp	r3, #128	@ 0x80
 8008608:	d009      	beq.n	800861e <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800860a:	7bbb      	ldrb	r3, [r7, #14]
 800860c:	4619      	mov	r1, r3
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f001 f820 	bl	8009654 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008614:	2180      	movs	r1, #128	@ 0x80
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f001 f81c 	bl	8009654 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800861c:	e01c      	b.n	8008658 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800861e:	6839      	ldr	r1, [r7, #0]
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 fbe1 	bl	8008de8 <USBD_CtlError>
              break;
 8008626:	e017      	b.n	8008658 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	885b      	ldrh	r3, [r3, #2]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d112      	bne.n	8008656 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008630:	7bbb      	ldrb	r3, [r7, #14]
 8008632:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008636:	2b00      	cmp	r3, #0
 8008638:	d004      	beq.n	8008644 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800863a:	7bbb      	ldrb	r3, [r7, #14]
 800863c:	4619      	mov	r1, r3
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f001 f827 	bl	8009692 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f000 fc97 	bl	8008f78 <USBD_CtlSendStatus>
              }
              break;
 800864a:	e004      	b.n	8008656 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800864c:	6839      	ldr	r1, [r7, #0]
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f000 fbca 	bl	8008de8 <USBD_CtlError>
              break;
 8008654:	e000      	b.n	8008658 <USBD_StdEPReq+0x158>
              break;
 8008656:	bf00      	nop
          }
          break;
 8008658:	e0aa      	b.n	80087b0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008660:	2b02      	cmp	r3, #2
 8008662:	d002      	beq.n	800866a <USBD_StdEPReq+0x16a>
 8008664:	2b03      	cmp	r3, #3
 8008666:	d032      	beq.n	80086ce <USBD_StdEPReq+0x1ce>
 8008668:	e097      	b.n	800879a <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800866a:	7bbb      	ldrb	r3, [r7, #14]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d007      	beq.n	8008680 <USBD_StdEPReq+0x180>
 8008670:	7bbb      	ldrb	r3, [r7, #14]
 8008672:	2b80      	cmp	r3, #128	@ 0x80
 8008674:	d004      	beq.n	8008680 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8008676:	6839      	ldr	r1, [r7, #0]
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f000 fbb5 	bl	8008de8 <USBD_CtlError>
                break;
 800867e:	e091      	b.n	80087a4 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008680:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008684:	2b00      	cmp	r3, #0
 8008686:	da0b      	bge.n	80086a0 <USBD_StdEPReq+0x1a0>
 8008688:	7bbb      	ldrb	r3, [r7, #14]
 800868a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800868e:	4613      	mov	r3, r2
 8008690:	009b      	lsls	r3, r3, #2
 8008692:	4413      	add	r3, r2
 8008694:	009b      	lsls	r3, r3, #2
 8008696:	3310      	adds	r3, #16
 8008698:	687a      	ldr	r2, [r7, #4]
 800869a:	4413      	add	r3, r2
 800869c:	3304      	adds	r3, #4
 800869e:	e00b      	b.n	80086b8 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80086a0:	7bbb      	ldrb	r3, [r7, #14]
 80086a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80086a6:	4613      	mov	r3, r2
 80086a8:	009b      	lsls	r3, r3, #2
 80086aa:	4413      	add	r3, r2
 80086ac:	009b      	lsls	r3, r3, #2
 80086ae:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80086b2:	687a      	ldr	r2, [r7, #4]
 80086b4:	4413      	add	r3, r2
 80086b6:	3304      	adds	r3, #4
 80086b8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	2200      	movs	r2, #0
 80086be:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	2202      	movs	r2, #2
 80086c4:	4619      	mov	r1, r3
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f000 fbf8 	bl	8008ebc <USBD_CtlSendData>
              break;
 80086cc:	e06a      	b.n	80087a4 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80086ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	da11      	bge.n	80086fa <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80086d6:	7bbb      	ldrb	r3, [r7, #14]
 80086d8:	f003 020f 	and.w	r2, r3, #15
 80086dc:	6879      	ldr	r1, [r7, #4]
 80086de:	4613      	mov	r3, r2
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	4413      	add	r3, r2
 80086e4:	009b      	lsls	r3, r3, #2
 80086e6:	440b      	add	r3, r1
 80086e8:	3318      	adds	r3, #24
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d117      	bne.n	8008720 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80086f0:	6839      	ldr	r1, [r7, #0]
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f000 fb78 	bl	8008de8 <USBD_CtlError>
                  break;
 80086f8:	e054      	b.n	80087a4 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80086fa:	7bbb      	ldrb	r3, [r7, #14]
 80086fc:	f003 020f 	and.w	r2, r3, #15
 8008700:	6879      	ldr	r1, [r7, #4]
 8008702:	4613      	mov	r3, r2
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	4413      	add	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	440b      	add	r3, r1
 800870c:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d104      	bne.n	8008720 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008716:	6839      	ldr	r1, [r7, #0]
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f000 fb65 	bl	8008de8 <USBD_CtlError>
                  break;
 800871e:	e041      	b.n	80087a4 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008720:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008724:	2b00      	cmp	r3, #0
 8008726:	da0b      	bge.n	8008740 <USBD_StdEPReq+0x240>
 8008728:	7bbb      	ldrb	r3, [r7, #14]
 800872a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800872e:	4613      	mov	r3, r2
 8008730:	009b      	lsls	r3, r3, #2
 8008732:	4413      	add	r3, r2
 8008734:	009b      	lsls	r3, r3, #2
 8008736:	3310      	adds	r3, #16
 8008738:	687a      	ldr	r2, [r7, #4]
 800873a:	4413      	add	r3, r2
 800873c:	3304      	adds	r3, #4
 800873e:	e00b      	b.n	8008758 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008740:	7bbb      	ldrb	r3, [r7, #14]
 8008742:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008746:	4613      	mov	r3, r2
 8008748:	009b      	lsls	r3, r3, #2
 800874a:	4413      	add	r3, r2
 800874c:	009b      	lsls	r3, r3, #2
 800874e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	4413      	add	r3, r2
 8008756:	3304      	adds	r3, #4
 8008758:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800875a:	7bbb      	ldrb	r3, [r7, #14]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d002      	beq.n	8008766 <USBD_StdEPReq+0x266>
 8008760:	7bbb      	ldrb	r3, [r7, #14]
 8008762:	2b80      	cmp	r3, #128	@ 0x80
 8008764:	d103      	bne.n	800876e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	2200      	movs	r2, #0
 800876a:	601a      	str	r2, [r3, #0]
 800876c:	e00e      	b.n	800878c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800876e:	7bbb      	ldrb	r3, [r7, #14]
 8008770:	4619      	mov	r1, r3
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 ffac 	bl	80096d0 <USBD_LL_IsStallEP>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d003      	beq.n	8008786 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	2201      	movs	r2, #1
 8008782:	601a      	str	r2, [r3, #0]
 8008784:	e002      	b.n	800878c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	2200      	movs	r2, #0
 800878a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	2202      	movs	r2, #2
 8008790:	4619      	mov	r1, r3
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f000 fb92 	bl	8008ebc <USBD_CtlSendData>
              break;
 8008798:	e004      	b.n	80087a4 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800879a:	6839      	ldr	r1, [r7, #0]
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f000 fb23 	bl	8008de8 <USBD_CtlError>
              break;
 80087a2:	bf00      	nop
          }
          break;
 80087a4:	e004      	b.n	80087b0 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80087a6:	6839      	ldr	r1, [r7, #0]
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f000 fb1d 	bl	8008de8 <USBD_CtlError>
          break;
 80087ae:	bf00      	nop
      }
      break;
 80087b0:	e004      	b.n	80087bc <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80087b2:	6839      	ldr	r1, [r7, #0]
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f000 fb17 	bl	8008de8 <USBD_CtlError>
      break;
 80087ba:	bf00      	nop
  }

  return ret;
 80087bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80087be:	4618      	mov	r0, r3
 80087c0:	3710      	adds	r7, #16
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}
	...

080087c8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b084      	sub	sp, #16
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
 80087d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80087d2:	2300      	movs	r3, #0
 80087d4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80087d6:	2300      	movs	r3, #0
 80087d8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80087da:	2300      	movs	r3, #0
 80087dc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	885b      	ldrh	r3, [r3, #2]
 80087e2:	0a1b      	lsrs	r3, r3, #8
 80087e4:	b29b      	uxth	r3, r3
 80087e6:	3b01      	subs	r3, #1
 80087e8:	2b06      	cmp	r3, #6
 80087ea:	f200 8128 	bhi.w	8008a3e <USBD_GetDescriptor+0x276>
 80087ee:	a201      	add	r2, pc, #4	@ (adr r2, 80087f4 <USBD_GetDescriptor+0x2c>)
 80087f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087f4:	08008811 	.word	0x08008811
 80087f8:	08008829 	.word	0x08008829
 80087fc:	08008869 	.word	0x08008869
 8008800:	08008a3f 	.word	0x08008a3f
 8008804:	08008a3f 	.word	0x08008a3f
 8008808:	080089df 	.word	0x080089df
 800880c:	08008a0b 	.word	0x08008a0b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	687a      	ldr	r2, [r7, #4]
 800881a:	7c12      	ldrb	r2, [r2, #16]
 800881c:	f107 0108 	add.w	r1, r7, #8
 8008820:	4610      	mov	r0, r2
 8008822:	4798      	blx	r3
 8008824:	60f8      	str	r0, [r7, #12]
      break;
 8008826:	e112      	b.n	8008a4e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	7c1b      	ldrb	r3, [r3, #16]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d10d      	bne.n	800884c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008838:	f107 0208 	add.w	r2, r7, #8
 800883c:	4610      	mov	r0, r2
 800883e:	4798      	blx	r3
 8008840:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	3301      	adds	r3, #1
 8008846:	2202      	movs	r2, #2
 8008848:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800884a:	e100      	b.n	8008a4e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008854:	f107 0208 	add.w	r2, r7, #8
 8008858:	4610      	mov	r0, r2
 800885a:	4798      	blx	r3
 800885c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	3301      	adds	r3, #1
 8008862:	2202      	movs	r2, #2
 8008864:	701a      	strb	r2, [r3, #0]
      break;
 8008866:	e0f2      	b.n	8008a4e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	885b      	ldrh	r3, [r3, #2]
 800886c:	b2db      	uxtb	r3, r3
 800886e:	2b05      	cmp	r3, #5
 8008870:	f200 80ac 	bhi.w	80089cc <USBD_GetDescriptor+0x204>
 8008874:	a201      	add	r2, pc, #4	@ (adr r2, 800887c <USBD_GetDescriptor+0xb4>)
 8008876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800887a:	bf00      	nop
 800887c:	08008895 	.word	0x08008895
 8008880:	080088c9 	.word	0x080088c9
 8008884:	080088fd 	.word	0x080088fd
 8008888:	08008931 	.word	0x08008931
 800888c:	08008965 	.word	0x08008965
 8008890:	08008999 	.word	0x08008999
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d00b      	beq.n	80088b8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80088a6:	685b      	ldr	r3, [r3, #4]
 80088a8:	687a      	ldr	r2, [r7, #4]
 80088aa:	7c12      	ldrb	r2, [r2, #16]
 80088ac:	f107 0108 	add.w	r1, r7, #8
 80088b0:	4610      	mov	r0, r2
 80088b2:	4798      	blx	r3
 80088b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088b6:	e091      	b.n	80089dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088b8:	6839      	ldr	r1, [r7, #0]
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f000 fa94 	bl	8008de8 <USBD_CtlError>
            err++;
 80088c0:	7afb      	ldrb	r3, [r7, #11]
 80088c2:	3301      	adds	r3, #1
 80088c4:	72fb      	strb	r3, [r7, #11]
          break;
 80088c6:	e089      	b.n	80089dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80088ce:	689b      	ldr	r3, [r3, #8]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d00b      	beq.n	80088ec <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80088da:	689b      	ldr	r3, [r3, #8]
 80088dc:	687a      	ldr	r2, [r7, #4]
 80088de:	7c12      	ldrb	r2, [r2, #16]
 80088e0:	f107 0108 	add.w	r1, r7, #8
 80088e4:	4610      	mov	r0, r2
 80088e6:	4798      	blx	r3
 80088e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088ea:	e077      	b.n	80089dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088ec:	6839      	ldr	r1, [r7, #0]
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f000 fa7a 	bl	8008de8 <USBD_CtlError>
            err++;
 80088f4:	7afb      	ldrb	r3, [r7, #11]
 80088f6:	3301      	adds	r3, #1
 80088f8:	72fb      	strb	r3, [r7, #11]
          break;
 80088fa:	e06f      	b.n	80089dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008902:	68db      	ldr	r3, [r3, #12]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d00b      	beq.n	8008920 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800890e:	68db      	ldr	r3, [r3, #12]
 8008910:	687a      	ldr	r2, [r7, #4]
 8008912:	7c12      	ldrb	r2, [r2, #16]
 8008914:	f107 0108 	add.w	r1, r7, #8
 8008918:	4610      	mov	r0, r2
 800891a:	4798      	blx	r3
 800891c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800891e:	e05d      	b.n	80089dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008920:	6839      	ldr	r1, [r7, #0]
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 fa60 	bl	8008de8 <USBD_CtlError>
            err++;
 8008928:	7afb      	ldrb	r3, [r7, #11]
 800892a:	3301      	adds	r3, #1
 800892c:	72fb      	strb	r3, [r7, #11]
          break;
 800892e:	e055      	b.n	80089dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008936:	691b      	ldr	r3, [r3, #16]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d00b      	beq.n	8008954 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008942:	691b      	ldr	r3, [r3, #16]
 8008944:	687a      	ldr	r2, [r7, #4]
 8008946:	7c12      	ldrb	r2, [r2, #16]
 8008948:	f107 0108 	add.w	r1, r7, #8
 800894c:	4610      	mov	r0, r2
 800894e:	4798      	blx	r3
 8008950:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008952:	e043      	b.n	80089dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008954:	6839      	ldr	r1, [r7, #0]
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 fa46 	bl	8008de8 <USBD_CtlError>
            err++;
 800895c:	7afb      	ldrb	r3, [r7, #11]
 800895e:	3301      	adds	r3, #1
 8008960:	72fb      	strb	r3, [r7, #11]
          break;
 8008962:	e03b      	b.n	80089dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800896a:	695b      	ldr	r3, [r3, #20]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d00b      	beq.n	8008988 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008976:	695b      	ldr	r3, [r3, #20]
 8008978:	687a      	ldr	r2, [r7, #4]
 800897a:	7c12      	ldrb	r2, [r2, #16]
 800897c:	f107 0108 	add.w	r1, r7, #8
 8008980:	4610      	mov	r0, r2
 8008982:	4798      	blx	r3
 8008984:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008986:	e029      	b.n	80089dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008988:	6839      	ldr	r1, [r7, #0]
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f000 fa2c 	bl	8008de8 <USBD_CtlError>
            err++;
 8008990:	7afb      	ldrb	r3, [r7, #11]
 8008992:	3301      	adds	r3, #1
 8008994:	72fb      	strb	r3, [r7, #11]
          break;
 8008996:	e021      	b.n	80089dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800899e:	699b      	ldr	r3, [r3, #24]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d00b      	beq.n	80089bc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80089aa:	699b      	ldr	r3, [r3, #24]
 80089ac:	687a      	ldr	r2, [r7, #4]
 80089ae:	7c12      	ldrb	r2, [r2, #16]
 80089b0:	f107 0108 	add.w	r1, r7, #8
 80089b4:	4610      	mov	r0, r2
 80089b6:	4798      	blx	r3
 80089b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089ba:	e00f      	b.n	80089dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089bc:	6839      	ldr	r1, [r7, #0]
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 fa12 	bl	8008de8 <USBD_CtlError>
            err++;
 80089c4:	7afb      	ldrb	r3, [r7, #11]
 80089c6:	3301      	adds	r3, #1
 80089c8:	72fb      	strb	r3, [r7, #11]
          break;
 80089ca:	e007      	b.n	80089dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80089cc:	6839      	ldr	r1, [r7, #0]
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f000 fa0a 	bl	8008de8 <USBD_CtlError>
          err++;
 80089d4:	7afb      	ldrb	r3, [r7, #11]
 80089d6:	3301      	adds	r3, #1
 80089d8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80089da:	e038      	b.n	8008a4e <USBD_GetDescriptor+0x286>
 80089dc:	e037      	b.n	8008a4e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	7c1b      	ldrb	r3, [r3, #16]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d109      	bne.n	80089fa <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089ee:	f107 0208 	add.w	r2, r7, #8
 80089f2:	4610      	mov	r0, r2
 80089f4:	4798      	blx	r3
 80089f6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80089f8:	e029      	b.n	8008a4e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80089fa:	6839      	ldr	r1, [r7, #0]
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f000 f9f3 	bl	8008de8 <USBD_CtlError>
        err++;
 8008a02:	7afb      	ldrb	r3, [r7, #11]
 8008a04:	3301      	adds	r3, #1
 8008a06:	72fb      	strb	r3, [r7, #11]
      break;
 8008a08:	e021      	b.n	8008a4e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	7c1b      	ldrb	r3, [r3, #16]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d10d      	bne.n	8008a2e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a1a:	f107 0208 	add.w	r2, r7, #8
 8008a1e:	4610      	mov	r0, r2
 8008a20:	4798      	blx	r3
 8008a22:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	3301      	adds	r3, #1
 8008a28:	2207      	movs	r2, #7
 8008a2a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a2c:	e00f      	b.n	8008a4e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008a2e:	6839      	ldr	r1, [r7, #0]
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 f9d9 	bl	8008de8 <USBD_CtlError>
        err++;
 8008a36:	7afb      	ldrb	r3, [r7, #11]
 8008a38:	3301      	adds	r3, #1
 8008a3a:	72fb      	strb	r3, [r7, #11]
      break;
 8008a3c:	e007      	b.n	8008a4e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008a3e:	6839      	ldr	r1, [r7, #0]
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f000 f9d1 	bl	8008de8 <USBD_CtlError>
      err++;
 8008a46:	7afb      	ldrb	r3, [r7, #11]
 8008a48:	3301      	adds	r3, #1
 8008a4a:	72fb      	strb	r3, [r7, #11]
      break;
 8008a4c:	bf00      	nop
  }

  if (err != 0U)
 8008a4e:	7afb      	ldrb	r3, [r7, #11]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d11c      	bne.n	8008a8e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008a54:	893b      	ldrh	r3, [r7, #8]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d011      	beq.n	8008a7e <USBD_GetDescriptor+0x2b6>
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	88db      	ldrh	r3, [r3, #6]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d00d      	beq.n	8008a7e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	88da      	ldrh	r2, [r3, #6]
 8008a66:	893b      	ldrh	r3, [r7, #8]
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	bf28      	it	cs
 8008a6c:	4613      	movcs	r3, r2
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008a72:	893b      	ldrh	r3, [r7, #8]
 8008a74:	461a      	mov	r2, r3
 8008a76:	68f9      	ldr	r1, [r7, #12]
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f000 fa1f 	bl	8008ebc <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	88db      	ldrh	r3, [r3, #6]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d104      	bne.n	8008a90 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f000 fa76 	bl	8008f78 <USBD_CtlSendStatus>
 8008a8c:	e000      	b.n	8008a90 <USBD_GetDescriptor+0x2c8>
    return;
 8008a8e:	bf00      	nop
    }
  }
}
 8008a90:	3710      	adds	r7, #16
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}
 8008a96:	bf00      	nop

08008a98 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b084      	sub	sp, #16
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	889b      	ldrh	r3, [r3, #4]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d130      	bne.n	8008b0c <USBD_SetAddress+0x74>
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	88db      	ldrh	r3, [r3, #6]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d12c      	bne.n	8008b0c <USBD_SetAddress+0x74>
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	885b      	ldrh	r3, [r3, #2]
 8008ab6:	2b7f      	cmp	r3, #127	@ 0x7f
 8008ab8:	d828      	bhi.n	8008b0c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	885b      	ldrh	r3, [r3, #2]
 8008abe:	b2db      	uxtb	r3, r3
 8008ac0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ac4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008acc:	2b03      	cmp	r3, #3
 8008ace:	d104      	bne.n	8008ada <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008ad0:	6839      	ldr	r1, [r7, #0]
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f000 f988 	bl	8008de8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ad8:	e01d      	b.n	8008b16 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	7bfa      	ldrb	r2, [r7, #15]
 8008ade:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008ae2:	7bfb      	ldrb	r3, [r7, #15]
 8008ae4:	4619      	mov	r1, r3
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 fe1e 	bl	8009728 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f000 fa43 	bl	8008f78 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008af2:	7bfb      	ldrb	r3, [r7, #15]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d004      	beq.n	8008b02 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2202      	movs	r2, #2
 8008afc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b00:	e009      	b.n	8008b16 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2201      	movs	r2, #1
 8008b06:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b0a:	e004      	b.n	8008b16 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008b0c:	6839      	ldr	r1, [r7, #0]
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 f96a 	bl	8008de8 <USBD_CtlError>
  }
}
 8008b14:	bf00      	nop
 8008b16:	bf00      	nop
 8008b18:	3710      	adds	r7, #16
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}
	...

08008b20 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b082      	sub	sp, #8
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
 8008b28:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	885b      	ldrh	r3, [r3, #2]
 8008b2e:	b2da      	uxtb	r2, r3
 8008b30:	4b41      	ldr	r3, [pc, #260]	@ (8008c38 <USBD_SetConfig+0x118>)
 8008b32:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008b34:	4b40      	ldr	r3, [pc, #256]	@ (8008c38 <USBD_SetConfig+0x118>)
 8008b36:	781b      	ldrb	r3, [r3, #0]
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d904      	bls.n	8008b46 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008b3c:	6839      	ldr	r1, [r7, #0]
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f000 f952 	bl	8008de8 <USBD_CtlError>
 8008b44:	e075      	b.n	8008c32 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b4c:	2b02      	cmp	r3, #2
 8008b4e:	d002      	beq.n	8008b56 <USBD_SetConfig+0x36>
 8008b50:	2b03      	cmp	r3, #3
 8008b52:	d023      	beq.n	8008b9c <USBD_SetConfig+0x7c>
 8008b54:	e062      	b.n	8008c1c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008b56:	4b38      	ldr	r3, [pc, #224]	@ (8008c38 <USBD_SetConfig+0x118>)
 8008b58:	781b      	ldrb	r3, [r3, #0]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d01a      	beq.n	8008b94 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008b5e:	4b36      	ldr	r3, [pc, #216]	@ (8008c38 <USBD_SetConfig+0x118>)
 8008b60:	781b      	ldrb	r3, [r3, #0]
 8008b62:	461a      	mov	r2, r3
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2203      	movs	r2, #3
 8008b6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008b70:	4b31      	ldr	r3, [pc, #196]	@ (8008c38 <USBD_SetConfig+0x118>)
 8008b72:	781b      	ldrb	r3, [r3, #0]
 8008b74:	4619      	mov	r1, r3
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f7ff f9e8 	bl	8007f4c <USBD_SetClassConfig>
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	2b02      	cmp	r3, #2
 8008b80:	d104      	bne.n	8008b8c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008b82:	6839      	ldr	r1, [r7, #0]
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f000 f92f 	bl	8008de8 <USBD_CtlError>
            return;
 8008b8a:	e052      	b.n	8008c32 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f000 f9f3 	bl	8008f78 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008b92:	e04e      	b.n	8008c32 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 f9ef 	bl	8008f78 <USBD_CtlSendStatus>
        break;
 8008b9a:	e04a      	b.n	8008c32 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008b9c:	4b26      	ldr	r3, [pc, #152]	@ (8008c38 <USBD_SetConfig+0x118>)
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d112      	bne.n	8008bca <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2202      	movs	r2, #2
 8008ba8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8008bac:	4b22      	ldr	r3, [pc, #136]	@ (8008c38 <USBD_SetConfig+0x118>)
 8008bae:	781b      	ldrb	r3, [r3, #0]
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008bb6:	4b20      	ldr	r3, [pc, #128]	@ (8008c38 <USBD_SetConfig+0x118>)
 8008bb8:	781b      	ldrb	r3, [r3, #0]
 8008bba:	4619      	mov	r1, r3
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f7ff f9e4 	bl	8007f8a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f000 f9d8 	bl	8008f78 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008bc8:	e033      	b.n	8008c32 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008bca:	4b1b      	ldr	r3, [pc, #108]	@ (8008c38 <USBD_SetConfig+0x118>)
 8008bcc:	781b      	ldrb	r3, [r3, #0]
 8008bce:	461a      	mov	r2, r3
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d01d      	beq.n	8008c14 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	685b      	ldr	r3, [r3, #4]
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	4619      	mov	r1, r3
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f7ff f9d2 	bl	8007f8a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008be6:	4b14      	ldr	r3, [pc, #80]	@ (8008c38 <USBD_SetConfig+0x118>)
 8008be8:	781b      	ldrb	r3, [r3, #0]
 8008bea:	461a      	mov	r2, r3
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008bf0:	4b11      	ldr	r3, [pc, #68]	@ (8008c38 <USBD_SetConfig+0x118>)
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	4619      	mov	r1, r3
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f7ff f9a8 	bl	8007f4c <USBD_SetClassConfig>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	2b02      	cmp	r3, #2
 8008c00:	d104      	bne.n	8008c0c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008c02:	6839      	ldr	r1, [r7, #0]
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f000 f8ef 	bl	8008de8 <USBD_CtlError>
            return;
 8008c0a:	e012      	b.n	8008c32 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f000 f9b3 	bl	8008f78 <USBD_CtlSendStatus>
        break;
 8008c12:	e00e      	b.n	8008c32 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f000 f9af 	bl	8008f78 <USBD_CtlSendStatus>
        break;
 8008c1a:	e00a      	b.n	8008c32 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008c1c:	6839      	ldr	r1, [r7, #0]
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f000 f8e2 	bl	8008de8 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008c24:	4b04      	ldr	r3, [pc, #16]	@ (8008c38 <USBD_SetConfig+0x118>)
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	4619      	mov	r1, r3
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f7ff f9ad 	bl	8007f8a <USBD_ClrClassConfig>
        break;
 8008c30:	bf00      	nop
    }
  }
}
 8008c32:	3708      	adds	r7, #8
 8008c34:	46bd      	mov	sp, r7
 8008c36:	bd80      	pop	{r7, pc}
 8008c38:	200002b8 	.word	0x200002b8

08008c3c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b082      	sub	sp, #8
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
 8008c44:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	88db      	ldrh	r3, [r3, #6]
 8008c4a:	2b01      	cmp	r3, #1
 8008c4c:	d004      	beq.n	8008c58 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008c4e:	6839      	ldr	r1, [r7, #0]
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f000 f8c9 	bl	8008de8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008c56:	e022      	b.n	8008c9e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c5e:	2b02      	cmp	r3, #2
 8008c60:	dc02      	bgt.n	8008c68 <USBD_GetConfig+0x2c>
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	dc03      	bgt.n	8008c6e <USBD_GetConfig+0x32>
 8008c66:	e015      	b.n	8008c94 <USBD_GetConfig+0x58>
 8008c68:	2b03      	cmp	r3, #3
 8008c6a:	d00b      	beq.n	8008c84 <USBD_GetConfig+0x48>
 8008c6c:	e012      	b.n	8008c94 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2200      	movs	r2, #0
 8008c72:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	3308      	adds	r3, #8
 8008c78:	2201      	movs	r2, #1
 8008c7a:	4619      	mov	r1, r3
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f000 f91d 	bl	8008ebc <USBD_CtlSendData>
        break;
 8008c82:	e00c      	b.n	8008c9e <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	3304      	adds	r3, #4
 8008c88:	2201      	movs	r2, #1
 8008c8a:	4619      	mov	r1, r3
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f000 f915 	bl	8008ebc <USBD_CtlSendData>
        break;
 8008c92:	e004      	b.n	8008c9e <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008c94:	6839      	ldr	r1, [r7, #0]
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f000 f8a6 	bl	8008de8 <USBD_CtlError>
        break;
 8008c9c:	bf00      	nop
}
 8008c9e:	bf00      	nop
 8008ca0:	3708      	adds	r7, #8
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd80      	pop	{r7, pc}

08008ca6 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ca6:	b580      	push	{r7, lr}
 8008ca8:	b082      	sub	sp, #8
 8008caa:	af00      	add	r7, sp, #0
 8008cac:	6078      	str	r0, [r7, #4]
 8008cae:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cb6:	3b01      	subs	r3, #1
 8008cb8:	2b02      	cmp	r3, #2
 8008cba:	d81e      	bhi.n	8008cfa <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	88db      	ldrh	r3, [r3, #6]
 8008cc0:	2b02      	cmp	r3, #2
 8008cc2:	d004      	beq.n	8008cce <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008cc4:	6839      	ldr	r1, [r7, #0]
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	f000 f88e 	bl	8008de8 <USBD_CtlError>
        break;
 8008ccc:	e01a      	b.n	8008d04 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2201      	movs	r2, #1
 8008cd2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d005      	beq.n	8008cea <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	f043 0202 	orr.w	r2, r3, #2
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	330c      	adds	r3, #12
 8008cee:	2202      	movs	r2, #2
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 f8e2 	bl	8008ebc <USBD_CtlSendData>
      break;
 8008cf8:	e004      	b.n	8008d04 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008cfa:	6839      	ldr	r1, [r7, #0]
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 f873 	bl	8008de8 <USBD_CtlError>
      break;
 8008d02:	bf00      	nop
  }
}
 8008d04:	bf00      	nop
 8008d06:	3708      	adds	r7, #8
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}

08008d0c <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b082      	sub	sp, #8
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	885b      	ldrh	r3, [r3, #2]
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d106      	bne.n	8008d2c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2201      	movs	r2, #1
 8008d22:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f000 f926 	bl	8008f78 <USBD_CtlSendStatus>
  }
}
 8008d2c:	bf00      	nop
 8008d2e:	3708      	adds	r7, #8
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bd80      	pop	{r7, pc}

08008d34 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b082      	sub	sp, #8
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d44:	3b01      	subs	r3, #1
 8008d46:	2b02      	cmp	r3, #2
 8008d48:	d80b      	bhi.n	8008d62 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	885b      	ldrh	r3, [r3, #2]
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	d10c      	bne.n	8008d6c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2200      	movs	r2, #0
 8008d56:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f000 f90c 	bl	8008f78 <USBD_CtlSendStatus>
      }
      break;
 8008d60:	e004      	b.n	8008d6c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008d62:	6839      	ldr	r1, [r7, #0]
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f000 f83f 	bl	8008de8 <USBD_CtlError>
      break;
 8008d6a:	e000      	b.n	8008d6e <USBD_ClrFeature+0x3a>
      break;
 8008d6c:	bf00      	nop
  }
}
 8008d6e:	bf00      	nop
 8008d70:	3708      	adds	r7, #8
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}

08008d76 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008d76:	b480      	push	{r7}
 8008d78:	b083      	sub	sp, #12
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
 8008d7e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	781a      	ldrb	r2, [r3, #0]
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	785a      	ldrb	r2, [r3, #1]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	3302      	adds	r3, #2
 8008d94:	781b      	ldrb	r3, [r3, #0]
 8008d96:	461a      	mov	r2, r3
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	3303      	adds	r3, #3
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	021b      	lsls	r3, r3, #8
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	4413      	add	r3, r2
 8008da4:	b29a      	uxth	r2, r3
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	3304      	adds	r3, #4
 8008dae:	781b      	ldrb	r3, [r3, #0]
 8008db0:	461a      	mov	r2, r3
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	3305      	adds	r3, #5
 8008db6:	781b      	ldrb	r3, [r3, #0]
 8008db8:	021b      	lsls	r3, r3, #8
 8008dba:	b29b      	uxth	r3, r3
 8008dbc:	4413      	add	r3, r2
 8008dbe:	b29a      	uxth	r2, r3
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	3306      	adds	r3, #6
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	461a      	mov	r2, r3
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	3307      	adds	r3, #7
 8008dd0:	781b      	ldrb	r3, [r3, #0]
 8008dd2:	021b      	lsls	r3, r3, #8
 8008dd4:	b29b      	uxth	r3, r3
 8008dd6:	4413      	add	r3, r2
 8008dd8:	b29a      	uxth	r2, r3
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	80da      	strh	r2, [r3, #6]

}
 8008dde:	bf00      	nop
 8008de0:	370c      	adds	r7, #12
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bc80      	pop	{r7}
 8008de6:	4770      	bx	lr

08008de8 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b082      	sub	sp, #8
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008df2:	2180      	movs	r1, #128	@ 0x80
 8008df4:	6878      	ldr	r0, [r7, #4]
 8008df6:	f000 fc2d 	bl	8009654 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008dfa:	2100      	movs	r1, #0
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f000 fc29 	bl	8009654 <USBD_LL_StallEP>
}
 8008e02:	bf00      	nop
 8008e04:	3708      	adds	r7, #8
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}

08008e0a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008e0a:	b580      	push	{r7, lr}
 8008e0c:	b086      	sub	sp, #24
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	60f8      	str	r0, [r7, #12]
 8008e12:	60b9      	str	r1, [r7, #8]
 8008e14:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008e16:	2300      	movs	r3, #0
 8008e18:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d032      	beq.n	8008e86 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008e20:	68f8      	ldr	r0, [r7, #12]
 8008e22:	f000 f834 	bl	8008e8e <USBD_GetLen>
 8008e26:	4603      	mov	r3, r0
 8008e28:	3301      	adds	r3, #1
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	005b      	lsls	r3, r3, #1
 8008e2e:	b29a      	uxth	r2, r3
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008e34:	7dfb      	ldrb	r3, [r7, #23]
 8008e36:	1c5a      	adds	r2, r3, #1
 8008e38:	75fa      	strb	r2, [r7, #23]
 8008e3a:	461a      	mov	r2, r3
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	4413      	add	r3, r2
 8008e40:	687a      	ldr	r2, [r7, #4]
 8008e42:	7812      	ldrb	r2, [r2, #0]
 8008e44:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008e46:	7dfb      	ldrb	r3, [r7, #23]
 8008e48:	1c5a      	adds	r2, r3, #1
 8008e4a:	75fa      	strb	r2, [r7, #23]
 8008e4c:	461a      	mov	r2, r3
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	4413      	add	r3, r2
 8008e52:	2203      	movs	r2, #3
 8008e54:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008e56:	e012      	b.n	8008e7e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	1c5a      	adds	r2, r3, #1
 8008e5c:	60fa      	str	r2, [r7, #12]
 8008e5e:	7dfa      	ldrb	r2, [r7, #23]
 8008e60:	1c51      	adds	r1, r2, #1
 8008e62:	75f9      	strb	r1, [r7, #23]
 8008e64:	4611      	mov	r1, r2
 8008e66:	68ba      	ldr	r2, [r7, #8]
 8008e68:	440a      	add	r2, r1
 8008e6a:	781b      	ldrb	r3, [r3, #0]
 8008e6c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008e6e:	7dfb      	ldrb	r3, [r7, #23]
 8008e70:	1c5a      	adds	r2, r3, #1
 8008e72:	75fa      	strb	r2, [r7, #23]
 8008e74:	461a      	mov	r2, r3
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	4413      	add	r3, r2
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	781b      	ldrb	r3, [r3, #0]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d1e8      	bne.n	8008e58 <USBD_GetString+0x4e>
    }
  }
}
 8008e86:	bf00      	nop
 8008e88:	3718      	adds	r7, #24
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}

08008e8e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008e8e:	b480      	push	{r7}
 8008e90:	b085      	sub	sp, #20
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008e96:	2300      	movs	r3, #0
 8008e98:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008e9a:	e005      	b.n	8008ea8 <USBD_GetLen+0x1a>
  {
    len++;
 8008e9c:	7bfb      	ldrb	r3, [r7, #15]
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	781b      	ldrb	r3, [r3, #0]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d1f5      	bne.n	8008e9c <USBD_GetLen+0xe>
  }

  return len;
 8008eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	3714      	adds	r7, #20
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bc80      	pop	{r7}
 8008eba:	4770      	bx	lr

08008ebc <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b084      	sub	sp, #16
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	60f8      	str	r0, [r7, #12]
 8008ec4:	60b9      	str	r1, [r7, #8]
 8008ec6:	4613      	mov	r3, r2
 8008ec8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	2202      	movs	r2, #2
 8008ece:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008ed2:	88fa      	ldrh	r2, [r7, #6]
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008ed8:	88fa      	ldrh	r2, [r7, #6]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008ede:	88fb      	ldrh	r3, [r7, #6]
 8008ee0:	68ba      	ldr	r2, [r7, #8]
 8008ee2:	2100      	movs	r1, #0
 8008ee4:	68f8      	ldr	r0, [r7, #12]
 8008ee6:	f000 fc3e 	bl	8009766 <USBD_LL_Transmit>

  return USBD_OK;
 8008eea:	2300      	movs	r3, #0
}
 8008eec:	4618      	mov	r0, r3
 8008eee:	3710      	adds	r7, #16
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b084      	sub	sp, #16
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	60f8      	str	r0, [r7, #12]
 8008efc:	60b9      	str	r1, [r7, #8]
 8008efe:	4613      	mov	r3, r2
 8008f00:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008f02:	88fb      	ldrh	r3, [r7, #6]
 8008f04:	68ba      	ldr	r2, [r7, #8]
 8008f06:	2100      	movs	r1, #0
 8008f08:	68f8      	ldr	r0, [r7, #12]
 8008f0a:	f000 fc2c 	bl	8009766 <USBD_LL_Transmit>

  return USBD_OK;
 8008f0e:	2300      	movs	r3, #0
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3710      	adds	r7, #16
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b084      	sub	sp, #16
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	60b9      	str	r1, [r7, #8]
 8008f22:	4613      	mov	r3, r2
 8008f24:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2203      	movs	r2, #3
 8008f2a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008f2e:	88fa      	ldrh	r2, [r7, #6]
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008f36:	88fa      	ldrh	r2, [r7, #6]
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008f3e:	88fb      	ldrh	r3, [r7, #6]
 8008f40:	68ba      	ldr	r2, [r7, #8]
 8008f42:	2100      	movs	r1, #0
 8008f44:	68f8      	ldr	r0, [r7, #12]
 8008f46:	f000 fc31 	bl	80097ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f4a:	2300      	movs	r3, #0
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	3710      	adds	r7, #16
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b084      	sub	sp, #16
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	60f8      	str	r0, [r7, #12]
 8008f5c:	60b9      	str	r1, [r7, #8]
 8008f5e:	4613      	mov	r3, r2
 8008f60:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008f62:	88fb      	ldrh	r3, [r7, #6]
 8008f64:	68ba      	ldr	r2, [r7, #8]
 8008f66:	2100      	movs	r1, #0
 8008f68:	68f8      	ldr	r0, [r7, #12]
 8008f6a:	f000 fc1f 	bl	80097ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f6e:	2300      	movs	r3, #0
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3710      	adds	r7, #16
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}

08008f78 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b082      	sub	sp, #8
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2204      	movs	r2, #4
 8008f84:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008f88:	2300      	movs	r3, #0
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	2100      	movs	r1, #0
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 fbe9 	bl	8009766 <USBD_LL_Transmit>

  return USBD_OK;
 8008f94:	2300      	movs	r3, #0
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3708      	adds	r7, #8
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}

08008f9e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008f9e:	b580      	push	{r7, lr}
 8008fa0:	b082      	sub	sp, #8
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2205      	movs	r2, #5
 8008faa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008fae:	2300      	movs	r3, #0
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	2100      	movs	r1, #0
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	f000 fbf9 	bl	80097ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008fba:	2300      	movs	r3, #0
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	3708      	adds	r7, #8
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bd80      	pop	{r7, pc}

08008fc4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008fc8:	2200      	movs	r2, #0
 8008fca:	4912      	ldr	r1, [pc, #72]	@ (8009014 <MX_USB_DEVICE_Init+0x50>)
 8008fcc:	4812      	ldr	r0, [pc, #72]	@ (8009018 <MX_USB_DEVICE_Init+0x54>)
 8008fce:	f7fe ff63 	bl	8007e98 <USBD_Init>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d001      	beq.n	8008fdc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008fd8:	f7f7 fe56 	bl	8000c88 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008fdc:	490f      	ldr	r1, [pc, #60]	@ (800901c <MX_USB_DEVICE_Init+0x58>)
 8008fde:	480e      	ldr	r0, [pc, #56]	@ (8009018 <MX_USB_DEVICE_Init+0x54>)
 8008fe0:	f7fe ff85 	bl	8007eee <USBD_RegisterClass>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d001      	beq.n	8008fee <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008fea:	f7f7 fe4d 	bl	8000c88 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008fee:	490c      	ldr	r1, [pc, #48]	@ (8009020 <MX_USB_DEVICE_Init+0x5c>)
 8008ff0:	4809      	ldr	r0, [pc, #36]	@ (8009018 <MX_USB_DEVICE_Init+0x54>)
 8008ff2:	f7fe fee5 	bl	8007dc0 <USBD_CDC_RegisterInterface>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d001      	beq.n	8009000 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008ffc:	f7f7 fe44 	bl	8000c88 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009000:	4805      	ldr	r0, [pc, #20]	@ (8009018 <MX_USB_DEVICE_Init+0x54>)
 8009002:	f7fe ff8d 	bl	8007f20 <USBD_Start>
 8009006:	4603      	mov	r3, r0
 8009008:	2b00      	cmp	r3, #0
 800900a:	d001      	beq.n	8009010 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800900c:	f7f7 fe3c 	bl	8000c88 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009010:	bf00      	nop
 8009012:	bd80      	pop	{r7, pc}
 8009014:	2000013c 	.word	0x2000013c
 8009018:	200002bc 	.word	0x200002bc
 800901c:	20000028 	.word	0x20000028
 8009020:	2000012c 	.word	0x2000012c

08009024 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009028:	2200      	movs	r2, #0
 800902a:	4905      	ldr	r1, [pc, #20]	@ (8009040 <CDC_Init_FS+0x1c>)
 800902c:	4805      	ldr	r0, [pc, #20]	@ (8009044 <CDC_Init_FS+0x20>)
 800902e:	f7fe fedd 	bl	8007dec <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009032:	4905      	ldr	r1, [pc, #20]	@ (8009048 <CDC_Init_FS+0x24>)
 8009034:	4803      	ldr	r0, [pc, #12]	@ (8009044 <CDC_Init_FS+0x20>)
 8009036:	f7fe fef2 	bl	8007e1e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800903a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800903c:	4618      	mov	r0, r3
 800903e:	bd80      	pop	{r7, pc}
 8009040:	20000980 	.word	0x20000980
 8009044:	200002bc 	.word	0x200002bc
 8009048:	20000580 	.word	0x20000580

0800904c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800904c:	b480      	push	{r7}
 800904e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009050:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009052:	4618      	mov	r0, r3
 8009054:	46bd      	mov	sp, r7
 8009056:	bc80      	pop	{r7}
 8009058:	4770      	bx	lr
	...

0800905c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800905c:	b480      	push	{r7}
 800905e:	b083      	sub	sp, #12
 8009060:	af00      	add	r7, sp, #0
 8009062:	4603      	mov	r3, r0
 8009064:	6039      	str	r1, [r7, #0]
 8009066:	71fb      	strb	r3, [r7, #7]
 8009068:	4613      	mov	r3, r2
 800906a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800906c:	79fb      	ldrb	r3, [r7, #7]
 800906e:	2b23      	cmp	r3, #35	@ 0x23
 8009070:	d84a      	bhi.n	8009108 <CDC_Control_FS+0xac>
 8009072:	a201      	add	r2, pc, #4	@ (adr r2, 8009078 <CDC_Control_FS+0x1c>)
 8009074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009078:	08009109 	.word	0x08009109
 800907c:	08009109 	.word	0x08009109
 8009080:	08009109 	.word	0x08009109
 8009084:	08009109 	.word	0x08009109
 8009088:	08009109 	.word	0x08009109
 800908c:	08009109 	.word	0x08009109
 8009090:	08009109 	.word	0x08009109
 8009094:	08009109 	.word	0x08009109
 8009098:	08009109 	.word	0x08009109
 800909c:	08009109 	.word	0x08009109
 80090a0:	08009109 	.word	0x08009109
 80090a4:	08009109 	.word	0x08009109
 80090a8:	08009109 	.word	0x08009109
 80090ac:	08009109 	.word	0x08009109
 80090b0:	08009109 	.word	0x08009109
 80090b4:	08009109 	.word	0x08009109
 80090b8:	08009109 	.word	0x08009109
 80090bc:	08009109 	.word	0x08009109
 80090c0:	08009109 	.word	0x08009109
 80090c4:	08009109 	.word	0x08009109
 80090c8:	08009109 	.word	0x08009109
 80090cc:	08009109 	.word	0x08009109
 80090d0:	08009109 	.word	0x08009109
 80090d4:	08009109 	.word	0x08009109
 80090d8:	08009109 	.word	0x08009109
 80090dc:	08009109 	.word	0x08009109
 80090e0:	08009109 	.word	0x08009109
 80090e4:	08009109 	.word	0x08009109
 80090e8:	08009109 	.word	0x08009109
 80090ec:	08009109 	.word	0x08009109
 80090f0:	08009109 	.word	0x08009109
 80090f4:	08009109 	.word	0x08009109
 80090f8:	08009109 	.word	0x08009109
 80090fc:	08009109 	.word	0x08009109
 8009100:	08009109 	.word	0x08009109
 8009104:	08009109 	.word	0x08009109
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009108:	bf00      	nop
  }

  return (USBD_OK);
 800910a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800910c:	4618      	mov	r0, r3
 800910e:	370c      	adds	r7, #12
 8009110:	46bd      	mov	sp, r7
 8009112:	bc80      	pop	{r7}
 8009114:	4770      	bx	lr
 8009116:	bf00      	nop

08009118 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b082      	sub	sp, #8
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
 8009120:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009122:	6879      	ldr	r1, [r7, #4]
 8009124:	4805      	ldr	r0, [pc, #20]	@ (800913c <CDC_Receive_FS+0x24>)
 8009126:	f7fe fe7a 	bl	8007e1e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800912a:	4804      	ldr	r0, [pc, #16]	@ (800913c <CDC_Receive_FS+0x24>)
 800912c:	f7fe fe8a 	bl	8007e44 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009130:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009132:	4618      	mov	r0, r3
 8009134:	3708      	adds	r7, #8
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop
 800913c:	200002bc 	.word	0x200002bc

08009140 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009140:	b480      	push	{r7}
 8009142:	b083      	sub	sp, #12
 8009144:	af00      	add	r7, sp, #0
 8009146:	4603      	mov	r3, r0
 8009148:	6039      	str	r1, [r7, #0]
 800914a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	2212      	movs	r2, #18
 8009150:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009152:	4b03      	ldr	r3, [pc, #12]	@ (8009160 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009154:	4618      	mov	r0, r3
 8009156:	370c      	adds	r7, #12
 8009158:	46bd      	mov	sp, r7
 800915a:	bc80      	pop	{r7}
 800915c:	4770      	bx	lr
 800915e:	bf00      	nop
 8009160:	20000158 	.word	0x20000158

08009164 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009164:	b480      	push	{r7}
 8009166:	b083      	sub	sp, #12
 8009168:	af00      	add	r7, sp, #0
 800916a:	4603      	mov	r3, r0
 800916c:	6039      	str	r1, [r7, #0]
 800916e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	2204      	movs	r2, #4
 8009174:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009176:	4b03      	ldr	r3, [pc, #12]	@ (8009184 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009178:	4618      	mov	r0, r3
 800917a:	370c      	adds	r7, #12
 800917c:	46bd      	mov	sp, r7
 800917e:	bc80      	pop	{r7}
 8009180:	4770      	bx	lr
 8009182:	bf00      	nop
 8009184:	2000016c 	.word	0x2000016c

08009188 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b082      	sub	sp, #8
 800918c:	af00      	add	r7, sp, #0
 800918e:	4603      	mov	r3, r0
 8009190:	6039      	str	r1, [r7, #0]
 8009192:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009194:	79fb      	ldrb	r3, [r7, #7]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d105      	bne.n	80091a6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800919a:	683a      	ldr	r2, [r7, #0]
 800919c:	4907      	ldr	r1, [pc, #28]	@ (80091bc <USBD_FS_ProductStrDescriptor+0x34>)
 800919e:	4808      	ldr	r0, [pc, #32]	@ (80091c0 <USBD_FS_ProductStrDescriptor+0x38>)
 80091a0:	f7ff fe33 	bl	8008e0a <USBD_GetString>
 80091a4:	e004      	b.n	80091b0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80091a6:	683a      	ldr	r2, [r7, #0]
 80091a8:	4904      	ldr	r1, [pc, #16]	@ (80091bc <USBD_FS_ProductStrDescriptor+0x34>)
 80091aa:	4805      	ldr	r0, [pc, #20]	@ (80091c0 <USBD_FS_ProductStrDescriptor+0x38>)
 80091ac:	f7ff fe2d 	bl	8008e0a <USBD_GetString>
  }
  return USBD_StrDesc;
 80091b0:	4b02      	ldr	r3, [pc, #8]	@ (80091bc <USBD_FS_ProductStrDescriptor+0x34>)
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	3708      	adds	r7, #8
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bd80      	pop	{r7, pc}
 80091ba:	bf00      	nop
 80091bc:	20000d80 	.word	0x20000d80
 80091c0:	08009928 	.word	0x08009928

080091c4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b082      	sub	sp, #8
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	4603      	mov	r3, r0
 80091cc:	6039      	str	r1, [r7, #0]
 80091ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80091d0:	683a      	ldr	r2, [r7, #0]
 80091d2:	4904      	ldr	r1, [pc, #16]	@ (80091e4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80091d4:	4804      	ldr	r0, [pc, #16]	@ (80091e8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80091d6:	f7ff fe18 	bl	8008e0a <USBD_GetString>
  return USBD_StrDesc;
 80091da:	4b02      	ldr	r3, [pc, #8]	@ (80091e4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3708      	adds	r7, #8
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}
 80091e4:	20000d80 	.word	0x20000d80
 80091e8:	08009940 	.word	0x08009940

080091ec <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b082      	sub	sp, #8
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	4603      	mov	r3, r0
 80091f4:	6039      	str	r1, [r7, #0]
 80091f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	221a      	movs	r2, #26
 80091fc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80091fe:	f000 f843 	bl	8009288 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009202:	4b02      	ldr	r3, [pc, #8]	@ (800920c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009204:	4618      	mov	r0, r3
 8009206:	3708      	adds	r7, #8
 8009208:	46bd      	mov	sp, r7
 800920a:	bd80      	pop	{r7, pc}
 800920c:	20000170 	.word	0x20000170

08009210 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b082      	sub	sp, #8
 8009214:	af00      	add	r7, sp, #0
 8009216:	4603      	mov	r3, r0
 8009218:	6039      	str	r1, [r7, #0]
 800921a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800921c:	79fb      	ldrb	r3, [r7, #7]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d105      	bne.n	800922e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009222:	683a      	ldr	r2, [r7, #0]
 8009224:	4907      	ldr	r1, [pc, #28]	@ (8009244 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009226:	4808      	ldr	r0, [pc, #32]	@ (8009248 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009228:	f7ff fdef 	bl	8008e0a <USBD_GetString>
 800922c:	e004      	b.n	8009238 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800922e:	683a      	ldr	r2, [r7, #0]
 8009230:	4904      	ldr	r1, [pc, #16]	@ (8009244 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009232:	4805      	ldr	r0, [pc, #20]	@ (8009248 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009234:	f7ff fde9 	bl	8008e0a <USBD_GetString>
  }
  return USBD_StrDesc;
 8009238:	4b02      	ldr	r3, [pc, #8]	@ (8009244 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800923a:	4618      	mov	r0, r3
 800923c:	3708      	adds	r7, #8
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}
 8009242:	bf00      	nop
 8009244:	20000d80 	.word	0x20000d80
 8009248:	08009954 	.word	0x08009954

0800924c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b082      	sub	sp, #8
 8009250:	af00      	add	r7, sp, #0
 8009252:	4603      	mov	r3, r0
 8009254:	6039      	str	r1, [r7, #0]
 8009256:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009258:	79fb      	ldrb	r3, [r7, #7]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d105      	bne.n	800926a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800925e:	683a      	ldr	r2, [r7, #0]
 8009260:	4907      	ldr	r1, [pc, #28]	@ (8009280 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009262:	4808      	ldr	r0, [pc, #32]	@ (8009284 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009264:	f7ff fdd1 	bl	8008e0a <USBD_GetString>
 8009268:	e004      	b.n	8009274 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800926a:	683a      	ldr	r2, [r7, #0]
 800926c:	4904      	ldr	r1, [pc, #16]	@ (8009280 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800926e:	4805      	ldr	r0, [pc, #20]	@ (8009284 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009270:	f7ff fdcb 	bl	8008e0a <USBD_GetString>
  }
  return USBD_StrDesc;
 8009274:	4b02      	ldr	r3, [pc, #8]	@ (8009280 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009276:	4618      	mov	r0, r3
 8009278:	3708      	adds	r7, #8
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}
 800927e:	bf00      	nop
 8009280:	20000d80 	.word	0x20000d80
 8009284:	08009960 	.word	0x08009960

08009288 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b084      	sub	sp, #16
 800928c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800928e:	4b0f      	ldr	r3, [pc, #60]	@ (80092cc <Get_SerialNum+0x44>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009294:	4b0e      	ldr	r3, [pc, #56]	@ (80092d0 <Get_SerialNum+0x48>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800929a:	4b0e      	ldr	r3, [pc, #56]	@ (80092d4 <Get_SerialNum+0x4c>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80092a0:	68fa      	ldr	r2, [r7, #12]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	4413      	add	r3, r2
 80092a6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d009      	beq.n	80092c2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80092ae:	2208      	movs	r2, #8
 80092b0:	4909      	ldr	r1, [pc, #36]	@ (80092d8 <Get_SerialNum+0x50>)
 80092b2:	68f8      	ldr	r0, [r7, #12]
 80092b4:	f000 f814 	bl	80092e0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80092b8:	2204      	movs	r2, #4
 80092ba:	4908      	ldr	r1, [pc, #32]	@ (80092dc <Get_SerialNum+0x54>)
 80092bc:	68b8      	ldr	r0, [r7, #8]
 80092be:	f000 f80f 	bl	80092e0 <IntToUnicode>
  }
}
 80092c2:	bf00      	nop
 80092c4:	3710      	adds	r7, #16
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bd80      	pop	{r7, pc}
 80092ca:	bf00      	nop
 80092cc:	1ffff7e8 	.word	0x1ffff7e8
 80092d0:	1ffff7ec 	.word	0x1ffff7ec
 80092d4:	1ffff7f0 	.word	0x1ffff7f0
 80092d8:	20000172 	.word	0x20000172
 80092dc:	20000182 	.word	0x20000182

080092e0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b087      	sub	sp, #28
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	60f8      	str	r0, [r7, #12]
 80092e8:	60b9      	str	r1, [r7, #8]
 80092ea:	4613      	mov	r3, r2
 80092ec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80092ee:	2300      	movs	r3, #0
 80092f0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80092f2:	2300      	movs	r3, #0
 80092f4:	75fb      	strb	r3, [r7, #23]
 80092f6:	e027      	b.n	8009348 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	0f1b      	lsrs	r3, r3, #28
 80092fc:	2b09      	cmp	r3, #9
 80092fe:	d80b      	bhi.n	8009318 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	0f1b      	lsrs	r3, r3, #28
 8009304:	b2da      	uxtb	r2, r3
 8009306:	7dfb      	ldrb	r3, [r7, #23]
 8009308:	005b      	lsls	r3, r3, #1
 800930a:	4619      	mov	r1, r3
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	440b      	add	r3, r1
 8009310:	3230      	adds	r2, #48	@ 0x30
 8009312:	b2d2      	uxtb	r2, r2
 8009314:	701a      	strb	r2, [r3, #0]
 8009316:	e00a      	b.n	800932e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	0f1b      	lsrs	r3, r3, #28
 800931c:	b2da      	uxtb	r2, r3
 800931e:	7dfb      	ldrb	r3, [r7, #23]
 8009320:	005b      	lsls	r3, r3, #1
 8009322:	4619      	mov	r1, r3
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	440b      	add	r3, r1
 8009328:	3237      	adds	r2, #55	@ 0x37
 800932a:	b2d2      	uxtb	r2, r2
 800932c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	011b      	lsls	r3, r3, #4
 8009332:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009334:	7dfb      	ldrb	r3, [r7, #23]
 8009336:	005b      	lsls	r3, r3, #1
 8009338:	3301      	adds	r3, #1
 800933a:	68ba      	ldr	r2, [r7, #8]
 800933c:	4413      	add	r3, r2
 800933e:	2200      	movs	r2, #0
 8009340:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009342:	7dfb      	ldrb	r3, [r7, #23]
 8009344:	3301      	adds	r3, #1
 8009346:	75fb      	strb	r3, [r7, #23]
 8009348:	7dfa      	ldrb	r2, [r7, #23]
 800934a:	79fb      	ldrb	r3, [r7, #7]
 800934c:	429a      	cmp	r2, r3
 800934e:	d3d3      	bcc.n	80092f8 <IntToUnicode+0x18>
  }
}
 8009350:	bf00      	nop
 8009352:	bf00      	nop
 8009354:	371c      	adds	r7, #28
 8009356:	46bd      	mov	sp, r7
 8009358:	bc80      	pop	{r7}
 800935a:	4770      	bx	lr

0800935c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b084      	sub	sp, #16
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	4a0d      	ldr	r2, [pc, #52]	@ (80093a0 <HAL_PCD_MspInit+0x44>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d113      	bne.n	8009396 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800936e:	4b0d      	ldr	r3, [pc, #52]	@ (80093a4 <HAL_PCD_MspInit+0x48>)
 8009370:	69db      	ldr	r3, [r3, #28]
 8009372:	4a0c      	ldr	r2, [pc, #48]	@ (80093a4 <HAL_PCD_MspInit+0x48>)
 8009374:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009378:	61d3      	str	r3, [r2, #28]
 800937a:	4b0a      	ldr	r3, [pc, #40]	@ (80093a4 <HAL_PCD_MspInit+0x48>)
 800937c:	69db      	ldr	r3, [r3, #28]
 800937e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009382:	60fb      	str	r3, [r7, #12]
 8009384:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8009386:	2200      	movs	r2, #0
 8009388:	2100      	movs	r1, #0
 800938a:	2014      	movs	r0, #20
 800938c:	f7f8 f927 	bl	80015de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8009390:	2014      	movs	r0, #20
 8009392:	f7f8 f940 	bl	8001616 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009396:	bf00      	nop
 8009398:	3710      	adds	r7, #16
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}
 800939e:	bf00      	nop
 80093a0:	40005c00 	.word	0x40005c00
 80093a4:	40021000 	.word	0x40021000

080093a8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b082      	sub	sp, #8
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f8d3 22ec 	ldr.w	r2, [r3, #748]	@ 0x2ec
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f503 732c 	add.w	r3, r3, #688	@ 0x2b0
 80093bc:	4619      	mov	r1, r3
 80093be:	4610      	mov	r0, r2
 80093c0:	f7fe fdf6 	bl	8007fb0 <USBD_LL_SetupStage>
}
 80093c4:	bf00      	nop
 80093c6:	3708      	adds	r7, #8
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd80      	pop	{r7, pc}

080093cc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b082      	sub	sp, #8
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
 80093d4:	460b      	mov	r3, r1
 80093d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 80093de:	78fa      	ldrb	r2, [r7, #3]
 80093e0:	6879      	ldr	r1, [r7, #4]
 80093e2:	4613      	mov	r3, r2
 80093e4:	009b      	lsls	r3, r3, #2
 80093e6:	4413      	add	r3, r2
 80093e8:	00db      	lsls	r3, r3, #3
 80093ea:	440b      	add	r3, r1
 80093ec:	f503 73be 	add.w	r3, r3, #380	@ 0x17c
 80093f0:	681a      	ldr	r2, [r3, #0]
 80093f2:	78fb      	ldrb	r3, [r7, #3]
 80093f4:	4619      	mov	r1, r3
 80093f6:	f7fe fe28 	bl	800804a <USBD_LL_DataOutStage>
}
 80093fa:	bf00      	nop
 80093fc:	3708      	adds	r7, #8
 80093fe:	46bd      	mov	sp, r7
 8009400:	bd80      	pop	{r7, pc}

08009402 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009402:	b580      	push	{r7, lr}
 8009404:	b082      	sub	sp, #8
 8009406:	af00      	add	r7, sp, #0
 8009408:	6078      	str	r0, [r7, #4]
 800940a:	460b      	mov	r3, r1
 800940c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8009414:	78fa      	ldrb	r2, [r7, #3]
 8009416:	6879      	ldr	r1, [r7, #4]
 8009418:	4613      	mov	r3, r2
 800941a:	009b      	lsls	r3, r3, #2
 800941c:	4413      	add	r3, r2
 800941e:	00db      	lsls	r3, r3, #3
 8009420:	440b      	add	r3, r1
 8009422:	333c      	adds	r3, #60	@ 0x3c
 8009424:	681a      	ldr	r2, [r3, #0]
 8009426:	78fb      	ldrb	r3, [r7, #3]
 8009428:	4619      	mov	r1, r3
 800942a:	f7fe fe7f 	bl	800812c <USBD_LL_DataInStage>
}
 800942e:	bf00      	nop
 8009430:	3708      	adds	r7, #8
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}

08009436 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009436:	b580      	push	{r7, lr}
 8009438:	b082      	sub	sp, #8
 800943a:	af00      	add	r7, sp, #0
 800943c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8009444:	4618      	mov	r0, r3
 8009446:	f7fe ff8f 	bl	8008368 <USBD_LL_SOF>
}
 800944a:	bf00      	nop
 800944c:	3708      	adds	r7, #8
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}

08009452 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009452:	b580      	push	{r7, lr}
 8009454:	b084      	sub	sp, #16
 8009456:	af00      	add	r7, sp, #0
 8009458:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800945a:	2301      	movs	r3, #1
 800945c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	689b      	ldr	r3, [r3, #8]
 8009462:	2b02      	cmp	r3, #2
 8009464:	d001      	beq.n	800946a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009466:	f7f7 fc0f 	bl	8000c88 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8009470:	7bfa      	ldrb	r2, [r7, #15]
 8009472:	4611      	mov	r1, r2
 8009474:	4618      	mov	r0, r3
 8009476:	f7fe ff3f 	bl	80082f8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8009480:	4618      	mov	r0, r3
 8009482:	f7fe fef8 	bl	8008276 <USBD_LL_Reset>
}
 8009486:	bf00      	nop
 8009488:	3710      	adds	r7, #16
 800948a:	46bd      	mov	sp, r7
 800948c:	bd80      	pop	{r7, pc}
	...

08009490 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b082      	sub	sp, #8
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 800949e:	4618      	mov	r0, r3
 80094a0:	f7fe ff39 	bl	8008316 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	699b      	ldr	r3, [r3, #24]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d005      	beq.n	80094b8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80094ac:	4b04      	ldr	r3, [pc, #16]	@ (80094c0 <HAL_PCD_SuspendCallback+0x30>)
 80094ae:	691b      	ldr	r3, [r3, #16]
 80094b0:	4a03      	ldr	r2, [pc, #12]	@ (80094c0 <HAL_PCD_SuspendCallback+0x30>)
 80094b2:	f043 0306 	orr.w	r3, r3, #6
 80094b6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80094b8:	bf00      	nop
 80094ba:	3708      	adds	r7, #8
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}
 80094c0:	e000ed00 	.word	0xe000ed00

080094c4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b082      	sub	sp, #8
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 80094d2:	4618      	mov	r0, r3
 80094d4:	f7fe ff33 	bl	800833e <USBD_LL_Resume>
}
 80094d8:	bf00      	nop
 80094da:	3708      	adds	r7, #8
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}

080094e0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b082      	sub	sp, #8
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80094e8:	4a28      	ldr	r2, [pc, #160]	@ (800958c <USBD_LL_Init+0xac>)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f8c2 32ec 	str.w	r3, [r2, #748]	@ 0x2ec
  pdev->pData = &hpcd_USB_FS;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	4a26      	ldr	r2, [pc, #152]	@ (800958c <USBD_LL_Init+0xac>)
 80094f4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 80094f8:	4b24      	ldr	r3, [pc, #144]	@ (800958c <USBD_LL_Init+0xac>)
 80094fa:	4a25      	ldr	r2, [pc, #148]	@ (8009590 <USBD_LL_Init+0xb0>)
 80094fc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80094fe:	4b23      	ldr	r3, [pc, #140]	@ (800958c <USBD_LL_Init+0xac>)
 8009500:	2208      	movs	r2, #8
 8009502:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009504:	4b21      	ldr	r3, [pc, #132]	@ (800958c <USBD_LL_Init+0xac>)
 8009506:	2202      	movs	r2, #2
 8009508:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800950a:	4b20      	ldr	r3, [pc, #128]	@ (800958c <USBD_LL_Init+0xac>)
 800950c:	2200      	movs	r2, #0
 800950e:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009510:	4b1e      	ldr	r3, [pc, #120]	@ (800958c <USBD_LL_Init+0xac>)
 8009512:	2200      	movs	r2, #0
 8009514:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009516:	4b1d      	ldr	r3, [pc, #116]	@ (800958c <USBD_LL_Init+0xac>)
 8009518:	2200      	movs	r2, #0
 800951a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800951c:	481b      	ldr	r0, [pc, #108]	@ (800958c <USBD_LL_Init+0xac>)
 800951e:	f7f8 fd91 	bl	8002044 <HAL_PCD_Init>
 8009522:	4603      	mov	r3, r0
 8009524:	2b00      	cmp	r3, #0
 8009526:	d001      	beq.n	800952c <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8009528:	f7f7 fbae 	bl	8000c88 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009532:	2318      	movs	r3, #24
 8009534:	2200      	movs	r2, #0
 8009536:	2100      	movs	r1, #0
 8009538:	f7fa faaf 	bl	8003a9a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009542:	2358      	movs	r3, #88	@ 0x58
 8009544:	2200      	movs	r2, #0
 8009546:	2180      	movs	r1, #128	@ 0x80
 8009548:	f7fa faa7 	bl	8003a9a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009552:	23c0      	movs	r3, #192	@ 0xc0
 8009554:	2200      	movs	r2, #0
 8009556:	2181      	movs	r1, #129	@ 0x81
 8009558:	f7fa fa9f 	bl	8003a9a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009562:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8009566:	2200      	movs	r2, #0
 8009568:	2101      	movs	r1, #1
 800956a:	f7fa fa96 	bl	8003a9a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009574:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009578:	2200      	movs	r2, #0
 800957a:	2182      	movs	r1, #130	@ 0x82
 800957c:	f7fa fa8d 	bl	8003a9a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009580:	2300      	movs	r3, #0
}
 8009582:	4618      	mov	r0, r3
 8009584:	3708      	adds	r7, #8
 8009586:	46bd      	mov	sp, r7
 8009588:	bd80      	pop	{r7, pc}
 800958a:	bf00      	nop
 800958c:	20000f80 	.word	0x20000f80
 8009590:	40005c00 	.word	0x40005c00

08009594 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800959c:	2300      	movs	r3, #0
 800959e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095a0:	2300      	movs	r3, #0
 80095a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80095aa:	4618      	mov	r0, r3
 80095ac:	f7f8 fe49 	bl	8002242 <HAL_PCD_Start>
 80095b0:	4603      	mov	r3, r0
 80095b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095b4:	7bfb      	ldrb	r3, [r7, #15]
 80095b6:	4618      	mov	r0, r3
 80095b8:	f000 f94e 	bl	8009858 <USBD_Get_USB_Status>
 80095bc:	4603      	mov	r3, r0
 80095be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095c0:	7bbb      	ldrb	r3, [r7, #14]
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3710      	adds	r7, #16
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}

080095ca <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80095ca:	b580      	push	{r7, lr}
 80095cc:	b084      	sub	sp, #16
 80095ce:	af00      	add	r7, sp, #0
 80095d0:	6078      	str	r0, [r7, #4]
 80095d2:	4608      	mov	r0, r1
 80095d4:	4611      	mov	r1, r2
 80095d6:	461a      	mov	r2, r3
 80095d8:	4603      	mov	r3, r0
 80095da:	70fb      	strb	r3, [r7, #3]
 80095dc:	460b      	mov	r3, r1
 80095de:	70bb      	strb	r3, [r7, #2]
 80095e0:	4613      	mov	r3, r2
 80095e2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095e4:	2300      	movs	r3, #0
 80095e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095e8:	2300      	movs	r3, #0
 80095ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80095f2:	78bb      	ldrb	r3, [r7, #2]
 80095f4:	883a      	ldrh	r2, [r7, #0]
 80095f6:	78f9      	ldrb	r1, [r7, #3]
 80095f8:	f7f8 ff9e 	bl	8002538 <HAL_PCD_EP_Open>
 80095fc:	4603      	mov	r3, r0
 80095fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009600:	7bfb      	ldrb	r3, [r7, #15]
 8009602:	4618      	mov	r0, r3
 8009604:	f000 f928 	bl	8009858 <USBD_Get_USB_Status>
 8009608:	4603      	mov	r3, r0
 800960a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800960c:	7bbb      	ldrb	r3, [r7, #14]
}
 800960e:	4618      	mov	r0, r3
 8009610:	3710      	adds	r7, #16
 8009612:	46bd      	mov	sp, r7
 8009614:	bd80      	pop	{r7, pc}

08009616 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009616:	b580      	push	{r7, lr}
 8009618:	b084      	sub	sp, #16
 800961a:	af00      	add	r7, sp, #0
 800961c:	6078      	str	r0, [r7, #4]
 800961e:	460b      	mov	r3, r1
 8009620:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009622:	2300      	movs	r3, #0
 8009624:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009626:	2300      	movs	r3, #0
 8009628:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009630:	78fa      	ldrb	r2, [r7, #3]
 8009632:	4611      	mov	r1, r2
 8009634:	4618      	mov	r0, r3
 8009636:	f7f8 ffdc 	bl	80025f2 <HAL_PCD_EP_Close>
 800963a:	4603      	mov	r3, r0
 800963c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800963e:	7bfb      	ldrb	r3, [r7, #15]
 8009640:	4618      	mov	r0, r3
 8009642:	f000 f909 	bl	8009858 <USBD_Get_USB_Status>
 8009646:	4603      	mov	r3, r0
 8009648:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800964a:	7bbb      	ldrb	r3, [r7, #14]
}
 800964c:	4618      	mov	r0, r3
 800964e:	3710      	adds	r7, #16
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}

08009654 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b084      	sub	sp, #16
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	460b      	mov	r3, r1
 800965e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009660:	2300      	movs	r3, #0
 8009662:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009664:	2300      	movs	r3, #0
 8009666:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800966e:	78fa      	ldrb	r2, [r7, #3]
 8009670:	4611      	mov	r1, r2
 8009672:	4618      	mov	r0, r3
 8009674:	f7f9 f884 	bl	8002780 <HAL_PCD_EP_SetStall>
 8009678:	4603      	mov	r3, r0
 800967a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800967c:	7bfb      	ldrb	r3, [r7, #15]
 800967e:	4618      	mov	r0, r3
 8009680:	f000 f8ea 	bl	8009858 <USBD_Get_USB_Status>
 8009684:	4603      	mov	r3, r0
 8009686:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009688:	7bbb      	ldrb	r3, [r7, #14]
}
 800968a:	4618      	mov	r0, r3
 800968c:	3710      	adds	r7, #16
 800968e:	46bd      	mov	sp, r7
 8009690:	bd80      	pop	{r7, pc}

08009692 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009692:	b580      	push	{r7, lr}
 8009694:	b084      	sub	sp, #16
 8009696:	af00      	add	r7, sp, #0
 8009698:	6078      	str	r0, [r7, #4]
 800969a:	460b      	mov	r3, r1
 800969c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800969e:	2300      	movs	r3, #0
 80096a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096a2:	2300      	movs	r3, #0
 80096a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80096ac:	78fa      	ldrb	r2, [r7, #3]
 80096ae:	4611      	mov	r1, r2
 80096b0:	4618      	mov	r0, r3
 80096b2:	f7f9 f8c5 	bl	8002840 <HAL_PCD_EP_ClrStall>
 80096b6:	4603      	mov	r3, r0
 80096b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096ba:	7bfb      	ldrb	r3, [r7, #15]
 80096bc:	4618      	mov	r0, r3
 80096be:	f000 f8cb 	bl	8009858 <USBD_Get_USB_Status>
 80096c2:	4603      	mov	r3, r0
 80096c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	3710      	adds	r7, #16
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}

080096d0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096d0:	b480      	push	{r7}
 80096d2:	b085      	sub	sp, #20
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
 80096d8:	460b      	mov	r3, r1
 80096da:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80096e2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80096e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	da0c      	bge.n	8009706 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80096ec:	78fb      	ldrb	r3, [r7, #3]
 80096ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096f2:	68f9      	ldr	r1, [r7, #12]
 80096f4:	1c5a      	adds	r2, r3, #1
 80096f6:	4613      	mov	r3, r2
 80096f8:	009b      	lsls	r3, r3, #2
 80096fa:	4413      	add	r3, r2
 80096fc:	00db      	lsls	r3, r3, #3
 80096fe:	440b      	add	r3, r1
 8009700:	3302      	adds	r3, #2
 8009702:	781b      	ldrb	r3, [r3, #0]
 8009704:	e00b      	b.n	800971e <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009706:	78fb      	ldrb	r3, [r7, #3]
 8009708:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800970c:	68f9      	ldr	r1, [r7, #12]
 800970e:	4613      	mov	r3, r2
 8009710:	009b      	lsls	r3, r3, #2
 8009712:	4413      	add	r3, r2
 8009714:	00db      	lsls	r3, r3, #3
 8009716:	440b      	add	r3, r1
 8009718:	f503 73b5 	add.w	r3, r3, #362	@ 0x16a
 800971c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800971e:	4618      	mov	r0, r3
 8009720:	3714      	adds	r7, #20
 8009722:	46bd      	mov	sp, r7
 8009724:	bc80      	pop	{r7}
 8009726:	4770      	bx	lr

08009728 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b084      	sub	sp, #16
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
 8009730:	460b      	mov	r3, r1
 8009732:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009734:	2300      	movs	r3, #0
 8009736:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009738:	2300      	movs	r3, #0
 800973a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009742:	78fa      	ldrb	r2, [r7, #3]
 8009744:	4611      	mov	r1, r2
 8009746:	4618      	mov	r0, r3
 8009748:	f7f8 fed1 	bl	80024ee <HAL_PCD_SetAddress>
 800974c:	4603      	mov	r3, r0
 800974e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009750:	7bfb      	ldrb	r3, [r7, #15]
 8009752:	4618      	mov	r0, r3
 8009754:	f000 f880 	bl	8009858 <USBD_Get_USB_Status>
 8009758:	4603      	mov	r3, r0
 800975a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800975c:	7bbb      	ldrb	r3, [r7, #14]
}
 800975e:	4618      	mov	r0, r3
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}

08009766 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b086      	sub	sp, #24
 800976a:	af00      	add	r7, sp, #0
 800976c:	60f8      	str	r0, [r7, #12]
 800976e:	607a      	str	r2, [r7, #4]
 8009770:	461a      	mov	r2, r3
 8009772:	460b      	mov	r3, r1
 8009774:	72fb      	strb	r3, [r7, #11]
 8009776:	4613      	mov	r3, r2
 8009778:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800977a:	2300      	movs	r3, #0
 800977c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800977e:	2300      	movs	r3, #0
 8009780:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009788:	893b      	ldrh	r3, [r7, #8]
 800978a:	7af9      	ldrb	r1, [r7, #11]
 800978c:	687a      	ldr	r2, [r7, #4]
 800978e:	f7f8 ffc0 	bl	8002712 <HAL_PCD_EP_Transmit>
 8009792:	4603      	mov	r3, r0
 8009794:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009796:	7dfb      	ldrb	r3, [r7, #23]
 8009798:	4618      	mov	r0, r3
 800979a:	f000 f85d 	bl	8009858 <USBD_Get_USB_Status>
 800979e:	4603      	mov	r3, r0
 80097a0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80097a2:	7dbb      	ldrb	r3, [r7, #22]
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	3718      	adds	r7, #24
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}

080097ac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b086      	sub	sp, #24
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	60f8      	str	r0, [r7, #12]
 80097b4:	607a      	str	r2, [r7, #4]
 80097b6:	461a      	mov	r2, r3
 80097b8:	460b      	mov	r3, r1
 80097ba:	72fb      	strb	r3, [r7, #11]
 80097bc:	4613      	mov	r3, r2
 80097be:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097c0:	2300      	movs	r3, #0
 80097c2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097c4:	2300      	movs	r3, #0
 80097c6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80097ce:	893b      	ldrh	r3, [r7, #8]
 80097d0:	7af9      	ldrb	r1, [r7, #11]
 80097d2:	687a      	ldr	r2, [r7, #4]
 80097d4:	f7f8 ff55 	bl	8002682 <HAL_PCD_EP_Receive>
 80097d8:	4603      	mov	r3, r0
 80097da:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097dc:	7dfb      	ldrb	r3, [r7, #23]
 80097de:	4618      	mov	r0, r3
 80097e0:	f000 f83a 	bl	8009858 <USBD_Get_USB_Status>
 80097e4:	4603      	mov	r3, r0
 80097e6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80097e8:	7dbb      	ldrb	r3, [r7, #22]
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	3718      	adds	r7, #24
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}

080097f2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097f2:	b580      	push	{r7, lr}
 80097f4:	b082      	sub	sp, #8
 80097f6:	af00      	add	r7, sp, #0
 80097f8:	6078      	str	r0, [r7, #4]
 80097fa:	460b      	mov	r3, r1
 80097fc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009804:	78fa      	ldrb	r2, [r7, #3]
 8009806:	4611      	mov	r1, r2
 8009808:	4618      	mov	r0, r3
 800980a:	f7f8 ff6b 	bl	80026e4 <HAL_PCD_EP_GetRxCount>
 800980e:	4603      	mov	r3, r0
}
 8009810:	4618      	mov	r0, r3
 8009812:	3708      	adds	r7, #8
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009818:	b480      	push	{r7}
 800981a:	b083      	sub	sp, #12
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009820:	4b02      	ldr	r3, [pc, #8]	@ (800982c <USBD_static_malloc+0x14>)
}
 8009822:	4618      	mov	r0, r3
 8009824:	370c      	adds	r7, #12
 8009826:	46bd      	mov	sp, r7
 8009828:	bc80      	pop	{r7}
 800982a:	4770      	bx	lr
 800982c:	20001270 	.word	0x20001270

08009830 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009830:	b480      	push	{r7}
 8009832:	b083      	sub	sp, #12
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]

}
 8009838:	bf00      	nop
 800983a:	370c      	adds	r7, #12
 800983c:	46bd      	mov	sp, r7
 800983e:	bc80      	pop	{r7}
 8009840:	4770      	bx	lr

08009842 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009842:	b480      	push	{r7}
 8009844:	b083      	sub	sp, #12
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
 800984a:	460b      	mov	r3, r1
 800984c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800984e:	bf00      	nop
 8009850:	370c      	adds	r7, #12
 8009852:	46bd      	mov	sp, r7
 8009854:	bc80      	pop	{r7}
 8009856:	4770      	bx	lr

08009858 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009858:	b480      	push	{r7}
 800985a:	b085      	sub	sp, #20
 800985c:	af00      	add	r7, sp, #0
 800985e:	4603      	mov	r3, r0
 8009860:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009862:	2300      	movs	r3, #0
 8009864:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009866:	79fb      	ldrb	r3, [r7, #7]
 8009868:	2b03      	cmp	r3, #3
 800986a:	d817      	bhi.n	800989c <USBD_Get_USB_Status+0x44>
 800986c:	a201      	add	r2, pc, #4	@ (adr r2, 8009874 <USBD_Get_USB_Status+0x1c>)
 800986e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009872:	bf00      	nop
 8009874:	08009885 	.word	0x08009885
 8009878:	0800988b 	.word	0x0800988b
 800987c:	08009891 	.word	0x08009891
 8009880:	08009897 	.word	0x08009897
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009884:	2300      	movs	r3, #0
 8009886:	73fb      	strb	r3, [r7, #15]
    break;
 8009888:	e00b      	b.n	80098a2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800988a:	2302      	movs	r3, #2
 800988c:	73fb      	strb	r3, [r7, #15]
    break;
 800988e:	e008      	b.n	80098a2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009890:	2301      	movs	r3, #1
 8009892:	73fb      	strb	r3, [r7, #15]
    break;
 8009894:	e005      	b.n	80098a2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009896:	2302      	movs	r3, #2
 8009898:	73fb      	strb	r3, [r7, #15]
    break;
 800989a:	e002      	b.n	80098a2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800989c:	2302      	movs	r3, #2
 800989e:	73fb      	strb	r3, [r7, #15]
    break;
 80098a0:	bf00      	nop
  }
  return usb_status;
 80098a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3714      	adds	r7, #20
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bc80      	pop	{r7}
 80098ac:	4770      	bx	lr
 80098ae:	bf00      	nop

080098b0 <memset>:
 80098b0:	4603      	mov	r3, r0
 80098b2:	4402      	add	r2, r0
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d100      	bne.n	80098ba <memset+0xa>
 80098b8:	4770      	bx	lr
 80098ba:	f803 1b01 	strb.w	r1, [r3], #1
 80098be:	e7f9      	b.n	80098b4 <memset+0x4>

080098c0 <__libc_init_array>:
 80098c0:	b570      	push	{r4, r5, r6, lr}
 80098c2:	2600      	movs	r6, #0
 80098c4:	4d0c      	ldr	r5, [pc, #48]	@ (80098f8 <__libc_init_array+0x38>)
 80098c6:	4c0d      	ldr	r4, [pc, #52]	@ (80098fc <__libc_init_array+0x3c>)
 80098c8:	1b64      	subs	r4, r4, r5
 80098ca:	10a4      	asrs	r4, r4, #2
 80098cc:	42a6      	cmp	r6, r4
 80098ce:	d109      	bne.n	80098e4 <__libc_init_array+0x24>
 80098d0:	f000 f81a 	bl	8009908 <_init>
 80098d4:	2600      	movs	r6, #0
 80098d6:	4d0a      	ldr	r5, [pc, #40]	@ (8009900 <__libc_init_array+0x40>)
 80098d8:	4c0a      	ldr	r4, [pc, #40]	@ (8009904 <__libc_init_array+0x44>)
 80098da:	1b64      	subs	r4, r4, r5
 80098dc:	10a4      	asrs	r4, r4, #2
 80098de:	42a6      	cmp	r6, r4
 80098e0:	d105      	bne.n	80098ee <__libc_init_array+0x2e>
 80098e2:	bd70      	pop	{r4, r5, r6, pc}
 80098e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80098e8:	4798      	blx	r3
 80098ea:	3601      	adds	r6, #1
 80098ec:	e7ee      	b.n	80098cc <__libc_init_array+0xc>
 80098ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80098f2:	4798      	blx	r3
 80098f4:	3601      	adds	r6, #1
 80098f6:	e7f2      	b.n	80098de <__libc_init_array+0x1e>
 80098f8:	0800999c 	.word	0x0800999c
 80098fc:	0800999c 	.word	0x0800999c
 8009900:	0800999c 	.word	0x0800999c
 8009904:	080099a0 	.word	0x080099a0

08009908 <_init>:
 8009908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800990a:	bf00      	nop
 800990c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800990e:	bc08      	pop	{r3}
 8009910:	469e      	mov	lr, r3
 8009912:	4770      	bx	lr

08009914 <_fini>:
 8009914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009916:	bf00      	nop
 8009918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800991a:	bc08      	pop	{r3}
 800991c:	469e      	mov	lr, r3
 800991e:	4770      	bx	lr
