{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550111968485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550111968493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 13 21:39:28 2019 " "Processing started: Wed Feb 13 21:39:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550111968493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550111968493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550111968493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550111970743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550111970744 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reaction_game.v(91) " "Verilog HDL information at reaction_game.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "reaction_game.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1550112033784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 reaction_game.v(4) " "Verilog HDL Declaration information at reaction_game.v(4): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "reaction_game.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550112033785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 reaction_game.v(5) " "Verilog HDL Declaration information at reaction_game.v(5): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "reaction_game.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550112033785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 reaction_game.v(6) " "Verilog HDL Declaration information at reaction_game.v(6): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "reaction_game.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550112033785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 reaction_game.v(7) " "Verilog HDL Declaration information at reaction_game.v(7): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "reaction_game.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550112033785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 reaction_game.v(8) " "Verilog HDL Declaration information at reaction_game.v(8): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "reaction_game.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550112033785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 reaction_game.v(9) " "Verilog HDL Declaration information at reaction_game.v(9): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "reaction_game.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550112033785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction_game.v 1 1 " "Found 1 design units, including 1 entities, in source file reaction_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 reaction_game " "Found entity 1: reaction_game" {  } { { "reaction_game.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550112033796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550112033796 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random.v(13) " "Verilog HDL information at random.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "random.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/random.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1550112035410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550112035411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550112035411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file num_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_decoder " "Found entity 1: num_decoder" {  } { { "num_decoder.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/num_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550112035423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550112035423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file led_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_decoder " "Found entity 1: led_decoder" {  } { { "led_decoder.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/led_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550112035433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550112035433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_counter " "Found entity 1: hex_counter" {  } { { "hex_counter.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/hex_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550112035444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550112035444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550112035453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550112035453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2BCD " "Found entity 1: bin2BCD" {  } { { "bin2BCD.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550112035463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550112035463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_point.v 1 1 " "Found 1 design units, including 1 entities, in source file add_point.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_point " "Found entity 1: add_point" {  } { { "add_point.v" "" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/add_point.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550112035473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550112035473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reaction_game " "Elaborating entity \"reaction_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550112035602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:msec " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:msec\"" {  } { { "reaction_game.v" "msec" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550112035638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_counter hex_counter:init_delay " "Elaborating entity \"hex_counter\" for hierarchy \"hex_counter:init_delay\"" {  } { { "reaction_game.v" "init_delay" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550112035677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:RNG " "Elaborating entity \"random\" for hierarchy \"random:RNG\"" {  } { { "reaction_game.v" "RNG" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550112035692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2BCD bin2BCD:hexTimer " "Elaborating entity \"bin2BCD\" for hierarchy \"bin2BCD:hexTimer\"" {  } { { "reaction_game.v" "hexTimer" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550112035711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_decoder num_decoder:hex0 " "Elaborating entity \"num_decoder\" for hierarchy \"num_decoder:hex0\"" {  } { { "reaction_game.v" "hex0" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550112035730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_decoder led_decoder:P1_led " "Elaborating entity \"led_decoder\" for hierarchy \"led_decoder:P1_led\"" {  } { { "reaction_game.v" "P1_led" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550112035755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_point add_point:P1 " "Elaborating entity \"add_point\" for hierarchy \"add_point:P1\"" {  } { { "reaction_game.v" "P1" { Text "D:/3TB4/Lab2_hank/lab_actual/part2/reaction_game.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550112035772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550112039081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/3TB4/Lab2_hank/lab_actual/part2/output_files/lab2.map.smsg " "Generated suppressed messages file D:/3TB4/Lab2_hank/lab_actual/part2/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550112042030 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550112043364 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550112043364 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "516 " "Implemented 516 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550112044318 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550112044318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "459 " "Implemented 459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550112044318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550112044318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550112044646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 13 21:40:44 2019 " "Processing ended: Wed Feb 13 21:40:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550112044646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550112044646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550112044646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550112044646 ""}
