Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 24 22:20:34 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_DAC_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_DAC_0_0 (xilinx.com:user:DAC:1) from (Rev. 7) to (Rev. 8)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 24 20:27:16 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_FilterIIR_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of hdmi_FilterIIR_0_0 (xilinx.com:user:FilterIIR:1.0) from (Rev. 9) to (Rev. 10)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'hdmi_FilterIIR_0_0'.


-Upgrade has removed interface 'clk'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'hdmi_FilterIIR_0_0'. These changes may impact your design.


-Upgrade has added port 'signed_iir_out'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 24 20:20:02 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_FilterIIR_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_FilterIIR_0_0 (xilinx.com:user:FilterIIR:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 24 19:45:25 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_PhaseDetector_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_PhaseDetector_0_0 (xilinx.com:user:PhaseDetector:1.0) from (Rev. 4) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 24 17:32:03 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ampDec_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_ampDec_0_0 (xilinx.com:user:ampDec:1) from (Rev. 5) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 24 16:56:32 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ampDec_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_ampDec_0_0 (xilinx.com:user:ampDec:1) from (Rev. 4) to (Rev. 5)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 24 15:03:38 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_PhaseDetector_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_PhaseDetector_0_0 (xilinx.com:user:PhaseDetector:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar 23 23:02:48 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ADC_fpga_d_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_ADC_fpga_d_0_0 (xilinx.com:user:ADC_fpga_d:1) from (Rev. 14) to (Rev. 15)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar 23 22:32:33 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_PhaseDetector_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of hdmi_PhaseDetector_0_0 (xilinx.com:user:PhaseDetector:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'hdmi_PhaseDetector_0_0'.


-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'reset_n' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'hdmi_PhaseDetector_0_0'. These changes may impact your design.


-Upgrade has added port 'clk'

-Upgrade has added port 'reset_n'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar 23 22:32:33 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_DAC_0_0'

1. Summary
----------

SUCCESS in the conversion of hdmi_DAC_0_0 (xilinx.com:user:DAC:1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar 23 21:21:56 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_FilterIIR_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_FilterIIR_0_0 (xilinx.com:user:FilterIIR:1.0) from (Rev. 6) to (Rev. 8)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar 23 20:53:20 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_FilterIIR_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of hdmi_FilterIIR_0_0 (xilinx.com:user:FilterIIR:1.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'hdmi_FilterIIR_0_0'. These changes may impact your design.


-Upgrade has removed port 'in'

-Upgrade has removed port 'out'

-Upgrade has added port 'iir_in'

-Upgrade has added port 'iir_out'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar 23 20:40:28 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_FilterIIR_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of hdmi_FilterIIR_0_0 (xilinx.com:user:FilterIIR:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'hdmi_FilterIIR_0_0'. These changes may impact your design.


-Upgraded port 'in' width 16 differs from original width 12

-Upgraded port 'out' width 16 differs from original width 12







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar 23 20:40:28 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ADC_fpga_d_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of hdmi_ADC_fpga_d_0_0 (xilinx.com:user:ADC_fpga_d:1) from (Rev. 12) to (Rev. 14)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'hdmi_ADC_fpga_d_0_0'. These changes may impact your design.


-Upgraded port 'phase_data' width 10 differs from original width 16







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar 23 20:31:36 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ADC_fpga_d_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of hdmi_ADC_fpga_d_0_0 (xilinx.com:user:ADC_fpga_d:1) from (Rev. 10) to (Rev. 12)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'hdmi_ADC_fpga_d_0_0'. These changes may impact your design.


-Upgrade has added port 'amplitude_data'

-Upgrade has added port 'frequency_data'

-Upgrade has added port 'phase_data'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar 23 19:40:54 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ADC_fpga_d_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_ADC_fpga_d_0_0 (xilinx.com:user:ADC_fpga_d:1) from (Rev. 9) to (Rev. 10)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar 23 17:47:41 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ADC_fpga_d_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of hdmi_ADC_fpga_d_0_0 (xilinx.com:user:ADC_fpga_d:1) from (Rev. 8) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'hdmi_ADC_fpga_d_0_0'. These changes may impact your design.


-Upgrade has removed port 'enable'

-Upgrade has removed port 'ready'

-Upgrade has removed port 'xadc_addr'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar 23 00:06:19 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ADC_fpga_d_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of hdmi_ADC_fpga_d_0_0 (xilinx.com:user:ADC_fpga_d:1) from (Rev. 7) to (Rev. 8)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'hdmi_ADC_fpga_d_0_0'. These changes may impact your design.


-Upgraded port 'xadc_data' in differs from original direction out

-Upgrade has removed port 'xa_n'

-Upgrade has removed port 'xa_p'

-Upgrade has added port 'enable'

-Upgrade has added port 'ready'

-Upgrade has added port 'xadc_addr'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 22 22:18:37 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ADC_fpga_d_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_ADC_fpga_d_0_0 (xilinx.com:user:ADC_fpga_d:1) from (Rev. 6) to (Rev. 7)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 22 21:29:59 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ADC_fpga_d_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_ADC_fpga_d_0_0 (xilinx.com:user:ADC_fpga_d:1) from (Rev. 5) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 22 21:01:37 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ADC_fpga_d_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_ADC_fpga_d_0_0 (xilinx.com:user:ADC_fpga_d:1) from (Rev. 4) to (Rev. 5)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 22 18:32:04 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ADC_fpga_0_0'

1. Summary
----------

SUCCESS in the conversion of hdmi_ADC_fpga_0_0 (xilinx.com:user:ADC_fpga:1 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 22 18:17:10 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ADC_fpga_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_ADC_fpga_0_0 (xilinx.com:user:ADC_fpga:1) from (Rev. 5) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 22 18:16:51 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ADC_fpga_0_0'

1. Summary
----------

SUCCESS in the conversion of hdmi_ADC_fpga_0_0 (xilinx.com:user:ADC_fpga:1 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_xlconstant_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1) from (Rev. 2) to (Rev. 3)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_v_vid_in_axi4s_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_v_vid_in_axi4s_0_0 (xilinx.com:ip:v_vid_in_axi4s:4.0) from (Rev. 5) to (Rev. 7)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_v_tc_1_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_v_tc_1_0 (xilinx.com:ip:v_tc:6.1) from (Rev. 10) to (Rev. 12)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_v_tc_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_v_tc_0_0 (xilinx.com:ip:v_tc:6.1) from (Rev. 10) to (Rev. 12)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_v_axi4s_vid_out_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_v_axi4s_vid_out_0_0 (xilinx.com:ip:v_axi4s_vid_out:4.0) from (Rev. 5) to (Rev. 8)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_rst_mig_7series_0_pxl_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_rst_mig_7series_0_pxl_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 10) to (Rev. 12)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_rst_mig_7series_0_100M_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_rst_mig_7series_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 10) to (Rev. 12)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_mig_7series_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_mig_7series_0_0 (xilinx.com:ip:mig_7series:4.0) from (Rev. 2) to (Rev. 5)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_microblaze_0_xlconcat_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_microblaze_0_xlconcat_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 2) to (Rev. 1)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_microblaze_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_microblaze_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 12) to (Rev. 16)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_microblaze_0_axi_intc_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_microblaze_0_axi_intc_0 (xilinx.com:ip:axi_intc:4.1) from (Rev. 9) to (Rev. 10)

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter C_IRQ_CONNECTION with default value 0 : a parameter called C_IRQ_CONNECTION already exists in axi_intc_v4_1






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_microblaze_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_microblaze_0_0 (xilinx.com:ip:microblaze:10.0) from (Rev. 1) to (Rev. 5)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_mdm_1_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_mdm_1_0 (xilinx.com:ip:mdm:3.2) from (Rev. 8) to (Rev. 12)

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter C_DEBUG_INTERFACE with default value 0 : a parameter called C_DEBUG_INTERFACE already exists in mdm_v3_2
Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')
Added parameter C_TRACE_PROTOCOL with value 1 (source 'default')
Set parameter C_S_AXI_ADDR_WIDTH to value 4 (source 'default')






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_lmb_bram_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_lmb_bram_0 from xilinx.com:ip:blk_mem_gen:8.3 (Rev. 5) to xilinx.com:ip:blk_mem_gen:8.4 (Rev. 1)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_ilmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_ilmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 10) to (Rev. 14)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_dlmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_dlmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 10) to (Rev. 14)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_axi_vdma_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_axi_vdma_0_0 from xilinx.com:ip:axi_vdma:6.2 (Rev. 10) to xilinx.com:ip:axi_vdma:6.3 (Rev. 3)

2. Upgrade messages
-------------------

Added parameter c_enable_all with value 1 (source 'default')
Added parameter c_enable_mm2s_rst_out with value 1 (source 'default')
Added parameter c_enable_mm2s_buf_empty with value 1 (source 'default')
Added parameter c_enable_mm2s_param_updt with value 1 (source 'default')
Added parameter c_enable_mm2s_fsync_out with value 1 (source 'default')
Added parameter c_enable_tstvec with value 1 (source 'default')
Added parameter c_enable_mm2s_frmstr_reg with value 1 (source 'default')
Added parameter c_enable_mm2s_delay_counter with value 1 (source 'default')
Added parameter c_enable_mm2s_frm_counter with value 1 (source 'default')
Added parameter c_enable_s2mm_rst_out with value 1 (source 'default')
Added parameter c_enable_s2mm_buf_full with value 1 (source 'default')
Added parameter c_enable_s2mm_param_updt with value 1 (source 'default')
Added parameter c_enable_s2mm_fsync_out with value 1 (source 'default')
Added parameter c_enable_s2mm_sts_reg with value 1 (source 'default')
Added parameter c_enable_s2mm_frmstr_reg with value 1 (source 'default')
Added parameter c_enable_s2mm_delay_counter with value 1 (source 'default')
Added parameter c_enable_s2mm_frm_counter with value 1 (source 'default')
Set parameter c_enable_all to value 0 (source 'default')
Set parameter c_enable_mm2s_rst_out to value 0 (source 'default')
Set parameter c_enable_mm2s_buf_empty to value 0 (source 'default')
Set parameter c_enable_mm2s_param_updt to value 0 (source 'default')
Set parameter c_enable_mm2s_fsync_out to value 0 (source 'default')
Set parameter c_enable_tstvec to value 0 (source 'default')
Set parameter c_enable_mm2s_frmstr_reg to value 0 (source 'default')
Set parameter c_enable_mm2s_delay_counter to value 1 (source 'default')
Set parameter c_enable_mm2s_frm_counter to value 1 (source 'default')
Set parameter c_enable_s2mm_rst_out to value 0 (source 'default')
Set parameter c_enable_s2mm_buf_full to value 0 (source 'default')
Set parameter c_enable_s2mm_param_updt to value 0 (source 'default')
Set parameter c_enable_s2mm_fsync_out to value 0 (source 'default')
Set parameter c_enable_s2mm_sts_reg to value 0 (source 'default')
Set parameter c_enable_s2mm_frmstr_reg to value 0 (source 'default')
Set parameter c_enable_s2mm_delay_counter to value 1 (source 'default')
Set parameter c_enable_s2mm_frm_counter to value 1 (source 'default')
Removed parameter c_enable_debug_all
Removed parameter c_enable_debug_info_0
Removed parameter c_enable_debug_info_1
Removed parameter c_enable_debug_info_2
Removed parameter c_enable_debug_info_3
Removed parameter c_enable_debug_info_4
Removed parameter c_enable_debug_info_5
Removed parameter c_enable_debug_info_6
Removed parameter c_enable_debug_info_7
Removed parameter c_enable_debug_info_8
Removed parameter c_enable_debug_info_9
Removed parameter c_enable_debug_info_10
Removed parameter c_enable_debug_info_11
Removed parameter c_enable_debug_info_12
Removed parameter c_enable_debug_info_13
Removed parameter c_enable_debug_info_14
Removed parameter c_enable_debug_info_15






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0) from (Rev. 15) to (Rev. 19)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_axi_timer_0_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_axi_timer_0_0 (xilinx.com:ip:axi_timer:2.0) from (Rev. 13) to (Rev. 17)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_axi_mem_intercon_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_axi_mem_intercon_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 12) to (Rev. 16)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 17:35:35 2018
| Host         : DESKTOP-7TO7KK1 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'hdmi_axi_gpio_video_0'

1. Summary
----------

SUCCESS in the upgrade of hdmi_axi_gpio_video_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 13) to (Rev. 17)

