#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Aug 15 14:42:33 2022
# Process ID: 3764
# Current directory: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1
# Command line: vivado.exe -log lcd_touchpad.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lcd_touchpad.tcl -notrace
# Log file: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/lcd_touchpad.vdi
# Journal file: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1\vivado.jou
# Running On: Zou, OS: Windows, CPU Frequency: 3686 MHz, CPU Physical cores: 10, Host memory: 34212 MB
#-----------------------------------------------------------
source lcd_touchpad.tcl -notrace
Command: link_design -top lcd_touchpad -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'd:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_33m_gen'
INFO: [Project 1-454] Reading design checkpoint 'd:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_50_to_clk_33/clk_50_to_clk_33.dcp' for cell 'clk_50_to_clk_33_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_50m_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1302.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_33m_gen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_50m_gen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_33m_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_50m_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_33m_gen/inst'
Finished Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_33m_gen/inst'
Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_33m_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_33m_gen/inst'
Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_50m_gen/inst'
Finished Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_50m_gen/inst'
Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_50m_gen/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_50m_gen/inst'
Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_50_to_clk_33/clk_50_to_clk_33.xdc] for cell 'clk_50_to_clk_33_inst/U0'
Finished Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_50_to_clk_33/clk_50_to_clk_33.xdc] for cell 'clk_50_to_clk_33_inst/U0'
Parsing XDC File [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1/new/lcd_touchpad.xdc]
Finished Parsing XDC File [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1/new/lcd_touchpad.xdc]
Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_50_to_clk_33/clk_50_to_clk_33_clocks.xdc] for cell 'clk_50_to_clk_33_inst/U0'
Finished Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_50_to_clk_33/clk_50_to_clk_33_clocks.xdc] for cell 'clk_50_to_clk_33_inst/U0'
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1512.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.289 ; gain = 209.398
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.541 . Memory (MB): peak = 1512.289 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ef3a3d0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1512.289 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 50281191b0d2024a.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1896.914 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ee5eefff

Time (s): cpu = 00:00:07 ; elapsed = 00:01:52 . Memory (MB): peak = 1896.914 ; gain = 105.918

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter iic_ctrl_inst/sda_en_i_1 into driver instance iic_ctrl_inst/sda_en_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter touch_driver_inst/touch_init_OBUFT_inst_i_1 into driver instance touch_driver_inst/touch_init_OBUFT_inst_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 144167c4d

Time (s): cpu = 00:00:08 ; elapsed = 00:01:52 . Memory (MB): peak = 1896.914 ; gain = 105.918
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 27 cells
INFO: [Opt 31-1021] In phase Retarget, 89 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 19a1f3626

Time (s): cpu = 00:00:08 ; elapsed = 00:01:52 . Memory (MB): peak = 1896.914 ; gain = 105.918
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 16b3a3db5

Time (s): cpu = 00:00:08 ; elapsed = 00:01:52 . Memory (MB): peak = 1896.914 ; gain = 105.918
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 111 cells
INFO: [Opt 31-1021] In phase Sweep, 1284 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 16b3a3db5

Time (s): cpu = 00:00:08 ; elapsed = 00:01:53 . Memory (MB): peak = 1896.914 ; gain = 105.918
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 16b3a3db5

Time (s): cpu = 00:00:08 ; elapsed = 00:01:53 . Memory (MB): peak = 1896.914 ; gain = 105.918
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 16b3a3db5

Time (s): cpu = 00:00:08 ; elapsed = 00:01:53 . Memory (MB): peak = 1896.914 ; gain = 105.918
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              27  |                                             89  |
|  Constant propagation         |               0  |              32  |                                             52  |
|  Sweep                        |               0  |             111  |                                           1284  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             61  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1896.914 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18b8009c2

Time (s): cpu = 00:00:08 ; elapsed = 00:01:53 . Memory (MB): peak = 1896.914 ; gain = 105.918

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 19 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 205b74acd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2136.863 ; gain = 0.000
Ending Power Optimization Task | Checksum: 205b74acd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2136.863 ; gain = 239.949

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1d9896e8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.774 . Memory (MB): peak = 2136.863 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1d9896e8e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2136.863 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2136.863 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d9896e8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2136.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:02:00 . Memory (MB): peak = 2136.863 ; gain = 624.574
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2136.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/lcd_touchpad_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lcd_touchpad_drc_opted.rpt -pb lcd_touchpad_drc_opted.pb -rpx lcd_touchpad_drc_opted.rpx
Command: report_drc -file lcd_touchpad_drc_opted.rpt -pb lcd_touchpad_drc_opted.pb -rpx lcd_touchpad_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/lcd_touchpad_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2136.863 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 199eb8dba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2136.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b5b356fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.620 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1608b0e2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1608b0e2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2136.863 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1608b0e2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c46b8544

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: fd8b80cf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: fd8b80cf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 524 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 240 nets or LUTs. Breaked 0 LUT, combined 240 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2136.863 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            240  |                   240  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            240  |                   240  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 17d46c80b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2136.863 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 18e6a74ae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2136.863 ; gain = 0.000
Phase 2 Global Placement | Checksum: 18e6a74ae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ec24015f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15babafba

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 102e106dc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 168b6d717

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 1709b1341

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2136.863 ; gain = 0.000
Phase 3.5 Small Shape Detail Placement | Checksum: 1709b1341

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e825466e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19951bf18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2136.863 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19951bf18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c1859896

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.168 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b96b1e47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 2136.863 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 121082c01

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.458 . Memory (MB): peak = 2136.863 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c1859896

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.168. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b57f437e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2136.863 ; gain = 0.000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2136.863 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b57f437e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b57f437e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b57f437e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2136.863 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1b57f437e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2136.863 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2136.863 ; gain = 0.000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2136.863 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15fab97c5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2136.863 ; gain = 0.000
Ending Placer Task | Checksum: 8b969f74

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2136.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2136.863 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.824 . Memory (MB): peak = 2136.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/lcd_touchpad_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lcd_touchpad_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2136.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file lcd_touchpad_utilization_placed.rpt -pb lcd_touchpad_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lcd_touchpad_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2136.863 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.774 . Memory (MB): peak = 2143.676 ; gain = 6.812
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/lcd_touchpad_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 47b85b23 ConstDB: 0 ShapeSum: 43de4451 RouteDB: 0
Post Restoration Checksum: NetGraph: fdf4282e NumContArr: faec5e7b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1f8e086a9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2227.855 ; gain = 84.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f8e086a9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2233.027 ; gain = 89.172

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f8e086a9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2233.027 ; gain = 89.172
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: b32e13e2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2265.105 ; gain = 121.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.439 | TNS=0.000  | WHS=-0.349 | THS=-700.166|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 13f2d94ff

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2280.637 ; gain = 136.781
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.439 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: d7113153

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2293.078 ; gain = 149.223

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14913
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14913
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 145a486bf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2293.078 ; gain = 149.223

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 145a486bf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2293.078 ; gain = 149.223
Phase 3 Initial Routing | Checksum: 276ee78e4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2293.078 ; gain = 149.223

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 897
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.010 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: be347fa3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2293.078 ; gain = 149.223
Phase 4 Rip-up And Reroute | Checksum: be347fa3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2293.078 ; gain = 149.223

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: da22a518

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2293.078 ; gain = 149.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.107 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 12612bad7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2293.078 ; gain = 149.223

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12612bad7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2293.078 ; gain = 149.223
Phase 5 Delay and Skew Optimization | Checksum: 12612bad7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2293.078 ; gain = 149.223

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c9f5dd06

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2293.078 ; gain = 149.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.107 | TNS=0.000  | WHS=0.048  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16774a9f8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2293.078 ; gain = 149.223
Phase 6 Post Hold Fix | Checksum: 16774a9f8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2293.078 ; gain = 149.223

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.48343 %
  Global Horizontal Routing Utilization  = 3.24738 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: be6b483b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2293.078 ; gain = 149.223

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: be6b483b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2293.078 ; gain = 149.223

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d15143eb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2293.078 ; gain = 149.223

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.107 | TNS=0.000  | WHS=0.048  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d15143eb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2293.078 ; gain = 149.223
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2293.078 ; gain = 149.223

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2293.078 ; gain = 149.402
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.855 . Memory (MB): peak = 2300.184 ; gain = 7.105
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/lcd_touchpad_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lcd_touchpad_drc_routed.rpt -pb lcd_touchpad_drc_routed.pb -rpx lcd_touchpad_drc_routed.rpx
Command: report_drc -file lcd_touchpad_drc_routed.rpt -pb lcd_touchpad_drc_routed.pb -rpx lcd_touchpad_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/lcd_touchpad_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lcd_touchpad_methodology_drc_routed.rpt -pb lcd_touchpad_methodology_drc_routed.pb -rpx lcd_touchpad_methodology_drc_routed.rpx
Command: report_methodology -file lcd_touchpad_methodology_drc_routed.rpt -pb lcd_touchpad_methodology_drc_routed.pb -rpx lcd_touchpad_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/lcd_touchpad_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lcd_touchpad_power_routed.rpt -pb lcd_touchpad_power_summary_routed.pb -rpx lcd_touchpad_power_routed.rpx
Command: report_power -file lcd_touchpad_power_routed.rpt -pb lcd_touchpad_power_summary_routed.pb -rpx lcd_touchpad_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
135 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lcd_touchpad_route_status.rpt -pb lcd_touchpad_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file lcd_touchpad_timing_summary_routed.rpt -pb lcd_touchpad_timing_summary_routed.pb -rpx lcd_touchpad_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file lcd_touchpad_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lcd_touchpad_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lcd_touchpad_bus_skew_routed.rpt -pb lcd_touchpad_bus_skew_routed.pb -rpx lcd_touchpad_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Aug 15 14:45:51 2022...
