
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version C-2009.06-SP5 for linux -- Jan 15, 2010
              Copyright (c) 1988-2009 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
set link_library {/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db /apps/synopsys/C-2009.06-SP2/libraries/syn/dw02.sldb /apps/synopsys/C-2009.06-SP2/libraries/syn/dw01.sldb }
/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db /apps/synopsys/C-2009.06-SP2/libraries/syn/dw02.sldb /apps/synopsys/C-2009.06-SP2/libraries/syn/dw01.sldb 
set target_library {/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db}
/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db
read_verilog sfilt.v
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'
Loading db file '/apps/synopsys/C-2009.06-SP2/libraries/syn/dw02.sldb'
Loading db file '/apps/synopsys/C-2009.06-SP2/libraries/syn/dw01.sldb'
Loading db file '/apps/synopsys/SYNTH/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/SYNTH/libraries/syn/standard.sldb'
  Loading link library 'osu018_stdcells'
  Loading link library 'gtech'
Loading verilog file '/home/so/soun0694/Work/287-PnR-Ultra/sfilt.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:72: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:73: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:74: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:76: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:77: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:78: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:82: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:83: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:84: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:85: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:18: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:37: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:38: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:51: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/so/soun0694/Work/287-PnR-Ultra/sfilt.v:54: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 28 in file
	'/home/so/soun0694/Work/287-PnR-Ultra/sfilt.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sfilt line 65 in file
		'/home/so/soun0694/Work/287-PnR-Ultra/sfilt.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    _pushout_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       h1_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|     push_1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      cmd_1_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|       q0_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       h2_reg        | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|       h0_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     push_0_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      cmd0_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     push_2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      cmd_2_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|       acc_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      dout_reg       | Flip-flop |  32   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/so/soun0694/Work/287-PnR-Ultra/sfilt.db:sfilt'
Loaded 1 design.
Current design is 'sfilt'.
sfilt
current_design sfilt
Current design is 'sfilt'.
{sfilt}
check_design
Warning: In design 'sfilt', cell 'C1114' does not drive any nets. (LINT-1)
Warning: In design 'sfilt', cell 'C1115' does not drive any nets. (LINT-1)
1
set_drive 0 clk
1
set_drive 0 rst
1
set_dont_touch_network clk
1
create_clock clk -name clk -period 3.135000
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{pushin cmd[1] cmd[0] q[31] q[30] q[29] q[28] q[27] q[26] q[25] q[24] q[23] q[22] q[21] q[20] q[19] q[18] q[17] q[16] q[15] q[14] q[13] q[12] q[11] q[10] q[9] q[8] q[7] q[6] q[5] q[4] q[3] q[2] q[1] q[0] h[31] h[30] h[29] h[28] h[27] h[26] h[25] h[24] h[23] h[22] h[21] h[20] h[19] h[18] h[17] h[16] h[15] h[14] h[13] h[12] h[11] h[10] h[9] h[8] h[7] h[6] h[5] h[4] h[3] h[2] h[1] h[0]}
set_driving_cell -lib_cell NAND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.5 -clock clk $all_inputs_wo_rst_clk
1
set_max_delay 1.8 -to [all_outputs]
1
set_max_delay 1.8 -from $all_inputs_wo_rst_clk
1
set_fix_hold [ get_clocks clk ]
1
compile_ultra
Analyzing: "/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | C-2009.06-DWBB_0912 |    *     |
| Licensed DW Building Blocks             | C-2009.06-DWBB_0907 |    *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/osu018_stdcells.db.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sfilt'
 Implement Synthetic for 'sfilt'.
Loading db file '/apps/synopsys/SYNTH/libraries/syn/dw_foundation.sldb'
  Processing 'sfilt_DW02_mult_3_stage_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
  Retiming sfilt_DW02_mult_3_stage_0
  Preferred flip-flop is DFFSR with setup = 0.08


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.51
  Critical path length = 2.51
  Clock correction = 0.63 (clock-to-Q delay = 0.30, setup = 0.08, uncertainty = 0.25)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'sfilt_DP_OP_19_294_9081_3'
  Mapping 'sfilt_DW_rightsh_2'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Added key list 'DesignWare' to design 'sfilt'. (DDB-72)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11  230662.0      0.01       0.1       0.0                                0.00
    0:00:11  230662.0      0.01       0.1       0.0                                0.00



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11  230662.0      0.01       0.1       0.0                                0.00
    0:00:11  230686.0      0.00       0.0       0.0                                0.00
    0:00:11  230686.0      0.00       0.0       0.0                                0.00
    0:00:11  230686.0      0.00       0.0       0.0                                0.00
    0:00:11  230686.0      0.00       0.0       0.0                                0.00
    0:00:11  230686.0      0.00       0.0       0.0                                0.00
    0:00:11  230686.0      0.00       0.0       0.0                                0.00


  Beginning Design Rule Fixing  (min_path)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11  230686.0      0.00       0.0       0.0                               -3.44
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
    0:00:12  232862.0      0.00       0.0       0.0                                0.00
    0:00:12  231038.0      0.00       0.0       0.0                               -2.61
    0:00:12  231038.0      0.00       0.0       0.0                               -2.61
    0:00:12  231038.0      0.00       0.0       0.0                               -2.61
    0:00:12  231038.0      0.00       0.0       0.0                               -2.61
    0:00:13  232518.0      0.00       0.0       0.0                                0.00
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13  231070.0      0.00       0.0       0.0                               -1.78
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
    0:00:15  228762.0      0.00       0.0       0.0                               -1.83
    0:00:15  228762.0      0.00       0.0       0.0                               -1.83
    0:00:15  229522.0      0.00       0.0       0.0                                0.00
    0:00:15  229522.0      0.00       0.0       0.0                                0.00
    0:00:15  229522.0      0.00       0.0       0.0                                0.00
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'

  Optimization Complete
  ---------------------
1
create_clock clk -name clk -period 3.300000
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
update_timing
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
1
report -cell
report_cell
 
****************************************
Report : cell
Design : sfilt
Version: C-2009.06-SP5
Date   : Sat Mar  7 18:09:10 2015
****************************************

Attributes:
   BO - reference allows boundary optimization
    b - black box (unknown)
   bo - allows boundary optimization
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
DP_OP_19_294_9081/U6      XOR2X1          osu018_stdcells 56.000000 
DP_OP_19_294_9081/U8      OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U9      NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U11     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U12     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U14     AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U15     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U16     OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U17     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U18     AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U19     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U20     OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U21     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U22     AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U25     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U28     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U30     OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U35     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U37     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U38     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U40     AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U41     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U42     OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U43     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U44     AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U47     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U48     AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U49     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U50     OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U51     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U53     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U54     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U56     OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U57     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U59     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U60     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U62     AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U63     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U64     OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U65     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U66     AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U69     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U70     OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U71     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U73     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U74     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U76     OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U77     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U79     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U80     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U82     AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U83     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U84     OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U87     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U88     OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U89     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U90     AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U91     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U92     OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U93     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U95     NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U96     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U98     OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U99     NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U101    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U102    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U104    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U105    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U106    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U107    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U108    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U111    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U112    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U113    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U115    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U116    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U118    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U119    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U121    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U122    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U124    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U125    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U126    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U131    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U132    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U133    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U134    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U135    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U137    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U138    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U140    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U141    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U143    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U144    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U146    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U147    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U148    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U151    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U152    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U155    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U156    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U158    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U159    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U161    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U162    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U164    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U167    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U168    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U169    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U170    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U171    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U172    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U173    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U174    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U175    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U177    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U178    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U180    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U181    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U183    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U184    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U186    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U187    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U188    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U191    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U192    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U195    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U196    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U198    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U199    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U201    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U202    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U204    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U207    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U208    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U211    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U212    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U213    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U214    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U217    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U218    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U220    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U221    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U223    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U224    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U226    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U227    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U228    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U231    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U232    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U235    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U236    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U238    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U241    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U242    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U244    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U249    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U250    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U251    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U252    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U253    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U254    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U257    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U258    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U260    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U261    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U263    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U264    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U266    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U267    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U268    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U271    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U272    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U275    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U276    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U278    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U279    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U281    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U282    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U284    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U291    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U292    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U293    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U294    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U295    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U297    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U298    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U300    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U301    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U303    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U304    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U306    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U307    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U308    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U311    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U312    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U314    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U315    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U317    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U318    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U321    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U322    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U323    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U324    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U325    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U326    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U327    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U328    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U329    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U330    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U332    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U333    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U335    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U336    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U338    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U339    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U341    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U342    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U343    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U344    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U346    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U347    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U349    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U350    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U352    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U353    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U356    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U357    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U358    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U361    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U362    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U363    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U364    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U365    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U367    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U368    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U370    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U371    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U373    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U374    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U376    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U377    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U378    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U379    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U381    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U382    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U384    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U385    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U387    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U388    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U391    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U394    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U395    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U396    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U397    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U398    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U399    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U400    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U402    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U403    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U405    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U406    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U408    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U409    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U411    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U412    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U413    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U414    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U416    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U417    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U419    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U420    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U422    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U423    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U426    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U427    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U428    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U429    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U430    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U431    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U433    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U434    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U436    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U437    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U439    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U440    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U442    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U443    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U444    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U445    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U447    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U448    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U450    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U453    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U455    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U456    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U462    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U463    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U464    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U465    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U466    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U468    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U469    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U471    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U472    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U474    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U475    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U477    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U478    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U479    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U480    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U482    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U483    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U485    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U486    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U488    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U489    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U492    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U493    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U494    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U495    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U496    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U497    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U499    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U500    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U502    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U505    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U507    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U508    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U510    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U513    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U514    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U515    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U517    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U518    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U520    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U521    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U523    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U524    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U527    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U528    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U529    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U530    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U531    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U532    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U534    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U535    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U537    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U538    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U540    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U541    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U543    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U544    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U545    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U546    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U548    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U549    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U551    AOI21X1         osu018_stdcells 32.000000 
DP_OP_19_294_9081/U554    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U556    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U557    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U565    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U566    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U568    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U571    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U572    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U573    XOR2X1          osu018_stdcells 56.000000 
DP_OP_19_294_9081/U575    OAI21X1         osu018_stdcells 23.000000 
DP_OP_19_294_9081/U576    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U578    NOR2X1          osu018_stdcells 24.000000 
DP_OP_19_294_9081/U579    NAND2X1         osu018_stdcells 24.000000 
DP_OP_19_294_9081/U584    NAND2X1         osu018_stdcells 24.000000 
U103                      OAI21X1         osu018_stdcells 23.000000 
U115                      OAI21X1         osu018_stdcells 23.000000 
U118                      OAI21X1         osu018_stdcells 23.000000 
U516                      INVX1           osu018_stdcells 16.000000 
U518                      INVX1           osu018_stdcells 16.000000 
U598                      INVX1           osu018_stdcells 16.000000 
U599                      INVX1           osu018_stdcells 16.000000 
U600                      INVX1           osu018_stdcells 16.000000 
U601                      INVX1           osu018_stdcells 16.000000 
U602                      INVX1           osu018_stdcells 16.000000 
U603                      INVX1           osu018_stdcells 16.000000 
U604                      INVX1           osu018_stdcells 16.000000 
U605                      INVX1           osu018_stdcells 16.000000 
U606                      INVX1           osu018_stdcells 16.000000 
U607                      INVX1           osu018_stdcells 16.000000 
U608                      INVX1           osu018_stdcells 16.000000 
U609                      INVX1           osu018_stdcells 16.000000 
U610                      INVX1           osu018_stdcells 16.000000 
U611                      INVX1           osu018_stdcells 16.000000 
U612                      INVX1           osu018_stdcells 16.000000 
U613                      INVX1           osu018_stdcells 16.000000 
U614                      INVX1           osu018_stdcells 16.000000 
U615                      INVX1           osu018_stdcells 16.000000 
U616                      INVX1           osu018_stdcells 16.000000 
U617                      INVX1           osu018_stdcells 16.000000 
U618                      INVX1           osu018_stdcells 16.000000 
U619                      INVX1           osu018_stdcells 16.000000 
U620                      INVX1           osu018_stdcells 16.000000 
U621                      INVX1           osu018_stdcells 16.000000 
U622                      INVX1           osu018_stdcells 16.000000 
U623                      INVX1           osu018_stdcells 16.000000 
U624                      INVX1           osu018_stdcells 16.000000 
U625                      INVX1           osu018_stdcells 16.000000 
U626                      INVX1           osu018_stdcells 16.000000 
U627                      INVX1           osu018_stdcells 16.000000 
U628                      INVX1           osu018_stdcells 16.000000 
U629                      INVX1           osu018_stdcells 16.000000 
U632                      AOI22X1         osu018_stdcells 40.000000 
U633                      AOI22X1         osu018_stdcells 40.000000 
U634                      AOI22X1         osu018_stdcells 40.000000 
U635                      AOI22X1         osu018_stdcells 40.000000 
U636                      AOI22X1         osu018_stdcells 40.000000 
U637                      AOI22X1         osu018_stdcells 40.000000 
U638                      AOI22X1         osu018_stdcells 40.000000 
U639                      AOI22X1         osu018_stdcells 40.000000 
U640                      AOI22X1         osu018_stdcells 40.000000 
U641                      AOI22X1         osu018_stdcells 40.000000 
U642                      AOI22X1         osu018_stdcells 40.000000 
U643                      AOI22X1         osu018_stdcells 40.000000 
U644                      AOI22X1         osu018_stdcells 40.000000 
U645                      AOI22X1         osu018_stdcells 40.000000 
U646                      AOI22X1         osu018_stdcells 40.000000 
U647                      AOI22X1         osu018_stdcells 40.000000 
U648                      AOI22X1         osu018_stdcells 40.000000 
U649                      AOI22X1         osu018_stdcells 40.000000 
U650                      AOI22X1         osu018_stdcells 40.000000 
U651                      AOI22X1         osu018_stdcells 40.000000 
U652                      AOI22X1         osu018_stdcells 40.000000 
U653                      AOI22X1         osu018_stdcells 40.000000 
U654                      AOI22X1         osu018_stdcells 40.000000 
U655                      AOI22X1         osu018_stdcells 40.000000 
U656                      AOI22X1         osu018_stdcells 40.000000 
U657                      AOI22X1         osu018_stdcells 40.000000 
U658                      AOI22X1         osu018_stdcells 40.000000 
U659                      AOI22X1         osu018_stdcells 40.000000 
U660                      AOI22X1         osu018_stdcells 40.000000 
U661                      AOI22X1         osu018_stdcells 40.000000 
U662                      AOI22X1         osu018_stdcells 40.000000 
U663                      AOI22X1         osu018_stdcells 40.000000 
U673                      OAI21X1         osu018_stdcells 23.000000 
U674                      OAI21X1         osu018_stdcells 23.000000 
U675                      OAI21X1         osu018_stdcells 23.000000 
U676                      OAI21X1         osu018_stdcells 23.000000 
U677                      OAI21X1         osu018_stdcells 23.000000 
U678                      OAI21X1         osu018_stdcells 23.000000 
U679                      OAI21X1         osu018_stdcells 23.000000 
U680                      OAI21X1         osu018_stdcells 23.000000 
U681                      OAI21X1         osu018_stdcells 23.000000 
U682                      OAI21X1         osu018_stdcells 23.000000 
U683                      OAI21X1         osu018_stdcells 23.000000 
U684                      OAI21X1         osu018_stdcells 23.000000 
U685                      OAI21X1         osu018_stdcells 23.000000 
U686                      OAI21X1         osu018_stdcells 23.000000 
U687                      OAI21X1         osu018_stdcells 23.000000 
U688                      OAI21X1         osu018_stdcells 23.000000 
U689                      OAI21X1         osu018_stdcells 23.000000 
U690                      OAI21X1         osu018_stdcells 23.000000 
U691                      OAI21X1         osu018_stdcells 23.000000 
U692                      OAI21X1         osu018_stdcells 23.000000 
U693                      OAI21X1         osu018_stdcells 23.000000 
U694                      OAI21X1         osu018_stdcells 23.000000 
U695                      OAI21X1         osu018_stdcells 23.000000 
U696                      OAI21X1         osu018_stdcells 23.000000 
U697                      OAI21X1         osu018_stdcells 23.000000 
U698                      OAI21X1         osu018_stdcells 23.000000 
U699                      OAI21X1         osu018_stdcells 23.000000 
U700                      OAI21X1         osu018_stdcells 23.000000 
U701                      OAI21X1         osu018_stdcells 23.000000 
U702                      OAI21X1         osu018_stdcells 23.000000 
U703                      OAI21X1         osu018_stdcells 23.000000 
U704                      OAI21X1         osu018_stdcells 23.000000 
U705                      OAI21X1         osu018_stdcells 23.000000 
U706                      OAI21X1         osu018_stdcells 23.000000 
U707                      OAI21X1         osu018_stdcells 23.000000 
U708                      OAI21X1         osu018_stdcells 23.000000 
U709                      OAI21X1         osu018_stdcells 23.000000 
U710                      OAI21X1         osu018_stdcells 23.000000 
U711                      OAI21X1         osu018_stdcells 23.000000 
U712                      OAI21X1         osu018_stdcells 23.000000 
U713                      OAI21X1         osu018_stdcells 23.000000 
U714                      OAI21X1         osu018_stdcells 23.000000 
U715                      OAI21X1         osu018_stdcells 23.000000 
U716                      OAI21X1         osu018_stdcells 23.000000 
U717                      OAI21X1         osu018_stdcells 23.000000 
U718                      OAI21X1         osu018_stdcells 23.000000 
U719                      OAI21X1         osu018_stdcells 23.000000 
U720                      OAI21X1         osu018_stdcells 23.000000 
U721                      OAI21X1         osu018_stdcells 23.000000 
U722                      OAI21X1         osu018_stdcells 23.000000 
U723                      OAI21X1         osu018_stdcells 23.000000 
U724                      OAI21X1         osu018_stdcells 23.000000 
U725                      OAI21X1         osu018_stdcells 23.000000 
U726                      OAI21X1         osu018_stdcells 23.000000 
U727                      OAI21X1         osu018_stdcells 23.000000 
U728                      OAI21X1         osu018_stdcells 23.000000 
U729                      OAI21X1         osu018_stdcells 23.000000 
U730                      OAI21X1         osu018_stdcells 23.000000 
U731                      OAI21X1         osu018_stdcells 23.000000 
U732                      OAI21X1         osu018_stdcells 23.000000 
U733                      OAI21X1         osu018_stdcells 23.000000 
U734                      OAI21X1         osu018_stdcells 23.000000 
U735                      OAI21X1         osu018_stdcells 23.000000 
U736                      OAI21X1         osu018_stdcells 23.000000 
U737                      OAI21X1         osu018_stdcells 23.000000 
U738                      OAI21X1         osu018_stdcells 23.000000 
U739                      OAI21X1         osu018_stdcells 23.000000 
U740                      OAI21X1         osu018_stdcells 23.000000 
U741                      OAI21X1         osu018_stdcells 23.000000 
U742                      OAI21X1         osu018_stdcells 23.000000 
U743                      OAI21X1         osu018_stdcells 23.000000 
U744                      OAI21X1         osu018_stdcells 23.000000 
U745                      OAI21X1         osu018_stdcells 23.000000 
U746                      OAI21X1         osu018_stdcells 23.000000 
U747                      OAI21X1         osu018_stdcells 23.000000 
U748                      OAI21X1         osu018_stdcells 23.000000 
U749                      OAI21X1         osu018_stdcells 23.000000 
U750                      OAI21X1         osu018_stdcells 23.000000 
U751                      OAI21X1         osu018_stdcells 23.000000 
U752                      OAI21X1         osu018_stdcells 23.000000 
U753                      OAI21X1         osu018_stdcells 23.000000 
U754                      INVX2           osu018_stdcells 16.000000 
U755                      BUFX2           osu018_stdcells 24.000000 
U756                      INVX4           osu018_stdcells 24.000000 
U757                      INVX2           osu018_stdcells 16.000000 
U758                      INVX4           osu018_stdcells 24.000000 
U759                      INVX2           osu018_stdcells 16.000000 
U760                      INVX2           osu018_stdcells 16.000000 
U761                      INVX2           osu018_stdcells 16.000000 
U762                      INVX1           osu018_stdcells 16.000000 
U764                      OAI21X1         osu018_stdcells 23.000000 
U765                      INVX1           osu018_stdcells 16.000000 
U767                      OAI21X1         osu018_stdcells 23.000000 
U768                      INVX1           osu018_stdcells 16.000000 
U769                      AOI21X1         osu018_stdcells 32.000000 
U771                      OAI21X1         osu018_stdcells 23.000000 
U772                      AOI21X1         osu018_stdcells 32.000000 
U773                      INVX1           osu018_stdcells 16.000000 
U775                      OAI21X1         osu018_stdcells 23.000000 
U776                      INVX1           osu018_stdcells 16.000000 
U777                      INVX1           osu018_stdcells 16.000000 
U778                      OAI21X1         osu018_stdcells 23.000000 
U779                      INVX1           osu018_stdcells 16.000000 
U780                      OAI21X1         osu018_stdcells 23.000000 
U781                      OAI21X1         osu018_stdcells 23.000000 
U782                      INVX1           osu018_stdcells 16.000000 
U783                      OAI22X1         osu018_stdcells 40.000000 
U785                      OAI21X1         osu018_stdcells 23.000000 
U786                      NAND2X1         osu018_stdcells 24.000000 
U787                      OAI21X1         osu018_stdcells 23.000000 
U788                      AOI21X1         osu018_stdcells 32.000000 
U789                      INVX1           osu018_stdcells 16.000000 
U790                      INVX1           osu018_stdcells 16.000000 
U792                      OAI21X1         osu018_stdcells 23.000000 
U793                      INVX1           osu018_stdcells 16.000000 
U794                      INVX1           osu018_stdcells 16.000000 
U795                      OAI21X1         osu018_stdcells 23.000000 
U796                      INVX1           osu018_stdcells 16.000000 
U797                      OAI21X1         osu018_stdcells 23.000000 
U798                      OAI21X1         osu018_stdcells 23.000000 
U800                      AND2X2          osu018_stdcells 32.000000 
U802                      OAI21X1         osu018_stdcells 23.000000 
U803                      AOI21X1         osu018_stdcells 32.000000 
U804                      AND2X1          osu018_stdcells 32.000000 
U805                      NAND2X1         osu018_stdcells 24.000000 
U806                      OAI21X1         osu018_stdcells 23.000000 
U807                      OAI21X1         osu018_stdcells 23.000000 
U809                      OAI21X1         osu018_stdcells 23.000000 
U810                      AOI21X1         osu018_stdcells 32.000000 
U811                      OAI21X1         osu018_stdcells 23.000000 
U812                      OR2X1           osu018_stdcells 32.000000 
U813                      INVX1           osu018_stdcells 16.000000 
U815                      OAI21X1         osu018_stdcells 23.000000 
U816                      INVX1           osu018_stdcells 16.000000 
U818                      OAI21X1         osu018_stdcells 23.000000 
U819                      INVX1           osu018_stdcells 16.000000 
U821                      OAI21X1         osu018_stdcells 23.000000 
U822                      INVX1           osu018_stdcells 16.000000 
U824                      OAI21X1         osu018_stdcells 23.000000 
U825                      INVX1           osu018_stdcells 16.000000 
U827                      OAI21X1         osu018_stdcells 23.000000 
U828                      INVX1           osu018_stdcells 16.000000 
U830                      OAI21X1         osu018_stdcells 23.000000 
U831                      INVX1           osu018_stdcells 16.000000 
U833                      OAI21X1         osu018_stdcells 23.000000 
U834                      INVX1           osu018_stdcells 16.000000 
U836                      OAI21X1         osu018_stdcells 23.000000 
U838                      OAI21X1         osu018_stdcells 23.000000 
U840                      OAI21X1         osu018_stdcells 23.000000 
U842                      OAI21X1         osu018_stdcells 23.000000 
U843                      INVX1           osu018_stdcells 16.000000 
U845                      OAI21X1         osu018_stdcells 23.000000 
U846                      INVX1           osu018_stdcells 16.000000 
U848                      OAI21X1         osu018_stdcells 23.000000 
U849                      INVX1           osu018_stdcells 16.000000 
U850                      INVX1           osu018_stdcells 16.000000 
U851                      OAI21X1         osu018_stdcells 23.000000 
U852                      INVX1           osu018_stdcells 16.000000 
U853                      OAI21X1         osu018_stdcells 23.000000 
U854                      OAI21X1         osu018_stdcells 23.000000 
U855                      INVX1           osu018_stdcells 16.000000 
U856                      NAND3X1         osu018_stdcells 36.000000 
U857                      OAI21X1         osu018_stdcells 23.000000 
U858                      AND2X1          osu018_stdcells 32.000000 
U859                      NAND2X1         osu018_stdcells 24.000000 
U860                      OAI21X1         osu018_stdcells 23.000000 
U861                      OAI21X1         osu018_stdcells 23.000000 
U862                      AND2X1          osu018_stdcells 32.000000 
U863                      NAND2X1         osu018_stdcells 24.000000 
U864                      OAI21X1         osu018_stdcells 23.000000 
U865                      OAI21X1         osu018_stdcells 23.000000 
U866                      AND2X1          osu018_stdcells 32.000000 
U867                      NAND2X1         osu018_stdcells 24.000000 
U868                      OAI21X1         osu018_stdcells 23.000000 
U869                      OAI21X1         osu018_stdcells 23.000000 
U870                      INVX1           osu018_stdcells 16.000000 
U871                      NAND2X1         osu018_stdcells 24.000000 
U872                      NAND2X1         osu018_stdcells 24.000000 
U873                      OAI21X1         osu018_stdcells 23.000000 
U874                      OAI21X1         osu018_stdcells 23.000000 
U875                      AND2X1          osu018_stdcells 32.000000 
U876                      NAND2X1         osu018_stdcells 24.000000 
U877                      OAI21X1         osu018_stdcells 23.000000 
U878                      OAI21X1         osu018_stdcells 23.000000 
U879                      AND2X1          osu018_stdcells 32.000000 
U880                      NAND2X1         osu018_stdcells 24.000000 
U881                      OAI21X1         osu018_stdcells 23.000000 
U882                      OAI21X1         osu018_stdcells 23.000000 
U883                      AND2X1          osu018_stdcells 32.000000 
U884                      NAND2X1         osu018_stdcells 24.000000 
U885                      OAI21X1         osu018_stdcells 23.000000 
U886                      OAI21X1         osu018_stdcells 23.000000 
U887                      INVX1           osu018_stdcells 16.000000 
U888                      OAI21X1         osu018_stdcells 23.000000 
U889                      OAI21X1         osu018_stdcells 23.000000 
U890                      INVX1           osu018_stdcells 16.000000 
U891                      OAI21X1         osu018_stdcells 23.000000 
U894                      INVX1           osu018_stdcells 16.000000 
U896                      OAI21X1         osu018_stdcells 23.000000 
U897                      INVX1           osu018_stdcells 16.000000 
U899                      OAI21X1         osu018_stdcells 23.000000 
U900                      INVX1           osu018_stdcells 16.000000 
U902                      OAI21X1         osu018_stdcells 23.000000 
U903                      INVX1           osu018_stdcells 16.000000 
U905                      OAI21X1         osu018_stdcells 23.000000 
U906                      INVX1           osu018_stdcells 16.000000 
U908                      OAI21X1         osu018_stdcells 23.000000 
U909                      INVX1           osu018_stdcells 16.000000 
U911                      OAI21X1         osu018_stdcells 23.000000 
U912                      INVX1           osu018_stdcells 16.000000 
U914                      OAI21X1         osu018_stdcells 23.000000 
U915                      INVX1           osu018_stdcells 16.000000 
U917                      OAI21X1         osu018_stdcells 23.000000 
U918                      INVX1           osu018_stdcells 16.000000 
U920                      OAI21X1         osu018_stdcells 23.000000 
U921                      INVX1           osu018_stdcells 16.000000 
U923                      OAI21X1         osu018_stdcells 23.000000 
U924                      INVX1           osu018_stdcells 16.000000 
U926                      OAI21X1         osu018_stdcells 23.000000 
U927                      INVX1           osu018_stdcells 16.000000 
U929                      OAI21X1         osu018_stdcells 23.000000 
U930                      INVX1           osu018_stdcells 16.000000 
U932                      OAI21X1         osu018_stdcells 23.000000 
U933                      INVX1           osu018_stdcells 16.000000 
U935                      OAI21X1         osu018_stdcells 23.000000 
U936                      INVX1           osu018_stdcells 16.000000 
U938                      OAI21X1         osu018_stdcells 23.000000 
U939                      INVX1           osu018_stdcells 16.000000 
U941                      OAI21X1         osu018_stdcells 23.000000 
U942                      INVX1           osu018_stdcells 16.000000 
U944                      OAI21X1         osu018_stdcells 23.000000 
U945                      INVX1           osu018_stdcells 16.000000 
U947                      OAI21X1         osu018_stdcells 23.000000 
U948                      INVX1           osu018_stdcells 16.000000 
U950                      OAI21X1         osu018_stdcells 23.000000 
U951                      INVX1           osu018_stdcells 16.000000 
U953                      OAI21X1         osu018_stdcells 23.000000 
U954                      INVX1           osu018_stdcells 16.000000 
U956                      OAI21X1         osu018_stdcells 23.000000 
U957                      INVX1           osu018_stdcells 16.000000 
U959                      OAI21X1         osu018_stdcells 23.000000 
U960                      INVX1           osu018_stdcells 16.000000 
U962                      OAI21X1         osu018_stdcells 23.000000 
U963                      INVX1           osu018_stdcells 16.000000 
U965                      OAI21X1         osu018_stdcells 23.000000 
U966                      INVX1           osu018_stdcells 16.000000 
U968                      OAI21X1         osu018_stdcells 23.000000 
U969                      INVX1           osu018_stdcells 16.000000 
U971                      OAI21X1         osu018_stdcells 23.000000 
U972                      INVX1           osu018_stdcells 16.000000 
U974                      OAI21X1         osu018_stdcells 23.000000 
U975                      INVX1           osu018_stdcells 16.000000 
U977                      OAI21X1         osu018_stdcells 23.000000 
U978                      INVX1           osu018_stdcells 16.000000 
U980                      OAI21X1         osu018_stdcells 23.000000 
U981                      INVX1           osu018_stdcells 16.000000 
U983                      OAI21X1         osu018_stdcells 23.000000 
U984                      INVX1           osu018_stdcells 16.000000 
U986                      OAI21X1         osu018_stdcells 23.000000 
U987                      INVX1           osu018_stdcells 16.000000 
U989                      OAI21X1         osu018_stdcells 23.000000 
U990                      INVX1           osu018_stdcells 16.000000 
U992                      OAI21X1         osu018_stdcells 23.000000 
U993                      INVX1           osu018_stdcells 16.000000 
U995                      OAI21X1         osu018_stdcells 23.000000 
U996                      INVX1           osu018_stdcells 16.000000 
U998                      OAI21X1         osu018_stdcells 23.000000 
U999                      INVX1           osu018_stdcells 16.000000 
U1001                     OAI21X1         osu018_stdcells 23.000000 
U1002                     INVX1           osu018_stdcells 16.000000 
U1004                     OAI21X1         osu018_stdcells 23.000000 
U1005                     INVX1           osu018_stdcells 16.000000 
U1007                     OAI21X1         osu018_stdcells 23.000000 
U1008                     INVX1           osu018_stdcells 16.000000 
U1010                     OAI21X1         osu018_stdcells 23.000000 
U1011                     INVX1           osu018_stdcells 16.000000 
U1013                     OAI21X1         osu018_stdcells 23.000000 
U1014                     INVX1           osu018_stdcells 16.000000 
U1016                     OAI21X1         osu018_stdcells 23.000000 
U1017                     INVX1           osu018_stdcells 16.000000 
U1019                     OAI21X1         osu018_stdcells 23.000000 
U1020                     INVX1           osu018_stdcells 16.000000 
U1022                     OAI21X1         osu018_stdcells 23.000000 
U1023                     INVX1           osu018_stdcells 16.000000 
U1025                     OAI21X1         osu018_stdcells 23.000000 
U1026                     INVX1           osu018_stdcells 16.000000 
U1028                     OAI21X1         osu018_stdcells 23.000000 
U1029                     INVX1           osu018_stdcells 16.000000 
U1031                     OAI21X1         osu018_stdcells 23.000000 
U1032                     INVX1           osu018_stdcells 16.000000 
U1034                     OAI21X1         osu018_stdcells 23.000000 
U1035                     INVX1           osu018_stdcells 16.000000 
U1037                     OAI21X1         osu018_stdcells 23.000000 
U1038                     INVX1           osu018_stdcells 16.000000 
U1040                     OAI21X1         osu018_stdcells 23.000000 
U1041                     INVX1           osu018_stdcells 16.000000 
U1043                     OAI21X1         osu018_stdcells 23.000000 
U1044                     INVX1           osu018_stdcells 16.000000 
U1046                     OAI21X1         osu018_stdcells 23.000000 
U1047                     INVX1           osu018_stdcells 16.000000 
U1049                     OAI21X1         osu018_stdcells 23.000000 
U1050                     INVX1           osu018_stdcells 16.000000 
U1052                     OAI21X1         osu018_stdcells 23.000000 
U1053                     INVX1           osu018_stdcells 16.000000 
U1055                     OAI21X1         osu018_stdcells 23.000000 
U1056                     INVX1           osu018_stdcells 16.000000 
U1058                     OAI21X1         osu018_stdcells 23.000000 
U1059                     INVX1           osu018_stdcells 16.000000 
U1061                     OAI21X1         osu018_stdcells 23.000000 
U1062                     INVX1           osu018_stdcells 16.000000 
U1064                     OAI21X1         osu018_stdcells 23.000000 
U1065                     INVX8           osu018_stdcells 40.000000 
U1066                     MUX2X1          osu018_stdcells 48.000000 
U1067                     MUX2X1          osu018_stdcells 48.000000 
U1068                     MUX2X1          osu018_stdcells 48.000000 
U1069                     MUX2X1          osu018_stdcells 48.000000 
U1070                     INVX4           osu018_stdcells 24.000000 
U1071                     BUFX2           osu018_stdcells 24.000000 
U1072                     BUFX2           osu018_stdcells 24.000000 
U1073                     BUFX2           osu018_stdcells 24.000000 
U1074                     XOR2X1          osu018_stdcells 56.000000 
U1075                     XOR2X1          osu018_stdcells 56.000000 
U1076                     XOR2X1          osu018_stdcells 56.000000 
U1077                     XOR2X1          osu018_stdcells 56.000000 
U1078                     XOR2X1          osu018_stdcells 56.000000 
U1079                     XOR2X1          osu018_stdcells 56.000000 
U1080                     XOR2X1          osu018_stdcells 56.000000 
U1081                     XOR2X1          osu018_stdcells 56.000000 
U1082                     XOR2X1          osu018_stdcells 56.000000 
U1083                     XOR2X1          osu018_stdcells 56.000000 
U1084                     XOR2X1          osu018_stdcells 56.000000 
U1085                     XOR2X1          osu018_stdcells 56.000000 
U1086                     XOR2X1          osu018_stdcells 56.000000 
U1087                     XOR2X1          osu018_stdcells 56.000000 
U1088                     XOR2X1          osu018_stdcells 56.000000 
U1089                     XOR2X1          osu018_stdcells 56.000000 
U1090                     XOR2X1          osu018_stdcells 56.000000 
U1091                     XOR2X1          osu018_stdcells 56.000000 
U1092                     XOR2X1          osu018_stdcells 56.000000 
U1093                     XOR2X1          osu018_stdcells 56.000000 
U1094                     XNOR2X1         osu018_stdcells 56.000000 
U1095                     XOR2X1          osu018_stdcells 56.000000 
U1096                     XNOR2X1         osu018_stdcells 56.000000 
U1097                     XNOR2X1         osu018_stdcells 56.000000 
U1098                     XNOR2X1         osu018_stdcells 56.000000 
U1099                     XNOR2X1         osu018_stdcells 56.000000 
U1100                     XNOR2X1         osu018_stdcells 56.000000 
U1101                     XNOR2X1         osu018_stdcells 56.000000 
U1102                     XNOR2X1         osu018_stdcells 56.000000 
U1103                     XNOR2X1         osu018_stdcells 56.000000 
U1104                     XNOR2X1         osu018_stdcells 56.000000 
U1105                     XNOR2X1         osu018_stdcells 56.000000 
U1106                     XNOR2X1         osu018_stdcells 56.000000 
U1107                     XOR2X1          osu018_stdcells 56.000000 
U1108                     XNOR2X1         osu018_stdcells 56.000000 
U1109                     XNOR2X1         osu018_stdcells 56.000000 
U1110                     XNOR2X1         osu018_stdcells 56.000000 
U1111                     XNOR2X1         osu018_stdcells 56.000000 
U1112                     XNOR2X1         osu018_stdcells 56.000000 
U1113                     XNOR2X1         osu018_stdcells 56.000000 
U1114                     XNOR2X1         osu018_stdcells 56.000000 
U1115                     XNOR2X1         osu018_stdcells 56.000000 
U1116                     XNOR2X1         osu018_stdcells 56.000000 
U1117                     XNOR2X1         osu018_stdcells 56.000000 
U1118                     XNOR2X1         osu018_stdcells 56.000000 
U1119                     XNOR2X1         osu018_stdcells 56.000000 
U1120                     XNOR2X1         osu018_stdcells 56.000000 
U1121                     XNOR2X1         osu018_stdcells 56.000000 
U1122                     XNOR2X1         osu018_stdcells 56.000000 
U1123                     XNOR2X1         osu018_stdcells 56.000000 
U1124                     XNOR2X1         osu018_stdcells 56.000000 
U1125                     XNOR2X1         osu018_stdcells 56.000000 
U1126                     BUFX2           osu018_stdcells 24.000000 
U1127                     BUFX2           osu018_stdcells 24.000000 
U1128                     BUFX2           osu018_stdcells 24.000000 
U1129                     BUFX2           osu018_stdcells 24.000000 
U1130                     BUFX2           osu018_stdcells 24.000000 
U1131                     BUFX2           osu018_stdcells 24.000000 
U1132                     BUFX2           osu018_stdcells 24.000000 
U1133                     BUFX2           osu018_stdcells 24.000000 
U1134                     BUFX2           osu018_stdcells 24.000000 
U1135                     BUFX2           osu018_stdcells 24.000000 
U1136                     BUFX2           osu018_stdcells 24.000000 
U1137                     BUFX2           osu018_stdcells 24.000000 
U1138                     BUFX2           osu018_stdcells 24.000000 
U1139                     BUFX2           osu018_stdcells 24.000000 
U1140                     BUFX2           osu018_stdcells 24.000000 
U1141                     BUFX2           osu018_stdcells 24.000000 
U1142                     BUFX2           osu018_stdcells 24.000000 
U1143                     BUFX2           osu018_stdcells 24.000000 
U1144                     BUFX2           osu018_stdcells 24.000000 
U1145                     BUFX2           osu018_stdcells 24.000000 
U1146                     BUFX2           osu018_stdcells 24.000000 
U1147                     BUFX2           osu018_stdcells 24.000000 
U1148                     BUFX2           osu018_stdcells 24.000000 
U1149                     BUFX2           osu018_stdcells 24.000000 
U1150                     BUFX2           osu018_stdcells 24.000000 
U1151                     BUFX2           osu018_stdcells 24.000000 
U1152                     BUFX2           osu018_stdcells 24.000000 
U1153                     BUFX2           osu018_stdcells 24.000000 
U1154                     BUFX2           osu018_stdcells 24.000000 
U1155                     BUFX2           osu018_stdcells 24.000000 
U1156                     BUFX2           osu018_stdcells 24.000000 
U1157                     BUFX2           osu018_stdcells 24.000000 
U1158                     BUFX2           osu018_stdcells 24.000000 
U1159                     BUFX2           osu018_stdcells 24.000000 
U1160                     BUFX2           osu018_stdcells 24.000000 
U1161                     BUFX2           osu018_stdcells 24.000000 
U1162                     BUFX2           osu018_stdcells 24.000000 
U1163                     BUFX2           osu018_stdcells 24.000000 
U1164                     BUFX2           osu018_stdcells 24.000000 
U1165                     BUFX2           osu018_stdcells 24.000000 
U1166                     BUFX2           osu018_stdcells 24.000000 
U1167                     BUFX2           osu018_stdcells 24.000000 
U1168                     BUFX2           osu018_stdcells 24.000000 
U1169                     BUFX2           osu018_stdcells 24.000000 
U1170                     BUFX2           osu018_stdcells 24.000000 
U1171                     BUFX2           osu018_stdcells 24.000000 
U1172                     BUFX2           osu018_stdcells 24.000000 
U1173                     INVX8           osu018_stdcells 40.000000 
U1174                     AND2X1          osu018_stdcells 32.000000 
U1175                     AND2X1          osu018_stdcells 32.000000 
U1176                     AND2X1          osu018_stdcells 32.000000 
U1177                     AND2X1          osu018_stdcells 32.000000 
U1178                     AND2X1          osu018_stdcells 32.000000 
U1179                     AND2X1          osu018_stdcells 32.000000 
U1180                     AND2X1          osu018_stdcells 32.000000 
U1181                     AND2X1          osu018_stdcells 32.000000 
U1182                     AND2X1          osu018_stdcells 32.000000 
U1183                     AND2X1          osu018_stdcells 32.000000 
U1184                     AND2X1          osu018_stdcells 32.000000 
U1185                     AND2X1          osu018_stdcells 32.000000 
U1186                     AND2X1          osu018_stdcells 32.000000 
U1187                     AND2X1          osu018_stdcells 32.000000 
U1188                     INVX4           osu018_stdcells 24.000000 
U1189                     INVX4           osu018_stdcells 24.000000 
U1190                     INVX2           osu018_stdcells 16.000000 
U1191                     INVX2           osu018_stdcells 16.000000 
U1192                     INVX8           osu018_stdcells 40.000000 
U1193                     INVX8           osu018_stdcells 40.000000 
U1194                     INVX2           osu018_stdcells 16.000000 
U1195                     INVX1           osu018_stdcells 16.000000 
U1196                     INVX1           osu018_stdcells 16.000000 
U1197                     INVX1           osu018_stdcells 16.000000 
U1198                     INVX1           osu018_stdcells 16.000000 
U1199                     INVX1           osu018_stdcells 16.000000 
U1200                     INVX1           osu018_stdcells 16.000000 
U1201                     INVX1           osu018_stdcells 16.000000 
U1202                     INVX1           osu018_stdcells 16.000000 
U1203                     INVX1           osu018_stdcells 16.000000 
U1204                     INVX1           osu018_stdcells 16.000000 
U1205                     INVX1           osu018_stdcells 16.000000 
U1206                     INVX1           osu018_stdcells 16.000000 
U1207                     INVX1           osu018_stdcells 16.000000 
U1208                     INVX1           osu018_stdcells 16.000000 
U1209                     INVX1           osu018_stdcells 16.000000 
U1210                     INVX1           osu018_stdcells 16.000000 
U1211                     INVX1           osu018_stdcells 16.000000 
U1212                     INVX1           osu018_stdcells 16.000000 
U1213                     INVX1           osu018_stdcells 16.000000 
U1214                     INVX1           osu018_stdcells 16.000000 
U1215                     INVX1           osu018_stdcells 16.000000 
U1216                     INVX1           osu018_stdcells 16.000000 
U1217                     INVX1           osu018_stdcells 16.000000 
U1218                     INVX1           osu018_stdcells 16.000000 
U1219                     INVX1           osu018_stdcells 16.000000 
U1220                     INVX1           osu018_stdcells 16.000000 
U1221                     INVX1           osu018_stdcells 16.000000 
U1222                     INVX1           osu018_stdcells 16.000000 
U1223                     INVX1           osu018_stdcells 16.000000 
U1224                     INVX1           osu018_stdcells 16.000000 
U1225                     INVX1           osu018_stdcells 16.000000 
U1226                     INVX1           osu018_stdcells 16.000000 
U1227                     INVX1           osu018_stdcells 16.000000 
U1228                     INVX1           osu018_stdcells 16.000000 
U1229                     INVX1           osu018_stdcells 16.000000 
U1230                     INVX1           osu018_stdcells 16.000000 
U1231                     INVX1           osu018_stdcells 16.000000 
U1232                     INVX1           osu018_stdcells 16.000000 
U1233                     INVX1           osu018_stdcells 16.000000 
U1234                     INVX1           osu018_stdcells 16.000000 
U1235                     INVX1           osu018_stdcells 16.000000 
U1236                     INVX1           osu018_stdcells 16.000000 
U1237                     INVX1           osu018_stdcells 16.000000 
U1238                     INVX1           osu018_stdcells 16.000000 
U1239                     INVX1           osu018_stdcells 16.000000 
U1240                     INVX1           osu018_stdcells 16.000000 
U1241                     INVX1           osu018_stdcells 16.000000 
U1242                     INVX1           osu018_stdcells 16.000000 
U1243                     INVX1           osu018_stdcells 16.000000 
U1244                     INVX1           osu018_stdcells 16.000000 
U1245                     INVX1           osu018_stdcells 16.000000 
U1246                     INVX1           osu018_stdcells 16.000000 
U1247                     INVX1           osu018_stdcells 16.000000 
U1248                     INVX1           osu018_stdcells 16.000000 
U1249                     INVX1           osu018_stdcells 16.000000 
U1250                     INVX1           osu018_stdcells 16.000000 
U1251                     INVX1           osu018_stdcells 16.000000 
U1252                     INVX1           osu018_stdcells 16.000000 
U1253                     INVX1           osu018_stdcells 16.000000 
U1254                     INVX1           osu018_stdcells 16.000000 
U1255                     INVX1           osu018_stdcells 16.000000 
U1256                     INVX1           osu018_stdcells 16.000000 
U1257                     INVX1           osu018_stdcells 16.000000 
U1258                     INVX1           osu018_stdcells 16.000000 
U1259                     INVX1           osu018_stdcells 16.000000 
U1260                     INVX1           osu018_stdcells 16.000000 
U1261                     INVX1           osu018_stdcells 16.000000 
U1262                     AND2X1          osu018_stdcells 32.000000 
U1263                     AND2X1          osu018_stdcells 32.000000 
U1264                     AND2X1          osu018_stdcells 32.000000 
U1265                     AND2X1          osu018_stdcells 32.000000 
U1266                     AND2X1          osu018_stdcells 32.000000 
U1267                     AND2X1          osu018_stdcells 32.000000 
U1268                     AND2X1          osu018_stdcells 32.000000 
U1269                     AND2X1          osu018_stdcells 32.000000 
U1270                     AND2X1          osu018_stdcells 32.000000 
U1271                     AND2X1          osu018_stdcells 32.000000 
U1272                     AND2X1          osu018_stdcells 32.000000 
U1273                     AND2X1          osu018_stdcells 32.000000 
U1274                     AND2X1          osu018_stdcells 32.000000 
U1275                     AND2X1          osu018_stdcells 32.000000 
U1276                     AND2X1          osu018_stdcells 32.000000 
U1277                     AND2X1          osu018_stdcells 32.000000 
U1278                     AND2X1          osu018_stdcells 32.000000 
U1279                     AND2X1          osu018_stdcells 32.000000 
U1280                     AND2X1          osu018_stdcells 32.000000 
U1281                     AND2X1          osu018_stdcells 32.000000 
U1282                     AND2X1          osu018_stdcells 32.000000 
U1283                     AND2X1          osu018_stdcells 32.000000 
U1284                     AND2X1          osu018_stdcells 32.000000 
U1285                     AND2X1          osu018_stdcells 32.000000 
U1286                     AND2X1          osu018_stdcells 32.000000 
U1287                     AND2X1          osu018_stdcells 32.000000 
U1288                     AND2X1          osu018_stdcells 32.000000 
U1289                     AND2X1          osu018_stdcells 32.000000 
U1290                     AND2X1          osu018_stdcells 32.000000 
U1291                     AND2X1          osu018_stdcells 32.000000 
U1292                     AND2X1          osu018_stdcells 32.000000 
U1293                     AND2X1          osu018_stdcells 32.000000 
U1294                     AND2X1          osu018_stdcells 32.000000 
U1295                     AND2X1          osu018_stdcells 32.000000 
U1296                     AND2X1          osu018_stdcells 32.000000 
U1297                     AND2X1          osu018_stdcells 32.000000 
U1298                     AND2X1          osu018_stdcells 32.000000 
U1299                     AND2X1          osu018_stdcells 32.000000 
U1300                     AND2X1          osu018_stdcells 32.000000 
U1301                     AND2X1          osu018_stdcells 32.000000 
U1302                     AND2X1          osu018_stdcells 32.000000 
U1303                     AND2X1          osu018_stdcells 32.000000 
U1304                     AND2X1          osu018_stdcells 32.000000 
U1305                     INVX2           osu018_stdcells 16.000000 
U1306                     AND2X1          osu018_stdcells 32.000000 
U1307                     INVX2           osu018_stdcells 16.000000 
U1308                     INVX2           osu018_stdcells 16.000000 
U1309                     INVX1           osu018_stdcells 16.000000 
U1310                     INVX1           osu018_stdcells 16.000000 
U1311                     INVX1           osu018_stdcells 16.000000 
U1312                     INVX8           osu018_stdcells 40.000000 
U1313                     INVX1           osu018_stdcells 16.000000 
U1314                     INVX1           osu018_stdcells 16.000000 
U1315                     INVX1           osu018_stdcells 16.000000 
U1316                     INVX1           osu018_stdcells 16.000000 
U1317                     INVX1           osu018_stdcells 16.000000 
U1318                     INVX1           osu018_stdcells 16.000000 
U1319                     INVX1           osu018_stdcells 16.000000 
U1320                     INVX2           osu018_stdcells 16.000000 
U1321                     INVX1           osu018_stdcells 16.000000 
U1322                     INVX1           osu018_stdcells 16.000000 
U1323                     INVX1           osu018_stdcells 16.000000 
U1324                     INVX1           osu018_stdcells 16.000000 
U1325                     INVX1           osu018_stdcells 16.000000 
U1326                     INVX1           osu018_stdcells 16.000000 
U1327                     INVX1           osu018_stdcells 16.000000 
U1328                     INVX1           osu018_stdcells 16.000000 
U1329                     INVX1           osu018_stdcells 16.000000 
U1330                     INVX1           osu018_stdcells 16.000000 
U1331                     INVX1           osu018_stdcells 16.000000 
U1332                     INVX1           osu018_stdcells 16.000000 
U1333                     INVX1           osu018_stdcells 16.000000 
U1334                     INVX1           osu018_stdcells 16.000000 
U1335                     INVX1           osu018_stdcells 16.000000 
U1336                     INVX2           osu018_stdcells 16.000000 
U1337                     INVX1           osu018_stdcells 16.000000 
U1338                     INVX1           osu018_stdcells 16.000000 
U1339                     INVX1           osu018_stdcells 16.000000 
U1340                     INVX1           osu018_stdcells 16.000000 
U1341                     INVX1           osu018_stdcells 16.000000 
U1342                     INVX1           osu018_stdcells 16.000000 
U1343                     INVX1           osu018_stdcells 16.000000 
U1344                     INVX1           osu018_stdcells 16.000000 
U1345                     INVX1           osu018_stdcells 16.000000 
U1346                     INVX1           osu018_stdcells 16.000000 
U1347                     INVX1           osu018_stdcells 16.000000 
U1348                     INVX1           osu018_stdcells 16.000000 
U1349                     INVX1           osu018_stdcells 16.000000 
U1350                     INVX1           osu018_stdcells 16.000000 
U1351                     INVX1           osu018_stdcells 16.000000 
U1352                     INVX1           osu018_stdcells 16.000000 
U1353                     INVX1           osu018_stdcells 16.000000 
U1354                     INVX1           osu018_stdcells 16.000000 
U1355                     INVX1           osu018_stdcells 16.000000 
U1356                     INVX1           osu018_stdcells 16.000000 
U1357                     INVX1           osu018_stdcells 16.000000 
U1358                     INVX1           osu018_stdcells 16.000000 
U1359                     INVX1           osu018_stdcells 16.000000 
U1360                     INVX1           osu018_stdcells 16.000000 
U1361                     INVX1           osu018_stdcells 16.000000 
U1362                     INVX1           osu018_stdcells 16.000000 
U1363                     INVX2           osu018_stdcells 16.000000 
U1364                     INVX1           osu018_stdcells 16.000000 
U1365                     INVX1           osu018_stdcells 16.000000 
U1366                     INVX1           osu018_stdcells 16.000000 
U1367                     INVX1           osu018_stdcells 16.000000 
U1368                     INVX1           osu018_stdcells 16.000000 
U1369                     BUFX2           osu018_stdcells 24.000000 
U1370                     BUFX2           osu018_stdcells 24.000000 
U1371                     BUFX2           osu018_stdcells 24.000000 
U1372                     BUFX2           osu018_stdcells 24.000000 
U1373                     BUFX2           osu018_stdcells 24.000000 
U1374                     BUFX2           osu018_stdcells 24.000000 
U1375                     BUFX2           osu018_stdcells 24.000000 
U1376                     BUFX2           osu018_stdcells 24.000000 
U1377                     BUFX2           osu018_stdcells 24.000000 
U1378                     BUFX2           osu018_stdcells 24.000000 
U1379                     BUFX2           osu018_stdcells 24.000000 
U1380                     BUFX2           osu018_stdcells 24.000000 
U1381                     BUFX2           osu018_stdcells 24.000000 
U1382                     BUFX2           osu018_stdcells 24.000000 
U1383                     BUFX2           osu018_stdcells 24.000000 
U1384                     BUFX2           osu018_stdcells 24.000000 
U1385                     BUFX2           osu018_stdcells 24.000000 
U1386                     BUFX2           osu018_stdcells 24.000000 
U1387                     BUFX2           osu018_stdcells 24.000000 
U1388                     BUFX2           osu018_stdcells 24.000000 
U1389                     INVX1           osu018_stdcells 16.000000 
U1390                     INVX1           osu018_stdcells 16.000000 
U1391                     INVX1           osu018_stdcells 16.000000 
U1392                     INVX1           osu018_stdcells 16.000000 
U1393                     OR2X2           osu018_stdcells 32.000000 
U1394                     INVX1           osu018_stdcells 16.000000 
U1395                     INVX1           osu018_stdcells 16.000000 
U1396                     INVX1           osu018_stdcells 16.000000 
U1397                     INVX1           osu018_stdcells 16.000000 
U1398                     INVX1           osu018_stdcells 16.000000 
U1399                     INVX1           osu018_stdcells 16.000000 
U1400                     INVX1           osu018_stdcells 16.000000 
U1401                     INVX1           osu018_stdcells 16.000000 
U1402                     INVX1           osu018_stdcells 16.000000 
U1403                     INVX1           osu018_stdcells 16.000000 
U1404                     INVX1           osu018_stdcells 16.000000 
U1405                     INVX1           osu018_stdcells 16.000000 
U1406                     INVX1           osu018_stdcells 16.000000 
U1407                     INVX1           osu018_stdcells 16.000000 
U1408                     INVX1           osu018_stdcells 16.000000 
U1409                     INVX1           osu018_stdcells 16.000000 
U1410                     INVX1           osu018_stdcells 16.000000 
U1411                     INVX1           osu018_stdcells 16.000000 
U1412                     INVX1           osu018_stdcells 16.000000 
U1413                     INVX1           osu018_stdcells 16.000000 
U1414                     INVX1           osu018_stdcells 16.000000 
U1415                     INVX1           osu018_stdcells 16.000000 
U1416                     INVX1           osu018_stdcells 16.000000 
U1417                     INVX1           osu018_stdcells 16.000000 
U1418                     INVX1           osu018_stdcells 16.000000 
U1419                     INVX1           osu018_stdcells 16.000000 
U1420                     INVX1           osu018_stdcells 16.000000 
U1421                     INVX1           osu018_stdcells 16.000000 
U1422                     INVX1           osu018_stdcells 16.000000 
U1423                     INVX1           osu018_stdcells 16.000000 
U1424                     INVX1           osu018_stdcells 16.000000 
U1425                     INVX1           osu018_stdcells 16.000000 
U1426                     INVX1           osu018_stdcells 16.000000 
U1427                     INVX1           osu018_stdcells 16.000000 
U1428                     INVX1           osu018_stdcells 16.000000 
U1429                     INVX1           osu018_stdcells 16.000000 
U1430                     INVX1           osu018_stdcells 16.000000 
U1431                     INVX1           osu018_stdcells 16.000000 
U1432                     INVX1           osu018_stdcells 16.000000 
U1433                     INVX1           osu018_stdcells 16.000000 
U1434                     INVX1           osu018_stdcells 16.000000 
U1435                     INVX1           osu018_stdcells 16.000000 
U1436                     INVX1           osu018_stdcells 16.000000 
U1437                     INVX1           osu018_stdcells 16.000000 
U1438                     INVX1           osu018_stdcells 16.000000 
U1439                     INVX1           osu018_stdcells 16.000000 
U1440                     INVX1           osu018_stdcells 16.000000 
U1441                     INVX1           osu018_stdcells 16.000000 
U1442                     INVX2           osu018_stdcells 16.000000 
U1443                     INVX2           osu018_stdcells 16.000000 
U1444                     INVX2           osu018_stdcells 16.000000 
U1445                     INVX2           osu018_stdcells 16.000000 
U1446                     INVX2           osu018_stdcells 16.000000 
U1447                     INVX1           osu018_stdcells 16.000000 
U1448                     INVX1           osu018_stdcells 16.000000 
U1449                     INVX1           osu018_stdcells 16.000000 
U1450                     INVX1           osu018_stdcells 16.000000 
U1451                     INVX1           osu018_stdcells 16.000000 
U1452                     INVX1           osu018_stdcells 16.000000 
U1453                     INVX1           osu018_stdcells 16.000000 
U1454                     INVX1           osu018_stdcells 16.000000 
U1455                     INVX1           osu018_stdcells 16.000000 
U1456                     INVX1           osu018_stdcells 16.000000 
U1457                     INVX1           osu018_stdcells 16.000000 
U1458                     INVX1           osu018_stdcells 16.000000 
U1459                     INVX1           osu018_stdcells 16.000000 
U1460                     INVX1           osu018_stdcells 16.000000 
U1461                     INVX1           osu018_stdcells 16.000000 
U1462                     INVX1           osu018_stdcells 16.000000 
U1463                     INVX1           osu018_stdcells 16.000000 
U1464                     INVX1           osu018_stdcells 16.000000 
U1465                     INVX1           osu018_stdcells 16.000000 
U1466                     INVX1           osu018_stdcells 16.000000 
U1467                     INVX1           osu018_stdcells 16.000000 
U1468                     INVX1           osu018_stdcells 16.000000 
U1469                     INVX1           osu018_stdcells 16.000000 
U1470                     INVX1           osu018_stdcells 16.000000 
U1471                     INVX1           osu018_stdcells 16.000000 
U1472                     INVX1           osu018_stdcells 16.000000 
U1473                     INVX1           osu018_stdcells 16.000000 
U1474                     INVX1           osu018_stdcells 16.000000 
U1475                     INVX1           osu018_stdcells 16.000000 
U1476                     INVX1           osu018_stdcells 16.000000 
U1477                     INVX1           osu018_stdcells 16.000000 
U1478                     INVX1           osu018_stdcells 16.000000 
U1479                     INVX1           osu018_stdcells 16.000000 
U1480                     INVX1           osu018_stdcells 16.000000 
U1481                     INVX1           osu018_stdcells 16.000000 
U1482                     INVX1           osu018_stdcells 16.000000 
U1483                     MUX2X1          osu018_stdcells 48.000000 
U1484                     MUX2X1          osu018_stdcells 48.000000 
U1485                     MUX2X1          osu018_stdcells 48.000000 
U1486                     MUX2X1          osu018_stdcells 48.000000 
U1487                     MUX2X1          osu018_stdcells 48.000000 
U1488                     MUX2X1          osu018_stdcells 48.000000 
U1489                     MUX2X1          osu018_stdcells 48.000000 
U1490                     MUX2X1          osu018_stdcells 48.000000 
U1491                     MUX2X1          osu018_stdcells 48.000000 
U1492                     MUX2X1          osu018_stdcells 48.000000 
U1493                     MUX2X1          osu018_stdcells 48.000000 
U1494                     MUX2X1          osu018_stdcells 48.000000 
U1495                     MUX2X1          osu018_stdcells 48.000000 
U1496                     MUX2X1          osu018_stdcells 48.000000 
U1497                     MUX2X1          osu018_stdcells 48.000000 
U1498                     MUX2X1          osu018_stdcells 48.000000 
U1499                     MUX2X1          osu018_stdcells 48.000000 
U1500                     MUX2X1          osu018_stdcells 48.000000 
U1501                     MUX2X1          osu018_stdcells 48.000000 
U1502                     MUX2X1          osu018_stdcells 48.000000 
U1503                     MUX2X1          osu018_stdcells 48.000000 
U1504                     MUX2X1          osu018_stdcells 48.000000 
U1505                     MUX2X1          osu018_stdcells 48.000000 
U1506                     MUX2X1          osu018_stdcells 48.000000 
U1507                     MUX2X1          osu018_stdcells 48.000000 
U1508                     MUX2X1          osu018_stdcells 48.000000 
U1509                     MUX2X1          osu018_stdcells 48.000000 
U1510                     MUX2X1          osu018_stdcells 48.000000 
U1511                     MUX2X1          osu018_stdcells 48.000000 
U1512                     MUX2X1          osu018_stdcells 48.000000 
U1513                     MUX2X1          osu018_stdcells 48.000000 
U1514                     MUX2X1          osu018_stdcells 48.000000 
U1515                     MUX2X1          osu018_stdcells 48.000000 
U1516                     MUX2X1          osu018_stdcells 48.000000 
U1517                     MUX2X1          osu018_stdcells 48.000000 
U1518                     MUX2X1          osu018_stdcells 48.000000 
U1519                     MUX2X1          osu018_stdcells 48.000000 
U1520                     MUX2X1          osu018_stdcells 48.000000 
U1521                     MUX2X1          osu018_stdcells 48.000000 
U1522                     MUX2X1          osu018_stdcells 48.000000 
U1523                     MUX2X1          osu018_stdcells 48.000000 
U1524                     MUX2X1          osu018_stdcells 48.000000 
U1525                     MUX2X1          osu018_stdcells 48.000000 
U1526                     MUX2X1          osu018_stdcells 48.000000 
U1527                     MUX2X1          osu018_stdcells 48.000000 
U1528                     MUX2X1          osu018_stdcells 48.000000 
U1529                     MUX2X1          osu018_stdcells 48.000000 
U1530                     MUX2X1          osu018_stdcells 48.000000 
U1531                     MUX2X1          osu018_stdcells 48.000000 
U1532                     MUX2X1          osu018_stdcells 48.000000 
U1533                     MUX2X1          osu018_stdcells 48.000000 
U1534                     MUX2X1          osu018_stdcells 48.000000 
U1535                     MUX2X1          osu018_stdcells 48.000000 
U1536                     MUX2X1          osu018_stdcells 48.000000 
U1537                     MUX2X1          osu018_stdcells 48.000000 
U1538                     MUX2X1          osu018_stdcells 48.000000 
U1539                     MUX2X1          osu018_stdcells 48.000000 
U1540                     NAND2X1         osu018_stdcells 24.000000 
U1541                     NAND2X1         osu018_stdcells 24.000000 
U1542                     NAND2X1         osu018_stdcells 24.000000 
U1543                     NAND2X1         osu018_stdcells 24.000000 
U1544                     NAND2X1         osu018_stdcells 24.000000 
U1545                     NAND2X1         osu018_stdcells 24.000000 
U1546                     NAND2X1         osu018_stdcells 24.000000 
U1547                     NAND2X1         osu018_stdcells 24.000000 
U1548                     NAND2X1         osu018_stdcells 24.000000 
U1549                     NAND2X1         osu018_stdcells 24.000000 
U1550                     NAND2X1         osu018_stdcells 24.000000 
U1551                     NAND2X1         osu018_stdcells 24.000000 
U1552                     NAND2X1         osu018_stdcells 24.000000 
U1553                     NAND2X1         osu018_stdcells 24.000000 
U1554                     NAND2X1         osu018_stdcells 24.000000 
U1555                     NAND2X1         osu018_stdcells 24.000000 
U1556                     NAND2X1         osu018_stdcells 24.000000 
U1557                     NAND2X1         osu018_stdcells 24.000000 
U1558                     NAND2X1         osu018_stdcells 24.000000 
U1559                     NAND2X1         osu018_stdcells 24.000000 
U1560                     NAND2X1         osu018_stdcells 24.000000 
U1561                     NAND2X1         osu018_stdcells 24.000000 
U1562                     NAND2X1         osu018_stdcells 24.000000 
U1563                     NAND2X1         osu018_stdcells 24.000000 
U1564                     NAND2X1         osu018_stdcells 24.000000 
U1565                     NAND2X1         osu018_stdcells 24.000000 
U1566                     NAND2X1         osu018_stdcells 24.000000 
U1567                     NAND2X1         osu018_stdcells 24.000000 
U1568                     NAND2X1         osu018_stdcells 24.000000 
U1569                     NAND2X1         osu018_stdcells 24.000000 
U1570                     NAND2X1         osu018_stdcells 24.000000 
U1571                     NAND2X1         osu018_stdcells 24.000000 
U1572                     NAND2X1         osu018_stdcells 24.000000 
U1573                     NAND2X1         osu018_stdcells 24.000000 
U1574                     NAND2X1         osu018_stdcells 24.000000 
U1575                     NAND2X1         osu018_stdcells 24.000000 
U1576                     NAND2X1         osu018_stdcells 24.000000 
U1577                     NAND2X1         osu018_stdcells 24.000000 
U1578                     NAND2X1         osu018_stdcells 24.000000 
U1579                     NAND2X1         osu018_stdcells 24.000000 
U1580                     NAND2X1         osu018_stdcells 24.000000 
U1581                     NAND2X1         osu018_stdcells 24.000000 
U1582                     NAND2X1         osu018_stdcells 24.000000 
U1583                     NAND2X1         osu018_stdcells 24.000000 
U1584                     NAND2X1         osu018_stdcells 24.000000 
U1585                     NAND2X1         osu018_stdcells 24.000000 
U1586                     NAND2X1         osu018_stdcells 24.000000 
U1587                     NAND2X1         osu018_stdcells 24.000000 
U1588                     NAND2X1         osu018_stdcells 24.000000 
U1589                     NAND2X1         osu018_stdcells 24.000000 
U1590                     NAND2X1         osu018_stdcells 24.000000 
U1591                     NAND2X1         osu018_stdcells 24.000000 
U1592                     MUX2X1          osu018_stdcells 48.000000 
U1593                     INVX2           osu018_stdcells 16.000000 
U1594                     INVX2           osu018_stdcells 16.000000 
U1595                     INVX2           osu018_stdcells 16.000000 
U1596                     INVX2           osu018_stdcells 16.000000 
U1597                     BUFX4           osu018_stdcells 32.000000 
U1598                     INVX8           osu018_stdcells 40.000000 
U1599                     INVX4           osu018_stdcells 24.000000 
U1600                     INVX4           osu018_stdcells 24.000000 
U1601                     BUFX2           osu018_stdcells 24.000000 
U1602                     INVX8           osu018_stdcells 40.000000 
U1603                     INVX2           osu018_stdcells 16.000000 
U1604                     INVX2           osu018_stdcells 16.000000 
U1605                     INVX2           osu018_stdcells 16.000000 
U1606                     INVX8           osu018_stdcells 40.000000 
U1607                     BUFX4           osu018_stdcells 32.000000 
U1608                     MUX2X1          osu018_stdcells 48.000000 
U1609                     INVX1           osu018_stdcells 16.000000 
U1610                     MUX2X1          osu018_stdcells 48.000000 
U1611                     INVX4           osu018_stdcells 24.000000 
U1612                     INVX8           osu018_stdcells 40.000000 
U1613                     INVX2           osu018_stdcells 16.000000 
U1614                     INVX2           osu018_stdcells 16.000000 
U1615                     INVX8           osu018_stdcells 40.000000 
U1616                     INVX4           osu018_stdcells 24.000000 
U1617                     INVX1           osu018_stdcells 16.000000 
U1618                     BUFX2           osu018_stdcells 24.000000 
U1619                     INVX1           osu018_stdcells 16.000000 
U1620                     INVX1           osu018_stdcells 16.000000 
U1621                     INVX1           osu018_stdcells 16.000000 
U1622                     INVX8           osu018_stdcells 40.000000 
U1623                     NAND2X1         osu018_stdcells 24.000000 
U1624                     NAND2X1         osu018_stdcells 24.000000 
U1625                     NAND2X1         osu018_stdcells 24.000000 
U1626                     OAI21X1         osu018_stdcells 23.000000 
U1627                     NAND2X1         osu018_stdcells 24.000000 
U1628                     OAI21X1         osu018_stdcells 23.000000 
U1629                     NAND2X1         osu018_stdcells 24.000000 
U1630                     OAI21X1         osu018_stdcells 23.000000 
U1631                     NAND2X1         osu018_stdcells 24.000000 
U1632                     OAI21X1         osu018_stdcells 23.000000 
U1633                     NAND2X1         osu018_stdcells 24.000000 
U1634                     OAI21X1         osu018_stdcells 23.000000 
U1635                     NAND2X1         osu018_stdcells 24.000000 
U1636                     OAI21X1         osu018_stdcells 23.000000 
U1637                     NAND2X1         osu018_stdcells 24.000000 
U1638                     OAI21X1         osu018_stdcells 23.000000 
U1639                     NAND2X1         osu018_stdcells 24.000000 
U1640                     OAI21X1         osu018_stdcells 23.000000 
U1641                     NAND2X1         osu018_stdcells 24.000000 
U1642                     OAI21X1         osu018_stdcells 23.000000 
U1643                     NAND2X1         osu018_stdcells 24.000000 
U1644                     OAI21X1         osu018_stdcells 23.000000 
U1645                     NAND2X1         osu018_stdcells 24.000000 
U1646                     OAI21X1         osu018_stdcells 23.000000 
U1647                     NAND2X1         osu018_stdcells 24.000000 
U1648                     OAI21X1         osu018_stdcells 23.000000 
U1649                     NAND2X1         osu018_stdcells 24.000000 
U1650                     OAI21X1         osu018_stdcells 23.000000 
U1651                     NAND2X1         osu018_stdcells 24.000000 
U1652                     OAI21X1         osu018_stdcells 23.000000 
U1653                     NAND2X1         osu018_stdcells 24.000000 
U1654                     OAI21X1         osu018_stdcells 23.000000 
U1655                     NAND2X1         osu018_stdcells 24.000000 
U1656                     OAI21X1         osu018_stdcells 23.000000 
U1657                     NAND2X1         osu018_stdcells 24.000000 
U1658                     OAI21X1         osu018_stdcells 23.000000 
U1659                     NAND2X1         osu018_stdcells 24.000000 
U1660                     OAI21X1         osu018_stdcells 23.000000 
U1661                     NAND2X1         osu018_stdcells 24.000000 
U1662                     OAI21X1         osu018_stdcells 23.000000 
U1663                     NAND2X1         osu018_stdcells 24.000000 
U1664                     OAI21X1         osu018_stdcells 23.000000 
U1665                     NAND2X1         osu018_stdcells 24.000000 
U1666                     OAI21X1         osu018_stdcells 23.000000 
U1667                     NAND2X1         osu018_stdcells 24.000000 
U1668                     OAI21X1         osu018_stdcells 23.000000 
U1669                     NAND2X1         osu018_stdcells 24.000000 
U1670                     OAI21X1         osu018_stdcells 23.000000 
U1671                     NAND2X1         osu018_stdcells 24.000000 
U1672                     OAI21X1         osu018_stdcells 23.000000 
U1673                     NAND2X1         osu018_stdcells 24.000000 
U1674                     OAI21X1         osu018_stdcells 23.000000 
U1675                     NAND2X1         osu018_stdcells 24.000000 
U1676                     OAI21X1         osu018_stdcells 23.000000 
U1677                     NAND2X1         osu018_stdcells 24.000000 
U1678                     OAI21X1         osu018_stdcells 23.000000 
U1679                     NAND2X1         osu018_stdcells 24.000000 
U1680                     OAI21X1         osu018_stdcells 23.000000 
U1681                     NAND2X1         osu018_stdcells 24.000000 
U1682                     OAI21X1         osu018_stdcells 23.000000 
U1683                     NAND2X1         osu018_stdcells 24.000000 
U1684                     OAI21X1         osu018_stdcells 23.000000 
U1685                     NAND2X1         osu018_stdcells 24.000000 
U1686                     OAI21X1         osu018_stdcells 23.000000 
U1687                     NAND2X1         osu018_stdcells 24.000000 
U1688                     OAI21X1         osu018_stdcells 23.000000 
U1689                     NAND2X1         osu018_stdcells 24.000000 
U1690                     OAI21X1         osu018_stdcells 23.000000 
U1691                     NAND2X1         osu018_stdcells 24.000000 
U1692                     OAI21X1         osu018_stdcells 23.000000 
U1693                     NAND2X1         osu018_stdcells 24.000000 
U1694                     OAI21X1         osu018_stdcells 23.000000 
U1695                     NAND2X1         osu018_stdcells 24.000000 
U1696                     OAI21X1         osu018_stdcells 23.000000 
U1697                     NAND2X1         osu018_stdcells 24.000000 
U1698                     OAI21X1         osu018_stdcells 23.000000 
U1699                     NAND2X1         osu018_stdcells 24.000000 
U1700                     OAI21X1         osu018_stdcells 23.000000 
U1701                     NAND2X1         osu018_stdcells 24.000000 
U1702                     OAI21X1         osu018_stdcells 23.000000 
U1703                     NAND2X1         osu018_stdcells 24.000000 
U1704                     OAI21X1         osu018_stdcells 23.000000 
U1705                     NAND2X1         osu018_stdcells 24.000000 
U1706                     OAI21X1         osu018_stdcells 23.000000 
U1707                     NAND2X1         osu018_stdcells 24.000000 
U1708                     OAI21X1         osu018_stdcells 23.000000 
U1709                     NAND2X1         osu018_stdcells 24.000000 
U1710                     OAI21X1         osu018_stdcells 23.000000 
U1711                     NAND2X1         osu018_stdcells 24.000000 
U1712                     OAI21X1         osu018_stdcells 23.000000 
U1713                     NAND2X1         osu018_stdcells 24.000000 
U1714                     OAI21X1         osu018_stdcells 23.000000 
U1715                     NAND2X1         osu018_stdcells 24.000000 
U1716                     NAND2X1         osu018_stdcells 24.000000 
U1717                     NAND2X1         osu018_stdcells 24.000000 
U1718                     NAND2X1         osu018_stdcells 24.000000 
U1719                     OAI21X1         osu018_stdcells 23.000000 
U1720                     NAND2X1         osu018_stdcells 24.000000 
U1721                     OAI21X1         osu018_stdcells 23.000000 
U1722                     NAND2X1         osu018_stdcells 24.000000 
U1723                     OAI21X1         osu018_stdcells 23.000000 
U1724                     NAND2X1         osu018_stdcells 24.000000 
U1725                     OAI21X1         osu018_stdcells 23.000000 
U1726                     NAND2X1         osu018_stdcells 24.000000 
U1727                     OAI21X1         osu018_stdcells 23.000000 
U1728                     NAND2X1         osu018_stdcells 24.000000 
U1729                     OAI21X1         osu018_stdcells 23.000000 
U1730                     NAND2X1         osu018_stdcells 24.000000 
U1731                     OAI21X1         osu018_stdcells 23.000000 
U1732                     NAND2X1         osu018_stdcells 24.000000 
U1733                     OAI21X1         osu018_stdcells 23.000000 
U1734                     NAND2X1         osu018_stdcells 24.000000 
U1735                     OAI21X1         osu018_stdcells 23.000000 
U1736                     NAND2X1         osu018_stdcells 24.000000 
U1737                     OAI21X1         osu018_stdcells 23.000000 
U1738                     NAND2X1         osu018_stdcells 24.000000 
U1739                     OAI21X1         osu018_stdcells 23.000000 
U1740                     AND2X2          osu018_stdcells 32.000000 
U1741                     NOR2X1          osu018_stdcells 24.000000 
U1742                     NOR2X1          osu018_stdcells 24.000000 
U1743                     NOR2X1          osu018_stdcells 24.000000 
U1744                     NOR2X1          osu018_stdcells 24.000000 
U1745                     NOR2X1          osu018_stdcells 24.000000 
U1746                     NAND2X1         osu018_stdcells 24.000000 
U1747                     NOR2X1          osu018_stdcells 24.000000 
U1748                     AOI22X1         osu018_stdcells 40.000000 
U1749                     OAI21X1         osu018_stdcells 23.000000 
U1750                     AOI22X1         osu018_stdcells 40.000000 
U1751                     OAI21X1         osu018_stdcells 23.000000 
U1752                     AOI22X1         osu018_stdcells 40.000000 
U1753                     OAI21X1         osu018_stdcells 23.000000 
U1754                     AOI22X1         osu018_stdcells 40.000000 
U1755                     OAI21X1         osu018_stdcells 23.000000 
U1756                     AOI22X1         osu018_stdcells 40.000000 
U1757                     OAI21X1         osu018_stdcells 23.000000 
U1758                     AOI22X1         osu018_stdcells 40.000000 
U1759                     OAI21X1         osu018_stdcells 23.000000 
U1760                     AOI22X1         osu018_stdcells 40.000000 
U1761                     OAI21X1         osu018_stdcells 23.000000 
U1762                     AOI22X1         osu018_stdcells 40.000000 
U1763                     OAI21X1         osu018_stdcells 23.000000 
U1764                     AOI22X1         osu018_stdcells 40.000000 
U1765                     OAI21X1         osu018_stdcells 23.000000 
U1766                     AOI22X1         osu018_stdcells 40.000000 
U1767                     OAI21X1         osu018_stdcells 23.000000 
U1768                     AOI22X1         osu018_stdcells 40.000000 
U1769                     OAI21X1         osu018_stdcells 23.000000 
U1770                     AOI22X1         osu018_stdcells 40.000000 
U1771                     OAI21X1         osu018_stdcells 23.000000 
U1772                     AOI22X1         osu018_stdcells 40.000000 
U1773                     OAI21X1         osu018_stdcells 23.000000 
U1774                     AOI22X1         osu018_stdcells 40.000000 
U1775                     OAI21X1         osu018_stdcells 23.000000 
U1776                     AOI22X1         osu018_stdcells 40.000000 
U1777                     AOI22X1         osu018_stdcells 40.000000 
U1778                     OAI21X1         osu018_stdcells 23.000000 
U1779                     AOI22X1         osu018_stdcells 40.000000 
U1780                     OAI21X1         osu018_stdcells 23.000000 
U1781                     AOI22X1         osu018_stdcells 40.000000 
U1782                     OAI21X1         osu018_stdcells 23.000000 
U1783                     AOI22X1         osu018_stdcells 40.000000 
U1784                     AOI22X1         osu018_stdcells 40.000000 
U1785                     OAI21X1         osu018_stdcells 23.000000 
U1786                     AOI22X1         osu018_stdcells 40.000000 
U1787                     AOI22X1         osu018_stdcells 40.000000 
U1788                     OAI21X1         osu018_stdcells 23.000000 
U1789                     AOI22X1         osu018_stdcells 40.000000 
U1790                     AOI22X1         osu018_stdcells 40.000000 
U1791                     AOI22X1         osu018_stdcells 40.000000 
U1792                     AOI22X1         osu018_stdcells 40.000000 
U1793                     OAI21X1         osu018_stdcells 23.000000 
U1794                     AOI22X1         osu018_stdcells 40.000000 
U1795                     AOI22X1         osu018_stdcells 40.000000 
U1796                     OAI21X1         osu018_stdcells 23.000000 
U1797                     AOI22X1         osu018_stdcells 40.000000 
U1798                     OAI21X1         osu018_stdcells 23.000000 
U1799                     AOI22X1         osu018_stdcells 40.000000 
U1800                     OAI21X1         osu018_stdcells 23.000000 
U1801                     AOI22X1         osu018_stdcells 40.000000 
U1802                     AOI22X1         osu018_stdcells 40.000000 
U1803                     OAI21X1         osu018_stdcells 23.000000 
U1804                     AOI22X1         osu018_stdcells 40.000000 
U1805                     OAI21X1         osu018_stdcells 23.000000 
U1806                     AOI22X1         osu018_stdcells 40.000000 
U1807                     OAI21X1         osu018_stdcells 23.000000 
U1808                     AOI22X1         osu018_stdcells 40.000000 
U1809                     OAI21X1         osu018_stdcells 23.000000 
U1810                     AOI22X1         osu018_stdcells 40.000000 
U1811                     OAI21X1         osu018_stdcells 23.000000 
U1812                     AOI22X1         osu018_stdcells 40.000000 
U1813                     OAI21X1         osu018_stdcells 23.000000 
U1814                     AOI22X1         osu018_stdcells 40.000000 
U1815                     OAI21X1         osu018_stdcells 23.000000 
U1816                     AOI22X1         osu018_stdcells 40.000000 
U1817                     OAI21X1         osu018_stdcells 23.000000 
U1818                     AOI22X1         osu018_stdcells 40.000000 
U1819                     OAI21X1         osu018_stdcells 23.000000 
U1820                     AOI22X1         osu018_stdcells 40.000000 
U1821                     OAI21X1         osu018_stdcells 23.000000 
U1822                     AOI22X1         osu018_stdcells 40.000000 
U1823                     OAI21X1         osu018_stdcells 23.000000 
U1824                     AOI22X1         osu018_stdcells 40.000000 
U1825                     OAI21X1         osu018_stdcells 23.000000 
U1826                     AOI22X1         osu018_stdcells 40.000000 
U1827                     OAI21X1         osu018_stdcells 23.000000 
U1828                     AOI22X1         osu018_stdcells 40.000000 
U1829                     OAI21X1         osu018_stdcells 23.000000 
U1830                     AOI22X1         osu018_stdcells 40.000000 
U1831                     OAI21X1         osu018_stdcells 23.000000 
U1832                     AOI22X1         osu018_stdcells 40.000000 
U1833                     OAI21X1         osu018_stdcells 23.000000 
U1834                     AOI22X1         osu018_stdcells 40.000000 
U1835                     OAI21X1         osu018_stdcells 23.000000 
U1836                     AOI22X1         osu018_stdcells 40.000000 
U1837                     OAI21X1         osu018_stdcells 23.000000 
U1838                     AOI22X1         osu018_stdcells 40.000000 
U1839                     OAI21X1         osu018_stdcells 23.000000 
U1840                     AOI22X1         osu018_stdcells 40.000000 
U1841                     OAI21X1         osu018_stdcells 23.000000 
U1842                     AOI22X1         osu018_stdcells 40.000000 
U1843                     OAI21X1         osu018_stdcells 23.000000 
U1844                     AOI22X1         osu018_stdcells 40.000000 
U1845                     OAI21X1         osu018_stdcells 23.000000 
U1846                     AOI22X1         osu018_stdcells 40.000000 
U1847                     OAI21X1         osu018_stdcells 23.000000 
U1848                     AOI22X1         osu018_stdcells 40.000000 
U1849                     OAI21X1         osu018_stdcells 23.000000 
U1850                     AOI22X1         osu018_stdcells 40.000000 
U1851                     OAI21X1         osu018_stdcells 23.000000 
U1852                     AOI22X1         osu018_stdcells 40.000000 
U1853                     OAI21X1         osu018_stdcells 23.000000 
U1854                     AOI22X1         osu018_stdcells 40.000000 
U1855                     OAI21X1         osu018_stdcells 23.000000 
U1856                     NOR2X1          osu018_stdcells 24.000000 
U1857                     AOI21X1         osu018_stdcells 32.000000 
U1858                     OAI21X1         osu018_stdcells 23.000000 
U1859                     NOR2X1          osu018_stdcells 24.000000 
U1860                     AOI21X1         osu018_stdcells 32.000000 
U1861                     OAI21X1         osu018_stdcells 23.000000 
U1862                     NAND2X1         osu018_stdcells 24.000000 
U1863                     NAND2X1         osu018_stdcells 24.000000 
U1864                     NAND2X1         osu018_stdcells 24.000000 
U1865                     OAI21X1         osu018_stdcells 23.000000 
U1866                     AOI21X1         osu018_stdcells 32.000000 
U1867                     NAND2X1         osu018_stdcells 24.000000 
U1868                     NAND2X1         osu018_stdcells 24.000000 
U1869                     NAND2X1         osu018_stdcells 24.000000 
U1870                     NAND2X1         osu018_stdcells 24.000000 
_pushout_reg              DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[0]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[1]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[2]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[3]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[4]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[5]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[6]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[7]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[8]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[9]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[10]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[11]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[12]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[13]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[14]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[15]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[16]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[17]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[18]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[19]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[20]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[21]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[22]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[23]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[24]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[25]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[26]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[27]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[28]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[29]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[30]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[31]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[32]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[33]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[34]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[35]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[36]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[37]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[38]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[39]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[40]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[41]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[42]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[43]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[44]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[45]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[46]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[47]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[48]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[49]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[50]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[51]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[52]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[53]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[54]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[55]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[56]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[57]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[58]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[59]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[60]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[61]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[62]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[63]               DFFSR           osu018_stdcells 176.000000
                                                                    n
ashr_28_1/U3              NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U4              MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U5              MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U6              MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U7              MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U8              MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U9              MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U10             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U20             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U22             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U23             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U24             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U25             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U26             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U27             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U28             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U29             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U30             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U31             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U32             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U33             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U34             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U35             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U36             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U37             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U38             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U39             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U40             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U41             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U42             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U43             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U44             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U45             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U46             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U47             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U48             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U49             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U50             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U51             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U52             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U53             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U54             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U55             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U56             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U57             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U58             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U59             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U60             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U61             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U62             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U63             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U64             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U65             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U66             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U67             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U68             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U69             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U70             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U71             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U72             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U73             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U75             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U76             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U77             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U78             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U79             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U80             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U81             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U82             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U83             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U84             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U85             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U86             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U87             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U88             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U89             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U90             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U91             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U92             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U93             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U94             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U95             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U96             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U97             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U98             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U99             MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U100            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U101            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U102            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U103            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U104            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U105            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U106            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U107            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U108            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U109            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U200            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U201            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U202            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U203            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U204            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U205            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U206            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U207            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U208            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U209            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U210            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U211            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U212            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U213            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U214            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U215            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U216            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U217            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U218            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U219            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U220            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U221            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U222            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U223            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U224            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U225            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U226            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U227            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U228            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U229            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U230            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U231            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U232            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U233            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U234            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U235            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U236            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U237            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U238            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U239            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U240            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U241            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U242            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U243            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U244            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U245            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U246            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U247            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U248            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U249            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U250            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U251            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U252            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U253            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U254            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U255            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U256            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U257            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U258            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U259            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U260            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U261            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U262            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U263            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U264            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U265            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U266            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U267            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U268            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U269            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U270            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U271            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U272            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U273            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U274            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U275            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U276            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U277            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U278            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U279            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U280            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U281            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U282            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U283            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U284            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U285            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U287            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U288            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U289            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U290            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U291            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U292            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U293            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U294            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U295            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U296            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U297            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U298            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U299            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U300            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U301            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U302            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U303            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U304            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U305            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U306            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U307            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U308            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U309            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U310            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U311            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U312            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U313            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U314            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U315            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U316            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U317            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U318            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U320            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U322            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U324            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U325            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U326            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U328            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U329            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U330            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U331            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U332            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U333            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U335            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U336            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U337            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U338            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U339            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U340            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U341            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U342            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U343            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U344            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U345            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U346            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U347            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U348            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U349            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U350            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U351            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U352            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U353            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U354            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U355            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U356            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U357            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U358            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U359            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U360            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U361            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U362            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U363            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U364            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U365            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U366            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U367            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U368            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U369            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U370            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U371            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U372            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U373            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U374            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U375            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U376            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U377            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U378            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U379            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U380            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U381            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U382            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U383            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U384            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U385            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U386            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U387            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U388            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U389            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U390            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U391            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U392            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U393            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U394            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U395            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U396            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U397            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U398            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U399            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U400            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U401            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U402            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U403            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U404            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U405            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U406            NOR2X1          osu018_stdcells 24.000000 
ashr_28_1/U407            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U408            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U409            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U410            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U411            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U412            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U413            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U414            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U415            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U416            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U417            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U418            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U419            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U420            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U421            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U422            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U423            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U424            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U425            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U426            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U427            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U428            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U429            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U430            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U431            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U432            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U433            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U434            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U435            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U436            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U437            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U438            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U439            MUX2X1          osu018_stdcells 48.000000 
ashr_28_1/U440            NAND2X1         osu018_stdcells 24.000000 
cmd0_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
cmd0_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
cmd_1_reg[0]              DFFSR           osu018_stdcells 176.000000
                                                                    n
cmd_1_reg[1]              DFFSR           osu018_stdcells 176.000000
                                                                    n
cmd_2_reg[0]              DFFSR           osu018_stdcells 176.000000
                                                                    n
cmd_2_reg[1]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[0]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[1]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[2]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[3]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[4]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[5]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[6]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[7]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[8]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[9]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[10]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[11]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[12]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[13]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[14]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[15]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[16]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[17]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[18]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[19]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[20]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[21]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[22]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[23]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[24]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[25]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[26]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[27]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[28]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[29]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[30]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[31]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h1_reg[0]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h1_reg[1]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h1_reg[2]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h1_reg[3]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h1_reg[4]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h1_reg[5]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h1_reg[6]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h2_reg[0]                 DFFPOSX1        osu018_stdcells 96.000000 n
h2_reg[1]                 DFFPOSX1        osu018_stdcells 96.000000 n
h2_reg[2]                 DFFPOSX1        osu018_stdcells 96.000000 n
h2_reg[3]                 DFFPOSX1        osu018_stdcells 96.000000 n
h2_reg[4]                 DFFPOSX1        osu018_stdcells 96.000000 n
h2_reg[5]                 DFFPOSX1        osu018_stdcells 96.000000 n
h2_reg[6]                 DFFPOSX1        osu018_stdcells 96.000000 n
pipe                      sfilt_DW02_mult_3_stage_0       143580.000000
                                                                    BO, bo, h, n
push_0_reg                DFFSR           osu018_stdcells 176.000000
                                                                    n
push_1_reg                DFFSR           osu018_stdcells 176.000000
                                                                    n
push_2_reg                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[0]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[1]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[2]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[3]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[4]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[5]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[6]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[7]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[8]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[9]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[10]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[11]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[12]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[13]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[14]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[15]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[16]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[17]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[18]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[19]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[20]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[21]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[22]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[23]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[24]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[25]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[26]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[27]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[28]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[29]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[30]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[31]                DFFSR           osu018_stdcells 176.000000
                                                                    n
--------------------------------------------------------------------------------
Total 2074 cells                                          229522.000000
1
report_timing -max_paths 10
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : sfilt
Version: C-2009.06-SP5
Date   : Sat Mar  7 18:09:10 2015
****************************************

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[11] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 f
  pushin (in)                              0.03       0.53 f
  U1072/Y (BUFX2)                          0.63       1.16 f
  U697/Y (OAI21X1)                         0.20       1.36 r
  U1004/Y (OAI21X1)                        0.05       1.41 f
  h0_reg[11]/D (DFFSR)                     0.00       1.41 f
  data arrival time                                   1.41

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.11       1.44
  data required time                                  1.44
  -----------------------------------------------------------
  data required time                                  1.44
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[14] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 f
  pushin (in)                              0.03       0.53 f
  U1072/Y (BUFX2)                          0.63       1.16 f
  U694/Y (OAI21X1)                         0.20       1.36 r
  U1013/Y (OAI21X1)                        0.05       1.41 f
  h0_reg[14]/D (DFFSR)                     0.00       1.41 f
  data arrival time                                   1.41

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.11       1.44
  data required time                                  1.44
  -----------------------------------------------------------
  data required time                                  1.44
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[18] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 f
  pushin (in)                              0.03       0.53 f
  U1072/Y (BUFX2)                          0.63       1.16 f
  U690/Y (OAI21X1)                         0.20       1.36 r
  U1025/Y (OAI21X1)                        0.05       1.41 f
  h0_reg[18]/D (DFFSR)                     0.00       1.41 f
  data arrival time                                   1.41

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.11       1.44
  data required time                                  1.44
  -----------------------------------------------------------
  data required time                                  1.44
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: pushin (input port clocked by clk)
  Endpoint: q0_reg[11] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 f
  pushin (in)                              0.03       0.53 f
  U1072/Y (BUFX2)                          0.63       1.16 f
  U746/Y (OAI21X1)                         0.20       1.36 r
  U818/Y (OAI21X1)                         0.05       1.41 f
  q0_reg[11]/D (DFFSR)                     0.00       1.41 f
  data arrival time                                   1.41

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.11       1.44
  data required time                                  1.44
  -----------------------------------------------------------
  data required time                                  1.44
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: pushin (input port clocked by clk)
  Endpoint: q0_reg[13] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 f
  pushin (in)                              0.03       0.53 f
  U1072/Y (BUFX2)                          0.63       1.16 f
  U722/Y (OAI21X1)                         0.20       1.36 r
  U929/Y (OAI21X1)                         0.05       1.41 f
  q0_reg[13]/D (DFFSR)                     0.00       1.41 f
  data arrival time                                   1.41

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.11       1.44
  data required time                                  1.44
  -----------------------------------------------------------
  data required time                                  1.44
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: pushin (input port clocked by clk)
  Endpoint: q0_reg[14] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 f
  pushin (in)                              0.03       0.53 f
  U1072/Y (BUFX2)                          0.63       1.16 f
  U721/Y (OAI21X1)                         0.20       1.36 r
  U932/Y (OAI21X1)                         0.05       1.41 f
  q0_reg[14]/D (DFFSR)                     0.00       1.41 f
  data arrival time                                   1.41

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.11       1.44
  data required time                                  1.44
  -----------------------------------------------------------
  data required time                                  1.44
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: pushin (input port clocked by clk)
  Endpoint: q0_reg[23] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 f
  pushin (in)                              0.03       0.53 f
  U1072/Y (BUFX2)                          0.63       1.16 f
  U743/Y (OAI21X1)                         0.20       1.36 r
  U827/Y (OAI21X1)                         0.05       1.41 f
  q0_reg[23]/D (DFFSR)                     0.00       1.41 f
  data arrival time                                   1.41

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.11       1.44
  data required time                                  1.44
  -----------------------------------------------------------
  data required time                                  1.44
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: pushin (input port clocked by clk)
  Endpoint: q0_reg[31] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 f
  pushin (in)                              0.03       0.53 f
  U1072/Y (BUFX2)                          0.63       1.16 f
  U709/Y (OAI21X1)                         0.20       1.36 r
  U968/Y (OAI21X1)                         0.05       1.41 f
  q0_reg[31]/D (DFFSR)                     0.00       1.41 f
  data arrival time                                   1.41

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.11       1.44
  data required time                                  1.44
  -----------------------------------------------------------
  data required time                                  1.44
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 f
  pushin (in)                              0.03       0.53 f
  U1071/Y (BUFX2)                          0.63       1.16 f
  U702/Y (OAI21X1)                         0.20       1.36 r
  U989/Y (OAI21X1)                         0.05       1.41 f
  h0_reg[6]/D (DFFSR)                      0.00       1.41 f
  data arrival time                                   1.41

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.11       1.44
  data required time                                  1.44
  -----------------------------------------------------------
  data required time                                  1.44
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 f
  pushin (in)                              0.03       0.53 f
  U1071/Y (BUFX2)                          0.63       1.16 f
  U691/Y (OAI21X1)                         0.20       1.36 r
  U1022/Y (OAI21X1)                        0.05       1.41 f
  h0_reg[17]/D (DFFSR)                     0.00       1.41 f
  data arrival time                                   1.41

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.11       1.44
  data required time                                  1.44
  -----------------------------------------------------------
  data required time                                  1.44
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         0.03


1
write -hierarchy -format verilog -output sfilt_gates.v
Writing verilog file '/home/so/soun0694/Work/287-PnR-Ultra/sfilt_gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc sfilt_gates.sdc
1
quit
Information: Defining new variable 'all_inputs_wo_rst_clk'. (CMD-041)

Thank you...
