// Seed: 1610546884
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri id_4,
    output supply1 id_5
);
  wire [-1 : 1] id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd54,
    parameter id_2 = 32'd71
) (
    input supply1 id_0,
    input tri0 _id_1,
    output tri1 _id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    output wor id_7,
    input supply0 id_8,
    input supply1 id_9,
    output wor id_10,
    input wor id_11,
    input tri0 id_12,
    input tri0 id_13
);
  logic [id_2 : id_1] id_15;
  module_0 modCall_1 (
      id_12,
      id_7,
      id_8,
      id_5,
      id_10,
      id_7
  );
endmodule
