#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008fe250 .scope module, "t_binrip" "t_binrip" 2 23;
 .timescale 0 0;
v00000000010e3310_0 .net "a0", 0 0, v00000000008f79b0_0;  1 drivers
v00000000010e3130_0 .net "a1", 0 0, v00000000008f7b90_0;  1 drivers
v00000000010e36d0_0 .net "a2", 0 0, v00000000010e2820_0;  1 drivers
v00000000010e2c30_0 .var "clk", 0 0;
v00000000010e3450_0 .var "reset", 0 0;
S_00000000008fe3e0 .scope module, "b0" "bin" 2 27, 2 15 0, S_00000000008fe250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "a0";
    .port_info 1 /OUTPUT 1 "a1";
    .port_info 2 /OUTPUT 1 "a2";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
v00000000010e2960_0 .net "a0", 0 0, v00000000008f79b0_0;  alias, 1 drivers
v00000000010e2a00_0 .net "a1", 0 0, v00000000008f7b90_0;  alias, 1 drivers
v00000000010e3270_0 .net "a2", 0 0, v00000000010e2820_0;  alias, 1 drivers
v00000000010e2eb0_0 .net "clk", 0 0, v00000000010e2c30_0;  1 drivers
v00000000010e3810_0 .net "reset", 0 0, v00000000010e3450_0;  1 drivers
S_00000000008f7820 .scope module, "f0" "binrip" 2 19, 2 1 0, S_00000000008fe3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
v00000000008fe570_0 .net "clk", 0 0, v00000000010e2c30_0;  alias, 1 drivers
v00000000008f79b0_0 .var "q", 0 0;
v00000000008f7a50_0 .net "reset", 0 0, v00000000010e3450_0;  alias, 1 drivers
E_00000000010d4eb0/0 .event negedge, v00000000008fe570_0;
E_00000000010d4eb0/1 .event posedge, v00000000008f7a50_0;
E_00000000010d4eb0 .event/or E_00000000010d4eb0/0, E_00000000010d4eb0/1;
S_00000000010e23c0 .scope module, "f1" "binrip" 2 20, 2 1 0, S_00000000008fe3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
v00000000008f7af0_0 .net "clk", 0 0, v00000000008f79b0_0;  alias, 1 drivers
v00000000008f7b90_0 .var "q", 0 0;
v00000000010e2550_0 .net "reset", 0 0, v00000000010e3450_0;  alias, 1 drivers
E_00000000010d45f0/0 .event negedge, v00000000008f79b0_0;
E_00000000010d45f0/1 .event posedge, v00000000008f7a50_0;
E_00000000010d45f0 .event/or E_00000000010d45f0/0, E_00000000010d45f0/1;
S_00000000010e25f0 .scope module, "f2" "binrip" 2 21, 2 1 0, S_00000000008fe3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
v00000000010e2780_0 .net "clk", 0 0, v00000000008f7b90_0;  alias, 1 drivers
v00000000010e2820_0 .var "q", 0 0;
v00000000010e28c0_0 .net "reset", 0 0, v00000000010e3450_0;  alias, 1 drivers
E_00000000010d46b0/0 .event negedge, v00000000008f7b90_0;
E_00000000010d46b0/1 .event posedge, v00000000008f7a50_0;
E_00000000010d46b0 .event/or E_00000000010d46b0/0, E_00000000010d46b0/1;
    .scope S_00000000008f7820;
T_0 ;
    %wait E_00000000010d4eb0;
    %load/vec4 v00000000008f7a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f79b0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000008f79b0_0;
    %inv;
    %store/vec4 v00000000008f79b0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010e23c0;
T_1 ;
    %wait E_00000000010d45f0;
    %load/vec4 v00000000010e2550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f7b90_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000008f7b90_0;
    %inv;
    %store/vec4 v00000000008f7b90_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000010e25f0;
T_2 ;
    %wait E_00000000010d46b0;
    %load/vec4 v00000000010e28c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e2820_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000010e2820_0;
    %inv;
    %store/vec4 v00000000010e2820_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000008fe250;
T_3 ;
    %delay 5, 0;
    %load/vec4 v00000000010e2c30_0;
    %inv;
    %store/vec4 v00000000010e2c30_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008fe250;
T_4 ;
    %vpi_call 2 31 "$dumpfile", "test3.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000001, S_00000000008fe3e0 {0 0 0};
    %vpi_call 2 33 "$monitor", "%b %b %b", v00000000010e36d0_0, v00000000010e3130_0, v00000000010e3310_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e2c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e3450_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e3450_0, 0, 1;
    %delay 75, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "counter.v";
