---
include: hipsparselt_common.yaml
include: known_bugs.yaml
include: spmm_strided_batched_common_16_row.yaml

Definitions:
  - &transA_transB_range
    - { transA: N, transB: N }
    - { transA: T, transB: T }

  - &alpha_beta_range
    - { alpha:  1.0, beta:  0.0 }

Tests:
- name: compress_strided_batched_small
  category: quick
  function:
    compress_strided_batched: *real_precisions_1b_input
  matrix_size: *strided_batched_small_matrix_size_range
  alpha_beta: *alpha_beta_range
  transA_transB: *transA_transB_range
  batch_count: [ 3 ]
  sparse_b: [ true, false]
  orderA: [R]
  orderB: [R]
  orderC: [R]
  orderD: [R]

- name: compress_strided_batched_small_stride_zero
  category: quick
  function:
    compress_strided_batched: *real_precisions_1b_input
  matrix_size: *strided_batched_small_matrix_size_stride_a_range
  transA: N
  transB: N
  batch_count: [ 1, 3 ]
  sparse_b: [ true, false]
  orderA: [R]
  orderB: [R]
  orderC: [R]
  orderD: [R]

- name: compress_strided_batched_medium
  category: pre_checkin
  function:
    compress_strided_batched: *real_precisions_1b_input
  matrix_size: *strided_batched_medium_matrix_size_range
  transA_transB: *transA_transB_range
  alpha_beta: *alpha_beta_range
  batch_count: [ 3 ]
  sparse_b: [ true, false]
  func_version: [1, 2]
  orderA: [R]
  orderB: [R]
  orderC: [R]
  orderD: [R]

- name: compress_strided_batched_medium_stride_zero
  category: nightly
  function:
    compress_strided_batched: *real_precisions_1b_input
  matrix_size: *strided_batched_medium_matrix_size_stride_a_range
  transA: N
  transB: N
  batch_count: 3
  sparse_b: [ true, false]
  orderA: [R]
  orderB: [R]
  orderC: [R]
  orderD: [R]


- name: compress_strided_batched_large
  category: pre_checkin
  function:
    compress_strided_batched: *real_precisions_1b_input
  matrix_size: *strided_batched_large_matrix_size_range
  transA_transB: *transA_transB_range
  alpha_beta: *alpha_beta_range
  batch_count: [ 3 ]
  sparse_b: [ true, false]
  orderA: [R]
  orderB: [R]
  orderC: [R]
  orderD: [R]

- name: compress_strided_batched_large_stride_zero
  category: pre_checkin
  function:
    compress_strided_batched: *real_precisions_1b_input
  matrix_size: *strided_batched_large_matrix_size_stride_a_range
  transA: N
  transB: N
  batch_count: [ 3 ]
  sparse_b: [ true, false]
  orderA: [R]
  orderB: [R]
  orderC: [R]
  orderD: [R]

- name: compress_strided_batched_deepbench
  category: nightly
  function:
    compress_strided_batched: *real_precisions_1b_input
  matrix_size: *strided_batched_deepbench_vec
  alpha: 1.0
  beta: 0.0
  transA: N
  transB: T
  batch_count: [ 2 ]
  sparse_b: [ true, false]
  orderA: [R]
  orderB: [R]
  orderC: [R]
  orderD: [R]

- name: compress_strided_batched_conv_resnet50_fwd
  category: nightly
  function:
    compress_strided_batched: *real_precisions
  matrix_size: *strided_batched_conv_resnet50_fwd
  alpha: 1.0
  beta: 0.0
  transA: N
  transB: N
  batch_count: 4

  sparse_b: [ true, false]
  orderA: [R]
  orderB: [R]
  orderC: [R]
  orderD: [R]

- name: compress_strided_batched_conv_resnet50_bwddata
  category: nightly
  function:
    compress_strided_batched: *real_precisions_1b_input
  matrix_size: *strided_batched_conv_resnet50_bwddata
  alpha: 1.0
  beta: 0.0
  transA: N
  transB: T
  batch_count: 4
  sparse_b: [ true, false]
  orderA: [R]
  orderB: [R]
  orderC: [R]
  orderD: [R]

- name: compress_strided_batched_conv_inception4_bwddata
  category: nightly
  function:
    compress_strided_batched: *real_precisions_1b_input
  matrix_size: *strided_batched_conv_inception4_bwddata
  alpha: 1.0
  beta: 0.0
  transA: N
  transB: T
  batch_count: 4
  sparse_b: [ true, false]
  orderA: [R]
  orderB: [R]
  orderC: [R]
  orderD: [R]

- name: compress_strided_batched_conv_ctest_fwd
  category: nightly
  function:
    compress_strided_batched: *real_precisions_1b_input
  matrix_size: *strided_batched_conv_ctest_fwd
  alpha: 1.0
  beta: 0.0
  transA: N
  transB: N
  batch_count: 1
  sparse_b: [ true, false]
  orderA: [R]
  orderB: [R]
  orderC: [R]
  orderD: [R]
...
