{'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['r_reg']],
       'DLines': ['15:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa976656750>]},
 'r_next': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['reset', 'r_reg', 'q', 'q', 'q', 'q', 'q', 'q']],
            'DLines': ['16:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa9766a3610>]},
 'r_reg': {'CDeps': [[[], ['reset']], [[], ['reset']]],
           'CLines': [[None, '18:C'], [None, '18:C']],
           'Clocked': True,
           'DDeps': [[], ['r_next']],
           'DLines': ['19:D', '21:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa977f3f450>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa976720f90>]}}
