#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Oct 11 00:23:41 2025
# Process ID         : 15608
# Current directory  : C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent13944 C:\Users\oussk\Downloads\ecg_cnn_nexys_project\hw\ecg_cnn_nexys_bd\ecg_cnn_bd.xpr
# Log file           : C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/vivado.log
# Journal file       : C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd\vivado.jou
# Running On         : LAPTOP-JU02PEUM
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16541 MB
# Swap memory        : 6717 MB
# Total Virtual      : 23259 MB
# Available Virtual  : 3883 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc702\1.4\board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.4\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd' since last save.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw_HLS/ecg_cnn_package'; using path 'C:/Users/oussk/Downloads/ecg-project/hw_HLS/ecg_cnn_package' instead.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/oussk/Downloads/ecg-project/hw_HLS/ecg_cnn_package'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
open_project: Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1755.066 ; gain = 321.766
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/oussk/Downloads/ecg-project/hw_HLS/ecg_cnn_package C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw_HLS/ecg_cnn} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/oussk/Downloads/ecg-project/hw_HLS/ecg_cnn_package'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw_HLS/ecg_cnn'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'unitn.edu:hls:ecg_cnn:1.0'. The one found in IP location 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw_HLS/ecg_cnn' will take precedence over the same IP in location c:/Users/oussk/Downloads/ecg-project/hw_HLS/ecg_cnn_package
set_property  ip_repo_paths  c:/Users/oussk/Downloads/ecg-project/hw_HLS/ecg_cnn_package [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/oussk/Downloads/ecg-project/hw_HLS/ecg_cnn_package'.
set_property  ip_repo_paths  {c:/Users/oussk/Downloads/ecg-project/hw_HLS/ecg_cnn_package C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw_HLS/ecg_cnn_nexys_package} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/oussk/Downloads/ecg-project/hw_HLS/ecg_cnn_package'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw_HLS/ecg_cnn_nexys_package'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'unitn.edu:hls:ecg_cnn:1.0'. The one found in IP location 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw_HLS/ecg_cnn_nexys_package' will take precedence over the same IP in location c:/Users/oussk/Downloads/ecg-project/hw_HLS/ecg_cnn_package
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/oussk/Downloads/ecg-project/hw_HLS/ecg_cnn_package'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw_HLS/ecg_cnn_nexys_package'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'unitn.edu:hls:ecg_cnn:1.0'. The one found in IP location 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw_HLS/ecg_cnn_nexys_package' will take precedence over the same IP in location c:/Users/oussk/Downloads/ecg-project/hw_HLS/ecg_cnn_package
add_files -fileset constrs_1 -norecurse C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/nexys4.xdc
import_files -fileset constrs_1 C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/nexys4.xdc
export_ip_user_files -of_objects  [get_files C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/constrs_1/imports/ecg_cnn_bd/basys3.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/constrs_1/imports/ecg_cnn_bd/basys3.xdc
open_bd_design {C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd}
Reading block design file <C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_2
Adding component instance block -- unitn.edu:hls:ecg_cnn:1.0 - ecg_cnn_2
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
Successfully read diagram <system_bd> from block design file <C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1960.258 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv unitn.edu:hls:ecg_cnn:1.0 ecg_cnn_0
endgroup
set_property location {4 1908 1028} [get_bd_cells ecg_cnn_0]
report_ip_status -name ip_status 
upgrade_ip -srcset ecg_cnn_component [get_ips  {ecg_cnn_component system_bd_ecg_cnn_2_0}] -log ip_upgrade.log
Upgrading 'ecg_cnn_component'
INFO: [Project 1-386] Moving file 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/ip/ecg_cnn_component/ecg_cnn_component.xci' from fileset 'ecg_cnn_component' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded ecg_cnn_component (ECG_cnn_nexys_package 1.0) from revision 2114290724 to revision 2114298079
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ecg_cnn_component'...
Upgrading 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd'
INFO: [IP_Flow 19-3422] Upgraded system_bd_ecg_cnn_2_0 (ECG_cnn_nexys_package 1.0) from revision 2114290724 to revision 2114298079
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
Wrote  : <C:\Users\oussk\Downloads\ecg_cnn_nexys_project\hw\ecg_cnn_nexys_bd\ecg_cnn_bd.srcs\sources_1\bd\system_bd\system_bd.bd> 
Wrote  : <C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ui/bd_c6d0cb12.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {ecg_cnn_component system_bd_ecg_cnn_2_0}] -no_script -sync -force -quiet
set_property  ip_repo_paths  c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw_HLS/ecg_cnn_nexys_package [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw_HLS/ecg_cnn_nexys_package'.
open_bd_design {C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd}
delete_bd_objs [get_bd_cells ecg_cnn_0]
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_8000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4061_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_bd_axi_smc_0: SmartConnect system_bd_axi_smc_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1961.242 ; gain = 0.984
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1986.121 ; gain = 24.879
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_2: PORT /axi_bram_ctrl_2/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
validate_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1992.457 ; gain = 32.199
generate_target all [get_files  C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd]
INFO: [BD 41-1662] The design 'system_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <C:\Users\oussk\Downloads\ecg_cnn_nexys_project\hw\ecg_cnn_nexys_bd\ecg_cnn_bd.srcs\sources_1\bd\system_bd\system_bd.bd> 
Wrote  : <C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ui/bd_c6d0cb12.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/sim/system_bd.vhd
VHDL Output written to : c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hdl/system_bd_wrapper.vhd
Exporting to file c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/bd_0/hw_handoff/system_bd_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/bd_0/synth/system_bd_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ecg_cnn_2 .
Exporting to file c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hw_handoff/system_bd.hwh
Generated Hardware Definition File c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2077.016 ; gain = 84.559
catch { config_ip_cache -export [get_ips -all system_bd_axi_smc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_smc_0, cache-ID = 349de585b06001a7; cache size = 74.961 MB.
config_ip_cache: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2120.926 ; gain = 43.910
catch { config_ip_cache -export [get_ips -all system_bd_ecg_cnn_2_0] }
export_ip_user_files -of_objects [get_files C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd]
launch_runs system_bd_ecg_cnn_2_0_synth_1 -jobs 6
[Sat Oct 11 00:42:29 2025] Launched system_bd_ecg_cnn_2_0_synth_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_ecg_cnn_2_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.cache/compile_simlib/modelsim} {questa=C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.cache/compile_simlib/questa} {riviera=C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.cache/compile_simlib/riviera} {activehdl=C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd] -directory C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.ip_user_files -ipstatic_source_dir C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
wait_on_run system_bd_ecg_cnn_2_0_synth_1
[Sat Oct 11 00:43:58 2025] Waiting for system_bd_ecg_cnn_2_0_synth_1 to finish...
[Sat Oct 11 00:44:04 2025] Waiting for system_bd_ecg_cnn_2_0_synth_1 to finish...
[Sat Oct 11 00:44:09 2025] Waiting for system_bd_ecg_cnn_2_0_synth_1 to finish...
[Sat Oct 11 00:44:14 2025] Waiting for system_bd_ecg_cnn_2_0_synth_1 to finish...
[Sat Oct 11 00:44:25 2025] Waiting for system_bd_ecg_cnn_2_0_synth_1 to finish...
[Sat Oct 11 00:44:35 2025] Waiting for system_bd_ecg_cnn_2_0_synth_1 to finish...
[Sat Oct 11 00:44:46 2025] Waiting for system_bd_ecg_cnn_2_0_synth_1 to finish...
[Sat Oct 11 00:44:56 2025] Waiting for system_bd_ecg_cnn_2_0_synth_1 to finish...
[Sat Oct 11 00:45:17 2025] Waiting for system_bd_ecg_cnn_2_0_synth_1 to finish...
[Sat Oct 11 00:45:38 2025] Waiting for system_bd_ecg_cnn_2_0_synth_1 to finish...
[Sat Oct 11 00:45:59 2025] Waiting for system_bd_ecg_cnn_2_0_synth_1 to finish...
[Sat Oct 11 00:46:20 2025] Waiting for system_bd_ecg_cnn_2_0_synth_1 to finish...
[Sat Oct 11 00:47:01 2025] Waiting for system_bd_ecg_cnn_2_0_synth_1 to finish...
[Sat Oct 11 00:47:42 2025] Waiting for system_bd_ecg_cnn_2_0_synth_1 to finish...

*** Running vivado
    with args -log system_bd_ecg_cnn_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_bd_ecg_cnn_2_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Oct 11 00:42:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source system_bd_ecg_cnn_2_0.tcl -notrace
create_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 492.754 ; gain = 212.426
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw_HLS/ecg_cnn_nexys_package'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.cache/ip 
Command: synth_design -top system_bd_ecg_cnn_2_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20132
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1186.891 ; gain = 493.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_bd_ecg_cnn_2_0' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_2_0/synth/system_bd_ecg_cnn_2_0.vhd:218]
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_INPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_WEIGHTS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHTS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_WEIGHTS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_WEIGHTS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHTS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHTS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHTS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHTS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHTS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_WEIGHTS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_WEIGHTS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:11' bound to instance 'U0' of component 'ecg_cnn' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_2_0/synth/system_bd_ecg_cnn_2_0.vhd:630]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:226]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 2856 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_RAM_T2P_bkb' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_RAM_T2P_bkb.vhd:11' bound to instance 'ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_U' of component 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_RAM_T2P_bkb' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:1925]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_RAM_T2P_bkb' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_RAM_T2P_bkb.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_RAM_T2P_bkb' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_RAM_T2P_bkb.vhd:32]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 2856 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_RAM_T2P_bkb' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_RAM_T2P_bkb.vhd:11' bound to instance 'ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_24_U' of component 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_RAM_T2P_bkb' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:1942]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe.vhd:11' bound to instance 'p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_9_U' of component 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:1959]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe.vhd:32]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe.vhd:11' bound to instance 'p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_8_U' of component 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:1976]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe.vhd:11' bound to instance 'p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_7_U' of component 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:1993]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe.vhd:11' bound to instance 'p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_6_U' of component 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:2010]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe.vhd:11' bound to instance 'p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_5_U' of component 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:2027]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe.vhd:11' bound to instance 'p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_4_U' of component 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:2044]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe.vhd:11' bound to instance 'p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_3_U' of component 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:2061]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe.vhd:11' bound to instance 'p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_2_U' of component 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:2078]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe.vhd:11' bound to instance 'p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_1_U' of component 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:2095]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe.vhd:11' bound to instance 'p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_U' of component 'ecg_cnn_p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PdEe' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:2112]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1412 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg.vhd:11' bound to instance 'ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_U' of component 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:2129]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg.vhd:29]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1412 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg.vhd:11' bound to instance 'ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_22_U' of component 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:2143]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1412 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg.vhd:11' bound to instance 'ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_21_U' of component 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:2157]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1412 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg.vhd:11' bound to instance 'ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_20_U' of component 'ecg_cnn_ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_RAM_T2P_ncg' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:2171]
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:11' bound to instance 'grp_conv1d_relu_fu_288' of component 'ecg_cnn_conv1d_relu' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:2185]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:125]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_U' of component 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:585]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W.vhd:29]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_1_U' of component 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:599]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_2_U' of component 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:613]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_3_U' of component 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:627]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_4_U' of component 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:641]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_5_U' of component 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:655]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_6_U' of component 'ecg_cnn_conv1d_relu_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:669]
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X.vhd:11' bound to instance 'grp_conv1d_relu_Pipeline_CONV1_F_CONV1_X_fu_186' of component 'ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:683]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X.vhd:106]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 12 - type: integer 
	Parameter CASE5 bound to: 3'b101 
	Parameter din5_WIDTH bound to: 12 - type: integer 
	Parameter CASE6 bound to: 3'b110 
	Parameter din6_WIDTH bound to: 12 - type: integer 
	Parameter CASE7 bound to: 3'b111 
	Parameter din7_WIDTH bound to: 12 - type: integer 
	Parameter def_WIDTH bound to: 12 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_17_3_12_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_17_3_12_1_1.vhd:11' bound to instance 'sparsemux_17_3_12_1_1_U12' of component 'ecg_cnn_sparsemux_17_3_12_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X.vhd:536]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_17_3_12_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_17_3_12_1_1.vhd:78]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_17_3_12_1_1.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_17_3_12_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_17_3_12_1_1.vhd:78]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:57' bound to instance 'mac_muladd_12s_12s_21ns_21_4_1_U13' of component 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X.vhd:572]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:75]
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:10' bound to instance 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U' of component 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:57' bound to instance 'mac_muladd_12s_12s_21ns_21_4_1_U14' of component 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X.vhd:589]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:57' bound to instance 'mac_muladd_12s_12s_21ns_21_4_1_U15' of component 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X.vhd:606]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:57' bound to instance 'mac_muladd_12s_12s_21ns_21_4_1_U16' of component 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X.vhd:623]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:57' bound to instance 'mac_muladd_12s_12s_21ns_21_4_1_U17' of component 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X.vhd:640]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:57' bound to instance 'mac_muladd_12s_12s_21ns_21_4_1_U18' of component 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X.vhd:657]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:57' bound to instance 'mac_muladd_12s_12s_21ns_21_4_1_U19' of component 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X.vhd:674]
INFO: [Synth 8-3491] module 'ecg_cnn_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'ecg_cnn_flow_control_loop_pipe_sequential_init' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X.vhd:691]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_flow_control_loop_pipe_sequential_init' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X.vhd:106]
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_Pipeline_VITIS_LOOP_25_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_VITIS_LOOP_25_1.vhd:11' bound to instance 'grp_conv1d_relu_Pipeline_VITIS_LOOP_25_1_fu_212' of component 'ecg_cnn_conv1d_relu_Pipeline_VITIS_LOOP_25_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:776]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu_Pipeline_VITIS_LOOP_25_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_VITIS_LOOP_25_1.vhd:99]
INFO: [Synth 8-3491] module 'ecg_cnn_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'ecg_cnn_flow_control_loop_pipe_sequential_init' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_VITIS_LOOP_25_1.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu_Pipeline_VITIS_LOOP_25_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu_Pipeline_VITIS_LOOP_25_1.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:125]
INFO: [Synth 8-3491] module 'ecg_cnn_maxpool' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_maxpool.vhd:11' bound to instance 'grp_maxpool_fu_306' of component 'ecg_cnn_maxpool' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:2297]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_maxpool' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_maxpool.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_urem_9ns_4ns_3_13_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:86' bound to instance 'urem_9ns_4ns_3_13_1_U49' of component 'ecg_cnn_urem_9ns_4ns_3_13_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_maxpool.vhd:288]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_urem_9ns_4ns_3_13_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:102]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_urem_9ns_4ns_3_13_1_divider' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:10' bound to instance 'ecg_cnn_urem_9ns_4ns_3_13_1_divider_u' of component 'ecg_cnn_urem_9ns_4ns_3_13_1_divider' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:127]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_urem_9ns_4ns_3_13_1_divider' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_urem_9ns_4ns_3_13_1_divider' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_urem_9ns_4ns_3_13_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:102]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mul_9ns_11ns_19_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:7' bound to instance 'mul_9ns_11ns_19_1_1_U50' of component 'ecg_cnn_mul_9ns_11ns_19_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_maxpool.vhd:303]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mul_9ns_11ns_19_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mul_9ns_11ns_19_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:23]
INFO: [Synth 8-3491] module 'ecg_cnn_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'ecg_cnn_flow_control_loop_pipe_sequential_init' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_maxpool.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_maxpool' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_maxpool.vhd:74]
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:11' bound to instance 'grp_conv1d_relu2_fu_334' of component 'ecg_cnn_conv1d_relu2' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:2358]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:146]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1033]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_4_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1050]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_5_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1067]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_6_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1084]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_7_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1101]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_8_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1118]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_9_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1135]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_10_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1152]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_11_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1169]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_12_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1186]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_13_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1203]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_14_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1220]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_15_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1237]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_16_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1254]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_17_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1271]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_18_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1288]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_19_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1305]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_20_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1322]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_21_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1339]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'w_local_22_U' of component 'ecg_cnn_conv1d_relu2_w_local_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1356]
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:11' bound to instance 'grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300' of component 'ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:1373]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:234]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mul_9ns_11ns_19_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:7' bound to instance 'mul_9ns_11ns_19_1_1_U89' of component 'ecg_cnn_mul_9ns_11ns_19_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2466]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_urem_9ns_4ns_3_13_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:86' bound to instance 'urem_9ns_4ns_3_13_1_U90' of component 'ecg_cnn_urem_9ns_4ns_3_13_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2478]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mul_9ns_11ns_19_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:7' bound to instance 'mul_9ns_11ns_19_1_1_U91' of component 'ecg_cnn_mul_9ns_11ns_19_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2493]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mul_9ns_11ns_19_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:7' bound to instance 'mul_9ns_11ns_19_1_1_U92' of component 'ecg_cnn_mul_9ns_11ns_19_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2505]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mul_9ns_11ns_19_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:7' bound to instance 'mul_9ns_11ns_19_1_1_U93' of component 'ecg_cnn_mul_9ns_11ns_19_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2517]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mul_9ns_11ns_19_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:7' bound to instance 'mul_9ns_11ns_19_1_1_U94' of component 'ecg_cnn_mul_9ns_11ns_19_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2529]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U95' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2541]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U96' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2568]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U97' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2595]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U98' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2622]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized5' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized5' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U99' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2649]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized7' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized7' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U100' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2676]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U101' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2703]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U102' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2730]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U103' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2757]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U104' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2784]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U105' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2811]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U106' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2838]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U107' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2865]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U108' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2892]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U109' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2919]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U110' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2946]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U111' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:2973]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U112' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:3000]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U113' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:3027]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U114' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:3054]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U115' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:3081]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U116' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:3108]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U117' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:3135]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U118' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:3162]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U119' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:3189]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U120' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:3216]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U121' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:3243]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U122' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:3270]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_11_3_11_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:11' bound to instance 'sparsemux_11_3_11_1_1_U123' of component 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:3297]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 4'b0000 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter CASE1 bound to: 4'b0001 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter CASE2 bound to: 4'b0010 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter CASE3 bound to: 4'b0011 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter CASE4 bound to: 4'b0100 
	Parameter din4_WIDTH bound to: 12 - type: integer 
	Parameter CASE5 bound to: 4'b0101 
	Parameter din5_WIDTH bound to: 12 - type: integer 
	Parameter CASE6 bound to: 4'b0110 
	Parameter din6_WIDTH bound to: 12 - type: integer 
	Parameter CASE7 bound to: 4'b0111 
	Parameter din7_WIDTH bound to: 12 - type: integer 
	Parameter CASE8 bound to: 4'b1000 
	Parameter din8_WIDTH bound to: 12 - type: integer 
	Parameter CASE9 bound to: 4'b1001 
	Parameter din9_WIDTH bound to: 12 - type: integer 
	Parameter CASE10 bound to: 4'b1010 
	Parameter din10_WIDTH bound to: 12 - type: integer 
	Parameter CASE11 bound to: 4'b1011 
	Parameter din11_WIDTH bound to: 12 - type: integer 
	Parameter CASE12 bound to: 4'b1100 
	Parameter din12_WIDTH bound to: 12 - type: integer 
	Parameter CASE13 bound to: 4'b1101 
	Parameter din13_WIDTH bound to: 12 - type: integer 
	Parameter CASE14 bound to: 4'b1110 
	Parameter din14_WIDTH bound to: 12 - type: integer 
	Parameter CASE15 bound to: 4'b1111 
	Parameter din15_WIDTH bound to: 12 - type: integer 
	Parameter def_WIDTH bound to: 12 - type: integer 
	Parameter sel_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_33_4_12_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_33_4_12_1_1.vhd:126]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_33_4_12_1_1.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_33_4_12_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_33_4_12_1_1.vhd:126]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X.vhd:234]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_gap' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_gap.vhd:66]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_gap_Pipeline_GAP_SUM' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_gap_Pipeline_GAP_SUM.vhd:38]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 2'b00 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 2'b01 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 2'b10 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 2'b11 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_9_2_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_9_2_11_1_1.vhd:54]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_9_2_11_1_1.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_9_2_11_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_9_2_11_1_1.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_gap_Pipeline_GAP_SUM' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_gap_Pipeline_GAP_SUM.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_gap' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_gap.vhd:66]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_dense_relu' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_dense_relu.vhd:118]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_dense_relu_w_local_RAM_AUTO_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_dense_relu_w_local_RAM_AUTO_1R1W.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_dense_relu_w_local_RAM_AUTO_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_dense_relu_w_local_RAM_AUTO_1R1W.vhd:29]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_140_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_140_1.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_140_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_140_1.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_dense_relu_Pipeline_D1_I' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_dense_relu_Pipeline_D1_I.vhd:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 4'b0000 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter CASE1 bound to: 4'b0001 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter CASE2 bound to: 4'b0010 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter CASE3 bound to: 4'b0011 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter CASE4 bound to: 4'b0100 
	Parameter din4_WIDTH bound to: 12 - type: integer 
	Parameter CASE5 bound to: 4'b0101 
	Parameter din5_WIDTH bound to: 12 - type: integer 
	Parameter CASE6 bound to: 4'b0110 
	Parameter din6_WIDTH bound to: 12 - type: integer 
	Parameter CASE7 bound to: 4'b0111 
	Parameter din7_WIDTH bound to: 12 - type: integer 
	Parameter CASE8 bound to: 4'b1000 
	Parameter din8_WIDTH bound to: 12 - type: integer 
	Parameter CASE9 bound to: 4'b1001 
	Parameter din9_WIDTH bound to: 12 - type: integer 
	Parameter CASE10 bound to: 4'b1010 
	Parameter din10_WIDTH bound to: 12 - type: integer 
	Parameter CASE11 bound to: 4'b1011 
	Parameter din11_WIDTH bound to: 12 - type: integer 
	Parameter CASE12 bound to: 4'b1100 
	Parameter din12_WIDTH bound to: 12 - type: integer 
	Parameter CASE13 bound to: 4'b1101 
	Parameter din13_WIDTH bound to: 12 - type: integer 
	Parameter CASE14 bound to: 4'b1110 
	Parameter din14_WIDTH bound to: 12 - type: integer 
	Parameter CASE15 bound to: 4'b1111 
	Parameter din15_WIDTH bound to: 12 - type: integer 
	Parameter def_WIDTH bound to: 12 - type: integer 
	Parameter sel_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 2'b00 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter CASE1 bound to: 2'b01 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter CASE2 bound to: 2'b10 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter CASE3 bound to: 2'b11 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter def_WIDTH bound to: 12 - type: integer 
	Parameter sel_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_9_2_12_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_9_2_12_1_1.vhd:54]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_9_2_12_1_1.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_9_2_12_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_9_2_12_1_1.vhd:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_dense_relu_Pipeline_D1_I' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_dense_relu_Pipeline_D1_I.vhd:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 4'b0000 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter CASE1 bound to: 4'b0001 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter CASE2 bound to: 4'b0010 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter CASE3 bound to: 4'b0011 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter CASE4 bound to: 4'b0100 
	Parameter din4_WIDTH bound to: 12 - type: integer 
	Parameter CASE5 bound to: 4'b0101 
	Parameter din5_WIDTH bound to: 12 - type: integer 
	Parameter CASE6 bound to: 4'b0110 
	Parameter din6_WIDTH bound to: 12 - type: integer 
	Parameter CASE7 bound to: 4'b0111 
	Parameter din7_WIDTH bound to: 12 - type: integer 
	Parameter CASE8 bound to: 4'b1000 
	Parameter din8_WIDTH bound to: 12 - type: integer 
	Parameter CASE9 bound to: 4'b1001 
	Parameter din9_WIDTH bound to: 12 - type: integer 
	Parameter CASE10 bound to: 4'b1010 
	Parameter din10_WIDTH bound to: 12 - type: integer 
	Parameter CASE11 bound to: 4'b1011 
	Parameter din11_WIDTH bound to: 12 - type: integer 
	Parameter CASE12 bound to: 4'b1100 
	Parameter din12_WIDTH bound to: 12 - type: integer 
	Parameter CASE13 bound to: 4'b1101 
	Parameter din13_WIDTH bound to: 12 - type: integer 
	Parameter CASE14 bound to: 4'b1110 
	Parameter din14_WIDTH bound to: 12 - type: integer 
	Parameter CASE15 bound to: 4'b1111 
	Parameter din15_WIDTH bound to: 12 - type: integer 
	Parameter def_WIDTH bound to: 12 - type: integer 
	Parameter sel_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_dense_relu' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_dense_relu.vhd:118]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_dense_linear' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_dense_linear.vhd:133]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_dense_linear_Pipeline_VITIS_LOOP_176_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_dense_linear_Pipeline_VITIS_LOOP_176_1.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_dense_linear_Pipeline_VITIS_LOOP_176_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_dense_linear_Pipeline_VITIS_LOOP_176_1.vhd:101]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_dense_linear_Pipeline_D2_I' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_dense_linear_Pipeline_D2_I.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 4'b0000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 4'b0001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 4'b0010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 4'b0011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 4'b0100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter CASE5 bound to: 4'b0101 
	Parameter din5_WIDTH bound to: 11 - type: integer 
	Parameter CASE6 bound to: 4'b0110 
	Parameter din6_WIDTH bound to: 11 - type: integer 
	Parameter CASE7 bound to: 4'b0111 
	Parameter din7_WIDTH bound to: 11 - type: integer 
	Parameter CASE8 bound to: 4'b1000 
	Parameter din8_WIDTH bound to: 11 - type: integer 
	Parameter CASE9 bound to: 4'b1001 
	Parameter din9_WIDTH bound to: 11 - type: integer 
	Parameter CASE10 bound to: 4'b1010 
	Parameter din10_WIDTH bound to: 11 - type: integer 
	Parameter CASE11 bound to: 4'b1011 
	Parameter din11_WIDTH bound to: 11 - type: integer 
	Parameter CASE12 bound to: 4'b1100 
	Parameter din12_WIDTH bound to: 11 - type: integer 
	Parameter CASE13 bound to: 4'b1101 
	Parameter din13_WIDTH bound to: 11 - type: integer 
	Parameter CASE14 bound to: 4'b1110 
	Parameter din14_WIDTH bound to: 11 - type: integer 
	Parameter CASE15 bound to: 4'b1111 
	Parameter din15_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_33_4_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_33_4_11_1_1.vhd:126]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_33_4_11_1_1.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_33_4_11_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_sparsemux_33_4_11_1_1.vhd:126]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 4'b0000 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter CASE1 bound to: 4'b0001 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter CASE2 bound to: 4'b0010 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter CASE3 bound to: 4'b0011 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter CASE4 bound to: 4'b0100 
	Parameter din4_WIDTH bound to: 12 - type: integer 
	Parameter CASE5 bound to: 4'b0101 
	Parameter din5_WIDTH bound to: 12 - type: integer 
	Parameter CASE6 bound to: 4'b0110 
	Parameter din6_WIDTH bound to: 12 - type: integer 
	Parameter CASE7 bound to: 4'b0111 
	Parameter din7_WIDTH bound to: 12 - type: integer 
	Parameter CASE8 bound to: 4'b1000 
	Parameter din8_WIDTH bound to: 12 - type: integer 
	Parameter CASE9 bound to: 4'b1001 
	Parameter din9_WIDTH bound to: 12 - type: integer 
	Parameter CASE10 bound to: 4'b1010 
	Parameter din10_WIDTH bound to: 12 - type: integer 
	Parameter CASE11 bound to: 4'b1011 
	Parameter din11_WIDTH bound to: 12 - type: integer 
	Parameter CASE12 bound to: 4'b1100 
	Parameter din12_WIDTH bound to: 12 - type: integer 
	Parameter CASE13 bound to: 4'b1101 
	Parameter din13_WIDTH bound to: 12 - type: integer 
	Parameter CASE14 bound to: 4'b1110 
	Parameter din14_WIDTH bound to: 12 - type: integer 
	Parameter CASE15 bound to: 4'b1111 
	Parameter din15_WIDTH bound to: 12 - type: integer 
	Parameter def_WIDTH bound to: 12 - type: integer 
	Parameter sel_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_dense_linear_Pipeline_D2_I' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_dense_linear_Pipeline_D2_I.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_dense_linear' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_dense_linear.vhd:133]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_CTRL_s_axi' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_CTRL_s_axi.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_CTRL_s_axi' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_CTRL_s_axi.vhd:69]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_control_s_axi' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_control_s_axi.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_control_s_axi' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_control_s_axi.vhd:109]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter CH0_NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter CH0_NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter CH0_USER_RFIFONUM_WIDTH bound to: 10 - type: integer 
	Parameter CH0_USER_DW bound to: 16 - type: integer 
	Parameter CH0_USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:117]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_LEN_WIDTH bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 10 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_load' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:417]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_srl' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_srl' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_mem' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2900]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_mem' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2900]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_srl__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_srl__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_reg_slice' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_reg_slice' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_load' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:417]
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter ID0_NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_READ_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_read' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:1020]
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_burst_converter' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:1325]
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_burst_sequential' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2072]
	Parameter DATA_WIDTH bound to: 97 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_burst_sequential' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2072]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_burst_converter' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:1325]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2438]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo__parameterized5' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_srl__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_srl__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo__parameterized5' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_read' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:117]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter CH0_NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter CH0_NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter CH0_USER_RFIFONUM_WIDTH bound to: 10 - type: integer 
	Parameter CH0_USER_DW bound to: 16 - type: integer 
	Parameter CH0_USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:117]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_LEN_WIDTH bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_store' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:483]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized5' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized5' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized5' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized5' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized7' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized7' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized7' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized7' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:1051]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:1051]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized9' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized9' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized9' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized9' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized11' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized11' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized11' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized11' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_store' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:483]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter ID0_NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_write' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:1379]
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_burst_converter' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:1744]
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_burst_sequential' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:2491]
	Parameter DATA_WIDTH bound to: 97 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_burst_sequential' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:2491]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_burst_converter' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:1744]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OUTSTANDING bound to: 16 - type: integer 
	Parameter ID0_NUM_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_throttle' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:2879]
	Parameter DATA_WIDTH bound to: 73 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized13' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized13' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized13' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized13' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_throttle' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:2879]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized5' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized5' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_write' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:1379]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:117]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter CH0_NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter CH0_NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter CH0_USER_RFIFONUM_WIDTH bound to: 10 - type: integer 
	Parameter CH0_USER_DW bound to: 16 - type: integer 
	Parameter CH0_USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:117]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_LEN_WIDTH bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 10 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_load' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:417]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_fifo' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_srl' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_srl' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_fifo' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2565]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_fifo__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2565]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_mem' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2900]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_mem' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2900]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_fifo__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_fifo__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_srl__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_srl__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_fifo__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_reg_slice' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_reg_slice' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_load' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:417]
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter ID0_NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_READ_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_read' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:1020]
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_burst_converter' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:1325]
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_burst_sequential' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2072]
	Parameter DATA_WIDTH bound to: 97 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_reg_slice__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_burst_sequential' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2072]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_burst_converter' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:1325]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_reg_slice__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_reg_slice__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2438]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_fifo__parameterized5' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_WEIGHTS_m_axi_srl__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_srl__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_fifo__parameterized5' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi_read' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_WEIGHTS_m_axi' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_WEIGHTS_m_axi.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'system_bd_ecg_cnn_2_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_2_0/synth/system_bd_ecg_cnn_2_0.vhd:218]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element run_proc[8].divisor_tmp_reg[9] was removed.  [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:158]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_CTRL_s_axi.vhd:285]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module ecg_cnn_WEIGHTS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module ecg_cnn_WEIGHTS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module ecg_cnn_WEIGHTS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module ecg_cnn_WEIGHTS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWREADY in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WREADY in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BID[0] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRESP[1] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRESP[0] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BUSER[0] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BVALID in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[63] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[62] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[61] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[60] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[59] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[58] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[57] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[56] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[55] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[54] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[53] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[52] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[51] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[50] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[49] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[48] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[47] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[46] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[45] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[44] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[43] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[42] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[41] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[40] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[39] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[38] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[37] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[36] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[35] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[34] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[33] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[32] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[31] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[30] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[29] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[28] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[27] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[26] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[25] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[24] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[23] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[22] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[21] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[20] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[19] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[18] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[17] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[16] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[15] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[14] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[13] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[12] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[11] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[10] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[9] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[8] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[7] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[6] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[5] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[4] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[3] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[2] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[1] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[0] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[31] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[30] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[29] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[28] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[27] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[26] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[25] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[24] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[23] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[22] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[21] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[20] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[19] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[18] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[17] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[16] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[15] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[14] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[13] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[12] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[11] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[10] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[9] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[8] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[7] in module ecg_cnn_WEIGHTS_m_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1470.434 ; gain = 777.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1470.434 ; gain = 777.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1470.434 ; gain = 777.527
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1470.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_2_0/constraints/ecg_cnn_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_2_0/constraints/ecg_cnn_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_ecg_cnn_2_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_ecg_cnn_2_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1553.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.754 . Memory (MB): peak = 1563.055 ; gain = 9.824
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1563.055 ; gain = 870.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1563.055 ; gain = 870.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1563.055 ; gain = 870.148
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:37]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '9' to '3' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].dividend_tmp_reg[9]' and it is trimmed from '9' to '3' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1.vhd:37]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'ecg_cnn_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'ecg_cnn_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'ecg_cnn_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'ecg_cnn_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_INPUT_r_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_WEIGHTS_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_WEIGHTS_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_WEIGHTS_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7082] The signal ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ecg_cnn_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'ecg_cnn_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ecg_cnn_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'ecg_cnn_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_INPUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_WEIGHTS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_WEIGHTS_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_WEIGHTS_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 1563.055 ; gain = 870.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 3     
	   2 Input   64 Bit       Adders := 10    
	   2 Input   52 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 7     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 7     
	   2 Input   11 Bit       Adders := 6     
	   3 Input   10 Bit       Adders := 18    
	   2 Input   10 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 12    
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 6     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 38    
	   2 Input    4 Bit       Adders := 21    
	   2 Input    3 Bit       Adders := 14    
	   2 Input    2 Bit       Adders := 13    
	   3 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               97 Bit    Registers := 6     
	               96 Bit    Registers := 3     
	               73 Bit    Registers := 2     
	               64 Bit    Registers := 37    
	               63 Bit    Registers := 4     
	               52 Bit    Registers := 3     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 6     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 30    
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               18 Bit    Registers := 51    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 809   
	               11 Bit    Registers := 438   
	               10 Bit    Registers := 19    
	                9 Bit    Registers := 71    
	                8 Bit    Registers := 25    
	                7 Bit    Registers := 40    
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 41    
	                4 Bit    Registers := 63    
	                3 Bit    Registers := 39    
	                2 Bit    Registers := 119   
	                1 Bit    Registers := 463   
+---RAMs : 
	              30K Bit	(2856 X 11 bit)          RAMs := 2     
	              15K Bit	(1412 X 11 bit)          RAMs := 4     
	               8K Bit	(255 X 34 bit)          RAMs := 2     
	               3K Bit	(288 X 11 bit)          RAMs := 10    
	              768 Bit	(64 X 12 bit)          RAMs := 4     
	              384 Bit	(32 X 12 bit)          RAMs := 20    
	               96 Bit	(8 X 12 bit)          RAMs := 7     
+---Muxes : 
	   2 Input   97 Bit        Muxes := 3     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 13    
	   2 Input   52 Bit        Muxes := 3     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 6     
	   2 Input   13 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 8     
	   4 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 11    
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 11    
	   2 Input    9 Bit        Muxes := 14    
	   2 Input    8 Bit        Muxes := 17    
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 34    
	   2 Input    4 Bit        Muxes := 30    
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 32    
	   3 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 34    
	   2 Input    2 Bit        Muxes := 182   
	   4 Input    2 Bit        Muxes := 13    
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 376   
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP tmp_cast_reg_554_reg, operation Mode is: ((A:0x334)*B'')'.
DSP Report: register select_ln52_reg_535_pp0_iter10_reg_reg is absorbed into DSP tmp_cast_reg_554_reg.
DSP Report: register select_ln52_reg_535_pp0_iter11_reg_reg is absorbed into DSP tmp_cast_reg_554_reg.
DSP Report: register tmp_cast_reg_554_reg is absorbed into DSP tmp_cast_reg_554_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U50/tmp_product is absorbed into DSP tmp_cast_reg_554_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register w_local_load_reg_6143_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_19_load_reg_6148_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_20_load_reg_6153_pp0_iter8_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_21_load_reg_6158_pp0_iter8_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_22_load_reg_6163_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_23_load_reg_6168_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_24_load_reg_6173_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_25_load_reg_6178_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_26_load_reg_6183_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_27_load_reg_6188_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_28_load_reg_6193_pp0_iter12_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_29_load_reg_6198_pp0_iter12_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_30_load_reg_6203_pp0_iter13_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_31_load_reg_6208_pp0_iter13_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_32_load_reg_6213_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_33_load_reg_6218_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_34_load_reg_6223_pp0_iter15_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_35_load_reg_6228_pp0_iter15_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_36_load_reg_6233_pp0_iter16_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_37_load_reg_6238_pp0_iter16_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_load_1_reg_6243_pp0_iter17_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_19_load_1_reg_6248_pp0_iter17_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_20_load_1_reg_6253_pp0_iter18_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_21_load_1_reg_6258_pp0_iter18_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_22_load_1_reg_6263_pp0_iter19_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_23_load_1_reg_6268_pp0_iter19_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_24_load_1_reg_6273_pp0_iter20_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_25_load_1_reg_6278_pp0_iter20_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_26_load_1_reg_6283_pp0_iter21_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_27_load_1_reg_6288_pp0_iter21_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_28_load_1_reg_6293_pp0_iter22_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_29_load_1_reg_6298_pp0_iter22_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_30_load_1_reg_6303_pp0_iter23_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_31_load_1_reg_6308_pp0_iter23_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_32_load_1_reg_6313_pp0_iter24_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_33_load_1_reg_6318_pp0_iter24_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_34_load_1_reg_6323_pp0_iter25_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_35_load_1_reg_6328_pp0_iter25_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_36_load_1_reg_6333_pp0_iter26_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_37_load_1_reg_6338_pp0_iter26_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP tmp_35_cast_reg_6135_reg, operation Mode is: ((A:0x334)*B)'.
DSP Report: register tmp_35_cast_reg_6135_reg is absorbed into DSP tmp_35_cast_reg_6135_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U94/tmp_product is absorbed into DSP tmp_35_cast_reg_6135_reg.
DSP Report: Generating DSP tmp_29_cast_reg_6127_reg, operation Mode is: ((A:0x334)*B)'.
DSP Report: register tmp_29_cast_reg_6127_reg is absorbed into DSP tmp_29_cast_reg_6127_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U93/tmp_product is absorbed into DSP tmp_29_cast_reg_6127_reg.
DSP Report: Generating DSP tmp_23_cast_reg_6119_reg, operation Mode is: ((A:0x334)*B)'.
DSP Report: register tmp_23_cast_reg_6119_reg is absorbed into DSP tmp_23_cast_reg_6119_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U92/tmp_product is absorbed into DSP tmp_23_cast_reg_6119_reg.
DSP Report: Generating DSP tmp_17_cast_reg_6111_reg, operation Mode is: ((A:0x334)*B)'.
DSP Report: register tmp_17_cast_reg_6111_reg is absorbed into DSP tmp_17_cast_reg_6111_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U91/tmp_product is absorbed into DSP tmp_17_cast_reg_6111_reg.
DSP Report: Generating DSP tmp_12_cast_reg_6103_reg, operation Mode is: ((A:0x334)*B2)'.
DSP Report: register select_ln90_reg_5878_reg is absorbed into DSP tmp_12_cast_reg_6103_reg.
DSP Report: register tmp_12_cast_reg_6103_reg is absorbed into DSP tmp_12_cast_reg_6103_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U89/tmp_product is absorbed into DSP tmp_12_cast_reg_6103_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttl/rs_req/data_p1_reg' and it is trimmed from '73' to '72' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3220]
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttl/rs_req/data_p2_reg' and it is trimmed from '73' to '72' bits. [c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/02a1/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3236]
DSP Report: Generating DSP grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register grp_dense_relu_Pipeline_D1_I_fu_299/tmp_reg_585_reg is absorbed into DSP grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register w_local_load_reg_1181_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln38_reg_1201_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_1_load_reg_1186_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln38_2_reg_1216_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_2_load_reg_1191_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln38_4_reg_1231_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_3_load_reg_1196_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln38_6_reg_1251_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln38_8_reg_1286_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_5_load_reg_1296_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln38_10_reg_1316_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_6_load_reg_1301_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln38_12_reg_1336_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_4_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_5_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_6_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_7_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_8_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_9_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_10_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_11_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_12_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_13_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_14_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_15_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_16_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_17_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_18_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_19_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_20_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_21_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal grp_conv1d_relu2_fu_334/w_local_22_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal w_local_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal w_local_1_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal w_local_2_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal w_local_3_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal w_local_4_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal w_local_5_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal w_local_6_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module ecg_cnn_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module ecg_cnn_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module ecg_cnn_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module ecg_cnn_CTRL_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:55 ; elapsed = 00:03:06 . Memory (MB): peak = 1830.758 ; gain = 1137.852
---------------------------------------------------------------------------------
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U137/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U138/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U139/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_7 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U140/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U141/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_9 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U142/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_a : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U143/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_b : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U144/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_c : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U145/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_d : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U146/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_e : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U147/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_f : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U148/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_10 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U149/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_11 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U150/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_12 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U151/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_13 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U152/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_14 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U153/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_15 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U154/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_16 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U155/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_17 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U156/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_18 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U157/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_19 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U158/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_1a : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U159/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_1b : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U160/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_1c : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U161/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_1d : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U162/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_1e : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U163/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_1f : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U164/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_20 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U165/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_21 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U166/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_22 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U167/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_23 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U168/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_24 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U169/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_25 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U170/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_26 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U171/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_27 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U172/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_28 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U173/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_29 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U174/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_2a : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U175/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_2b : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB1 grp_dense_linear_Pipeline_D2_I_fu_232/mac_muladd_12s_11ns_21ns_21_4_1_U372/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_33 : 0 0 : 1630 1630 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U136/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 1621 1621 : Used 1 time 0
 Sort Area is ecg_cnn__GB2 mac_muladd_12s_12s_21ns_21_4_1_U13/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg_37 : 0 0 : 1225 1225 : Used 1 time 0
 Sort Area is ecg_cnn__GB1 grp_dense_relu_Pipeline_D1_I_fu_299/mac_muladd_12s_12s_21ns_21_4_1_U290/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg_35 : 0 0 : 1213 1213 : Used 1 time 0
 Sort Area is ecg_cnn__GB2 mac_muladd_12s_12s_21ns_21_4_1_U14/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg_39 : 0 0 : 1204 1204 : Used 1 time 0
 Sort Area is ecg_cnn__GB2 mac_muladd_12s_12s_21ns_21_4_1_U15/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg_3b : 0 0 : 1204 1204 : Used 1 time 0
 Sort Area is ecg_cnn__GB2 mac_muladd_12s_12s_21ns_21_4_1_U16/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg_3c : 0 0 : 1204 1204 : Used 1 time 0
 Sort Area is ecg_cnn__GB2 mac_muladd_12s_12s_21ns_21_4_1_U18/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg_3f : 0 0 : 1204 1204 : Used 1 time 0
 Sort Area is ecg_cnn__GB2 mac_muladd_12s_12s_21ns_21_4_1_U19/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg_40 : 0 0 : 1204 1204 : Used 1 time 0
 Sort Area is ecg_cnn__GB2 mac_muladd_12s_12s_21ns_21_4_1_U17/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg_3d : 0 0 : 1192 1192 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 tmp_cast_reg_554_reg_0 : 0 0 : 263 263 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 tmp_12_cast_reg_6103_reg_2c : 0 0 : 254 254 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 tmp_17_cast_reg_6111_reg_2e : 0 0 : 245 245 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 tmp_23_cast_reg_6119_reg_30 : 0 0 : 245 245 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 tmp_29_cast_reg_6127_reg_31 : 0 0 : 245 245 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 tmp_35_cast_reg_6135_reg_32 : 0 0 : 245 245 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object                                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0                              | ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_U/ram_reg                | 2 K x 11(READ_FIRST)   | W | R | 2 K x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|U0                              | ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_24_U/ram_reg                | 2 K x 11(READ_FIRST)   | W | R | 2 K x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_9_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_8_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_7_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_6_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_5_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_4_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_3_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_2_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_1_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_U/ram_reg   | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_U/ram_reg                                                     | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_4_U/ram_reg                                                   | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_5_U/ram_reg                                                   | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_6_U/ram_reg                                                   | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_7_U/ram_reg                                                   | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_8_U/ram_reg                                                   | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_9_U/ram_reg                                                   | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_10_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_11_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_12_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_13_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_14_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_15_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_16_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_17_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_18_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_19_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_20_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_21_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_22_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_20_U/ram_reg                | 1 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|U0                              | ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_21_U/ram_reg                | 1 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|U0                              | ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_22_U/ram_reg                | 1 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|U0                              | ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_U/ram_reg                | 1 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|U0/i_3_2/WEIGHTS_m_axi_U        | load_unit_0/buff_rdata/fifo_depth_gt1_gen.fifo_mem_gen.U_ffo_mem/mem_reg                      | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0/i_3_2/INPUT_r_m_axi_U        | load_unit_0/buff_rdata/fifo_depth_gt1_gen.fifo_mem_gen.U_ffo_mem/mem_reg                      | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0/i_3_2/grp_conv1d_relu_fu_288 | w_local_U/ram_reg                                                                             | 8 x 12(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|U0/i_3_2/grp_conv1d_relu_fu_288 | w_local_1_U/ram_reg                                                                           | 8 x 12(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|U0/i_3_2/grp_conv1d_relu_fu_288 | w_local_2_U/ram_reg                                                                           | 8 x 12(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|U0/i_3_2/grp_conv1d_relu_fu_288 | w_local_3_U/ram_reg                                                                           | 8 x 12(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|U0/i_3_2/grp_conv1d_relu_fu_288 | w_local_4_U/ram_reg                                                                           | 8 x 12(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|U0/i_3_2/grp_conv1d_relu_fu_288 | w_local_5_U/ram_reg                                                                           | 8 x 12(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|U0/i_3_2/grp_conv1d_relu_fu_288 | w_local_6_U/ram_reg                                                                           | 8 x 12(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------+---------------------+-----------+----------------------+----------------+
|Module Name                    | RTL Object          | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------+---------------------+-----------+----------------------+----------------+
|U0/i_3_1/grp_dense_relu_fu_414 | w_local_3_U/ram_reg | Implied   | 64 x 12              | RAM64X1S x 12  | 
|U0/i_3_1/grp_dense_relu_fu_414 | w_local_2_U/ram_reg | Implied   | 64 x 12              | RAM64X1S x 12  | 
|U0/i_3_1/grp_dense_relu_fu_414 | w_local_1_U/ram_reg | Implied   | 64 x 12              | RAM64X1S x 12  | 
|U0/i_3_1/grp_dense_relu_fu_414 | w_local_U/ram_reg   | Implied   | 64 x 12              | RAM64X1S x 12  | 
+-------------------------------+---------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ecg_cnn_maxpool                                 | ((A:0x334)*B'')' | 9      | 10     | -      | -      | 19     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A2*B'')')'   | 18     | 12     | 21     | -      | 21     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 18     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | ((A:0x334)*B)'   | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | ((A:0x334)*B)'   | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | ((A:0x334)*B)'   | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | ((A:0x334)*B)'   | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | ((A:0x334)*B2)'  | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0 | (C'+(A2*B2)')'   | 18     | 12     | 21     | -      | 21     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|ecg_cnn_dense_relu                              | (C'+(A2*B'')')'  | 12     | 12     | 21     | -      | 21     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X    | (C'+(A''*B'')')' | 12     | 12     | 21     | -      | 21     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X    | (C+(A''*B'')')'  | 12     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X    | (C+(A''*B'')')'  | 12     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X    | (C+(A''*B'')')'  | 12     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0  | (C+(A''*B2)')'   | 12     | 12     | 21     | -      | 21     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X    | (C+(A''*B'')')'  | 12     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X    | (C+(A''*B'')')'  | 12     | 12     | 21     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:10 ; elapsed = 00:03:21 . Memory (MB): peak = 1862.031 ; gain = 1169.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:59 ; elapsed = 00:04:11 . Memory (MB): peak = 2047.957 ; gain = 1355.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object                                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0                              | ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_U/ram_reg                | 2 K x 11(READ_FIRST)   | W | R | 2 K x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|U0                              | ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_24_U/ram_reg                | 2 K x 11(READ_FIRST)   | W | R | 2 K x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_9_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_8_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_7_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_6_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_5_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_4_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_3_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_2_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_1_U/ram_reg | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_U/ram_reg   | 288 x 11(READ_FIRST)   | W | R | 288 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_U/ram_reg                                                     | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_4_U/ram_reg                                                   | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_5_U/ram_reg                                                   | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_6_U/ram_reg                                                   | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_7_U/ram_reg                                                   | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_8_U/ram_reg                                                   | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_9_U/ram_reg                                                   | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_10_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_11_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_12_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_13_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_14_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_15_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_16_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_17_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_18_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_19_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_20_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_21_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0                              | grp_conv1d_relu2_fu_334/w_local_22_U/ram_reg                                                  | 32 x 12(READ_FIRST)    | W | R | 32 x 12(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0/i_3_2/WEIGHTS_m_axi_U        | load_unit_0/buff_rdata/fifo_depth_gt1_gen.fifo_mem_gen.U_ffo_mem/mem_reg                      | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0                              | ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_20_U/ram_reg                | 1 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|U0                              | ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_21_U/ram_reg                | 1 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|U0                              | ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_22_U/ram_reg                | 1 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|U0                              | ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_U/ram_reg                | 1 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|U0/i_3_2/INPUT_r_m_axi_U        | load_unit_0/buff_rdata/fifo_depth_gt1_gen.fifo_mem_gen.U_ffo_mem/mem_reg                      | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|U0/i_3_2/grp_conv1d_relu_fu_288 | w_local_U/ram_reg                                                                             | 8 x 12(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|U0/i_3_2/grp_conv1d_relu_fu_288 | w_local_1_U/ram_reg                                                                           | 8 x 12(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|U0/i_3_2/grp_conv1d_relu_fu_288 | w_local_2_U/ram_reg                                                                           | 8 x 12(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|U0/i_3_2/grp_conv1d_relu_fu_288 | w_local_3_U/ram_reg                                                                           | 8 x 12(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|U0/i_3_2/grp_conv1d_relu_fu_288 | w_local_4_U/ram_reg                                                                           | 8 x 12(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|U0/i_3_2/grp_conv1d_relu_fu_288 | w_local_5_U/ram_reg                                                                           | 8 x 12(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|U0/i_3_2/grp_conv1d_relu_fu_288 | w_local_6_U/ram_reg                                                                           | 8 x 12(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------+---------------------+-----------+----------------------+----------------+
|Module Name                    | RTL Object          | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------+---------------------+-----------+----------------------+----------------+
|U0/i_3_1/grp_dense_relu_fu_414 | w_local_3_U/ram_reg | Implied   | 64 x 12              | RAM64X1S x 12  | 
|U0/i_3_1/grp_dense_relu_fu_414 | w_local_2_U/ram_reg | Implied   | 64 x 12              | RAM64X1S x 12  | 
|U0/i_3_1/grp_dense_relu_fu_414 | w_local_1_U/ram_reg | Implied   | 64 x 12              | RAM64X1S x 12  | 
|U0/i_3_1/grp_dense_relu_fu_414 | w_local_U/ram_reg   | Implied   | 64 x 12              | RAM64X1S x 12  | 
+-------------------------------+---------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_25_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_24_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_24_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_24_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_24_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/p_ZZ7ecg_cnnP8ap_fixedILi12ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A7_S2_S3_PA8_A_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/WEIGHTS_m_axi_U/load_unit_0/buff_rdata/fifo_depth_gt1_gen.fifo_mem_gen.U_ffo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_20_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_21_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_22_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/ecg_cnn_ap_fixed_ap_fixed_1_7_ap_fixed_ap_fixed_8_5_ap_fixed_ap_f_23_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/INPUT_r_m_axi_U/load_unit_0/buff_rdata/fifo_depth_gt1_gen.fifo_mem_gen.U_ffo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_conv1d_relu_fu_288/w_local_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_conv1d_relu_fu_288/w_local_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_conv1d_relu_fu_288/w_local_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_conv1d_relu_fu_288/w_local_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_conv1d_relu_fu_288/w_local_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_conv1d_relu_fu_288/w_local_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_conv1d_relu_fu_288/w_local_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:14 ; elapsed = 00:04:25 . Memory (MB): peak = 2137.852 ; gain = 1444.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:23 ; elapsed = 00:04:35 . Memory (MB): peak = 2150.691 ; gain = 1457.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:23 ; elapsed = 00:04:35 . Memory (MB): peak = 2150.691 ; gain = 1457.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:25 ; elapsed = 00:04:37 . Memory (MB): peak = 2150.691 ; gain = 1457.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:25 ; elapsed = 00:04:37 . Memory (MB): peak = 2150.691 ; gain = 1457.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:26 ; elapsed = 00:04:38 . Memory (MB): peak = 2165.516 ; gain = 1472.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:26 ; elapsed = 00:04:38 . Memory (MB): peak = 2165.516 ; gain = 1472.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ecg_cnn     | grp_maxpool_fu_306/urem_9ns_4ns_3_13_1_U49/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[7].dividend_tmp_reg[8][8]                                                       | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_maxpool_fu_306/icmp_ln53_reg_530_pp0_iter11_reg_reg[0]                                                                                                                | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_maxpool_fu_306/ap_loop_exit_ready_pp0_iter13_reg_reg                                                                                                                  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/urem_9ns_4ns_3_13_1_U90/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[1].dividend_tmp_reg[2][8] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/urem_9ns_4ns_3_13_1_U90/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[2].dividend_tmp_reg[3][8] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/urem_9ns_4ns_3_13_1_U90/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[3].dividend_tmp_reg[4][8] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/urem_9ns_4ns_3_13_1_U90/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/urem_9ns_4ns_3_13_1_U90/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[5].dividend_tmp_reg[6][8] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/urem_9ns_4ns_3_13_1_U90/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[6].dividend_tmp_reg[7][8] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/urem_9ns_4ns_3_13_1_U90/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[7].dividend_tmp_reg[8][8] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/icmp_ln90_reg_5869_pp0_iter27_reg_reg[0]                                                         | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/lshr_ln_reg_6098_pp0_iter28_reg_reg[1]                                                           | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/select_ln90_reg_5878_pp0_iter28_reg_reg[8]                                                       | 28     | 9     | NO           | NO                 | YES               | 0      | 9       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/trunc_ln90_reg_6094_pp0_iter28_reg_reg[1]                                                        | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_load_reg_6143_pp0_iter6_reg_reg[11]                                                      | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_19_load_reg_6148_pp0_iter6_reg_reg[11]                                                   | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_20_load_reg_6153_pp0_iter7_reg_reg[11]                                                   | 6      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_21_load_reg_6158_pp0_iter7_reg_reg[11]                                                   | 6      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_22_load_reg_6163_pp0_iter8_reg_reg[11]                                                   | 7      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_23_load_reg_6168_pp0_iter8_reg_reg[11]                                                   | 7      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_24_load_reg_6173_pp0_iter9_reg_reg[11]                                                   | 8      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_46_reg_7427_pp0_iter9_reg_reg[10]                                                      | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_25_load_reg_6178_pp0_iter9_reg_reg[11]                                                   | 8      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_47_reg_7432_pp0_iter9_reg_reg[10]                                                      | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_26_load_reg_6183_pp0_iter10_reg_reg[11]                                                  | 9      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_48_reg_7437_pp0_iter10_reg_reg[10]                                                     | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_27_load_reg_6188_pp0_iter10_reg_reg[11]                                                  | 9      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_49_reg_7442_pp0_iter10_reg_reg[10]                                                     | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_28_load_reg_6193_pp0_iter11_reg_reg[11]                                                  | 10     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_50_reg_7447_pp0_iter11_reg_reg[10]                                                     | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_29_load_reg_6198_pp0_iter11_reg_reg[11]                                                  | 10     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_51_reg_7452_pp0_iter11_reg_reg[10]                                                     | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_30_load_reg_6203_pp0_iter12_reg_reg[11]                                                  | 11     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_52_reg_7457_pp0_iter12_reg_reg[10]                                                     | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_31_load_reg_6208_pp0_iter12_reg_reg[11]                                                  | 11     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_53_reg_7462_pp0_iter12_reg_reg[10]                                                     | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_32_load_reg_6213_pp0_iter13_reg_reg[11]                                                  | 12     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_54_reg_7467_pp0_iter13_reg_reg[10]                                                     | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_33_load_reg_6218_pp0_iter13_reg_reg[11]                                                  | 12     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_55_reg_7472_pp0_iter13_reg_reg[10]                                                     | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_34_load_reg_6223_pp0_iter14_reg_reg[11]                                                  | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_56_reg_7477_pp0_iter14_reg_reg[10]                                                     | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_35_load_reg_6228_pp0_iter14_reg_reg[11]                                                  | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_57_reg_7482_pp0_iter14_reg_reg[10]                                                     | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_36_load_reg_6233_pp0_iter15_reg_reg[11]                                                  | 14     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_58_reg_7487_pp0_iter15_reg_reg[10]                                                     | 9      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_37_load_reg_6238_pp0_iter15_reg_reg[11]                                                  | 14     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_59_reg_7502_pp0_iter16_reg_reg[10]                                                     | 9      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_load_1_reg_6243_pp0_iter16_reg_reg[11]                                                   | 15     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_60_reg_7507_pp0_iter16_reg_reg[10]                                                     | 9      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_19_load_1_reg_6248_pp0_iter16_reg_reg[11]                                                | 15     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_61_reg_7512_pp0_iter17_reg_reg[10]                                                     | 10     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_20_load_1_reg_6253_pp0_iter17_reg_reg[11]                                                | 16     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_62_reg_7517_pp0_iter17_reg_reg[10]                                                     | 10     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_21_load_1_reg_6258_pp0_iter17_reg_reg[11]                                                | 16     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_63_reg_7522_pp0_iter18_reg_reg[10]                                                     | 11     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_22_load_1_reg_6263_pp0_iter18_reg_reg[11]                                                | 17     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_64_reg_7527_pp0_iter18_reg_reg[10]                                                     | 11     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_23_load_1_reg_6268_pp0_iter18_reg_reg[11]                                                | 17     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_65_reg_7532_pp0_iter19_reg_reg[10]                                                     | 12     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_24_load_1_reg_6273_pp0_iter19_reg_reg[11]                                                | 18     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_66_reg_7537_pp0_iter19_reg_reg[10]                                                     | 12     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_25_load_1_reg_6278_pp0_iter19_reg_reg[11]                                                | 18     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_67_reg_7542_pp0_iter20_reg_reg[10]                                                     | 13     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_26_load_1_reg_6283_pp0_iter20_reg_reg[11]                                                | 19     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_68_reg_7547_pp0_iter20_reg_reg[10]                                                     | 13     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_27_load_1_reg_6288_pp0_iter20_reg_reg[11]                                                | 19     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_69_reg_7552_pp0_iter21_reg_reg[10]                                                     | 14     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_28_load_1_reg_6293_pp0_iter21_reg_reg[11]                                                | 20     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_70_reg_7557_pp0_iter21_reg_reg[10]                                                     | 14     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_29_load_1_reg_6298_pp0_iter21_reg_reg[11]                                                | 20     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_71_reg_7562_pp0_iter22_reg_reg[10]                                                     | 15     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_30_load_1_reg_6303_pp0_iter22_reg_reg[11]                                                | 21     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_72_reg_7567_pp0_iter22_reg_reg[10]                                                     | 15     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_31_load_1_reg_6308_pp0_iter22_reg_reg[11]                                                | 21     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_73_reg_7572_pp0_iter23_reg_reg[10]                                                     | 16     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_32_load_1_reg_6313_pp0_iter23_reg_reg[11]                                                | 22     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_74_reg_7577_pp0_iter23_reg_reg[10]                                                     | 16     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_33_load_1_reg_6318_pp0_iter23_reg_reg[11]                                                | 22     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_75_reg_7582_pp0_iter24_reg_reg[10]                                                     | 17     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_34_load_1_reg_6323_pp0_iter24_reg_reg[11]                                                | 23     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_76_reg_7587_pp0_iter24_reg_reg[10]                                                     | 17     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_35_load_1_reg_6328_pp0_iter24_reg_reg[11]                                                | 23     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_77_reg_7592_pp0_iter25_reg_reg[10]                                                     | 18     | 11    | NO           | NO                 | YES               | 0      | 11      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_36_load_1_reg_6333_pp0_iter25_reg_reg[11]                                                | 24     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/sext_ln97_78_reg_7597_pp0_iter25_reg_reg[10]                                                     | 18     | 11    | NO           | NO                 | YES               | 0      | 11      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/w_local_37_load_1_reg_6338_pp0_iter25_reg_reg[11]                                                | 24     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/tmp_35_cast_reg_6135_pp0_iter6_reg_reg[6]                                                        | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/tmp_29_cast_reg_6127_pp0_iter6_reg_reg[6]                                                        | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/tmp_23_cast_reg_6119_pp0_iter6_reg_reg[6]                                                        | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/tmp_17_cast_reg_6111_pp0_iter6_reg_reg[6]                                                        | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/tmp_12_cast_reg_6103_pp0_iter6_reg_reg[6]                                                        | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/trunc_ln90_reg_6094_pp0_iter7_reg_reg[0]                                                         | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_CONV2_F_CONV2_X_fu_300/lshr_ln_reg_6098_pp0_iter7_reg_reg[0]                                                            | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_368/tmp_2_reg_701_pp0_iter10_reg_reg[0]                                              | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_368/ap_loop_exit_ready_pp0_iter10_reg_reg                                            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_dense_relu_fu_414/grp_dense_relu_Pipeline_VITIS_LOOP_140_1_fu_286/trunc_ln140_reg_279_pp0_iter9_reg_reg[1]                                                            | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ecg_cnn     | grp_dense_relu_fu_414/grp_dense_relu_Pipeline_VITIS_LOOP_140_1_fu_286/lshr_ln_reg_283_pp0_iter9_reg_reg[1]                                                                | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ecg_cnn     | grp_dense_relu_fu_414/grp_dense_relu_Pipeline_VITIS_LOOP_140_1_fu_286/ap_loop_exit_ready_pp0_iter9_reg_reg                                                                | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_conv1d_relu_fu_288/grp_conv1d_relu_Pipeline_VITIS_LOOP_25_1_fu_212/k_1_reg_310_pp0_iter9_reg_reg[2]                                                                   | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ecg_cnn     | grp_conv1d_relu_fu_288/grp_conv1d_relu_Pipeline_VITIS_LOOP_25_1_fu_212/ap_loop_exit_ready_pp0_iter9_reg_reg                                                               | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_maxpool_fu_306/urem_9ns_4ns_3_13_1_U49/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[1].dividend_tmp_reg[2][8]                                                       | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ecg_cnn     | grp_maxpool_fu_306/urem_9ns_4ns_3_13_1_U49/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[2].dividend_tmp_reg[3][8]                                                       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_maxpool_fu_306/urem_9ns_4ns_3_13_1_U49/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[3].dividend_tmp_reg[4][8]                                                       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_maxpool_fu_306/urem_9ns_4ns_3_13_1_U49/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[4].dividend_tmp_reg[5][8]                                                       | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_maxpool_fu_306/urem_9ns_4ns_3_13_1_U49/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[5].dividend_tmp_reg[6][8]                                                       | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_maxpool_fu_306/urem_9ns_4ns_3_13_1_U49/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[6].dividend_tmp_reg[7][8]                                                       | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_maxpool_fu_306/select_ln52_reg_535_pp0_iter9_reg_reg[8]                                                                                                               | 9      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|ecg_cnn     | grp_maxpool_fu_306/trunc_ln53_reg_579_reg[2]                                                                                                                              | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_368/select_ln82_reg_687_pp0_iter9_reg_reg[2]                                         | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/grp_conv1d_relu2_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_368/trunc_ln82_reg_692_pp0_iter9_reg_reg[1]                                          | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ecg_cnn     | grp_maxpool_fu_306/ap_enable_reg_pp0_iter12_reg                                                                                                                           | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_dense_relu_fu_414/ap_CS_fsm_reg[9]                                                                                                                                    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_conv1d_relu_fu_288/ap_CS_fsm_reg[9]                                                                                                                                   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ecg_cnn     | grp_conv1d_relu2_fu_334/ap_CS_fsm_reg[9]                                                                                                                                  | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[2]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 36     | 36         | 36     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[30] | 18     | 18         | 0      | 18      | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | ((A*B)')'        | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | ((A*B)')'        | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | ((A*B)')'        | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | ((A*B)')'        | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | ((A'*B)')'       | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A'*B'')')'   | 11     | 18     | 48     | -      | 21     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2_Pipeline_CONV2_F_CONV2_X   | (C+(A''*B'')')'  | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X    | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 21     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X    | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X    | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X    | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0  | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 21     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X    | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu_Pipeline_CONV1_F_CONV1_X    | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0 | (C'+(A'*B')')'   | 11     | 18     | 48     | -      | 21     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|ecg_cnn_dense_relu                              | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 21     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|ecg_cnn_maxpool                                 | ((A''*B)')'      | 9      | 10     | -      | -      | 19     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   437|
|2     |DSP48E1  |    55|
|11    |LUT1     |   151|
|12    |LUT2     |   416|
|13    |LUT3     |  1370|
|14    |LUT4     |  1059|
|15    |LUT5     |   950|
|16    |LUT6     |  2002|
|17    |MUXF7    |   134|
|18    |MUXF8    |    35|
|19    |RAM64X1S |    48|
|20    |RAMB18E1 |    41|
|25    |RAMB36E1 |     6|
|27    |SRL16E   |  1071|
|28    |SRLC32E  |   218|
|29    |FDRE     |  8414|
|30    |FDSE     |    42|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:26 ; elapsed = 00:04:38 . Memory (MB): peak = 2165.516 ; gain = 1472.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:43 ; elapsed = 00:04:24 . Memory (MB): peak = 2165.516 ; gain = 1379.988
Synthesis Optimization Complete : Time (s): cpu = 00:04:27 ; elapsed = 00:04:38 . Memory (MB): peak = 2165.516 ; gain = 1472.609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.451 . Memory (MB): peak = 2174.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 756 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2179.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 48 instances

Synth Design complete | Checksum: 7a723e05
INFO: [Common 17-83] Releasing license: Synthesis
455 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:39 ; elapsed = 00:04:54 . Memory (MB): peak = 2179.398 ; gain = 1668.160
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2179.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_ecg_cnn_2_0_synth_1/system_bd_ecg_cnn_2_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_bd_ecg_cnn_2_0, cache-ID = 7ad85ed1255a13b2
INFO: [Coretcl 2-1174] Renamed 280 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2179.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_ecg_cnn_2_0_synth_1/system_bd_ecg_cnn_2_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_bd_ecg_cnn_2_0_utilization_synth.rpt -pb system_bd_ecg_cnn_2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 11 00:48:05 2025...
[Sat Oct 11 00:48:08 2025] system_bd_ecg_cnn_2_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:04:10 . Memory (MB): peak = 2120.926 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/utils_1/imports/synth_1/system_bd_wrapper.dcp with file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/synth_1/system_bd_wrapper.dcp
launch_runs synth_1 -jobs 6
[Sat Oct 11 00:48:37 2025] Launched synth_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Oct 11 00:52:02 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2327.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 2543.641 ; gain = 10.980
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3221.367 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3221.367 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3221.367 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3221.367 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.579 . Memory (MB): peak = 3221.367 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3221.367 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3221.367 ; gain = 0.000
Generating merged BMM file for the design top 'system_bd_wrapper'...
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3221.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 418 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 94 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 267 instances
  RAM64X1S => RAM64X1S (RAMS64E): 48 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 3624.141 ; gain = 1503.215
open_report: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3863.105 ; gain = 231.242
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Oct 11 01:03:04 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/impl_1/runme.log
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc702\1.4\board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.4\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
copy_run -name synth_1_copy_1 [get_runs synth_1] 
synth_1_copy_1
set_property part xc7a100tcsg324-1 [current_project]
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7a35tcpg236-1', does not match run part, 'xc7a100tcsg324-1', for run 'synth_1'.
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7a35tcpg236-1', does not match run part, 'xc7a100tcsg324-1', for run 'synth_1_copy_1'.
WARNING: [IP_Flow 19-2162] IP 'ecg_cnn_component' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'ecg_cnn_component' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_microblaze_0_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_microblaze_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_dlmb_v10_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_dlmb_v10_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_ilmb_v10_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_ilmb_v10_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_dlmb_bram_if_cntlr_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_dlmb_bram_if_cntlr_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_ilmb_bram_if_cntlr_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_ilmb_bram_if_cntlr_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_lmb_bram_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_lmb_bram_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_mdm_1_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_mdm_1_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_clk_wiz_1_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_clk_wiz_1_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_rst_clk_wiz_1_100M_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_rst_clk_wiz_1_100M_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_axi_uartlite_0_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_axi_uartlite_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_axi_bram_ctrl_0_1' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_axi_bram_ctrl_0_1' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_axi_bram_ctrl_0_2' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_axi_bram_ctrl_0_2' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_axi_bram_ctrl_1_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_axi_bram_ctrl_1_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_blk_mem_gen_0_1' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_blk_mem_gen_0_1' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_blk_mem_gen_0_2' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_blk_mem_gen_0_2' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_blk_mem_gen_0_3' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_blk_mem_gen_0_3' do not match.
WARNING: [IP_Flow 19-2162] IP 'system_bd_ecg_cnn_2_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'system_bd_ecg_cnn_2_0' do not match.
reset_run system_bd_microblaze_0_0_synth_1
reset_run system_bd_dlmb_v10_0_synth_1
reset_run system_bd_ilmb_v10_0_synth_1
reset_run system_bd_dlmb_bram_if_cntlr_0_synth_1
reset_run system_bd_ilmb_bram_if_cntlr_0_synth_1
reset_run system_bd_lmb_bram_0_synth_1
reset_run system_bd_mdm_1_0_synth_1
reset_run system_bd_clk_wiz_1_0_synth_1
reset_run system_bd_rst_clk_wiz_1_100M_0_synth_1
reset_run system_bd_axi_uartlite_0_0_synth_1
reset_run system_bd_axi_bram_ctrl_0_1_synth_1
reset_run system_bd_axi_bram_ctrl_0_2_synth_1
reset_run system_bd_axi_bram_ctrl_1_0_synth_1
reset_run system_bd_blk_mem_gen_0_1_synth_1
reset_run system_bd_blk_mem_gen_0_2_synth_1
reset_run system_bd_blk_mem_gen_0_3_synth_1
reset_run system_bd_ecg_cnn_2_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/utils_1/imports/synth_1/system_bd_wrapper.dcp with file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/synth_1/system_bd_wrapper.dcp
launch_runs synth_1 -jobs 6
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_bram_ctrl_0_1, cache-ID = 8adae988d989d1d1; cache size = 91.292 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_ilmb_v10_0, cache-ID = 945ebadb8b21eebd; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_bram_ctrl_0_2, cache-ID = 0fb4455aeecd3236; cache size = 91.292 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_ilmb_bram_if_cntlr_0, cache-ID = 5a29d261f494cb09; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_bram_ctrl_1_0, cache-ID = 49b5f641c68c5036; cache size = 91.292 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_ecg_cnn_2_0, cache-ID = 7ad85ed1255a13b2; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_smc_0, cache-ID = 349de585b06001a7; cache size = 91.292 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_mdm_1_0, cache-ID = 625e3e1b3f2e2c46; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_uartlite_0_0, cache-ID = 8a85ec081414b537; cache size = 91.292 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_lmb_bram_0, cache-ID = 85de71469f498a56; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_blk_mem_gen_0_1, cache-ID = 09f15d399e58e4a5; cache size = 91.292 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_dlmb_v10_0, cache-ID = 945ebadb8b21eebd; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_blk_mem_gen_0_2, cache-ID = 711f46e14ea8f0cb; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_blk_mem_gen_0_3, cache-ID = 6dde839fc4e1ac0f; cache size = 91.292 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_microblaze_0_0, cache-ID = a5eec0ba7a5b1168; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_clk_wiz_1_0, cache-ID = 603e2a44e4fc9b5f; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_dlmb_bram_if_cntlr_0, cache-ID = 6e8d03fb607bfd93; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_rst_clk_wiz_1_100M_0, cache-ID = 43a19701017b3ce4; cache size = 91.293 MB.
config_ip_cache: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 4082.547 ; gain = 0.000
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_microblaze_0_0/system_bd_microblaze_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_dlmb_v10_0_1/system_bd_dlmb_v10_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ilmb_v10_0_1/system_bd_ilmb_v10_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_dlmb_bram_if_cntlr_0_1/system_bd_dlmb_bram_if_cntlr_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ilmb_bram_if_cntlr_0_1/system_bd_ilmb_bram_if_cntlr_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_lmb_bram_0_1/system_bd_lmb_bram_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_mdm_1_0_1/system_bd_mdm_1_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_rst_clk_wiz_1_100M_0_1/system_bd_rst_clk_wiz_1_100M_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_uartlite_0_0_1/system_bd_axi_uartlite_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/system_bd_axi_smc_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_0_1/system_bd_axi_bram_ctrl_0_1.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_0_2/system_bd_axi_bram_ctrl_0_2.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_1_0/system_bd_axi_bram_ctrl_1_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_1/system_bd_blk_mem_gen_0_1.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_2/system_bd_blk_mem_gen_0_2.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_3/system_bd_blk_mem_gen_0_3.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_2_0/system_bd_ecg_cnn_2_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_microblaze_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_dlmb_v10_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_ilmb_v10_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_dlmb_bram_if_cntlr_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_ilmb_bram_if_cntlr_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_lmb_bram_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_mdm_1_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_clk_wiz_1_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_rst_clk_wiz_1_100M_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_axi_uartlite_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_axi_bram_ctrl_0_1_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_axi_bram_ctrl_0_2_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_axi_bram_ctrl_1_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_blk_mem_gen_0_1_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_blk_mem_gen_0_2_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_blk_mem_gen_0_3_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_ecg_cnn_2_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_microblaze_0_0/system_bd_microblaze_0_0.xci' in run system_bd_microblaze_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_dlmb_v10_0_1/system_bd_dlmb_v10_0.xci' in run system_bd_dlmb_v10_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ilmb_v10_0_1/system_bd_ilmb_v10_0.xci' in run system_bd_ilmb_v10_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_dlmb_bram_if_cntlr_0_1/system_bd_dlmb_bram_if_cntlr_0.xci' in run system_bd_dlmb_bram_if_cntlr_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ilmb_bram_if_cntlr_0_1/system_bd_ilmb_bram_if_cntlr_0.xci' in run system_bd_ilmb_bram_if_cntlr_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_lmb_bram_0_1/system_bd_lmb_bram_0.xci' in run system_bd_lmb_bram_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_mdm_1_0_1/system_bd_mdm_1_0.xci' in run system_bd_mdm_1_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0.xci' in run system_bd_clk_wiz_1_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_rst_clk_wiz_1_100M_0_1/system_bd_rst_clk_wiz_1_100M_0.xci' in run system_bd_rst_clk_wiz_1_100M_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_uartlite_0_0_1/system_bd_axi_uartlite_0_0.xci' in run system_bd_axi_uartlite_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_0_1/system_bd_axi_bram_ctrl_0_1.xci' in run system_bd_axi_bram_ctrl_0_1_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_0_2/system_bd_axi_bram_ctrl_0_2.xci' in run system_bd_axi_bram_ctrl_0_2_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_1_0/system_bd_axi_bram_ctrl_1_0.xci' in run system_bd_axi_bram_ctrl_1_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_1/system_bd_blk_mem_gen_0_1.xci' in run system_bd_blk_mem_gen_0_1_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_2/system_bd_blk_mem_gen_0_2.xci' in run system_bd_blk_mem_gen_0_2_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_3/system_bd_blk_mem_gen_0_3.xci' in run system_bd_blk_mem_gen_0_3_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_2_0/system_bd_ecg_cnn_2_0.xci' in run system_bd_ecg_cnn_2_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Sat Oct 11 01:07:31 2025] Launched system_bd_microblaze_0_0_synth_1, system_bd_dlmb_v10_0_synth_1, system_bd_ilmb_v10_0_synth_1, system_bd_dlmb_bram_if_cntlr_0_synth_1, system_bd_ilmb_bram_if_cntlr_0_synth_1, system_bd_lmb_bram_0_synth_1, system_bd_mdm_1_0_synth_1, system_bd_clk_wiz_1_0_synth_1, system_bd_rst_clk_wiz_1_100M_0_synth_1, system_bd_axi_uartlite_0_0_synth_1, system_bd_axi_bram_ctrl_0_1_synth_1, system_bd_axi_bram_ctrl_0_2_synth_1, system_bd_axi_bram_ctrl_1_0_synth_1, system_bd_blk_mem_gen_0_1_synth_1, system_bd_blk_mem_gen_0_2_synth_1, system_bd_blk_mem_gen_0_3_synth_1, system_bd_ecg_cnn_2_0_synth_1...
Run output will be captured here:
system_bd_microblaze_0_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_microblaze_0_0_synth_1/runme.log
system_bd_dlmb_v10_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_dlmb_v10_0_synth_1/runme.log
system_bd_ilmb_v10_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_ilmb_v10_0_synth_1/runme.log
system_bd_dlmb_bram_if_cntlr_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_dlmb_bram_if_cntlr_0_synth_1/runme.log
system_bd_ilmb_bram_if_cntlr_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_ilmb_bram_if_cntlr_0_synth_1/runme.log
system_bd_lmb_bram_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_lmb_bram_0_synth_1/runme.log
system_bd_mdm_1_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_mdm_1_0_synth_1/runme.log
system_bd_clk_wiz_1_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_clk_wiz_1_0_synth_1/runme.log
system_bd_rst_clk_wiz_1_100M_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_rst_clk_wiz_1_100M_0_synth_1/runme.log
system_bd_axi_uartlite_0_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_uartlite_0_0_synth_1/runme.log
system_bd_axi_bram_ctrl_0_1_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_bram_ctrl_0_1_synth_1/runme.log
system_bd_axi_bram_ctrl_0_2_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_bram_ctrl_0_2_synth_1/runme.log
system_bd_axi_bram_ctrl_1_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_bram_ctrl_1_0_synth_1/runme.log
system_bd_blk_mem_gen_0_1_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_blk_mem_gen_0_1_synth_1/runme.log
system_bd_blk_mem_gen_0_2_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_blk_mem_gen_0_2_synth_1/runme.log
system_bd_blk_mem_gen_0_3_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_blk_mem_gen_0_3_synth_1/runme.log
system_bd_ecg_cnn_2_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_ecg_cnn_2_0_synth_1/runme.log
[Sat Oct 11 01:07:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 4082.547 ; gain = 0.000
launch_runs impl_1 -jobs 6
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_bram_ctrl_0_1, cache-ID = 8adae988d989d1d1; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_dlmb_v10_0, cache-ID = 945ebadb8b21eebd; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_bram_ctrl_0_2, cache-ID = 0fb4455aeecd3236; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_ilmb_bram_if_cntlr_0, cache-ID = 5a29d261f494cb09; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_bram_ctrl_1_0, cache-ID = 49b5f641c68c5036; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_ecg_cnn_2_0, cache-ID = 7ad85ed1255a13b2; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_smc_0, cache-ID = 349de585b06001a7; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_microblaze_0_0, cache-ID = a5eec0ba7a5b1168; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_uartlite_0_0, cache-ID = 8a85ec081414b537; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_ilmb_v10_0, cache-ID = 945ebadb8b21eebd; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_rst_clk_wiz_1_100M_0, cache-ID = 43a19701017b3ce4; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_blk_mem_gen_0_1, cache-ID = 09f15d399e58e4a5; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_mdm_1_0, cache-ID = 625e3e1b3f2e2c46; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_blk_mem_gen_0_2, cache-ID = 711f46e14ea8f0cb; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_blk_mem_gen_0_3, cache-ID = 6dde839fc4e1ac0f; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_clk_wiz_1_0, cache-ID = 603e2a44e4fc9b5f; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_lmb_bram_0, cache-ID = 85de71469f498a56; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_dlmb_bram_if_cntlr_0, cache-ID = 6e8d03fb607bfd93; cache size = 91.293 MB.
config_ip_cache: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 4082.547 ; gain = 0.000
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_microblaze_0_0/system_bd_microblaze_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_dlmb_v10_0_1/system_bd_dlmb_v10_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ilmb_v10_0_1/system_bd_ilmb_v10_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_dlmb_bram_if_cntlr_0_1/system_bd_dlmb_bram_if_cntlr_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ilmb_bram_if_cntlr_0_1/system_bd_ilmb_bram_if_cntlr_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_lmb_bram_0_1/system_bd_lmb_bram_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_mdm_1_0_1/system_bd_mdm_1_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_rst_clk_wiz_1_100M_0_1/system_bd_rst_clk_wiz_1_100M_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_uartlite_0_0_1/system_bd_axi_uartlite_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/system_bd_axi_smc_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_0_1/system_bd_axi_bram_ctrl_0_1.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_0_2/system_bd_axi_bram_ctrl_0_2.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_1_0/system_bd_axi_bram_ctrl_1_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_1/system_bd_blk_mem_gen_0_1.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_2/system_bd_blk_mem_gen_0_2.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_3/system_bd_blk_mem_gen_0_3.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_2_0/system_bd_ecg_cnn_2_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Sat Oct 11 01:11:04 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 4082.547 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/utils_1/imports/synth_1/system_bd_wrapper.dcp with file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/synth_1/system_bd_wrapper.dcp
reset_run system_bd_microblaze_0_0_synth_1
reset_run system_bd_dlmb_v10_0_synth_1
reset_run system_bd_ilmb_v10_0_synth_1
reset_run system_bd_dlmb_bram_if_cntlr_0_synth_1
reset_run system_bd_ilmb_bram_if_cntlr_0_synth_1
reset_run system_bd_lmb_bram_0_synth_1
reset_run system_bd_mdm_1_0_synth_1
reset_run system_bd_clk_wiz_1_0_synth_1
reset_run system_bd_rst_clk_wiz_1_100M_0_synth_1
reset_run system_bd_axi_uartlite_0_0_synth_1
reset_run system_bd_axi_bram_ctrl_0_1_synth_1
reset_run system_bd_axi_bram_ctrl_0_2_synth_1
reset_run system_bd_axi_bram_ctrl_1_0_synth_1
reset_run system_bd_blk_mem_gen_0_1_synth_1
reset_run system_bd_blk_mem_gen_0_2_synth_1
reset_run system_bd_blk_mem_gen_0_3_synth_1
reset_run system_bd_ecg_cnn_2_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_bram_ctrl_0_1, cache-ID = 8adae988d989d1d1; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_bram_ctrl_0_2, cache-ID = 0fb4455aeecd3236; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_ecg_cnn_2_0, cache-ID = 7ad85ed1255a13b2; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_bram_ctrl_1_0, cache-ID = 49b5f641c68c5036; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_dlmb_v10_0, cache-ID = 945ebadb8b21eebd; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_smc_0, cache-ID = 349de585b06001a7; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_uartlite_0_0, cache-ID = 8a85ec081414b537; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_ilmb_bram_if_cntlr_0, cache-ID = 5a29d261f494cb09; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_blk_mem_gen_0_1, cache-ID = 09f15d399e58e4a5; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_lmb_bram_0, cache-ID = 85de71469f498a56; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_microblaze_0_0, cache-ID = a5eec0ba7a5b1168; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_blk_mem_gen_0_2, cache-ID = 711f46e14ea8f0cb; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_rst_clk_wiz_1_100M_0, cache-ID = 43a19701017b3ce4; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_blk_mem_gen_0_3, cache-ID = 6dde839fc4e1ac0f; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_clk_wiz_1_0, cache-ID = 603e2a44e4fc9b5f; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_ilmb_v10_0, cache-ID = 945ebadb8b21eebd; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_dlmb_bram_if_cntlr_0, cache-ID = 6e8d03fb607bfd93; cache size = 91.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_mdm_1_0, cache-ID = 625e3e1b3f2e2c46; cache size = 91.293 MB.
config_ip_cache: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 4082.547 ; gain = 0.000
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_microblaze_0_0/system_bd_microblaze_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_dlmb_v10_0_1/system_bd_dlmb_v10_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ilmb_v10_0_1/system_bd_ilmb_v10_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_dlmb_bram_if_cntlr_0_1/system_bd_dlmb_bram_if_cntlr_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ilmb_bram_if_cntlr_0_1/system_bd_ilmb_bram_if_cntlr_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_lmb_bram_0_1/system_bd_lmb_bram_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_mdm_1_0_1/system_bd_mdm_1_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_rst_clk_wiz_1_100M_0_1/system_bd_rst_clk_wiz_1_100M_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_uartlite_0_0_1/system_bd_axi_uartlite_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/system_bd_axi_smc_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_0_1/system_bd_axi_bram_ctrl_0_1.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_0_2/system_bd_axi_bram_ctrl_0_2.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_1_0/system_bd_axi_bram_ctrl_1_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_1/system_bd_blk_mem_gen_0_1.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_2/system_bd_blk_mem_gen_0_2.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_3/system_bd_blk_mem_gen_0_3.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_2_0/system_bd_ecg_cnn_2_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_microblaze_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_dlmb_v10_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_ilmb_v10_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_dlmb_bram_if_cntlr_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_ilmb_bram_if_cntlr_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_lmb_bram_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_mdm_1_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_clk_wiz_1_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_rst_clk_wiz_1_100M_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_axi_uartlite_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_axi_bram_ctrl_0_1_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_axi_bram_ctrl_0_2_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_axi_bram_ctrl_1_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_blk_mem_gen_0_1_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_blk_mem_gen_0_2_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_blk_mem_gen_0_3_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run system_bd_ecg_cnn_2_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_microblaze_0_0/system_bd_microblaze_0_0.xci' in run system_bd_microblaze_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_dlmb_v10_0_1/system_bd_dlmb_v10_0.xci' in run system_bd_dlmb_v10_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ilmb_v10_0_1/system_bd_ilmb_v10_0.xci' in run system_bd_ilmb_v10_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_dlmb_bram_if_cntlr_0_1/system_bd_dlmb_bram_if_cntlr_0.xci' in run system_bd_dlmb_bram_if_cntlr_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ilmb_bram_if_cntlr_0_1/system_bd_ilmb_bram_if_cntlr_0.xci' in run system_bd_ilmb_bram_if_cntlr_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_lmb_bram_0_1/system_bd_lmb_bram_0.xci' in run system_bd_lmb_bram_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_mdm_1_0_1/system_bd_mdm_1_0.xci' in run system_bd_mdm_1_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0.xci' in run system_bd_clk_wiz_1_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_rst_clk_wiz_1_100M_0_1/system_bd_rst_clk_wiz_1_100M_0.xci' in run system_bd_rst_clk_wiz_1_100M_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_uartlite_0_0_1/system_bd_axi_uartlite_0_0.xci' in run system_bd_axi_uartlite_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_0_1/system_bd_axi_bram_ctrl_0_1.xci' in run system_bd_axi_bram_ctrl_0_1_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_0_2/system_bd_axi_bram_ctrl_0_2.xci' in run system_bd_axi_bram_ctrl_0_2_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_1_0/system_bd_axi_bram_ctrl_1_0.xci' in run system_bd_axi_bram_ctrl_1_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_1/system_bd_blk_mem_gen_0_1.xci' in run system_bd_blk_mem_gen_0_1_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_2/system_bd_blk_mem_gen_0_2.xci' in run system_bd_blk_mem_gen_0_2_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_3/system_bd_blk_mem_gen_0_3.xci' in run system_bd_blk_mem_gen_0_3_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_2_0/system_bd_ecg_cnn_2_0.xci' in run system_bd_ecg_cnn_2_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Sat Oct 11 01:19:15 2025] Launched system_bd_microblaze_0_0_synth_1, system_bd_dlmb_v10_0_synth_1, system_bd_ilmb_v10_0_synth_1, system_bd_dlmb_bram_if_cntlr_0_synth_1, system_bd_ilmb_bram_if_cntlr_0_synth_1, system_bd_lmb_bram_0_synth_1, system_bd_mdm_1_0_synth_1, system_bd_clk_wiz_1_0_synth_1, system_bd_rst_clk_wiz_1_100M_0_synth_1, system_bd_axi_uartlite_0_0_synth_1, system_bd_axi_bram_ctrl_0_1_synth_1, system_bd_axi_bram_ctrl_0_2_synth_1, system_bd_axi_bram_ctrl_1_0_synth_1, system_bd_blk_mem_gen_0_1_synth_1, system_bd_blk_mem_gen_0_2_synth_1, system_bd_blk_mem_gen_0_3_synth_1, system_bd_ecg_cnn_2_0_synth_1, synth_1...
Run output will be captured here:
system_bd_microblaze_0_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_microblaze_0_0_synth_1/runme.log
system_bd_dlmb_v10_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_dlmb_v10_0_synth_1/runme.log
system_bd_ilmb_v10_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_ilmb_v10_0_synth_1/runme.log
system_bd_dlmb_bram_if_cntlr_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_dlmb_bram_if_cntlr_0_synth_1/runme.log
system_bd_ilmb_bram_if_cntlr_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_ilmb_bram_if_cntlr_0_synth_1/runme.log
system_bd_lmb_bram_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_lmb_bram_0_synth_1/runme.log
system_bd_mdm_1_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_mdm_1_0_synth_1/runme.log
system_bd_clk_wiz_1_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_clk_wiz_1_0_synth_1/runme.log
system_bd_rst_clk_wiz_1_100M_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_rst_clk_wiz_1_100M_0_synth_1/runme.log
system_bd_axi_uartlite_0_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_uartlite_0_0_synth_1/runme.log
system_bd_axi_bram_ctrl_0_1_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_bram_ctrl_0_1_synth_1/runme.log
system_bd_axi_bram_ctrl_0_2_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_bram_ctrl_0_2_synth_1/runme.log
system_bd_axi_bram_ctrl_1_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_bram_ctrl_1_0_synth_1/runme.log
system_bd_blk_mem_gen_0_1_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_blk_mem_gen_0_1_synth_1/runme.log
system_bd_blk_mem_gen_0_2_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_blk_mem_gen_0_2_synth_1/runme.log
system_bd_blk_mem_gen_0_3_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_blk_mem_gen_0_3_synth_1/runme.log
system_bd_ecg_cnn_2_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_ecg_cnn_2_0_synth_1/runme.log
synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/synth_1/runme.log
[Sat Oct 11 01:19:18 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 4082.547 ; gain = 0.000
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc702\1.4\board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.4\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4082.547 ; gain = 0.000
report_ip_status -name ip_status 
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4082.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 4082.547 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4082.547 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4082.547 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4082.547 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4082.547 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.581 . Memory (MB): peak = 4082.547 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4082.547 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4082.547 ; gain = 0.000
Generating merged BMM file for the design top 'system_bd_wrapper'...
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4082.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 418 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 94 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 267 instances
  RAM64X1S => RAM64X1S (RAMS64E): 48 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 4082.547 ; gain = 0.000
open_report: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4082.547 ; gain = 0.000
upgrade_ip [get_ips  {ecg_cnn_component system_bd_ilmb_v10_0 system_bd_axi_bram_ctrl_0_1 system_bd_blk_mem_gen_0_3 system_bd_ecg_cnn_2_0 system_bd_dlmb_bram_if_cntlr_0 system_bd_ilmb_bram_if_cntlr_0 system_bd_axi_uartlite_0_0 system_bd_blk_mem_gen_0_1 system_bd_clk_wiz_1_0 system_bd_axi_smc_0 system_bd_lmb_bram_0 system_bd_microblaze_0_0 system_bd_axi_bram_ctrl_0_2 system_bd_blk_mem_gen_0_2 system_bd_axi_bram_ctrl_1_0 system_bd_rst_clk_wiz_1_100M_0 system_bd_dlmb_v10_0 system_bd_mdm_1_0}] -log ip_upgrade.log
Upgrading 'ecg_cnn_component'
INFO: [IP_Flow 19-3420] Updated ecg_cnn_component to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ecg_cnn_component'...
Upgrading 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd'
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3420] Updated system_bd_axi_bram_ctrl_0_1 to use current project options
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_0_2: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_0_2: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_0_2: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_0_2: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3420] Updated system_bd_axi_bram_ctrl_0_2 to use current project options
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3420] Updated system_bd_axi_bram_ctrl_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_bd_axi_smc_0 to use current project options
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
INFO: [IP_Flow 19-3420] Updated system_bd_axi_uartlite_0_0 to use current project options
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
INFO: [IP_Flow 19-3420] Updated system_bd_blk_mem_gen_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_bd_blk_mem_gen_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_bd_blk_mem_gen_0_3 to use current project options
INFO: [IP_Flow 19-3420] Updated system_bd_clk_wiz_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_bd_dlmb_bram_if_cntlr_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_bd_dlmb_v10_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_bd_ecg_cnn_2_0 to use current project options
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
INFO: [IP_Flow 19-3420] Updated system_bd_ilmb_bram_if_cntlr_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_bd_ilmb_v10_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_bd_lmb_bram_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_bd_mdm_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_bd_microblaze_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_bd_rst_clk_wiz_1_100M_0 to use current project options
Wrote  : <C:\Users\oussk\Downloads\ecg_cnn_nexys_project\hw\ecg_cnn_nexys_bd\ecg_cnn_bd.srcs\sources_1\bd\system_bd\system_bd.bd> 
Wrote  : <C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ui/bd_c6d0cb12.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 4296.785 ; gain = 25.801
export_ip_user_files -of_objects [get_ips {ecg_cnn_component system_bd_ilmb_v10_0 system_bd_axi_bram_ctrl_0_1 system_bd_blk_mem_gen_0_3 system_bd_ecg_cnn_2_0 system_bd_dlmb_bram_if_cntlr_0 system_bd_ilmb_bram_if_cntlr_0 system_bd_axi_uartlite_0_0 system_bd_blk_mem_gen_0_1 system_bd_clk_wiz_1_0 system_bd_axi_smc_0 system_bd_lmb_bram_0 system_bd_microblaze_0_0 system_bd_axi_bram_ctrl_0_2 system_bd_blk_mem_gen_0_2 system_bd_axi_bram_ctrl_1_0 system_bd_rst_clk_wiz_1_100M_0 system_bd_dlmb_v10_0 system_bd_mdm_1_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/utils_1/imports/synth_1/system_bd_wrapper.dcp with file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/synth_1/system_bd_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_8000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4061_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_bd_axi_smc_0: SmartConnect system_bd_axi_smc_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4296.785 ; gain = 0.000
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4296.785 ; gain = 0.000
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_2: PORT /axi_bram_ctrl_2/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_2: PORT /axi_bram_ctrl_2/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\oussk\Downloads\ecg_cnn_nexys_project\hw\ecg_cnn_nexys_bd\ecg_cnn_bd.srcs\sources_1\bd\system_bd\system_bd.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/sim/system_bd.vhd
VHDL Output written to : c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hdl/system_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_uartlite_0_0_1/system_bd_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/bd_0/hw_handoff/system_bd_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/bd_0/synth/system_bd_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ecg_cnn_2 .
Exporting to file c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hw_handoff/system_bd.hwh
Generated Hardware Definition File c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.hwdef
[Sat Oct 11 01:34:39 2025] Launched system_bd_microblaze_0_0_synth_1, system_bd_dlmb_v10_0_synth_1, system_bd_ilmb_v10_0_synth_1, system_bd_dlmb_bram_if_cntlr_0_synth_1, system_bd_ilmb_bram_if_cntlr_0_synth_1, system_bd_lmb_bram_0_synth_1, system_bd_rst_clk_wiz_1_100M_0_synth_1, system_bd_blk_mem_gen_0_1_synth_1, system_bd_clk_wiz_1_0_synth_1, system_bd_blk_mem_gen_0_2_synth_1, system_bd_axi_bram_ctrl_0_2_synth_1, system_bd_mdm_1_0_synth_1, system_bd_axi_bram_ctrl_1_0_synth_1, system_bd_axi_bram_ctrl_0_1_synth_1, system_bd_ecg_cnn_2_0_synth_1, system_bd_blk_mem_gen_0_3_synth_1, system_bd_axi_uartlite_0_0_synth_1, system_bd_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
system_bd_microblaze_0_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_microblaze_0_0_synth_1/runme.log
system_bd_dlmb_v10_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_dlmb_v10_0_synth_1/runme.log
system_bd_ilmb_v10_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_ilmb_v10_0_synth_1/runme.log
system_bd_dlmb_bram_if_cntlr_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_dlmb_bram_if_cntlr_0_synth_1/runme.log
system_bd_ilmb_bram_if_cntlr_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_ilmb_bram_if_cntlr_0_synth_1/runme.log
system_bd_lmb_bram_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_lmb_bram_0_synth_1/runme.log
system_bd_rst_clk_wiz_1_100M_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_rst_clk_wiz_1_100M_0_synth_1/runme.log
system_bd_blk_mem_gen_0_1_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_blk_mem_gen_0_1_synth_1/runme.log
system_bd_clk_wiz_1_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_clk_wiz_1_0_synth_1/runme.log
system_bd_blk_mem_gen_0_2_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_blk_mem_gen_0_2_synth_1/runme.log
system_bd_axi_bram_ctrl_0_2_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_bram_ctrl_0_2_synth_1/runme.log
system_bd_mdm_1_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_mdm_1_0_synth_1/runme.log
system_bd_axi_bram_ctrl_1_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_bram_ctrl_1_0_synth_1/runme.log
system_bd_axi_bram_ctrl_0_1_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_bram_ctrl_0_1_synth_1/runme.log
system_bd_ecg_cnn_2_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_ecg_cnn_2_0_synth_1/runme.log
system_bd_blk_mem_gen_0_3_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_blk_mem_gen_0_3_synth_1/runme.log
system_bd_axi_uartlite_0_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_uartlite_0_0_synth_1/runme.log
system_bd_axi_smc_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_smc_0_synth_1/runme.log
synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/synth_1/runme.log
[Sat Oct 11 01:34:41 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 4296.785 ; gain = 0.000
file mkdir C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/bitstream
write_hw_platform -fixed -include_bit -force -file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/bitstream/ecg_cnn_nexys.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/bitstream/ecg_cnn_nexys.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/bitstream/ecg_cnn_nexys.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/2025.1/Vivado/data/embeddedsw) loading 1 seconds
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 4296.785 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {2} \
] [get_bd_cells axi_gpio_0]
set_property location {4 1813 219} [get_bd_cells axi_gpio_0]
set_property location {4 2185 425} [get_bd_cells axi_gpio_0]
set_property location {4 2226 441} [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins axi_gpio_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_0/GPIO
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
startgroup
set_property CONFIG.NUM_SI {5} [get_bd_cells axi_smc]
endgroup
startgroup
set_property CONFIG.NUM_MI {6} [get_bd_cells axi_smc]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins axi_smc/M05_AXI]
save_bd_design
Wrote  : <C:\Users\oussk\Downloads\ecg_cnn_nexys_project\hw\ecg_cnn_nexys_bd\ecg_cnn_bd.srcs\sources_1\bd\system_bd\system_bd.bd> 
Wrote  : <C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ui/bd_c6d0cb12.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/utils_1/imports/synth_1/system_bd_wrapper.dcp with file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/synth_1/system_bd_wrapper.dcp
reset_run system_bd_axi_smc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </ecg_cnn_2/Data_m_axi_OUTPUT_r>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </ecg_cnn_2/Data_m_axi_INPUT_r>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </ecg_cnn_2/Data_m_axi_WEIGHTS>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] system_bd_axi_smc_0: The device(s) attached to /M05_AXI do not share a common clock domain with this smartconnect instance. Modify the clock domain values of the attached device(s) or re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /M05_AXI to prevent further clock DRC violations.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_8000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4061_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_bd_axi_smc_0: SmartConnect system_bd_axi_smc_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4296.785 ; gain = 0.000
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4296.785 ; gain = 0.000
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_gpio_0/s_axi_aresetn (associated clock /axi_gpio_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_2: PORT /axi_bram_ctrl_2/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_2: PORT /axi_bram_ctrl_2/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_gpio_0/S_AXI(system_bd_clk_100MHz) and /axi_smc/M05_AXI(/clk_wiz_1_clk_out1)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
assign_bd_address -target_address_space /ecg_cnn_2/Data_m_axi_WEIGHTS [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/ecg_cnn_2/Data_m_axi_WEIGHTS' at <0x0001_0000 [ 64K ]>.
assign_bd_address -target_address_space /ecg_cnn_2/Data_m_axi_OUTPUT_r [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/ecg_cnn_2/Data_m_axi_OUTPUT_r' at <0x0001_0000 [ 64K ]>.
assign_bd_address -target_address_space /ecg_cnn_2/Data_m_axi_INPUT_r [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/ecg_cnn_2/Data_m_axi_INPUT_r' at <0x0001_0000 [ 64K ]>.
assign_bd_address -target_address_space /microblaze_0/Data [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x0001_0000 [ 64K ]>.
startgroup
exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Data/SEG_axi_gpio_0_Reg]
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /microblaze_0/Data.
endgroup
startgroup
include_bd_addr_seg [get_bd_addr_segs -excluded microblaze_0/Data/SEG_axi_gpio_0_Reg]
Including slave segment </axi_gpio_0/S_AXI/Reg> into address space </microblaze_0/Data>.
endgroup
startgroup
exclude_bd_addr_seg [get_bd_addr_segs ecg_cnn_2/Data_m_axi_WEIGHTS/SEG_axi_gpio_0_Reg]
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
endgroup
startgroup
exclude_bd_addr_seg [get_bd_addr_segs ecg_cnn_2/Data_m_axi_INPUT_r/SEG_axi_bram_ctrl_1_Mem0]
Excluding slave segment /axi_bram_ctrl_1/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
exclude_bd_addr_seg [get_bd_addr_segs ecg_cnn_2/Data_m_axi_INPUT_r/SEG_axi_bram_ctrl_2_Mem0]
Excluding slave segment /axi_bram_ctrl_2/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
exclude_bd_addr_seg [get_bd_addr_segs ecg_cnn_2/Data_m_axi_INPUT_r/SEG_axi_gpio_0_Reg]
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
endgroup
startgroup
exclude_bd_addr_seg [get_bd_addr_segs ecg_cnn_2/Data_m_axi_OUTPUT_r/SEG_axi_bram_ctrl_0_Mem0]
Excluding slave segment /axi_bram_ctrl_0/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
exclude_bd_addr_seg [get_bd_addr_segs ecg_cnn_2/Data_m_axi_OUTPUT_r/SEG_axi_bram_ctrl_1_Mem0]
Excluding slave segment /axi_bram_ctrl_1/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
exclude_bd_addr_seg [get_bd_addr_segs ecg_cnn_2/Data_m_axi_OUTPUT_r/SEG_axi_gpio_0_Reg]
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
endgroup
startgroup
exclude_bd_addr_seg [get_bd_addr_segs ecg_cnn_2/Data_m_axi_WEIGHTS/SEG_axi_bram_ctrl_0_Mem0]
Excluding slave segment /axi_bram_ctrl_0/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
exclude_bd_addr_seg [get_bd_addr_segs ecg_cnn_2/Data_m_axi_WEIGHTS/SEG_axi_bram_ctrl_2_Mem0]
Excluding slave segment /axi_bram_ctrl_2/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
endgroup
validate_bd_design
Excluding slave segment /axi_bram_ctrl_0/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_bram_ctrl_0/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
Excluding slave segment /axi_bram_ctrl_1/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_bram_ctrl_1/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_bram_ctrl_2/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_bram_ctrl_2/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] system_bd_axi_smc_0: The device(s) attached to /M05_AXI do not share a common clock domain with this smartconnect instance. Modify the clock domain values of the attached device(s) or re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /M05_AXI to prevent further clock DRC violations.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_8000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4061_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0001_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_bd_axi_smc_0: SmartConnect system_bd_axi_smc_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4296.785 ; gain = 0.000
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4296.785 ; gain = 0.000
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_gpio_0/s_axi_aresetn (associated clock /axi_gpio_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_2: PORT /axi_bram_ctrl_2/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_gpio_0/S_AXI(system_bd_clk_100MHz) and /axi_smc/M05_AXI(/clk_wiz_1_clk_out1)
validate_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 4296.785 ; gain = 0.000
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets clk_100MHz_1]
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins clk_wiz_1/clk_in1]
delete_bd_objs [get_bd_nets clk_100MHz_1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets clk_100MHz_1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins clk_wiz_1/clk_in1]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins clk_wiz_1/clk_in1]'
validate_bd_design
Excluding slave segment /axi_bram_ctrl_0/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_bram_ctrl_0/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
Excluding slave segment /axi_bram_ctrl_1/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_bram_ctrl_1/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_bram_ctrl_2/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_bram_ctrl_2/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_8000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4061_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0001_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_bd_axi_smc_0: SmartConnect system_bd_axi_smc_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4296.785 ; gain = 0.000
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4296.785 ; gain = 0.000
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_2: PORT /axi_bram_ctrl_2/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 4296.785 ; gain = 0.000
set_property location {1.5 749 405} [get_bd_cells microblaze_0]
undo
INFO: [Common 17-17] undo 'set_property location {1.5 749 405} [get_bd_cells microblaze_0]'
save_bd_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Wrote  : <C:\Users\oussk\Downloads\ecg_cnn_nexys_project\hw\ecg_cnn_nexys_bd\ecg_cnn_bd.srcs\sources_1\bd\system_bd\system_bd.bd> 
Wrote  : <C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ui/bd_c6d0cb12.ui> 
INFO: [Common 17-344] 'save_bd_design' was cancelled
generate_target all [get_files  C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd]
INFO: [BD 41-1662] The design 'system_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/sim/system_bd.vhd
VHDL Output written to : c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hdl/system_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
Exporting to file c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/bd_0/hw_handoff/system_bd_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/bd_0/synth/system_bd_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hw_handoff/system_bd.hwh
Generated Hardware Definition File c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 4296.785 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_bd_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all system_bd_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all system_bd_axi_gpio_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd]
launch_runs system_bd_axi_gpio_0_0_synth_1 system_bd_axi_smc_0_synth_1 system_bd_dlmb_bram_if_cntlr_0_synth_1 -jobs 6
[Sat Oct 11 11:02:20 2025] Launched system_bd_axi_gpio_0_0_synth_1, system_bd_axi_smc_0_synth_1, system_bd_dlmb_bram_if_cntlr_0_synth_1...
Run output will be captured here:
system_bd_axi_gpio_0_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_gpio_0_0_synth_1/runme.log
system_bd_axi_smc_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_smc_0_synth_1/runme.log
system_bd_dlmb_bram_if_cntlr_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_dlmb_bram_if_cntlr_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.cache/compile_simlib/modelsim} {questa=C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.cache/compile_simlib/questa} {riviera=C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.cache/compile_simlib/riviera} {activehdl=C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd] -directory C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.ip_user_files -ipstatic_source_dir C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Oct 11 11:03:46 2025] Launched system_bd_dlmb_bram_if_cntlr_0_synth_1, system_bd_axi_smc_0_synth_1, system_bd_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
system_bd_dlmb_bram_if_cntlr_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_dlmb_bram_if_cntlr_0_synth_1/runme.log
system_bd_axi_smc_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_smc_0_synth_1/runme.log
system_bd_axi_gpio_0_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_gpio_0_0_synth_1/runme.log
synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/synth_1/runme.log
[Sat Oct 11 11:03:46 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4296.785 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Oct 11 11:35:09 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Oct 11 11:35:55 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/impl_1/runme.log
startgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
] [get_bd_cells axi_gpio_0]
endgroup
validate_bd_design
Excluding slave segment /axi_bram_ctrl_0/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_bram_ctrl_0/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
Excluding slave segment /axi_bram_ctrl_1/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_bram_ctrl_1/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_bram_ctrl_2/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_bram_ctrl_2/S_AXI/Mem0 from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_8000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4061_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0001_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_bd_axi_smc_0: SmartConnect system_bd_axi_smc_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4296.785 ; gain = 0.000
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4296.785 ; gain = 0.000
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_2: PORT /axi_bram_ctrl_2/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 4296.785 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\oussk\Downloads\ecg_cnn_nexys_project\hw\ecg_cnn_nexys_bd\ecg_cnn_bd.srcs\sources_1\bd\system_bd\system_bd.bd> 
Wrote  : <C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/ui/bd_c6d0cb12.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/utils_1/imports/synth_1/system_bd_wrapper.dcp with file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/synth_1/system_bd_wrapper.dcp
reset_run system_bd_axi_smc_0_synth_1
reset_run system_bd_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'system_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/sim/system_bd.vhd
VHDL Output written to : c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hdl/system_bd_wrapper.vhd
Exporting to file c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/bd_0/hw_handoff/system_bd_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/bd_0/synth/system_bd_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hw_handoff/system_bd.hwh
Generated Hardware Definition File c:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_smc_0, cache-ID = 9e593dea195d2c75; cache size = 210.802 MB.
config_ip_cache: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4327.762 ; gain = 30.977
[Sat Oct 11 11:46:02 2025] Launched system_bd_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
system_bd_axi_gpio_0_0_synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/system_bd_axi_gpio_0_0_synth_1/runme.log
synth_1: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/synth_1/runme.log
[Sat Oct 11 11:46:03 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4327.762 ; gain = 30.977
open_bd_design {C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd}
startgroup
endgroup
generate_target all [get_files  C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'system_bd' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd]
export_simulation -lib_map_path [list {modelsim=C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.cache/compile_simlib/modelsim} {questa=C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.cache/compile_simlib/questa} {riviera=C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.cache/compile_simlib/riviera} {activehdl=C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd] -directory C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.ip_user_files -ipstatic_source_dir C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.srcs/utils_1/imports/synth_1/system_bd_wrapper.dcp with file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/synth_1/system_bd_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Oct 11 12:21:13 2025] Launched synth_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/synth_1/runme.log
[Sat Oct 11 12:21:13 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/ecg_cnn_nexys_bd/ecg_cnn_bd.runs/impl_1/runme.log
open_hw_manager
write_hw_platform -fixed -include_bit -force -file C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/bitstream/ecg_nexys.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/bitstream/ecg_nexys.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/oussk/Downloads/ecg_cnn_nexys_project/hw/bitstream/ecg_nexys.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 11 13:13:39 2025...
