// Seed: 171793304
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    output uwire id_6
);
  wire id_8;
  module_0(
      id_8, id_8
  );
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    access,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    module_2
);
  output wire id_31;
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_32;
  nor (
      id_28,
      id_16,
      id_24,
      id_6,
      id_18,
      id_20,
      id_4,
      id_17,
      id_7,
      id_14,
      id_27,
      id_9,
      id_11,
      id_8,
      id_29,
      id_19,
      id_32,
      id_5,
      id_25
  );
  module_0(
      id_6, id_16
  );
endmodule
