INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/add3_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3_test
