/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [15:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [19:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [4:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[65] | in_data[20]) & in_data[95]);
  assign celloutsig_0_32z = ~((celloutsig_0_24z[0] | celloutsig_0_0z) & in_data[33]);
  assign celloutsig_0_33z = ~((celloutsig_0_23z[3] | celloutsig_0_22z[3]) & celloutsig_0_31z);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_0z) & celloutsig_1_3z);
  assign celloutsig_1_6z = ~((celloutsig_1_1z | celloutsig_1_2z) & celloutsig_1_1z);
  assign celloutsig_0_9z = ~((celloutsig_0_2z | celloutsig_0_5z) & celloutsig_0_7z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_13z = ~((celloutsig_0_6z | celloutsig_0_4z) & celloutsig_0_8z);
  assign celloutsig_0_14z = ~((celloutsig_0_13z | celloutsig_0_0z) & celloutsig_0_6z);
  assign celloutsig_0_20z = ~((celloutsig_0_5z | celloutsig_0_10z) & celloutsig_0_2z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_1z) & in_data[86]);
  assign celloutsig_0_26z = ~((celloutsig_0_15z | celloutsig_0_17z) & celloutsig_0_7z);
  reg [15:0] _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 16'h0000;
    else _15_ <= { celloutsig_0_18z[13:1], celloutsig_0_31z, celloutsig_0_5z, celloutsig_0_13z };
  assign { _01_[15:4], _00_, _01_[2:0] } = _15_;
  reg [9:0] _16_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 10'h000;
    else _16_ <= { in_data[83:78], celloutsig_0_52z, celloutsig_0_10z, celloutsig_0_41z, celloutsig_0_1z };
  assign out_data[41:32] = _16_;
  assign celloutsig_0_35z = { celloutsig_0_33z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_33z } % { 1'h1, celloutsig_0_18z[1], celloutsig_0_32z, celloutsig_0_5z };
  assign celloutsig_0_45z = { celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_8z, celloutsig_0_6z } % { 1'h1, celloutsig_0_23z[1:0], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_9z = { in_data[141:132], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z } % { 1'h1, in_data[106:102], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, celloutsig_1_7z, in_data[96] };
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_3z } % { 1'h1, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_12z = { in_data[34:32], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_11z } % { 1'h1, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_9z } % { 1'h1, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, in_data[7], celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_8z } % { 1'h1, celloutsig_0_12z[1], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_22z = { celloutsig_0_18z[13:11], celloutsig_0_7z, celloutsig_0_13z } % { 1'h1, celloutsig_0_18z[6:3] };
  assign celloutsig_0_23z = celloutsig_0_18z[8:5] % { 1'h1, celloutsig_0_22z[3:1] };
  assign celloutsig_0_24z = { celloutsig_0_22z[4:1], celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_21z } % { 1'h1, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_19z };
  assign celloutsig_0_29z = ^ { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_23z };
  assign celloutsig_0_31z = ^ { celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_0_41z = ^ { _01_[15], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_36z };
  assign celloutsig_0_52z = ^ { celloutsig_0_35z[2:1], celloutsig_0_6z, celloutsig_0_45z, celloutsig_0_20z };
  assign celloutsig_0_6z = ^ { in_data[59], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_75z = ^ { out_data[40:39], celloutsig_0_12z };
  assign celloutsig_1_1z = ^ in_data[140:138];
  assign celloutsig_1_4z = ^ { in_data[185:175], celloutsig_1_0z };
  assign celloutsig_1_8z = ^ { in_data[129:120], celloutsig_1_6z };
  assign celloutsig_1_18z = ^ { celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_10z = ^ { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_11z = ^ { in_data[41:33], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_16z = ^ { in_data[47:45], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_25z = ^ in_data[57:43];
  assign celloutsig_0_30z = ~((celloutsig_0_29z & celloutsig_0_26z) | (celloutsig_0_23z[2] & celloutsig_0_5z));
  assign celloutsig_0_3z = ~((celloutsig_0_2z & in_data[86]) | (celloutsig_0_1z & in_data[61]));
  assign celloutsig_0_36z = ~((celloutsig_0_9z & celloutsig_0_30z) | (celloutsig_0_29z & celloutsig_0_11z));
  assign celloutsig_0_5z = ~((celloutsig_0_3z & celloutsig_0_4z) | (celloutsig_0_2z & celloutsig_0_1z));
  assign celloutsig_1_0z = ~((in_data[153] & in_data[168]) | (in_data[127] & in_data[117]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | (celloutsig_1_0z & in_data[181]));
  assign celloutsig_0_7z = ~((celloutsig_0_2z & celloutsig_0_5z) | (celloutsig_0_5z & celloutsig_0_5z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_1z) | (celloutsig_1_2z & in_data[173]));
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_6z) | (celloutsig_1_3z & celloutsig_1_0z));
  assign celloutsig_1_11z = ~((celloutsig_1_0z & celloutsig_1_5z) | (in_data[100] & celloutsig_1_9z[13]));
  assign celloutsig_1_12z = ~((celloutsig_1_4z & celloutsig_1_10z[0]) | (in_data[103] & celloutsig_1_6z));
  assign celloutsig_0_8z = ~((celloutsig_0_4z & celloutsig_0_6z) | (celloutsig_0_3z & celloutsig_0_4z));
  assign celloutsig_1_19z = ~((celloutsig_1_14z[0] & celloutsig_1_4z) | (celloutsig_1_10z[1] & celloutsig_1_14z[5]));
  assign celloutsig_0_15z = ~((celloutsig_0_11z & celloutsig_0_13z) | (celloutsig_0_10z & celloutsig_0_7z));
  assign celloutsig_0_17z = ~((celloutsig_0_16z & celloutsig_0_0z) | (celloutsig_0_4z & celloutsig_0_10z));
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z };
endmodule
