ExecStartTime: 1713265229
Domain of the design: Unit Level Test
RegID: 23
timeout: 90
Device: 1GVTC
Strategy: delay
INFO: Created design: b_registered_input_to_output_new_primitive. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: b_registered_input_to_output_new_primitive
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/analysis/b_registered_input_to_output_new_primitive_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/analysis/b_registered_input_to_output_new_primitive_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/analysis/b_registered_input_to_output_new_primitive_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v' to AST representation.
Generating RTLIL representation for module `\b_registered_input_to_output_new_primitive'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top b_registered_input_to_output_new_primitive' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive

3.2. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "DSP38"
Dumping file port_info.json ...

End of script. Logfile hash: c3b3afead5, CPU: user 0.03s system 0.01s, MEM: 21.92 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 93% 4x read_verilog (0 sec), 5% 1x analyze (0 sec), ...
INFO: ANL: Design b_registered_input_to_output_new_primitive is analyzed
INFO: ANL: Top Modules: b_registered_input_to_output_new_primitive

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: b_registered_input_to_output_new_primitive
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/yosys -s b_registered_input_to_output_new_primitive.ys -l b_registered_input_to_output_new_primitive_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/yosys -s b_registered_input_to_output_new_primitive.ys -l b_registered_input_to_output_new_primitive_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `b_registered_input_to_output_new_primitive.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v' to AST representation.
Generating RTLIL representation for module `\b_registered_input_to_output_new_primitive'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive

3.2. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive

4.17.2. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.28. Executing CHECK pass (checking for obvious problems).
Checking module b_registered_input_to_output_new_primitive...
Found and reported 0 problems.

4.29. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.39. Executing FSM pass (extract and optimize FSM).

4.39.1. Executing FSM_DETECT pass (finding FSMs in design).

4.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.40. Executing WREDUCE pass (reducing word size of cells).

4.41. Executing PEEPOPT pass (run peephole optimizers).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.48. Executing OPT_SHARE pass.

4.49. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.57. Executing OPT_SHARE pass.

4.58. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.66. Executing OPT_SHARE pass.

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.71. Executing WREDUCE pass (reducing word size of cells).

4.72. Executing PEEPOPT pass (run peephole optimizers).

4.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.74. Executing DEMUXMAP pass.

4.75. Executing SPLITNETS pass (splitting up multi-bit signals).

4.76. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.77. Executing RS_DSP_MULTADD pass.

4.78. Executing WREDUCE pass (reducing word size of cells).

4.79. Executing RS_DSP_MACC pass.

4.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing RS_DSP_SIMD pass.

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.91. Executing rs_pack_dsp_regs pass.

4.92. Executing RS_DSP_IO_REGS pass.

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.95. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.96. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module b_registered_input_to_output_new_primitive:
  created 0 $alu and 0 $macc cells.

4.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.102. Executing OPT_SHARE pass.

4.103. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.106. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.107. Executing MEMORY pass.

4.107.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.107.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.107.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.107.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.107.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.107.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.107.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.107.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.107.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.107.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.108. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.109. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.113. Executing Rs_BRAM_Split pass.

4.114. Executing TECHMAP pass (map to technology primitives).

4.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.115. Executing TECHMAP pass (map to technology primitives).

4.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.116. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.122. Executing OPT_SHARE pass.

4.123. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.126. Executing PMUXTREE pass.

4.127. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.128. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.129. Executing TECHMAP pass (map to technology primitives).

4.129.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.129.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.129.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.130. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.136. Executing OPT_SHARE pass.

4.137. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.141. Executing TECHMAP pass (map to technology primitives).

4.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.141.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.142. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.148. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.164. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.168. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.169. Executing ABC pass (technology mapping using ABC).

4.169.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.169.2. Extracting gate netlist of module `\b_registered_input_to_output_new_primitive' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.173. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.175. Executing OPT_SHARE pass.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.177. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.179. Executing ABC pass (technology mapping using ABC).

4.179.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.179.2. Extracting gate netlist of module `\b_registered_input_to_output_new_primitive' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.183. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.185. Executing OPT_SHARE pass.

4.186. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.189. Executing ABC pass (technology mapping using ABC).

4.189.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.189.2. Extracting gate netlist of module `\b_registered_input_to_output_new_primitive' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.192. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.193. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.195. Executing OPT_SHARE pass.

4.196. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.197. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.199. Executing ABC pass (technology mapping using ABC).

4.199.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.199.2. Extracting gate netlist of module `\b_registered_input_to_output_new_primitive' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.203. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.205. Executing OPT_SHARE pass.

4.206. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.207. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.209. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.213. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.215. Executing OPT_SHARE pass.

4.216. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.217. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.220. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.222. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.224. Executing OPT_SHARE pass.

4.225. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.231. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.233. Executing OPT_SHARE pass.

4.234. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.238. Executing BMUXMAP pass.

4.239. Executing DEMUXMAP pass.

4.240. Executing ABC pass (technology mapping using ABC).

4.240.1. Extracting gate netlist of module `\b_registered_input_to_output_new_primitive' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.242. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.244. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.245. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.246. Executing OPT_SHARE pass.

4.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.250. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.252. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.253. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.254. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.255. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.256. Executing OPT_SHARE pass.

4.257. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.258. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.259. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.263. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.265. Executing OPT_SHARE pass.

4.266. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.267. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.268. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.270. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.271. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.272. Executing RS_DFFSR_CONV pass.

4.273. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.274. Executing TECHMAP pass (map to technology primitives).

4.274.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.274.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.274.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~120 debug messages>

4.275. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.276. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.282. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.283. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.284. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.285. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.286. Executing OPT_SHARE pass.

4.287. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.288. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.290. Executing TECHMAP pass (map to technology primitives).

4.290.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.290.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.291. Executing ABC pass (technology mapping using ABC).

4.291.1. Extracting gate netlist of module `\b_registered_input_to_output_new_primitive' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.293. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.294. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.295. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.296. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.297. Executing OPT_SHARE pass.

4.298. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.299. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.301. Executing HIERARCHY pass (managing design hierarchy).

4.301.1. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive

4.301.2. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive
Removed 0 unused modules.

4.302. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.303. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.304. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-278.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:288.1-299.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:309.1-316.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:326.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-365.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:375.1-381.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:391.1-397.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:407.1-413.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:423.1-429.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:439.1-445.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:455.1-461.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:471.1-485.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:495.1-509.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:519.1-532.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:542.1-555.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:565.1-572.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:582.1-593.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:603.1-612.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:622.1-638.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:648.1-663.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:673.1-687.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:697.1-714.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:724.1-763.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:773.1-812.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:822.1-828.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:838.1-844.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:854.1-862.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:872.1-880.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:890.1-943.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:953.1-982.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:999.1-1004.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1012.1-1017.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1026.1-1032.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1040.1-1046.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1055.1-1061.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1070.1-1076.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1081.1-1131.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1136.1-1170.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1175.1-1221.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.305. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on b_registered_input_to_output_new_primitive.clk[0].

4.306. Executing TECHMAP pass (map to technology primitives).

4.306.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.306.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.307. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.308. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port b_registered_input_to_output_new_primitive.a using rs__I_BUF.
Mapping port b_registered_input_to_output_new_primitive.b using rs__I_BUF.
Mapping port b_registered_input_to_output_new_primitive.clk using rs__I_BUF.
Mapping port b_registered_input_to_output_new_primitive.dly_b using rs__O_BUF.
Mapping port b_registered_input_to_output_new_primitive.reset using rs__I_BUF.
Mapping port b_registered_input_to_output_new_primitive.z_out using rs__O_BUF.

4.309. Executing TECHMAP pass (map to technology primitives).

4.309.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.309.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~102 debug messages>

4.310. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                301
   Number of wire bits:            481
   Number of public wires:           6
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     CLK_BUF                         1
     DSP38                           1
     I_BUF                          40
     O_BUF                          56

4.311. Executing TECHMAP pass (map to technology primitives).

4.311.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.311.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.312. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..
Removed 0 unused cells and 288 unused wires.
<suppressed ~1 debug messages>

4.313. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                 13
   Number of wire bits:            193
   Number of public wires:           6
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     CLK_BUF                         1
     DSP38                           1
     I_BUF                          40
     O_BUF                          56

   Number of LUTs:                   0
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

4.314. Executing SPLITNETS pass (splitting up multi-bit signals).

4.315. Executing HIERARCHY pass (managing design hierarchy).

4.315.1. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive

4.315.2. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive
Removed 0 unused modules.

Dumping port properties into 'port_info.json' file.

5. Executing Verilog backend.
Dumping module `\b_registered_input_to_output_new_primitive'.

6. Executing BLIF backend.
After Adding wire

7. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_b_registered_input_to_output_new_primitive.
<suppressed ~1 debug messages>

8. Executing Verilog backend.
Dumping module `\b_registered_input_to_output_new_primitive'.

9. Executing BLIF backend.
Run Script

10. Executing Verilog backend.
Dumping module `\b_registered_input_to_output_new_primitive'.

11. Executing BLIF backend.

12. Executing Verilog backend.
Dumping module `\fabric_b_registered_input_to_output_new_primitive'.

13. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 3848a1ff83, CPU: user 0.62s system 0.05s, MEM: 23.34 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 36% 44x read_verilog (0 sec), 21% 8x write_verilog (0 sec), ...
INFO: SYN: Design b_registered_input_to_output_new_primitive is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: b_registered_input_to_output_new_primitive
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  --top-module co_sim_b_registered_input_to_output_new_primitive -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/b_registered_input_to_output_new_primitive_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v:90:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                            : ... Suggest add newline.
   90 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.023
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:41:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                           : ... Suggest add newline.
   41 | endmodule
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:195:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  195 |             mult_a <= COEFF_3;
      |                    ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:196:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  196 |             mult_b <= b_int;
      |                    ^~
make: Warning: File `Vco_sim_b_registered_input_to_output_new_primitive__ver.d' has modification time 4.5 s in the future
verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/simulate_gate/obj_dir'
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_b_registered_input_to_output_new_primitive.cpp Vco_sim_b_registered_input_to_output_new_primitive___024root__DepSet_hd837b0dd__0.cpp Vco_sim_b_registered_input_to_output_new_primitive___024root__DepSet_h0a8e0242__0.cpp Vco_sim_b_registered_input_to_output_new_primitive__main.cpp Vco_sim_b_registered_input_to_output_new_primitive__Trace__0.cpp Vco_sim_b_registered_input_to_output_new_primitive___024root__Slow.cpp Vco_sim_b_registered_input_to_output_new_primitive___024root__DepSet_hd837b0dd__0__Slow.cpp Vco_sim_b_registered_input_to_output_new_primitive___024root__DepSet_h0a8e0242__0__Slow.cpp Vco_sim_b_registered_input_to_output_new_primitive__Syms.cpp Vco_sim_b_registered_input_to_output_new_primitive__Trace__0__Slow.cpp Vco_sim_b_registered_input_to_output_new_primitive__TraceDecls__0__Slow.cpp > Vco_sim_b_registered_input_to_output_new_primitive__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_b_registered_input_to_output_new_primitive__ALL.o Vco_sim_b_registered_input_to_output_new_primitive__ALL.cpp
echo "" > Vco_sim_b_registered_input_to_output_new_primitive__ALL.verilator_deplist.tmp
Archive ar -rcs Vco_sim_b_registered_input_to_output_new_primitive__ALL.a Vco_sim_b_registered_input_to_output_new_primitive__ALL.o
g++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vco_sim_b_registered_input_to_oumake: warning:  Clock skew detected.  Your build may be incomplete.
make: Warning: File `Vco_sim_b_registered_input_to_output_new_primitive__ALL.d' has modification time 4.2 s in the future
make: warning:  Clock skew detected.  Your build may be incomplete.
tput_new_primitive__ALL.a   -lz  -pthread -lpthread   -o Vco_sim_b_registered_input_to_output_new_primitive
rm Vco_sim_b_registered_input_to_output_new_primitive__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/simulate_gate/obj_dir'
Command: make -j -C obj_dir/ -f Vco_sim_b_registered_input_to_output_new_primitive.mk Vco_sim_b_registered_input_to_output_new_primitive
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/simulate_gate/obj_dir'
make: `Vco_sim_b_registered_input_to_output_new_primitive' is up to date.
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/simulate_gate/obj_dir'
Command: obj_dir/Vco_sim_b_registered_input_to_output_new_primitive


***Reset Test is applied***


                  10  Test stimulus is: a=0, b=0
Data Matched: Netlist: 0,  Expected output: 0, Time: 30000000


***Reset Test is ended***




***Directed Functionality Test is applied for z_out = z_out + a*b***


                  40  Test stimulus is: a=524287, b=131071
Data Matched: Netlist: 68718821377,  Expected output: 68718821377, Time: 60000000


***Directed Functionality Test for z_out = z_out + a*b is ended***




*** Random Functionality Tests with random inputs are applied for z_out = z_out + a*b***


                  80  Test stimulus is: a=422852, b=155036
Data Matched: Netlist: 65557282672,  Expected output: 65557282672, Time: 90000000
                 110  Test stimulus is: a=906498, b=188644
Data Matched: Netlist: 171005408712,  Expected output: 171005408712, Time: 120000000
                 140  Test stimulus is: a=492408, b=102076
Data Matched: Netlist: 50263039008,  Expected output: 50263039008, Time: 150000000
                 170  Test stimulus is: a=302774, b=65508
Data Matched: Netlist: 19834119192,  Expected output: 19834119192, Time: 180000000
                 200  Test stimulus is: a=1045431, b=29011
Data Matched: Netlist: 30328998741,  Expected output: 30328998741, Time: 210000000
                 230  Test stimulus is: a=923425, b=163297
Data Matched: Netlist: 150792532225,  Expected output: 150792532225, Time: 240000000
                 260  Test stimulus is: a=831429, b=258946
Data Matched: Netlist: 215295213834,  Expected output: 215295213834, Time: 270000000
                 290  Test stimulus is: a=130914, b=5685
Data Matched: Netlist: 744246090,  Expected output: 744246090, Time: 300000000
                 320  Test stimulus is: a=772370, b=109398
Data Matched: Netlist: 84495733260,  Expected output: 84495733260, Time: 330000000
                 350  Test stimulus is: a=146429, b=213492
Data Matched: Netlist: 31261420068,  Expected output: 31261420068, Time: 360000000
                 380  Test stimulus is: a=914747, b=85336
Data Matched: Netlist: 78060849992,  Expected output: 78060849992, Time: 390000000
                 410  Test stimulus is: a=984242, b=67676
Data Matched: Netlist: 66609561592,  Expected output: 66609561592, Time: 420000000
                 440  Test stimulus is: a=754974, b=214430
Data Matched: Netlist: 161889074820,  Expected output: 161889074820, Time: 450000000
                 470  Test stimulus is: a=563614, b=204014
Data Matched: Netlist: 114985146596,  Expected output: 114985146596, Time: 480000000
                 500  Test stimulus is: a=748304, b=229238
Data Matched: Netlist: 171539712352,  Expected output: 171539712352, Time: 510000000
                 530  Test stimulus is: a=60771, b=238272
Data Matched: Netlist: 14480027712,  Expected output: 14480027712, Time: 540000000
                 560  Test stimulus is: a=572189, b=200482
Data Matched: Netlist: 114713595098,  Expected output: 114713595098, Time: 570000000
                 590  Test stimulus is: a=233222, b=154497
Data Matched: Netlist: 36032099334,  Expected output: 36032099334, Time: 600000000
                 620  Test stimulus is: a=864867, b=49784
Data Matched: Netlist: 43056538728,  Expected output: 43056538728, Time: 630000000
                 650  Test stimulus is: a=179823, b=56014
Data Matched: Netlist: 10072605522,  Expected output: 10072605522, Time: 660000000
                 680  Test stimulus is: a=261879, b=72401
Data Matched: Netlist: 18960301479,  Expected output: 18960301479, Time: 690000000
                 710  Test stimulus is: a=635806, b=252023
Data Matched: Netlist: 160237735538,  Expected output: 160237735538, Time: 720000000
                 740  Test stimulus is: a=573806, b=3240
Data Matched: Netlist: 1859131440,  Expected output: 1859131440, Time: 750000000
                 770  Test stimulus is: a=582479, b=168123
Data Matched: Netlist: 97928116917,  Expected output: 97928116917, Time: 780000000
                 800  Test stimulus is: a=166292, b=208610
Data Matched: Netlist: 34690174120,  Expected output: 34690174120, Time: 810000000
                 830  Test stimulus is: a=1044838, b=6943
Data Matched: Netlist: 7254310234,  Expected output: 7254310234, Time: 840000000
                 860  Test stimulus is: a=307977, b=48355
Data Matched: Netlist: 14892227835,  Expected output: 14892227835, Time: 870000000
                 890  Test stimulus is: a=63007, b=110468
Data Matched: Netlist: 6960257276,  Expected output: 6960257276, Time: 900000000
                 920  Test stimulus is: a=14021, b=108083
Data Matched: Netlist: 1515431743,  Expected output: 1515431743, Time: 930000000
                 950  Test stimulus is: a=191051, b=138908
Data Matched: Netlist: 26538512308,  Expected output: 26538512308, Time: 960000000
                 980  Test stimulus is: a=567539, b=208073
Data Matched: Netlist: 118089542347,  Expected output: 118089542347, Time: 990000000
                1010  Test stimulus is: a=884461, b=91594
Data Matched: Netlist: 81011320834,  Expected output: 81011320834, Time: 1020000000
                1040  Test stimulus is: a=644445, b=78919
Data Matched: Netlist: 50858954955,  Expected output: 50858954955, Time: 1050000000
                1070  Test stimulus is: a=388388, b=111343
Data Matched: Netlist: 43244285084,  Expected output: 43244285084, Time: 1080000000
                1100  Test stimulus is: a=308393, b=55661
Data Matched: Netlist: 17165462773,  Expected output: 17165462773, Time: 1110000000
                1130  Test stimulus is: a=538425, b=170616
Data Matched: Netlist: 91863919800,  Expected output: 91863919800, Time: 1140000000
                1160  Test stimulus is: a=518378, b=211138
Data Matched: Netlist: 109449294164,  Expected output: 109449294164, Time: 1170000000
                1190  Test stimulus is: a=196948, b=149844
Data Matched: Netlist: 29511476112,  Expected output: 29511476112, Time: 1200000000
                1220  Test stimulus is: a=52003, b=250269
Data Matched: Netlist: 13014738807,  Expected output: 13014738807, Time: 1230000000
                1250  Test stimulus is: a=541619, b=32685
Data Matched: Netlist: 17702817015,  Expected output: 17702817015, Time: 1260000000
                1280  Test stimulus is: a=610517, b=97070
Data Matched: Netlist: 59262885190,  Expected output: 59262885190, Time: 1290000000
                1310  Test stimulus is: a=506063, b=242437
Data Matched: Netlist: 122688395531,  Expected output: 122688395531, Time: 1320000000
                1340  Test stimulus is: a=562647, b=132233
Data Matched: Netlist: 74400500751,  Expected output: 74400500751, Time: 1350000000
                1370  Test stimulus is: a=541430, b=40879
Data Matched: Netlist: 22133116970,  Expected output: 22133116970, Time: 1380000000
                1400  Test stimulus is: a=652783, b=10141
Data Matched: Netlist: 6619872403,  Expected output: 6619872403, Time: 1410000000
                1430  Test stimulus is: a=934719, b=52943
Data Matched: Netlist: 49486828017,  Expected output: 49486828017, Time: 1440000000
                1460  Test stimulus is: a=385834, b=58231
Data Matched: Netlist: 22467499654,  Expected output: 22467499654, Time: 1470000000
                1490  Test stimulus is: a=301722, b=165643
Data Matched: Netlist: 49978137246,  Expected output: 49978137246, Time: 1500000000
                1520  Test stimulus is: a=794451, b=17071
Data Matched: Netlist: 13562073021,  Expected output: 13562073021, Time: 1530000000
                1550  Test stimulus is: a=244108, b=176898
Data Matched: Netlist: 43182216984,  Expected output: 43182216984, Time: 1560000000
                1580  Test stimulus is: a=470011, b=5608
Data Matched: Netlist: 2635821688,  Expected output: 2635821688, Time: 1590000000
                1610  Test stimulus is: a=1038786, b=118237
Data Matched: Netlist: 122822940282,  Expected output: 122822940282, Time: 1620000000
                1640  Test stimulus is: a=541128, b=55396
Data Matched: Netlist: 29976326688,  Expected output: 29976326688, Time: 1650000000
                1670  Test stimulus is: a=435809, b=80613
Data Matched: Netlist: 35131870917,  Expected output: 35131870917, Time: 1680000000
                1700  Test stimulus is: a=646433, b=10227
Data Matched: Netlist: 6611070291,  Expected output: 6611070291, Time: 1710000000
                1730  Test stimulus is: a=66649, b=71925
Data Matched: Netlist: 4793729325,  Expected output: 4793729325, Time: 1740000000
                1760  Test stimulus is: a=5821, b=7038
Data Matched: Netlist: 40968198,  Expected output: 40968198, Time: 1770000000
                1790  Test stimulus is: a=665186, b=171978
Data Matched: Netlist: 114397357908,  Expected output: 114397357908, Time: 1800000000
                1820  Test stimulus is: a=663184, b=51013
Data Matched: Netlist: 33831005392,  Expected output: 33831005392, Time: 1830000000
                1850  Test stimulus is: a=122968, b=203536
Data Matched: Netlist: 25028414848,  Expected output: 25028414848, Time: 1860000000
                1880  Test stimulus is: a=1039968, b=883
Data Matched: Netlist: 918291744,  Expected output: 918291744, Time: 1890000000
                1910  Test stimulus is: a=1019132, b=115005
Data Matched: Netlist: 117205275660,  Expected output: 117205275660, Time: 1920000000
                1940  Test stimulus is: a=1025132, b=86798
Data Matched: Netlist: 88979407336,  Expected output: 88979407336, Time: 1950000000
                1970  Test stimulus is: a=236263, b=152119
Data Matched: Netlist: 35940091297,  Expected output: 35940091297, Time: 1980000000
                2000  Test stimulus is: a=503367, b=234304
Data Matched: Netlist: 117940901568,  Expected output: 117940901568, Time: 2010000000
                2030  Test stimulus is: a=346163, b=70428
Data Matched: Netlist: 24379567764,  Expected output: 24379567764, Time: 2040000000
                2060  Test stimulus is: a=465590, b=123607
Data Matched: Netlist: 57550183130,  Expected output: 57550183130, Time: 2070000000
                2090  Test stimulus is: a=320826, b=215655
Data Matched: Netlist: 69187731030,  Expected output: 69187731030, Time: 2100000000
                2120  Test stimulus is: a=390739, b=245380
Data Matched: Netlist: 95879535820,  Expected output: 95879535820, Time: 2130000000
                2150  Test stimulus is: a=911604, b=165604
Data Matched: Netlist: 150965268816,  Expected output: 150965268816, Time: 2160000000
                2180  Test stimulus is: a=293672, b=82791
Data Matched: Netlist: 24313398552,  Expected output: 24313398552, Time: 2190000000
                2210  Test stimulus is: a=1038485, b=42812
Data Matched: Netlist: 44459619820,  Expected output: 44459619820, Time: 2220000000
                2240  Test stimulus is: a=596836, b=16789
Data Matched: Netlist: 10020279604,  Expected output: 10020279604, Time: 2250000000
                2270  Test stimulus is: a=694154, b=214845
Data Matched: Netlist: 149135516130,  Expected output: 149135516130, Time: 2280000000
                2300  Test stimulus is: a=422015, b=14683
Data Matched: Netlist: 6196446245,  Expected output: 6196446245, Time: 2310000000
                2330  Test stimulus is: a=698588, b=183276
Data Matched: Netlist: 128034414288,  Expected output: 128034414288, Time: 2340000000
                2360  Test stimulus is: a=710342, b=196678
Data Matched: Netlist: 139708643876,  Expected output: 139708643876, Time: 2370000000
                2390  Test stimulus is: a=454777, b=252164
Data Matched: Netlist: 114678387428,  Expected output: 114678387428, Time: 2400000000
                2420  Test stimulus is: a=18644, b=182580
Data Matched: Netlist: 3404021520,  Expected output: 3404021520, Time: 2430000000
                2450  Test stimulus is: a=882365, b=154395
Data Matched: Netlist: 136232744175,  Expected output: 136232744175, Time: 2460000000
                2480  Test stimulus is: a=856834, b=227697
Data Matched: Netlist: 195098531298,  Expected output: 195098531298, Time: 2490000000
                2510  Test stimulus is: a=183891, b=45155
Data Matched: Netlist: 8303598105,  Expected output: 8303598105, Time: 2520000000
                2540  Test stimulus is: a=746718, b=76016
Data Matched: Netlist: 56762515488,  Expected output: 56762515488, Time: 2550000000
                2570  Test stimulus is: a=45060, b=89695
Data Matched: Netlist: 4041656700,  Expected output: 4041656700, Time: 2580000000
                2600  Test stimulus is: a=103672, b=44067
Data Matched: Netlist: 4568514024,  Expected output: 4568514024, Time: 2610000000
                2630  Test stimulus is: a=764800, b=31073
Data Matched: Netlist: 23764630400,  Expected output: 23764630400, Time: 2640000000
                2660  Test stimulus is: a=261985, b=49751
Data Matched: Netlist: 13034015735,  Expected output: 13034015735, Time: 2670000000
                2690  Test stimulus is: a=823506, b=27388
Data Matched: Netlist: 22554182328,  Expected output: 22554182328, Time: 2700000000
                2720  Test stimulus is: a=751292, b=243323
Data Matched: Netlist: 182806623316,  Expected output: 182806623316, Time: 2730000000
                2750  Test stimulus is: a=334641, b=138110
Data Matched: Netlist: 46217268510,  Expected output: 46217268510, Time: 2760000000
                2780  Test stimulus is: a=88813, b=129380
Data Matched: Netlist: 11490625940,  Expected output: 11490625940, Time: 2790000000
                2810  Test stimulus is: a=680916, b=87485
Data Matched: Netlist: 59569936260,  Expected output: 59569936260, Time: 2820000000
                2840  Test stimulus is: a=704788, b=55499
Data Matched: Netlist: 39115029212,  Expected output: 39115029212, Time: 2850000000
                2870  Test stimulus is: a=2763, b=144091
Data Matched: Netlist: 398123433,  Expected output: 398123433, Time: 2880000000
                2900  Test stimulus is: a=472041, b=66894
Data Matched: Netlist: 31576710654,  Expected output: 31576710654, Time: 2910000000
                2930  Test stimulus is: a=292388, b=227138
Data Matched: Netlist: 66412425544,  Expected output: 66412425544, Time: 2940000000
                2960  Test stimulus is: a=338951, b=161024
Data Matched: Netlist: 54579245824,  Expected output: 54579245824, Time: 2970000000
                2990  Test stimulus is: a=209366, b=58687
Data Matched: Netlist: 12287062442,  Expected output: 12287062442, Time: 3000000000
                3020  Test stimulus is: a=32057, b=187641
Data Matched: Netlist: 6015207537,  Expected output: 6015207537, Time: 3030000000
                3050  Test stimulus is: a=427223, b=253818
Data Matched: Netlist: 108436887414,  Expected output: 108436887414, Time: 3060000000
                3080  Test stimulus is: a=6774, b=63100
Data Matched: Netlist: 427439400,  Expected output: 427439400, Time: 3090000000
                3110  Test stimulus is: a=356418, b=211630
Data Matched: Netlist: 75428741340,  Expected output: 75428741340, Time: 3120000000
                3140  Test stimulus is: a=517238, b=95787
Data Matched: Netlist: 49544676306,  Expected output: 49544676306, Time: 3150000000
                3170  Test stimulus is: a=82215, b=226770
Data Matched: Netlist: 18643895550,  Expected output: 18643895550, Time: 3180000000
                3200  Test stimulus is: a=859810, b=156422
Data Matched: Netlist: 134493199820,  Expected output: 134493199820, Time: 3210000000
                3230  Test stimulus is: a=525577, b=166415
Data Matched: Netlist: 87463896455,  Expected output: 87463896455, Time: 3240000000
                3260  Test stimulus is: a=1003996, b=86756
Data Matched: Netlist: 87102676976,  Expected output: 87102676976, Time: 3270000000
                3290  Test stimulus is: a=419161, b=56185
Data Matched: Netlist: 23550560785,  Expected output: 23550560785, Time: 3300000000
                3320  Test stimulus is: a=420524, b=39552
Data Matched: Netlist: 16632565248,  Expected output: 16632565248, Time: 3330000000
                3350  Test stimulus is: a=214519, b=168170
Data Matched: Netlist: 36075660230,  Expected output: 36075660230, Time: 3360000000
                3380  Test stimulus is: a=492173, b=153519
Data Matched: Netlist: 75557906787,  Expected output: 75557906787, Time: 3390000000
                3410  Test stimulus is: a=194697, b=81680
Data Matched: Netlist: 15902850960,  Expected output: 15902850960, Time: 3420000000
                3440  Test stimulus is: a=431050, b=219590
Data Matched: Netlist: 94654269500,  Expected output: 94654269500, Time: 3450000000
                3470  Test stimulus is: a=290987, b=60024
Data Matched: Netlist: 17466203688,  Expected output: 17466203688, Time: 3480000000
                3500  Test stimulus is: a=813388, b=117239
Data Matched: Netlist: 95360795732,  Expected output: 95360795732, Time: 3510000000
                3530  Test stimulus is: a=649818, b=116820
Data Matched: Netlist: 75911738760,  Expected output: 75911738760, Time: 3540000000
                3560  Test stimulus is: a=523281, b=50121
Data Matched: Netlist: 26227367001,  Expected output: 26227367001, Time: 3570000000
                3590  Test stimulus is: a=625961, b=32272
Data Matched: Netlist: 20201013392,  Expected output: 20201013392, Time: 3600000000
                3620  Test stimulus is: a=828180, b=227697
Data Matched: Netlist: 188574101460,  Expected output: 188574101460, Time: 3630000000
                3650  Test stimulus is: a=988714, b=53041
Data Matched: Netlist: 52442379274,  Expected output: 52442379274, Time: 3660000000
                3680  Test stimulus is: a=435340, b=12774
Data Matched: Netlist: 5561033160,  Expected output: 5561033160, Time: 3690000000
                3710  Test stimulus is: a=548226, b=194694
Data Matched: Netlist: 106736312844,  Expected output: 106736312844, Time: 3720000000
                3740  Test stimulus is: a=816238, b=215257
Data Matched: Netlist: 175700943166,  Expected output: 175700943166, Time: 3750000000
                3770  Test stimulus is: a=379246, b=87949
Data Matched: Netlist: 33354306454,  Expected output: 33354306454, Time: 3780000000
                3800  Test stimulus is: a=360632, b=24660
Data Matched: Netlist: 8893185120,  Expected output: 8893185120, Time: 3810000000
                3830  Test stimulus is: a=885901, b=43625
Data Matched: Netlist: 38647431125,  Expected output: 38647431125, Time: 3840000000
                3860  Test stimulus is: a=383702, b=155246
Data Matched: Netlist: 59568200692,  Expected output: 59568200692, Time: 3870000000
                3890  Test stimulus is: a=146277, b=135858
Data Matched: Netlist: 19872900666,  Expected output: 19872900666, Time: 3900000000
                3920  Test stimulus is: a=433239, b=23118
Data Matched: Netlist: 10015619202,  Expected output: 10015619202, Time: 3930000000
                3950  Test stimulus is: a=321124, b=195737
Data Matched: Netlist: 62855848388,  Expected output: 62855848388, Time: 3960000000
                3980  Test stimulus is: a=839593, b=25920
Data Matched: Netlist: 21762250560,  Expected output: 21762250560, Time: 3990000000
                4010  Test stimulus is: a=255811, b=245418
Data Matched: Netlist: 62780623998,  Expected output: 62780623998, Time: 4020000000
                4040  Test stimulus is: a=695286, b=246759
Data Matched: Netlist: 171568078074,  Expected output: 171568078074, Time: 4050000000
                4070  Test stimulus is: a=990679, b=179234
Data Matched: Netlist: 177563359886,  Expected output: 177563359886, Time: 4080000000
                4100  Test stimulus is: a=82259, b=55942
Data Matched: Netlist: 4601732978,  Expected output: 4601732978, Time: 4110000000
                4130  Test stimulus is: a=467214, b=73700
Data Matched: Netlist: 34433671800,  Expected output: 34433671800, Time: 4140000000
                4160  Test stimulus is: a=947913, b=150592
Data Matched: Netlist: 142748114496,  Expected output: 142748114496, Time: 4170000000
                4190  Test stimulus is: a=268361, b=131571
Data Matched: Netlist: 35308525131,  Expected output: 35308525131, Time: 4200000000
                4220  Test stimulus is: a=424969, b=82168
Data Matched: Netlist: 34918852792,  Expected output: 34918852792, Time: 4230000000
                4250  Test stimulus is: a=61019, b=252310
Data Matched: Netlist: 15395703890,  Expected output: 15395703890, Time: 4260000000
                4280  Test stimulus is: a=349712, b=12162
Data Matched: Netlist: 4253197344,  Expected output: 4253197344, Time: 4290000000
                4310  Test stimulus is: a=747885, b=233694
Data Matched: Netlist: 174776237190,  Expected output: 174776237190, Time: 4320000000
                4340  Test stimulus is: a=11291, b=94080
Data Matched: Netlist: 1062257280,  Expected output: 1062257280, Time: 4350000000
                4370  Test stimulus is: a=310749, b=210235
Data Matched: Netlist: 65330316015,  Expected output: 65330316015, Time: 4380000000
                4400  Test stimulus is: a=331130, b=63647
Data Matched: Netlist: 21075431110,  Expected output: 21075431110, Time: 4410000000
                4430  Test stimulus is: a=192010, b=217016
Data Matched: Netlist: 41669242160,  Expected output: 41669242160, Time: 4440000000
                4460  Test stimulus is: a=454300, b=82131
Data Matched: Netlist: 37312113300,  Expected output: 37312113300, Time: 4470000000
                4490  Test stimulus is: a=850100, b=118857
Data Matched: Netlist: 101040335700,  Expected output: 101040335700, Time: 4500000000
                4520  Test stimulus is: a=770947, b=78812
Data Matched: Netlist: 60759874964,  Expected output: 60759874964, Time: 4530000000
                4550  Test stimulus is: a=465129, b=91990
Data Matched: Netlist: 42787216710,  Expected output: 42787216710, Time: 4560000000
                4580  Test stimulus is: a=505631, b=117599
Data Matched: Netlist: 59461699969,  Expected output: 59461699969, Time: 4590000000
                4610  Test stimulus is: a=367973, b=86924
Data Matched: Netlist: 31985685052,  Expected output: 31985685052, Time: 4620000000
                4640  Test stimulus is: a=844504, b=242669
Data Matched: Netlist: 204934941176,  Expected output: 204934941176, Time: 4650000000
                4670  Test stimulus is: a=72040, b=50201
Data Matched: Netlist: 3616480040,  Expected output: 3616480040, Time: 4680000000
                4700  Test stimulus is: a=228156, b=158917
Data Matched: Netlist: 36257867052,  Expected output: 36257867052, Time: 4710000000
                4730  Test stimulus is: a=851815, b=131619
Data Matched: Netlist: 112115038485,  Expected output: 112115038485, Time: 4740000000
                4760  Test stimulus is: a=364991, b=203009
Data Matched: Netlist: 74096457919,  Expected output: 74096457919, Time: 4770000000
                4790  Test stimulus is: a=596868, b=15683
Data Matched: Netlist: 9360680844,  Expected output: 9360680844, Time: 4800000000
                4820  Test stimulus is: a=723347, b=196899
Data Matched: Netlist: 142426300953,  Expected output: 142426300953, Time: 4830000000
                4850  Test stimulus is: a=1026587, b=18247
Data Matched: Netlist: 18732132989,  Expected output: 18732132989, Time: 4860000000
                4880  Test stimulus is: a=355048, b=20649
Data Matched: Netlist: 7331386152,  Expected output: 7331386152, Time: 4890000000
                4910  Test stimulus is: a=877418, b=132985
Data Matched: Netlist: 116683432730,  Expected output: 116683432730, Time: 4920000000
                4940  Test stimulus is: a=512154, b=47694
Data Matched: Netlist: 24426672876,  Expected output: 24426672876, Time: 4950000000
                4970  Test stimulus is: a=386035, b=73263
Data Matched: Netlist: 28282082205,  Expected output: 28282082205, Time: 4980000000
                5000  Test stimulus is: a=862505, b=146929
Data Matched: Netlist: 126726997145,  Expected output: 126726997145, Time: 5010000000
                5030  Test stimulus is: a=863872, b=260710
Data Matched: Netlist: 225220069120,  Expected output: 225220069120, Time: 5040000000
                5060  Test stimulus is: a=200361, b=45969
Data Matched: Netlist: 9210394809,  Expected output: 9210394809, Time: 5070000000
                5090  Test stimulus is: a=542817, b=250709
Data Matched: Netlist: 136089107253,  Expected output: 136089107253, Time: 5100000000
                5120  Test stimulus is: a=123362, b=35844
Data Matched: Netlist: 4421787528,  Expected output: 4421787528, Time: 5130000000
                5150  Test stimulus is: a=521862, b=226510
Data Matched: Netlist: 118206961620,  Expected output: 118206961620, Time: 5160000000
                5180  Test stimulus is: a=49383, b=108753
Data Matched: Netlist: 5370549399,  Expected output: 5370549399, Time: 5190000000
                5210  Test stimulus is: a=553115, b=98892
Data Matched: Netlist: 54698648580,  Expected output: 54698648580, Time: 5220000000
                5240  Test stimulus is: a=916862, b=55960
Data Matched: Netlist: 51307597520,  Expected output: 51307597520, Time: 5250000000
                5270  Test stimulus is: a=62573, b=68145
Data Matched: Netlist: 4264037085,  Expected output: 4264037085, Time: 5280000000
                5300  Test stimulus is: a=517508, b=44576
Data Matched: Netlist: 23068436608,  Expected output: 23068436608, Time: 5310000000
                5330  Test stimulus is: a=46391, b=39377
Data Matched: Netlist: 1826738407,  Expected output: 1826738407, Time: 5340000000
                5360  Test stimulus is: a=833803, b=60367
Data Matched: Netlist: 50334185701,  Expected output: 50334185701, Time: 5370000000
                5390  Test stimulus is: a=474327, b=63148
Data Matched: Netlist: 29952801396,  Expected output: 29952801396, Time: 5400000000
                5420  Test stimulus is: a=962336, b=250701
Data Matched: Netlist: 241258597536,  Expected output: 241258597536, Time: 5430000000
                5450  Test stimulus is: a=948936, b=147138
Data Matched: Netlist: 139624545168,  Expected output: 139624545168, Time: 5460000000
                5480  Test stimulus is: a=182492, b=226987
Data Matched: Netlist: 41423311604,  Expected output: 41423311604, Time: 5490000000
                5510  Test stimulus is: a=606906, b=144308
Data Matched: Netlist: 87581391048,  Expected output: 87581391048, Time: 5520000000
                5540  Test stimulus is: a=560582, b=106755
Data Matched: Netlist: 59844931410,  Expected output: 59844931410, Time: 5550000000
                5570  Test stimulus is: a=849172, b=148190
Data Matched: Netlist: 125838798680,  Expected output: 125838798680, Time: 5580000000
                5600  Test stimulus is: a=125262, b=193195
Data Matched: Netlist: 24199992090,  Expected output: 24199992090, Time: 5610000000
                5630  Test stimulus is: a=37961, b=74774
Data Matched: Netlist: 2838495814,  Expected output: 2838495814, Time: 5640000000
                5660  Test stimulus is: a=487980, b=158097
Data Matched: Netlist: 77148174060,  Expected output: 77148174060, Time: 5670000000
                5690  Test stimulus is: a=610245, b=159495
Data Matched: Netlist: 97331026275,  Expected output: 97331026275, Time: 5700000000
                5720  Test stimulus is: a=560792, b=143638
Data Matched: Netlist: 80551041296,  Expected output: 80551041296, Time: 5730000000
                5750  Test stimulus is: a=173718, b=17188
Data Matched: Netlist: 2985864984,  Expected output: 2985864984, Time: 5760000000
                5780  Test stimulus is: a=81536, b=247788
Data Matched: Netlist: 20203642368,  Expected output: 20203642368, Time: 5790000000
                5810  Test stimulus is: a=858108, b=160841
Data Matched: Netlist: 138018948828,  Expected output: 138018948828, Time: 5820000000
                5840  Test stimulus is: a=933746, b=39360
Data Matched: Netlist: 36752242560,  Expected output: 36752242560, Time: 5850000000
                5870  Test stimulus is: a=701108, b=55612
Data Matched: Netlist: 38990018096,  Expected output: 38990018096, Time: 5880000000
                5900  Test stimulus is: a=635669, b=141343
Data Matched: Netlist: 89847363467,  Expected output: 89847363467, Time: 5910000000
                5930  Test stimulus is: a=501133, b=219843
Data Matched: Netlist: 110170582119,  Expected output: 110170582119, Time: 5940000000
                5960  Test stimulus is: a=217204, b=239684
Data Matched: Netlist: 52060323536,  Expected output: 52060323536, Time: 5970000000
                5990  Test stimulus is: a=1009029, b=258902
Data Matched: Netlist: 261239626158,  Expected output: 261239626158, Time: 6000000000
                6020  Test stimulus is: a=170955, b=121745
Data Matched: Netlist: 20812916475,  Expected output: 20812916475, Time: 6030000000
                6050  Test stimulus is: a=158442, b=40100
Data Matched: Netlist: 6353524200,  Expected output: 6353524200, Time: 6060000000
                6080  Test stimulus is: a=290235, b=217495
Data Matched: Netlist: 63124661325,  Expected output: 63124661325, Time: 6090000000
                6110  Test stimulus is: a=212997, b=216129
Data Matched: Netlist: 46034828613,  Expected output: 46034828613, Time: 6120000000
                6140  Test stimulus is: a=198290, b=11514
Data Matched: Netlist: 2283111060,  Expected output: 2283111060, Time: 6150000000
                6170  Test stimulus is: a=357908, b=18545
Data Matched: Netlist: 6637403860,  Expected output: 6637403860, Time: 6180000000
                6200  Test stimulus is: a=600033, b=143760
Data Matched: Netlist: 86260744080,  Expected output: 86260744080, Time: 6210000000
                6230  Test stimulus is: a=566493, b=3162
Data Matched: Netlist: 1791250866,  Expected output: 1791250866, Time: 6240000000
                6260  Test stimulus is: a=191164, b=119679
Data Matched: Netlist: 22878316356,  Expected output: 22878316356, Time: 6270000000
                6290  Test stimulus is: a=663263, b=244674
Data Matched: Netlist: 162283211262,  Expected output: 162283211262, Time: 6300000000
                6320  Test stimulus is: a=594866, b=152292
Data Matched: Netlist: 90593332872,  Expected output: 90593332872, Time: 6330000000
                6350  Test stimulus is: a=790280, b=84320
Data Matched: Netlist: 66636409600,  Expected output: 66636409600, Time: 6360000000
                6380  Test stimulus is: a=960125, b=103556
Data Matched: Netlist: 99426704500,  Expected output: 99426704500, Time: 6390000000
                6410  Test stimulus is: a=141009, b=212396
Data Matched: Netlist: 29949747564,  Expected output: 29949747564, Time: 6420000000
                6440  Test stimulus is: a=44619, b=59671
Data Matched: Netlist: 2662460349,  Expected output: 2662460349, Time: 6450000000
                6470  Test stimulus is: a=575876, b=210150
Data Matched: Netlist: 121020341400,  Expected output: 121020341400, Time: 6480000000
                6500  Test stimulus is: a=849033, b=75385
Data Matched: Netlist: 64004352705,  Expected output: 64004352705, Time: 6510000000
                6530  Test stimulus is: a=285353, b=14600
Data Matched: Netlist: 4166153800,  Expected output: 4166153800, Time: 6540000000
                6560  Test stimulus is: a=864775, b=86870
Data Matched: Netlist: 75123004250,  Expected output: 75123004250, Time: 6570000000
                6590  Test stimulus is: a=942939, b=8404
Data Matched: Netlist: 7924459356,  Expected output: 7924459356, Time: 6600000000
                6620  Test stimulus is: a=658252, b=224655
Data Matched: Netlist: 147879603060,  Expected output: 147879603060, Time: 6630000000
                6650  Test stimulus is: a=860588, b=228848
Data Matched: Netlist: 196943842624,  Expected output: 196943842624, Time: 6660000000
                6680  Test stimulus is: a=561069, b=60910
Data Matched: Netlist: 34174712790,  Expected output: 34174712790, Time: 6690000000
                6710  Test stimulus is: a=784843, b=108344
Data Matched: Netlist: 85033029992,  Expected output: 85033029992, Time: 6720000000
                6740  Test stimulus is: a=270348, b=4878
Data Matched: Netlist: 1318757544,  Expected output: 1318757544, Time: 6750000000
                6770  Test stimulus is: a=70571, b=129665
Data Matched: Netlist: 9150588715,  Expected output: 9150588715, Time: 6780000000
                6800  Test stimulus is: a=183621, b=250558
Data Matched: Netlist: 46007710518,  Expected output: 46007710518, Time: 6810000000
                6830  Test stimulus is: a=1031300, b=164194
Data Matched: Netlist: 169333272200,  Expected output: 169333272200, Time: 6840000000
                6860  Test stimulus is: a=1048013, b=147177
Data Matched: Netlist: 154243409301,  Expected output: 154243409301, Time: 6870000000
                6890  Test stimulus is: a=943027, b=14111
Data Matched: Netlist: 13307053997,  Expected output: 13307053997, Time: 6900000000
                6920  Test stimulus is: a=726050, b=27424
Data Matched: Netlist: 19911195200,  Expected output: 19911195200, Time: 6930000000
                6950  Test stimulus is: a=577254, b=239202
Data Matched: Netlist: 138080311308,  Expected output: 138080311308, Time: 6960000000
                6980  Test stimulus is: a=329978, b=80750
Data Matched: Netlist: 26645723500,  Expected output: 26645723500, Time: 6990000000
                7010  Test stimulus is: a=191655, b=187870
Data Matched: Netlist: 36006224850,  Expected output: 36006224850, Time: 7020000000
                7040  Test stimulus is: a=696022, b=110213
Data Matched: Netlist: 76710672686,  Expected output: 76710672686, Time: 7050000000
                7070  Test stimulus is: a=411555, b=91813
Data Matched: Netlist: 37786099215,  Expected output: 37786099215, Time: 7080000000
                7100  Test stimulus is: a=312923, b=10937
Data Matched: Netlist: 3422438851,  Expected output: 3422438851, Time: 7110000000
                7130  Test stimulus is: a=957852, b=233841
Data Matched: Netlist: 223985069532,  Expected output: 223985069532, Time: 7140000000
                7160  Test stimulus is: a=972152, b=21870
Data Matched: Netlist: 21260964240,  Expected output: 21260964240, Time: 7170000000
                7190  Test stimulus is: a=725593, b=225381
Data Matched: Netlist: 163534875933,  Expected output: 163534875933, Time: 7200000000
                7220  Test stimulus is: a=892785, b=256613
Data Matched: Netlist: 229100237205,  Expected output: 229100237205, Time: 7230000000
                7250  Test stimulus is: a=379866, b=59270
Data Matched: Netlist: 22514657820,  Expected output: 22514657820, Time: 7260000000
                7280  Test stimulus is: a=767863, b=194904
Data Matched: Netlist: 149659570152,  Expected output: 149659570152, Time: 7290000000
                7310  Test stimulus is: a=342327, b=28752
Data Matched: Netlist: 9842585904,  Expected output: 9842585904, Time: 7320000000
                7340  Test stimulus is: a=823755, b=163620
Data Matched: Netlist: 134782793100,  Expected output: 134782793100, Time: 7350000000
                7370  Test stimulus is: a=936044, b=257039
Data Matched: Netlist: 240599813716,  Expected output: 240599813716, Time: 7380000000
                7400  Test stimulus is: a=661387, b=251628
Data Matched: Netlist: 166423488036,  Expected output: 166423488036, Time: 7410000000
                7430  Test stimulus is: a=972706, b=230758
Data Matched: Netlist: 224459691148,  Expected output: 224459691148, Time: 7440000000
                7460  Test stimulus is: a=102105, b=105822
Data Matched: Netlist: 10804955310,  Expected output: 10804955310, Time: 7470000000
                7490  Test stimulus is: a=402231, b=108763
Data Matched: Netlist: 43747850253,  Expected output: 43747850253, Time: 7500000000
                7520  Test stimulus is: a=748922, b=235884
Data Matched: Netlist: 176658717048,  Expected output: 176658717048, Time: 7530000000
                7550  Test stimulus is: a=114005, b=62780
Data Matched: Netlist: 7157233900,  Expected output: 7157233900, Time: 7560000000
                7580  Test stimulus is: a=198494, b=43913
Data Matched: Netlist: 8716467022,  Expected output: 8716467022, Time: 7590000000
                7610  Test stimulus is: a=745178, b=204801
Data Matched: Netlist: 152613199578,  Expected output: 152613199578, Time: 7620000000
                7640  Test stimulus is: a=777571, b=184654
Data Matched: Netlist: 143581595434,  Expected output: 143581595434, Time: 7650000000
                7670  Test stimulus is: a=706459, b=223692
Data Matched: Netlist: 158029226628,  Expected output: 158029226628, Time: 7680000000
                7700  Test stimulus is: a=91354, b=168722
Data Matched: Netlist: 15413429588,  Expected output: 15413429588, Time: 7710000000
                7730  Test stimulus is: a=142111, b=116368
Data Matched: Netlist: 16537172848,  Expected output: 16537172848, Time: 7740000000
                7760  Test stimulus is: a=1012113, b=12594
Data Matched: Netlist: 12746551122,  Expected output: 12746551122, Time: 7770000000
                7790  Test stimulus is: a=1021332, b=114114
Data Matched: Netlist: 116548279848,  Expected output: 116548279848, Time: 7800000000
                7820  Test stimulus is: a=1019589, b=115315
Data Matched: Netlist: 117573905535,  Expected output: 117573905535, Time: 7830000000
                7850  Test stimulus is: a=851180, b=209832
Data Matched: Netlist: 178604801760,  Expected output: 178604801760, Time: 7860000000
                7880  Test stimulus is: a=399901, b=27409
Data Matched: Netlist: 10960886509,  Expected output: 10960886509, Time: 7890000000
                7910  Test stimulus is: a=70825, b=191661
Data Matched: Netlist: 13574390325,  Expected output: 13574390325, Time: 7920000000
                7940  Test stimulus is: a=711683, b=70236
Data Matched: Netlist: 49985767188,  Expected output: 49985767188, Time: 7950000000
                7970  Test stimulus is: a=698888, b=111448
Data Matched: Netlist: 77889669824,  Expected output: 77889669824, Time: 7980000000
                8000  Test stimulus is: a=320094, b=124186
Data Matched: Netlist: 39751193484,  Expected output: 39751193484, Time: 8010000000
                8030  Test stimulus is: a=59376, b=3076
Data Matched: Netlist: 182640576,  Expected output: 182640576, Time: 8040000000
                8060  Test stimulus is: a=772903, b=224907
Data Matched: Netlist: 173831295021,  Expected output: 173831295021, Time: 8070000000
                8090  Test stimulus is: a=864789, b=28600
Data Matched: Netlist: 24732965400,  Expected output: 24732965400, Time: 8100000000
                8120  Test stimulus is: a=954894, b=62552
Data Matched: Netlist: 59730529488,  Expected output: 59730529488, Time: 8130000000
                8150  Test stimulus is: a=865726, b=43273
Data Matched: Netlist: 37462561198,  Expected output: 37462561198, Time: 8160000000
                8180  Test stimulus is: a=828109, b=247488
Data Matched: Netlist: 204947040192,  Expected output: 204947040192, Time: 8190000000
                8210  Test stimulus is: a=917062, b=18224
Data Matched: Netlist: 16712537888,  Expected output: 16712537888, Time: 8220000000
                8240  Test stimulus is: a=210586, b=168327
Data Matched: Netlist: 35447309622,  Expected output: 35447309622, Time: 8250000000
                8270  Test stimulus is: a=308810, b=57282
Data Matched: Netlist: 17689254420,  Expected output: 17689254420, Time: 8280000000
                8300  Test stimulus is: a=593869, b=97823
Data Matched: Netlist: 58094047187,  Expected output: 58094047187, Time: 8310000000
                8330  Test stimulus is: a=95966, b=179442
Data Matched: Netlist: 17220330972,  Expected output: 17220330972, Time: 8340000000
                8360  Test stimulus is: a=160153, b=29832
Data Matched: Netlist: 4777684296,  Expected output: 4777684296, Time: 8370000000
                8390  Test stimulus is: a=909055, b=106687
Data Matched: Netlist: 96984350785,  Expected output: 96984350785, Time: 8400000000
                8420  Test stimulus is: a=187626, b=97086
Data Matched: Netlist: 18215857836,  Expected output: 18215857836, Time: 8430000000
                8450  Test stimulus is: a=290364, b=16151
Data Matched: Netlist: 4689668964,  Expected output: 4689668964, Time: 8460000000
                8480  Test stimulus is: a=864336, b=112522
Data Matched: Netlist: 97256815392,  Expected output: 97256815392, Time: 8490000000
                8510  Test stimulus is: a=445695, b=15068
Data Matched: Netlist: 6715732260,  Expected output: 6715732260, Time: 8520000000
                8540  Test stimulus is: a=737320, b=98186
Data Matched: Netlist: 72394501520,  Expected output: 72394501520, Time: 8550000000
                8570  Test stimulus is: a=180696, b=248942
Data Matched: Netlist: 44982823632,  Expected output: 44982823632, Time: 8580000000
                8600  Test stimulus is: a=944700, b=195615
Data Matched: Netlist: 184797490500,  Expected output: 184797490500, Time: 8610000000
                8630  Test stimulus is: a=7571, b=50522
Data Matched: Netlist: 382502062,  Expected output: 382502062, Time: 8640000000
                8660  Test stimulus is: a=985436, b=126809
Data Matched: Netlist: 124962153724,  Expected output: 124962153724, Time: 8670000000
                8690  Test stimulus is: a=313013, b=26267
Data Matched: Netlist: 8221912471,  Expected output: 8221912471, Time: 8700000000
                8720  Test stimulus is: a=67532, b=83960
Data Matched: Netlist: 5669986720,  Expected output: 5669986720, Time: 8730000000
                8750  Test stimulus is: a=477134, b=58824
Data Matched: Netlist: 28066930416,  Expected output: 28066930416, Time: 8760000000
                8780  Test stimulus is: a=223325, b=12837
Data Matched: Netlist: 2866823025,  Expected output: 2866823025, Time: 8790000000
                8810  Test stimulus is: a=532328, b=84657
Data Matched: Netlist: 45065291496,  Expected output: 45065291496, Time: 8820000000
                8840  Test stimulus is: a=434792, b=141744
Data Matched: Netlist: 61629157248,  Expected output: 61629157248, Time: 8850000000
                8870  Test stimulus is: a=751495, b=250801
Data Matched: Netlist: 188475697495,  Expected output: 188475697495, Time: 8880000000
                8900  Test stimulus is: a=132385, b=184070
Data Matched: Netlist: 24368106950,  Expected output: 24368106950, Time: 8910000000
                8930  Test stimulus is: a=756366, b=11115
Data Matched: Netlist: 8407008090,  Expected output: 8407008090, Time: 8940000000
                8960  Test stimulus is: a=839897, b=68152
Data Matched: Netlist: 57240660344,  Expected output: 57240660344, Time: 8970000000
                8990  Test stimulus is: a=32802, b=75263
Data Matched: Netlist: 2468776926,  Expected output: 2468776926, Time: 9000000000
                9020  Test stimulus is: a=352210, b=77250
Data Matched: Netlist: 27208222500,  Expected output: 27208222500, Time: 9030000000
                9050  Test stimulus is: a=721886, b=55135
Data Matched: Netlist: 39801184610,  Expected output: 39801184610, Time: 9060000000
                9080  Test stimulus is: a=444695, b=65323
Data Matched: Netlist: 29048811485,  Expected output: 29048811485, Time: 9090000000
                9110  Test stimulus is: a=876186, b=226669
Data Matched: Netlist: 198604204434,  Expected output: 198604204434, Time: 9120000000
                9140  Test stimulus is: a=246080, b=194
Data Matched: Netlist: 47739520,  Expected output: 47739520, Time: 9150000000
                9170  Test stimulus is: a=835847, b=69141
Data Matched: Netlist: 57791297427,  Expected output: 57791297427, Time: 9180000000
                9200  Test stimulus is: a=420669, b=46953
Data Matched: Netlist: 19751671557,  Expected output: 19751671557, Time: 9210000000
                9230  Test stimulus is: a=864096, b=13950
Data Matched: Netlist: 12054139200,  Expected output: 12054139200, Time: 9240000000
                9260  Test stimulus is: a=220419, b=212350
Data Matched: Netlist: 46805974650,  Expected output: 46805974650, Time: 9270000000
                9290  Test stimulus is: a=779072, b=18174
Data Matched: Netlist: 14158854528,  Expected output: 14158854528, Time: 9300000000
                9320  Test stimulus is: a=355803, b=51053
Data Matched: Netlist: 18164810559,  Expected output: 18164810559, Time: 9330000000
                9350  Test stimulus is: a=713790, b=176264
Data Matched: Netlist: 125815480560,  Expected output: 125815480560, Time: 9360000000
                9380  Test stimulus is: a=134013, b=154565
Data Matched: Netlist: 20713719345,  Expected output: 20713719345, Time: 9390000000
                9410  Test stimulus is: a=483782, b=210422
Data Matched: Netlist: 101798376004,  Expected output: 101798376004, Time: 9420000000
                9440  Test stimulus is: a=89875, b=183400
Data Matched: Netlist: 16483075000,  Expected output: 16483075000, Time: 9450000000
                9470  Test stimulus is: a=924686, b=252159
Data Matched: Netlist: 233167897074,  Expected output: 233167897074, Time: 9480000000
                9500  Test stimulus is: a=493550, b=163091
Data Matched: Netlist: 80493563050,  Expected output: 80493563050, Time: 9510000000
                9530  Test stimulus is: a=178224, b=12186
Data Matched: Netlist: 2171837664,  Expected output: 2171837664, Time: 9540000000
                9560  Test stimulus is: a=665927, b=239515
Data Matched: Netlist: 159499505405,  Expected output: 159499505405, Time: 9570000000
                9590  Test stimulus is: a=697542, b=259025
Data Matched: Netlist: 180680816550,  Expected output: 180680816550, Time: 9600000000
                9620  Test stimulus is: a=225362, b=180781
Data Matched: Netlist: 40741167722,  Expected output: 40741167722, Time: 9630000000
                9650  Test stimulus is: a=61783, b=244545
Data Matched: Netlist: 15108723735,  Expected output: 15108723735, Time: 9660000000
                9680  Test stimulus is: a=964223, b=95031
Data Matched: Netlist: 91631075913,  Expected output: 91631075913, Time: 9690000000
                9710  Test stimulus is: a=479755, b=258262
Data Matched: Netlist: 123902485810,  Expected output: 123902485810, Time: 9720000000
                9740  Test stimulus is: a=155455, b=81948
Data Matched: Netlist: 12739226340,  Expected output: 12739226340, Time: 9750000000
                9770  Test stimulus is: a=955693, b=223763
Data Matched: Netlist: 213848732759,  Expected output: 213848732759, Time: 9780000000
                9800  Test stimulus is: a=556818, b=41608
Data Matched: Netlist: 23168083344,  Expected output: 23168083344, Time: 9810000000
                9830  Test stimulus is: a=822440, b=81761
Data Matched: Netlist: 67243516840,  Expected output: 67243516840, Time: 9840000000
                9860  Test stimulus is: a=740398, b=127180
Data Matched: Netlist: 94163817640,  Expected output: 94163817640, Time: 9870000000
                9890  Test stimulus is: a=967639, b=229310
Data Matched: Netlist: 221889299090,  Expected output: 221889299090, Time: 9900000000
                9920  Test stimulus is: a=867739, b=91365
Data Matched: Netlist: 79280973735,  Expected output: 79280973735, Time: 9930000000
                9950  Test stimulus is: a=384450, b=252870
Data Matched: Netlist: 97215871500,  Expected output: 97215871500, Time: 9960000000
                9980  Test stimulus is: a=881977, b=253937
Data Matched: Netlist: 223966593449,  Expected output: 223966593449, Time: 9990000000
               10010  Test stimulus is: a=1034261, b=209317
Data Matched: Netlist: 216488409737,  Expected output: 216488409737, Time: 10020000000
               10040  Test stimulus is: a=959610, b=236672
Data Matched: Netlist: 227112817920,  Expected output: 227112817920, Time: 10050000000
               10070  Test stimulus is: a=514340, b=259300
Data Matched: Netlist: 133368362000,  Expected output: 133368362000, Time: 10080000000
               10100  Test stimulus is: a=918143, b=28533
Data Matched: Netlist: 26197374219,  Expected output: 26197374219, Time: 10110000000
               10130  Test stimulus is: a=770587, b=57715
Data Matched: Netlist: 44474428705,  Expected output: 44474428705, Time: 10140000000
               10160  Test stimulus is: a=1043250, b=178028
Data Matched: Netlist: 185727711000,  Expected output: 185727711000, Time: 10170000000
               10190  Test stimulus is: a=64633, b=220512
Data Matched: Netlist: 14252352096,  Expected output: 14252352096, Time: 10200000000
               10220  Test stimulus is: a=848832, b=240108
Data Matched: Netlist: 203811353856,  Expected output: 203811353856, Time: 10230000000
               10250  Test stimulus is: a=395758, b=41523
Data Matched: Netlist: 16433059434,  Expected output: 16433059434, Time: 10260000000
               10280  Test stimulus is: a=579545, b=101467
Data Matched: Netlist: 58804692515,  Expected output: 58804692515, Time: 10290000000
               10310  Test stimulus is: a=958027, b=226257
Data Matched: Netlist: 216760314939,  Expected output: 216760314939, Time: 10320000000
               10340  Test stimulus is: a=906831, b=36954
Data Matched: Netlist: 33511032774,  Expected output: 33511032774, Time: 10350000000
               10370  Test stimulus is: a=89687, b=23360
Data Matched: Netlist: 2095088320,  Expected output: 2095088320, Time: 10380000000
               10400  Test stimulus is: a=702981, b=86189
Data Matched: Netlist: 60589229409,  Expected output: 60589229409, Time: 10410000000
               10430  Test stimulus is: a=980409, b=227771
Data Matched: Netlist: 223308738339,  Expected output: 223308738339, Time: 10440000000
               10460  Test stimulus is: a=639182, b=182124
Data Matched: Netlist: 116410382568,  Expected output: 116410382568, Time: 10470000000
               10490  Test stimulus is: a=501827, b=163023
Data Matched: Netlist: 81809343021,  Expected output: 81809343021, Time: 10500000000
               10520  Test stimulus is: a=831460, b=425
Data Matched: Netlist: 353370500,  Expected output: 353370500, Time: 10530000000
               10550  Test stimulus is: a=1042173, b=34507
Data Matched: Netlist: 35962263711,  Expected output: 35962263711, Time: 10560000000
               10580  Test stimulus is: a=644771, b=160087
Data Matched: Netlist: 103219455077,  Expected output: 103219455077, Time: 10590000000
               10610  Test stimulus is: a=292016, b=160683
Data Matched: Netlist: 46922006928,  Expected output: 46922006928, Time: 10620000000
               10640  Test stimulus is: a=384732, b=10133
Data Matched: Netlist: 3898489356,  Expected output: 3898489356, Time: 10650000000
               10670  Test stimulus is: a=547965, b=234714
Data Matched: Netlist: 128615057010,  Expected output: 128615057010, Time: 10680000000
               10700  Test stimulus is: a=319582, b=191666
Data Matched: Netlist: 61253003612,  Expected output: 61253003612, Time: 10710000000
               10730  Test stimulus is: a=15522, b=36572
Data Matched: Netlist: 567670584,  Expected output: 567670584, Time: 10740000000
               10760  Test stimulus is: a=766636, b=61741
Data Matched: Netlist: 47332873276,  Expected output: 47332873276, Time: 10770000000
               10790  Test stimulus is: a=902495, b=177161
Data Matched: Netlist: 159886916695,  Expected output: 159886916695, Time: 10800000000
               10820  Test stimulus is: a=489813, b=123922
Data Matched: Netlist: 60698606586,  Expected output: 60698606586, Time: 10830000000
               10850  Test stimulus is: a=621323, b=43508
Data Matched: Netlist: 27032521084,  Expected output: 27032521084, Time: 10860000000
               10880  Test stimulus is: a=622938, b=199783
Data Matched: Netlist: 124452422454,  Expected output: 124452422454, Time: 10890000000
               10910  Test stimulus is: a=978555, b=152838
Data Matched: Netlist: 149560389090,  Expected output: 149560389090, Time: 10920000000
               10940  Test stimulus is: a=778030, b=156467
Data Matched: Netlist: 121736020010,  Expected output: 121736020010, Time: 10950000000
               10970  Test stimulus is: a=214612, b=3790
Data Matched: Netlist: 813379480,  Expected output: 813379480, Time: 10980000000
               11000  Test stimulus is: a=798506, b=255586
Data Matched: Netlist: 204086954516,  Expected output: 204086954516, Time: 11010000000
               11030  Test stimulus is: a=963004, b=44559
Data Matched: Netlist: 42910495236,  Expected output: 42910495236, Time: 11040000000
               11060  Test stimulus is: a=233952, b=191263
Data Matched: Netlist: 44746361376,  Expected output: 44746361376, Time: 11070000000
               11090  Test stimulus is: a=939101, b=75502
Data Matched: Netlist: 70904003702,  Expected output: 70904003702, Time: 11100000000
               11120  Test stimulus is: a=328152, b=162759
Data Matched: Netlist: 53409691368,  Expected output: 53409691368, Time: 11130000000
               11150  Test stimulus is: a=581585, b=87506
Data Matched: Netlist: 50892177010,  Expected output: 50892177010, Time: 11160000000
               11180  Test stimulus is: a=1037560, b=39601
Data Matched: Netlist: 41088413560,  Expected output: 41088413560, Time: 11190000000
               11210  Test stimulus is: a=690585, b=57768
Data Matched: Netlist: 39893714280,  Expected output: 39893714280, Time: 11220000000
               11240  Test stimulus is: a=552911, b=197516
Data Matched: Netlist: 109208769076,  Expected output: 109208769076, Time: 11250000000
               11270  Test stimulus is: a=624990, b=24131
Data Matched: Netlist: 15081633690,  Expected output: 15081633690, Time: 11280000000
               11300  Test stimulus is: a=924218, b=138506
Data Matched: Netlist: 128009738308,  Expected output: 128009738308, Time: 11310000000
               11330  Test stimulus is: a=206643, b=90591
Data Matched: Netlist: 18719996013,  Expected output: 18719996013, Time: 11340000000
               11360  Test stimulus is: a=203149, b=63788
Data Matched: Netlist: 12958468412,  Expected output: 12958468412, Time: 11370000000
               11390  Test stimulus is: a=367745, b=147903
Data Matched: Netlist: 54390588735,  Expected output: 54390588735, Time: 11400000000
               11420  Test stimulus is: a=345831, b=139526
Data Matched: Netlist: 48252416106,  Expected output: 48252416106, Time: 11430000000
               11450  Test stimulus is: a=421228, b=229318
Data Matched: Netlist: 96595162504,  Expected output: 96595162504, Time: 11460000000
               11480  Test stimulus is: a=97410, b=231557
Data Matched: Netlist: 22555967370,  Expected output: 22555967370, Time: 11490000000
               11510  Test stimulus is: a=1023595, b=162288
Data Matched: Netlist: 166117185360,  Expected output: 166117185360, Time: 11520000000
               11540  Test stimulus is: a=983184, b=8325
Data Matched: Netlist: 8185006800,  Expected output: 8185006800, Time: 11550000000
               11570  Test stimulus is: a=208448, b=5394
Data Matched: Netlist: 1124368512,  Expected output: 1124368512, Time: 11580000000
               11600  Test stimulus is: a=519882, b=211900
Data Matched: Netlist: 110162995800,  Expected output: 110162995800, Time: 11610000000
               11630  Test stimulus is: a=800942, b=172867
Data Matched: Netlist: 138456440714,  Expected output: 138456440714, Time: 11640000000
               11660  Test stimulus is: a=26893, b=167618
Data Matched: Netlist: 4507750874,  Expected output: 4507750874, Time: 11670000000
               11690  Test stimulus is: a=45294, b=77144
Data Matched: Netlist: 3494160336,  Expected output: 3494160336, Time: 11700000000
               11720  Test stimulus is: a=723132, b=217665
Data Matched: Netlist: 157400526780,  Expected output: 157400526780, Time: 11730000000
               11750  Test stimulus is: a=489247, b=63936
Data Matched: Netlist: 31280496192,  Expected output: 31280496192, Time: 11760000000
               11780  Test stimulus is: a=637554, b=193653
Data Matched: Netlist: 123464244762,  Expected output: 123464244762, Time: 11790000000
               11810  Test stimulus is: a=1007576, b=214518
Data Matched: Netlist: 216143188368,  Expected output: 216143188368, Time: 11820000000
               11840  Test stimulus is: a=244191, b=240224
Data Matched: Netlist: 58660538784,  Expected output: 58660538784, Time: 11850000000
               11870  Test stimulus is: a=362183, b=181961
Data Matched: Netlist: 65903180863,  Expected output: 65903180863, Time: 11880000000
               11900  Test stimulus is: a=273760, b=28187
Data Matched: Netlist: 7716473120,  Expected output: 7716473120, Time: 11910000000
               11930  Test stimulus is: a=450397, b=71600
Data Matched: Netlist: 32248425200,  Expected output: 32248425200, Time: 11940000000
               11960  Test stimulus is: a=1023074, b=101787
Data Matched: Netlist: 104135633238,  Expected output: 104135633238, Time: 11970000000
               11990  Test stimulus is: a=860764, b=70679
Data Matched: Netlist: 60837938756,  Expected output: 60837938756, Time: 12000000000
               12020  Test stimulus is: a=969838, b=203315
Data Matched: Netlist: 197182612970,  Expected output: 197182612970, Time: 12030000000
               12050  Test stimulus is: a=447312, b=158804
Data Matched: Netlist: 71034934848,  Expected output: 71034934848, Time: 12060000000
               12080  Test stimulus is: a=17415, b=185149
Data Matched: Netlist: 3224369835,  Expected output: 3224369835, Time: 12090000000
               12110  Test stimulus is: a=484787, b=241154
Data Matched: Netlist: 116908324198,  Expected output: 116908324198, Time: 12120000000
               12140  Test stimulus is: a=691879, b=196686
Data Matched: Netlist: 136082912994,  Expected output: 136082912994, Time: 12150000000
               12170  Test stimulus is: a=173637, b=5583
Data Matched: Netlist: 969415371,  Expected output: 969415371, Time: 12180000000
               12200  Test stimulus is: a=900367, b=215209
Data Matched: Netlist: 193767081703,  Expected output: 193767081703, Time: 12210000000
               12230  Test stimulus is: a=82889, b=46676
Data Matched: Netlist: 3868926964,  Expected output: 3868926964, Time: 12240000000
               12260  Test stimulus is: a=895725, b=74049
Data Matched: Netlist: 66327540525,  Expected output: 66327540525, Time: 12270000000
               12290  Test stimulus is: a=924117, b=253691
Data Matched: Netlist: 234440165847,  Expected output: 234440165847, Time: 12300000000
               12320  Test stimulus is: a=337232, b=8176
Data Matched: Netlist: 2757208832,  Expected output: 2757208832, Time: 12330000000
               12350  Test stimulus is: a=653868, b=3087
Data Matched: Netlist: 2018490516,  Expected output: 2018490516, Time: 12360000000
               12380  Test stimulus is: a=423686, b=44543
Data Matched: Netlist: 18872245498,  Expected output: 18872245498, Time: 12390000000
               12410  Test stimulus is: a=451761, b=64919
Data Matched: Netlist: 29327872359,  Expected output: 29327872359, Time: 12420000000
               12440  Test stimulus is: a=390527, b=58043
Data Matched: Netlist: 22667358661,  Expected output: 22667358661, Time: 12450000000
               12470  Test stimulus is: a=378304, b=80872
Data Matched: Netlist: 30594201088,  Expected output: 30594201088, Time: 12480000000
               12500  Test stimulus is: a=570347, b=233624
Data Matched: Netlist: 133246747528,  Expected output: 133246747528, Time: 12510000000
               12530  Test stimulus is: a=81789, b=229396
Data Matched: Netlist: 18762069444,  Expected output: 18762069444, Time: 12540000000
               12560  Test stimulus is: a=289358, b=207492
Data Matched: Netlist: 60039470136,  Expected output: 60039470136, Time: 12570000000
               12590  Test stimulus is: a=44580, b=259400
Data Matched: Netlist: 11564052000,  Expected output: 11564052000, Time: 12600000000
               12620  Test stimulus is: a=581606, b=101198
Data Matched: Netlist: 58857363988,  Expected output: 58857363988, Time: 12630000000
               12650  Test stimulus is: a=780575, b=230579
Data Matched: Netlist: 179984202925,  Expected output: 179984202925, Time: 12660000000
               12680  Test stimulus is: a=213327, b=177900
Data Matched: Netlist: 37950873300,  Expected output: 37950873300, Time: 12690000000
               12710  Test stimulus is: a=1045404, b=32797
Data Matched: Netlist: 34286114988,  Expected output: 34286114988, Time: 12720000000
               12740  Test stimulus is: a=130695, b=253744
Data Matched: Netlist: 33163072080,  Expected output: 33163072080, Time: 12750000000
               12770  Test stimulus is: a=60586, b=51766
Data Matched: Netlist: 3136294876,  Expected output: 3136294876, Time: 12780000000
               12800  Test stimulus is: a=781147, b=31676
Data Matched: Netlist: 24743612372,  Expected output: 24743612372, Time: 12810000000
               12830  Test stimulus is: a=98604, b=251636
Data Matched: Netlist: 24812316144,  Expected output: 24812316144, Time: 12840000000
               12860  Test stimulus is: a=771493, b=147578
Data Matched: Netlist: 113855393954,  Expected output: 113855393954, Time: 12870000000
               12890  Test stimulus is: a=730642, b=182340
Data Matched: Netlist: 133225262280,  Expected output: 133225262280, Time: 12900000000
               12920  Test stimulus is: a=296452, b=21105
Data Matched: Netlist: 6256619460,  Expected output: 6256619460, Time: 12930000000
               12950  Test stimulus is: a=717303, b=21590
Data Matched: Netlist: 15486571770,  Expected output: 15486571770, Time: 12960000000
               12980  Test stimulus is: a=717581, b=135044
Data Matched: Netlist: 96905008564,  Expected output: 96905008564, Time: 12990000000
               13010  Test stimulus is: a=821070, b=223178
Data Matched: Netlist: 183244760460,  Expected output: 183244760460, Time: 13020000000
               13040  Test stimulus is: a=238814, b=253996
Data Matched: Netlist: 60657800744,  Expected output: 60657800744, Time: 13050000000
               13070  Test stimulus is: a=833807, b=224951
Data Matched: Netlist: 187565718457,  Expected output: 187565718457, Time: 13080000000
               13100  Test stimulus is: a=744686, b=227777
Data Matched: Netlist: 169622343022,  Expected output: 169622343022, Time: 13110000000
               13130  Test stimulus is: a=354862, b=61285
Data Matched: Netlist: 21747717670,  Expected output: 21747717670, Time: 13140000000
               13160  Test stimulus is: a=505443, b=29358
Data Matched: Netlist: 14838795594,  Expected output: 14838795594, Time: 13170000000
               13190  Test stimulus is: a=699371, b=132186
Data Matched: Netlist: 92447055006,  Expected output: 92447055006, Time: 13200000000
               13220  Test stimulus is: a=646435, b=218020
Data Matched: Netlist: 140935758700,  Expected output: 140935758700, Time: 13230000000
               13250  Test stimulus is: a=485535, b=1172
Data Matched: Netlist: 569047020,  Expected output: 569047020, Time: 13260000000
               13280  Test stimulus is: a=782908, b=146918
Data Matched: Netlist: 115023277544,  Expected output: 115023277544, Time: 13290000000
               13310  Test stimulus is: a=685968, b=216647
Data Matched: Netlist: 148612909296,  Expected output: 148612909296, Time: 13320000000
               13340  Test stimulus is: a=458029, b=245844
Data Matched: Netlist: 112603681476,  Expected output: 112603681476, Time: 13350000000
               13370  Test stimulus is: a=259843, b=152867
Data Matched: Netlist: 39721419881,  Expected output: 39721419881, Time: 13380000000
               13400  Test stimulus is: a=784518, b=143188
Data Matched: Netlist: 112333563384,  Expected output: 112333563384, Time: 13410000000
               13430  Test stimulus is: a=339348, b=251811
Data Matched: Netlist: 85451559228,  Expected output: 85451559228, Time: 13440000000
               13460  Test stimulus is: a=925515, b=243
Data Matched: Netlist: 224900145,  Expected output: 224900145, Time: 13470000000
               13490  Test stimulus is: a=177655, b=149414
Data Matched: Netlist: 26544144170,  Expected output: 26544144170, Time: 13500000000
               13520  Test stimulus is: a=352453, b=88634
Data Matched: Netlist: 31239319202,  Expected output: 31239319202, Time: 13530000000
               13550  Test stimulus is: a=81281, b=260110
Data Matched: Netlist: 21142000910,  Expected output: 21142000910, Time: 13560000000
               13580  Test stimulus is: a=59224, b=40466
Data Matched: Netlist: 2396558384,  Expected output: 2396558384, Time: 13590000000
               13610  Test stimulus is: a=613606, b=35185
Data Matched: Netlist: 21589727110,  Expected output: 21589727110, Time: 13620000000
               13640  Test stimulus is: a=212708, b=83577
Data Matched: Netlist: 17777496516,  Expected output: 17777496516, Time: 13650000000
               13670  Test stimulus is: a=1012751, b=106044
Data Matched: Netlist: 107396167044,  Expected output: 107396167044, Time: 13680000000
               13700  Test stimulus is: a=734535, b=147089
Data Matched: Netlist: 108042018615,  Expected output: 108042018615, Time: 13710000000
               13730  Test stimulus is: a=313679, b=186733
Data Matched: Netlist: 58574220707,  Expected output: 58574220707, Time: 13740000000
               13760  Test stimulus is: a=263435, b=225296
Data Matched: Netlist: 59350851760,  Expected output: 59350851760, Time: 13770000000
               13790  Test stimulus is: a=1047000, b=228672
Data Matched: Netlist: 239419584000,  Expected output: 239419584000, Time: 13800000000
               13820  Test stimulus is: a=374665, b=2065
Data Matched: Netlist: 773683225,  Expected output: 773683225, Time: 13830000000
               13850  Test stimulus is: a=265209, b=24509
Data Matched: Netlist: 6500007381,  Expected output: 6500007381, Time: 13860000000
               13880  Test stimulus is: a=643716, b=37756
Data Matched: Netlist: 24304141296,  Expected output: 24304141296, Time: 13890000000
               13910  Test stimulus is: a=513920, b=222795
Data Matched: Netlist: 114498806400,  Expected output: 114498806400, Time: 13920000000
               13940  Test stimulus is: a=352970, b=87372
Data Matched: Netlist: 30839694840,  Expected output: 30839694840, Time: 13950000000
               13970  Test stimulus is: a=370872, b=138077
Data Matched: Netlist: 51208893144,  Expected output: 51208893144, Time: 13980000000
               14000  Test stimulus is: a=698098, b=98532
Data Matched: Netlist: 68784992136,  Expected output: 68784992136, Time: 14010000000
               14030  Test stimulus is: a=530500, b=87121
Data Matched: Netlist: 46217690500,  Expected output: 46217690500, Time: 14040000000
               14060  Test stimulus is: a=1021615, b=9536
Data Matched: Netlist: 9742120640,  Expected output: 9742120640, Time: 14070000000
               14090  Test stimulus is: a=501222, b=34117
Data Matched: Netlist: 17100190974,  Expected output: 17100190974, Time: 14100000000
               14120  Test stimulus is: a=835767, b=135000
Data Matched: Netlist: 112828545000,  Expected output: 112828545000, Time: 14130000000
               14150  Test stimulus is: a=499365, b=174958
Data Matched: Netlist: 87367901670,  Expected output: 87367901670, Time: 14160000000
               14180  Test stimulus is: a=860149, b=11876
Data Matched: Netlist: 10215129524,  Expected output: 10215129524, Time: 14190000000
               14210  Test stimulus is: a=3682, b=180376
Data Matched: Netlist: 664144432,  Expected output: 664144432, Time: 14220000000
               14240  Test stimulus is: a=119321, b=28696
Data Matched: Netlist: 3424035416,  Expected output: 3424035416, Time: 14250000000
               14270  Test stimulus is: a=1048305, b=51076
Data Matched: Netlist: 53543226180,  Expected output: 53543226180, Time: 14280000000
               14300  Test stimulus is: a=384615, b=159900
Data Matched: Netlist: 61499938500,  Expected output: 61499938500, Time: 14310000000
               14330  Test stimulus is: a=28068, b=222654
Data Matched: Netlist: 6249452472,  Expected output: 6249452472, Time: 14340000000
               14360  Test stimulus is: a=2329, b=54454
Data Matched: Netlist: 126823366,  Expected output: 126823366, Time: 14370000000
               14390  Test stimulus is: a=379969, b=194391
Data Matched: Netlist: 73862553879,  Expected output: 73862553879, Time: 14400000000
               14420  Test stimulus is: a=807879, b=179159
Data Matched: Netlist: 144738793761,  Expected output: 144738793761, Time: 14430000000
               14450  Test stimulus is: a=822111, b=253354
Data Matched: Netlist: 208285110294,  Expected output: 208285110294, Time: 14460000000
               14480  Test stimulus is: a=262166, b=59717
Data Matched: Netlist: 15655767022,  Expected output: 15655767022, Time: 14490000000
               14510  Test stimulus is: a=751249, b=257121
Data Matched: Netlist: 193161894129,  Expected output: 193161894129, Time: 14520000000
               14540  Test stimulus is: a=717788, b=187159
Data Matched: Netlist: 134340484292,  Expected output: 134340484292, Time: 14550000000
               14570  Test stimulus is: a=757792, b=47636
Data Matched: Netlist: 36098179712,  Expected output: 36098179712, Time: 14580000000
               14600  Test stimulus is: a=588536, b=23243
Data Matched: Netlist: 13679342248,  Expected output: 13679342248, Time: 14610000000
               14630  Test stimulus is: a=100257, b=179918
Data Matched: Netlist: 18038038926,  Expected output: 18038038926, Time: 14640000000
               14660  Test stimulus is: a=456877, b=41310
Data Matched: Netlist: 18873588870,  Expected output: 18873588870, Time: 14670000000
               14690  Test stimulus is: a=858422, b=126306
Data Matched: Netlist: 108423849132,  Expected output: 108423849132, Time: 14700000000
               14720  Test stimulus is: a=763723, b=162417
Data Matched: Netlist: 124041598491,  Expected output: 124041598491, Time: 14730000000
               14750  Test stimulus is: a=661576, b=256232
Data Matched: Netlist: 169516941632,  Expected output: 169516941632, Time: 14760000000
               14780  Test stimulus is: a=652584, b=221959
Data Matched: Netlist: 144846892056,  Expected output: 144846892056, Time: 14790000000
               14810  Test stimulus is: a=515651, b=72021
Data Matched: Netlist: 37137700671,  Expected output: 37137700671, Time: 14820000000
               14840  Test stimulus is: a=426784, b=108198
Data Matched: Netlist: 46177175232,  Expected output: 46177175232, Time: 14850000000
               14870  Test stimulus is: a=726880, b=86210
Data Matched: Netlist: 62664324800,  Expected output: 62664324800, Time: 14880000000
               14900  Test stimulus is: a=731957, b=251424
Data Matched: Netlist: 184031556768,  Expected output: 184031556768, Time: 14910000000
               14930  Test stimulus is: a=320153, b=2840
Data Matched: Netlist: 909234520,  Expected output: 909234520, Time: 14940000000
               14960  Test stimulus is: a=93956, b=177283
Data Matched: Netlist: 16656801548,  Expected output: 16656801548, Time: 14970000000
               14990  Test stimulus is: a=991449, b=244787
Data Matched: Netlist: 242693826363,  Expected output: 242693826363, Time: 15000000000
               15020  Test stimulus is: a=672868, b=7320
Data Matched: Netlist: 4925393760,  Expected output: 4925393760, Time: 15030000000
               15050  Test stimulus is: a=323303, b=29507
Data Matched: Netlist: 9539701621,  Expected output: 9539701621, Time: 15060000000
               15080  Test stimulus is: a=134940, b=199069
Data Matched: Netlist: 26862370860,  Expected output: 26862370860, Time: 15090000000
               15110  Test stimulus is: a=42578, b=114543
Data Matched: Netlist: 4877011854,  Expected output: 4877011854, Time: 15120000000
               15140  Test stimulus is: a=592869, b=195656
Data Matched: Netlist: 115998377064,  Expected output: 115998377064, Time: 15150000000
               15170  Test stimulus is: a=480311, b=21579
Data Matched: Netlist: 10364631069,  Expected output: 10364631069, Time: 15180000000
               15200  Test stimulus is: a=1033586, b=5944
Data Matched: Netlist: 6143635184,  Expected output: 6143635184, Time: 15210000000
               15230  Test stimulus is: a=528302, b=143164
Data Matched: Netlist: 75633827528,  Expected output: 75633827528, Time: 15240000000
               15260  Test stimulus is: a=157993, b=33078
Data Matched: Netlist: 5226092454,  Expected output: 5226092454, Time: 15270000000
               15290  Test stimulus is: a=802663, b=219301
Data Matched: Netlist: 176024798563,  Expected output: 176024798563, Time: 15300000000
               15320  Test stimulus is: a=148452, b=126896
Data Matched: Netlist: 18837964992,  Expected output: 18837964992, Time: 15330000000
               15350  Test stimulus is: a=835750, b=202128
Data Matched: Netlist: 168928476000,  Expected output: 168928476000, Time: 15360000000
               15380  Test stimulus is: a=437766, b=34622
Data Matched: Netlist: 15156334452,  Expected output: 15156334452, Time: 15390000000
               15410  Test stimulus is: a=468155, b=205017
Data Matched: Netlist: 95979733635,  Expected output: 95979733635, Time: 15420000000
               15440  Test stimulus is: a=687575, b=252257
Data Matched: Netlist: 173445606775,  Expected output: 173445606775, Time: 15450000000
               15470  Test stimulus is: a=52508, b=236308
Data Matched: Netlist: 12408060464,  Expected output: 12408060464, Time: 15480000000
               15500  Test stimulus is: a=853437, b=198382
Data Matched: Netlist: 169306538934,  Expected output: 169306538934, Time: 15510000000
               15530  Test stimulus is: a=857402, b=62454
Data Matched: Netlist: 53548184508,  Expected output: 53548184508, Time: 15540000000
               15560  Test stimulus is: a=153454, b=52196
Data Matched: Netlist: 8009684984,  Expected output: 8009684984, Time: 15570000000
               15590  Test stimulus is: a=561954, b=13915
Data Matched: Netlist: 7819589910,  Expected output: 7819589910, Time: 15600000000
               15620  Test stimulus is: a=920843, b=186707
Data Matched: Netlist: 171927834001,  Expected output: 171927834001, Time: 15630000000
               15650  Test stimulus is: a=735272, b=81729
Data Matched: Netlist: 60093045288,  Expected output: 60093045288, Time: 15660000000
               15680  Test stimulus is: a=393317, b=209580
Data Matched: Netlist: 82431376860,  Expected output: 82431376860, Time: 15690000000
               15710  Test stimulus is: a=341270, b=101226
Data Matched: Netlist: 34545397020,  Expected output: 34545397020, Time: 15720000000
               15740  Test stimulus is: a=805246, b=149067
Data Matched: Netlist: 120035605482,  Expected output: 120035605482, Time: 15750000000
               15770  Test stimulus is: a=190896, b=117037
Data Matched: Netlist: 22341895152,  Expected output: 22341895152, Time: 15780000000
               15800  Test stimulus is: a=915668, b=23379
Data Matched: Netlist: 21407402172,  Expected output: 21407402172, Time: 15810000000
               15830  Test stimulus is: a=412955, b=168211
Data Matched: Netlist: 69463573505,  Expected output: 69463573505, Time: 15840000000
               15860  Test stimulus is: a=979087, b=236730
Data Matched: Netlist: 231779265510,  Expected output: 231779265510, Time: 15870000000
               15890  Test stimulus is: a=197530, b=96413
Data Matched: Netlist: 19044459890,  Expected output: 19044459890, Time: 15900000000
               15920  Test stimulus is: a=709727, b=184156
Data Matched: Netlist: 130700485412,  Expected output: 130700485412, Time: 15930000000
               15950  Test stimulus is: a=399231, b=137368
Data Matched: Netlist: 54841564008,  Expected output: 54841564008, Time: 15960000000
               15980  Test stimulus is: a=637631, b=156027
Data Matched: Netlist: 99487652037,  Expected output: 99487652037, Time: 15990000000
               16010  Test stimulus is: a=1025051, b=141291
Data Matched: Netlist: 144830480841,  Expected output: 144830480841, Time: 16020000000
               16040  Test stimulus is: a=235598, b=80774
Data Matched: Netlist: 19030192852,  Expected output: 19030192852, Time: 16050000000
               16070  Test stimulus is: a=664288, b=1621
Data Matched: Netlist: 1076810848,  Expected output: 1076810848, Time: 16080000000
               16100  Test stimulus is: a=604590, b=156878
Data Matched: Netlist: 94846870020,  Expected output: 94846870020, Time: 16110000000
               16130  Test stimulus is: a=858667, b=9224
Data Matched: Netlist: 7920344408,  Expected output: 7920344408, Time: 16140000000
               16160  Test stimulus is: a=381779, b=3133
Data Matched: Netlist: 1196113607,  Expected output: 1196113607, Time: 16170000000
               16190  Test stimulus is: a=805775, b=678
Data Matched: Netlist: 546315450,  Expected output: 546315450, Time: 16200000000
               16220  Test stimulus is: a=993732, b=138634
Data Matched: Netlist: 137765042088,  Expected output: 137765042088, Time: 16230000000
               16250  Test stimulus is: a=877053, b=257123
Data Matched: Netlist: 225510498519,  Expected output: 225510498519, Time: 16260000000
               16280  Test stimulus is: a=675459, b=215426
Data Matched: Netlist: 145511430534,  Expected output: 145511430534, Time: 16290000000
               16310  Test stimulus is: a=97173, b=50064
Data Matched: Netlist: 4864869072,  Expected output: 4864869072, Time: 16320000000
               16340  Test stimulus is: a=217512, b=216356
Data Matched: Netlist: 47060026272,  Expected output: 47060026272, Time: 16350000000
               16370  Test stimulus is: a=188307, b=87076
Data Matched: Netlist: 16397020332,  Expected output: 16397020332, Time: 16380000000
               16400  Test stimulus is: a=412568, b=121205
Data Matched: Netlist: 50005304440,  Expected output: 50005304440, Time: 16410000000
               16430  Test stimulus is: a=743587, b=39464
Data Matched: Netlist: 29344917368,  Expected output: 29344917368, Time: 16440000000
               16460  Test stimulus is: a=313942, b=244591
Data Matched: Netlist: 76787387722,  Expected output: 76787387722, Time: 16470000000
               16490  Test stimulus is: a=651216, b=4664
Data Matched: Netlist: 3037271424,  Expected output: 3037271424, Time: 16500000000
               16520  Test stimulus is: a=369317, b=237471
Data Matched: Netlist: 87702077307,  Expected output: 87702077307, Time: 16530000000
               16550  Test stimulus is: a=663464, b=186326
Data Matched: Netlist: 123620593264,  Expected output: 123620593264, Time: 16560000000
               16580  Test stimulus is: a=711669, b=245211
Data Matched: Netlist: 174509067159,  Expected output: 174509067159, Time: 16590000000
               16610  Test stimulus is: a=576086, b=155382
Data Matched: Netlist: 89513394852,  Expected output: 89513394852, Time: 16620000000
               16640  Test stimulus is: a=279348, b=241903
Data Matched: Netlist: 67575119244,  Expected output: 67575119244, Time: 16650000000
               16670  Test stimulus is: a=13000, b=132923
Data Matched: Netlist: 1727999000,  Expected output: 1727999000, Time: 16680000000
               16700  Test stimulus is: a=191099, b=186870
Data Matched: Netlist: 35710670130,  Expected output: 35710670130, Time: 16710000000
               16730  Test stimulus is: a=373427, b=234979
Data Matched: Netlist: 87747503033,  Expected output: 87747503033, Time: 16740000000
               16760  Test stimulus is: a=856030, b=179216
Data Matched: Netlist: 153414272480,  Expected output: 153414272480, Time: 16770000000
               16790  Test stimulus is: a=180063, b=182551
Data Matched: Netlist: 32870680713,  Expected output: 32870680713, Time: 16800000000
               16820  Test stimulus is: a=96205, b=248000
Data Matched: Netlist: 23858840000,  Expected output: 23858840000, Time: 16830000000
               16850  Test stimulus is: a=998131, b=185599
Data Matched: Netlist: 185252115469,  Expected output: 185252115469, Time: 16860000000
               16880  Test stimulus is: a=997787, b=169690
Data Matched: Netlist: 169314476030,  Expected output: 169314476030, Time: 16890000000
               16910  Test stimulus is: a=940129, b=4997
Data Matched: Netlist: 4697824613,  Expected output: 4697824613, Time: 16920000000
               16940  Test stimulus is: a=178523, b=40314
Data Matched: Netlist: 7196976222,  Expected output: 7196976222, Time: 16950000000
               16970  Test stimulus is: a=314357, b=206142
Data Matched: Netlist: 64802180694,  Expected output: 64802180694, Time: 16980000000
               17000  Test stimulus is: a=264813, b=54423
Data Matched: Netlist: 14411917899,  Expected output: 14411917899, Time: 17010000000
               17030  Test stimulus is: a=392593, b=145186
Data Matched: Netlist: 56999007298,  Expected output: 56999007298, Time: 17040000000
               17060  Test stimulus is: a=184942, b=150047
Data Matched: Netlist: 27749992274,  Expected output: 27749992274, Time: 17070000000
               17090  Test stimulus is: a=948095, b=73233
Data Matched: Netlist: 69431841135,  Expected output: 69431841135, Time: 17100000000
               17120  Test stimulus is: a=928896, b=201970
Data Matched: Netlist: 187609125120,  Expected output: 187609125120, Time: 17130000000
               17150  Test stimulus is: a=221545, b=200849
Data Matched: Netlist: 44497091705,  Expected output: 44497091705, Time: 17160000000
               17180  Test stimulus is: a=751342, b=156536
Data Matched: Netlist: 117612071312,  Expected output: 117612071312, Time: 17190000000
               17210  Test stimulus is: a=294393, b=240522
Data Matched: Netlist: 70807993146,  Expected output: 70807993146, Time: 17220000000
               17240  Test stimulus is: a=727792, b=35977
Data Matched: Netlist: 26183772784,  Expected output: 26183772784, Time: 17250000000
               17270  Test stimulus is: a=825732, b=245812
Data Matched: Netlist: 202974834384,  Expected output: 202974834384, Time: 17280000000
               17300  Test stimulus is: a=888474, b=110498
Data Matched: Netlist: 98174600052,  Expected output: 98174600052, Time: 17310000000
               17330  Test stimulus is: a=571553, b=60133
Data Matched: Netlist: 34369196549,  Expected output: 34369196549, Time: 17340000000
               17360  Test stimulus is: a=822783, b=86475
Data Matched: Netlist: 71150159925,  Expected output: 71150159925, Time: 17370000000
               17390  Test stimulus is: a=353151, b=122623
Data Matched: Netlist: 43304435073,  Expected output: 43304435073, Time: 17400000000
               17420  Test stimulus is: a=387345, b=232529
Data Matched: Netlist: 90068945505,  Expected output: 90068945505, Time: 17430000000
               17450  Test stimulus is: a=736228, b=63190
Data Matched: Netlist: 46522247320,  Expected output: 46522247320, Time: 17460000000
               17480  Test stimulus is: a=584890, b=131764
Data Matched: Netlist: 77067445960,  Expected output: 77067445960, Time: 17490000000
               17510  Test stimulus is: a=124129, b=147782
Data Matched: Netlist: 18344031878,  Expected output: 18344031878, Time: 17520000000
               17540  Test stimulus is: a=367779, b=206866
Data Matched: Netlist: 76080970614,  Expected output: 76080970614, Time: 17550000000
               17570  Test stimulus is: a=899539, b=162669
Data Matched: Netlist: 146327109591,  Expected output: 146327109591, Time: 17580000000
               17600  Test stimulus is: a=807313, b=224414
Data Matched: Netlist: 181172339582,  Expected output: 181172339582, Time: 17610000000
               17630  Test stimulus is: a=892124, b=55934
Data Matched: Netlist: 49900063816,  Expected output: 49900063816, Time: 17640000000
               17660  Test stimulus is: a=1042736, b=239692
Data Matched: Netlist: 249935477312,  Expected output: 249935477312, Time: 17670000000
               17690  Test stimulus is: a=699557, b=77729
Data Matched: Netlist: 54375866053,  Expected output: 54375866053, Time: 17700000000
               17720  Test stimulus is: a=970657, b=227034
Data Matched: Netlist: 220372141338,  Expected output: 220372141338, Time: 17730000000
               17750  Test stimulus is: a=191674, b=233330
Data Matched: Netlist: 44723294420,  Expected output: 44723294420, Time: 17760000000
               17780  Test stimulus is: a=812015, b=156525
Data Matched: Netlist: 127100647875,  Expected output: 127100647875, Time: 17790000000
               17810  Test stimulus is: a=55896, b=77924
Data Matched: Netlist: 4355639904,  Expected output: 4355639904, Time: 17820000000
               17840  Test stimulus is: a=227614, b=208749
Data Matched: Netlist: 47514194886,  Expected output: 47514194886, Time: 17850000000
               17870  Test stimulus is: a=462615, b=43295
Data Matched: Netlist: 20028916425,  Expected output: 20028916425, Time: 17880000000
               17900  Test stimulus is: a=317189, b=37410
Data Matched: Netlist: 11866040490,  Expected output: 11866040490, Time: 17910000000
               17930  Test stimulus is: a=829209, b=189619
Data Matched: Netlist: 157233781371,  Expected output: 157233781371, Time: 17940000000
               17960  Test stimulus is: a=195597, b=130018
Data Matched: Netlist: 25431130746,  Expected output: 25431130746, Time: 17970000000
               17990  Test stimulus is: a=515598, b=73179
Data Matched: Netlist: 37730946042,  Expected output: 37730946042, Time: 18000000000
               18020  Test stimulus is: a=768190, b=69842
Data Matched: Netlist: 53651925980,  Expected output: 53651925980, Time: 18030000000
               18050  Test stimulus is: a=687141, b=93979
Data Matched: Netlist: 64576824039,  Expected output: 64576824039, Time: 18060000000


***Random Functionality Tests with random inputs for z_out = z_out + a*b are ended***



**** All Comparison Matched ***
Simulation Passed
- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v:69: Verilog $finish
INFO: SGT: Gate simulation for design: b_registered_input_to_output_new_primitive had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: b_registered_input_to_output_new_primitive
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_b_registered_input_to_output_new_primitive_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in archiCRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:298:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b[11] in primitive RS_DSP_MULT Ignored
tecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   40 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 18 (18 dangling, 0 constant)
Swept net(s)        : 21
Swept block(s)      : 1
Constant Pins Marked: 40
# Clean circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 159
    .input     :      38
    .output    :      78
    0-LUT      :       2
    6-LUT      :      40
    RS_DSP_MULT:       1
  Nets  : 118
    Avg Fanout:     1.4
    Max Fanout:    43.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 279
  Timing Graph Edges: 1645
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif'.

After removing unused inputs...
	total blocks: 159, total nets: 118, total inputs: 38, total outputs: 78
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     6/159       3%                            5    64 x 46    
    12/159       7%                           11    64 x 46    
    18/159      11%                           17    64 x 46    
    24/159      15%                           23    64 x 46    
    30/159      18%                           29    64 x 46    
    36/159      22%                           35    64 x 46    
    42/159      26%                           40    64 x 46    
    48/159      30%                           40    64 x 46    
    54/159      33%                           40    64 x 46    
    60/159      37%                           41    64 x 46    
    66/159      41%                           41    64 x 46    
    72/159      45%                           41    64 x 46    
    78/159      49%                           42    64 x 46    
    84/159      52%                           44    64 x 46    
    90/159      56%                           50    64 x 46    
    96/159      60%                           56    64 x 46    
   102/159      64%                           62    64 x 46    
   108/159      67%                           68    64 x 46    
   114/159      71%                           74    64 x 46    
   120/159      75%                           80    64 x 46    
   126/159      79%                           86    64 x 46    
   132/159      83%                           92    64 x 46    
   138/159      86%                           98    64 x 46    
   144/159      90%                          104    64 x 46    
   150/159      94%                          110    64 x 46    
   156/159      98%                          116    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 21
  LEs used for logic and registers    : 0
  LEs used for logic only             : 21
  LEs used for registers only         : 0

Incr Slack updates 1 in 9.04e-06 sec
Full Max Req/Worst Slack updates 1 in 3.6149e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.3087e-05 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.00 Type: clb
	Block Utilization: 0.02 Type: dsp

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        116                               0.672414                     0.327586   
       clb          3                                      1                           14   
       dsp          1                                     43                           38   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 118 nets, 118 nets not absorbed.

Netlist conversion complete.

# Packing took 0.03 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.04 seconds (max_rss 59.8 MiB, delta_rss +36.8 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 118
Netlist num_blocks: 120
Netlist EMPTY blocks: 0.
Netlist io blocks: 116.
Netlist clb blocks: 3.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 38
Netlist output pins: 78

Pb types usage...
  io               : 116
   io_output       : 78
    outpad         : 78
   io_input        : 38
    inpad          : 38
  clb              : 3
   clb_lr          : 3
    fle            : 21
     ble5          : 42
      lut5         : 42
       lut         : 42
  dsp              : 1
   dsp_lr          : 1
    RS_DSP_MULT    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		116	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		3	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.02 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 60.1 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routingCRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:298:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b[11] in primitive RS_DSP_MULT Ignored
 resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.08 seconds (max_rss 481.4 MiB, delta_rss +421.3 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.61 seconds (max_rss 481.4 MiB, delta_rss +421.3 MiB)


Flow timing analysis took 0.00262736 seconds (0.00251994 STA, 0.00010742 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 14.11 seconds (max_rss 481.4 MiB)
INFO: PAC: Design b_registered_input_to_output_new_primitive is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: b_registered_input_to_output_new_primitive
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/b_registered_input_to_output_new_primitive_post_synth.eblif --output b_registered_input_to_output_new_primitive_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/b_registered_input_to_output_new_primitive_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/config.json
	--output	b_registered_input_to_output_new_primitive_pin_loc.place

  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
        pcf_name (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/b_registered_input_to_output_new_primitive_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : b_registered_input_to_output_new_primitive_pin_loc.place
	 assign_method= in_define_order
	 usage_requirement_1 : false
	 usage_requirement_2 : true

port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/b_registered_input_to_output_new_primitive_post_synth.eblif

read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
pin_c CsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv )  num_udes_pins= 96
CReader::parse()  nr_= 5270  nc_= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 5270  num_cols= 76  start_GBOX_GPIO_row_= 367

  num_rows= 5270  num_cols= 76  start_GBOX_GPIO_row_= 367  start_CustomerInternal_row_= 0  start_MODE_col_= 14
  bcd_GBGPIO_.size()= 4840  bcd_AXI_.size()= 0


	  ***  pin_c  read_csv_file  SUCCEEDED  ***

	  has_edits : 1

create_temp_pcf() : 110144.temp_pcf.pcf
  input_idx, output_idx are indexing user_design_inputs_, user_design_outputs_
  input_idx.size()= 40  output_idx.size()= 56
--- writing pcf inputs (40)
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
--- writing pcf outputs (56)

pin_c:  PinPlacer::read_pcf()
pin_c:  current directory= /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement
PcfReader::read_pcf( 110144.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 96  has_error= false

pinc::write_dot_place() __ Creating .place file  get_param(--output) : b_registered_input_to_output_new_primitive_pin_loc.place
  input pin TRANSLATED: a[0] --> $iopadmap$a[0]
  input pin TRANSLATED: a[1] --> $iopadmap$a[1]
  input pin TRANSLATED: a[2] --> $iopadmap$a[2]
  input pin TRANSLATED: a[3] --> $iopadmap$a[3]
  input pin TRANSLATED: a[4] --> $iopadmap$a[4]
  input pin TRANSLATED: a[5] --> $iopadmap$a[5]
  input pin TRANSLATED: a[6] --> $iopadmap$a[6]
  input pin TRANSLATED: a[7] --> $iopadmap$a[7]
  input pin TRANSLATED: a[8] --> $iopadmap$a[8]
  input pin TRANSLATED: a[9] --> $iopadmap$a[9]
  input pin TRANSLATED: a[10] --> $iopadmap$a[10]
  input pin TRANSLATED: a[11] --> $iopadmap$a[11]
  input pin TRANSLATED: a[12] --> $iopadmap$a[12]
  input pin TRANSLATED: a[13] --> $iopadmap$a[13]
  input pin TRANSLATED: a[14] --> $iopadmap$a[14]
  input pin TRANSLATED: a[15] --> $iopadmap$a[15]
  input pin TRANSLATED: a[16] --> $iopadmap$a[16]
  input pin TRANSLATED: a[17] --> $iopadmap$a[17]
  input pin TRANSLATED: a[18] --> $iopadmap$a[18]
  input pin TRANSLATED: a[19] --> $iopadmap$a[19]
  input pin TRANSLATED: b[0] --> $iopadmap$b[0]
  input pin TRANSLATED: b[1] --> $iopadmap$b[1]
  input pin TRANSLATED: b[2] --> $iopadmap$b[2]
  input pin TRANSLATED: b[3] --> $iopadmap$b[3]
  input pin TRANSLATED: b[4] --> $iopadmap$b[4]
  input pin TRANSLATED: b[5] --> $iopadmap$b[5]
  input pin TRANSLATED: b[6] --> $iopadmap$b[6]
  input pin TRANSLATED: b[7] --> $iopadmap$b[7]
  input pin TRANSLATED: b[8] --> $iopadmap$b[8]
  input pin TRANSLATED: b[9] --> $iopadmap$b[9]
  input pin TRANSLATED: b[10] --> $iopadmap$b[10]
  input pin TRANSLATED: b[11] --> $iopadmap$b[11]
  input pin TRANSLATED: b[12] --> $iopadmap$b[12]
  input pin TRANSLATED: b[13] --> $iopadmap$b[13]
  input pin TRANSLATED: b[14] --> $iopadmap$b[14]
  input pin TRANSLATED: b[15] --> $iopadmap$b[15]
  input pin TRANSLATED: b[16] --> $iopadmap$b[16]
  input pin TRANSLATED: b[17] --> $iopadmap$b[17]
  input pin TRANSLATED: clk --> $iopadmap$clk
  input pin TRANSLATED: reset --> $iopadmap$reset
  output pin TRANSLATED: dly_b[0] --> $iopadmap$dly_b[0]
  output pin TRANSLATED: dly_b[1] --> $iopadmap$dly_b[1]
  output pin TRANSLATED: dly_b[2] --> $iopadmap$dly_b[2]
  output pin TRANSLATED: dly_b[3] --> $iopadmap$dly_b[3]
  output pin TRANSLATED: dly_b[4] --> $iopadmap$dly_b[4]
  output pin TRANSLATED: dly_b[5] --> $iopadmap$dly_b[5]
  output pin TRANSLATED: dly_b[6] --> $iopadmap$dly_b[6]
  output pin TRANSLATED: dly_b[7] --> $iopadmap$dly_b[7]
  output pin TRANSLATED: dly_b[8] --> $iopadmap$dly_b[8]
  output pin TRANSLATED: dly_b[9] --> $iopadmap$dly_b[9]
  output pin TRANSLATED: dly_b[10] --> $iopadmap$dly_b[10]
  output pin TRANSLATED: dly_b[11] --> $iopadmap$dly_b[11]
  output pin TRANSLATED: dly_b[12] --> $iopadmap$dly_b[12]
  output pin TRANSLATED: dly_b[13] --> $iopadmap$dly_b[13]
  output pin TRANSLATED: dly_b[14] --> $iopadmap$dly_b[14]
  output pin TRANSLATED: dly_b[15] --> $iopadmap$dly_b[15]
  output pin TRANSLATED: dly_b[16] --> $iopadmap$dly_b[16]
  output pin TRANSLATED: dly_b[17] --> $iopadmap$dly_b[17]
  output pin TRANSLATED: z_out[0] --> $iopadmap$z_out[0]
  output pin TRANSLATED: z_out[1] --> $iopadmap$z_out[1]
  output pin TRANSLATED: z_out[2] --> $iopadmap$z_out[2]
  output pin TRANSLATED: z_out[3] --> $iopadmap$z_out[3]
  output pin TRANSLATED: z_out[4] --> $iopadmap$z_out[4]
  output pin TRANSLATED: z_out[5] --> $iopadmap$z_out[5]
  output pin TRANSLATED: z_out[6] --> $iopadmap$z_out[6]
  output pin TRANSLATED: z_out[7] --> $iopadmap$z_out[7]
  output pin TRANSLATED: z_out[8] --> $iopadmap$z_out[8]
  output pin TRANSLATED: z_out[9] --> $iopadmap$z_out[9]
  output pin TRANSLATED: z_out[10] --> $iopadmap$z_out[10]
  output pin TRANSLATED: z_out[11] --> $iopadmap$z_out[11]
  output pin TRANSLATED: z_out[12] --> $iopadmap$z_out[12]
  output pin TRANSLATED: z_out[13] --> $iopadmap$z_out[13]
  output pin TRANSLATED: z_out[14] --> $iopadmap$z_out[14]
  output pin TRANSLATED: z_out[15] --> $iopadmap$z_out[15]
  output pin TRANSLATED: z_out[16] --> $iopadmap$z_out[16]
  output pin TRANSLATED: z_out[17] --> $iopadmap$z_out[17]
  output pin TRANSLATED: z_out[18] --> $iopadmap$z_out[18]
  output pin TRANSLATED: z_out[19] --> $iopadmap$z_out[19]
  output pin TRANSLATED: z_out[20] --> $iopadmap$z_out[20]
  output pin TRANSLATED: z_out[21] --> $iopadmap$z_out[21]
  output pin TRANSLATED: z_out[22] --> $iopadmap$z_out[22]
  output pin TRANSLATED: z_out[23] --> $iopadmap$z_out[23]
  output pin TRANSLATED: z_out[24] --> $iopadmap$z_out[24]
  output pin TRANSLATED: z_out[25] --> $iopadmap$z_out[25]
  output pin TRANSLATED: z_out[26] --> $iopadmap$z_out[26]
  output pin TRANSLATED: z_out[27] --> $iopadmap$z_out[27]
  output pin TRANSLATED: z_out[28] --> $iopadmap$z_out[28]
  output pin TRANSLATED: z_out[29] --> $iopadmap$z_out[29]
  output pin TRANSLATED: z_out[30] --> $iopadmap$z_out[30]
  output pin TRANSLATED: z_out[31] --> $iopadmap$z_out[31]
  output pin TRANSLATED: z_out[32] --> $iopadmap$z_out[32]
  output pin TRANSLATED: z_out[33] --> $iopadmap$z_out[33]
  output pin TRANSLATED: z_out[34] --> $iopadmap$z_out[34]
  output pin TRANSLATED: z_out[35] --> $iopadmap$z_out[35]
  output pin TRANSLATED: z_out[36] --> $iopadmap$z_out[36]
  output pin TRANSLATED: z_out[37] --> $iopadmap$z_out[37]

written 96 pins to b_registered_input_to_output_new_primitive_pin_loc.place
  min_pt_row= 373  max_pt_row= 5183

PinPlacer::map_clocks()..
PinPlacer::map_clocks() returns NOP

pin_c done:  read_and_write() succeeded.  map_clk_status= 0
======== stats:
 --> got 40 inputs and 56 outputs
  min_pt_row= 375  max_pt_row= 5185
  row0_GBOX_GPIO()= 367  row0_CustomerInternal()= 0

ROW-RECORD stats ( numRows= 5270 )
              No_dir : 710
           Input_dir : 1992
          Output_dir : 1320
         HasBoth_dir : 840
      AllEnabled_dir : 408
        #AXI = 0
       #GPIO = 50
  #GBOX_GPIO = 4840
   #inp_colm A2F = 1815
   #out_colm F2A = 3355
======== end stats.
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --place --fix_clusters b_registered_input_to_output_new_primitive_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --place --fix_clusters b_registered_input_to_output_new_primitive_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_b_registered_input_to_output_new_primitive_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'b_registered_input_to_output_new_primitive_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: b_registered_input_to_output_new_primitive_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:298:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b[11] in primitive RS_DSP_MULT Ignored
o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   40 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 18 (18 dangling, 0 constant)
Swept net(s)        : 21
Swept block(s)      : 1
Constant Pins Marked: 40
# Clean circuit took 0.00 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 159
    .input     :      38
    .output    :      78
    0-LUT      :       2
    6-LUT      :      40
    RS_DSP_MULT:       1
  Nets  : 118
    Avg Fanout:     1.4
    Max Fanout:    43.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 279
  Timing Graph Edges: 1645
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.04 seconds (max_rss 58.9 MiB, delta_rss +35.8 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 118
Netlist num_blocks: 120
Netlist EMPTY blocks: 0.
Netlist io blocks: 116.
Netlist clb blocks: 3.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 38
Netlist output pins: 78

Pb types usage...
  io               : 116
   io_output       : 78
    outpad         : 78
   io_input        : 38
    inpad          : 38
  clb              : 3
   clb_lr          : 3
    fle            : 21
     ble5          : 42
      lut5         : 42
       lut         : 42
  dsp              : 1
   dsp_lr          : 1
    RS_DSP_MULT    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		116	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		3	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.02 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.30 seconds (max_rss 482.6 MiB, delta_rss +423.5 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.95 seconds (max_rss 482.6 MiB, delta_rss +423.5 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 30.80 seconds (max_rss 482.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.10 seconds (max_rss 482.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 30.90 seconds (max_rss 482.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,45) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,45) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,45) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,45) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,45) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,45) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,45) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,45) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,45) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,45) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,45) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (12,45) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (13,45) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (14,45) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (15,45) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (16,45) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (17,45) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (18,45) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (19,45) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (20,45) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (21,45) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (22,45) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (23,45) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (24,45) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (25,45) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (26,45) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (27,45) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (1,1) and (28,45) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (1,1) and (29,45) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (1,1) and (30,45) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (1,1) and (31,45) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (1,1) and (32,45) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (1,1) and (33,45) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (1,1) and (34,45) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (1,1) and (35,45) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (1,1) and (36,45) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (1,1) and (37,45) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (1,1) and (38,45) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (1,1) and (39,45) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (1,1) and (40,45) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (1,1) and (41,45) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (1,1) and (42,45) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (1,1) and (43,45) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (1,1) and (44,45) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (1,1) and (45,45) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (1,1) and (46,45) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (1,1) and (47,45) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (1,1) and (48,45) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (1,1) and (49,45) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (1,1) and (50,45) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (1,1) and (51,45) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (1,1) and (52,45) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (1,1) and (53,45) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (1,1) and (54,45) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (1,1) and (55,45) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (1,1) and (56,45) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (1,1) and (57,45) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (1,1) and (58,45) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (1,1) and (59,45) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (1,1) and (60,45) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (1,1) and (61,45) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (1,1) and (62,45) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (1,1) and (63,1) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (1,1) and (63,2) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (1,1) and (63,3) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (1,1) and (63,4) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (1,1) and (63,5) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (1,1) and (63,6) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (1,1) and (63,7) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (1,1) and (63,8) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (1,1) and (63,9) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (1,1) and (63,10) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (1,1) and (63,11) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (1,1) and (63,12) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (1,1) and (63,13) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (1,1) and (63,14) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (1,1) and (63,15) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (1,1) and (63,16) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (1,1) and (63,17) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (1,1) and (63,18) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (1,1) and (63,19) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (1,1) and (63,20) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (1,1) and (63,21) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (1,1) and (63,22) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (1,1) and (63,23) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (1,1) and (63,24) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (1,1) and (63,25) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (1,1) and (63,26) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (1,1) and (63,27) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (1,1) and (63,28) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (1,1) and (63,29) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (1,1) and (63,30) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (1,1) and (63,31) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (1,1) and (63,32) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (1,1) and (63,33) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (1,1) and (63,34) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (1,1) and (63,35) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (1,1) and (63,36) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (1,1) and (63,37) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (1,1) and (63,38) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (1,1) and (63,39) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (1,1) and (63,40) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (1,1) and (63,41) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (1,1) and (63,42) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (1,1) and (63,43) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (1,1) and (63,44) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (1,1) and (63,45) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (4,4) and (4,45) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (4,4) and (5,45) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (4,4) and (6,45) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (4,4) and (7,45) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (4,4) and (8,45) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (4,4) and (9,45) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (4,4) and (10,45) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (4,4) and (11,45) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (4,4) and (12,45) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (4,4) and (13,45) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (4,4) and (14,45) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (4,4) and (15,45) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (4,4) and (16,45) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (4,4) and (17,45) to characterize delay (setting to inf)
Warning 306: Unable to route between blocks at (4,4) and (18,45) to characterize delay (setting to inf)
Warning 307: Unable to route between blocks at (4,4) and (19,45) to characterize delay (setting to inf)
Warning 308: Unable to route between blocks at (4,4) and (20,45) to characterize delay (setting to inf)
Warning 309: Unable to route between blocks at (4,4) and (21,45) to characterize delay (setting to inf)
Warning 310: Unable to route between blocks at (4,4) and (22,45) to characterize delay (setting to inf)
Warning 311: Unable to route between blocks at (4,4) and (23,45) to characterize delay (setting to inf)
Warning 312: Unable to route between blocks at (4,4) and (24,45) to characterize delay (setting to inf)
Warning 313: Unable to route between blocks at (4,4) and (25,45) to characterize delay (setting to inf)
Warning 314: Unable to route between blocks at (4,4) and (26,45) to characterize delay (setting to inf)
Warning 315: Unable to route between blocks at (4,4) and (27,45) to characterize delay (setting to inf)
Warning 316: Unable to route between blocks at (4,4) and (28,45) to characterize delay (setting to inf)
Warning 317: Unable to route between blocks at (4,4) and (29,45) to characterize delay (setting to inf)
Warning 318: Unable to route between blocks at (4,4) and (30,45) to characterize delay (setting to inf)
Warning 319: Unable to route between blocks at (4,4) and (31,45) to characterize delay (setting to inf)
Warning 320: Unable to route between blocks at (4,4) and (32,45) to characterize delay (setting to inf)
Warning 321: Unable to route between blocks at (4,4) and (33,45) to characterize delay (setting to inf)
Warning 322: Unable to route between blocks at (4,4) and (34,45) to characterize delay (setting to inf)
Warning 323: Unable to route between blocks at (4,4) and (35,45) to characterize delay (setting to inf)
Warning 324: Unable to route between blocks at (4,4) and (36,45) to characterize delay (setting to inf)
Warning 325: Unable to route between blocks at (4,4) and (37,45) to characterize delay (setting to inf)
Warning 326: Unable to route between blocks at (4,4) and (38,45) to characterize delay (setting to inf)
Warning 327: Unable to route between blocks at (4,4) and (39,45) to characterize delay (setting to inf)
Warning 328: Unable to route between blocks at (4,4) and (40,45) to characterize delay (setting to inf)
Warning 329: Unable to route between blocks at (4,4) and (41,45) to characterize delay (setting to inf)
Warning 330: Unable to route between blocks at (4,4) and (42,45) to characterize delay (setting to inf)
Warning 331: Unable to route between blocks at (4,4) and (43,45) to characterize delay (setting to inf)
Warning 332: Unable to route between blocks at (4,4) and (44,45) to characterize delay (setting to inf)
Warning 333: Unable to route between blocks at (4,4) and (45,45) to characterize delay (setting to inf)
Warning 334: Unable to route between blocks at (4,4) and (46,45) to characterize delay (setting to inf)
Warning 335: Unable to route between blocks at (4,4) and (47,45) to characterize delay (setting to inf)
Warning 336: Unable to route between blocks at (4,4) and (48,45) to characterize delay (setting to inf)
Warning 337: Unable to route between blocks at (4,4) and (49,45) to characterize delay (setting to inf)
Warning 338: Unable to route between blocks at (4,4) and (50,45) to characterize delay (setting to inf)
Warning 339: Unable to route between blocks at (4,4) and (51,45) to characterize delay (setting to inf)
Warning 340: Unable to route between blocks at (4,4) and (52,45) to characterize delay (setting to inf)
Warning 341: Unable to route between blocks at (4,4) and (53,45) to characterize delay (setting to inf)
Warning 342: Unable to route between blocks at (4,4) and (54,45) to characterize delay (setting to inf)
Warning 343: Unable to route between blocks at (4,4) and (55,45) to characterize delay (setting to inf)
Warning 344: Unable to route between blocks at (4,4) and (56,45) to characterize delay (setting to inf)
Warning 345: Unable to route between blocks at (4,4) and (57,45) to characterize delay (setting to inf)
Warning 346: Unable to route between blocks at (4,4) and (58,45) to characterize delay (setting to inf)
Warning 347: Unable to route between blocks at (4,4) and (59,45) to characterize delay (setting to inf)
Warning 348: Unable to route between blocks at (4,4) and (60,45) to characterize delay (setting to inf)
Warning 349: Unable to route between blocks at (4,4) and (61,45) to characterize delay (setting to inf)
Warning 350: Unable to route between blocks at (4,4) and (62,45) to characterize delay (setting to inf)
Warning 351: Unable to route between blocks at (4,4) and (63,4) to characterize delay (setting to inf)
Warning 352: Unable to route between blocks at (4,4) and (63,5) to characterize delay (setting to inf)
Warning 353: Unable to route between blocks at (4,4) and (63,6) to characterize delay (setting to inf)
Warning 354: Unable to route between blocks at (4,4) and (63,7) to characterize delay (setting to inf)
Warning 355: Unable to route between blocks at (4,4) and (63,8) to characterize delay (setting to inf)
Warning 356: Unable to route between blocks at (4,4) and (63,9) to characterize delay (setting to inf)
Warning 357: Unable to route between blocks at (4,4) and (63,10) to characterize delay (setting to inf)
Warning 358: Unable to route between blocks at (4,4) and (63,11) to characterize delay (setting to inf)
Warning 359: Unable to route between blocks at (4,4) and (63,12) to characterize delay (setting to inf)
Warning 360: Unable to route between blocks at (4,4) and (63,13) to characterize delay (setting to inf)
Warning 361: Unable to route between blocks at (4,4) and (63,14) to characterize delay (setting to inf)
Warning 362: Unable to route between blocks at (4,4) and (63,15) to characterize delay (setting to inf)
Warning 363: Unable to route between blocks at (4,4) and (63,16) to characterize delay (setting to inf)
Warning 364: Unable to route between blocks at (4,4) and (63,17) to characterize delay (setting to inf)
Warning 365: Unable to route between blocks at (4,4) and (63,18) to characterize delay (setting to inf)
Warning 366: Unable to route between blocks at (4,4) and (63,19) to characterize delay (setting to inf)
Warning 367: Unable to route between blocks at (4,4) and (63,20) to characterize delay (setting to inf)
Warning 368: Unable to route between blocks at (4,4) and (63,21) to characterize delay (setting to inf)
Warning 369: Unable to route between blocks at (4,4) and (63,22) to characterize delay (setting to inf)
Warning 370: Unable to route between blocks at (4,4) and (63,23) to characterize delay (setting to inf)
Warning 371: Unable to route between blocks at (4,4) and (63,24) to characterize delay (setting to inf)
Warning 372: Unable to route between blocks at (4,4) and (63,25) to characterize delay (setting to inf)
Warning 373: Unable to route between blocks at (4,4) and (63,26) to characterize delay (setting to inf)
Warning 374: Unable to route between blocks at (4,4) and (63,27) to characterize delay (setting to inf)
Warning 375: Unable to route between blocks at (4,4) and (63,28) to characterize delay (setting to inf)
Warning 376: Unable to route between blocks at (4,4) and (63,29) to characterize delay (setting to inf)
Warning 377: Unable to route between blocks at (4,4) and (63,30) to characterize delay (setting to inf)
Warning 378: Unable to route between blocks at (4,4) and (63,31) to characterize delay (setting to inf)
Warning 379: Unable to route between blocks at (4,4) and (63,32) to characterize delay (setting to inf)
Warning 380: Unable to route between blocks at (4,4) and (63,33) to characterize delay (setting to inf)
Warning 381: Unable to route between blocks at (4,4) and (63,34) to characterize delay (setting to inf)
Warning 382: Unable to route between blocks at (4,4) and (63,35) to characterize delay (setting to inf)
Warning 383: Unable to route between blocks at (4,4) and (63,36) to characterize delay (setting to inf)
Warning 384: Unable to route between blocks at (4,4) and (63,37) to characterize delay (setting to inf)
Warning 385: Unable to route between blocks at (4,4) and (63,38) to characterize delay (setting to inf)
Warning 386: Unable to route between blocks at (4,4) and (63,39) to characterize delay (setting to inf)
Warning 387: Unable to route between blocks at (4,4) and (63,40) to characterize delay (setting to inf)
Warning 388: Unable to route between blocks at (4,4) and (63,41) to characterize delay (setting to inf)
Warning 389: Unable to route between blocks at (4,4) and (63,42) to characterize delay (setting to inf)
Warning 390: Unable to route between blocks at (4,4) and (63,43) to characterize delay (setting to inf)
Warning 391: Unable to route between blocks at (4,4) and (63,44) to characterize delay (setting to inf)
Warning 392: Unable to route between blocks at (4,4) and (63,45) to characterize delay (setting to inf)
Warning 393: Unable to route between blocks at (60,42) and (0,0) to characterize delay (setting to inf)
Warning 394: Unable to route between blocks at (60,42) and (0,1) to characterize delay (setting to inf)
Warning 395: Unable to route between blocks at (60,42) and (0,2) to characterize delay (setting to inf)
Warning 396: Unable to route between blocks at (60,42) and (0,3) to characterize delay (setting to inf)
Warning 397: Unable to route between blocks at (60,42) and (0,4) to characterize delay (setting to inf)
Warning 398: Unable to route between blocks at (60,42) and (0,5) to characterize delay (setting to inf)
Warning 399: Unable to route between blocks at (60,42) and (0,6) to characterize delay (setting to inf)
Warning 400: Unable to route between blocks at (60,42) and (0,7) to characterize delay (setting to inf)
Warning 401: Unable to route between blocks at (60,42) and (0,8) to characterize delay (setting to inf)
Warning 402: Unable to route between blocks at (60,42) and (0,9) to characterize delay (setting to inf)
Warning 403: Unable to route between blocks at (60,42) and (0,10) to characterize delay (setting to inf)
Warning 404: Unable to route between blocks at (60,42) and (0,11) to characterize delay (setting to inf)
Warning 405: Unable to route between blocks at (60,42) and (0,12) to characterize delay (setting to inf)
Warning 406: Unable to route between blocks at (60,42) and (0,13) to characterize delay (setting to inf)
Warning 407: Unable to route between blocks at (60,42) and (0,14) to characterize delay (setting to inf)
Warning 408: Unable to route between blocks at (60,42) and (0,15) to characterize delay (setting to inf)
Warning 409: Unable to route between blocks at (60,42) and (0,16) to characterize delay (setting to inf)
Warning 410: Unable to route between blocks at (60,42) and (0,17) to characterize delay (setting to inf)
Warning 411: Unable to route between blocks at (60,42) and (0,18) to characterize delay (setting to inf)
Warning 412: Unable to route between blocks at (60,42) and (0,19) to characterize delay (setting to inf)
Warning 413: Unable to route between blocks at (60,42) and (0,20) to characterize delay (setting to inf)
Warning 414: Unable to route between blocks at (60,42) and (0,21) to characterize delay (setting to inf)
Warning 415: Unable to route between blocks at (60,42) and (0,22) to characterize delay (setting to inf)
Warning 416: Unable to route between blocks at (60,42) and (0,23) to characterize delay (setting to inf)
Warning 417: Unable to route between blocks at (60,42) and (0,24) to characterize delay (setting to inf)
Warning 418: Unable to route between blocks at (60,42) and (0,25) to characterize delay (setting to inf)
Warning 419: Unable to route between blocks at (60,42) and (0,26) to characterize delay (setting to inf)
Warning 420: Unable to route between blocks at (60,42) and (0,27) to characterize delay (setting to inf)
Warning 421: Unable to route between blocks at (60,42) and (0,28) to characterize delay (setting to inf)
Warning 422: Unable to route between blocks at (60,42) and (0,29) to characterize delay (setting to inf)
Warning 423: Unable to route between blocks at (60,42) and (0,30) to characterize delay (setting to inf)
Warning 424: Unable to route between blocks at (60,42) and (0,31) to characterize delay (setting to inf)
Warning 425: Unable to route between blocks at (60,42) and (0,32) to characterize delay (setting to inf)
Warning 426: Unable to route between blocks at (60,42) and (0,33) to characterize delay (setting to inf)
Warning 427: Unable to route between blocks at (60,42) and (0,34) to characterize delay (setting to inf)
Warning 428: Unable to route between blocks at (60,42) and (0,35) to characterize delay (setting to inf)
Warning 429: Unable to route between blocks at (60,42) and (0,36) to characterize delay (setting to inf)
Warning 430: Unable to route between blocks at (60,42) and (0,37) to characterize delay (setting to inf)
Warning 431: Unable to route between blocks at (60,42) and (0,38) to characterize delay (setting to inf)
Warning 432: Unable to route between blocks at (60,42) and (0,39) to characterize delay (setting to inf)
Warning 433: Unable to route between blocks at (60,42) and (0,40) to characterize delay (setting to inf)
Warning 434: Unable to route between blocks at (60,42) and (0,41) to characterize delay (setting to inf)
Warning 435: Unable to route between blocks at (60,42) and (0,42) to characterize delay (setting to inf)
Warning 436: Unable to route between blocks at (60,42) and (1,0) to characterize delay (setting to inf)
Warning 437: Unable to route between blocks at (60,42) and (2,0) to characterize delay (setting to inf)
Warning 438: Unable to route between blocks at (60,42) and (3,0) to characterize delay (setting to inf)
Warning 439: Unable to route between blocks at (60,42) and (4,0) to characterize delay (setting to inf)
Warning 440: Unable to route between blocks at (60,42) and (5,0) to characterize delay (setting to inf)
Warning 441: Unable to route between blocks at (60,42) and (6,0) to characterize delay (setting to inf)
Warning 442: Unable to route between blocks at (60,42) and (7,0) to characterize delay (setting to inf)
Warning 443: Unable to route between blocks at (60,42) and (8,0) to characterize delay (setting to inf)
Warning 444: Unable to route between blocks at (60,42) and (9,0) to characterize delay (setting to inf)
Warning 445: Unable to route between blocks at (60,42) and (10,0) to characterize delay (setting to inf)
Warning 446: Unable to route between blocks at (60,42) and (11,0) to characterize delay (setting to inf)
Warning 447: Unable to route between blocks at (60,42) and (12,0) to characterize delay (setting to inf)
Warning 448: Unable to route between blocks at (60,42) and (13,0) to characterize delay (setting to inf)
Warning 449: Unable to route between blocks at (60,42) and (14,0) to characterize delay (setting to inf)
Warning 450: Unable to route between blocks at (60,42) and (15,0) to characterize delay (setting to inf)
Warning 451: Unable to route between blocks at (60,42) and (16,0) to characterize delay (setting to inf)
Warning 452: Unable to route between blocks at (60,42) and (17,0) to characterize delay (setting to inf)
Warning 453: Unable to route between blocks at (60,42) and (18,0) to characterize delay (setting to inf)
Warning 454: Unable to route between blocks at (60,42) and (19,0) to characterize delay (setting to inf)
Warning 455: Unable to route between blocks at (60,42) and (20,0) to characterize delay (setting to inf)
Warning 456: Unable to route between blocks at (60,42) and (21,0) to characterize delay (setting to inf)
Warning 457: Unable to route between blocks at (60,42) and (22,0) to characterize delay (setting to inf)
Warning 458: Unable to route between blocks at (60,42) and (23,0) to characterize delay (setting to inf)
Warning 459: Unable to route between blocks at (60,42) and (24,0) to characterize delay (setting to inf)
Warning 460: Unable to route between blocks at (60,42) and (25,0) to characterize delay (setting to inf)
Warning 461: Unable to route between blocks at (60,42) and (26,0) to characterize delay (setting to inf)
Warning 462: Unable to route between blocks at (60,42) and (27,0) to characterize delay (setting to inf)
Warning 463: Unable to route between blocks at (60,42) and (28,0) to characterize delay (setting to inf)
Warning 464: Unable to route between blocks at (60,42) and (29,0) to characterize delay (setting to inf)
Warning 465: Unable to route between blocks at (60,42) and (30,0) to characterize delay (setting to inf)
Warning 466: Unable to route between blocks at (60,42) and (31,0) to characterize delay (setting to inf)
Warning 467: Unable to route between blocks at (60,42) and (32,0) to characterize delay (setting to inf)
Warning 468: Unable to route between blocks at (60,42) and (33,0) to characterize delay (setting to inf)
Warning 469: Unable to route between blocks at (60,42) and (34,0) to characterize delay (setting to inf)
Warning 470: Unable to route between blocks at (60,42) and (35,0) to characterize delay (setting to inf)
Warning 471: Unable to route between blocks at (60,42) and (36,0) to characterize delay (setting to inf)
Warning 472: Unable to route between blocks at (60,42) and (37,0) to characterize delay (setting to inf)
Warning 473: Unable to route between blocks at (60,42) and (38,0) to characterize delay (setting to inf)
Warning 474: Unable to route between blocks at (60,42) and (39,0) to characterize delay (setting to inf)
Warning 475: Unable to route between blocks at (60,42) and (40,0) to characterize delay (setting to inf)
Warning 476: Unable to route between blocks at (60,42) and (41,0) to characterize delay (setting to inf)
Warning 477: Unable to route between blocks at (60,42) and (42,0) to characterize delay (setting to inf)
Warning 478: Unable to route between blocks at (60,42) and (43,0) to characterize delay (setting to inf)
Warning 479: Unable to route between blocks at (60,42) and (44,0) to characterize delay (setting to inf)
Warning 480: Unable to route between blocks at (60,42) and (45,0) to characterize delay (setting to inf)
Warning 481: Unable to route between blocks at (60,42) and (46,0) to characterize delay (setting to inf)
Warning 482: Unable to route between blocks at (60,42) and (47,0) to characterize delay (setting to inf)
Warning 483: Unable to route between blocks at (60,42) and (48,0) to characterize delay (setting to inf)
Warning 484: Unable to route between blocks at (60,42) and (49,0) to characterize delay (setting to inf)
Warning 485: Unable to route between blocks at (60,42) and (50,0) to characterize delay (setting to inf)
Warning 486: Unable to route between blocks at (60,42) and (51,0) to characterize delay (setting to inf)
Warning 487: Unable to route between blocks at (60,42) and (52,0) to characterize delay (setting to inf)
Warning 488: Unable to route between blocks at (60,42) and (53,0) to characterize delay (setting to inf)
Warning 489: Unable to route between blocks at (60,42) and (54,0) to characterize delay (setting to inf)
Warning 490: Unable to route between blocks at (60,42) and (55,0) to characterize delay (setting to inf)
Warning 491: Unable to route between blocks at (60,42) and (56,0) to characterize delay (setting to inf)
Warning 492: Unable to route between blocks at (60,42) and (57,0) to characterize delay (setting to inf)
Warning 493: Unable to route between blocks at (60,42) and (58,0) to characterize delay (setting to inf)
Warning 494: Unable to route between blocks at (60,42) and (59,0) to characterize delay (setting to inf)
Warning 495: Unable to route between blocks at (60,42) and (60,0) to characterize delay (setting to inf)
Warning 496: Unable to route between blocks at (60,4) and (0,4) to characterize delay (setting to inf)
Warning 497: Unable to route between blocks at (60,4) and (0,5) to characterize delay (setting to inf)
Warning 498: Unable to route between blocks at (60,4) and (0,6) to characterize delay (setting to inf)
Warning 499: Unable to route between blocks at (60,4) and (0,7) to characterize delay (setting to inf)
Warning 500: Unable to route between blocks at (60,4) and (0,8) to characterize delay (setting to inf)
Warning 501: Unable to route between blocks at (60,4) and (0,9) to characterize delay (setting to inf)
Warning 502: Unable to route between blocks at (60,4) and (0,10) to characterize delay (setting to inf)
Warning 503: Unable to route between blocks at (60,4) and (0,11) to characterize delay (setting to inf)
Warning 504: Unable to route between blocks at (60,4) and (0,12) to characterize delay (setting to inf)
Warning 505: Unable to route between blocks at (60,4) and (0,13) to characterize delay (setting to inf)
Warning 506: Unable to route between blocks at (60,4) and (0,14) to characterize delay (setting to inf)
Warning 507: Unable to route between blocks at (60,4) and (0,15) to characterize delay (setting to inf)
Warning 508: Unable to route between blocks at (60,4) and (0,16) to characterize delay (setting to inf)
Warning 509: Unable to route between blocks at (60,4) and (0,17) to characterize delay (setting to inf)
Warning 510: Unable to route between blocks at (60,4) and (0,18) to characterize delay (setting to inf)
Warning 511: Unable to route between blocks at (60,4) and (0,19) to characterize delay (setting to inf)
Warning 512: Unable to route between blocks at (60,4) and (0,20) to characterize delay (setting to inf)
Warning 513: Unable to route between blocks at (60,4) and (0,21) to characterize delay (setting to inf)
Warning 514: Unable to route between blocks at (60,4) and (0,22) to characterize delay (setting to inf)
Warning 515: Unable to route between blocks at (60,4) and (0,23) to characterize delay (setting to inf)
Warning 516: Unable to route between blocks at (60,4) and (0,24) to characterize delay (setting to inf)
Warning 517: Unable to route between blocks at (60,4) and (0,25) to characterize delay (setting to inf)
Warning 518: Unable to route between blocks at (60,4) and (0,26) to characterize delay (setting to inf)
Warning 519: Unable to route between blocks at (60,4) and (0,27) to characterize delay (setting to inf)
Warning 520: Unable to route between blocks at (60,4) and (0,28) to characterize delay (setting to inf)
Warning 521: Unable to route between blocks at (60,4) and (0,29) to characterize delay (setting to inf)
Warning 522: Unable to route between blocks at (60,4) and (0,30) to characterize delay (setting to inf)
Warning 523: Unable to route between blocks at (60,4) and (0,31) to characterize delay (setting to inf)
Warning 524: Unable to route between blocks at (60,4) and (0,32) to characterize delay (setting to inf)
Warning 525: Unable to route between blocks at (60,4) and (0,33) to characterize delay (setting to inf)
Warning 526: Unable to route between blocks at (60,4) and (0,34) to characterize delay (setting to inf)
Warning 527: Unable to route between blocks at (60,4) and (0,35) to characterize delay (setting to inf)
Warning 528: Unable to route between blocks at (60,4) and (0,36) to characterize delay (setting to inf)
Warning 529: Unable to route between blocks at (60,4) and (0,37) to characterize delay (setting to inf)
Warning 530: Unable to route between blocks at (60,4) and (0,38) to characterize delay (setting to inf)
Warning 531: Unable to route between blocks at (60,4) and (0,39) to characterize delay (setting to inf)
Warning 532: Unable to route between blocks at (60,4) and (0,40) to characterize delay (setting to inf)
Warning 533: Unable to route between blocks at (60,4) and (0,41) to characterize delay (setting to inf)
Warning 534: Unable to route between blocks at (60,4) and (0,42) to characterize delay (setting to inf)
Warning 535: Unable to route between blocks at (60,4) and (0,43) to characterize delay (setting to inf)
Warning 536: Unable to route between blocks at (60,4) and (0,44) to characterize delay (setting to inf)
Warning 537: Unable to route between blocks at (60,4) and (0,45) to characterize delay (setting to inf)
Warning 538: Unable to route between blocks at (60,4) and (1,45) to characterize delay (setting to inf)
Warning 539: Unable to route between blocks at (60,4) and (2,45) to characterize delay (setting to inf)
Warning 540: Unable to route between blocks at (60,4) and (3,45) to characterize delay (setting to inf)
Warning 541: Unable to route between blocks at (60,4) and (4,45) to characterize delay (setting to inf)
Warning 542: Unable to route between blocks at (60,4) and (5,45) to characterize delay (setting to inf)
Warning 543: Unable to route between blocks at (60,4) and (6,45) to characterize delay (setting to inf)
Warning 544: Unable to route between blocks at (60,4) and (7,45) to characterize delay (setting to inf)
Warning 545: Unable to route between blocks at (60,4) and (8,45) to characterize delay (setting to inf)
Warning 546: Unable to route between blocks at (60,4) and (9,45) to characterize delay (setting to inf)
Warning 547: Unable to route between blocks at (60,4) and (10,45) to characterize delay (setting to inf)
Warning 548: Unable to route between blocks at (60,4) and (11,45) to characterize delay (setting to inf)
Warning 549: Unable to route between blocks at (60,4) and (12,45) to characterize delay (setting to inf)
Warning 550: Unable to route between blocks at (60,4) and (13,45) to characterize delay (setting to inf)
Warning 551: Unable to route between blocks at (60,4) and (14,45) to characterize delay (setting to inf)
Warning 552: Unable to route between blocks at (60,4) and (15,45) to characterize delay (setting to inf)
Warning 553: Unable to route between blocks at (60,4) and (16,45) to characterize delay (setting to inf)
Warning 554: Unable to route between blocks at (60,4) and (17,45) to characterize delay (setting to inf)
Warning 555: Unable to route between blocks at (60,4) and (18,45) to characterize delay (setting to inf)
Warning 556: Unable to route between blocks at (60,4) and (19,45) to characterize delay (setting to inf)
Warning 557: Unable to route between blocks at (60,4) and (20,45) to characterize delay (setting to inf)
Warning 558: Unable to route between blocks at (60,4) and (21,45) to characterize delay (setting to inf)
Warning 559: Unable to route between blocks at (60,4) and (22,45) to characterize delay (setting to inf)
Warning 560: Unable to route between blocks at (60,4) and (23,45) to characterize delay (setting to inf)
Warning 561: Unable to route between blocks at (60,4) and (24,45) to characterize delay (setting to inf)
Warning 562: Unable to route between blocks at (60,4) and (25,45) to characterize delay (setting to inf)
Warning 563: Unable to route between blocks at (60,4) and (26,45) to characterize delay (setting to inf)
Warning 564: Unable to route between blocks at (60,4) and (27,45) to characterize delay (setting to inf)
Warning 565: Unable to route between blocks at (60,4) and (28,45) to characterize delay (setting to inf)
Warning 566: Unable to route between blocks at (60,4) and (29,45) to characterize delay (setting to inf)
Warning 567: Unable to route between blocks at (60,4) and (30,45) to characterize delay (setting to inf)
Warning 568: Unable to route between blocks at (60,4) and (31,45) to characterize delay (setting to inf)
Warning 569: Unable to route between blocks at (60,4) and (32,45) to characterize delay (setting to inf)
Warning 570: Unable to route between blocks at (60,4) and (33,45) to characterize delay (setting to inf)
Warning 571: Unable to route between blocks at (60,4) and (34,45) to characterize delay (setting to inf)
Warning 572: Unable to route between blocks at (60,4) and (35,45) to characterize delay (setting to inf)
Warning 573: Unable to route between blocks at (60,4) and (36,45) to characterize delay (setting to inf)
Warning 574: Unable to route between blocks at (60,4) and (37,45) to characterize delay (setting to inf)
Warning 575: Unable to route between blocks at (60,4) and (38,45) to characterize delay (setting to inf)
Warning 576: Unable to route between blocks at (60,4) and (39,45) to characterize delay (setting to inf)
Warning 577: Unable to route between blocks at (60,4) and (40,45) to characterize delay (setting to inf)
Warning 578: Unable to route between blocks at (60,4) and (41,45) to characterize delay (setting to inf)
Warning 579: Unable to route between blocks at (60,4) and (42,45) to characterize delay (setting to inf)
Warning 580: Unable to route between blocks at (60,4) and (43,45) to characterize delay (setting to inf)
Warning 581: Unable to route between blocks at (60,4) and (44,45) to characterize delay (setting to inf)
Warning 582: Unable to route between blocks at (60,4) and (45,45) to characterize delay (setting to inf)
Warning 583: Unable to route between blocks at (60,4) and (46,45) to characterize delay (setting to inf)
Warning 584: Unable to route between blocks at (60,4) and (47,45) to characterize delay (setting to inf)
Warning 585: Unable to route between blocks at (60,4) and (48,45) to characterize delay (setting to inf)
Warning 586: Unable to route between blocks at (60,4) and (49,45) to characterize delay (setting to inf)
Warning 587: Unable to route between blocks at (60,4) and (50,45) to characterize delay (setting to inf)
Warning 588: Unable to route between blocks at (60,4) and (51,45) to characterize delay (setting to inf)
Warning 589: Unable to route between blocks at (60,4) and (52,45) to characterize delay (setting to inf)
Warning 590: Unable to route between blocks at (60,4) and (53,45) to characterize delay (setting to inf)
Warning 591: Unable to route between blocks at (60,4) and (54,45) to characterize delay (setting to inf)
Warning 592: Unable to route between blocks at (60,4) and (55,45) to characterize delay (setting to inf)
Warning 593: Unable to route between blocks at (60,4) and (56,45) to characterize delay (setting to inf)
Warning 594: Unable to route between blocks at (60,4) and (57,45) to characterize delay (setting to inf)
Warning 595: Unable to route between blocks at (60,4) and (58,45) to characterize delay (setting to inf)
Warning 596: Unable to route between blocks at (60,4) and (59,45) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (60,4) and (60,45) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (4,42) and (4,0) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (4,42) and (5,0) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (4,42) and (6,0) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (4,42) and (7,0) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (4,42) and (8,0) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (4,42) and (9,0) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (4,42) and (10,0) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (4,42) and (11,0) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (4,42) and (12,0) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (4,42) and (13,0) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (4,42) and (14,0) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (4,42) and (15,0) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (4,42) and (16,0) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (4,42) and (17,0) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (4,42) and (18,0) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (4,42) and (19,0) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (4,42) and (20,0) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (4,42) and (21,0) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (4,42) and (22,0) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (4,42) and (23,0) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (4,42) and (24,0) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (4,42) and (25,0) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (4,42) and (26,0) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (4,42) and (27,0) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (4,42) and (28,0) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (4,42) and (29,0) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (4,42) and (30,0) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (4,42) and (31,0) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (4,42) and (32,0) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (4,42) and (33,0) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (4,42) and (34,0) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (4,42) and (35,0) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (4,42) and (36,0) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (4,42) and (37,0) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (4,42) and (38,0) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (4,42) and (39,0) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (4,42) and (40,0) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (4,42) and (41,0) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (4,42) and (42,0) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (4,42) and (43,0) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (4,42) and (44,0) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (4,42) and (45,0) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (4,42) and (46,0) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (4,42) and (47,0) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (4,42) and (48,0) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (4,42) and (49,0) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (4,42) and (50,0) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (4,42) and (51,0) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (4,42) and (52,0) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (4,42) and (53,0) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (4,42) and (54,0) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (4,42) and (55,0) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (4,42) and (56,0) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (4,42) and (57,0) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (4,42) and (58,0) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (4,42) and (59,0) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (4,42) and (60,0) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (4,42) and (61,0) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (4,42) and (62,0) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (4,42) and (63,0) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (4,42) and (63,1) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (4,42) and (63,2) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (4,42) and (63,3) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (4,42) and (63,4) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (4,42) and (63,5) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (4,42) and (63,6) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (4,42) and (63,7) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (4,42) and (63,8) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (4,42) and (63,9) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (4,42) and (63,10) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (4,42) and (63,11) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (4,42) and (63,12) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (4,42) and (63,13) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (4,42) and (63,14) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (4,42) and (63,15) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (4,42) and (63,16) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (4,42) and (63,17) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (4,42) and (63,18) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (4,42) and (63,19) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (4,42) and (63,20) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (4,42) and (63,21) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (4,42) and (63,22) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (4,42) and (63,23) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (4,42) and (63,24) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (4,42) and (63,25) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (4,42) and (63,26) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (4,42) and (63,27) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (4,42) and (63,28) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (4,42) and (63,29) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (4,42) and (63,30) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (4,42) and (63,31) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (4,42) and (63,32) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (4,42) and (63,33) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (4,42) and (63,34) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (4,42) and (63,35) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (4,42) and (63,36) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (4,42) and (63,37) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (4,42) and (63,38) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (4,42) and (63,39) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (4,42) and (63,40) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (4,42) and (63,41) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (4,42) and (63,42) to characterize delay (setting to inf)
## Computing delta delays took 37.33 seconds (max_rss 482.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 37.36 seconds (max_rss 482.6 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading b_registered_input_to_output_new_primitive_pin_loc.place.

Warning 700: Block $iopadmap$clk has an invalid name and it is going to be skipped.
Warning 701: Block $iopadmap$reset has an invalid name and it is going to be skipped.
Warning 702: Block out:$iopadmap$dly_b[0] has an invalid name and it is going to be skipped.
Warning 703: Block out:$iopadmap$dly_b[1] has an invalid name and it is going to be skipped.
Warning 704: Block out:$iopadmap$dly_b[2] has an invalid name and it is going to be skipped.
Warning 705: Block out:$iopadmap$dly_b[3] has an invalid name and it is going to be skipped.
Warning 706: Block out:$iopadmap$dly_b[4] has an invalid name and it is going to be skipped.
Warning 707: Block out:$iopadmap$dly_b[5] has an invalid name and it is going to be skipped.
Warning 708: Block out:$iopadmap$dly_b[6] has an invalid name and it is going to be skipped.
Warning 709: Block out:$iopadmap$dly_b[7] has an invalid name and it is going to be skipped.
Warning 710: Block out:$iopadmap$dly_b[8] has an invalid name and it is going to be skipped.
Warning 711: Block out:$iopadmap$dly_b[9] has an invalid name and it is going to be skipped.
Warning 712: Block out:$iopadmap$dly_b[10] has an invalid name and it is going to be skipped.
Warning 713: Block out:$iopadmap$dly_b[11] has an invalid name and it is going to be skipped.
Warning 714: Block out:$iopadmap$dly_b[12] has an invalid name and it is going to be skipped.
Warning 715: Block out:$iopadmap$dly_b[13] has an invalid name and it is going to be skipped.
Warning 716: Block out:$iopadmap$dly_b[14] has an invalid name and it is going to be skipped.
Warning 717: Block out:$iopadmap$dly_b[15] has an invalid name and it is going to be skipped.
Warning 718: Block out:$iopadmap$dly_b[16] has an invalid name and it is going to be skipped.
Warning 719: Block out:$iopadmap$dly_b[17] has an invalid name and it is going to be skipped.
Successfully read constraints file b_registered_input_to_output_new_primitive_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 482.6 MiB, delta_rss +0.0 MiB)

There are 124 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 6101

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 38.1339 td_cost: 1.56071e-07
Initial placement estimated Critical Path Delay (CPD): 8.10119 ns
Initial placement estimated setup Total Negative Slack (sTNS): -293.031 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -8.10119 ns

Initial placement estimated setup slack histogram:
[ -8.1e-09:   -8e-09)  7 ( 18.4%) |*******************************
[   -8e-09: -7.9e-09)  0 (  0.0%) |
[ -7.9e-09: -7.9e-09)  6 ( 15.8%) |**************************
[ -7.9e-09: -7.8e-09)  4 ( 10.5%) |*****************
[ -7.8e-09: -7.7e-09)  0 (  0.0%) |
[ -7.7e-09: -7.6e-09)  5 ( 13.2%) |**********************
[ -7.6e-09: -7.5e-09)  3 (  7.9%) |*************
[ -7.5e-09: -7.4e-09) 11 ( 28.9%) |************************************************
[ -7.4e-09: -7.4e-09)  0 (  0.0%) |
[ -7.4e-09: -7.3e-09)  2 (  5.3%) |*********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 295
Warning 720: Starting t: 43 of 120 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.0 1.9e-04   0.720      25.29 1.1266e-07   8.101       -293   -8.101   0.271  0.1841   63.0     1.00 0.000       295  0.200
   2    0.0 1.8e-04   0.969      17.69 6.4575e-08   7.921       -242   -7.921   0.153  0.0346   52.4     2.20 0.000       590  0.950
   3    0.0 1.7e-04   0.996      16.47 5.0529e-08   7.626       -247   -7.626   0.146  0.0041   37.3     3.90 0.000       885  0.950
   4    0.0 1.6e-04   0.998      16.54 4.3807e-08   7.626       -236   -7.626   0.102  0.0011   26.3     5.14 0.000      1180  0.950
   5    0.0 1.5e-04   0.997      16.40 3.9372e-08   7.626       -236   -7.626   0.139  0.0020   17.4     6.15 0.000      1475  0.950
   6    0.0 1.4e-04   0.989      16.15 3.6725e-08   7.626       -236   -7.626   0.058  0.0056   12.2     6.74 0.000      1770  0.950
   7    0.0 1.4e-04   1.000      16.11 3.5951e-08   7.626       -247   -7.626   0.088  0.0002    7.5     7.26 0.000      2065  0.950
   8    0.0 1.3e-04   0.999      16.08 3.5001e-08   7.626       -247   -7.626   0.075  0.0005    4.9     7.56 0.000      2360  0.950
   9    0.0 1.2e-04   0.982      16.19 3.2872e-08   7.626       -247   -7.626   0.105  0.0037    3.1     7.76 0.000      2655  0.950
  10    0.0 1.2e-04   0.990      16.01 3.3178e-08   7.626       -236   -7.626   0.102  0.0073    2.1     7.88 0.000      2950  0.950
  11    0.0 1.1e-04   0.998      15.96 3.3229e-08   7.565       -240   -7.565   0.078  0.0007    1.4     7.96 0.000      3245  0.950
  12    0.0 1.1e-04   0.999      15.96 3.2953e-08   7.626       -237   -7.626   0.068  0.0002    1.0     8.00 0.000      3540  0.950
  13    0.0 8.5e-05   0.999      15.94 3.2953e-08   7.626       -237   -7.626   0.041  0.0003    1.0     8.00 0.000      3835  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=15.9498, TD costs=3.2953e-08, CPD=  7.626 (ns) 
  14    0.0 6.8e-05   0.997      15.87 3.2897e-08   7.626       -237   -7.626   0.027  0.0013    1.0     8.00 0.000      4130  0.800
Checkpoint saved: bb_costs=15.8613, TD costs=3.3342e-08, CPD=  7.565 (ns) 
  15    0.0 5.5e-05   0.999      15.92 3.3142e-08   7.565       -240   -7.565   0.017  0.0007    1.0     8.00 0.000      4425  0.800
  16    0.0 4.4e-05   0.997      15.86 3.2889e-08   7.626       -237   -7.626   0.014  0.0001    1.0     8.00 0.000      4720  0.800
  17    0.0 0.0e+00   0.998      15.93 3.3092e-08   7.565       -240   -7.565   0.007  0.0000    1.0     8.00 0.000      5015  0.800
## Placement Quench took 0.00 seconds (max_rss 482.6 MiB)
post-quench CPD = 7.62559 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 2538

Completed placement consistency check successfully.

Swaps called: 5135

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 7.56463 ns, Fmax: 132.194 MHz
Placement estimated setup Worst Negative Slack (sWNS): -7.56463 ns
Placement estimated setup Total Negative Slack (sTNS): -240.258 ns

Placement estimated setup slack histogram:
[ -7.6e-09: -7.4e-09)  2 (  5.3%) |********
[ -7.4e-09: -7.2e-09)  0 (  0.0%) |
[ -7.2e-09:   -7e-09)  0 (  0.0%) |
[   -7e-09: -6.9e-09)  0 (  0.0%) |
[ -6.9e-09: -6.7e-09)  6 ( 15.8%) |************************
[ -6.7e-09: -6.5e-09)  3 (  7.9%) |************
[ -6.5e-09: -6.4e-09)  4 ( 10.5%) |****************
[ -6.4e-09: -6.2e-09)  4 ( 10.5%) |****************
[ -6.2e-09:   -6e-09) 12 ( 31.6%) |************************************************
[   -6e-09: -5.8e-09)  7 ( 18.4%) |****************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 15.8613, td_cost: 3.3342e-08, 

Placement resource usage:
  io  implemented as io_top   : 42
  io  implemented as io_right : 8
  io  implemented as io_bottom: 24
  io  implemented as io_left  : 42
  clb implemented as clb      : 3
  dsp implemented as dsp      : 1

Placement number of temperatures: 17
Placement total # of swap attempts: 5135
	Swaps accepted:  482 ( 9.4 %)
	Swaps rejected: 4224 (82.3 %)
	Swaps aborted:  429 ( 8.4 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                23.37            6.02            93.72          0.26         
                   Median                 23.10            15.45           84.29          0.26         
                   Centroid               22.19            17.10           82.63          0.28         
                   W. Centroid            21.04            2.71            96.61          0.68         
                   W. Median              3.12             0.00            0.00           100.00       

clb                Uniform                0.71             0.00            100.00         0.00         
                   Median                 0.90             15.91           45.45          38.64        
                   Centroid               0.65             6.25            87.50          6.25         
                   W. Centroid            0.71             0.00            100.00         0.00         
                   W. Median              0.20             0.00            0.00           100.00       

dsp                Uniform                0.16             0.00            100.00         0.00         
                   Median                 0.14             14.29           85.71          0.00         
                   Centroid               0.22             18.18           81.82          0.00         
                   W. Centroid            1.47             13.89           86.11          0.00         
                   W. Median              0.02             0.00            100.00         0.00         
                   Crit. Uniform          1.12             1.82            98.18          0.00         
                   Feasible Region        0.86             2.38            97.62          0.00         


Placement Quench timing analysis took 0.000304051 seconds (0.000273357 STA, 3.0694e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0117221 seconds (0.011256 STA, 0.000466088 slack) (20 full updates: 20 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.05 seconds (max_rss 482.6 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0117221 seconds (0.011256 STA, 0.000466088 slack) (20 full updates: 20 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 82.72 seconds (max_rss 482.6 MiB)
Incr Slack updates 20 in 0.000121927 sec
Full Max Req/Worst Slack updates 7 in 3.4773e-05 sec
Incr Max Req/Worst Slack updates 13 in 5.2714e-05 sec
Incr Criticality updates 10 in 7.3816e-05 sec
Full Criticality updates 10 in 8.9732e-05 sec
INFO: PLC: Design b_registered_input_to_output_new_primitive is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: b_registered_input_to_output_new_primitive
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_b_registered_input_to_output_new_primitive_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: b_registered_input_to_output_new_primitive_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdulCRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:298:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b[11] in primitive RS_DSP_MULT Ignored
_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   40 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 18 (18 dangling, 0 constant)
Swept net(s)        : 21
Swept block(s)      : 1
Constant Pins Marked: 40
# Clean circuit took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 159
    .input     :      38
    .output    :      78
    0-LUT      :       2
    6-LUT      :      40
    RS_DSP_MULT:       1
  Nets  : 118
    Avg Fanout:     1.4
    Max Fanout:    43.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 279
  Timing Graph Edges: 1645
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.04 seconds (max_rss 58.9 MiB, delta_rss +35.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 118
Netlist num_blocks: 120
Netlist EMPTY blocks: 0.
Netlist io blocks: 116.
Netlist clb blocks: 3.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 38
Netlist output pins: 78

Pb types usage...
  io               : 116
   io_output       : 78
    outpad         : 78
   io_input        : 38
    inpad          : 38
  clb              : 3
   clb_lr          : 3
    fle            : 21
     ble5          : 42
      lut5         : 42
       lut         : 42
  dsp              : 1
   dsp_lr          : 1
    RS_DSP_MULT    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		116	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		3	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.02 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.23 seconds (max_rss 481.3 MiB, delta_rss +422.3 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.90 seconds (max_rss 481.3 MiB, delta_rss +422.3 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place.

# Load Placement took 0.04 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 29.52 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.09 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 29.61 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 48 ( 38.7%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  2 (  1.6%) |**
[      0.7:      0.8) 32 ( 25.8%) |********************************
[      0.8:      0.9) 28 ( 22.6%) |****************************
[      0.9:        1) 14 ( 11.3%) |**************
## Initializing router criticalities took 0.00 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  187259     118     124      50 ( 0.004%)    3264 ( 0.4%)    8.304     -263.8     -8.304      0.000      0.000      N/A
   2    0.0     0.5    5  101482      34      40      19 ( 0.001%)    3272 ( 0.4%)    8.304     -263.8     -8.304      0.000      0.000      N/A
   3    0.0     0.6    2   54835      21      27       8 ( 0.001%)    3277 ( 0.4%)    8.304     -264.2     -8.304      0.000      0.000      N/A
   4    0.0     0.8    0   57247      13      19       4 ( 0.000%)    3282 ( 0.4%)    8.304     -264.1     -8.304      0.000      0.000      N/A
   5    0.0     1.1    0   44488       7       7       4 ( 0.000%)    3282 ( 0.4%)    8.304     -264.1     -8.304      0.000      0.000      N/A
   6    0.0     1.4    0   45364       7       7       3 ( 0.000%)    3282 ( 0.4%)    8.304     -264.1     -8.304      0.000      0.000      N/A
   7    0.0     1.9    0   45233       6       6       1 ( 0.000%)    3282 ( 0.4%)    8.304     -264.1     -8.304      0.000      0.000      N/A
   8    0.0     2.4    0   10752       2       2       0 ( 0.000%)    3283 ( 0.4%)    8.304     -264.1     -8.304      0.000      0.000      N/A
Restoring best routing
Critical path: 8.30449 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 48 ( 38.7%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8) 35 ( 28.2%) |***********************************
[      0.8:      0.9) 27 ( 21.8%) |***************************
[      0.9:        1) 14 ( 11.3%) |**************
Router Stats: total_nets_routed: 208 total_connections_routed: 232 total_heap_pushes: 546660 total_heap_pops: 138983 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 546660 total_external_heap_pops: 138983 total_external_SOURCE_pushes: 232 total_external_SOURCE_pops: 212 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 232 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 232 total_external_SINK_pushes: 6949 total_external_SINK_pops: 6776 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 13778 total_external_IPIN_pops: 13696 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 232 total_external_OPIN_pops: 212 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 24 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 24 total_external_CHANX_pushes: 248596 total_external_CHANX_pops: 63564 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 256 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 256 total_external_CHANY_pushes: 276873 total_external_CHANY_pops: 54523 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 264 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 264 total_number_of_adding_all_rt: 904 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.29 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.03 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -113613098
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 120 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)
Found 70 mismatches between routing and packing results.
Fixed 41 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 120 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        116                               0.672414                     0.327586   
       clb          3                                      1                           14   
       dsp          1                                     43                           38   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 118 nets, 118 nets not absorbed.


Average number of bends per net: 7.66949  Maximum # of bends: 29

Number of global nets: 0
Number of routed nets (nonglobal): 118
Wire length results (in units of 1 clb segments)...
	Total wirelength: 3283, average net length: 27.8220
	Maximum net length: 98

Wire length results in terms of physical segments...
	Total wiring segments used: 1145, average wire segments per net: 9.70339
	Maximum segments used by a net: 36
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)    4 (  0.1%) |
[        0:      0.1) 5666 ( 99.9%) |**********************************************
Maximum routing channel utilization:      0.14 at (11,14)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   0.547      160
                         1       5   0.656      160
                         2       1   0.125      160
                         3       2   0.297      160
                         4       3   0.734      160
                         5       3   0.422      160
                         6       2   0.250      160
                         7       2   0.266      160
                         8       3   0.703      160
                         9       4   0.766      160
                        10       3   0.719      160
                        11       5   1.375      160
                        12       6   1.734      160
                        13      10   1.625      160
                        14      23   1.891      160
                        15      18   1.688      160
                        16      15   1.656      160
                        17      10   1.062      160
                        18       2   0.375      160
                        19       9   0.859      160
                        20       3   0.391      160
                        21       6   0.797      160
                        22       2   0.359      160
                        23       3   0.359      160
                        24       2   0.266      160
                        25       2   0.266      160
                        26       2   0.219      160
                        27       4   0.234      160
                        28       3   0.219      160
                        29       2   0.234      160
                        30       2   0.188      160
                        31       2   0.234      160
                        32       2   0.109      160
                        33       3   0.250      160
                        34       1   0.125      160
                        35       2   0.109      160
                        36       1   0.156      160
                        37       1   0.141      160
                        38       1   0.062      160
                        39       2   0.141      160
                        40       2   0.094      160
                        41       3   0.344      160
                        42       3   0.156      160
                        43      13   1.625      160
                        44      10   1.328      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       6   1.043      160
                         1       9   3.587      160
                         2       3   0.630      160
                         3       9   1.630      160
                         4       5   1.696      160
                         5       6   1.370      160
                         6       2   0.457      160
                         7      16   2.478      160
                         8       5   1.739      160
                         9       6   1.457      160
                        10      11   1.870      160
                        11      36   3.543      160
                        12       4   1.283      160
                        13       7   1.130      160
                        14       6   1.109      160
                        15       2   0.304      160
                        16       1   0.217      160
                        17       3   0.283      160
                        18       3   0.413      160
                        19       1   0.109      160
                        20       2   0.152      160
                        21       2   0.152      160
                        22       1   0.152      160
                        23       1   0.022      160
                        24       3   0.217      160
                        25       2   0.370      160
                        26       1   0.152      160
                        27       1   0.109      160
                        28       2   0.348      160
                        29       1   0.217      160
                        30       1   0.152      160
                        31       5   0.478      160
                        32      13   0.957      160
                        33       4   0.435      160
                        34       3   0.283      160
                        35       8   0.804      160
                        36      14   0.848      160
                        37       2   0.109      160
                        38       1   0.065      160
                        39       1   0.087      160
                        40       1   0.130      160
                        41       1   0.087      160
                        42       1   0.043      160
                        43       1   0.065      160
                        44       1   0.130      160
                        45       2   0.152      160
                        46       1   0.087      160
                        47       1   0.065      160
                        48       1   0.043      160
                        49       1   0.022      160
                        50       1   0.130      160
                        51       1   0.239      160
                        52       1   0.043      160
                        53       1   0.087      160
                        54       1   0.022      160
                        55       1   0.065      160
                        56       1   0.087      160
                        57       2   0.130      160
                        58       2   0.130      160
                        59       1   0.087      160
                        60       1   0.022      160
                        61       0   0.000      160
                        62       2   0.652      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 709682

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00196
                                             4     0.00408

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00247
                                             4     0.00389

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00221
                             L4         0.00399

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00221
                             L4    1     0.00399

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.8e-09:    3e-09) 10 ( 26.3%) |********************************************
[    3e-09:  3.2e-09) 11 ( 28.9%) |************************************************
[  3.2e-09:  3.3e-09)  5 ( 13.2%) |**********************
[  3.3e-09:  3.5e-09)  3 (  7.9%) |*************
[  3.5e-09:  3.7e-09)  4 ( 10.5%) |*****************
[  3.7e-09:  3.9e-09)  3 (  7.9%) |*************
[  3.9e-09:  4.1e-09)  0 (  0.0%) |
[  4.1e-09:  4.3e-09)  0 (  0.0%) |
[  4.3e-09:  4.4e-09)  0 (  0.0%) |
[  4.4e-09:  4.6e-09)  2 (  5.3%) |*********

Final critical path delay (least slack): 8.30449 ns, Fmax: 120.417 MHz
Final setup Worst Negative Slack (sWNS): -8.30449 ns
Final setup Total Negative Slack (sTNS): -264.093 ns

Final setup slack histogram:
[ -8.3e-09: -8.1e-09)  2 (  5.3%) |*********
[ -8.1e-09: -7.9e-09)  0 (  0.0%) |
[ -7.9e-09: -7.8e-09)  0 (  0.0%) |
[ -7.8e-09: -7.6e-09)  0 (  0.0%) |
[ -7.6e-09: -7.4e-09)  3 (  7.9%) |*************
[ -7.4e-09: -7.2e-09)  4 ( 10.5%) |*****************
[ -7.2e-09:   -7e-09)  3 (  7.9%) |*************
[   -7e-09: -6.8e-09)  5 ( 13.2%) |**********************
[ -6.8e-09: -6.6e-09) 11 ( 28.9%) |************************************************
[ -6.6e-09: -6.5e-09) 10 ( 26.3%) |********************************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Writing Implementation Netlist: fabric_b_registered_input_to_output_new_primitive_post_synthesis.v
Writing Implementation Netlist: fabric_b_registered_input_to_output_new_primitive_post_synthesis.blif
Writing Implementation SDF    : fabric_b_registered_input_to_output_new_primitive_post_synthesis.sdf
Incr Slack updates 1 in 9.333e-06 sec
Full Max Req/Worst Slack updates 1 in 5.277e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.3032e-05 sec
Flow timing analysis took 0.0113027 seconds (0.0106022 STA, 0.000700487 slack) (10 full updates: 0 setup, 0 hold, 10 combined).
VPR succeeded
The entire flow of VPR took 44.47 seconds (max_rss 481.3 MiB)
Incr Slack updates 9 in 5.841e-05 sec
Full Max Req/Worst Slack updates 1 in 7.414e-06 sec
Incr Max Req/Worst Slack updates 8 in 8.1984e-05 sec
Incr Criticality updates 7 in 7.5331e-05 sec
Full Criticality updates 2 in 2.9157e-05 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synthesis.v_
INFO: RTE: Design b_registered_input_to_output_new_primitive is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: b_registered_input_to_output_new_primitive
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  -DPNR=1 --top-module co_sim_b_registered_input_to_output_new_primitive -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v --binary  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_route.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRI%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v:90:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                            : ... Suggest add newline.
   90 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.023
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:41:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                           : ... Suggest add newline.
   41 | endmodule
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RESET2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'WR_CLK2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RD_CLK2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'WR_EN2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RD_EN2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'WR_DATA2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RD_DATA2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'EMPTY2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'FULL2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'ALMOST_EMPTY2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'ALMOST_FULL2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'PROG_EMPTY2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'PROG_FULL2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'OVERFLOW2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'UNDERFLOW2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WEN_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WEN_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'REN_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'REN_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'CLK_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'CLK_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'BE_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'BE_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'ADDR_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'ADDR_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WDATA_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WPARITY_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WDATA_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WPARITY_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RDATA_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RPARITY_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RDATA_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RPARITY_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WEN_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WEN_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'REN_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'REN_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'CLK_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'CLK_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'BE_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'BE_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'ADDR_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'ADDR_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WDATA_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WPARITY_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WDATA_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WPARITY_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RDATA_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RPARITY_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RDATA_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RPARITY_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RESET1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'WR_CLK1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RD_CLK1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'WR_EN1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RD_EN1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'WR_DATA1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RD_DATA1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'EMPTY1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'FULL1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'ALMOST_EMPTY1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'ALMOST_FULL1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'PROG_EMPTY1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'PROG_FULL1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'OVERFLOW1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'UNDERFLOW1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'ACC_FIR'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'DLY_B'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'CLK'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'RESET'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'LOAD_ACC'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'SATURATE'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'SHIFT_RIGHT'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'ROUND'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'SUBTRACT'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'DLY_B1'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'DLY_B2'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'CLK'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'RESET'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'ACC_FIR'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'LOAD_ACC'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'SATURATE'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'SHIFT_RIGHT'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'ROUND'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'SUBTRACT'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'ACC_FIR'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'DLY_B'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'LOAD_ACC'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'SATURATE'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'SHIFT_RIGHT'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'ROUND'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'SUBTRACT'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'DLY_B1'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'DLY_B2'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'ACC_FIR'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'LOAD_ACC'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'SATURATE'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'SHIFT_RIGHT'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'ROUND'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'SUBTRACT'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'ACC_FIR'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'DLY_B'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'LOAD_ACC'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'SATURATE'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'SHIFT_RIGHT'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'ROUND'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'SUBTRACT'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'DLY_B1'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'DLY_B2'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'ACC_FIR'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'LOAD_ACC'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'SATURATE'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'SHIFT_RIGHT'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'ROUND'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'SUBTRACT'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'ACC_FIR'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'DLY_B'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'LOAD_ACC'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'SATURATE'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'SHIFT_RIGHT'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'ROUND'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'SUBTRACT'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'DLY_B1'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'DLY_B2'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'ACC_FIR'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'LOAD_ACC'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'SATURATE'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'SHIFT_RIGHT'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'ROUND'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'SUBTRACT'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:713:11: Cell has missing pin: 'ACC_FIR'
  713 |         ) DSP38_MULTACC (
      |           ^~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:713:11: Cell has missing pin: 'DLY_B'
  713 |         ) DSP38_MULTACC (
      |           ^~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:741:11: Cell has missing pin: 'DLY_B1'
  741 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:741:11: Cell has missing pin: 'DLY_B2'
  741 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:741:11: Cell has missing pin: 'ACC_FIR'
  741 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:801:11: Cell has missing pin: 'ACC_FIR'
  801 |         ) DSP38_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:801:11: Cell has missing pin: 'DLY_B'
  801 |         ) DSP38_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:829:11: Cell has missing pin: 'DLY_B1'
  829 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:829:11: Cell has missing pin: 'DLY_B2'
  829 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:829:11: Cell has missing pin: 'ACC_FIR'
  829 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:889:11: Cell has missing pin: 'ACC_FIR'
  889 |         ) DSP38_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:889:11: Cell has missing pin: 'DLY_B'
  889 |         ) DSP38_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:917:11: Cell has missing pin: 'DLY_B1'
  917 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:917:11: Cell has missing pin: 'DLY_B2'
  917 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:917:11: Cell has missing pin: 'ACC_FIR'
  917 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:977:11: Cell has missing pin: 'ACC_FIR'
  977 |         ) DSP38_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:977:11: Cell has missing pin: 'DLY_B'
  977 |         ) DSP38_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1005:11: Cell has missing pin: 'DLY_B1'
 1005 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1005:11: Cell has missing pin: 'DLY_B2'
 1005 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1005:11: Cell has missing pin: 'ACC_FIR'
 1005 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:101:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  101 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:120:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  120 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:173:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  173 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:192:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  192 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:246:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  246 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:265:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  265 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:326:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  326 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:352:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  352 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:421:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  421 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:447:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  447 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:516:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:542:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  542 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:611:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  611 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:637:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  637 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:704:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  704 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:728:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  728 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:792:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  792 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:816:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  816 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:880:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  880 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:904:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  904 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:968:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  968 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:992:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  992 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:153:30: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  153 |         if (SPLIT_i == 1'b0) begin
      |                              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:154:34: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  154 |             if(FMODE1_i == 1'b1) begin   
      |                                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:177:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  177 |                 if (WMODE_A1_i == 3'b110) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:179:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  179 |                 end else if (WMODE_A1_i == 3'b010) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:181:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  181 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:186:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  186 |                 if (RMODE_B1_i == 3'b110) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:188:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  188 |                 end else if (RMODE_B1_i == 3'b010) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:190:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  190 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:217:22: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  217 |             end else begin
      |                      ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:367:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  367 |         end else begin 
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:368:55: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  368 |             if (FMODE1_i == 1'b1 || FMODE2_i == 1'b1) begin     
      |                                                       ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:399:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  399 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:401:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  401 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:406:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  406 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:408:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  408 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:413:43: Unnamed generate block 'genblk3' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  413 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:415:52: Unnamed generate block 'genblk3' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  415 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:419:43: Unnamed generate block 'genblk4' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  419 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:421:52: Unnamed generate block 'genblk4' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  421 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:470:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  470 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:733:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  733 |             else if (FMODE1_i == 1'b1 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:751:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  751 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:753:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  753 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:758:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:760:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  760 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:923:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  923 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b1) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1075:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1075 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1077:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1077 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1081:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1081 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1083:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:33:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   33 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:50:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   50 |     end else begin
      |              ^~~~~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:173:6: Pin not found: '$iopadmap$dly_b[16]'
  173 |     .\$iopadmap$dly_b[16] (\$iopadmap$dly_b [16]),
      |      ^~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:174:6: Pin not found: '$iopadmap$dly_b[15]'
  174 |     .\$iopadmap$dly_b[15] (\$iopadmap$dly_b [15]),
      |      ^~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:175:6: Pin not found: '$iopadmap$dly_b[14]'
  175 |     .\$iopadmap$dly_b[14] (\$iopadmap$dly_b [14]),
      |      ^~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:176:6: Pin not found: '$iopadmap$dly_b[13]'
  176 |     .\$iopadmap$dly_b[13] (\$iopadmap$dly_b [13]),
      |      ^~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:177:6: Pin not found: '$iopadmap$dly_b[12]'
  177 |     .\$iopadmap$dly_b[12] (\$iopadmap$dly_b [12]),
      |      ^~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:178:6: Pin not found: '$iopadmap$dly_b[11]'
  178 |     .\$iopadmap$dly_b[11] (\$iopadmap$dly_b [11]),
      |      ^~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:179:6: Pin not found: '$iopadmap$dly_b[10]'
  179 |     .\$iopadmap$dly_b[10] (\$iopadmap$dly_b [10]),
      |      ^~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:180:6: Pin not found: '$iopadmap$dly_b[9]'
  180 |     .\$iopadmap$dly_b[9] (\$iopadmap$dly_b [9]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:181:6: Pin not found: '$iopadmap$dly_b[8]'
  181 |     .\$iopadmap$dly_b[8] (\$iopadmap$dly_b [8]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:182:6: Pin not found: '$iopadmap$dly_b[7]'
  182 |     .\$iopadmap$dly_b[7] (\$iopadmap$dly_b [7]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:183:6: Pin not found: '$iopadmap$dly_b[6]'
  183 |     .\$iopadmap$dly_b[6] (\$iopadmap$dly_b [6]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:184:6: Pin not found: '$iopadmap$dly_b[5]'
  184 |     .\$iopadmap$dly_b[5] (\$iopadmap$dly_b [5]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:185:6: Pin not found: '$iopadmap$dly_b[4]'
  185 |     .\$iopadmap$dly_b[4] (\$iopadmap$dly_b [4]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:186:6: Pin not found: '$iopadmap$dly_b[3]'
  186 |     .\$iopadmap$dly_b[3] (\$iopadmap$dly_b [3]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:187:6: Pin not found: '$iopadmap$dly_b[2]'
  187 |     .\$iopadmap$dly_b[2] (\$iopadmap$dly_b [2]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:188:6: Pin not found: '$iopadmap$dly_b[1]'
  188 |     .\$iopadmap$dly_b[1] (\$iopadmap$dly_b [1]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:189:6: Pin not found: '$iopadmap$dly_b[0]'
  189 |     .\$iopadmap$dly_b[0] (\$iopadmap$dly_b [0]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:266:6: Pin not found: '$auto$clkbufmap.cc:298:execute$398'
  266 |     .\$auto$clkbufmap.cc:298:execute$398 (\$auto$clkbufmap.cc:298:execute$398 ),
      |      ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:269:6: Pin not found: '$iopadmap$reset'
  269 |     .\$iopadmap$reset (\$iopadmap$reset ),
      |      ^~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:270:6: Pin not found: '$iopadmap$dly_b[17]'
  270 |     .\$iopadmap$dly_b[17] (\$iopadmap$dly_b [17])
      |      ^~~~~~~~~~~~~~~~~~~~
%Error: Exiting due to 20 error(s)
ERROR: SPR: Design b_registered_input_to_output_new_primitive simulation compilation failed!

ERROR: SPR: Design b_registered_input_to_output_new_primitive Post-PnR simulation failed!

MITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
Design b_registered_input_to_output_new_primitive simulation compilation failed!
Design b_registered_input_to_output_new_primitive Post-PnR simulation failed!

    while executing
"simulate pnr verilator"
    (file "../raptor_tcl.tcl" line 46)
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.32
Hash     : c509234
Date     : Apr 12 2024
Type     : Engineering
Log Time   : Tue Apr 16 11:00:29 2024 GMT

INFO: Created design: b_registered_input_to_output_new_primitive. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: b_registered_input_to_output_new_primitive
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/analysis/b_registered_input_to_output_new_primitive_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/analysis/b_registered_input_to_output_new_primitive_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/analysis/b_registered_input_to_output_new_primitive_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v' to AST representation.
Generating RTLIL representation for module `\b_registered_input_to_output_new_primitive'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top b_registered_input_to_output_new_primitive' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive

3.2. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "DSP38"
Dumping file port_info.json ...

End of script. Logfile hash: c3b3afead5, CPU: user 0.03s system 0.01s, MEM: 21.92 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 93% 4x read_verilog (0 sec), 5% 1x analyze (0 sec), ...
INFO: ANL: Design b_registered_input_to_output_new_primitive is analyzed
INFO: ANL: Top Modules: b_registered_input_to_output_new_primitive

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: b_registered_input_to_output_new_primitive
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/yosys -s b_registered_input_to_output_new_primitive.ys -l b_registered_input_to_output_new_primitive_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/yosys -s b_registered_input_to_output_new_primitive.ys -l b_registered_input_to_output_new_primitive_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `b_registered_input_to_output_new_primitive.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v' to AST representation.
Generating RTLIL representation for module `\b_registered_input_to_output_new_primitive'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive

3.2. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive

4.17.2. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.28. Executing CHECK pass (checking for obvious problems).
Checking module b_registered_input_to_output_new_primitive...
Found and reported 0 problems.

4.29. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.39. Executing FSM pass (extract and optimize FSM).

4.39.1. Executing FSM_DETECT pass (finding FSMs in design).

4.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.40. Executing WREDUCE pass (reducing word size of cells).

4.41. Executing PEEPOPT pass (run peephole optimizers).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.48. Executing OPT_SHARE pass.

4.49. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.57. Executing OPT_SHARE pass.

4.58. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.66. Executing OPT_SHARE pass.

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.71. Executing WREDUCE pass (reducing word size of cells).

4.72. Executing PEEPOPT pass (run peephole optimizers).

4.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.74. Executing DEMUXMAP pass.

4.75. Executing SPLITNETS pass (splitting up multi-bit signals).

4.76. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.77. Executing RS_DSP_MULTADD pass.

4.78. Executing WREDUCE pass (reducing word size of cells).

4.79. Executing RS_DSP_MACC pass.

4.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing RS_DSP_SIMD pass.

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.91. Executing rs_pack_dsp_regs pass.

4.92. Executing RS_DSP_IO_REGS pass.

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.95. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.96. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module b_registered_input_to_output_new_primitive:
  created 0 $alu and 0 $macc cells.

4.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.102. Executing OPT_SHARE pass.

4.103. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.106. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.107. Executing MEMORY pass.

4.107.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.107.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.107.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.107.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.107.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.107.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.107.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.107.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.107.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.107.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.108. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.109. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.113. Executing Rs_BRAM_Split pass.

4.114. Executing TECHMAP pass (map to technology primitives).

4.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.115. Executing TECHMAP pass (map to technology primitives).

4.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.116. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.122. Executing OPT_SHARE pass.

4.123. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.126. Executing PMUXTREE pass.

4.127. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.128. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.129. Executing TECHMAP pass (map to technology primitives).

4.129.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.129.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.129.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.130. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.136. Executing OPT_SHARE pass.

4.137. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.141. Executing TECHMAP pass (map to technology primitives).

4.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.141.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.142. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.148. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.164. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.168. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.169. Executing ABC pass (technology mapping using ABC).

4.169.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.169.2. Extracting gate netlist of module `\b_registered_input_to_output_new_primitive' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.173. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.175. Executing OPT_SHARE pass.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.177. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.179. Executing ABC pass (technology mapping using ABC).

4.179.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.179.2. Extracting gate netlist of module `\b_registered_input_to_output_new_primitive' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.183. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.185. Executing OPT_SHARE pass.

4.186. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.189. Executing ABC pass (technology mapping using ABC).

4.189.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.189.2. Extracting gate netlist of module `\b_registered_input_to_output_new_primitive' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.192. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.193. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.195. Executing OPT_SHARE pass.

4.196. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.197. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.199. Executing ABC pass (technology mapping using ABC).

4.199.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.199.2. Extracting gate netlist of module `\b_registered_input_to_output_new_primitive' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.203. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.205. Executing OPT_SHARE pass.

4.206. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.207. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.209. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.213. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.215. Executing OPT_SHARE pass.

4.216. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.217. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.220. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.222. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.224. Executing OPT_SHARE pass.

4.225. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.231. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.233. Executing OPT_SHARE pass.

4.234. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.238. Executing BMUXMAP pass.

4.239. Executing DEMUXMAP pass.

4.240. Executing ABC pass (technology mapping using ABC).

4.240.1. Extracting gate netlist of module `\b_registered_input_to_output_new_primitive' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.242. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.244. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.245. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.246. Executing OPT_SHARE pass.

4.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.250. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.252. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.253. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.254. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.255. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.256. Executing OPT_SHARE pass.

4.257. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.258. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.259. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.263. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.265. Executing OPT_SHARE pass.

4.266. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.267. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.268. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.270. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.271. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.272. Executing RS_DFFSR_CONV pass.

4.273. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                  7
   Number of wire bits:            134
   Number of public wires:           7
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     DSP38                           1

4.274. Executing TECHMAP pass (map to technology primitives).

4.274.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.274.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.274.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~120 debug messages>

4.275. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.276. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.282. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.283. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.284. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.285. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.286. Executing OPT_SHARE pass.

4.287. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.288. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.290. Executing TECHMAP pass (map to technology primitives).

4.290.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.290.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.291. Executing ABC pass (technology mapping using ABC).

4.291.1. Extracting gate netlist of module `\b_registered_input_to_output_new_primitive' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

4.293. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.294. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b_registered_input_to_output_new_primitive..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.295. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b_registered_input_to_output_new_primitive.
Performed a total of 0 changes.

4.296. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b_registered_input_to_output_new_primitive'.
Removed a total of 0 cells.

4.297. Executing OPT_SHARE pass.

4.298. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.299. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..

4.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module b_registered_input_to_output_new_primitive.

RUN-OPT ITERATIONS DONE : 1

4.301. Executing HIERARCHY pass (managing design hierarchy).

4.301.1. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive

4.301.2. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive
Removed 0 unused modules.

4.302. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.303. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.304. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-278.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:288.1-299.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:309.1-316.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:326.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-365.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:375.1-381.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:391.1-397.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:407.1-413.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:423.1-429.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:439.1-445.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:455.1-461.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:471.1-485.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:495.1-509.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:519.1-532.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:542.1-555.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:565.1-572.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:582.1-593.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:603.1-612.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:622.1-638.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:648.1-663.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:673.1-687.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:697.1-714.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:724.1-763.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:773.1-812.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:822.1-828.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:838.1-844.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:854.1-862.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:872.1-880.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:890.1-943.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:953.1-982.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:999.1-1004.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1012.1-1017.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1026.1-1032.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1040.1-1046.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1055.1-1061.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1070.1-1076.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1081.1-1131.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1136.1-1170.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1175.1-1221.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.305. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on b_registered_input_to_output_new_primitive.clk[0].

4.306. Executing TECHMAP pass (map to technology primitives).

4.306.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.306.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.307. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.308. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port b_registered_input_to_output_new_primitive.a using rs__I_BUF.
Mapping port b_registered_input_to_output_new_primitive.b using rs__I_BUF.
Mapping port b_registered_input_to_output_new_primitive.clk using rs__I_BUF.
Mapping port b_registered_input_to_output_new_primitive.dly_b using rs__O_BUF.
Mapping port b_registered_input_to_output_new_primitive.reset using rs__I_BUF.
Mapping port b_registered_input_to_output_new_primitive.z_out using rs__O_BUF.

4.309. Executing TECHMAP pass (map to technology primitives).

4.309.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.309.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~102 debug messages>

4.310. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                301
   Number of wire bits:            481
   Number of public wires:           6
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     CLK_BUF                         1
     DSP38                           1
     I_BUF                          40
     O_BUF                          56

4.311. Executing TECHMAP pass (map to technology primitives).

4.311.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.311.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.312. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b_registered_input_to_output_new_primitive..
Removed 0 unused cells and 288 unused wires.
<suppressed ~1 debug messages>

4.313. Printing statistics.

=== b_registered_input_to_output_new_primitive ===

   Number of wires:                 13
   Number of wire bits:            193
   Number of public wires:           6
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     CLK_BUF                         1
     DSP38                           1
     I_BUF                          40
     O_BUF                          56

   Number of LUTs:                   0
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

4.314. Executing SPLITNETS pass (splitting up multi-bit signals).

4.315. Executing HIERARCHY pass (managing design hierarchy).

4.315.1. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive

4.315.2. Analyzing design hierarchy..
Top module:  \b_registered_input_to_output_new_primitive
Removed 0 unused modules.

Dumping port properties into 'port_info.json' file.

5. Executing Verilog backend.
Dumping module `\b_registered_input_to_output_new_primitive'.

6. Executing BLIF backend.
After Adding wire

7. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_b_registered_input_to_output_new_primitive.
<suppressed ~1 debug messages>

8. Executing Verilog backend.
Dumping module `\b_registered_input_to_output_new_primitive'.

9. Executing BLIF backend.
Run Script

10. Executing Verilog backend.
Dumping module `\b_registered_input_to_output_new_primitive'.

11. Executing BLIF backend.

12. Executing Verilog backend.
Dumping module `\fabric_b_registered_input_to_output_new_primitive'.

13. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 3848a1ff83, CPU: user 0.62s system 0.05s, MEM: 23.34 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 36% 44x read_verilog (0 sec), 21% 8x write_verilog (0 sec), ...
INFO: SYN: Design b_registered_input_to_output_new_primitive is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: b_registered_input_to_output_new_primitive
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  --top-module co_sim_b_registered_input_to_output_new_primitive -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/b_registered_input_to_output_new_primitive_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v:90:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                            : ... Suggest add newline.
   90 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.023
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:41:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                           : ... Suggest add newline.
   41 | endmodule
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:195:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  195 |             mult_a <= COEFF_3;
      |                    ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:196:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  196 |             mult_b <= b_int;
      |                    ^~
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/simulate_gate/obj_dir'
make: Warning: File `Vco_sim_b_registered_input_to_output_new_primitive__ver.d' has modification time 4.5 s in the future
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_b_registered_input_to_output_new_primitive.cpp Vco_sim_b_registered_input_to_output_new_primitive___024root__DepSet_hd837b0dd__0.cpp Vco_sim_b_registered_input_to_output_new_primitive___024root__DepSet_h0a8e0242__0.cpp Vco_sim_b_registered_input_to_output_new_primitive__main.cpp Vco_sim_b_registered_input_to_output_new_primitive__Trace__0.cpp Vco_sim_b_registered_input_to_output_new_primitive___024root__Slow.cpp Vco_sim_b_registered_input_to_output_new_primitive___024root__DepSet_hd837b0dd__0__Slow.cpp Vco_sim_b_registered_input_to_output_new_primitive___024root__DepSet_h0a8e0242__0__Slow.cpp Vco_sim_b_registered_input_to_output_new_primitive__Syms.cpp Vco_sim_b_registered_input_to_output_new_primitive__Trace__0__Slow.cpp Vco_sim_b_registered_input_to_output_new_primitive__TraceDecls__0__Slow.cpp > Vco_sim_b_registered_input_to_output_new_primitive__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_b_registered_input_to_output_new_primitive__ALL.o Vco_sim_b_registered_input_to_output_new_primitive__ALL.cpp
echo "" > Vco_sim_b_registered_input_to_output_new_primitive__ALL.verilator_deplist.tmp
Archive ar -rcs Vco_sim_b_registered_input_to_output_new_primitive__ALL.a Vco_sim_b_registered_input_to_output_new_primitive__ALL.o
g++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vco_sim_b_registered_input_to_output_new_primitive__ALL.a   -lz  -pthread -lpthread   -o Vco_sim_b_registered_input_to_output_new_primitive
make: warning:  Clock skew detected.  Your build may be incomplete.
rm Vco_sim_b_registered_input_to_output_new_primitive__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/simulate_gate/obj_dir'
Command: make -j -C obj_dir/ -f Vco_sim_b_registered_input_to_output_new_primitive.mk Vco_sim_b_registered_input_to_output_new_primitive
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/simulate_gate/obj_dir'
make: Warning: File `Vco_sim_b_registered_input_to_output_new_primitive__ALL.d' has modification time 4.2 s in the future
make: `Vco_sim_b_registered_input_to_output_new_primitive' is up to date.
make: warning:  Clock skew detected.  Your build may be incomplete.
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/simulate_gate/obj_dir'
Command: obj_dir/Vco_sim_b_registered_input_to_output_new_primitive


***Reset Test is applied***


                  10  Test stimulus is: a=0, b=0
Data Matched: Netlist: 0,  Expected output: 0, Time: 30000000


***Reset Test is ended***




***Directed Functionality Test is applied for z_out = z_out + a*b***


                  40  Test stimulus is: a=524287, b=131071
Data Matched: Netlist: 68718821377,  Expected output: 68718821377, Time: 60000000


***Directed Functionality Test for z_out = z_out + a*b is ended***




*** Random Functionality Tests with random inputs are applied for z_out = z_out + a*b***


                  80  Test stimulus is: a=422852, b=155036
Data Matched: Netlist: 65557282672,  Expected output: 65557282672, Time: 90000000
                 110  Test stimulus is: a=906498, b=188644
Data Matched: Netlist: 171005408712,  Expected output: 171005408712, Time: 120000000
                 140  Test stimulus is: a=492408, b=102076
Data Matched: Netlist: 50263039008,  Expected output: 50263039008, Time: 150000000
                 170  Test stimulus is: a=302774, b=65508
Data Matched: Netlist: 19834119192,  Expected output: 19834119192, Time: 180000000
                 200  Test stimulus is: a=1045431, b=29011
Data Matched: Netlist: 30328998741,  Expected output: 30328998741, Time: 210000000
                 230  Test stimulus is: a=923425, b=163297
Data Matched: Netlist: 150792532225,  Expected output: 150792532225, Time: 240000000
                 260  Test stimulus is: a=831429, b=258946
Data Matched: Netlist: 215295213834,  Expected output: 215295213834, Time: 270000000
                 290  Test stimulus is: a=130914, b=5685
Data Matched: Netlist: 744246090,  Expected output: 744246090, Time: 300000000
                 320  Test stimulus is: a=772370, b=109398
Data Matched: Netlist: 84495733260,  Expected output: 84495733260, Time: 330000000
                 350  Test stimulus is: a=146429, b=213492
Data Matched: Netlist: 31261420068,  Expected output: 31261420068, Time: 360000000
                 380  Test stimulus is: a=914747, b=85336
Data Matched: Netlist: 78060849992,  Expected output: 78060849992, Time: 390000000
                 410  Test stimulus is: a=984242, b=67676
Data Matched: Netlist: 66609561592,  Expected output: 66609561592, Time: 420000000
                 440  Test stimulus is: a=754974, b=214430
Data Matched: Netlist: 161889074820,  Expected output: 161889074820, Time: 450000000
                 470  Test stimulus is: a=563614, b=204014
Data Matched: Netlist: 114985146596,  Expected output: 114985146596, Time: 480000000
                 500  Test stimulus is: a=748304, b=229238
Data Matched: Netlist: 171539712352,  Expected output: 171539712352, Time: 510000000
                 530  Test stimulus is: a=60771, b=238272
Data Matched: Netlist: 14480027712,  Expected output: 14480027712, Time: 540000000
                 560  Test stimulus is: a=572189, b=200482
Data Matched: Netlist: 114713595098,  Expected output: 114713595098, Time: 570000000
                 590  Test stimulus is: a=233222, b=154497
Data Matched: Netlist: 36032099334,  Expected output: 36032099334, Time: 600000000
                 620  Test stimulus is: a=864867, b=49784
Data Matched: Netlist: 43056538728,  Expected output: 43056538728, Time: 630000000
                 650  Test stimulus is: a=179823, b=56014
Data Matched: Netlist: 10072605522,  Expected output: 10072605522, Time: 660000000
                 680  Test stimulus is: a=261879, b=72401
Data Matched: Netlist: 18960301479,  Expected output: 18960301479, Time: 690000000
                 710  Test stimulus is: a=635806, b=252023
Data Matched: Netlist: 160237735538,  Expected output: 160237735538, Time: 720000000
                 740  Test stimulus is: a=573806, b=3240
Data Matched: Netlist: 1859131440,  Expected output: 1859131440, Time: 750000000
                 770  Test stimulus is: a=582479, b=168123
Data Matched: Netlist: 97928116917,  Expected output: 97928116917, Time: 780000000
                 800  Test stimulus is: a=166292, b=208610
Data Matched: Netlist: 34690174120,  Expected output: 34690174120, Time: 810000000
                 830  Test stimulus is: a=1044838, b=6943
Data Matched: Netlist: 7254310234,  Expected output: 7254310234, Time: 840000000
                 860  Test stimulus is: a=307977, b=48355
Data Matched: Netlist: 14892227835,  Expected output: 14892227835, Time: 870000000
                 890  Test stimulus is: a=63007, b=110468
Data Matched: Netlist: 6960257276,  Expected output: 6960257276, Time: 900000000
                 920  Test stimulus is: a=14021, b=108083
Data Matched: Netlist: 1515431743,  Expected output: 1515431743, Time: 930000000
                 950  Test stimulus is: a=191051, b=138908
Data Matched: Netlist: 26538512308,  Expected output: 26538512308, Time: 960000000
                 980  Test stimulus is: a=567539, b=208073
Data Matched: Netlist: 118089542347,  Expected output: 118089542347, Time: 990000000
                1010  Test stimulus is: a=884461, b=91594
Data Matched: Netlist: 81011320834,  Expected output: 81011320834, Time: 1020000000
                1040  Test stimulus is: a=644445, b=78919
Data Matched: Netlist: 50858954955,  Expected output: 50858954955, Time: 1050000000
                1070  Test stimulus is: a=388388, b=111343
Data Matched: Netlist: 43244285084,  Expected output: 43244285084, Time: 1080000000
                1100  Test stimulus is: a=308393, b=55661
Data Matched: Netlist: 17165462773,  Expected output: 17165462773, Time: 1110000000
                1130  Test stimulus is: a=538425, b=170616
Data Matched: Netlist: 91863919800,  Expected output: 91863919800, Time: 1140000000
                1160  Test stimulus is: a=518378, b=211138
Data Matched: Netlist: 109449294164,  Expected output: 109449294164, Time: 1170000000
                1190  Test stimulus is: a=196948, b=149844
Data Matched: Netlist: 29511476112,  Expected output: 29511476112, Time: 1200000000
                1220  Test stimulus is: a=52003, b=250269
Data Matched: Netlist: 13014738807,  Expected output: 13014738807, Time: 1230000000
                1250  Test stimulus is: a=541619, b=32685
Data Matched: Netlist: 17702817015,  Expected output: 17702817015, Time: 1260000000
                1280  Test stimulus is: a=610517, b=97070
Data Matched: Netlist: 59262885190,  Expected output: 59262885190, Time: 1290000000
                1310  Test stimulus is: a=506063, b=242437
Data Matched: Netlist: 122688395531,  Expected output: 122688395531, Time: 1320000000
                1340  Test stimulus is: a=562647, b=132233
Data Matched: Netlist: 74400500751,  Expected output: 74400500751, Time: 1350000000
                1370  Test stimulus is: a=541430, b=40879
Data Matched: Netlist: 22133116970,  Expected output: 22133116970, Time: 1380000000
                1400  Test stimulus is: a=652783, b=10141
Data Matched: Netlist: 6619872403,  Expected output: 6619872403, Time: 1410000000
                1430  Test stimulus is: a=934719, b=52943
Data Matched: Netlist: 49486828017,  Expected output: 49486828017, Time: 1440000000
                1460  Test stimulus is: a=385834, b=58231
Data Matched: Netlist: 22467499654,  Expected output: 22467499654, Time: 1470000000
                1490  Test stimulus is: a=301722, b=165643
Data Matched: Netlist: 49978137246,  Expected output: 49978137246, Time: 1500000000
                1520  Test stimulus is: a=794451, b=17071
Data Matched: Netlist: 13562073021,  Expected output: 13562073021, Time: 1530000000
                1550  Test stimulus is: a=244108, b=176898
Data Matched: Netlist: 43182216984,  Expected output: 43182216984, Time: 1560000000
                1580  Test stimulus is: a=470011, b=5608
Data Matched: Netlist: 2635821688,  Expected output: 2635821688, Time: 1590000000
                1610  Test stimulus is: a=1038786, b=118237
Data Matched: Netlist: 122822940282,  Expected output: 122822940282, Time: 1620000000
                1640  Test stimulus is: a=541128, b=55396
Data Matched: Netlist: 29976326688,  Expected output: 29976326688, Time: 1650000000
                1670  Test stimulus is: a=435809, b=80613
Data Matched: Netlist: 35131870917,  Expected output: 35131870917, Time: 1680000000
                1700  Test stimulus is: a=646433, b=10227
Data Matched: Netlist: 6611070291,  Expected output: 6611070291, Time: 1710000000
                1730  Test stimulus is: a=66649, b=71925
Data Matched: Netlist: 4793729325,  Expected output: 4793729325, Time: 1740000000
                1760  Test stimulus is: a=5821, b=7038
Data Matched: Netlist: 40968198,  Expected output: 40968198, Time: 1770000000
                1790  Test stimulus is: a=665186, b=171978
Data Matched: Netlist: 114397357908,  Expected output: 114397357908, Time: 1800000000
                1820  Test stimulus is: a=663184, b=51013
Data Matched: Netlist: 33831005392,  Expected output: 33831005392, Time: 1830000000
                1850  Test stimulus is: a=122968, b=203536
Data Matched: Netlist: 25028414848,  Expected output: 25028414848, Time: 1860000000
                1880  Test stimulus is: a=1039968, b=883
Data Matched: Netlist: 918291744,  Expected output: 918291744, Time: 1890000000
                1910  Test stimulus is: a=1019132, b=115005
Data Matched: Netlist: 117205275660,  Expected output: 117205275660, Time: 1920000000
                1940  Test stimulus is: a=1025132, b=86798
Data Matched: Netlist: 88979407336,  Expected output: 88979407336, Time: 1950000000
                1970  Test stimulus is: a=236263, b=152119
Data Matched: Netlist: 35940091297,  Expected output: 35940091297, Time: 1980000000
                2000  Test stimulus is: a=503367, b=234304
Data Matched: Netlist: 117940901568,  Expected output: 117940901568, Time: 2010000000
                2030  Test stimulus is: a=346163, b=70428
Data Matched: Netlist: 24379567764,  Expected output: 24379567764, Time: 2040000000
                2060  Test stimulus is: a=465590, b=123607
Data Matched: Netlist: 57550183130,  Expected output: 57550183130, Time: 2070000000
                2090  Test stimulus is: a=320826, b=215655
Data Matched: Netlist: 69187731030,  Expected output: 69187731030, Time: 2100000000
                2120  Test stimulus is: a=390739, b=245380
Data Matched: Netlist: 95879535820,  Expected output: 95879535820, Time: 2130000000
                2150  Test stimulus is: a=911604, b=165604
Data Matched: Netlist: 150965268816,  Expected output: 150965268816, Time: 2160000000
                2180  Test stimulus is: a=293672, b=82791
Data Matched: Netlist: 24313398552,  Expected output: 24313398552, Time: 2190000000
                2210  Test stimulus is: a=1038485, b=42812
Data Matched: Netlist: 44459619820,  Expected output: 44459619820, Time: 2220000000
                2240  Test stimulus is: a=596836, b=16789
Data Matched: Netlist: 10020279604,  Expected output: 10020279604, Time: 2250000000
                2270  Test stimulus is: a=694154, b=214845
Data Matched: Netlist: 149135516130,  Expected output: 149135516130, Time: 2280000000
                2300  Test stimulus is: a=422015, b=14683
Data Matched: Netlist: 6196446245,  Expected output: 6196446245, Time: 2310000000
                2330  Test stimulus is: a=698588, b=183276
Data Matched: Netlist: 128034414288,  Expected output: 128034414288, Time: 2340000000
                2360  Test stimulus is: a=710342, b=196678
Data Matched: Netlist: 139708643876,  Expected output: 139708643876, Time: 2370000000
                2390  Test stimulus is: a=454777, b=252164
Data Matched: Netlist: 114678387428,  Expected output: 114678387428, Time: 2400000000
                2420  Test stimulus is: a=18644, b=182580
Data Matched: Netlist: 3404021520,  Expected output: 3404021520, Time: 2430000000
                2450  Test stimulus is: a=882365, b=154395
Data Matched: Netlist: 136232744175,  Expected output: 136232744175, Time: 2460000000
                2480  Test stimulus is: a=856834, b=227697
Data Matched: Netlist: 195098531298,  Expected output: 195098531298, Time: 2490000000
                2510  Test stimulus is: a=183891, b=45155
Data Matched: Netlist: 8303598105,  Expected output: 8303598105, Time: 2520000000
                2540  Test stimulus is: a=746718, b=76016
Data Matched: Netlist: 56762515488,  Expected output: 56762515488, Time: 2550000000
                2570  Test stimulus is: a=45060, b=89695
Data Matched: Netlist: 4041656700,  Expected output: 4041656700, Time: 2580000000
                2600  Test stimulus is: a=103672, b=44067
Data Matched: Netlist: 4568514024,  Expected output: 4568514024, Time: 2610000000
                2630  Test stimulus is: a=764800, b=31073
Data Matched: Netlist: 23764630400,  Expected output: 23764630400, Time: 2640000000
                2660  Test stimulus is: a=261985, b=49751
Data Matched: Netlist: 13034015735,  Expected output: 13034015735, Time: 2670000000
                2690  Test stimulus is: a=823506, b=27388
Data Matched: Netlist: 22554182328,  Expected output: 22554182328, Time: 2700000000
                2720  Test stimulus is: a=751292, b=243323
Data Matched: Netlist: 182806623316,  Expected output: 182806623316, Time: 2730000000
                2750  Test stimulus is: a=334641, b=138110
Data Matched: Netlist: 46217268510,  Expected output: 46217268510, Time: 2760000000
                2780  Test stimulus is: a=88813, b=129380
Data Matched: Netlist: 11490625940,  Expected output: 11490625940, Time: 2790000000
                2810  Test stimulus is: a=680916, b=87485
Data Matched: Netlist: 59569936260,  Expected output: 59569936260, Time: 2820000000
                2840  Test stimulus is: a=704788, b=55499
Data Matched: Netlist: 39115029212,  Expected output: 39115029212, Time: 2850000000
                2870  Test stimulus is: a=2763, b=144091
Data Matched: Netlist: 398123433,  Expected output: 398123433, Time: 2880000000
                2900  Test stimulus is: a=472041, b=66894
Data Matched: Netlist: 31576710654,  Expected output: 31576710654, Time: 2910000000
                2930  Test stimulus is: a=292388, b=227138
Data Matched: Netlist: 66412425544,  Expected output: 66412425544, Time: 2940000000
                2960  Test stimulus is: a=338951, b=161024
Data Matched: Netlist: 54579245824,  Expected output: 54579245824, Time: 2970000000
                2990  Test stimulus is: a=209366, b=58687
Data Matched: Netlist: 12287062442,  Expected output: 12287062442, Time: 3000000000
                3020  Test stimulus is: a=32057, b=187641
Data Matched: Netlist: 6015207537,  Expected output: 6015207537, Time: 3030000000
                3050  Test stimulus is: a=427223, b=253818
Data Matched: Netlist: 108436887414,  Expected output: 108436887414, Time: 3060000000
                3080  Test stimulus is: a=6774, b=63100
Data Matched: Netlist: 427439400,  Expected output: 427439400, Time: 3090000000
                3110  Test stimulus is: a=356418, b=211630
Data Matched: Netlist: 75428741340,  Expected output: 75428741340, Time: 3120000000
                3140  Test stimulus is: a=517238, b=95787
Data Matched: Netlist: 49544676306,  Expected output: 49544676306, Time: 3150000000
                3170  Test stimulus is: a=82215, b=226770
Data Matched: Netlist: 18643895550,  Expected output: 18643895550, Time: 3180000000
                3200  Test stimulus is: a=859810, b=156422
Data Matched: Netlist: 134493199820,  Expected output: 134493199820, Time: 3210000000
                3230  Test stimulus is: a=525577, b=166415
Data Matched: Netlist: 87463896455,  Expected output: 87463896455, Time: 3240000000
                3260  Test stimulus is: a=1003996, b=86756
Data Matched: Netlist: 87102676976,  Expected output: 87102676976, Time: 3270000000
                3290  Test stimulus is: a=419161, b=56185
Data Matched: Netlist: 23550560785,  Expected output: 23550560785, Time: 3300000000
                3320  Test stimulus is: a=420524, b=39552
Data Matched: Netlist: 16632565248,  Expected output: 16632565248, Time: 3330000000
                3350  Test stimulus is: a=214519, b=168170
Data Matched: Netlist: 36075660230,  Expected output: 36075660230, Time: 3360000000
                3380  Test stimulus is: a=492173, b=153519
Data Matched: Netlist: 75557906787,  Expected output: 75557906787, Time: 3390000000
                3410  Test stimulus is: a=194697, b=81680
Data Matched: Netlist: 15902850960,  Expected output: 15902850960, Time: 3420000000
                3440  Test stimulus is: a=431050, b=219590
Data Matched: Netlist: 94654269500,  Expected output: 94654269500, Time: 3450000000
                3470  Test stimulus is: a=290987, b=60024
Data Matched: Netlist: 17466203688,  Expected output: 17466203688, Time: 3480000000
                3500  Test stimulus is: a=813388, b=117239
Data Matched: Netlist: 95360795732,  Expected output: 95360795732, Time: 3510000000
                3530  Test stimulus is: a=649818, b=116820
Data Matched: Netlist: 75911738760,  Expected output: 75911738760, Time: 3540000000
                3560  Test stimulus is: a=523281, b=50121
Data Matched: Netlist: 26227367001,  Expected output: 26227367001, Time: 3570000000
                3590  Test stimulus is: a=625961, b=32272
Data Matched: Netlist: 20201013392,  Expected output: 20201013392, Time: 3600000000
                3620  Test stimulus is: a=828180, b=227697
Data Matched: Netlist: 188574101460,  Expected output: 188574101460, Time: 3630000000
                3650  Test stimulus is: a=988714, b=53041
Data Matched: Netlist: 52442379274,  Expected output: 52442379274, Time: 3660000000
                3680  Test stimulus is: a=435340, b=12774
Data Matched: Netlist: 5561033160,  Expected output: 5561033160, Time: 3690000000
                3710  Test stimulus is: a=548226, b=194694
Data Matched: Netlist: 106736312844,  Expected output: 106736312844, Time: 3720000000
                3740  Test stimulus is: a=816238, b=215257
Data Matched: Netlist: 175700943166,  Expected output: 175700943166, Time: 3750000000
                3770  Test stimulus is: a=379246, b=87949
Data Matched: Netlist: 33354306454,  Expected output: 33354306454, Time: 3780000000
                3800  Test stimulus is: a=360632, b=24660
Data Matched: Netlist: 8893185120,  Expected output: 8893185120, Time: 3810000000
                3830  Test stimulus is: a=885901, b=43625
Data Matched: Netlist: 38647431125,  Expected output: 38647431125, Time: 3840000000
                3860  Test stimulus is: a=383702, b=155246
Data Matched: Netlist: 59568200692,  Expected output: 59568200692, Time: 3870000000
                3890  Test stimulus is: a=146277, b=135858
Data Matched: Netlist: 19872900666,  Expected output: 19872900666, Time: 3900000000
                3920  Test stimulus is: a=433239, b=23118
Data Matched: Netlist: 10015619202,  Expected output: 10015619202, Time: 3930000000
                3950  Test stimulus is: a=321124, b=195737
Data Matched: Netlist: 62855848388,  Expected output: 62855848388, Time: 3960000000
                3980  Test stimulus is: a=839593, b=25920
Data Matched: Netlist: 21762250560,  Expected output: 21762250560, Time: 3990000000
                4010  Test stimulus is: a=255811, b=245418
Data Matched: Netlist: 62780623998,  Expected output: 62780623998, Time: 4020000000
                4040  Test stimulus is: a=695286, b=246759
Data Matched: Netlist: 171568078074,  Expected output: 171568078074, Time: 4050000000
                4070  Test stimulus is: a=990679, b=179234
Data Matched: Netlist: 177563359886,  Expected output: 177563359886, Time: 4080000000
                4100  Test stimulus is: a=82259, b=55942
Data Matched: Netlist: 4601732978,  Expected output: 4601732978, Time: 4110000000
                4130  Test stimulus is: a=467214, b=73700
Data Matched: Netlist: 34433671800,  Expected output: 34433671800, Time: 4140000000
                4160  Test stimulus is: a=947913, b=150592
Data Matched: Netlist: 142748114496,  Expected output: 142748114496, Time: 4170000000
                4190  Test stimulus is: a=268361, b=131571
Data Matched: Netlist: 35308525131,  Expected output: 35308525131, Time: 4200000000
                4220  Test stimulus is: a=424969, b=82168
Data Matched: Netlist: 34918852792,  Expected output: 34918852792, Time: 4230000000
                4250  Test stimulus is: a=61019, b=252310
Data Matched: Netlist: 15395703890,  Expected output: 15395703890, Time: 4260000000
                4280  Test stimulus is: a=349712, b=12162
Data Matched: Netlist: 4253197344,  Expected output: 4253197344, Time: 4290000000
                4310  Test stimulus is: a=747885, b=233694
Data Matched: Netlist: 174776237190,  Expected output: 174776237190, Time: 4320000000
                4340  Test stimulus is: a=11291, b=94080
Data Matched: Netlist: 1062257280,  Expected output: 1062257280, Time: 4350000000
                4370  Test stimulus is: a=310749, b=210235
Data Matched: Netlist: 65330316015,  Expected output: 65330316015, Time: 4380000000
                4400  Test stimulus is: a=331130, b=63647
Data Matched: Netlist: 21075431110,  Expected output: 21075431110, Time: 4410000000
                4430  Test stimulus is: a=192010, b=217016
Data Matched: Netlist: 41669242160,  Expected output: 41669242160, Time: 4440000000
                4460  Test stimulus is: a=454300, b=82131
Data Matched: Netlist: 37312113300,  Expected output: 37312113300, Time: 4470000000
                4490  Test stimulus is: a=850100, b=118857
Data Matched: Netlist: 101040335700,  Expected output: 101040335700, Time: 4500000000
                4520  Test stimulus is: a=770947, b=78812
Data Matched: Netlist: 60759874964,  Expected output: 60759874964, Time: 4530000000
                4550  Test stimulus is: a=465129, b=91990
Data Matched: Netlist: 42787216710,  Expected output: 42787216710, Time: 4560000000
                4580  Test stimulus is: a=505631, b=117599
Data Matched: Netlist: 59461699969,  Expected output: 59461699969, Time: 4590000000
                4610  Test stimulus is: a=367973, b=86924
Data Matched: Netlist: 31985685052,  Expected output: 31985685052, Time: 4620000000
                4640  Test stimulus is: a=844504, b=242669
Data Matched: Netlist: 204934941176,  Expected output: 204934941176, Time: 4650000000
                4670  Test stimulus is: a=72040, b=50201
Data Matched: Netlist: 3616480040,  Expected output: 3616480040, Time: 4680000000
                4700  Test stimulus is: a=228156, b=158917
Data Matched: Netlist: 36257867052,  Expected output: 36257867052, Time: 4710000000
                4730  Test stimulus is: a=851815, b=131619
Data Matched: Netlist: 112115038485,  Expected output: 112115038485, Time: 4740000000
                4760  Test stimulus is: a=364991, b=203009
Data Matched: Netlist: 74096457919,  Expected output: 74096457919, Time: 4770000000
                4790  Test stimulus is: a=596868, b=15683
Data Matched: Netlist: 9360680844,  Expected output: 9360680844, Time: 4800000000
                4820  Test stimulus is: a=723347, b=196899
Data Matched: Netlist: 142426300953,  Expected output: 142426300953, Time: 4830000000
                4850  Test stimulus is: a=1026587, b=18247
Data Matched: Netlist: 18732132989,  Expected output: 18732132989, Time: 4860000000
                4880  Test stimulus is: a=355048, b=20649
Data Matched: Netlist: 7331386152,  Expected output: 7331386152, Time: 4890000000
                4910  Test stimulus is: a=877418, b=132985
Data Matched: Netlist: 116683432730,  Expected output: 116683432730, Time: 4920000000
                4940  Test stimulus is: a=512154, b=47694
Data Matched: Netlist: 24426672876,  Expected output: 24426672876, Time: 4950000000
                4970  Test stimulus is: a=386035, b=73263
Data Matched: Netlist: 28282082205,  Expected output: 28282082205, Time: 4980000000
                5000  Test stimulus is: a=862505, b=146929
Data Matched: Netlist: 126726997145,  Expected output: 126726997145, Time: 5010000000
                5030  Test stimulus is: a=863872, b=260710
Data Matched: Netlist: 225220069120,  Expected output: 225220069120, Time: 5040000000
                5060  Test stimulus is: a=200361, b=45969
Data Matched: Netlist: 9210394809,  Expected output: 9210394809, Time: 5070000000
                5090  Test stimulus is: a=542817, b=250709
Data Matched: Netlist: 136089107253,  Expected output: 136089107253, Time: 5100000000
                5120  Test stimulus is: a=123362, b=35844
Data Matched: Netlist: 4421787528,  Expected output: 4421787528, Time: 5130000000
                5150  Test stimulus is: a=521862, b=226510
Data Matched: Netlist: 118206961620,  Expected output: 118206961620, Time: 5160000000
                5180  Test stimulus is: a=49383, b=108753
Data Matched: Netlist: 5370549399,  Expected output: 5370549399, Time: 5190000000
                5210  Test stimulus is: a=553115, b=98892
Data Matched: Netlist: 54698648580,  Expected output: 54698648580, Time: 5220000000
                5240  Test stimulus is: a=916862, b=55960
Data Matched: Netlist: 51307597520,  Expected output: 51307597520, Time: 5250000000
                5270  Test stimulus is: a=62573, b=68145
Data Matched: Netlist: 4264037085,  Expected output: 4264037085, Time: 5280000000
                5300  Test stimulus is: a=517508, b=44576
Data Matched: Netlist: 23068436608,  Expected output: 23068436608, Time: 5310000000
                5330  Test stimulus is: a=46391, b=39377
Data Matched: Netlist: 1826738407,  Expected output: 1826738407, Time: 5340000000
                5360  Test stimulus is: a=833803, b=60367
Data Matched: Netlist: 50334185701,  Expected output: 50334185701, Time: 5370000000
                5390  Test stimulus is: a=474327, b=63148
Data Matched: Netlist: 29952801396,  Expected output: 29952801396, Time: 5400000000
                5420  Test stimulus is: a=962336, b=250701
Data Matched: Netlist: 241258597536,  Expected output: 241258597536, Time: 5430000000
                5450  Test stimulus is: a=948936, b=147138
Data Matched: Netlist: 139624545168,  Expected output: 139624545168, Time: 5460000000
                5480  Test stimulus is: a=182492, b=226987
Data Matched: Netlist: 41423311604,  Expected output: 41423311604, Time: 5490000000
                5510  Test stimulus is: a=606906, b=144308
Data Matched: Netlist: 87581391048,  Expected output: 87581391048, Time: 5520000000
                5540  Test stimulus is: a=560582, b=106755
Data Matched: Netlist: 59844931410,  Expected output: 59844931410, Time: 5550000000
                5570  Test stimulus is: a=849172, b=148190
Data Matched: Netlist: 125838798680,  Expected output: 125838798680, Time: 5580000000
                5600  Test stimulus is: a=125262, b=193195
Data Matched: Netlist: 24199992090,  Expected output: 24199992090, Time: 5610000000
                5630  Test stimulus is: a=37961, b=74774
Data Matched: Netlist: 2838495814,  Expected output: 2838495814, Time: 5640000000
                5660  Test stimulus is: a=487980, b=158097
Data Matched: Netlist: 77148174060,  Expected output: 77148174060, Time: 5670000000
                5690  Test stimulus is: a=610245, b=159495
Data Matched: Netlist: 97331026275,  Expected output: 97331026275, Time: 5700000000
                5720  Test stimulus is: a=560792, b=143638
Data Matched: Netlist: 80551041296,  Expected output: 80551041296, Time: 5730000000
                5750  Test stimulus is: a=173718, b=17188
Data Matched: Netlist: 2985864984,  Expected output: 2985864984, Time: 5760000000
                5780  Test stimulus is: a=81536, b=247788
Data Matched: Netlist: 20203642368,  Expected output: 20203642368, Time: 5790000000
                5810  Test stimulus is: a=858108, b=160841
Data Matched: Netlist: 138018948828,  Expected output: 138018948828, Time: 5820000000
                5840  Test stimulus is: a=933746, b=39360
Data Matched: Netlist: 36752242560,  Expected output: 36752242560, Time: 5850000000
                5870  Test stimulus is: a=701108, b=55612
Data Matched: Netlist: 38990018096,  Expected output: 38990018096, Time: 5880000000
                5900  Test stimulus is: a=635669, b=141343
Data Matched: Netlist: 89847363467,  Expected output: 89847363467, Time: 5910000000
                5930  Test stimulus is: a=501133, b=219843
Data Matched: Netlist: 110170582119,  Expected output: 110170582119, Time: 5940000000
                5960  Test stimulus is: a=217204, b=239684
Data Matched: Netlist: 52060323536,  Expected output: 52060323536, Time: 5970000000
                5990  Test stimulus is: a=1009029, b=258902
Data Matched: Netlist: 261239626158,  Expected output: 261239626158, Time: 6000000000
                6020  Test stimulus is: a=170955, b=121745
Data Matched: Netlist: 20812916475,  Expected output: 20812916475, Time: 6030000000
                6050  Test stimulus is: a=158442, b=40100
Data Matched: Netlist: 6353524200,  Expected output: 6353524200, Time: 6060000000
                6080  Test stimulus is: a=290235, b=217495
Data Matched: Netlist: 63124661325,  Expected output: 63124661325, Time: 6090000000
                6110  Test stimulus is: a=212997, b=216129
Data Matched: Netlist: 46034828613,  Expected output: 46034828613, Time: 6120000000
                6140  Test stimulus is: a=198290, b=11514
Data Matched: Netlist: 2283111060,  Expected output: 2283111060, Time: 6150000000
                6170  Test stimulus is: a=357908, b=18545
Data Matched: Netlist: 6637403860,  Expected output: 6637403860, Time: 6180000000
                6200  Test stimulus is: a=600033, b=143760
Data Matched: Netlist: 86260744080,  Expected output: 86260744080, Time: 6210000000
                6230  Test stimulus is: a=566493, b=3162
Data Matched: Netlist: 1791250866,  Expected output: 1791250866, Time: 6240000000
                6260  Test stimulus is: a=191164, b=119679
Data Matched: Netlist: 22878316356,  Expected output: 22878316356, Time: 6270000000
                6290  Test stimulus is: a=663263, b=244674
Data Matched: Netlist: 162283211262,  Expected output: 162283211262, Time: 6300000000
                6320  Test stimulus is: a=594866, b=152292
Data Matched: Netlist: 90593332872,  Expected output: 90593332872, Time: 6330000000
                6350  Test stimulus is: a=790280, b=84320
Data Matched: Netlist: 66636409600,  Expected output: 66636409600, Time: 6360000000
                6380  Test stimulus is: a=960125, b=103556
Data Matched: Netlist: 99426704500,  Expected output: 99426704500, Time: 6390000000
                6410  Test stimulus is: a=141009, b=212396
Data Matched: Netlist: 29949747564,  Expected output: 29949747564, Time: 6420000000
                6440  Test stimulus is: a=44619, b=59671
Data Matched: Netlist: 2662460349,  Expected output: 2662460349, Time: 6450000000
                6470  Test stimulus is: a=575876, b=210150
Data Matched: Netlist: 121020341400,  Expected output: 121020341400, Time: 6480000000
                6500  Test stimulus is: a=849033, b=75385
Data Matched: Netlist: 64004352705,  Expected output: 64004352705, Time: 6510000000
                6530  Test stimulus is: a=285353, b=14600
Data Matched: Netlist: 4166153800,  Expected output: 4166153800, Time: 6540000000
                6560  Test stimulus is: a=864775, b=86870
Data Matched: Netlist: 75123004250,  Expected output: 75123004250, Time: 6570000000
                6590  Test stimulus is: a=942939, b=8404
Data Matched: Netlist: 7924459356,  Expected output: 7924459356, Time: 6600000000
                6620  Test stimulus is: a=658252, b=224655
Data Matched: Netlist: 147879603060,  Expected output: 147879603060, Time: 6630000000
                6650  Test stimulus is: a=860588, b=228848
Data Matched: Netlist: 196943842624,  Expected output: 196943842624, Time: 6660000000
                6680  Test stimulus is: a=561069, b=60910
Data Matched: Netlist: 34174712790,  Expected output: 34174712790, Time: 6690000000
                6710  Test stimulus is: a=784843, b=108344
Data Matched: Netlist: 85033029992,  Expected output: 85033029992, Time: 6720000000
                6740  Test stimulus is: a=270348, b=4878
Data Matched: Netlist: 1318757544,  Expected output: 1318757544, Time: 6750000000
                6770  Test stimulus is: a=70571, b=129665
Data Matched: Netlist: 9150588715,  Expected output: 9150588715, Time: 6780000000
                6800  Test stimulus is: a=183621, b=250558
Data Matched: Netlist: 46007710518,  Expected output: 46007710518, Time: 6810000000
                6830  Test stimulus is: a=1031300, b=164194
Data Matched: Netlist: 169333272200,  Expected output: 169333272200, Time: 6840000000
                6860  Test stimulus is: a=1048013, b=147177
Data Matched: Netlist: 154243409301,  Expected output: 154243409301, Time: 6870000000
                6890  Test stimulus is: a=943027, b=14111
Data Matched: Netlist: 13307053997,  Expected output: 13307053997, Time: 6900000000
                6920  Test stimulus is: a=726050, b=27424
Data Matched: Netlist: 19911195200,  Expected output: 19911195200, Time: 6930000000
                6950  Test stimulus is: a=577254, b=239202
Data Matched: Netlist: 138080311308,  Expected output: 138080311308, Time: 6960000000
                6980  Test stimulus is: a=329978, b=80750
Data Matched: Netlist: 26645723500,  Expected output: 26645723500, Time: 6990000000
                7010  Test stimulus is: a=191655, b=187870
Data Matched: Netlist: 36006224850,  Expected output: 36006224850, Time: 7020000000
                7040  Test stimulus is: a=696022, b=110213
Data Matched: Netlist: 76710672686,  Expected output: 76710672686, Time: 7050000000
                7070  Test stimulus is: a=411555, b=91813
Data Matched: Netlist: 37786099215,  Expected output: 37786099215, Time: 7080000000
                7100  Test stimulus is: a=312923, b=10937
Data Matched: Netlist: 3422438851,  Expected output: 3422438851, Time: 7110000000
                7130  Test stimulus is: a=957852, b=233841
Data Matched: Netlist: 223985069532,  Expected output: 223985069532, Time: 7140000000
                7160  Test stimulus is: a=972152, b=21870
Data Matched: Netlist: 21260964240,  Expected output: 21260964240, Time: 7170000000
                7190  Test stimulus is: a=725593, b=225381
Data Matched: Netlist: 163534875933,  Expected output: 163534875933, Time: 7200000000
                7220  Test stimulus is: a=892785, b=256613
Data Matched: Netlist: 229100237205,  Expected output: 229100237205, Time: 7230000000
                7250  Test stimulus is: a=379866, b=59270
Data Matched: Netlist: 22514657820,  Expected output: 22514657820, Time: 7260000000
                7280  Test stimulus is: a=767863, b=194904
Data Matched: Netlist: 149659570152,  Expected output: 149659570152, Time: 7290000000
                7310  Test stimulus is: a=342327, b=28752
Data Matched: Netlist: 9842585904,  Expected output: 9842585904, Time: 7320000000
                7340  Test stimulus is: a=823755, b=163620
Data Matched: Netlist: 134782793100,  Expected output: 134782793100, Time: 7350000000
                7370  Test stimulus is: a=936044, b=257039
Data Matched: Netlist: 240599813716,  Expected output: 240599813716, Time: 7380000000
                7400  Test stimulus is: a=661387, b=251628
Data Matched: Netlist: 166423488036,  Expected output: 166423488036, Time: 7410000000
                7430  Test stimulus is: a=972706, b=230758
Data Matched: Netlist: 224459691148,  Expected output: 224459691148, Time: 7440000000
                7460  Test stimulus is: a=102105, b=105822
Data Matched: Netlist: 10804955310,  Expected output: 10804955310, Time: 7470000000
                7490  Test stimulus is: a=402231, b=108763
Data Matched: Netlist: 43747850253,  Expected output: 43747850253, Time: 7500000000
                7520  Test stimulus is: a=748922, b=235884
Data Matched: Netlist: 176658717048,  Expected output: 176658717048, Time: 7530000000
                7550  Test stimulus is: a=114005, b=62780
Data Matched: Netlist: 7157233900,  Expected output: 7157233900, Time: 7560000000
                7580  Test stimulus is: a=198494, b=43913
Data Matched: Netlist: 8716467022,  Expected output: 8716467022, Time: 7590000000
                7610  Test stimulus is: a=745178, b=204801
Data Matched: Netlist: 152613199578,  Expected output: 152613199578, Time: 7620000000
                7640  Test stimulus is: a=777571, b=184654
Data Matched: Netlist: 143581595434,  Expected output: 143581595434, Time: 7650000000
                7670  Test stimulus is: a=706459, b=223692
Data Matched: Netlist: 158029226628,  Expected output: 158029226628, Time: 7680000000
                7700  Test stimulus is: a=91354, b=168722
Data Matched: Netlist: 15413429588,  Expected output: 15413429588, Time: 7710000000
                7730  Test stimulus is: a=142111, b=116368
Data Matched: Netlist: 16537172848,  Expected output: 16537172848, Time: 7740000000
                7760  Test stimulus is: a=1012113, b=12594
Data Matched: Netlist: 12746551122,  Expected output: 12746551122, Time: 7770000000
                7790  Test stimulus is: a=1021332, b=114114
Data Matched: Netlist: 116548279848,  Expected output: 116548279848, Time: 7800000000
                7820  Test stimulus is: a=1019589, b=115315
Data Matched: Netlist: 117573905535,  Expected output: 117573905535, Time: 7830000000
                7850  Test stimulus is: a=851180, b=209832
Data Matched: Netlist: 178604801760,  Expected output: 178604801760, Time: 7860000000
                7880  Test stimulus is: a=399901, b=27409
Data Matched: Netlist: 10960886509,  Expected output: 10960886509, Time: 7890000000
                7910  Test stimulus is: a=70825, b=191661
Data Matched: Netlist: 13574390325,  Expected output: 13574390325, Time: 7920000000
                7940  Test stimulus is: a=711683, b=70236
Data Matched: Netlist: 49985767188,  Expected output: 49985767188, Time: 7950000000
                7970  Test stimulus is: a=698888, b=111448
Data Matched: Netlist: 77889669824,  Expected output: 77889669824, Time: 7980000000
                8000  Test stimulus is: a=320094, b=124186
Data Matched: Netlist: 39751193484,  Expected output: 39751193484, Time: 8010000000
                8030  Test stimulus is: a=59376, b=3076
Data Matched: Netlist: 182640576,  Expected output: 182640576, Time: 8040000000
                8060  Test stimulus is: a=772903, b=224907
Data Matched: Netlist: 173831295021,  Expected output: 173831295021, Time: 8070000000
                8090  Test stimulus is: a=864789, b=28600
Data Matched: Netlist: 24732965400,  Expected output: 24732965400, Time: 8100000000
                8120  Test stimulus is: a=954894, b=62552
Data Matched: Netlist: 59730529488,  Expected output: 59730529488, Time: 8130000000
                8150  Test stimulus is: a=865726, b=43273
Data Matched: Netlist: 37462561198,  Expected output: 37462561198, Time: 8160000000
                8180  Test stimulus is: a=828109, b=247488
Data Matched: Netlist: 204947040192,  Expected output: 204947040192, Time: 8190000000
                8210  Test stimulus is: a=917062, b=18224
Data Matched: Netlist: 16712537888,  Expected output: 16712537888, Time: 8220000000
                8240  Test stimulus is: a=210586, b=168327
Data Matched: Netlist: 35447309622,  Expected output: 35447309622, Time: 8250000000
                8270  Test stimulus is: a=308810, b=57282
Data Matched: Netlist: 17689254420,  Expected output: 17689254420, Time: 8280000000
                8300  Test stimulus is: a=593869, b=97823
Data Matched: Netlist: 58094047187,  Expected output: 58094047187, Time: 8310000000
                8330  Test stimulus is: a=95966, b=179442
Data Matched: Netlist: 17220330972,  Expected output: 17220330972, Time: 8340000000
                8360  Test stimulus is: a=160153, b=29832
Data Matched: Netlist: 4777684296,  Expected output: 4777684296, Time: 8370000000
                8390  Test stimulus is: a=909055, b=106687
Data Matched: Netlist: 96984350785,  Expected output: 96984350785, Time: 8400000000
                8420  Test stimulus is: a=187626, b=97086
Data Matched: Netlist: 18215857836,  Expected output: 18215857836, Time: 8430000000
                8450  Test stimulus is: a=290364, b=16151
Data Matched: Netlist: 4689668964,  Expected output: 4689668964, Time: 8460000000
                8480  Test stimulus is: a=864336, b=112522
Data Matched: Netlist: 97256815392,  Expected output: 97256815392, Time: 8490000000
                8510  Test stimulus is: a=445695, b=15068
Data Matched: Netlist: 6715732260,  Expected output: 6715732260, Time: 8520000000
                8540  Test stimulus is: a=737320, b=98186
Data Matched: Netlist: 72394501520,  Expected output: 72394501520, Time: 8550000000
                8570  Test stimulus is: a=180696, b=248942
Data Matched: Netlist: 44982823632,  Expected output: 44982823632, Time: 8580000000
                8600  Test stimulus is: a=944700, b=195615
Data Matched: Netlist: 184797490500,  Expected output: 184797490500, Time: 8610000000
                8630  Test stimulus is: a=7571, b=50522
Data Matched: Netlist: 382502062,  Expected output: 382502062, Time: 8640000000
                8660  Test stimulus is: a=985436, b=126809
Data Matched: Netlist: 124962153724,  Expected output: 124962153724, Time: 8670000000
                8690  Test stimulus is: a=313013, b=26267
Data Matched: Netlist: 8221912471,  Expected output: 8221912471, Time: 8700000000
                8720  Test stimulus is: a=67532, b=83960
Data Matched: Netlist: 5669986720,  Expected output: 5669986720, Time: 8730000000
                8750  Test stimulus is: a=477134, b=58824
Data Matched: Netlist: 28066930416,  Expected output: 28066930416, Time: 8760000000
                8780  Test stimulus is: a=223325, b=12837
Data Matched: Netlist: 2866823025,  Expected output: 2866823025, Time: 8790000000
                8810  Test stimulus is: a=532328, b=84657
Data Matched: Netlist: 45065291496,  Expected output: 45065291496, Time: 8820000000
                8840  Test stimulus is: a=434792, b=141744
Data Matched: Netlist: 61629157248,  Expected output: 61629157248, Time: 8850000000
                8870  Test stimulus is: a=751495, b=250801
Data Matched: Netlist: 188475697495,  Expected output: 188475697495, Time: 8880000000
                8900  Test stimulus is: a=132385, b=184070
Data Matched: Netlist: 24368106950,  Expected output: 24368106950, Time: 8910000000
                8930  Test stimulus is: a=756366, b=11115
Data Matched: Netlist: 8407008090,  Expected output: 8407008090, Time: 8940000000
                8960  Test stimulus is: a=839897, b=68152
Data Matched: Netlist: 57240660344,  Expected output: 57240660344, Time: 8970000000
                8990  Test stimulus is: a=32802, b=75263
Data Matched: Netlist: 2468776926,  Expected output: 2468776926, Time: 9000000000
                9020  Test stimulus is: a=352210, b=77250
Data Matched: Netlist: 27208222500,  Expected output: 27208222500, Time: 9030000000
                9050  Test stimulus is: a=721886, b=55135
Data Matched: Netlist: 39801184610,  Expected output: 39801184610, Time: 9060000000
                9080  Test stimulus is: a=444695, b=65323
Data Matched: Netlist: 29048811485,  Expected output: 29048811485, Time: 9090000000
                9110  Test stimulus is: a=876186, b=226669
Data Matched: Netlist: 198604204434,  Expected output: 198604204434, Time: 9120000000
                9140  Test stimulus is: a=246080, b=194
Data Matched: Netlist: 47739520,  Expected output: 47739520, Time: 9150000000
                9170  Test stimulus is: a=835847, b=69141
Data Matched: Netlist: 57791297427,  Expected output: 57791297427, Time: 9180000000
                9200  Test stimulus is: a=420669, b=46953
Data Matched: Netlist: 19751671557,  Expected output: 19751671557, Time: 9210000000
                9230  Test stimulus is: a=864096, b=13950
Data Matched: Netlist: 12054139200,  Expected output: 12054139200, Time: 9240000000
                9260  Test stimulus is: a=220419, b=212350
Data Matched: Netlist: 46805974650,  Expected output: 46805974650, Time: 9270000000
                9290  Test stimulus is: a=779072, b=18174
Data Matched: Netlist: 14158854528,  Expected output: 14158854528, Time: 9300000000
                9320  Test stimulus is: a=355803, b=51053
Data Matched: Netlist: 18164810559,  Expected output: 18164810559, Time: 9330000000
                9350  Test stimulus is: a=713790, b=176264
Data Matched: Netlist: 125815480560,  Expected output: 125815480560, Time: 9360000000
                9380  Test stimulus is: a=134013, b=154565
Data Matched: Netlist: 20713719345,  Expected output: 20713719345, Time: 9390000000
                9410  Test stimulus is: a=483782, b=210422
Data Matched: Netlist: 101798376004,  Expected output: 101798376004, Time: 9420000000
                9440  Test stimulus is: a=89875, b=183400
Data Matched: Netlist: 16483075000,  Expected output: 16483075000, Time: 9450000000
                9470  Test stimulus is: a=924686, b=252159
Data Matched: Netlist: 233167897074,  Expected output: 233167897074, Time: 9480000000
                9500  Test stimulus is: a=493550, b=163091
Data Matched: Netlist: 80493563050,  Expected output: 80493563050, Time: 9510000000
                9530  Test stimulus is: a=178224, b=12186
Data Matched: Netlist: 2171837664,  Expected output: 2171837664, Time: 9540000000
                9560  Test stimulus is: a=665927, b=239515
Data Matched: Netlist: 159499505405,  Expected output: 159499505405, Time: 9570000000
                9590  Test stimulus is: a=697542, b=259025
Data Matched: Netlist: 180680816550,  Expected output: 180680816550, Time: 9600000000
                9620  Test stimulus is: a=225362, b=180781
Data Matched: Netlist: 40741167722,  Expected output: 40741167722, Time: 9630000000
                9650  Test stimulus is: a=61783, b=244545
Data Matched: Netlist: 15108723735,  Expected output: 15108723735, Time: 9660000000
                9680  Test stimulus is: a=964223, b=95031
Data Matched: Netlist: 91631075913,  Expected output: 91631075913, Time: 9690000000
                9710  Test stimulus is: a=479755, b=258262
Data Matched: Netlist: 123902485810,  Expected output: 123902485810, Time: 9720000000
                9740  Test stimulus is: a=155455, b=81948
Data Matched: Netlist: 12739226340,  Expected output: 12739226340, Time: 9750000000
                9770  Test stimulus is: a=955693, b=223763
Data Matched: Netlist: 213848732759,  Expected output: 213848732759, Time: 9780000000
                9800  Test stimulus is: a=556818, b=41608
Data Matched: Netlist: 23168083344,  Expected output: 23168083344, Time: 9810000000
                9830  Test stimulus is: a=822440, b=81761
Data Matched: Netlist: 67243516840,  Expected output: 67243516840, Time: 9840000000
                9860  Test stimulus is: a=740398, b=127180
Data Matched: Netlist: 94163817640,  Expected output: 94163817640, Time: 9870000000
                9890  Test stimulus is: a=967639, b=229310
Data Matched: Netlist: 221889299090,  Expected output: 221889299090, Time: 9900000000
                9920  Test stimulus is: a=867739, b=91365
Data Matched: Netlist: 79280973735,  Expected output: 79280973735, Time: 9930000000
                9950  Test stimulus is: a=384450, b=252870
Data Matched: Netlist: 97215871500,  Expected output: 97215871500, Time: 9960000000
                9980  Test stimulus is: a=881977, b=253937
Data Matched: Netlist: 223966593449,  Expected output: 223966593449, Time: 9990000000
               10010  Test stimulus is: a=1034261, b=209317
Data Matched: Netlist: 216488409737,  Expected output: 216488409737, Time: 10020000000
               10040  Test stimulus is: a=959610, b=236672
Data Matched: Netlist: 227112817920,  Expected output: 227112817920, Time: 10050000000
               10070  Test stimulus is: a=514340, b=259300
Data Matched: Netlist: 133368362000,  Expected output: 133368362000, Time: 10080000000
               10100  Test stimulus is: a=918143, b=28533
Data Matched: Netlist: 26197374219,  Expected output: 26197374219, Time: 10110000000
               10130  Test stimulus is: a=770587, b=57715
Data Matched: Netlist: 44474428705,  Expected output: 44474428705, Time: 10140000000
               10160  Test stimulus is: a=1043250, b=178028
Data Matched: Netlist: 185727711000,  Expected output: 185727711000, Time: 10170000000
               10190  Test stimulus is: a=64633, b=220512
Data Matched: Netlist: 14252352096,  Expected output: 14252352096, Time: 10200000000
               10220  Test stimulus is: a=848832, b=240108
Data Matched: Netlist: 203811353856,  Expected output: 203811353856, Time: 10230000000
               10250  Test stimulus is: a=395758, b=41523
Data Matched: Netlist: 16433059434,  Expected output: 16433059434, Time: 10260000000
               10280  Test stimulus is: a=579545, b=101467
Data Matched: Netlist: 58804692515,  Expected output: 58804692515, Time: 10290000000
               10310  Test stimulus is: a=958027, b=226257
Data Matched: Netlist: 216760314939,  Expected output: 216760314939, Time: 10320000000
               10340  Test stimulus is: a=906831, b=36954
Data Matched: Netlist: 33511032774,  Expected output: 33511032774, Time: 10350000000
               10370  Test stimulus is: a=89687, b=23360
Data Matched: Netlist: 2095088320,  Expected output: 2095088320, Time: 10380000000
               10400  Test stimulus is: a=702981, b=86189
Data Matched: Netlist: 60589229409,  Expected output: 60589229409, Time: 10410000000
               10430  Test stimulus is: a=980409, b=227771
Data Matched: Netlist: 223308738339,  Expected output: 223308738339, Time: 10440000000
               10460  Test stimulus is: a=639182, b=182124
Data Matched: Netlist: 116410382568,  Expected output: 116410382568, Time: 10470000000
               10490  Test stimulus is: a=501827, b=163023
Data Matched: Netlist: 81809343021,  Expected output: 81809343021, Time: 10500000000
               10520  Test stimulus is: a=831460, b=425
Data Matched: Netlist: 353370500,  Expected output: 353370500, Time: 10530000000
               10550  Test stimulus is: a=1042173, b=34507
Data Matched: Netlist: 35962263711,  Expected output: 35962263711, Time: 10560000000
               10580  Test stimulus is: a=644771, b=160087
Data Matched: Netlist: 103219455077,  Expected output: 103219455077, Time: 10590000000
               10610  Test stimulus is: a=292016, b=160683
Data Matched: Netlist: 46922006928,  Expected output: 46922006928, Time: 10620000000
               10640  Test stimulus is: a=384732, b=10133
Data Matched: Netlist: 3898489356,  Expected output: 3898489356, Time: 10650000000
               10670  Test stimulus is: a=547965, b=234714
Data Matched: Netlist: 128615057010,  Expected output: 128615057010, Time: 10680000000
               10700  Test stimulus is: a=319582, b=191666
Data Matched: Netlist: 61253003612,  Expected output: 61253003612, Time: 10710000000
               10730  Test stimulus is: a=15522, b=36572
Data Matched: Netlist: 567670584,  Expected output: 567670584, Time: 10740000000
               10760  Test stimulus is: a=766636, b=61741
Data Matched: Netlist: 47332873276,  Expected output: 47332873276, Time: 10770000000
               10790  Test stimulus is: a=902495, b=177161
Data Matched: Netlist: 159886916695,  Expected output: 159886916695, Time: 10800000000
               10820  Test stimulus is: a=489813, b=123922
Data Matched: Netlist: 60698606586,  Expected output: 60698606586, Time: 10830000000
               10850  Test stimulus is: a=621323, b=43508
Data Matched: Netlist: 27032521084,  Expected output: 27032521084, Time: 10860000000
               10880  Test stimulus is: a=622938, b=199783
Data Matched: Netlist: 124452422454,  Expected output: 124452422454, Time: 10890000000
               10910  Test stimulus is: a=978555, b=152838
Data Matched: Netlist: 149560389090,  Expected output: 149560389090, Time: 10920000000
               10940  Test stimulus is: a=778030, b=156467
Data Matched: Netlist: 121736020010,  Expected output: 121736020010, Time: 10950000000
               10970  Test stimulus is: a=214612, b=3790
Data Matched: Netlist: 813379480,  Expected output: 813379480, Time: 10980000000
               11000  Test stimulus is: a=798506, b=255586
Data Matched: Netlist: 204086954516,  Expected output: 204086954516, Time: 11010000000
               11030  Test stimulus is: a=963004, b=44559
Data Matched: Netlist: 42910495236,  Expected output: 42910495236, Time: 11040000000
               11060  Test stimulus is: a=233952, b=191263
Data Matched: Netlist: 44746361376,  Expected output: 44746361376, Time: 11070000000
               11090  Test stimulus is: a=939101, b=75502
Data Matched: Netlist: 70904003702,  Expected output: 70904003702, Time: 11100000000
               11120  Test stimulus is: a=328152, b=162759
Data Matched: Netlist: 53409691368,  Expected output: 53409691368, Time: 11130000000
               11150  Test stimulus is: a=581585, b=87506
Data Matched: Netlist: 50892177010,  Expected output: 50892177010, Time: 11160000000
               11180  Test stimulus is: a=1037560, b=39601
Data Matched: Netlist: 41088413560,  Expected output: 41088413560, Time: 11190000000
               11210  Test stimulus is: a=690585, b=57768
Data Matched: Netlist: 39893714280,  Expected output: 39893714280, Time: 11220000000
               11240  Test stimulus is: a=552911, b=197516
Data Matched: Netlist: 109208769076,  Expected output: 109208769076, Time: 11250000000
               11270  Test stimulus is: a=624990, b=24131
Data Matched: Netlist: 15081633690,  Expected output: 15081633690, Time: 11280000000
               11300  Test stimulus is: a=924218, b=138506
Data Matched: Netlist: 128009738308,  Expected output: 128009738308, Time: 11310000000
               11330  Test stimulus is: a=206643, b=90591
Data Matched: Netlist: 18719996013,  Expected output: 18719996013, Time: 11340000000
               11360  Test stimulus is: a=203149, b=63788
Data Matched: Netlist: 12958468412,  Expected output: 12958468412, Time: 11370000000
               11390  Test stimulus is: a=367745, b=147903
Data Matched: Netlist: 54390588735,  Expected output: 54390588735, Time: 11400000000
               11420  Test stimulus is: a=345831, b=139526
Data Matched: Netlist: 48252416106,  Expected output: 48252416106, Time: 11430000000
               11450  Test stimulus is: a=421228, b=229318
Data Matched: Netlist: 96595162504,  Expected output: 96595162504, Time: 11460000000
               11480  Test stimulus is: a=97410, b=231557
Data Matched: Netlist: 22555967370,  Expected output: 22555967370, Time: 11490000000
               11510  Test stimulus is: a=1023595, b=162288
Data Matched: Netlist: 166117185360,  Expected output: 166117185360, Time: 11520000000
               11540  Test stimulus is: a=983184, b=8325
Data Matched: Netlist: 8185006800,  Expected output: 8185006800, Time: 11550000000
               11570  Test stimulus is: a=208448, b=5394
Data Matched: Netlist: 1124368512,  Expected output: 1124368512, Time: 11580000000
               11600  Test stimulus is: a=519882, b=211900
Data Matched: Netlist: 110162995800,  Expected output: 110162995800, Time: 11610000000
               11630  Test stimulus is: a=800942, b=172867
Data Matched: Netlist: 138456440714,  Expected output: 138456440714, Time: 11640000000
               11660  Test stimulus is: a=26893, b=167618
Data Matched: Netlist: 4507750874,  Expected output: 4507750874, Time: 11670000000
               11690  Test stimulus is: a=45294, b=77144
Data Matched: Netlist: 3494160336,  Expected output: 3494160336, Time: 11700000000
               11720  Test stimulus is: a=723132, b=217665
Data Matched: Netlist: 157400526780,  Expected output: 157400526780, Time: 11730000000
               11750  Test stimulus is: a=489247, b=63936
Data Matched: Netlist: 31280496192,  Expected output: 31280496192, Time: 11760000000
               11780  Test stimulus is: a=637554, b=193653
Data Matched: Netlist: 123464244762,  Expected output: 123464244762, Time: 11790000000
               11810  Test stimulus is: a=1007576, b=214518
Data Matched: Netlist: 216143188368,  Expected output: 216143188368, Time: 11820000000
               11840  Test stimulus is: a=244191, b=240224
Data Matched: Netlist: 58660538784,  Expected output: 58660538784, Time: 11850000000
               11870  Test stimulus is: a=362183, b=181961
Data Matched: Netlist: 65903180863,  Expected output: 65903180863, Time: 11880000000
               11900  Test stimulus is: a=273760, b=28187
Data Matched: Netlist: 7716473120,  Expected output: 7716473120, Time: 11910000000
               11930  Test stimulus is: a=450397, b=71600
Data Matched: Netlist: 32248425200,  Expected output: 32248425200, Time: 11940000000
               11960  Test stimulus is: a=1023074, b=101787
Data Matched: Netlist: 104135633238,  Expected output: 104135633238, Time: 11970000000
               11990  Test stimulus is: a=860764, b=70679
Data Matched: Netlist: 60837938756,  Expected output: 60837938756, Time: 12000000000
               12020  Test stimulus is: a=969838, b=203315
Data Matched: Netlist: 197182612970,  Expected output: 197182612970, Time: 12030000000
               12050  Test stimulus is: a=447312, b=158804
Data Matched: Netlist: 71034934848,  Expected output: 71034934848, Time: 12060000000
               12080  Test stimulus is: a=17415, b=185149
Data Matched: Netlist: 3224369835,  Expected output: 3224369835, Time: 12090000000
               12110  Test stimulus is: a=484787, b=241154
Data Matched: Netlist: 116908324198,  Expected output: 116908324198, Time: 12120000000
               12140  Test stimulus is: a=691879, b=196686
Data Matched: Netlist: 136082912994,  Expected output: 136082912994, Time: 12150000000
               12170  Test stimulus is: a=173637, b=5583
Data Matched: Netlist: 969415371,  Expected output: 969415371, Time: 12180000000
               12200  Test stimulus is: a=900367, b=215209
Data Matched: Netlist: 193767081703,  Expected output: 193767081703, Time: 12210000000
               12230  Test stimulus is: a=82889, b=46676
Data Matched: Netlist: 3868926964,  Expected output: 3868926964, Time: 12240000000
               12260  Test stimulus is: a=895725, b=74049
Data Matched: Netlist: 66327540525,  Expected output: 66327540525, Time: 12270000000
               12290  Test stimulus is: a=924117, b=253691
Data Matched: Netlist: 234440165847,  Expected output: 234440165847, Time: 12300000000
               12320  Test stimulus is: a=337232, b=8176
Data Matched: Netlist: 2757208832,  Expected output: 2757208832, Time: 12330000000
               12350  Test stimulus is: a=653868, b=3087
Data Matched: Netlist: 2018490516,  Expected output: 2018490516, Time: 12360000000
               12380  Test stimulus is: a=423686, b=44543
Data Matched: Netlist: 18872245498,  Expected output: 18872245498, Time: 12390000000
               12410  Test stimulus is: a=451761, b=64919
Data Matched: Netlist: 29327872359,  Expected output: 29327872359, Time: 12420000000
               12440  Test stimulus is: a=390527, b=58043
Data Matched: Netlist: 22667358661,  Expected output: 22667358661, Time: 12450000000
               12470  Test stimulus is: a=378304, b=80872
Data Matched: Netlist: 30594201088,  Expected output: 30594201088, Time: 12480000000
               12500  Test stimulus is: a=570347, b=233624
Data Matched: Netlist: 133246747528,  Expected output: 133246747528, Time: 12510000000
               12530  Test stimulus is: a=81789, b=229396
Data Matched: Netlist: 18762069444,  Expected output: 18762069444, Time: 12540000000
               12560  Test stimulus is: a=289358, b=207492
Data Matched: Netlist: 60039470136,  Expected output: 60039470136, Time: 12570000000
               12590  Test stimulus is: a=44580, b=259400
Data Matched: Netlist: 11564052000,  Expected output: 11564052000, Time: 12600000000
               12620  Test stimulus is: a=581606, b=101198
Data Matched: Netlist: 58857363988,  Expected output: 58857363988, Time: 12630000000
               12650  Test stimulus is: a=780575, b=230579
Data Matched: Netlist: 179984202925,  Expected output: 179984202925, Time: 12660000000
               12680  Test stimulus is: a=213327, b=177900
Data Matched: Netlist: 37950873300,  Expected output: 37950873300, Time: 12690000000
               12710  Test stimulus is: a=1045404, b=32797
Data Matched: Netlist: 34286114988,  Expected output: 34286114988, Time: 12720000000
               12740  Test stimulus is: a=130695, b=253744
Data Matched: Netlist: 33163072080,  Expected output: 33163072080, Time: 12750000000
               12770  Test stimulus is: a=60586, b=51766
Data Matched: Netlist: 3136294876,  Expected output: 3136294876, Time: 12780000000
               12800  Test stimulus is: a=781147, b=31676
Data Matched: Netlist: 24743612372,  Expected output: 24743612372, Time: 12810000000
               12830  Test stimulus is: a=98604, b=251636
Data Matched: Netlist: 24812316144,  Expected output: 24812316144, Time: 12840000000
               12860  Test stimulus is: a=771493, b=147578
Data Matched: Netlist: 113855393954,  Expected output: 113855393954, Time: 12870000000
               12890  Test stimulus is: a=730642, b=182340
Data Matched: Netlist: 133225262280,  Expected output: 133225262280, Time: 12900000000
               12920  Test stimulus is: a=296452, b=21105
Data Matched: Netlist: 6256619460,  Expected output: 6256619460, Time: 12930000000
               12950  Test stimulus is: a=717303, b=21590
Data Matched: Netlist: 15486571770,  Expected output: 15486571770, Time: 12960000000
               12980  Test stimulus is: a=717581, b=135044
Data Matched: Netlist: 96905008564,  Expected output: 96905008564, Time: 12990000000
               13010  Test stimulus is: a=821070, b=223178
Data Matched: Netlist: 183244760460,  Expected output: 183244760460, Time: 13020000000
               13040  Test stimulus is: a=238814, b=253996
Data Matched: Netlist: 60657800744,  Expected output: 60657800744, Time: 13050000000
               13070  Test stimulus is: a=833807, b=224951
Data Matched: Netlist: 187565718457,  Expected output: 187565718457, Time: 13080000000
               13100  Test stimulus is: a=744686, b=227777
Data Matched: Netlist: 169622343022,  Expected output: 169622343022, Time: 13110000000
               13130  Test stimulus is: a=354862, b=61285
Data Matched: Netlist: 21747717670,  Expected output: 21747717670, Time: 13140000000
               13160  Test stimulus is: a=505443, b=29358
Data Matched: Netlist: 14838795594,  Expected output: 14838795594, Time: 13170000000
               13190  Test stimulus is: a=699371, b=132186
Data Matched: Netlist: 92447055006,  Expected output: 92447055006, Time: 13200000000
               13220  Test stimulus is: a=646435, b=218020
Data Matched: Netlist: 140935758700,  Expected output: 140935758700, Time: 13230000000
               13250  Test stimulus is: a=485535, b=1172
Data Matched: Netlist: 569047020,  Expected output: 569047020, Time: 13260000000
               13280  Test stimulus is: a=782908, b=146918
Data Matched: Netlist: 115023277544,  Expected output: 115023277544, Time: 13290000000
               13310  Test stimulus is: a=685968, b=216647
Data Matched: Netlist: 148612909296,  Expected output: 148612909296, Time: 13320000000
               13340  Test stimulus is: a=458029, b=245844
Data Matched: Netlist: 112603681476,  Expected output: 112603681476, Time: 13350000000
               13370  Test stimulus is: a=259843, b=152867
Data Matched: Netlist: 39721419881,  Expected output: 39721419881, Time: 13380000000
               13400  Test stimulus is: a=784518, b=143188
Data Matched: Netlist: 112333563384,  Expected output: 112333563384, Time: 13410000000
               13430  Test stimulus is: a=339348, b=251811
Data Matched: Netlist: 85451559228,  Expected output: 85451559228, Time: 13440000000
               13460  Test stimulus is: a=925515, b=243
Data Matched: Netlist: 224900145,  Expected output: 224900145, Time: 13470000000
               13490  Test stimulus is: a=177655, b=149414
Data Matched: Netlist: 26544144170,  Expected output: 26544144170, Time: 13500000000
               13520  Test stimulus is: a=352453, b=88634
Data Matched: Netlist: 31239319202,  Expected output: 31239319202, Time: 13530000000
               13550  Test stimulus is: a=81281, b=260110
Data Matched: Netlist: 21142000910,  Expected output: 21142000910, Time: 13560000000
               13580  Test stimulus is: a=59224, b=40466
Data Matched: Netlist: 2396558384,  Expected output: 2396558384, Time: 13590000000
               13610  Test stimulus is: a=613606, b=35185
Data Matched: Netlist: 21589727110,  Expected output: 21589727110, Time: 13620000000
               13640  Test stimulus is: a=212708, b=83577
Data Matched: Netlist: 17777496516,  Expected output: 17777496516, Time: 13650000000
               13670  Test stimulus is: a=1012751, b=106044
Data Matched: Netlist: 107396167044,  Expected output: 107396167044, Time: 13680000000
               13700  Test stimulus is: a=734535, b=147089
Data Matched: Netlist: 108042018615,  Expected output: 108042018615, Time: 13710000000
               13730  Test stimulus is: a=313679, b=186733
Data Matched: Netlist: 58574220707,  Expected output: 58574220707, Time: 13740000000
               13760  Test stimulus is: a=263435, b=225296
Data Matched: Netlist: 59350851760,  Expected output: 59350851760, Time: 13770000000
               13790  Test stimulus is: a=1047000, b=228672
Data Matched: Netlist: 239419584000,  Expected output: 239419584000, Time: 13800000000
               13820  Test stimulus is: a=374665, b=2065
Data Matched: Netlist: 773683225,  Expected output: 773683225, Time: 13830000000
               13850  Test stimulus is: a=265209, b=24509
Data Matched: Netlist: 6500007381,  Expected output: 6500007381, Time: 13860000000
               13880  Test stimulus is: a=643716, b=37756
Data Matched: Netlist: 24304141296,  Expected output: 24304141296, Time: 13890000000
               13910  Test stimulus is: a=513920, b=222795
Data Matched: Netlist: 114498806400,  Expected output: 114498806400, Time: 13920000000
               13940  Test stimulus is: a=352970, b=87372
Data Matched: Netlist: 30839694840,  Expected output: 30839694840, Time: 13950000000
               13970  Test stimulus is: a=370872, b=138077
Data Matched: Netlist: 51208893144,  Expected output: 51208893144, Time: 13980000000
               14000  Test stimulus is: a=698098, b=98532
Data Matched: Netlist: 68784992136,  Expected output: 68784992136, Time: 14010000000
               14030  Test stimulus is: a=530500, b=87121
Data Matched: Netlist: 46217690500,  Expected output: 46217690500, Time: 14040000000
               14060  Test stimulus is: a=1021615, b=9536
Data Matched: Netlist: 9742120640,  Expected output: 9742120640, Time: 14070000000
               14090  Test stimulus is: a=501222, b=34117
Data Matched: Netlist: 17100190974,  Expected output: 17100190974, Time: 14100000000
               14120  Test stimulus is: a=835767, b=135000
Data Matched: Netlist: 112828545000,  Expected output: 112828545000, Time: 14130000000
               14150  Test stimulus is: a=499365, b=174958
Data Matched: Netlist: 87367901670,  Expected output: 87367901670, Time: 14160000000
               14180  Test stimulus is: a=860149, b=11876
Data Matched: Netlist: 10215129524,  Expected output: 10215129524, Time: 14190000000
               14210  Test stimulus is: a=3682, b=180376
Data Matched: Netlist: 664144432,  Expected output: 664144432, Time: 14220000000
               14240  Test stimulus is: a=119321, b=28696
Data Matched: Netlist: 3424035416,  Expected output: 3424035416, Time: 14250000000
               14270  Test stimulus is: a=1048305, b=51076
Data Matched: Netlist: 53543226180,  Expected output: 53543226180, Time: 14280000000
               14300  Test stimulus is: a=384615, b=159900
Data Matched: Netlist: 61499938500,  Expected output: 61499938500, Time: 14310000000
               14330  Test stimulus is: a=28068, b=222654
Data Matched: Netlist: 6249452472,  Expected output: 6249452472, Time: 14340000000
               14360  Test stimulus is: a=2329, b=54454
Data Matched: Netlist: 126823366,  Expected output: 126823366, Time: 14370000000
               14390  Test stimulus is: a=379969, b=194391
Data Matched: Netlist: 73862553879,  Expected output: 73862553879, Time: 14400000000
               14420  Test stimulus is: a=807879, b=179159
Data Matched: Netlist: 144738793761,  Expected output: 144738793761, Time: 14430000000
               14450  Test stimulus is: a=822111, b=253354
Data Matched: Netlist: 208285110294,  Expected output: 208285110294, Time: 14460000000
               14480  Test stimulus is: a=262166, b=59717
Data Matched: Netlist: 15655767022,  Expected output: 15655767022, Time: 14490000000
               14510  Test stimulus is: a=751249, b=257121
Data Matched: Netlist: 193161894129,  Expected output: 193161894129, Time: 14520000000
               14540  Test stimulus is: a=717788, b=187159
Data Matched: Netlist: 134340484292,  Expected output: 134340484292, Time: 14550000000
               14570  Test stimulus is: a=757792, b=47636
Data Matched: Netlist: 36098179712,  Expected output: 36098179712, Time: 14580000000
               14600  Test stimulus is: a=588536, b=23243
Data Matched: Netlist: 13679342248,  Expected output: 13679342248, Time: 14610000000
               14630  Test stimulus is: a=100257, b=179918
Data Matched: Netlist: 18038038926,  Expected output: 18038038926, Time: 14640000000
               14660  Test stimulus is: a=456877, b=41310
Data Matched: Netlist: 18873588870,  Expected output: 18873588870, Time: 14670000000
               14690  Test stimulus is: a=858422, b=126306
Data Matched: Netlist: 108423849132,  Expected output: 108423849132, Time: 14700000000
               14720  Test stimulus is: a=763723, b=162417
Data Matched: Netlist: 124041598491,  Expected output: 124041598491, Time: 14730000000
               14750  Test stimulus is: a=661576, b=256232
Data Matched: Netlist: 169516941632,  Expected output: 169516941632, Time: 14760000000
               14780  Test stimulus is: a=652584, b=221959
Data Matched: Netlist: 144846892056,  Expected output: 144846892056, Time: 14790000000
               14810  Test stimulus is: a=515651, b=72021
Data Matched: Netlist: 37137700671,  Expected output: 37137700671, Time: 14820000000
               14840  Test stimulus is: a=426784, b=108198
Data Matched: Netlist: 46177175232,  Expected output: 46177175232, Time: 14850000000
               14870  Test stimulus is: a=726880, b=86210
Data Matched: Netlist: 62664324800,  Expected output: 62664324800, Time: 14880000000
               14900  Test stimulus is: a=731957, b=251424
Data Matched: Netlist: 184031556768,  Expected output: 184031556768, Time: 14910000000
               14930  Test stimulus is: a=320153, b=2840
Data Matched: Netlist: 909234520,  Expected output: 909234520, Time: 14940000000
               14960  Test stimulus is: a=93956, b=177283
Data Matched: Netlist: 16656801548,  Expected output: 16656801548, Time: 14970000000
               14990  Test stimulus is: a=991449, b=244787
Data Matched: Netlist: 242693826363,  Expected output: 242693826363, Time: 15000000000
               15020  Test stimulus is: a=672868, b=7320
Data Matched: Netlist: 4925393760,  Expected output: 4925393760, Time: 15030000000
               15050  Test stimulus is: a=323303, b=29507
Data Matched: Netlist: 9539701621,  Expected output: 9539701621, Time: 15060000000
               15080  Test stimulus is: a=134940, b=199069
Data Matched: Netlist: 26862370860,  Expected output: 26862370860, Time: 15090000000
               15110  Test stimulus is: a=42578, b=114543
Data Matched: Netlist: 4877011854,  Expected output: 4877011854, Time: 15120000000
               15140  Test stimulus is: a=592869, b=195656
Data Matched: Netlist: 115998377064,  Expected output: 115998377064, Time: 15150000000
               15170  Test stimulus is: a=480311, b=21579
Data Matched: Netlist: 10364631069,  Expected output: 10364631069, Time: 15180000000
               15200  Test stimulus is: a=1033586, b=5944
Data Matched: Netlist: 6143635184,  Expected output: 6143635184, Time: 15210000000
               15230  Test stimulus is: a=528302, b=143164
Data Matched: Netlist: 75633827528,  Expected output: 75633827528, Time: 15240000000
               15260  Test stimulus is: a=157993, b=33078
Data Matched: Netlist: 5226092454,  Expected output: 5226092454, Time: 15270000000
               15290  Test stimulus is: a=802663, b=219301
Data Matched: Netlist: 176024798563,  Expected output: 176024798563, Time: 15300000000
               15320  Test stimulus is: a=148452, b=126896
Data Matched: Netlist: 18837964992,  Expected output: 18837964992, Time: 15330000000
               15350  Test stimulus is: a=835750, b=202128
Data Matched: Netlist: 168928476000,  Expected output: 168928476000, Time: 15360000000
               15380  Test stimulus is: a=437766, b=34622
Data Matched: Netlist: 15156334452,  Expected output: 15156334452, Time: 15390000000
               15410  Test stimulus is: a=468155, b=205017
Data Matched: Netlist: 95979733635,  Expected output: 95979733635, Time: 15420000000
               15440  Test stimulus is: a=687575, b=252257
Data Matched: Netlist: 173445606775,  Expected output: 173445606775, Time: 15450000000
               15470  Test stimulus is: a=52508, b=236308
Data Matched: Netlist: 12408060464,  Expected output: 12408060464, Time: 15480000000
               15500  Test stimulus is: a=853437, b=198382
Data Matched: Netlist: 169306538934,  Expected output: 169306538934, Time: 15510000000
               15530  Test stimulus is: a=857402, b=62454
Data Matched: Netlist: 53548184508,  Expected output: 53548184508, Time: 15540000000
               15560  Test stimulus is: a=153454, b=52196
Data Matched: Netlist: 8009684984,  Expected output: 8009684984, Time: 15570000000
               15590  Test stimulus is: a=561954, b=13915
Data Matched: Netlist: 7819589910,  Expected output: 7819589910, Time: 15600000000
               15620  Test stimulus is: a=920843, b=186707
Data Matched: Netlist: 171927834001,  Expected output: 171927834001, Time: 15630000000
               15650  Test stimulus is: a=735272, b=81729
Data Matched: Netlist: 60093045288,  Expected output: 60093045288, Time: 15660000000
               15680  Test stimulus is: a=393317, b=209580
Data Matched: Netlist: 82431376860,  Expected output: 82431376860, Time: 15690000000
               15710  Test stimulus is: a=341270, b=101226
Data Matched: Netlist: 34545397020,  Expected output: 34545397020, Time: 15720000000
               15740  Test stimulus is: a=805246, b=149067
Data Matched: Netlist: 120035605482,  Expected output: 120035605482, Time: 15750000000
               15770  Test stimulus is: a=190896, b=117037
Data Matched: Netlist: 22341895152,  Expected output: 22341895152, Time: 15780000000
               15800  Test stimulus is: a=915668, b=23379
Data Matched: Netlist: 21407402172,  Expected output: 21407402172, Time: 15810000000
               15830  Test stimulus is: a=412955, b=168211
Data Matched: Netlist: 69463573505,  Expected output: 69463573505, Time: 15840000000
               15860  Test stimulus is: a=979087, b=236730
Data Matched: Netlist: 231779265510,  Expected output: 231779265510, Time: 15870000000
               15890  Test stimulus is: a=197530, b=96413
Data Matched: Netlist: 19044459890,  Expected output: 19044459890, Time: 15900000000
               15920  Test stimulus is: a=709727, b=184156
Data Matched: Netlist: 130700485412,  Expected output: 130700485412, Time: 15930000000
               15950  Test stimulus is: a=399231, b=137368
Data Matched: Netlist: 54841564008,  Expected output: 54841564008, Time: 15960000000
               15980  Test stimulus is: a=637631, b=156027
Data Matched: Netlist: 99487652037,  Expected output: 99487652037, Time: 15990000000
               16010  Test stimulus is: a=1025051, b=141291
Data Matched: Netlist: 144830480841,  Expected output: 144830480841, Time: 16020000000
               16040  Test stimulus is: a=235598, b=80774
Data Matched: Netlist: 19030192852,  Expected output: 19030192852, Time: 16050000000
               16070  Test stimulus is: a=664288, b=1621
Data Matched: Netlist: 1076810848,  Expected output: 1076810848, Time: 16080000000
               16100  Test stimulus is: a=604590, b=156878
Data Matched: Netlist: 94846870020,  Expected output: 94846870020, Time: 16110000000
               16130  Test stimulus is: a=858667, b=9224
Data Matched: Netlist: 7920344408,  Expected output: 7920344408, Time: 16140000000
               16160  Test stimulus is: a=381779, b=3133
Data Matched: Netlist: 1196113607,  Expected output: 1196113607, Time: 16170000000
               16190  Test stimulus is: a=805775, b=678
Data Matched: Netlist: 546315450,  Expected output: 546315450, Time: 16200000000
               16220  Test stimulus is: a=993732, b=138634
Data Matched: Netlist: 137765042088,  Expected output: 137765042088, Time: 16230000000
               16250  Test stimulus is: a=877053, b=257123
Data Matched: Netlist: 225510498519,  Expected output: 225510498519, Time: 16260000000
               16280  Test stimulus is: a=675459, b=215426
Data Matched: Netlist: 145511430534,  Expected output: 145511430534, Time: 16290000000
               16310  Test stimulus is: a=97173, b=50064
Data Matched: Netlist: 4864869072,  Expected output: 4864869072, Time: 16320000000
               16340  Test stimulus is: a=217512, b=216356
Data Matched: Netlist: 47060026272,  Expected output: 47060026272, Time: 16350000000
               16370  Test stimulus is: a=188307, b=87076
Data Matched: Netlist: 16397020332,  Expected output: 16397020332, Time: 16380000000
               16400  Test stimulus is: a=412568, b=121205
Data Matched: Netlist: 50005304440,  Expected output: 50005304440, Time: 16410000000
               16430  Test stimulus is: a=743587, b=39464
Data Matched: Netlist: 29344917368,  Expected output: 29344917368, Time: 16440000000
               16460  Test stimulus is: a=313942, b=244591
Data Matched: Netlist: 76787387722,  Expected output: 76787387722, Time: 16470000000
               16490  Test stimulus is: a=651216, b=4664
Data Matched: Netlist: 3037271424,  Expected output: 3037271424, Time: 16500000000
               16520  Test stimulus is: a=369317, b=237471
Data Matched: Netlist: 87702077307,  Expected output: 87702077307, Time: 16530000000
               16550  Test stimulus is: a=663464, b=186326
Data Matched: Netlist: 123620593264,  Expected output: 123620593264, Time: 16560000000
               16580  Test stimulus is: a=711669, b=245211
Data Matched: Netlist: 174509067159,  Expected output: 174509067159, Time: 16590000000
               16610  Test stimulus is: a=576086, b=155382
Data Matched: Netlist: 89513394852,  Expected output: 89513394852, Time: 16620000000
               16640  Test stimulus is: a=279348, b=241903
Data Matched: Netlist: 67575119244,  Expected output: 67575119244, Time: 16650000000
               16670  Test stimulus is: a=13000, b=132923
Data Matched: Netlist: 1727999000,  Expected output: 1727999000, Time: 16680000000
               16700  Test stimulus is: a=191099, b=186870
Data Matched: Netlist: 35710670130,  Expected output: 35710670130, Time: 16710000000
               16730  Test stimulus is: a=373427, b=234979
Data Matched: Netlist: 87747503033,  Expected output: 87747503033, Time: 16740000000
               16760  Test stimulus is: a=856030, b=179216
Data Matched: Netlist: 153414272480,  Expected output: 153414272480, Time: 16770000000
               16790  Test stimulus is: a=180063, b=182551
Data Matched: Netlist: 32870680713,  Expected output: 32870680713, Time: 16800000000
               16820  Test stimulus is: a=96205, b=248000
Data Matched: Netlist: 23858840000,  Expected output: 23858840000, Time: 16830000000
               16850  Test stimulus is: a=998131, b=185599
Data Matched: Netlist: 185252115469,  Expected output: 185252115469, Time: 16860000000
               16880  Test stimulus is: a=997787, b=169690
Data Matched: Netlist: 169314476030,  Expected output: 169314476030, Time: 16890000000
               16910  Test stimulus is: a=940129, b=4997
Data Matched: Netlist: 4697824613,  Expected output: 4697824613, Time: 16920000000
               16940  Test stimulus is: a=178523, b=40314
Data Matched: Netlist: 7196976222,  Expected output: 7196976222, Time: 16950000000
               16970  Test stimulus is: a=314357, b=206142
Data Matched: Netlist: 64802180694,  Expected output: 64802180694, Time: 16980000000
               17000  Test stimulus is: a=264813, b=54423
Data Matched: Netlist: 14411917899,  Expected output: 14411917899, Time: 17010000000
               17030  Test stimulus is: a=392593, b=145186
Data Matched: Netlist: 56999007298,  Expected output: 56999007298, Time: 17040000000
               17060  Test stimulus is: a=184942, b=150047
Data Matched: Netlist: 27749992274,  Expected output: 27749992274, Time: 17070000000
               17090  Test stimulus is: a=948095, b=73233
Data Matched: Netlist: 69431841135,  Expected output: 69431841135, Time: 17100000000
               17120  Test stimulus is: a=928896, b=201970
Data Matched: Netlist: 187609125120,  Expected output: 187609125120, Time: 17130000000
               17150  Test stimulus is: a=221545, b=200849
Data Matched: Netlist: 44497091705,  Expected output: 44497091705, Time: 17160000000
               17180  Test stimulus is: a=751342, b=156536
Data Matched: Netlist: 117612071312,  Expected output: 117612071312, Time: 17190000000
               17210  Test stimulus is: a=294393, b=240522
Data Matched: Netlist: 70807993146,  Expected output: 70807993146, Time: 17220000000
               17240  Test stimulus is: a=727792, b=35977
Data Matched: Netlist: 26183772784,  Expected output: 26183772784, Time: 17250000000
               17270  Test stimulus is: a=825732, b=245812
Data Matched: Netlist: 202974834384,  Expected output: 202974834384, Time: 17280000000
               17300  Test stimulus is: a=888474, b=110498
Data Matched: Netlist: 98174600052,  Expected output: 98174600052, Time: 17310000000
               17330  Test stimulus is: a=571553, b=60133
Data Matched: Netlist: 34369196549,  Expected output: 34369196549, Time: 17340000000
               17360  Test stimulus is: a=822783, b=86475
Data Matched: Netlist: 71150159925,  Expected output: 71150159925, Time: 17370000000
               17390  Test stimulus is: a=353151, b=122623
Data Matched: Netlist: 43304435073,  Expected output: 43304435073, Time: 17400000000
               17420  Test stimulus is: a=387345, b=232529
Data Matched: Netlist: 90068945505,  Expected output: 90068945505, Time: 17430000000
               17450  Test stimulus is: a=736228, b=63190
Data Matched: Netlist: 46522247320,  Expected output: 46522247320, Time: 17460000000
               17480  Test stimulus is: a=584890, b=131764
Data Matched: Netlist: 77067445960,  Expected output: 77067445960, Time: 17490000000
               17510  Test stimulus is: a=124129, b=147782
Data Matched: Netlist: 18344031878,  Expected output: 18344031878, Time: 17520000000
               17540  Test stimulus is: a=367779, b=206866
Data Matched: Netlist: 76080970614,  Expected output: 76080970614, Time: 17550000000
               17570  Test stimulus is: a=899539, b=162669
Data Matched: Netlist: 146327109591,  Expected output: 146327109591, Time: 17580000000
               17600  Test stimulus is: a=807313, b=224414
Data Matched: Netlist: 181172339582,  Expected output: 181172339582, Time: 17610000000
               17630  Test stimulus is: a=892124, b=55934
Data Matched: Netlist: 49900063816,  Expected output: 49900063816, Time: 17640000000
               17660  Test stimulus is: a=1042736, b=239692
Data Matched: Netlist: 249935477312,  Expected output: 249935477312, Time: 17670000000
               17690  Test stimulus is: a=699557, b=77729
Data Matched: Netlist: 54375866053,  Expected output: 54375866053, Time: 17700000000
               17720  Test stimulus is: a=970657, b=227034
Data Matched: Netlist: 220372141338,  Expected output: 220372141338, Time: 17730000000
               17750  Test stimulus is: a=191674, b=233330
Data Matched: Netlist: 44723294420,  Expected output: 44723294420, Time: 17760000000
               17780  Test stimulus is: a=812015, b=156525
Data Matched: Netlist: 127100647875,  Expected output: 127100647875, Time: 17790000000
               17810  Test stimulus is: a=55896, b=77924
Data Matched: Netlist: 4355639904,  Expected output: 4355639904, Time: 17820000000
               17840  Test stimulus is: a=227614, b=208749
Data Matched: Netlist: 47514194886,  Expected output: 47514194886, Time: 17850000000
               17870  Test stimulus is: a=462615, b=43295
Data Matched: Netlist: 20028916425,  Expected output: 20028916425, Time: 17880000000
               17900  Test stimulus is: a=317189, b=37410
Data Matched: Netlist: 11866040490,  Expected output: 11866040490, Time: 17910000000
               17930  Test stimulus is: a=829209, b=189619
Data Matched: Netlist: 157233781371,  Expected output: 157233781371, Time: 17940000000
               17960  Test stimulus is: a=195597, b=130018
Data Matched: Netlist: 25431130746,  Expected output: 25431130746, Time: 17970000000
               17990  Test stimulus is: a=515598, b=73179
Data Matched: Netlist: 37730946042,  Expected output: 37730946042, Time: 18000000000
               18020  Test stimulus is: a=768190, b=69842
Data Matched: Netlist: 53651925980,  Expected output: 53651925980, Time: 18030000000
               18050  Test stimulus is: a=687141, b=93979
Data Matched: Netlist: 64576824039,  Expected output: 64576824039, Time: 18060000000


***Random Functionality Tests with random inputs for z_out = z_out + a*b are ended***



**** All Comparison Matched ***
Simulation Passed
- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v:69: Verilog $finish
INFO: SGT: Gate simulation for design: b_registered_input_to_output_new_primitive had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: b_registered_input_to_output_new_primitive
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_b_registered_input_to_output_new_primitive_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:298:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b[11] in primitive RS_DSP_MULT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   40 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 18 (18 dangling, 0 constant)
Swept net(s)        : 21
Swept block(s)      : 1
Constant Pins Marked: 40
# Clean circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 159
    .input     :      38
    .output    :      78
    0-LUT      :       2
    6-LUT      :      40
    RS_DSP_MULT:       1
  Nets  : 118
    Avg Fanout:     1.4
    Max Fanout:    43.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 279
  Timing Graph Edges: 1645
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif'.

After removing unused inputs...
	total blocks: 159, total nets: 118, total inputs: 38, total outputs: 78
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     6/159       3%                            5    64 x 46    
    12/159       7%                           11    64 x 46    
    18/159      11%                           17    64 x 46    
    24/159      15%                           23    64 x 46    
    30/159      18%                           29    64 x 46    
    36/159      22%                           35    64 x 46    
    42/159      26%                           40    64 x 46    
    48/159      30%                           40    64 x 46    
    54/159      33%                           40    64 x 46    
    60/159      37%                           41    64 x 46    
    66/159      41%                           41    64 x 46    
    72/159      45%                           41    64 x 46    
    78/159      49%                           42    64 x 46    
    84/159      52%                           44    64 x 46    
    90/159      56%                           50    64 x 46    
    96/159      60%                           56    64 x 46    
   102/159      64%                           62    64 x 46    
   108/159      67%                           68    64 x 46    
   114/159      71%                           74    64 x 46    
   120/159      75%                           80    64 x 46    
   126/159      79%                           86    64 x 46    
   132/159      83%                           92    64 x 46    
   138/159      86%                           98    64 x 46    
   144/159      90%                          104    64 x 46    
   150/159      94%                          110    64 x 46    
   156/159      98%                          116    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 21
  LEs used for logic and registers    : 0
  LEs used for logic only             : 21
  LEs used for registers only         : 0

Incr Slack updates 1 in 9.04e-06 sec
Full Max Req/Worst Slack updates 1 in 3.6149e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.3087e-05 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.00 Type: clb
	Block Utilization: 0.02 Type: dsp

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        116                               0.672414                     0.327586   
       clb          3                                      1                           14   
       dsp          1                                     43                           38   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 118 nets, 118 nets not absorbed.

Netlist conversion complete.

# Packing took 0.03 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.04 seconds (max_rss 59.8 MiB, delta_rss +36.8 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 118
Netlist num_blocks: 120
Netlist EMPTY blocks: 0.
Netlist io blocks: 116.
Netlist clb blocks: 3.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 38
Netlist output pins: 78

Pb types usage...
  io               : 116
   io_output       : 78
    outpad         : 78
   io_input        : 38
    inpad          : 38
  clb              : 3
   clb_lr          : 3
    fle            : 21
     ble5          : 42
      lut5         : 42
       lut         : 42
  dsp              : 1
   dsp_lr          : 1
    RS_DSP_MULT    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		116	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		3	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.02 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 60.1 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.08 seconds (max_rss 481.4 MiB, delta_rss +421.3 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.61 seconds (max_rss 481.4 MiB, delta_rss +421.3 MiB)


Flow timing analysis took 0.00262736 seconds (0.00251994 STA, 0.00010742 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 14.11 seconds (max_rss 481.4 MiB)
INFO: PAC: Design b_registered_input_to_output_new_primitive is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: b_registered_input_to_output_new_primitive
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/b_registered_input_to_output_new_primitive_post_synth.eblif --output b_registered_input_to_output_new_primitive_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/b_registered_input_to_output_new_primitive_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/config.json
	--output	b_registered_input_to_output_new_primitive_pin_loc.place

  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
        pcf_name (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/b_registered_input_to_output_new_primitive_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : b_registered_input_to_output_new_primitive_pin_loc.place
	 assign_method= in_define_order
	 usage_requirement_1 : false
	 usage_requirement_2 : true

port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/b_registered_input_to_output_new_primitive_post_synth.eblif
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:298:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b[11] in primitive RS_DSP_MULT Ignored

read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
pin_c CsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv )  num_udes_pins= 96
CReader::parse()  nr_= 5270  nc_= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 5270  num_cols= 76  start_GBOX_GPIO_row_= 367

  num_rows= 5270  num_cols= 76  start_GBOX_GPIO_row_= 367  start_CustomerInternal_row_= 0  start_MODE_col_= 14
  bcd_GBGPIO_.size()= 4840  bcd_AXI_.size()= 0


	  ***  pin_c  read_csv_file  SUCCEEDED  ***

	  has_edits : 1

create_temp_pcf() : 110144.temp_pcf.pcf
  input_idx, output_idx are indexing user_design_inputs_, user_design_outputs_
  input_idx.size()= 40  output_idx.size()= 56
--- writing pcf inputs (40)
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
--- writing pcf outputs (56)

pin_c:  PinPlacer::read_pcf()
pin_c:  current directory= /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement
PcfReader::read_pcf( 110144.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 96  has_error= false

pinc::write_dot_place() __ Creating .place file  get_param(--output) : b_registered_input_to_output_new_primitive_pin_loc.place
  input pin TRANSLATED: a[0] --> $iopadmap$a[0]
  input pin TRANSLATED: a[1] --> $iopadmap$a[1]
  input pin TRANSLATED: a[2] --> $iopadmap$a[2]
  input pin TRANSLATED: a[3] --> $iopadmap$a[3]
  input pin TRANSLATED: a[4] --> $iopadmap$a[4]
  input pin TRANSLATED: a[5] --> $iopadmap$a[5]
  input pin TRANSLATED: a[6] --> $iopadmap$a[6]
  input pin TRANSLATED: a[7] --> $iopadmap$a[7]
  input pin TRANSLATED: a[8] --> $iopadmap$a[8]
  input pin TRANSLATED: a[9] --> $iopadmap$a[9]
  input pin TRANSLATED: a[10] --> $iopadmap$a[10]
  input pin TRANSLATED: a[11] --> $iopadmap$a[11]
  input pin TRANSLATED: a[12] --> $iopadmap$a[12]
  input pin TRANSLATED: a[13] --> $iopadmap$a[13]
  input pin TRANSLATED: a[14] --> $iopadmap$a[14]
  input pin TRANSLATED: a[15] --> $iopadmap$a[15]
  input pin TRANSLATED: a[16] --> $iopadmap$a[16]
  input pin TRANSLATED: a[17] --> $iopadmap$a[17]
  input pin TRANSLATED: a[18] --> $iopadmap$a[18]
  input pin TRANSLATED: a[19] --> $iopadmap$a[19]
  input pin TRANSLATED: b[0] --> $iopadmap$b[0]
  input pin TRANSLATED: b[1] --> $iopadmap$b[1]
  input pin TRANSLATED: b[2] --> $iopadmap$b[2]
  input pin TRANSLATED: b[3] --> $iopadmap$b[3]
  input pin TRANSLATED: b[4] --> $iopadmap$b[4]
  input pin TRANSLATED: b[5] --> $iopadmap$b[5]
  input pin TRANSLATED: b[6] --> $iopadmap$b[6]
  input pin TRANSLATED: b[7] --> $iopadmap$b[7]
  input pin TRANSLATED: b[8] --> $iopadmap$b[8]
  input pin TRANSLATED: b[9] --> $iopadmap$b[9]
  input pin TRANSLATED: b[10] --> $iopadmap$b[10]
  input pin TRANSLATED: b[11] --> $iopadmap$b[11]
  input pin TRANSLATED: b[12] --> $iopadmap$b[12]
  input pin TRANSLATED: b[13] --> $iopadmap$b[13]
  input pin TRANSLATED: b[14] --> $iopadmap$b[14]
  input pin TRANSLATED: b[15] --> $iopadmap$b[15]
  input pin TRANSLATED: b[16] --> $iopadmap$b[16]
  input pin TRANSLATED: b[17] --> $iopadmap$b[17]
  input pin TRANSLATED: clk --> $iopadmap$clk
  input pin TRANSLATED: reset --> $iopadmap$reset
  output pin TRANSLATED: dly_b[0] --> $iopadmap$dly_b[0]
  output pin TRANSLATED: dly_b[1] --> $iopadmap$dly_b[1]
  output pin TRANSLATED: dly_b[2] --> $iopadmap$dly_b[2]
  output pin TRANSLATED: dly_b[3] --> $iopadmap$dly_b[3]
  output pin TRANSLATED: dly_b[4] --> $iopadmap$dly_b[4]
  output pin TRANSLATED: dly_b[5] --> $iopadmap$dly_b[5]
  output pin TRANSLATED: dly_b[6] --> $iopadmap$dly_b[6]
  output pin TRANSLATED: dly_b[7] --> $iopadmap$dly_b[7]
  output pin TRANSLATED: dly_b[8] --> $iopadmap$dly_b[8]
  output pin TRANSLATED: dly_b[9] --> $iopadmap$dly_b[9]
  output pin TRANSLATED: dly_b[10] --> $iopadmap$dly_b[10]
  output pin TRANSLATED: dly_b[11] --> $iopadmap$dly_b[11]
  output pin TRANSLATED: dly_b[12] --> $iopadmap$dly_b[12]
  output pin TRANSLATED: dly_b[13] --> $iopadmap$dly_b[13]
  output pin TRANSLATED: dly_b[14] --> $iopadmap$dly_b[14]
  output pin TRANSLATED: dly_b[15] --> $iopadmap$dly_b[15]
  output pin TRANSLATED: dly_b[16] --> $iopadmap$dly_b[16]
  output pin TRANSLATED: dly_b[17] --> $iopadmap$dly_b[17]
  output pin TRANSLATED: z_out[0] --> $iopadmap$z_out[0]
  output pin TRANSLATED: z_out[1] --> $iopadmap$z_out[1]
  output pin TRANSLATED: z_out[2] --> $iopadmap$z_out[2]
  output pin TRANSLATED: z_out[3] --> $iopadmap$z_out[3]
  output pin TRANSLATED: z_out[4] --> $iopadmap$z_out[4]
  output pin TRANSLATED: z_out[5] --> $iopadmap$z_out[5]
  output pin TRANSLATED: z_out[6] --> $iopadmap$z_out[6]
  output pin TRANSLATED: z_out[7] --> $iopadmap$z_out[7]
  output pin TRANSLATED: z_out[8] --> $iopadmap$z_out[8]
  output pin TRANSLATED: z_out[9] --> $iopadmap$z_out[9]
  output pin TRANSLATED: z_out[10] --> $iopadmap$z_out[10]
  output pin TRANSLATED: z_out[11] --> $iopadmap$z_out[11]
  output pin TRANSLATED: z_out[12] --> $iopadmap$z_out[12]
  output pin TRANSLATED: z_out[13] --> $iopadmap$z_out[13]
  output pin TRANSLATED: z_out[14] --> $iopadmap$z_out[14]
  output pin TRANSLATED: z_out[15] --> $iopadmap$z_out[15]
  output pin TRANSLATED: z_out[16] --> $iopadmap$z_out[16]
  output pin TRANSLATED: z_out[17] --> $iopadmap$z_out[17]
  output pin TRANSLATED: z_out[18] --> $iopadmap$z_out[18]
  output pin TRANSLATED: z_out[19] --> $iopadmap$z_out[19]
  output pin TRANSLATED: z_out[20] --> $iopadmap$z_out[20]
  output pin TRANSLATED: z_out[21] --> $iopadmap$z_out[21]
  output pin TRANSLATED: z_out[22] --> $iopadmap$z_out[22]
  output pin TRANSLATED: z_out[23] --> $iopadmap$z_out[23]
  output pin TRANSLATED: z_out[24] --> $iopadmap$z_out[24]
  output pin TRANSLATED: z_out[25] --> $iopadmap$z_out[25]
  output pin TRANSLATED: z_out[26] --> $iopadmap$z_out[26]
  output pin TRANSLATED: z_out[27] --> $iopadmap$z_out[27]
  output pin TRANSLATED: z_out[28] --> $iopadmap$z_out[28]
  output pin TRANSLATED: z_out[29] --> $iopadmap$z_out[29]
  output pin TRANSLATED: z_out[30] --> $iopadmap$z_out[30]
  output pin TRANSLATED: z_out[31] --> $iopadmap$z_out[31]
  output pin TRANSLATED: z_out[32] --> $iopadmap$z_out[32]
  output pin TRANSLATED: z_out[33] --> $iopadmap$z_out[33]
  output pin TRANSLATED: z_out[34] --> $iopadmap$z_out[34]
  output pin TRANSLATED: z_out[35] --> $iopadmap$z_out[35]
  output pin TRANSLATED: z_out[36] --> $iopadmap$z_out[36]
  output pin TRANSLATED: z_out[37] --> $iopadmap$z_out[37]

written 96 pins to b_registered_input_to_output_new_primitive_pin_loc.place
  min_pt_row= 373  max_pt_row= 5183

PinPlacer::map_clocks()..
PinPlacer::map_clocks() returns NOP

pin_c done:  read_and_write() succeeded.  map_clk_status= 0
======== stats:
 --> got 40 inputs and 56 outputs
  min_pt_row= 375  max_pt_row= 5185
  row0_GBOX_GPIO()= 367  row0_CustomerInternal()= 0

ROW-RECORD stats ( numRows= 5270 )
              No_dir : 710
           Input_dir : 1992
          Output_dir : 1320
         HasBoth_dir : 840
      AllEnabled_dir : 408
        #AXI = 0
       #GPIO = 50
  #GBOX_GPIO = 4840
   #inp_colm A2F = 1815
   #out_colm F2A = 3355
======== end stats.
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --place --fix_clusters b_registered_input_to_output_new_primitive_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --place --fix_clusters b_registered_input_to_output_new_primitive_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_b_registered_input_to_output_new_primitive_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'b_registered_input_to_output_new_primitive_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: b_registered_input_to_output_new_primitive_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:298:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b[11] in primitive RS_DSP_MULT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   40 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 18 (18 dangling, 0 constant)
Swept net(s)        : 21
Swept block(s)      : 1
Constant Pins Marked: 40
# Clean circuit took 0.00 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 159
    .input     :      38
    .output    :      78
    0-LUT      :       2
    6-LUT      :      40
    RS_DSP_MULT:       1
  Nets  : 118
    Avg Fanout:     1.4
    Max Fanout:    43.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 279
  Timing Graph Edges: 1645
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.04 seconds (max_rss 58.9 MiB, delta_rss +35.8 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 118
Netlist num_blocks: 120
Netlist EMPTY blocks: 0.
Netlist io blocks: 116.
Netlist clb blocks: 3.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 38
Netlist output pins: 78

Pb types usage...
  io               : 116
   io_output       : 78
    outpad         : 78
   io_input        : 38
    inpad          : 38
  clb              : 3
   clb_lr          : 3
    fle            : 21
     ble5          : 42
      lut5         : 42
       lut         : 42
  dsp              : 1
   dsp_lr          : 1
    RS_DSP_MULT    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		116	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		3	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.02 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.30 seconds (max_rss 482.6 MiB, delta_rss +423.5 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.95 seconds (max_rss 482.6 MiB, delta_rss +423.5 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 30.80 seconds (max_rss 482.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.10 seconds (max_rss 482.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 30.90 seconds (max_rss 482.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,45) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,45) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,45) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,45) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,45) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,45) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,45) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,45) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,45) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,45) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,45) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (12,45) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (13,45) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (14,45) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (15,45) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (16,45) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (17,45) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (18,45) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (19,45) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (20,45) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (21,45) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (22,45) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (23,45) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (24,45) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (25,45) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (26,45) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (27,45) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (1,1) and (28,45) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (1,1) and (29,45) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (1,1) and (30,45) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (1,1) and (31,45) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (1,1) and (32,45) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (1,1) and (33,45) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (1,1) and (34,45) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (1,1) and (35,45) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (1,1) and (36,45) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (1,1) and (37,45) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (1,1) and (38,45) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (1,1) and (39,45) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (1,1) and (40,45) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (1,1) and (41,45) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (1,1) and (42,45) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (1,1) and (43,45) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (1,1) and (44,45) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (1,1) and (45,45) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (1,1) and (46,45) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (1,1) and (47,45) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (1,1) and (48,45) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (1,1) and (49,45) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (1,1) and (50,45) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (1,1) and (51,45) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (1,1) and (52,45) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (1,1) and (53,45) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (1,1) and (54,45) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (1,1) and (55,45) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (1,1) and (56,45) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (1,1) and (57,45) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (1,1) and (58,45) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (1,1) and (59,45) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (1,1) and (60,45) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (1,1) and (61,45) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (1,1) and (62,45) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (1,1) and (63,1) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (1,1) and (63,2) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (1,1) and (63,3) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (1,1) and (63,4) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (1,1) and (63,5) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (1,1) and (63,6) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (1,1) and (63,7) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (1,1) and (63,8) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (1,1) and (63,9) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (1,1) and (63,10) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (1,1) and (63,11) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (1,1) and (63,12) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (1,1) and (63,13) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (1,1) and (63,14) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (1,1) and (63,15) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (1,1) and (63,16) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (1,1) and (63,17) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (1,1) and (63,18) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (1,1) and (63,19) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (1,1) and (63,20) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (1,1) and (63,21) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (1,1) and (63,22) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (1,1) and (63,23) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (1,1) and (63,24) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (1,1) and (63,25) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (1,1) and (63,26) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (1,1) and (63,27) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (1,1) and (63,28) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (1,1) and (63,29) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (1,1) and (63,30) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (1,1) and (63,31) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (1,1) and (63,32) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (1,1) and (63,33) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (1,1) and (63,34) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (1,1) and (63,35) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (1,1) and (63,36) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (1,1) and (63,37) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (1,1) and (63,38) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (1,1) and (63,39) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (1,1) and (63,40) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (1,1) and (63,41) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (1,1) and (63,42) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (1,1) and (63,43) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (1,1) and (63,44) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (1,1) and (63,45) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (4,4) and (4,45) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (4,4) and (5,45) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (4,4) and (6,45) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (4,4) and (7,45) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (4,4) and (8,45) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (4,4) and (9,45) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (4,4) and (10,45) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (4,4) and (11,45) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (4,4) and (12,45) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (4,4) and (13,45) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (4,4) and (14,45) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (4,4) and (15,45) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (4,4) and (16,45) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (4,4) and (17,45) to characterize delay (setting to inf)
Warning 306: Unable to route between blocks at (4,4) and (18,45) to characterize delay (setting to inf)
Warning 307: Unable to route between blocks at (4,4) and (19,45) to characterize delay (setting to inf)
Warning 308: Unable to route between blocks at (4,4) and (20,45) to characterize delay (setting to inf)
Warning 309: Unable to route between blocks at (4,4) and (21,45) to characterize delay (setting to inf)
Warning 310: Unable to route between blocks at (4,4) and (22,45) to characterize delay (setting to inf)
Warning 311: Unable to route between blocks at (4,4) and (23,45) to characterize delay (setting to inf)
Warning 312: Unable to route between blocks at (4,4) and (24,45) to characterize delay (setting to inf)
Warning 313: Unable to route between blocks at (4,4) and (25,45) to characterize delay (setting to inf)
Warning 314: Unable to route between blocks at (4,4) and (26,45) to characterize delay (setting to inf)
Warning 315: Unable to route between blocks at (4,4) and (27,45) to characterize delay (setting to inf)
Warning 316: Unable to route between blocks at (4,4) and (28,45) to characterize delay (setting to inf)
Warning 317: Unable to route between blocks at (4,4) and (29,45) to characterize delay (setting to inf)
Warning 318: Unable to route between blocks at (4,4) and (30,45) to characterize delay (setting to inf)
Warning 319: Unable to route between blocks at (4,4) and (31,45) to characterize delay (setting to inf)
Warning 320: Unable to route between blocks at (4,4) and (32,45) to characterize delay (setting to inf)
Warning 321: Unable to route between blocks at (4,4) and (33,45) to characterize delay (setting to inf)
Warning 322: Unable to route between blocks at (4,4) and (34,45) to characterize delay (setting to inf)
Warning 323: Unable to route between blocks at (4,4) and (35,45) to characterize delay (setting to inf)
Warning 324: Unable to route between blocks at (4,4) and (36,45) to characterize delay (setting to inf)
Warning 325: Unable to route between blocks at (4,4) and (37,45) to characterize delay (setting to inf)
Warning 326: Unable to route between blocks at (4,4) and (38,45) to characterize delay (setting to inf)
Warning 327: Unable to route between blocks at (4,4) and (39,45) to characterize delay (setting to inf)
Warning 328: Unable to route between blocks at (4,4) and (40,45) to characterize delay (setting to inf)
Warning 329: Unable to route between blocks at (4,4) and (41,45) to characterize delay (setting to inf)
Warning 330: Unable to route between blocks at (4,4) and (42,45) to characterize delay (setting to inf)
Warning 331: Unable to route between blocks at (4,4) and (43,45) to characterize delay (setting to inf)
Warning 332: Unable to route between blocks at (4,4) and (44,45) to characterize delay (setting to inf)
Warning 333: Unable to route between blocks at (4,4) and (45,45) to characterize delay (setting to inf)
Warning 334: Unable to route between blocks at (4,4) and (46,45) to characterize delay (setting to inf)
Warning 335: Unable to route between blocks at (4,4) and (47,45) to characterize delay (setting to inf)
Warning 336: Unable to route between blocks at (4,4) and (48,45) to characterize delay (setting to inf)
Warning 337: Unable to route between blocks at (4,4) and (49,45) to characterize delay (setting to inf)
Warning 338: Unable to route between blocks at (4,4) and (50,45) to characterize delay (setting to inf)
Warning 339: Unable to route between blocks at (4,4) and (51,45) to characterize delay (setting to inf)
Warning 340: Unable to route between blocks at (4,4) and (52,45) to characterize delay (setting to inf)
Warning 341: Unable to route between blocks at (4,4) and (53,45) to characterize delay (setting to inf)
Warning 342: Unable to route between blocks at (4,4) and (54,45) to characterize delay (setting to inf)
Warning 343: Unable to route between blocks at (4,4) and (55,45) to characterize delay (setting to inf)
Warning 344: Unable to route between blocks at (4,4) and (56,45) to characterize delay (setting to inf)
Warning 345: Unable to route between blocks at (4,4) and (57,45) to characterize delay (setting to inf)
Warning 346: Unable to route between blocks at (4,4) and (58,45) to characterize delay (setting to inf)
Warning 347: Unable to route between blocks at (4,4) and (59,45) to characterize delay (setting to inf)
Warning 348: Unable to route between blocks at (4,4) and (60,45) to characterize delay (setting to inf)
Warning 349: Unable to route between blocks at (4,4) and (61,45) to characterize delay (setting to inf)
Warning 350: Unable to route between blocks at (4,4) and (62,45) to characterize delay (setting to inf)
Warning 351: Unable to route between blocks at (4,4) and (63,4) to characterize delay (setting to inf)
Warning 352: Unable to route between blocks at (4,4) and (63,5) to characterize delay (setting to inf)
Warning 353: Unable to route between blocks at (4,4) and (63,6) to characterize delay (setting to inf)
Warning 354: Unable to route between blocks at (4,4) and (63,7) to characterize delay (setting to inf)
Warning 355: Unable to route between blocks at (4,4) and (63,8) to characterize delay (setting to inf)
Warning 356: Unable to route between blocks at (4,4) and (63,9) to characterize delay (setting to inf)
Warning 357: Unable to route between blocks at (4,4) and (63,10) to characterize delay (setting to inf)
Warning 358: Unable to route between blocks at (4,4) and (63,11) to characterize delay (setting to inf)
Warning 359: Unable to route between blocks at (4,4) and (63,12) to characterize delay (setting to inf)
Warning 360: Unable to route between blocks at (4,4) and (63,13) to characterize delay (setting to inf)
Warning 361: Unable to route between blocks at (4,4) and (63,14) to characterize delay (setting to inf)
Warning 362: Unable to route between blocks at (4,4) and (63,15) to characterize delay (setting to inf)
Warning 363: Unable to route between blocks at (4,4) and (63,16) to characterize delay (setting to inf)
Warning 364: Unable to route between blocks at (4,4) and (63,17) to characterize delay (setting to inf)
Warning 365: Unable to route between blocks at (4,4) and (63,18) to characterize delay (setting to inf)
Warning 366: Unable to route between blocks at (4,4) and (63,19) to characterize delay (setting to inf)
Warning 367: Unable to route between blocks at (4,4) and (63,20) to characterize delay (setting to inf)
Warning 368: Unable to route between blocks at (4,4) and (63,21) to characterize delay (setting to inf)
Warning 369: Unable to route between blocks at (4,4) and (63,22) to characterize delay (setting to inf)
Warning 370: Unable to route between blocks at (4,4) and (63,23) to characterize delay (setting to inf)
Warning 371: Unable to route between blocks at (4,4) and (63,24) to characterize delay (setting to inf)
Warning 372: Unable to route between blocks at (4,4) and (63,25) to characterize delay (setting to inf)
Warning 373: Unable to route between blocks at (4,4) and (63,26) to characterize delay (setting to inf)
Warning 374: Unable to route between blocks at (4,4) and (63,27) to characterize delay (setting to inf)
Warning 375: Unable to route between blocks at (4,4) and (63,28) to characterize delay (setting to inf)
Warning 376: Unable to route between blocks at (4,4) and (63,29) to characterize delay (setting to inf)
Warning 377: Unable to route between blocks at (4,4) and (63,30) to characterize delay (setting to inf)
Warning 378: Unable to route between blocks at (4,4) and (63,31) to characterize delay (setting to inf)
Warning 379: Unable to route between blocks at (4,4) and (63,32) to characterize delay (setting to inf)
Warning 380: Unable to route between blocks at (4,4) and (63,33) to characterize delay (setting to inf)
Warning 381: Unable to route between blocks at (4,4) and (63,34) to characterize delay (setting to inf)
Warning 382: Unable to route between blocks at (4,4) and (63,35) to characterize delay (setting to inf)
Warning 383: Unable to route between blocks at (4,4) and (63,36) to characterize delay (setting to inf)
Warning 384: Unable to route between blocks at (4,4) and (63,37) to characterize delay (setting to inf)
Warning 385: Unable to route between blocks at (4,4) and (63,38) to characterize delay (setting to inf)
Warning 386: Unable to route between blocks at (4,4) and (63,39) to characterize delay (setting to inf)
Warning 387: Unable to route between blocks at (4,4) and (63,40) to characterize delay (setting to inf)
Warning 388: Unable to route between blocks at (4,4) and (63,41) to characterize delay (setting to inf)
Warning 389: Unable to route between blocks at (4,4) and (63,42) to characterize delay (setting to inf)
Warning 390: Unable to route between blocks at (4,4) and (63,43) to characterize delay (setting to inf)
Warning 391: Unable to route between blocks at (4,4) and (63,44) to characterize delay (setting to inf)
Warning 392: Unable to route between blocks at (4,4) and (63,45) to characterize delay (setting to inf)
Warning 393: Unable to route between blocks at (60,42) and (0,0) to characterize delay (setting to inf)
Warning 394: Unable to route between blocks at (60,42) and (0,1) to characterize delay (setting to inf)
Warning 395: Unable to route between blocks at (60,42) and (0,2) to characterize delay (setting to inf)
Warning 396: Unable to route between blocks at (60,42) and (0,3) to characterize delay (setting to inf)
Warning 397: Unable to route between blocks at (60,42) and (0,4) to characterize delay (setting to inf)
Warning 398: Unable to route between blocks at (60,42) and (0,5) to characterize delay (setting to inf)
Warning 399: Unable to route between blocks at (60,42) and (0,6) to characterize delay (setting to inf)
Warning 400: Unable to route between blocks at (60,42) and (0,7) to characterize delay (setting to inf)
Warning 401: Unable to route between blocks at (60,42) and (0,8) to characterize delay (setting to inf)
Warning 402: Unable to route between blocks at (60,42) and (0,9) to characterize delay (setting to inf)
Warning 403: Unable to route between blocks at (60,42) and (0,10) to characterize delay (setting to inf)
Warning 404: Unable to route between blocks at (60,42) and (0,11) to characterize delay (setting to inf)
Warning 405: Unable to route between blocks at (60,42) and (0,12) to characterize delay (setting to inf)
Warning 406: Unable to route between blocks at (60,42) and (0,13) to characterize delay (setting to inf)
Warning 407: Unable to route between blocks at (60,42) and (0,14) to characterize delay (setting to inf)
Warning 408: Unable to route between blocks at (60,42) and (0,15) to characterize delay (setting to inf)
Warning 409: Unable to route between blocks at (60,42) and (0,16) to characterize delay (setting to inf)
Warning 410: Unable to route between blocks at (60,42) and (0,17) to characterize delay (setting to inf)
Warning 411: Unable to route between blocks at (60,42) and (0,18) to characterize delay (setting to inf)
Warning 412: Unable to route between blocks at (60,42) and (0,19) to characterize delay (setting to inf)
Warning 413: Unable to route between blocks at (60,42) and (0,20) to characterize delay (setting to inf)
Warning 414: Unable to route between blocks at (60,42) and (0,21) to characterize delay (setting to inf)
Warning 415: Unable to route between blocks at (60,42) and (0,22) to characterize delay (setting to inf)
Warning 416: Unable to route between blocks at (60,42) and (0,23) to characterize delay (setting to inf)
Warning 417: Unable to route between blocks at (60,42) and (0,24) to characterize delay (setting to inf)
Warning 418: Unable to route between blocks at (60,42) and (0,25) to characterize delay (setting to inf)
Warning 419: Unable to route between blocks at (60,42) and (0,26) to characterize delay (setting to inf)
Warning 420: Unable to route between blocks at (60,42) and (0,27) to characterize delay (setting to inf)
Warning 421: Unable to route between blocks at (60,42) and (0,28) to characterize delay (setting to inf)
Warning 422: Unable to route between blocks at (60,42) and (0,29) to characterize delay (setting to inf)
Warning 423: Unable to route between blocks at (60,42) and (0,30) to characterize delay (setting to inf)
Warning 424: Unable to route between blocks at (60,42) and (0,31) to characterize delay (setting to inf)
Warning 425: Unable to route between blocks at (60,42) and (0,32) to characterize delay (setting to inf)
Warning 426: Unable to route between blocks at (60,42) and (0,33) to characterize delay (setting to inf)
Warning 427: Unable to route between blocks at (60,42) and (0,34) to characterize delay (setting to inf)
Warning 428: Unable to route between blocks at (60,42) and (0,35) to characterize delay (setting to inf)
Warning 429: Unable to route between blocks at (60,42) and (0,36) to characterize delay (setting to inf)
Warning 430: Unable to route between blocks at (60,42) and (0,37) to characterize delay (setting to inf)
Warning 431: Unable to route between blocks at (60,42) and (0,38) to characterize delay (setting to inf)
Warning 432: Unable to route between blocks at (60,42) and (0,39) to characterize delay (setting to inf)
Warning 433: Unable to route between blocks at (60,42) and (0,40) to characterize delay (setting to inf)
Warning 434: Unable to route between blocks at (60,42) and (0,41) to characterize delay (setting to inf)
Warning 435: Unable to route between blocks at (60,42) and (0,42) to characterize delay (setting to inf)
Warning 436: Unable to route between blocks at (60,42) and (1,0) to characterize delay (setting to inf)
Warning 437: Unable to route between blocks at (60,42) and (2,0) to characterize delay (setting to inf)
Warning 438: Unable to route between blocks at (60,42) and (3,0) to characterize delay (setting to inf)
Warning 439: Unable to route between blocks at (60,42) and (4,0) to characterize delay (setting to inf)
Warning 440: Unable to route between blocks at (60,42) and (5,0) to characterize delay (setting to inf)
Warning 441: Unable to route between blocks at (60,42) and (6,0) to characterize delay (setting to inf)
Warning 442: Unable to route between blocks at (60,42) and (7,0) to characterize delay (setting to inf)
Warning 443: Unable to route between blocks at (60,42) and (8,0) to characterize delay (setting to inf)
Warning 444: Unable to route between blocks at (60,42) and (9,0) to characterize delay (setting to inf)
Warning 445: Unable to route between blocks at (60,42) and (10,0) to characterize delay (setting to inf)
Warning 446: Unable to route between blocks at (60,42) and (11,0) to characterize delay (setting to inf)
Warning 447: Unable to route between blocks at (60,42) and (12,0) to characterize delay (setting to inf)
Warning 448: Unable to route between blocks at (60,42) and (13,0) to characterize delay (setting to inf)
Warning 449: Unable to route between blocks at (60,42) and (14,0) to characterize delay (setting to inf)
Warning 450: Unable to route between blocks at (60,42) and (15,0) to characterize delay (setting to inf)
Warning 451: Unable to route between blocks at (60,42) and (16,0) to characterize delay (setting to inf)
Warning 452: Unable to route between blocks at (60,42) and (17,0) to characterize delay (setting to inf)
Warning 453: Unable to route between blocks at (60,42) and (18,0) to characterize delay (setting to inf)
Warning 454: Unable to route between blocks at (60,42) and (19,0) to characterize delay (setting to inf)
Warning 455: Unable to route between blocks at (60,42) and (20,0) to characterize delay (setting to inf)
Warning 456: Unable to route between blocks at (60,42) and (21,0) to characterize delay (setting to inf)
Warning 457: Unable to route between blocks at (60,42) and (22,0) to characterize delay (setting to inf)
Warning 458: Unable to route between blocks at (60,42) and (23,0) to characterize delay (setting to inf)
Warning 459: Unable to route between blocks at (60,42) and (24,0) to characterize delay (setting to inf)
Warning 460: Unable to route between blocks at (60,42) and (25,0) to characterize delay (setting to inf)
Warning 461: Unable to route between blocks at (60,42) and (26,0) to characterize delay (setting to inf)
Warning 462: Unable to route between blocks at (60,42) and (27,0) to characterize delay (setting to inf)
Warning 463: Unable to route between blocks at (60,42) and (28,0) to characterize delay (setting to inf)
Warning 464: Unable to route between blocks at (60,42) and (29,0) to characterize delay (setting to inf)
Warning 465: Unable to route between blocks at (60,42) and (30,0) to characterize delay (setting to inf)
Warning 466: Unable to route between blocks at (60,42) and (31,0) to characterize delay (setting to inf)
Warning 467: Unable to route between blocks at (60,42) and (32,0) to characterize delay (setting to inf)
Warning 468: Unable to route between blocks at (60,42) and (33,0) to characterize delay (setting to inf)
Warning 469: Unable to route between blocks at (60,42) and (34,0) to characterize delay (setting to inf)
Warning 470: Unable to route between blocks at (60,42) and (35,0) to characterize delay (setting to inf)
Warning 471: Unable to route between blocks at (60,42) and (36,0) to characterize delay (setting to inf)
Warning 472: Unable to route between blocks at (60,42) and (37,0) to characterize delay (setting to inf)
Warning 473: Unable to route between blocks at (60,42) and (38,0) to characterize delay (setting to inf)
Warning 474: Unable to route between blocks at (60,42) and (39,0) to characterize delay (setting to inf)
Warning 475: Unable to route between blocks at (60,42) and (40,0) to characterize delay (setting to inf)
Warning 476: Unable to route between blocks at (60,42) and (41,0) to characterize delay (setting to inf)
Warning 477: Unable to route between blocks at (60,42) and (42,0) to characterize delay (setting to inf)
Warning 478: Unable to route between blocks at (60,42) and (43,0) to characterize delay (setting to inf)
Warning 479: Unable to route between blocks at (60,42) and (44,0) to characterize delay (setting to inf)
Warning 480: Unable to route between blocks at (60,42) and (45,0) to characterize delay (setting to inf)
Warning 481: Unable to route between blocks at (60,42) and (46,0) to characterize delay (setting to inf)
Warning 482: Unable to route between blocks at (60,42) and (47,0) to characterize delay (setting to inf)
Warning 483: Unable to route between blocks at (60,42) and (48,0) to characterize delay (setting to inf)
Warning 484: Unable to route between blocks at (60,42) and (49,0) to characterize delay (setting to inf)
Warning 485: Unable to route between blocks at (60,42) and (50,0) to characterize delay (setting to inf)
Warning 486: Unable to route between blocks at (60,42) and (51,0) to characterize delay (setting to inf)
Warning 487: Unable to route between blocks at (60,42) and (52,0) to characterize delay (setting to inf)
Warning 488: Unable to route between blocks at (60,42) and (53,0) to characterize delay (setting to inf)
Warning 489: Unable to route between blocks at (60,42) and (54,0) to characterize delay (setting to inf)
Warning 490: Unable to route between blocks at (60,42) and (55,0) to characterize delay (setting to inf)
Warning 491: Unable to route between blocks at (60,42) and (56,0) to characterize delay (setting to inf)
Warning 492: Unable to route between blocks at (60,42) and (57,0) to characterize delay (setting to inf)
Warning 493: Unable to route between blocks at (60,42) and (58,0) to characterize delay (setting to inf)
Warning 494: Unable to route between blocks at (60,42) and (59,0) to characterize delay (setting to inf)
Warning 495: Unable to route between blocks at (60,42) and (60,0) to characterize delay (setting to inf)
Warning 496: Unable to route between blocks at (60,4) and (0,4) to characterize delay (setting to inf)
Warning 497: Unable to route between blocks at (60,4) and (0,5) to characterize delay (setting to inf)
Warning 498: Unable to route between blocks at (60,4) and (0,6) to characterize delay (setting to inf)
Warning 499: Unable to route between blocks at (60,4) and (0,7) to characterize delay (setting to inf)
Warning 500: Unable to route between blocks at (60,4) and (0,8) to characterize delay (setting to inf)
Warning 501: Unable to route between blocks at (60,4) and (0,9) to characterize delay (setting to inf)
Warning 502: Unable to route between blocks at (60,4) and (0,10) to characterize delay (setting to inf)
Warning 503: Unable to route between blocks at (60,4) and (0,11) to characterize delay (setting to inf)
Warning 504: Unable to route between blocks at (60,4) and (0,12) to characterize delay (setting to inf)
Warning 505: Unable to route between blocks at (60,4) and (0,13) to characterize delay (setting to inf)
Warning 506: Unable to route between blocks at (60,4) and (0,14) to characterize delay (setting to inf)
Warning 507: Unable to route between blocks at (60,4) and (0,15) to characterize delay (setting to inf)
Warning 508: Unable to route between blocks at (60,4) and (0,16) to characterize delay (setting to inf)
Warning 509: Unable to route between blocks at (60,4) and (0,17) to characterize delay (setting to inf)
Warning 510: Unable to route between blocks at (60,4) and (0,18) to characterize delay (setting to inf)
Warning 511: Unable to route between blocks at (60,4) and (0,19) to characterize delay (setting to inf)
Warning 512: Unable to route between blocks at (60,4) and (0,20) to characterize delay (setting to inf)
Warning 513: Unable to route between blocks at (60,4) and (0,21) to characterize delay (setting to inf)
Warning 514: Unable to route between blocks at (60,4) and (0,22) to characterize delay (setting to inf)
Warning 515: Unable to route between blocks at (60,4) and (0,23) to characterize delay (setting to inf)
Warning 516: Unable to route between blocks at (60,4) and (0,24) to characterize delay (setting to inf)
Warning 517: Unable to route between blocks at (60,4) and (0,25) to characterize delay (setting to inf)
Warning 518: Unable to route between blocks at (60,4) and (0,26) to characterize delay (setting to inf)
Warning 519: Unable to route between blocks at (60,4) and (0,27) to characterize delay (setting to inf)
Warning 520: Unable to route between blocks at (60,4) and (0,28) to characterize delay (setting to inf)
Warning 521: Unable to route between blocks at (60,4) and (0,29) to characterize delay (setting to inf)
Warning 522: Unable to route between blocks at (60,4) and (0,30) to characterize delay (setting to inf)
Warning 523: Unable to route between blocks at (60,4) and (0,31) to characterize delay (setting to inf)
Warning 524: Unable to route between blocks at (60,4) and (0,32) to characterize delay (setting to inf)
Warning 525: Unable to route between blocks at (60,4) and (0,33) to characterize delay (setting to inf)
Warning 526: Unable to route between blocks at (60,4) and (0,34) to characterize delay (setting to inf)
Warning 527: Unable to route between blocks at (60,4) and (0,35) to characterize delay (setting to inf)
Warning 528: Unable to route between blocks at (60,4) and (0,36) to characterize delay (setting to inf)
Warning 529: Unable to route between blocks at (60,4) and (0,37) to characterize delay (setting to inf)
Warning 530: Unable to route between blocks at (60,4) and (0,38) to characterize delay (setting to inf)
Warning 531: Unable to route between blocks at (60,4) and (0,39) to characterize delay (setting to inf)
Warning 532: Unable to route between blocks at (60,4) and (0,40) to characterize delay (setting to inf)
Warning 533: Unable to route between blocks at (60,4) and (0,41) to characterize delay (setting to inf)
Warning 534: Unable to route between blocks at (60,4) and (0,42) to characterize delay (setting to inf)
Warning 535: Unable to route between blocks at (60,4) and (0,43) to characterize delay (setting to inf)
Warning 536: Unable to route between blocks at (60,4) and (0,44) to characterize delay (setting to inf)
Warning 537: Unable to route between blocks at (60,4) and (0,45) to characterize delay (setting to inf)
Warning 538: Unable to route between blocks at (60,4) and (1,45) to characterize delay (setting to inf)
Warning 539: Unable to route between blocks at (60,4) and (2,45) to characterize delay (setting to inf)
Warning 540: Unable to route between blocks at (60,4) and (3,45) to characterize delay (setting to inf)
Warning 541: Unable to route between blocks at (60,4) and (4,45) to characterize delay (setting to inf)
Warning 542: Unable to route between blocks at (60,4) and (5,45) to characterize delay (setting to inf)
Warning 543: Unable to route between blocks at (60,4) and (6,45) to characterize delay (setting to inf)
Warning 544: Unable to route between blocks at (60,4) and (7,45) to characterize delay (setting to inf)
Warning 545: Unable to route between blocks at (60,4) and (8,45) to characterize delay (setting to inf)
Warning 546: Unable to route between blocks at (60,4) and (9,45) to characterize delay (setting to inf)
Warning 547: Unable to route between blocks at (60,4) and (10,45) to characterize delay (setting to inf)
Warning 548: Unable to route between blocks at (60,4) and (11,45) to characterize delay (setting to inf)
Warning 549: Unable to route between blocks at (60,4) and (12,45) to characterize delay (setting to inf)
Warning 550: Unable to route between blocks at (60,4) and (13,45) to characterize delay (setting to inf)
Warning 551: Unable to route between blocks at (60,4) and (14,45) to characterize delay (setting to inf)
Warning 552: Unable to route between blocks at (60,4) and (15,45) to characterize delay (setting to inf)
Warning 553: Unable to route between blocks at (60,4) and (16,45) to characterize delay (setting to inf)
Warning 554: Unable to route between blocks at (60,4) and (17,45) to characterize delay (setting to inf)
Warning 555: Unable to route between blocks at (60,4) and (18,45) to characterize delay (setting to inf)
Warning 556: Unable to route between blocks at (60,4) and (19,45) to characterize delay (setting to inf)
Warning 557: Unable to route between blocks at (60,4) and (20,45) to characterize delay (setting to inf)
Warning 558: Unable to route between blocks at (60,4) and (21,45) to characterize delay (setting to inf)
Warning 559: Unable to route between blocks at (60,4) and (22,45) to characterize delay (setting to inf)
Warning 560: Unable to route between blocks at (60,4) and (23,45) to characterize delay (setting to inf)
Warning 561: Unable to route between blocks at (60,4) and (24,45) to characterize delay (setting to inf)
Warning 562: Unable to route between blocks at (60,4) and (25,45) to characterize delay (setting to inf)
Warning 563: Unable to route between blocks at (60,4) and (26,45) to characterize delay (setting to inf)
Warning 564: Unable to route between blocks at (60,4) and (27,45) to characterize delay (setting to inf)
Warning 565: Unable to route between blocks at (60,4) and (28,45) to characterize delay (setting to inf)
Warning 566: Unable to route between blocks at (60,4) and (29,45) to characterize delay (setting to inf)
Warning 567: Unable to route between blocks at (60,4) and (30,45) to characterize delay (setting to inf)
Warning 568: Unable to route between blocks at (60,4) and (31,45) to characterize delay (setting to inf)
Warning 569: Unable to route between blocks at (60,4) and (32,45) to characterize delay (setting to inf)
Warning 570: Unable to route between blocks at (60,4) and (33,45) to characterize delay (setting to inf)
Warning 571: Unable to route between blocks at (60,4) and (34,45) to characterize delay (setting to inf)
Warning 572: Unable to route between blocks at (60,4) and (35,45) to characterize delay (setting to inf)
Warning 573: Unable to route between blocks at (60,4) and (36,45) to characterize delay (setting to inf)
Warning 574: Unable to route between blocks at (60,4) and (37,45) to characterize delay (setting to inf)
Warning 575: Unable to route between blocks at (60,4) and (38,45) to characterize delay (setting to inf)
Warning 576: Unable to route between blocks at (60,4) and (39,45) to characterize delay (setting to inf)
Warning 577: Unable to route between blocks at (60,4) and (40,45) to characterize delay (setting to inf)
Warning 578: Unable to route between blocks at (60,4) and (41,45) to characterize delay (setting to inf)
Warning 579: Unable to route between blocks at (60,4) and (42,45) to characterize delay (setting to inf)
Warning 580: Unable to route between blocks at (60,4) and (43,45) to characterize delay (setting to inf)
Warning 581: Unable to route between blocks at (60,4) and (44,45) to characterize delay (setting to inf)
Warning 582: Unable to route between blocks at (60,4) and (45,45) to characterize delay (setting to inf)
Warning 583: Unable to route between blocks at (60,4) and (46,45) to characterize delay (setting to inf)
Warning 584: Unable to route between blocks at (60,4) and (47,45) to characterize delay (setting to inf)
Warning 585: Unable to route between blocks at (60,4) and (48,45) to characterize delay (setting to inf)
Warning 586: Unable to route between blocks at (60,4) and (49,45) to characterize delay (setting to inf)
Warning 587: Unable to route between blocks at (60,4) and (50,45) to characterize delay (setting to inf)
Warning 588: Unable to route between blocks at (60,4) and (51,45) to characterize delay (setting to inf)
Warning 589: Unable to route between blocks at (60,4) and (52,45) to characterize delay (setting to inf)
Warning 590: Unable to route between blocks at (60,4) and (53,45) to characterize delay (setting to inf)
Warning 591: Unable to route between blocks at (60,4) and (54,45) to characterize delay (setting to inf)
Warning 592: Unable to route between blocks at (60,4) and (55,45) to characterize delay (setting to inf)
Warning 593: Unable to route between blocks at (60,4) and (56,45) to characterize delay (setting to inf)
Warning 594: Unable to route between blocks at (60,4) and (57,45) to characterize delay (setting to inf)
Warning 595: Unable to route between blocks at (60,4) and (58,45) to characterize delay (setting to inf)
Warning 596: Unable to route between blocks at (60,4) and (59,45) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (60,4) and (60,45) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (4,42) and (4,0) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (4,42) and (5,0) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (4,42) and (6,0) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (4,42) and (7,0) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (4,42) and (8,0) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (4,42) and (9,0) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (4,42) and (10,0) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (4,42) and (11,0) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (4,42) and (12,0) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (4,42) and (13,0) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (4,42) and (14,0) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (4,42) and (15,0) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (4,42) and (16,0) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (4,42) and (17,0) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (4,42) and (18,0) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (4,42) and (19,0) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (4,42) and (20,0) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (4,42) and (21,0) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (4,42) and (22,0) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (4,42) and (23,0) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (4,42) and (24,0) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (4,42) and (25,0) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (4,42) and (26,0) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (4,42) and (27,0) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (4,42) and (28,0) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (4,42) and (29,0) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (4,42) and (30,0) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (4,42) and (31,0) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (4,42) and (32,0) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (4,42) and (33,0) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (4,42) and (34,0) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (4,42) and (35,0) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (4,42) and (36,0) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (4,42) and (37,0) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (4,42) and (38,0) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (4,42) and (39,0) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (4,42) and (40,0) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (4,42) and (41,0) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (4,42) and (42,0) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (4,42) and (43,0) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (4,42) and (44,0) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (4,42) and (45,0) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (4,42) and (46,0) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (4,42) and (47,0) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (4,42) and (48,0) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (4,42) and (49,0) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (4,42) and (50,0) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (4,42) and (51,0) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (4,42) and (52,0) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (4,42) and (53,0) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (4,42) and (54,0) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (4,42) and (55,0) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (4,42) and (56,0) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (4,42) and (57,0) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (4,42) and (58,0) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (4,42) and (59,0) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (4,42) and (60,0) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (4,42) and (61,0) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (4,42) and (62,0) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (4,42) and (63,0) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (4,42) and (63,1) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (4,42) and (63,2) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (4,42) and (63,3) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (4,42) and (63,4) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (4,42) and (63,5) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (4,42) and (63,6) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (4,42) and (63,7) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (4,42) and (63,8) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (4,42) and (63,9) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (4,42) and (63,10) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (4,42) and (63,11) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (4,42) and (63,12) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (4,42) and (63,13) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (4,42) and (63,14) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (4,42) and (63,15) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (4,42) and (63,16) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (4,42) and (63,17) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (4,42) and (63,18) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (4,42) and (63,19) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (4,42) and (63,20) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (4,42) and (63,21) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (4,42) and (63,22) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (4,42) and (63,23) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (4,42) and (63,24) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (4,42) and (63,25) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (4,42) and (63,26) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (4,42) and (63,27) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (4,42) and (63,28) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (4,42) and (63,29) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (4,42) and (63,30) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (4,42) and (63,31) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (4,42) and (63,32) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (4,42) and (63,33) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (4,42) and (63,34) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (4,42) and (63,35) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (4,42) and (63,36) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (4,42) and (63,37) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (4,42) and (63,38) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (4,42) and (63,39) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (4,42) and (63,40) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (4,42) and (63,41) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (4,42) and (63,42) to characterize delay (setting to inf)
## Computing delta delays took 37.33 seconds (max_rss 482.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 37.36 seconds (max_rss 482.6 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading b_registered_input_to_output_new_primitive_pin_loc.place.

Warning 700: Block $iopadmap$clk has an invalid name and it is going to be skipped.
Warning 701: Block $iopadmap$reset has an invalid name and it is going to be skipped.
Warning 702: Block out:$iopadmap$dly_b[0] has an invalid name and it is going to be skipped.
Warning 703: Block out:$iopadmap$dly_b[1] has an invalid name and it is going to be skipped.
Warning 704: Block out:$iopadmap$dly_b[2] has an invalid name and it is going to be skipped.
Warning 705: Block out:$iopadmap$dly_b[3] has an invalid name and it is going to be skipped.
Warning 706: Block out:$iopadmap$dly_b[4] has an invalid name and it is going to be skipped.
Warning 707: Block out:$iopadmap$dly_b[5] has an invalid name and it is going to be skipped.
Warning 708: Block out:$iopadmap$dly_b[6] has an invalid name and it is going to be skipped.
Warning 709: Block out:$iopadmap$dly_b[7] has an invalid name and it is going to be skipped.
Warning 710: Block out:$iopadmap$dly_b[8] has an invalid name and it is going to be skipped.
Warning 711: Block out:$iopadmap$dly_b[9] has an invalid name and it is going to be skipped.
Warning 712: Block out:$iopadmap$dly_b[10] has an invalid name and it is going to be skipped.
Warning 713: Block out:$iopadmap$dly_b[11] has an invalid name and it is going to be skipped.
Warning 714: Block out:$iopadmap$dly_b[12] has an invalid name and it is going to be skipped.
Warning 715: Block out:$iopadmap$dly_b[13] has an invalid name and it is going to be skipped.
Warning 716: Block out:$iopadmap$dly_b[14] has an invalid name and it is going to be skipped.
Warning 717: Block out:$iopadmap$dly_b[15] has an invalid name and it is going to be skipped.
Warning 718: Block out:$iopadmap$dly_b[16] has an invalid name and it is going to be skipped.
Warning 719: Block out:$iopadmap$dly_b[17] has an invalid name and it is going to be skipped.
Successfully read constraints file b_registered_input_to_output_new_primitive_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 482.6 MiB, delta_rss +0.0 MiB)

There are 124 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 6101

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 38.1339 td_cost: 1.56071e-07
Initial placement estimated Critical Path Delay (CPD): 8.10119 ns
Initial placement estimated setup Total Negative Slack (sTNS): -293.031 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -8.10119 ns

Initial placement estimated setup slack histogram:
[ -8.1e-09:   -8e-09)  7 ( 18.4%) |*******************************
[   -8e-09: -7.9e-09)  0 (  0.0%) |
[ -7.9e-09: -7.9e-09)  6 ( 15.8%) |**************************
[ -7.9e-09: -7.8e-09)  4 ( 10.5%) |*****************
[ -7.8e-09: -7.7e-09)  0 (  0.0%) |
[ -7.7e-09: -7.6e-09)  5 ( 13.2%) |**********************
[ -7.6e-09: -7.5e-09)  3 (  7.9%) |*************
[ -7.5e-09: -7.4e-09) 11 ( 28.9%) |************************************************
[ -7.4e-09: -7.4e-09)  0 (  0.0%) |
[ -7.4e-09: -7.3e-09)  2 (  5.3%) |*********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 295
Warning 720: Starting t: 43 of 120 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.0 1.9e-04   0.720      25.29 1.1266e-07   8.101       -293   -8.101   0.271  0.1841   63.0     1.00 0.000       295  0.200
   2    0.0 1.8e-04   0.969      17.69 6.4575e-08   7.921       -242   -7.921   0.153  0.0346   52.4     2.20 0.000       590  0.950
   3    0.0 1.7e-04   0.996      16.47 5.0529e-08   7.626       -247   -7.626   0.146  0.0041   37.3     3.90 0.000       885  0.950
   4    0.0 1.6e-04   0.998      16.54 4.3807e-08   7.626       -236   -7.626   0.102  0.0011   26.3     5.14 0.000      1180  0.950
   5    0.0 1.5e-04   0.997      16.40 3.9372e-08   7.626       -236   -7.626   0.139  0.0020   17.4     6.15 0.000      1475  0.950
   6    0.0 1.4e-04   0.989      16.15 3.6725e-08   7.626       -236   -7.626   0.058  0.0056   12.2     6.74 0.000      1770  0.950
   7    0.0 1.4e-04   1.000      16.11 3.5951e-08   7.626       -247   -7.626   0.088  0.0002    7.5     7.26 0.000      2065  0.950
   8    0.0 1.3e-04   0.999      16.08 3.5001e-08   7.626       -247   -7.626   0.075  0.0005    4.9     7.56 0.000      2360  0.950
   9    0.0 1.2e-04   0.982      16.19 3.2872e-08   7.626       -247   -7.626   0.105  0.0037    3.1     7.76 0.000      2655  0.950
  10    0.0 1.2e-04   0.990      16.01 3.3178e-08   7.626       -236   -7.626   0.102  0.0073    2.1     7.88 0.000      2950  0.950
  11    0.0 1.1e-04   0.998      15.96 3.3229e-08   7.565       -240   -7.565   0.078  0.0007    1.4     7.96 0.000      3245  0.950
  12    0.0 1.1e-04   0.999      15.96 3.2953e-08   7.626       -237   -7.626   0.068  0.0002    1.0     8.00 0.000      3540  0.950
  13    0.0 8.5e-05   0.999      15.94 3.2953e-08   7.626       -237   -7.626   0.041  0.0003    1.0     8.00 0.000      3835  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=15.9498, TD costs=3.2953e-08, CPD=  7.626 (ns) 
  14    0.0 6.8e-05   0.997      15.87 3.2897e-08   7.626       -237   -7.626   0.027  0.0013    1.0     8.00 0.000      4130  0.800
Checkpoint saved: bb_costs=15.8613, TD costs=3.3342e-08, CPD=  7.565 (ns) 
  15    0.0 5.5e-05   0.999      15.92 3.3142e-08   7.565       -240   -7.565   0.017  0.0007    1.0     8.00 0.000      4425  0.800
  16    0.0 4.4e-05   0.997      15.86 3.2889e-08   7.626       -237   -7.626   0.014  0.0001    1.0     8.00 0.000      4720  0.800
  17    0.0 0.0e+00   0.998      15.93 3.3092e-08   7.565       -240   -7.565   0.007  0.0000    1.0     8.00 0.000      5015  0.800
## Placement Quench took 0.00 seconds (max_rss 482.6 MiB)
post-quench CPD = 7.62559 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 2538

Completed placement consistency check successfully.

Swaps called: 5135

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 7.56463 ns, Fmax: 132.194 MHz
Placement estimated setup Worst Negative Slack (sWNS): -7.56463 ns
Placement estimated setup Total Negative Slack (sTNS): -240.258 ns

Placement estimated setup slack histogram:
[ -7.6e-09: -7.4e-09)  2 (  5.3%) |********
[ -7.4e-09: -7.2e-09)  0 (  0.0%) |
[ -7.2e-09:   -7e-09)  0 (  0.0%) |
[   -7e-09: -6.9e-09)  0 (  0.0%) |
[ -6.9e-09: -6.7e-09)  6 ( 15.8%) |************************
[ -6.7e-09: -6.5e-09)  3 (  7.9%) |************
[ -6.5e-09: -6.4e-09)  4 ( 10.5%) |****************
[ -6.4e-09: -6.2e-09)  4 ( 10.5%) |****************
[ -6.2e-09:   -6e-09) 12 ( 31.6%) |************************************************
[   -6e-09: -5.8e-09)  7 ( 18.4%) |****************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 15.8613, td_cost: 3.3342e-08, 

Placement resource usage:
  io  implemented as io_top   : 42
  io  implemented as io_right : 8
  io  implemented as io_bottom: 24
  io  implemented as io_left  : 42
  clb implemented as clb      : 3
  dsp implemented as dsp      : 1

Placement number of temperatures: 17
Placement total # of swap attempts: 5135
	Swaps accepted:  482 ( 9.4 %)
	Swaps rejected: 4224 (82.3 %)
	Swaps aborted:  429 ( 8.4 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                23.37            6.02            93.72          0.26         
                   Median                 23.10            15.45           84.29          0.26         
                   Centroid               22.19            17.10           82.63          0.28         
                   W. Centroid            21.04            2.71            96.61          0.68         
                   W. Median              3.12             0.00            0.00           100.00       

clb                Uniform                0.71             0.00            100.00         0.00         
                   Median                 0.90             15.91           45.45          38.64        
                   Centroid               0.65             6.25            87.50          6.25         
                   W. Centroid            0.71             0.00            100.00         0.00         
                   W. Median              0.20             0.00            0.00           100.00       

dsp                Uniform                0.16             0.00            100.00         0.00         
                   Median                 0.14             14.29           85.71          0.00         
                   Centroid               0.22             18.18           81.82          0.00         
                   W. Centroid            1.47             13.89           86.11          0.00         
                   W. Median              0.02             0.00            100.00         0.00         
                   Crit. Uniform          1.12             1.82            98.18          0.00         
                   Feasible Region        0.86             2.38            97.62          0.00         


Placement Quench timing analysis took 0.000304051 seconds (0.000273357 STA, 3.0694e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0117221 seconds (0.011256 STA, 0.000466088 slack) (20 full updates: 20 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.05 seconds (max_rss 482.6 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0117221 seconds (0.011256 STA, 0.000466088 slack) (20 full updates: 20 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 82.72 seconds (max_rss 482.6 MiB)
Incr Slack updates 20 in 0.000121927 sec
Full Max Req/Worst Slack updates 7 in 3.4773e-05 sec
Incr Max Req/Worst Slack updates 13 in 5.2714e-05 sec
Incr Criticality updates 10 in 7.3816e-05 sec
Full Criticality updates 10 in 8.9732e-05 sec
INFO: PLC: Design b_registered_input_to_output_new_primitive is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: b_registered_input_to_output_new_primitive
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_b_registered_input_to_output_new_primitive_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: b_registered_input_to_output_new_primitive_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:298:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b[11] in primitive RS_DSP_MULT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   40 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 18 (18 dangling, 0 constant)
Swept net(s)        : 21
Swept block(s)      : 1
Constant Pins Marked: 40
# Clean circuit took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 159
    .input     :      38
    .output    :      78
    0-LUT      :       2
    6-LUT      :      40
    RS_DSP_MULT:       1
  Nets  : 118
    Avg Fanout:     1.4
    Max Fanout:    43.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 279
  Timing Graph Edges: 1645
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.04 seconds (max_rss 58.9 MiB, delta_rss +35.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 118
Netlist num_blocks: 120
Netlist EMPTY blocks: 0.
Netlist io blocks: 116.
Netlist clb blocks: 3.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 38
Netlist output pins: 78

Pb types usage...
  io               : 116
   io_output       : 78
    outpad         : 78
   io_input        : 38
    inpad          : 38
  clb              : 3
   clb_lr          : 3
    fle            : 21
     ble5          : 42
      lut5         : 42
       lut         : 42
  dsp              : 1
   dsp_lr          : 1
    RS_DSP_MULT    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		116	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		3	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.02 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.23 seconds (max_rss 481.3 MiB, delta_rss +422.3 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.90 seconds (max_rss 481.3 MiB, delta_rss +422.3 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place.

# Load Placement took 0.04 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 29.52 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.09 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 29.61 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 48 ( 38.7%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  2 (  1.6%) |**
[      0.7:      0.8) 32 ( 25.8%) |********************************
[      0.8:      0.9) 28 ( 22.6%) |****************************
[      0.9:        1) 14 ( 11.3%) |**************
## Initializing router criticalities took 0.00 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  187259     118     124      50 ( 0.004%)    3264 ( 0.4%)    8.304     -263.8     -8.304      0.000      0.000      N/A
   2    0.0     0.5    5  101482      34      40      19 ( 0.001%)    3272 ( 0.4%)    8.304     -263.8     -8.304      0.000      0.000      N/A
   3    0.0     0.6    2   54835      21      27       8 ( 0.001%)    3277 ( 0.4%)    8.304     -264.2     -8.304      0.000      0.000      N/A
   4    0.0     0.8    0   57247      13      19       4 ( 0.000%)    3282 ( 0.4%)    8.304     -264.1     -8.304      0.000      0.000      N/A
   5    0.0     1.1    0   44488       7       7       4 ( 0.000%)    3282 ( 0.4%)    8.304     -264.1     -8.304      0.000      0.000      N/A
   6    0.0     1.4    0   45364       7       7       3 ( 0.000%)    3282 ( 0.4%)    8.304     -264.1     -8.304      0.000      0.000      N/A
   7    0.0     1.9    0   45233       6       6       1 ( 0.000%)    3282 ( 0.4%)    8.304     -264.1     -8.304      0.000      0.000      N/A
   8    0.0     2.4    0   10752       2       2       0 ( 0.000%)    3283 ( 0.4%)    8.304     -264.1     -8.304      0.000      0.000      N/A
Restoring best routing
Critical path: 8.30449 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 48 ( 38.7%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8) 35 ( 28.2%) |***********************************
[      0.8:      0.9) 27 ( 21.8%) |***************************
[      0.9:        1) 14 ( 11.3%) |**************
Router Stats: total_nets_routed: 208 total_connections_routed: 232 total_heap_pushes: 546660 total_heap_pops: 138983 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 546660 total_external_heap_pops: 138983 total_external_SOURCE_pushes: 232 total_external_SOURCE_pops: 212 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 232 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 232 total_external_SINK_pushes: 6949 total_external_SINK_pops: 6776 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 13778 total_external_IPIN_pops: 13696 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 232 total_external_OPIN_pops: 212 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 24 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 24 total_external_CHANX_pushes: 248596 total_external_CHANX_pops: 63564 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 256 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 256 total_external_CHANY_pushes: 276873 total_external_CHANY_pops: 54523 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 264 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 264 total_number_of_adding_all_rt: 904 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.29 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.03 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -113613098
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 120 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)
Found 70 mismatches between routing and packing results.
Fixed 41 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 120 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 481.3 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        116                               0.672414                     0.327586   
       clb          3                                      1                           14   
       dsp          1                                     43                           38   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 118 nets, 118 nets not absorbed.


Average number of bends per net: 7.66949  Maximum # of bends: 29

Number of global nets: 0
Number of routed nets (nonglobal): 118
Wire length results (in units of 1 clb segments)...
	Total wirelength: 3283, average net length: 27.8220
	Maximum net length: 98

Wire length results in terms of physical segments...
	Total wiring segments used: 1145, average wire segments per net: 9.70339
	Maximum segments used by a net: 36
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)    4 (  0.1%) |
[        0:      0.1) 5666 ( 99.9%) |**********************************************
Maximum routing channel utilization:      0.14 at (11,14)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   0.547      160
                         1       5   0.656      160
                         2       1   0.125      160
                         3       2   0.297      160
                         4       3   0.734      160
                         5       3   0.422      160
                         6       2   0.250      160
                         7       2   0.266      160
                         8       3   0.703      160
                         9       4   0.766      160
                        10       3   0.719      160
                        11       5   1.375      160
                        12       6   1.734      160
                        13      10   1.625      160
                        14      23   1.891      160
                        15      18   1.688      160
                        16      15   1.656      160
                        17      10   1.062      160
                        18       2   0.375      160
                        19       9   0.859      160
                        20       3   0.391      160
                        21       6   0.797      160
                        22       2   0.359      160
                        23       3   0.359      160
                        24       2   0.266      160
                        25       2   0.266      160
                        26       2   0.219      160
                        27       4   0.234      160
                        28       3   0.219      160
                        29       2   0.234      160
                        30       2   0.188      160
                        31       2   0.234      160
                        32       2   0.109      160
                        33       3   0.250      160
                        34       1   0.125      160
                        35       2   0.109      160
                        36       1   0.156      160
                        37       1   0.141      160
                        38       1   0.062      160
                        39       2   0.141      160
                        40       2   0.094      160
                        41       3   0.344      160
                        42       3   0.156      160
                        43      13   1.625      160
                        44      10   1.328      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       6   1.043      160
                         1       9   3.587      160
                         2       3   0.630      160
                         3       9   1.630      160
                         4       5   1.696      160
                         5       6   1.370      160
                         6       2   0.457      160
                         7      16   2.478      160
                         8       5   1.739      160
                         9       6   1.457      160
                        10      11   1.870      160
                        11      36   3.543      160
                        12       4   1.283      160
                        13       7   1.130      160
                        14       6   1.109      160
                        15       2   0.304      160
                        16       1   0.217      160
                        17       3   0.283      160
                        18       3   0.413      160
                        19       1   0.109      160
                        20       2   0.152      160
                        21       2   0.152      160
                        22       1   0.152      160
                        23       1   0.022      160
                        24       3   0.217      160
                        25       2   0.370      160
                        26       1   0.152      160
                        27       1   0.109      160
                        28       2   0.348      160
                        29       1   0.217      160
                        30       1   0.152      160
                        31       5   0.478      160
                        32      13   0.957      160
                        33       4   0.435      160
                        34       3   0.283      160
                        35       8   0.804      160
                        36      14   0.848      160
                        37       2   0.109      160
                        38       1   0.065      160
                        39       1   0.087      160
                        40       1   0.130      160
                        41       1   0.087      160
                        42       1   0.043      160
                        43       1   0.065      160
                        44       1   0.130      160
                        45       2   0.152      160
                        46       1   0.087      160
                        47       1   0.065      160
                        48       1   0.043      160
                        49       1   0.022      160
                        50       1   0.130      160
                        51       1   0.239      160
                        52       1   0.043      160
                        53       1   0.087      160
                        54       1   0.022      160
                        55       1   0.065      160
                        56       1   0.087      160
                        57       2   0.130      160
                        58       2   0.130      160
                        59       1   0.087      160
                        60       1   0.022      160
                        61       0   0.000      160
                        62       2   0.652      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 709682

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00196
                                             4     0.00408

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00247
                                             4     0.00389

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00221
                             L4         0.00399

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00221
                             L4    1     0.00399

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.8e-09:    3e-09) 10 ( 26.3%) |********************************************
[    3e-09:  3.2e-09) 11 ( 28.9%) |************************************************
[  3.2e-09:  3.3e-09)  5 ( 13.2%) |**********************
[  3.3e-09:  3.5e-09)  3 (  7.9%) |*************
[  3.5e-09:  3.7e-09)  4 ( 10.5%) |*****************
[  3.7e-09:  3.9e-09)  3 (  7.9%) |*************
[  3.9e-09:  4.1e-09)  0 (  0.0%) |
[  4.1e-09:  4.3e-09)  0 (  0.0%) |
[  4.3e-09:  4.4e-09)  0 (  0.0%) |
[  4.4e-09:  4.6e-09)  2 (  5.3%) |*********

Final critical path delay (least slack): 8.30449 ns, Fmax: 120.417 MHz
Final setup Worst Negative Slack (sWNS): -8.30449 ns
Final setup Total Negative Slack (sTNS): -264.093 ns

Final setup slack histogram:
[ -8.3e-09: -8.1e-09)  2 (  5.3%) |*********
[ -8.1e-09: -7.9e-09)  0 (  0.0%) |
[ -7.9e-09: -7.8e-09)  0 (  0.0%) |
[ -7.8e-09: -7.6e-09)  0 (  0.0%) |
[ -7.6e-09: -7.4e-09)  3 (  7.9%) |*************
[ -7.4e-09: -7.2e-09)  4 ( 10.5%) |*****************
[ -7.2e-09:   -7e-09)  3 (  7.9%) |*************
[   -7e-09: -6.8e-09)  5 ( 13.2%) |**********************
[ -6.8e-09: -6.6e-09) 11 ( 28.9%) |************************************************
[ -6.6e-09: -6.5e-09) 10 ( 26.3%) |********************************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Writing Implementation Netlist: fabric_b_registered_input_to_output_new_primitive_post_synthesis.v
Writing Implementation Netlist: fabric_b_registered_input_to_output_new_primitive_post_synthesis.blif
Writing Implementation SDF    : fabric_b_registered_input_to_output_new_primitive_post_synthesis.sdf
Incr Slack updates 1 in 9.333e-06 sec
Full Max Req/Worst Slack updates 1 in 5.277e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.3032e-05 sec
Flow timing analysis took 0.0113027 seconds (0.0106022 STA, 0.000700487 slack) (10 full updates: 0 setup, 0 hold, 10 combined).
VPR succeeded
The entire flow of VPR took 44.47 seconds (max_rss 481.3 MiB)
Incr Slack updates 9 in 5.841e-05 sec
Full Max Req/Worst Slack updates 1 in 7.414e-06 sec
Incr Max Req/Worst Slack updates 8 in 8.1984e-05 sec
Incr Criticality updates 7 in 7.5331e-05 sec
Full Criticality updates 2 in 2.9157e-05 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synthesis.v_
INFO: RTE: Design b_registered_input_to_output_new_primitive is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: b_registered_input_to_output_new_primitive
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  -DPNR=1 --top-module co_sim_b_registered_input_to_output_new_primitive -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v --binary  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_route.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v:90:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                            : ... Suggest add newline.
   90 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.023
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v:41:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                           : ... Suggest add newline.
   41 | endmodule
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RESET2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'WR_CLK2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RD_CLK2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'WR_EN2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RD_EN2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'WR_DATA2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RD_DATA2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'EMPTY2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'FULL2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'ALMOST_EMPTY2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'ALMOST_FULL2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'PROG_EMPTY2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'PROG_FULL2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'OVERFLOW2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'UNDERFLOW2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WEN_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WEN_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'REN_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'REN_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'CLK_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'CLK_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'BE_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'BE_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'ADDR_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'ADDR_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WDATA_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WPARITY_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WDATA_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WPARITY_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RDATA_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RPARITY_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RDATA_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RPARITY_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WEN_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WEN_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'REN_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'REN_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'CLK_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'CLK_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'BE_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'BE_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'ADDR_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'ADDR_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WDATA_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WPARITY_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WDATA_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WPARITY_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RDATA_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RPARITY_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RDATA_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RPARITY_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RESET1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'WR_CLK1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RD_CLK1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'WR_EN1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RD_EN1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'WR_DATA1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RD_DATA1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'EMPTY1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'FULL1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'ALMOST_EMPTY1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'ALMOST_FULL1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'PROG_EMPTY1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'PROG_FULL1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'OVERFLOW1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'UNDERFLOW1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'ACC_FIR'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'DLY_B'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'CLK'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'RESET'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'LOAD_ACC'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'SATURATE'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'SHIFT_RIGHT'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'ROUND'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'SUBTRACT'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'DLY_B1'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'DLY_B2'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'CLK'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'RESET'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'ACC_FIR'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'LOAD_ACC'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'SATURATE'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'SHIFT_RIGHT'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'ROUND'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'SUBTRACT'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'ACC_FIR'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'DLY_B'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'LOAD_ACC'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'SATURATE'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'SHIFT_RIGHT'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'ROUND'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'SUBTRACT'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'DLY_B1'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'DLY_B2'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'ACC_FIR'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'LOAD_ACC'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'SATURATE'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'SHIFT_RIGHT'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'ROUND'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'SUBTRACT'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'ACC_FIR'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'DLY_B'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'LOAD_ACC'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'SATURATE'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'SHIFT_RIGHT'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'ROUND'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'SUBTRACT'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'DLY_B1'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'DLY_B2'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'ACC_FIR'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'LOAD_ACC'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'SATURATE'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'SHIFT_RIGHT'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'ROUND'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'SUBTRACT'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'ACC_FIR'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'DLY_B'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'LOAD_ACC'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'SATURATE'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'SHIFT_RIGHT'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'ROUND'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'SUBTRACT'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'DLY_B1'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'DLY_B2'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'ACC_FIR'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'LOAD_ACC'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'SATURATE'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'SHIFT_RIGHT'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'ROUND'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'SUBTRACT'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:713:11: Cell has missing pin: 'ACC_FIR'
  713 |         ) DSP38_MULTACC (
      |           ^~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:713:11: Cell has missing pin: 'DLY_B'
  713 |         ) DSP38_MULTACC (
      |           ^~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:741:11: Cell has missing pin: 'DLY_B1'
  741 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:741:11: Cell has missing pin: 'DLY_B2'
  741 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:741:11: Cell has missing pin: 'ACC_FIR'
  741 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:801:11: Cell has missing pin: 'ACC_FIR'
  801 |         ) DSP38_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:801:11: Cell has missing pin: 'DLY_B'
  801 |         ) DSP38_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:829:11: Cell has missing pin: 'DLY_B1'
  829 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:829:11: Cell has missing pin: 'DLY_B2'
  829 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:829:11: Cell has missing pin: 'ACC_FIR'
  829 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:889:11: Cell has missing pin: 'ACC_FIR'
  889 |         ) DSP38_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:889:11: Cell has missing pin: 'DLY_B'
  889 |         ) DSP38_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:917:11: Cell has missing pin: 'DLY_B1'
  917 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:917:11: Cell has missing pin: 'DLY_B2'
  917 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:917:11: Cell has missing pin: 'ACC_FIR'
  917 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:977:11: Cell has missing pin: 'ACC_FIR'
  977 |         ) DSP38_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:977:11: Cell has missing pin: 'DLY_B'
  977 |         ) DSP38_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1005:11: Cell has missing pin: 'DLY_B1'
 1005 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1005:11: Cell has missing pin: 'DLY_B2'
 1005 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1005:11: Cell has missing pin: 'ACC_FIR'
 1005 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:101:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  101 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:120:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  120 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:173:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  173 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:192:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  192 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:246:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  246 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:265:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  265 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:326:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  326 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:352:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  352 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:421:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  421 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:447:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  447 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:516:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:542:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  542 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:611:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  611 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:637:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  637 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:704:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  704 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:728:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  728 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:792:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  792 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:816:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  816 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:880:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  880 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:904:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  904 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:968:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  968 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:992:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  992 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:153:30: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  153 |         if (SPLIT_i == 1'b0) begin
      |                              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:154:34: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  154 |             if(FMODE1_i == 1'b1) begin   
      |                                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:177:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  177 |                 if (WMODE_A1_i == 3'b110) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:179:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  179 |                 end else if (WMODE_A1_i == 3'b010) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:181:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  181 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:186:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  186 |                 if (RMODE_B1_i == 3'b110) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:188:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  188 |                 end else if (RMODE_B1_i == 3'b010) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:190:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  190 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:217:22: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  217 |             end else begin
      |                      ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:367:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  367 |         end else begin 
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:368:55: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  368 |             if (FMODE1_i == 1'b1 || FMODE2_i == 1'b1) begin     
      |                                                       ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:399:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  399 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:401:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  401 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:406:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  406 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:408:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  408 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:413:43: Unnamed generate block 'genblk3' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  413 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:415:52: Unnamed generate block 'genblk3' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  415 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:419:43: Unnamed generate block 'genblk4' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  419 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:421:52: Unnamed generate block 'genblk4' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  421 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:470:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  470 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:733:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  733 |             else if (FMODE1_i == 1'b1 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:751:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  751 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:753:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  753 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:758:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:760:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  760 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:923:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  923 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b1) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1075:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1075 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1077:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1077 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1081:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1081 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1083:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:33:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   33 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:50:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   50 |     end else begin
      |              ^~~~~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:173:6: Pin not found: '$iopadmap$dly_b[16]'
  173 |     .\$iopadmap$dly_b[16] (\$iopadmap$dly_b [16]),
      |      ^~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:174:6: Pin not found: '$iopadmap$dly_b[15]'
  174 |     .\$iopadmap$dly_b[15] (\$iopadmap$dly_b [15]),
      |      ^~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:175:6: Pin not found: '$iopadmap$dly_b[14]'
  175 |     .\$iopadmap$dly_b[14] (\$iopadmap$dly_b [14]),
      |      ^~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:176:6: Pin not found: '$iopadmap$dly_b[13]'
  176 |     .\$iopadmap$dly_b[13] (\$iopadmap$dly_b [13]),
      |      ^~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:177:6: Pin not found: '$iopadmap$dly_b[12]'
  177 |     .\$iopadmap$dly_b[12] (\$iopadmap$dly_b [12]),
      |      ^~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:178:6: Pin not found: '$iopadmap$dly_b[11]'
  178 |     .\$iopadmap$dly_b[11] (\$iopadmap$dly_b [11]),
      |      ^~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:179:6: Pin not found: '$iopadmap$dly_b[10]'
  179 |     .\$iopadmap$dly_b[10] (\$iopadmap$dly_b [10]),
      |      ^~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:180:6: Pin not found: '$iopadmap$dly_b[9]'
  180 |     .\$iopadmap$dly_b[9] (\$iopadmap$dly_b [9]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:181:6: Pin not found: '$iopadmap$dly_b[8]'
  181 |     .\$iopadmap$dly_b[8] (\$iopadmap$dly_b [8]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:182:6: Pin not found: '$iopadmap$dly_b[7]'
  182 |     .\$iopadmap$dly_b[7] (\$iopadmap$dly_b [7]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:183:6: Pin not found: '$iopadmap$dly_b[6]'
  183 |     .\$iopadmap$dly_b[6] (\$iopadmap$dly_b [6]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:184:6: Pin not found: '$iopadmap$dly_b[5]'
  184 |     .\$iopadmap$dly_b[5] (\$iopadmap$dly_b [5]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:185:6: Pin not found: '$iopadmap$dly_b[4]'
  185 |     .\$iopadmap$dly_b[4] (\$iopadmap$dly_b [4]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:186:6: Pin not found: '$iopadmap$dly_b[3]'
  186 |     .\$iopadmap$dly_b[3] (\$iopadmap$dly_b [3]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:187:6: Pin not found: '$iopadmap$dly_b[2]'
  187 |     .\$iopadmap$dly_b[2] (\$iopadmap$dly_b [2]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:188:6: Pin not found: '$iopadmap$dly_b[1]'
  188 |     .\$iopadmap$dly_b[1] (\$iopadmap$dly_b [1]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:189:6: Pin not found: '$iopadmap$dly_b[0]'
  189 |     .\$iopadmap$dly_b[0] (\$iopadmap$dly_b [0]),
      |      ^~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:266:6: Pin not found: '$auto$clkbufmap.cc:298:execute$398'
  266 |     .\$auto$clkbufmap.cc:298:execute$398 (\$auto$clkbufmap.cc:298:execute$398 ),
      |      ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:269:6: Pin not found: '$iopadmap$reset'
  269 |     .\$iopadmap$reset (\$iopadmap$reset ),
      |      ^~~~~~~~~~~~~~~~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v:270:6: Pin not found: '$iopadmap$dly_b[17]'
  270 |     .\$iopadmap$dly_b[17] (\$iopadmap$dly_b [17])
      |      ^~~~~~~~~~~~~~~~~~~~
%Error: Exiting due to 20 error(s)
ERROR: SPR: Design b_registered_input_to_output_new_primitive simulation compilation failed!

ERROR: SPR: Design b_registered_input_to_output_new_primitive Post-PnR simulation failed!

Design b_registered_input_to_output_new_primitive simulation compilation failed!
Design b_registered_input_to_output_new_primitive Post-PnR simulation failed!

    while executing
"simulate pnr verilator"
    (file "../raptor_tcl.tcl" line 46)


#########Raptor Performance Data#########
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.32
Hash     : c509234
Date     : Apr 12 2024
Type     : Engineering
Log Time   : Tue Apr 16 11:00:29 2024 GMT

[ 16:00:30 ] Analysis has started
[ 16:00:30 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/analysis/b_registered_input_to_output_new_primitive_analyzer.cmd
[ 16:00:30 ] Duration: 69 ms. Max utilization: 43 MB
[ 16:00:30 ] Synthesize has started
[ 16:00:30 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/yosys -s b_registered_input_to_output_new_primitive.ys -l b_registered_input_to_output_new_primitive_synth.log
[ 16:00:30 ] Duration: 764 ms. Max utilization: 57 MB
[ 16:00:30 ] Gate Simulation has started
[ 16:00:30 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  --top-module co_sim_b_registered_input_to_output_new_primitive -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/b_registered_input_to_output_new_primitive_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v
[ 16:00:47 ] Duration: 16204 ms. Max utilization: 139 MB
[ 16:00:47 ] Command: make -j -C obj_dir/ -f Vco_sim_b_registered_input_to_output_new_primitive.mk Vco_sim_b_registered_input_to_output_new_primitive
[ 16:00:47 ] Duration: 37 ms. Max utilization: 105 MB
[ 16:00:47 ] Command: obj_dir/Vco_sim_b_registered_input_to_output_new_primitive
[ 16:00:47 ] Duration: 60 ms. Max utilization: 462 MB
[ 16:00:47 ] Packing has started
[ 16:00:47 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --pack
[ 16:01:01 ] Duration: 14168 ms. Max utilization: 1081 MB
[ 16:01:01 ] Placement has started
[ 16:01:01 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/b_registered_input_to_output_new_primitive_post_synth.eblif --output b_registered_input_to_output_new_primitive_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/config.json
[ 16:01:01 ] Duration: 197 ms. Max utilization: 74 MB
[ 16:01:01 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --place --fix_clusters b_registered_input_to_output_new_primitive_pin_loc.place
[ 16:02:24 ] Duration: 82786 ms. Max utilization: 1184 MB
[ 16:02:24 ] Route has started
[ 16:02:24 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/fabric_b_registered_input_to_output_new_primitive_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report b_registered_input_to_output_new_primitive_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top b_registered_input_to_output_new_primitive --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/packing/fabric_b_registered_input_to_output_new_primitive_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/placement/fabric_b_registered_input_to_output_new_primitive_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synth.route --route
[ 16:03:09 ] Duration: 44524 ms. Max utilization: 1316 MB
[ 16:03:09 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_synthesis.v_
[ 16:03:09 ] Duration: 26 ms. Max utilization: 732 kiB
[ 16:03:09 ] Post-PnR Simulation has started
[ 16:03:09 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  -DPNR=1 --top-module co_sim_b_registered_input_to_output_new_primitive -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_b_registered_input_to_output_new_primitive.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/.././rtl/b_registered_input_to_output_new_primitive.v --binary  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/synthesis/post_pnr_wrapper_b_registered_input_to_output_new_primitive_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/EDA-2713/b_registered_input_to_output_new_primitive/results_dir/b_registered_input_to_output_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/fabric_b_registered_input_to_output_new_primitive_post_route.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
[ 16:03:09 ] Duration: 250 ms. Max utilization: 140 MB
#############################################


Total RunTime to run raptor_run.sh: 160
Peak Memory Usage: 117360
ExecEndTime: 1713265389
Rapid Silicon Raptor Design Suite
Version  : 2024.04
Build    : 1.0.32
Hash     : c509234
Date     : Apr 12 2024
Type     : Engineering
