# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/donov/OneDrive\ -\ donovan.clay/OneDrive/1)\ School/2023-24\ UW/1)\ Fall/CSE\ 371/HW1/Verilog/Problem\ 2 {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 2/hw1p2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:53 on Sep 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 2" C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 2/hw1p2.sv 
# -- Compiling module hw1p2
# -- Compiling module hw1p2_tb
# 
# Top level modules:
# 	hw1p2_tb
# End time: 17:11:53 on Sep 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.hw1p2_tb
# vsim work.hw1p2_tb 
# Start time: 17:12:02 on Sep 28,2023
# Loading sv_std.std
# Loading work.hw1p2_tb
# Loading work.hw1p2
add wave -position end  sim:/hw1p2_tb/CLOCK_PERIOD
add wave -position end  sim:/hw1p2_tb/clk
add wave -position end  sim:/hw1p2_tb/reset
add wave -position end  sim:/hw1p2_tb/in
add wave -position end  sim:/hw1p2_tb/out
add wave -position end  sim:/hw1p2_tb/i
# BKMARK_ERROR: Unknown client: .main_pane.source
add wave -position end  sim:/hw1p2_tb/dut/ps
add wave -position end  sim:/hw1p2_tb/dut/ns
add wave -position 0  sim:/hw1p2_tb/dut/clk
add wave -position 1  sim:/hw1p2_tb/dut/reset
add wave -position 2  sim:/hw1p2_tb/dut/in
add wave -position 3  sim:/hw1p2_tb/dut/out
run -all
# ** Note: $stop    : C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 2/hw1p2.sv(59)
#    Time: 1250 ps  Iteration: 1  Instance: /hw1p2_tb
# Break in Module hw1p2_tb at C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 2/hw1p2.sv line 59
vsim work.hw1p2_tb
# End time: 17:21:18 on Sep 28,2023, Elapsed time: 0:09:16
# Errors: 1, Warnings: 0
# vsim work.hw1p2_tb 
# Start time: 17:21:19 on Sep 28,2023
# Loading sv_std.std
# Loading work.hw1p2_tb
# Loading work.hw1p2
add wave -position end  sim:/hw1p2_tb/dut/clk
add wave -position end  sim:/hw1p2_tb/dut/reset
add wave -position end  sim:/hw1p2_tb/dut/in
add wave -position end  sim:/hw1p2_tb/dut/out
add wave -position end  sim:/hw1p2_tb/dut/ps
add wave -position end  sim:/hw1p2_tb/dut/ns
run -all
# ** Note: $stop    : C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 2/hw1p2.sv(59)
#    Time: 1250 ps  Iteration: 1  Instance: /hw1p2_tb
# Break in Module hw1p2_tb at C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 2/hw1p2.sv line 59
vsim work.hw1p2_tb
# End time: 17:25:53 on Sep 28,2023, Elapsed time: 0:04:34
# Errors: 0, Warnings: 0
# vsim work.hw1p2_tb 
# Start time: 17:25:53 on Sep 28,2023
# Loading sv_std.std
# Loading work.hw1p2_tb
# Loading work.hw1p2
add wave -position end  sim:/hw1p2_tb/dut/clk
add wave -position end  sim:/hw1p2_tb/dut/reset
add wave -position end  sim:/hw1p2_tb/dut/in
add wave -position end  sim:/hw1p2_tb/dut/out
add wave -position end  sim:/hw1p2_tb/dut/ps
add wave -position end  sim:/hw1p2_tb/dut/ns
run -all
# ** Note: $stop    : C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 2/hw1p2.sv(59)
#    Time: 1250 ps  Iteration: 1  Instance: /hw1p2_tb
# Break in Module hw1p2_tb at C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 2/hw1p2.sv line 59
# End time: 12:05:51 on Sep 30,2023, Elapsed time: 42:39:58
# Errors: 0, Warnings: 0
