Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 26 22:43:11 2024
| Host         : GDESK-59 running 64-bit major release  (build 9200)
| Command      : report_methodology -file poker_top_methodology_drc_routed.rpt -pb poker_top_methodology_drc_routed.pb -rpx poker_top_methodology_drc_routed.rpx
| Design       : poker_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 14
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 14         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BtnC relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BtnD relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BtnL relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on BtnR relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on BtnU relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Sw0 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Sw1 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Sw15 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Sw2 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on Sw3 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on Sw4 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on Sw5 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on Sw6 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on Sw7 relative to clock(s) ClkPort
Related violations: <none>


