// Seed: 4008175959
module module_0 (
    output wand  id_0,
    input  uwire id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0
    , id_20,
    input wor id_1,
    input uwire id_2,
    output wor id_3,
    output wor id_4,
    output wand id_5,
    output logic id_6,
    input supply1 id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri id_10,
    input wor id_11,
    output wor id_12
    , id_21,
    input uwire id_13,
    input supply1 id_14,
    output wire id_15,
    input tri id_16,
    output wor id_17,
    input supply1 id_18
);
  always_latch id_6 <= 1;
  module_0(
      id_17, id_13
  );
endmodule
