0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/AESL_autobram_U_1.vhd,1626274924,vhdl,,,,aesl_autobram_u_1,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/AESL_autobram_V.vhd,1626274924,vhdl,,,,aesl_autobram_v,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/AESL_axi_slave_CRTL_BUS.vhd,1626274924,vhdl,,,,aesl_axi_slave_crtl_bus,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/AESL_sim_pkg.vhd,1626274924,vhdl,,,,aesl_sim_components,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/hopfield_vitis.autotb.vhd,1626274924,vhdl,,,,apatb_hopfield_vitis_top,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/hopfield_vitis.vhd,1626274837,vhdl,,,,hopfield_vitis,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/hopfield_vitis_CRTL_BUS_s_axi.vhd,1626274839,vhdl,,,,hopfield_vitis_crtl_bus_s_axi,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/hopfield_vitis_fabkb.vhd,1626274839,vhdl,,,,hopfield_vitis_fabkb,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/hopfield_vitis_fddEe.vhd,1626274839,vhdl,,,,hopfield_vitis_fddee,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/hopfield_vitis_feeOg.vhd,1626274839,vhdl,,,,hopfield_vitis_feeog,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/hopfield_vitis_fmcud.vhd,1626274839,vhdl,,,,hopfield_vitis_fmcud,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/ip/xil_defaultlib/hopfield_vitis_ap_fadd_3_full_dsp_32.vhd,1626274951,vhdl,,,,hopfield_vitis_ap_fadd_3_full_dsp_32,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/ip/xil_defaultlib/hopfield_vitis_ap_fdiv_14_no_dsp_32.vhd,1626274958,vhdl,,,,hopfield_vitis_ap_fdiv_14_no_dsp_32,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/ip/xil_defaultlib/hopfield_vitis_ap_fexp_7_full_dsp_32.vhd,1626274965,vhdl,,,,hopfield_vitis_ap_fexp_7_full_dsp_32,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/ip/xil_defaultlib/hopfield_vitis_ap_fmul_2_max_dsp_32.vhd,1626274973,vhdl,,,,hopfield_vitis_ap_fmul_2_max_dsp_32,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
