v 20130925 2
C 15700 27500 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
L 35700 44500 35700 44300 15 0 0 0 -1 -1
L 33700 44500 33700 44300 15 0 0 0 -1 -1
L 31700 44500 31700 44300 15 0 0 0 -1 -1
L 29700 44500 29700 44300 15 0 0 0 -1 -1
L 27700 44500 27700 44300 15 0 0 0 -1 -1
L 25700 44500 25700 44300 15 0 0 0 -1 -1
L 23700 44500 23700 44300 15 0 0 0 -1 -1
L 21700 44500 21700 44300 15 0 0 0 -1 -1
L 19700 44500 19700 44300 15 0 0 0 -1 -1
L 17700 44500 17700 44300 15 0 0 0 -1 -1
L 33700 27700 33700 27500 15 0 0 0 -1 -1
L 35700 27700 35700 27500 15 0 0 0 -1 -1
L 37700 29500 37500 29500 15 0 0 0 -1 -1
L 37700 31500 37500 31500 15 0 0 0 -1 -1
L 37700 33500 37500 33500 15 0 0 0 -1 -1
L 37700 35500 37500 35500 15 0 0 0 -1 -1
L 37700 37500 37500 37500 15 0 0 0 -1 -1
L 37700 39500 37500 39500 15 0 0 0 -1 -1
L 37700 41500 37500 41500 15 0 0 0 -1 -1
L 37700 43500 37500 43500 15 0 0 0 -1 -1
L 15900 43500 15700 43500 15 0 0 0 -1 -1
L 15900 41500 15700 41500 15 0 0 0 -1 -1
L 15900 39500 15700 39500 15 0 0 0 -1 -1
B 15900 27700 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 31700 27700 31700 27500 15 0 0 0 -1 -1
L 29700 27700 29700 27500 15 0 0 0 -1 -1
L 27700 27700 27700 27500 15 0 0 0 -1 -1
L 25700 27700 25700 27500 15 0 0 0 -1 -1
L 23700 27700 23700 27500 15 0 0 0 -1 -1
L 21700 27700 21700 27500 15 0 0 0 -1 -1
L 19700 27700 19700 27500 15 0 0 0 -1 -1
L 17700 27700 17700 27500 15 0 0 0 -1 -1
L 15900 29500 15700 29500 15 0 0 0 -1 -1
L 15900 31500 15700 31500 15 0 0 0 -1 -1
L 15900 33500 15700 33500 15 0 0 0 -1 -1
L 15900 35500 15700 35500 15 0 0 0 -1 -1
L 15900 37500 15700 37500 15 0 0 0 -1 -1
L 29900 28300 37500 28300 15 0 0 0 -1 -1
B 29900 27700 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 33400 28300 33400 27700 15 0 0 0 -1 -1
B 15700 27500 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 36700 44400 15 8 1 0 0 4 1
11
T 34700 44400 15 8 1 0 0 4 1
10
T 32700 44400 15 8 1 0 0 4 1
9
T 30700 44400 15 8 1 0 0 4 1
8
T 28700 44400 15 8 1 0 0 4 1
7
T 26700 44400 15 8 1 0 0 4 1
6
T 24700 44400 15 8 1 0 0 4 1
5
T 22700 44400 15 8 1 0 0 4 1
4
T 20700 44400 15 8 1 0 0 4 1
3
T 18700 44400 15 8 1 0 0 4 1
2
T 16700 44400 15 8 1 0 0 4 1
1
T 32700 27600 15 8 1 0 0 4 1
9
T 34700 27600 15 8 1 0 0 4 1
10
T 36700 27600 15 8 1 0 0 4 1
11
T 37600 28500 15 8 1 0 0 4 1
A
T 37600 30500 15 8 1 0 0 4 1
B
T 37600 32500 15 8 1 0 0 4 1
C
T 37600 34500 15 8 1 0 0 4 1
D
T 37600 36500 15 8 1 0 0 4 1
E
T 37600 38500 15 8 1 0 0 4 1
F
T 37600 40500 15 8 1 0 0 4 1
G
T 37600 42500 15 8 1 0 0 4 1
H
T 37600 44000 15 8 1 0 0 4 1
I
T 15800 44000 15 8 1 0 0 4 1
I
T 15800 42500 15 8 1 0 0 4 1
H
T 15800 40500 15 8 1 0 0 4 1
G
T 15800 38500 15 8 1 0 0 4 1
F
T 30700 27600 15 8 1 0 0 4 1
8
T 28700 27600 15 8 1 0 0 4 1
7
T 26700 27600 15 8 1 0 0 4 1
6
T 24700 27600 15 8 1 0 0 4 1
5
T 22700 27600 15 8 1 0 0 4 1
4
T 20700 27600 15 8 1 0 0 4 1
3
T 18700 27600 15 8 1 0 0 4 1
2
T 16700 27600 15 8 1 0 0 4 1
1
T 15800 28500 15 8 1 0 0 4 1
A
T 15800 30500 15 8 1 0 0 4 1
B
T 15800 32500 15 8 1 0 0 4 1
C
T 15800 34500 15 8 1 0 0 4 1
D
T 15800 36500 15 8 1 0 0 4 1
E
T 30000 28400 15 8 1 0 0 0 1
TITLE
T 31700 27800 15 8 1 0 0 0 1
OF
T 30000 27800 15 8 1 0 0 0 1
PAGE
T 33500 27800 15 8 1 0 0 0 1
DRAWN BY: 
T 33500 28100 15 8 1 0 0 0 1
REVISION:
T 30000 28100 15 8 1 0 0 0 1
FILE:
T 30100 29000 5 10 0 0 0 0 1
graphical=1
]
{
T 34500 27800 5 10 1 1 0 0 1
author=Eric Brombaugh / Tom King 
T 30600 28100 5 10 1 1 0 0 1
file=HF-Bone_pg2.sch
}
C 19800 30700 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 20000 30700 20000 30900 1 0 0
{
T 20050 30750 5 6 0 1 0 0 1
pinnumber=1
T 20050 30750 5 6 0 0 0 0 1
pinseq=1
T 20050 30750 5 6 0 1 0 0 1
pinlabel=1
T 20050 30750 5 6 0 1 0 0 1
pintype=pwr
}
L 19850 30900 20150 30900 3 0 0 0 -1 -1
T 19875 30950 9 8 1 0 0 0 1
+3.3V
T 20100 30700 8 8 0 0 0 0 1
net=+3.3V:1
]
C 16400 29500 1 270 0 EMBEDDEDcapacitor-2.sym
[
P 16600 29500 16600 29300 1 0 0
{
T 16650 29350 5 8 1 1 270 6 1
pinnumber=1
T 16550 29300 5 8 0 1 270 8 1
pinseq=1
T 16600 29250 9 8 0 1 270 0 1
pinlabel=+
T 16600 29250 5 8 0 1 270 2 1
pintype=pas
}
P 16600 28600 16600 28800 1 0 0
{
T 16650 28750 5 8 1 1 270 0 1
pinnumber=2
T 16550 28800 5 8 0 1 270 2 1
pinseq=2
T 16600 28850 9 8 0 1 270 6 1
pinlabel=-
T 16600 28850 5 8 0 1 270 8 1
pintype=pas
}
L 16800 29100 16400 29100 3 0 0 0 -1 -1
L 16600 28800 16600 29000 3 0 0 0 -1 -1
L 16600 29100 16600 29300 3 0 0 0 -1 -1
A 16600 28300 700 75 30 3 0 0 0 -1 -1
L 16800 29211 16700 29211 3 0 0 0 -1 -1
L 16749 29160 16749 29260 3 0 0 0 -1 -1
T 17100 29300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 16900 29300 8 10 0 1 270 0 1
refdes=C?
T 17700 29300 5 10 0 0 270 0 1
description=polarized capacitor
T 17500 29300 5 10 0 0 270 0 1
numslots=0
T 17300 29300 5 10 0 0 270 0 1
symversion=0.1
]
{
T 17100 29300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 17300 29300 5 10 0 0 270 0 1
symversion=0.1
T 16400 29500 5 10 0 0 0 0 1
footprint=1206_pol
T 17200 29300 5 10 1 1 0 0 1
refdes=C201
T 16900 29100 5 10 1 1 0 0 1
value=10uF 10V
}
C 16400 33000 1 0 0 EMBEDDED5V-plus-1.sym
[
P 16600 33000 16600 33200 1 0 0
{
T 16650 33050 5 6 0 1 0 0 1
pinnumber=1
T 16650 33050 5 6 0 0 0 0 1
pinseq=1
T 16650 33050 5 6 0 1 0 0 1
pinlabel=1
T 16650 33050 5 6 0 1 0 0 1
pintype=pwr
}
L 16450 33200 16750 33200 3 0 0 0 -1 -1
T 16475 33250 9 8 1 0 0 0 1
+5V
T 16700 33000 8 8 0 0 0 0 1
net=+5V:1
]
C 16500 28300 1 0 0 EMBEDDEDgnd-1.sym
[
P 16600 28400 16600 28600 1 0 1
{
T 16658 28461 5 4 0 1 0 0 1
pinnumber=1
T 16658 28461 5 4 0 0 0 0 1
pinseq=1
T 16658 28461 5 4 0 1 0 0 1
pinlabel=1
T 16658 28461 5 4 0 1 0 0 1
pintype=pwr
}
L 16500 28400 16700 28400 3 0 0 0 -1 -1
L 16555 28350 16645 28350 3 0 0 0 -1 -1
L 16580 28310 16620 28310 3 0 0 0 -1 -1
T 16800 28350 8 10 0 0 0 0 1
net=GND:1
]
N 16600 29500 16600 33000 4
N 16600 28600 20000 28600 4
N 17900 30300 16600 30300 4
N 20000 29500 20000 30700 4
N 18700 28600 18700 29700 4
N 19500 30300 20000 30300 4
N 17900 32500 16600 32500 4
N 16600 32500 16600 30300 4
C 19800 32500 1 270 0 EMBEDDEDcapacitor-2.sym
[
P 20000 32500 20000 32300 1 0 0
{
T 20050 32350 5 8 1 1 270 6 1
pinnumber=1
T 19950 32300 5 8 0 1 270 8 1
pinseq=1
T 20000 32250 9 8 0 1 270 0 1
pinlabel=+
T 20000 32250 5 8 0 1 270 2 1
pintype=pas
}
P 20000 31600 20000 31800 1 0 0
{
T 20050 31750 5 8 1 1 270 0 1
pinnumber=2
T 19950 31800 5 8 0 1 270 2 1
pinseq=2
T 20000 31850 9 8 0 1 270 6 1
pinlabel=-
T 20000 31850 5 8 0 1 270 8 1
pintype=pas
}
L 20200 32100 19800 32100 3 0 0 0 -1 -1
L 20000 31800 20000 32000 3 0 0 0 -1 -1
L 20000 32100 20000 32300 3 0 0 0 -1 -1
A 20000 31300 700 75 30 3 0 0 0 -1 -1
L 20200 32211 20100 32211 3 0 0 0 -1 -1
L 20149 32160 20149 32260 3 0 0 0 -1 -1
T 20500 32300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 20300 32300 8 10 0 1 270 0 1
refdes=C?
T 21100 32300 5 10 0 0 270 0 1
description=polarized capacitor
T 20900 32300 5 10 0 0 270 0 1
numslots=0
T 20700 32300 5 10 0 0 270 0 1
symversion=0.1
]
{
T 20500 32300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 19800 32500 5 10 0 0 0 0 1
footprint=1206_pol
T 20300 32100 5 10 1 1 0 0 1
refdes=C203
T 20300 31900 5 10 1 1 0 0 1
value=10uF 10V
}
C 18600 31300 1 0 0 EMBEDDEDgnd-1.sym
[
P 18700 31400 18700 31600 1 0 1
{
T 18758 31461 5 4 0 1 0 0 1
pinnumber=1
T 18758 31461 5 4 0 0 0 0 1
pinseq=1
T 18758 31461 5 4 0 1 0 0 1
pinlabel=1
T 18758 31461 5 4 0 1 0 0 1
pintype=pwr
}
L 18600 31400 18800 31400 3 0 0 0 -1 -1
L 18655 31350 18745 31350 3 0 0 0 -1 -1
L 18680 31310 18720 31310 3 0 0 0 -1 -1
T 18900 31350 8 10 0 0 0 0 1
net=GND:1
]
N 18700 31900 18700 31600 4
N 20000 31600 18700 31600 4
C 21800 32400 1 0 1 EMBEDDEDinput-1.sym
[
P 21200 32500 21000 32500 1 0 1
{
T 21350 32450 5 6 0 1 0 6 1
pinnumber=1
T 21350 32450 5 6 0 0 0 6 1
pinseq=1
}
L 21800 32600 21800 32400 3 0 0 0 -1 -1
L 21800 32600 21300 32600 3 0 0 0 -1 -1
L 21300 32600 21200 32500 3 0 0 0 -1 -1
L 21200 32500 21300 32400 3 0 0 0 -1 -1
L 21300 32400 21800 32400 3 0 0 0 -1 -1
T 21800 32700 5 10 0 0 0 6 1
device=INPUT
]
{
T 21800 32700 5 10 0 0 0 6 1
device=INPUT
T 21800 32400 5 10 0 0 90 2 1
net=AVDD:1
T 21300 32800 5 10 1 1 180 6 1
value=AVDD
}
N 19500 32500 21000 32500 4
C 17900 31900 1 0 0 EMBEDDEDlm1117-1.sym
[
B 18200 32200 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 18200 32500 17900 32500 1 0 1
{
T 18000 32550 5 8 1 1 0 0 1
pinnumber=3
T 18000 32550 5 8 0 0 0 0 1
pinseq=3
T 18200 32500 5 10 1 1 0 0 1
value=IN
}
P 18700 31900 18700 32200 1 0 0
{
T 18600 32000 5 8 1 1 0 0 1
pinnumber=1
T 18600 32000 5 8 0 0 0 0 1
pinseq=1
T 18500 32300 5 10 1 1 0 0 1
value=GND
}
P 19200 32500 19500 32500 1 0 1
{
T 19330 32550 5 8 1 1 0 0 1
pinnumber=2
T 19330 32550 5 8 0 0 0 0 1
pinseq=2
T 18800 32500 5 10 1 1 0 0 1
value=OUT
}
T 19500 33200 5 10 0 0 0 0 1
device=1117
T 19300 32900 8 10 0 1 0 6 1
refdes=U?
T 19500 33000 5 10 0 0 0 0 1
pins=3
T 17895 31895 8 10 0 1 0 0 1
footprint=TO220
]
{
T 17895 31895 5 10 0 1 0 0 1
footprint=SOT223
T 18800 32900 5 10 1 1 0 0 1
device=ZLDO1117
T 18600 32900 5 10 1 1 0 6 1
refdes=U202
T 19700 32900 5 10 1 1 0 0 1
value=3.3V Analog
}
C 17900 29700 1 0 0 EMBEDDEDlm1117-1.sym
[
B 18200 30000 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 18200 30300 17900 30300 1 0 1
{
T 18000 30350 5 8 1 1 0 0 1
pinnumber=3
T 18000 30350 5 8 0 0 0 0 1
pinseq=3
T 18200 30300 5 10 1 1 0 0 1
value=IN
}
P 18700 29700 18700 30000 1 0 0
{
T 18600 29800 5 8 1 1 0 0 1
pinnumber=1
T 18600 29800 5 8 0 0 0 0 1
pinseq=1
T 18500 30100 5 10 1 1 0 0 1
value=GND
}
P 19200 30300 19500 30300 1 0 1
{
T 19330 30350 5 8 1 1 0 0 1
pinnumber=2
T 19330 30350 5 8 0 0 0 0 1
pinseq=2
T 18800 30300 5 10 1 1 0 0 1
value=OUT
}
T 19500 31000 5 10 0 0 0 0 1
device=1117
T 19300 30700 8 10 0 1 0 6 1
refdes=U?
T 19500 30800 5 10 0 0 0 0 1
pins=3
T 17895 29695 8 10 0 1 0 0 1
footprint=TO220
]
{
T 17895 29695 5 10 0 1 0 0 1
footprint=SOT223
T 18700 30700 5 10 1 1 0 0 1
device=LM1117
T 18600 30700 5 10 1 1 0 6 1
refdes=U201
T 19400 30700 5 10 1 1 0 0 1
value=3.3V
}
C 29400 42300 1 0 0 EMBEDDED5V-plus-1.sym
[
L 29450 42500 29750 42500 3 0 0 0 -1 -1
P 29600 42300 29600 42500 1 0 0
{
T 29650 42350 5 6 0 1 0 0 1
pinnumber=1
T 29650 42350 5 6 0 0 0 0 1
pinseq=1
T 29650 42350 5 6 0 1 0 0 1
pinlabel=1
T 29650 42350 5 6 0 1 0 0 1
pintype=pwr
}
T 29700 42300 8 8 0 0 0 0 1
net=+5V:1
T 29475 42550 9 8 1 0 0 0 1
+5V
]
C 34800 30100 1 0 0 EMBEDDEDoutput-1.sym
[
P 34800 30200 35000 30200 1 0 0
{
T 35050 30150 5 6 0 1 0 0 1
pinnumber=1
T 35050 30150 5 6 0 0 0 0 1
pinseq=1
}
L 35000 30300 35000 30100 3 0 0 0 -1 -1
L 35000 30300 35500 30300 3 0 0 0 -1 -1
L 35500 30300 35600 30200 3 0 0 0 -1 -1
L 35600 30200 35500 30100 3 0 0 0 -1 -1
L 35500 30100 35000 30100 3 0 0 0 -1 -1
T 34900 30400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 34900 30400 5 10 0 0 0 0 1
device=OUTPUT
T 34800 30100 5 10 0 1 180 0 1
net=I2C2_SCL:1
T 35700 30100 5 10 1 1 0 0 1
value=I2C2_SCL
}
C 34800 30500 1 0 0 EMBEDDEDoutput-1.sym
[
P 34800 30600 35000 30600 1 0 0
{
T 35050 30550 5 6 0 1 0 0 1
pinnumber=1
T 35050 30550 5 6 0 0 0 0 1
pinseq=1
}
L 35000 30700 35000 30500 3 0 0 0 -1 -1
L 35000 30700 35500 30700 3 0 0 0 -1 -1
L 35500 30700 35600 30600 3 0 0 0 -1 -1
L 35600 30600 35500 30500 3 0 0 0 -1 -1
L 35500 30500 35000 30500 3 0 0 0 -1 -1
T 34900 30800 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 34900 30800 5 10 0 0 0 0 1
device=OUTPUT
T 34800 30500 5 10 0 1 180 0 1
net=I2C2_SDA:1
T 35700 30500 5 10 1 1 0 0 1
value=I2C2_SDA
}
C 20900 43300 1 180 0 EMBEDDEDheader46-1.sym
[
P 19800 43100 19500 43100 1 0 1
{
T 19650 43050 5 8 1 1 180 0 1
pinnumber=1
T 19650 43050 5 8 0 0 180 0 1
pinseq=1
T 19650 43050 5 8 0 1 180 0 1
pinlabel=1
T 19650 43050 5 8 0 1 180 0 1
pintype=pas
}
P 20900 43100 20600 43100 1 0 0
{
T 20700 43050 5 8 1 1 180 6 1
pinnumber=2
T 20700 43050 5 8 0 0 180 6 1
pinseq=2
T 20700 43050 5 8 0 1 180 6 1
pinlabel=2
T 20700 43050 5 8 0 1 180 6 1
pintype=pas
}
P 19800 42700 19500 42700 1 0 1
{
T 19650 42650 5 8 1 1 180 0 1
pinnumber=3
T 19650 42650 5 8 0 0 180 0 1
pinseq=3
T 19650 42650 5 8 0 1 180 0 1
pinlabel=3
T 19650 42650 5 8 0 1 180 0 1
pintype=pas
}
P 20900 42700 20600 42700 1 0 0
{
T 20700 42650 5 8 1 1 180 6 1
pinnumber=4
T 20700 42650 5 8 0 0 180 6 1
pinseq=4
T 20700 42650 5 8 0 1 180 6 1
pinlabel=4
T 20700 42650 5 8 0 1 180 6 1
pintype=pas
}
P 19800 42300 19500 42300 1 0 1
{
T 19650 42250 5 8 1 1 180 0 1
pinnumber=5
T 19650 42250 5 8 0 0 180 0 1
pinseq=5
T 19650 42250 5 8 0 1 180 0 1
pinlabel=5
T 19650 42250 5 8 0 1 180 0 1
pintype=pas
}
P 20900 42300 20600 42300 1 0 0
{
T 20700 42250 5 8 1 1 180 6 1
pinnumber=6
T 20700 42250 5 8 0 0 180 6 1
pinseq=6
T 20700 42250 5 8 0 1 180 6 1
pinlabel=6
T 20700 42250 5 8 0 1 180 6 1
pintype=pas
}
P 19800 41900 19500 41900 1 0 1
{
T 19650 41850 5 8 1 1 180 0 1
pinnumber=7
T 19650 41850 5 8 0 0 180 0 1
pinseq=7
T 19650 41850 5 8 0 1 180 0 1
pinlabel=7
T 19650 41850 5 8 0 1 180 0 1
pintype=pas
}
P 20900 41900 20600 41900 1 0 0
{
T 20700 41850 5 8 1 1 180 6 1
pinnumber=8
T 20700 41850 5 8 0 0 180 6 1
pinseq=8
T 20700 41850 5 8 0 1 180 6 1
pinlabel=8
T 20700 41850 5 8 0 1 180 6 1
pintype=pas
}
P 19800 41500 19500 41500 1 0 1
{
T 19650 41450 5 8 1 1 180 0 1
pinnumber=9
T 19650 41450 5 8 0 0 180 0 1
pinseq=9
T 19650 41450 5 8 0 1 180 0 1
pinlabel=9
T 19650 41450 5 8 0 1 180 0 1
pintype=pas
}
P 20900 41500 20600 41500 1 0 0
{
T 20700 41450 5 8 1 1 180 6 1
pinnumber=10
T 20700 41450 5 8 0 0 180 6 1
pinseq=10
T 20700 41450 5 8 0 1 180 6 1
pinlabel=10
T 20700 41450 5 8 0 1 180 6 1
pintype=pas
}
P 19800 41100 19500 41100 1 0 1
{
T 19650 41050 5 8 1 1 180 0 1
pinnumber=11
T 19650 41050 5 8 0 0 180 0 1
pinseq=11
T 19650 41050 5 8 0 1 180 0 1
pinlabel=11
T 19650 41050 5 8 0 1 180 0 1
pintype=pas
}
P 20900 41100 20600 41100 1 0 0
{
T 20700 41050 5 8 1 1 180 6 1
pinnumber=12
T 20700 41050 5 8 0 0 180 6 1
pinseq=12
T 20700 41050 5 8 0 1 180 6 1
pinlabel=12
T 20700 41050 5 8 0 1 180 6 1
pintype=pas
}
P 19800 40700 19500 40700 1 0 1
{
T 19650 40650 5 8 1 1 180 0 1
pinnumber=13
T 19650 40650 5 8 0 0 180 0 1
pinseq=13
T 19650 40650 5 8 0 1 180 0 1
pinlabel=13
T 19650 40650 5 8 0 1 180 0 1
pintype=pas
}
P 20900 40700 20600 40700 1 0 0
{
T 20700 40650 5 8 1 1 180 6 1
pinnumber=14
T 20700 40650 5 8 0 0 180 6 1
pinseq=14
T 20700 40650 5 8 0 1 180 6 1
pinlabel=14
T 20700 40650 5 8 0 1 180 6 1
pintype=pas
}
P 19800 40300 19500 40300 1 0 1
{
T 19650 40250 5 8 1 1 180 0 1
pinnumber=15
T 19650 40250 5 8 0 0 180 0 1
pinseq=15
T 19650 40250 5 8 0 1 180 0 1
pinlabel=15
T 19650 40250 5 8 0 1 180 0 1
pintype=pas
}
P 20900 40300 20600 40300 1 0 0
{
T 20700 40250 5 8 1 1 180 6 1
pinnumber=16
T 20700 40250 5 8 0 0 180 6 1
pinseq=16
T 20700 40250 5 8 0 1 180 6 1
pinlabel=16
T 20700 40250 5 8 0 1 180 6 1
pintype=pas
}
P 19800 39900 19500 39900 1 0 1
{
T 19650 39850 5 8 1 1 180 0 1
pinnumber=17
T 19650 39850 5 8 0 0 180 0 1
pinseq=17
T 19650 39850 5 8 0 1 180 0 1
pinlabel=17
T 19650 39850 5 8 0 1 180 0 1
pintype=pas
}
P 20900 39900 20600 39900 1 0 0
{
T 20700 39850 5 8 1 1 180 6 1
pinnumber=18
T 20700 39850 5 8 0 0 180 6 1
pinseq=18
T 20700 39850 5 8 0 1 180 6 1
pinlabel=18
T 20700 39850 5 8 0 1 180 6 1
pintype=pas
}
P 19800 39500 19500 39500 1 0 1
{
T 19650 39450 5 8 1 1 180 0 1
pinnumber=19
T 19650 39450 5 8 0 0 180 0 1
pinseq=19
T 19650 39450 5 8 0 1 180 0 1
pinlabel=19
T 19650 39450 5 8 0 1 180 0 1
pintype=pas
}
P 20900 39500 20600 39500 1 0 0
{
T 20700 39450 5 8 1 1 180 6 1
pinnumber=20
T 20700 39450 5 8 0 0 180 6 1
pinseq=20
T 20700 39450 5 8 0 1 180 6 1
pinlabel=20
T 20700 39450 5 8 0 1 180 6 1
pintype=pas
}
P 19800 39100 19500 39100 1 0 1
{
T 19650 39050 5 8 1 1 180 0 1
pinnumber=21
T 19650 39050 5 8 0 0 180 0 1
pinseq=21
T 19650 39050 5 8 0 1 180 0 1
pinlabel=21
T 19650 39050 5 8 0 1 180 0 1
pintype=pas
}
P 20900 39100 20600 39100 1 0 0
{
T 20700 39050 5 8 1 1 180 6 1
pinnumber=22
T 20700 39050 5 8 0 0 180 6 1
pinseq=22
T 20700 39050 5 8 0 1 180 6 1
pinlabel=22
T 20700 39050 5 8 0 1 180 6 1
pintype=pas
}
P 19800 38700 19500 38700 1 0 1
{
T 19650 38650 5 8 1 1 180 0 1
pinnumber=23
T 19650 38650 5 8 0 0 180 0 1
pinseq=23
T 19650 38650 5 8 0 1 180 0 1
pinlabel=23
T 19650 38650 5 8 0 1 180 0 1
pintype=pas
}
P 20900 38700 20600 38700 1 0 0
{
T 20700 38650 5 8 1 1 180 6 1
pinnumber=24
T 20700 38650 5 8 0 0 180 6 1
pinseq=24
T 20700 38650 5 8 0 1 180 6 1
pinlabel=24
T 20700 38650 5 8 0 1 180 6 1
pintype=pas
}
P 19800 38300 19500 38300 1 0 1
{
T 19650 38250 5 8 1 1 180 0 1
pinnumber=25
T 19650 38250 5 8 0 0 180 0 1
pinseq=25
T 19650 38250 5 8 0 1 180 0 1
pinlabel=25
T 19650 38250 5 8 0 1 180 0 1
pintype=pas
}
P 20900 38300 20600 38300 1 0 0
{
T 20700 38250 5 8 1 1 180 6 1
pinnumber=26
T 20700 38250 5 8 0 0 180 6 1
pinseq=26
T 20700 38250 5 8 0 1 180 6 1
pinlabel=26
T 20700 38250 5 8 0 1 180 6 1
pintype=pas
}
B 19800 34100 800 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 20600 40900 19800 40900 3 0 0 0 -1 -1
L 20200 34100 20200 43300 3 0 0 0 -1 -1
L 20600 42900 19800 42900 3 0 0 0 -1 -1
L 20600 41700 19800 41700 3 0 0 0 -1 -1
L 20600 42100 19800 42100 3 0 0 0 -1 -1
L 20600 41300 19800 41300 3 0 0 0 -1 -1
L 20600 42500 19800 42500 3 0 0 0 -1 -1
L 20600 39700 19800 39700 3 0 0 0 -1 -1
L 20600 40100 19800 40100 3 0 0 0 -1 -1
L 20600 39300 19800 39300 3 0 0 0 -1 -1
L 20600 38500 19800 38500 3 0 0 0 -1 -1
L 20600 38900 19800 38900 3 0 0 0 -1 -1
L 20600 40500 19800 40500 3 0 0 0 -1 -1
P 19800 37900 19500 37900 1 0 1
{
T 19650 37850 5 8 1 1 180 0 1
pinnumber=27
T 19650 37850 5 8 0 0 180 0 1
pinseq=27
T 19650 37850 5 8 0 1 180 0 1
pinlabel=27
T 19650 37850 5 8 0 1 180 0 1
pintype=pas
}
L 20600 37700 19800 37700 3 0 0 0 -1 -1
P 20900 37900 20600 37900 1 0 0
{
T 20700 37850 5 8 1 1 180 6 1
pinnumber=28
T 20700 37850 5 8 0 0 180 6 1
pinseq=28
T 20700 37850 5 8 0 1 180 6 1
pinlabel=28
T 20700 37850 5 8 0 1 180 6 1
pintype=pas
}
L 20600 38100 19800 38100 3 0 0 0 -1 -1
L 20600 38100 19800 38100 3 0 0 0 -1 -1
P 19800 37500 19500 37500 1 0 1
{
T 19650 37450 5 8 1 1 180 0 1
pinnumber=29
T 19650 37450 5 8 0 0 180 0 1
pinseq=29
T 19650 37450 5 8 0 1 180 0 1
pinlabel=29
T 19650 37450 5 8 0 1 180 0 1
pintype=pas
}
P 20900 37500 20600 37500 1 0 0
{
T 20700 37450 5 8 1 1 180 6 1
pinnumber=30
T 20700 37450 5 8 0 0 180 6 1
pinseq=30
T 20700 37450 5 8 0 1 180 6 1
pinlabel=30
T 20700 37450 5 8 0 1 180 6 1
pintype=pas
}
P 19800 37100 19500 37100 1 0 1
{
T 19650 37050 5 8 1 1 180 0 1
pinnumber=31
T 19650 37050 5 8 0 0 180 0 1
pinseq=31
T 19650 37050 5 8 0 1 180 0 1
pinlabel=31
T 19650 37050 5 8 0 1 180 0 1
pintype=pas
}
P 20900 37100 20600 37100 1 0 0
{
T 20700 37050 5 8 1 1 180 6 1
pinnumber=32
T 20700 37050 5 8 0 0 180 6 1
pinseq=32
T 20700 37050 5 8 0 1 180 6 1
pinlabel=32
T 20700 37050 5 8 0 1 180 6 1
pintype=pas
}
P 19800 36700 19500 36700 1 0 1
{
T 19650 36650 5 8 1 1 180 0 1
pinnumber=33
T 19650 36650 5 8 0 0 180 0 1
pinseq=33
T 19650 36650 5 8 0 1 180 0 1
pinlabel=33
T 19650 36650 5 8 0 1 180 0 1
pintype=pas
}
P 20900 36700 20600 36700 1 0 0
{
T 20700 36650 5 8 1 1 180 6 1
pinnumber=34
T 20700 36650 5 8 0 0 180 6 1
pinseq=16
T 20700 36650 5 8 0 1 180 6 1
pinlabel=16
T 20700 36650 5 8 0 1 180 6 1
pintype=pas
}
P 19800 36300 19500 36300 1 0 1
{
T 19650 36250 5 8 1 1 180 0 1
pinnumber=35
T 19650 36250 5 8 0 0 180 0 1
pinseq=35
T 19650 36250 5 8 0 1 180 0 1
pinlabel=35
T 19650 36250 5 8 0 1 180 0 1
pintype=pas
}
P 20900 36300 20600 36300 1 0 0
{
T 20700 36250 5 8 1 1 180 6 1
pinnumber=36
T 20700 36250 5 8 0 0 180 6 1
pinseq=36
T 20700 36250 5 8 0 1 180 6 1
pinlabel=36
T 20700 36250 5 8 0 1 180 6 1
pintype=pas
}
P 19800 35900 19500 35900 1 0 1
{
T 19650 35850 5 8 1 1 180 0 1
pinnumber=37
T 19650 35850 5 8 0 0 180 0 1
pinseq=37
T 19650 35850 5 8 0 1 180 0 1
pinlabel=37
T 19650 35850 5 8 0 1 180 0 1
pintype=pas
}
P 20900 35900 20600 35900 1 0 0
{
T 20700 35850 5 8 1 1 180 6 1
pinnumber=38
T 20700 35850 5 8 0 0 180 6 1
pinseq=38
T 20700 35850 5 8 0 1 180 6 1
pinlabel=38
T 20700 35850 5 8 0 1 180 6 1
pintype=pas
}
P 19800 35500 19500 35500 1 0 1
{
T 19650 35450 5 8 1 1 180 0 1
pinnumber=39
T 19650 35450 5 8 0 0 180 0 1
pinseq=39
T 19650 35450 5 8 0 1 180 0 1
pinlabel=39
T 19650 35450 5 8 0 1 180 0 1
pintype=pas
}
P 20900 35500 20600 35500 1 0 0
{
T 20700 35450 5 8 1 1 180 6 1
pinnumber=40
T 20700 35450 5 8 0 0 180 6 1
pinseq=40
T 20700 35450 5 8 0 1 180 6 1
pinlabel=40
T 20700 35450 5 8 0 1 180 6 1
pintype=pas
}
P 19800 35100 19500 35100 1 0 1
{
T 19650 35050 5 8 1 1 180 0 1
pinnumber=41
T 19650 35050 5 8 0 0 180 0 1
pinseq=23
T 19650 35050 5 8 0 1 180 0 1
pinlabel=23
T 19650 35050 5 8 0 1 180 0 1
pintype=pas
}
P 20900 35100 20600 35100 1 0 0
{
T 20700 35050 5 8 1 1 180 6 1
pinnumber=42
T 20700 35050 5 8 0 0 180 6 1
pinseq=42
T 20700 35050 5 8 0 1 180 6 1
pinlabel=42
T 20700 35050 5 8 0 1 180 6 1
pintype=pas
}
P 19800 34700 19500 34700 1 0 1
{
T 19650 34650 5 8 1 1 180 0 1
pinnumber=43
T 19650 34650 5 8 0 0 180 0 1
pinseq=43
T 19650 34650 5 8 0 1 180 0 1
pinlabel=43
T 19650 34650 5 8 0 1 180 0 1
pintype=pas
}
P 20900 34700 20600 34700 1 0 0
{
T 20700 34650 5 8 1 1 180 6 1
pinnumber=44
T 20700 34650 5 8 0 0 180 6 1
pinseq=44
T 20700 34650 5 8 0 1 180 6 1
pinlabel=44
T 20700 34650 5 8 0 1 180 6 1
pintype=pas
}
L 20600 37300 19800 37300 3 0 0 0 -1 -1
L 20600 36100 19800 36100 3 0 0 0 -1 -1
L 20600 36500 19800 36500 3 0 0 0 -1 -1
L 20600 35700 19800 35700 3 0 0 0 -1 -1
L 20600 34900 19800 34900 3 0 0 0 -1 -1
L 20600 35300 19800 35300 3 0 0 0 -1 -1
L 20600 36900 19800 36900 3 0 0 0 -1 -1
P 19800 34300 19500 34300 1 0 1
{
T 19650 34250 5 8 1 1 180 0 1
pinnumber=45
T 19650 34250 5 8 0 0 180 0 1
pinseq=45
T 19650 34250 5 8 0 1 180 0 1
pinlabel=45
T 19650 34250 5 8 0 1 180 0 1
pintype=pas
}
L 20600 34100 19800 34100 3 0 0 0 -1 -1
P 20900 34300 20600 34300 1 0 0
{
T 20700 34250 5 8 1 1 180 6 1
pinnumber=46
T 20700 34250 5 8 0 0 180 6 1
pinseq=46
T 20700 34250 5 8 0 1 180 6 1
pinlabel=46
T 20700 34250 5 8 0 1 180 6 1
pintype=pas
}
L 20600 34500 19800 34500 3 0 0 0 -1 -1
L 20600 34500 19800 34500 3 0 0 0 -1 -1
T 19300 38700 8 10 0 0 180 0 1
device=HEADER46
T 19300 38500 8 10 0 0 180 0 1
class=IO
T 19300 38300 8 10 0 0 180 0 1
pins=34
T 20300 34000 8 10 0 1 180 0 1
refdes=J?
]
{
T 19300 38700 5 10 0 0 180 0 1
device=HEADER46
T 20900 43300 5 10 0 0 0 0 1
footprint=HEADER46_2
T 20300 34000 5 10 1 1 180 0 1
refdes=P8
}
C 31300 43300 1 180 0 EMBEDDEDheader46-1.sym
[
P 30200 43100 29900 43100 1 0 1
{
T 30050 43050 5 8 1 1 180 0 1
pinnumber=1
T 30050 43050 5 8 0 0 180 0 1
pinseq=1
T 30050 43050 5 8 0 1 180 0 1
pinlabel=1
T 30050 43050 5 8 0 1 180 0 1
pintype=pas
}
P 31300 43100 31000 43100 1 0 0
{
T 31100 43050 5 8 1 1 180 6 1
pinnumber=2
T 31100 43050 5 8 0 0 180 6 1
pinseq=2
T 31100 43050 5 8 0 1 180 6 1
pinlabel=2
T 31100 43050 5 8 0 1 180 6 1
pintype=pas
}
P 30200 42700 29900 42700 1 0 1
{
T 30050 42650 5 8 1 1 180 0 1
pinnumber=3
T 30050 42650 5 8 0 0 180 0 1
pinseq=3
T 30050 42650 5 8 0 1 180 0 1
pinlabel=3
T 30050 42650 5 8 0 1 180 0 1
pintype=pas
}
P 31300 42700 31000 42700 1 0 0
{
T 31100 42650 5 8 1 1 180 6 1
pinnumber=4
T 31100 42650 5 8 0 0 180 6 1
pinseq=4
T 31100 42650 5 8 0 1 180 6 1
pinlabel=4
T 31100 42650 5 8 0 1 180 6 1
pintype=pas
}
P 30200 42300 29900 42300 1 0 1
{
T 30050 42250 5 8 1 1 180 0 1
pinnumber=5
T 30050 42250 5 8 0 0 180 0 1
pinseq=5
T 30050 42250 5 8 0 1 180 0 1
pinlabel=5
T 30050 42250 5 8 0 1 180 0 1
pintype=pas
}
P 31300 42300 31000 42300 1 0 0
{
T 31100 42250 5 8 1 1 180 6 1
pinnumber=6
T 31100 42250 5 8 0 0 180 6 1
pinseq=6
T 31100 42250 5 8 0 1 180 6 1
pinlabel=6
T 31100 42250 5 8 0 1 180 6 1
pintype=pas
}
P 30200 41900 29900 41900 1 0 1
{
T 30050 41850 5 8 1 1 180 0 1
pinnumber=7
T 30050 41850 5 8 0 0 180 0 1
pinseq=7
T 30050 41850 5 8 0 1 180 0 1
pinlabel=7
T 30050 41850 5 8 0 1 180 0 1
pintype=pas
}
P 31300 41900 31000 41900 1 0 0
{
T 31100 41850 5 8 1 1 180 6 1
pinnumber=8
T 31100 41850 5 8 0 0 180 6 1
pinseq=8
T 31100 41850 5 8 0 1 180 6 1
pinlabel=8
T 31100 41850 5 8 0 1 180 6 1
pintype=pas
}
P 30200 41500 29900 41500 1 0 1
{
T 30050 41450 5 8 1 1 180 0 1
pinnumber=9
T 30050 41450 5 8 0 0 180 0 1
pinseq=9
T 30050 41450 5 8 0 1 180 0 1
pinlabel=9
T 30050 41450 5 8 0 1 180 0 1
pintype=pas
}
P 31300 41500 31000 41500 1 0 0
{
T 31100 41450 5 8 1 1 180 6 1
pinnumber=10
T 31100 41450 5 8 0 0 180 6 1
pinseq=10
T 31100 41450 5 8 0 1 180 6 1
pinlabel=10
T 31100 41450 5 8 0 1 180 6 1
pintype=pas
}
P 30200 41100 29900 41100 1 0 1
{
T 30050 41050 5 8 1 1 180 0 1
pinnumber=11
T 30050 41050 5 8 0 0 180 0 1
pinseq=11
T 30050 41050 5 8 0 1 180 0 1
pinlabel=11
T 30050 41050 5 8 0 1 180 0 1
pintype=pas
}
P 31300 41100 31000 41100 1 0 0
{
T 31100 41050 5 8 1 1 180 6 1
pinnumber=12
T 31100 41050 5 8 0 0 180 6 1
pinseq=12
T 31100 41050 5 8 0 1 180 6 1
pinlabel=12
T 31100 41050 5 8 0 1 180 6 1
pintype=pas
}
P 30200 40700 29900 40700 1 0 1
{
T 30050 40650 5 8 1 1 180 0 1
pinnumber=13
T 30050 40650 5 8 0 0 180 0 1
pinseq=13
T 30050 40650 5 8 0 1 180 0 1
pinlabel=13
T 30050 40650 5 8 0 1 180 0 1
pintype=pas
}
P 31300 40700 31000 40700 1 0 0
{
T 31100 40650 5 8 1 1 180 6 1
pinnumber=14
T 31100 40650 5 8 0 0 180 6 1
pinseq=14
T 31100 40650 5 8 0 1 180 6 1
pinlabel=14
T 31100 40650 5 8 0 1 180 6 1
pintype=pas
}
P 30200 40300 29900 40300 1 0 1
{
T 30050 40250 5 8 1 1 180 0 1
pinnumber=15
T 30050 40250 5 8 0 0 180 0 1
pinseq=15
T 30050 40250 5 8 0 1 180 0 1
pinlabel=15
T 30050 40250 5 8 0 1 180 0 1
pintype=pas
}
P 31300 40300 31000 40300 1 0 0
{
T 31100 40250 5 8 1 1 180 6 1
pinnumber=16
T 31100 40250 5 8 0 0 180 6 1
pinseq=16
T 31100 40250 5 8 0 1 180 6 1
pinlabel=16
T 31100 40250 5 8 0 1 180 6 1
pintype=pas
}
P 30200 39900 29900 39900 1 0 1
{
T 30050 39850 5 8 1 1 180 0 1
pinnumber=17
T 30050 39850 5 8 0 0 180 0 1
pinseq=17
T 30050 39850 5 8 0 1 180 0 1
pinlabel=17
T 30050 39850 5 8 0 1 180 0 1
pintype=pas
}
P 31300 39900 31000 39900 1 0 0
{
T 31100 39850 5 8 1 1 180 6 1
pinnumber=18
T 31100 39850 5 8 0 0 180 6 1
pinseq=18
T 31100 39850 5 8 0 1 180 6 1
pinlabel=18
T 31100 39850 5 8 0 1 180 6 1
pintype=pas
}
P 30200 39500 29900 39500 1 0 1
{
T 30050 39450 5 8 1 1 180 0 1
pinnumber=19
T 30050 39450 5 8 0 0 180 0 1
pinseq=19
T 30050 39450 5 8 0 1 180 0 1
pinlabel=19
T 30050 39450 5 8 0 1 180 0 1
pintype=pas
}
P 31300 39500 31000 39500 1 0 0
{
T 31100 39450 5 8 1 1 180 6 1
pinnumber=20
T 31100 39450 5 8 0 0 180 6 1
pinseq=20
T 31100 39450 5 8 0 1 180 6 1
pinlabel=20
T 31100 39450 5 8 0 1 180 6 1
pintype=pas
}
P 30200 39100 29900 39100 1 0 1
{
T 30050 39050 5 8 1 1 180 0 1
pinnumber=21
T 30050 39050 5 8 0 0 180 0 1
pinseq=21
T 30050 39050 5 8 0 1 180 0 1
pinlabel=21
T 30050 39050 5 8 0 1 180 0 1
pintype=pas
}
P 31300 39100 31000 39100 1 0 0
{
T 31100 39050 5 8 1 1 180 6 1
pinnumber=22
T 31100 39050 5 8 0 0 180 6 1
pinseq=22
T 31100 39050 5 8 0 1 180 6 1
pinlabel=22
T 31100 39050 5 8 0 1 180 6 1
pintype=pas
}
P 30200 38700 29900 38700 1 0 1
{
T 30050 38650 5 8 1 1 180 0 1
pinnumber=23
T 30050 38650 5 8 0 0 180 0 1
pinseq=23
T 30050 38650 5 8 0 1 180 0 1
pinlabel=23
T 30050 38650 5 8 0 1 180 0 1
pintype=pas
}
P 31300 38700 31000 38700 1 0 0
{
T 31100 38650 5 8 1 1 180 6 1
pinnumber=24
T 31100 38650 5 8 0 0 180 6 1
pinseq=24
T 31100 38650 5 8 0 1 180 6 1
pinlabel=24
T 31100 38650 5 8 0 1 180 6 1
pintype=pas
}
P 30200 38300 29900 38300 1 0 1
{
T 30050 38250 5 8 1 1 180 0 1
pinnumber=25
T 30050 38250 5 8 0 0 180 0 1
pinseq=25
T 30050 38250 5 8 0 1 180 0 1
pinlabel=25
T 30050 38250 5 8 0 1 180 0 1
pintype=pas
}
P 31300 38300 31000 38300 1 0 0
{
T 31100 38250 5 8 1 1 180 6 1
pinnumber=26
T 31100 38250 5 8 0 0 180 6 1
pinseq=26
T 31100 38250 5 8 0 1 180 6 1
pinlabel=26
T 31100 38250 5 8 0 1 180 6 1
pintype=pas
}
B 30200 34100 800 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 31000 40900 30200 40900 3 0 0 0 -1 -1
L 30600 34100 30600 43300 3 0 0 0 -1 -1
L 31000 42900 30200 42900 3 0 0 0 -1 -1
L 31000 41700 30200 41700 3 0 0 0 -1 -1
L 31000 42100 30200 42100 3 0 0 0 -1 -1
L 31000 41300 30200 41300 3 0 0 0 -1 -1
L 31000 42500 30200 42500 3 0 0 0 -1 -1
L 31000 39700 30200 39700 3 0 0 0 -1 -1
L 31000 40100 30200 40100 3 0 0 0 -1 -1
L 31000 39300 30200 39300 3 0 0 0 -1 -1
L 31000 38500 30200 38500 3 0 0 0 -1 -1
L 31000 38900 30200 38900 3 0 0 0 -1 -1
L 31000 40500 30200 40500 3 0 0 0 -1 -1
P 30200 37900 29900 37900 1 0 1
{
T 30050 37850 5 8 1 1 180 0 1
pinnumber=27
T 30050 37850 5 8 0 0 180 0 1
pinseq=27
T 30050 37850 5 8 0 1 180 0 1
pinlabel=27
T 30050 37850 5 8 0 1 180 0 1
pintype=pas
}
L 31000 37700 30200 37700 3 0 0 0 -1 -1
P 31300 37900 31000 37900 1 0 0
{
T 31100 37850 5 8 1 1 180 6 1
pinnumber=28
T 31100 37850 5 8 0 0 180 6 1
pinseq=28
T 31100 37850 5 8 0 1 180 6 1
pinlabel=28
T 31100 37850 5 8 0 1 180 6 1
pintype=pas
}
L 31000 38100 30200 38100 3 0 0 0 -1 -1
L 31000 38100 30200 38100 3 0 0 0 -1 -1
P 30200 37500 29900 37500 1 0 1
{
T 30050 37450 5 8 1 1 180 0 1
pinnumber=29
T 30050 37450 5 8 0 0 180 0 1
pinseq=29
T 30050 37450 5 8 0 1 180 0 1
pinlabel=29
T 30050 37450 5 8 0 1 180 0 1
pintype=pas
}
P 31300 37500 31000 37500 1 0 0
{
T 31100 37450 5 8 1 1 180 6 1
pinnumber=30
T 31100 37450 5 8 0 0 180 6 1
pinseq=30
T 31100 37450 5 8 0 1 180 6 1
pinlabel=30
T 31100 37450 5 8 0 1 180 6 1
pintype=pas
}
P 30200 37100 29900 37100 1 0 1
{
T 30050 37050 5 8 1 1 180 0 1
pinnumber=31
T 30050 37050 5 8 0 0 180 0 1
pinseq=31
T 30050 37050 5 8 0 1 180 0 1
pinlabel=31
T 30050 37050 5 8 0 1 180 0 1
pintype=pas
}
P 31300 37100 31000 37100 1 0 0
{
T 31100 37050 5 8 1 1 180 6 1
pinnumber=32
T 31100 37050 5 8 0 0 180 6 1
pinseq=32
T 31100 37050 5 8 0 1 180 6 1
pinlabel=32
T 31100 37050 5 8 0 1 180 6 1
pintype=pas
}
P 30200 36700 29900 36700 1 0 1
{
T 30050 36650 5 8 1 1 180 0 1
pinnumber=33
T 30050 36650 5 8 0 0 180 0 1
pinseq=33
T 30050 36650 5 8 0 1 180 0 1
pinlabel=33
T 30050 36650 5 8 0 1 180 0 1
pintype=pas
}
P 31300 36700 31000 36700 1 0 0
{
T 31100 36650 5 8 1 1 180 6 1
pinnumber=34
T 31100 36650 5 8 0 0 180 6 1
pinseq=16
T 31100 36650 5 8 0 1 180 6 1
pinlabel=16
T 31100 36650 5 8 0 1 180 6 1
pintype=pas
}
P 30200 36300 29900 36300 1 0 1
{
T 30050 36250 5 8 1 1 180 0 1
pinnumber=35
T 30050 36250 5 8 0 0 180 0 1
pinseq=35
T 30050 36250 5 8 0 1 180 0 1
pinlabel=35
T 30050 36250 5 8 0 1 180 0 1
pintype=pas
}
P 31300 36300 31000 36300 1 0 0
{
T 31100 36250 5 8 1 1 180 6 1
pinnumber=36
T 31100 36250 5 8 0 0 180 6 1
pinseq=36
T 31100 36250 5 8 0 1 180 6 1
pinlabel=36
T 31100 36250 5 8 0 1 180 6 1
pintype=pas
}
P 30200 35900 29900 35900 1 0 1
{
T 30050 35850 5 8 1 1 180 0 1
pinnumber=37
T 30050 35850 5 8 0 0 180 0 1
pinseq=37
T 30050 35850 5 8 0 1 180 0 1
pinlabel=37
T 30050 35850 5 8 0 1 180 0 1
pintype=pas
}
P 31300 35900 31000 35900 1 0 0
{
T 31100 35850 5 8 1 1 180 6 1
pinnumber=38
T 31100 35850 5 8 0 0 180 6 1
pinseq=38
T 31100 35850 5 8 0 1 180 6 1
pinlabel=38
T 31100 35850 5 8 0 1 180 6 1
pintype=pas
}
P 30200 35500 29900 35500 1 0 1
{
T 30050 35450 5 8 1 1 180 0 1
pinnumber=39
T 30050 35450 5 8 0 0 180 0 1
pinseq=39
T 30050 35450 5 8 0 1 180 0 1
pinlabel=39
T 30050 35450 5 8 0 1 180 0 1
pintype=pas
}
P 31300 35500 31000 35500 1 0 0
{
T 31100 35450 5 8 1 1 180 6 1
pinnumber=40
T 31100 35450 5 8 0 0 180 6 1
pinseq=40
T 31100 35450 5 8 0 1 180 6 1
pinlabel=40
T 31100 35450 5 8 0 1 180 6 1
pintype=pas
}
P 30200 35100 29900 35100 1 0 1
{
T 30050 35050 5 8 1 1 180 0 1
pinnumber=41
T 30050 35050 5 8 0 0 180 0 1
pinseq=23
T 30050 35050 5 8 0 1 180 0 1
pinlabel=23
T 30050 35050 5 8 0 1 180 0 1
pintype=pas
}
P 31300 35100 31000 35100 1 0 0
{
T 31100 35050 5 8 1 1 180 6 1
pinnumber=42
T 31100 35050 5 8 0 0 180 6 1
pinseq=42
T 31100 35050 5 8 0 1 180 6 1
pinlabel=42
T 31100 35050 5 8 0 1 180 6 1
pintype=pas
}
P 30200 34700 29900 34700 1 0 1
{
T 30050 34650 5 8 1 1 180 0 1
pinnumber=43
T 30050 34650 5 8 0 0 180 0 1
pinseq=43
T 30050 34650 5 8 0 1 180 0 1
pinlabel=43
T 30050 34650 5 8 0 1 180 0 1
pintype=pas
}
P 31300 34700 31000 34700 1 0 0
{
T 31100 34650 5 8 1 1 180 6 1
pinnumber=44
T 31100 34650 5 8 0 0 180 6 1
pinseq=44
T 31100 34650 5 8 0 1 180 6 1
pinlabel=44
T 31100 34650 5 8 0 1 180 6 1
pintype=pas
}
L 31000 37300 30200 37300 3 0 0 0 -1 -1
L 31000 36100 30200 36100 3 0 0 0 -1 -1
L 31000 36500 30200 36500 3 0 0 0 -1 -1
L 31000 35700 30200 35700 3 0 0 0 -1 -1
L 31000 34900 30200 34900 3 0 0 0 -1 -1
L 31000 35300 30200 35300 3 0 0 0 -1 -1
L 31000 36900 30200 36900 3 0 0 0 -1 -1
P 30200 34300 29900 34300 1 0 1
{
T 30050 34250 5 8 1 1 180 0 1
pinnumber=45
T 30050 34250 5 8 0 0 180 0 1
pinseq=45
T 30050 34250 5 8 0 1 180 0 1
pinlabel=45
T 30050 34250 5 8 0 1 180 0 1
pintype=pas
}
L 31000 34100 30200 34100 3 0 0 0 -1 -1
P 31300 34300 31000 34300 1 0 0
{
T 31100 34250 5 8 1 1 180 6 1
pinnumber=46
T 31100 34250 5 8 0 0 180 6 1
pinseq=46
T 31100 34250 5 8 0 1 180 6 1
pinlabel=46
T 31100 34250 5 8 0 1 180 6 1
pintype=pas
}
L 31000 34500 30200 34500 3 0 0 0 -1 -1
L 31000 34500 30200 34500 3 0 0 0 -1 -1
T 29700 38700 8 10 0 0 180 0 1
device=HEADER46
T 29700 38500 8 10 0 0 180 0 1
class=IO
T 29700 38300 8 10 0 0 180 0 1
pins=34
T 30700 34000 8 10 0 1 180 0 1
refdes=J?
]
{
T 29700 38700 5 10 0 0 180 0 1
device=HEADER46
T 31300 43300 5 10 0 0 0 0 1
footprint=HEADER46_2
T 30700 34000 5 10 1 1 180 0 1
refdes=P9
}
C 19100 42800 1 0 0 EMBEDDEDgnd-1.sym
[
L 19180 42810 19220 42810 3 0 0 0 -1 -1
L 19155 42850 19245 42850 3 0 0 0 -1 -1
L 19100 42900 19300 42900 3 0 0 0 -1 -1
P 19200 42900 19200 43100 1 0 1
{
T 19258 42961 5 4 0 1 0 0 1
pinnumber=1
T 19258 42961 5 4 0 0 0 0 1
pinseq=1
T 19258 42961 5 4 0 1 0 0 1
pinlabel=1
T 19258 42961 5 4 0 1 0 0 1
pintype=pwr
}
T 19400 42850 8 10 0 0 0 0 1
net=GND:1
]
N 19200 43100 19500 43100 4
C 21100 42800 1 0 0 EMBEDDEDgnd-1.sym
[
P 21200 42900 21200 43100 1 0 1
{
T 21258 42961 5 4 0 1 0 0 1
pintype=pwr
T 21258 42961 5 4 0 1 0 0 1
pinlabel=1
T 21258 42961 5 4 0 0 0 0 1
pinseq=1
T 21258 42961 5 4 0 1 0 0 1
pinnumber=1
}
L 21100 42900 21300 42900 3 0 0 0 -1 -1
L 21155 42850 21245 42850 3 0 0 0 -1 -1
L 21180 42810 21220 42810 3 0 0 0 -1 -1
T 21400 42850 8 10 0 0 0 0 1
net=GND:1
]
N 20900 43100 21200 43100 4
N 29600 42300 29900 42300 4
N 31300 42300 31600 42300 4
C 31400 42300 1 0 0 EMBEDDED5V-plus-1.sym
[
P 31600 42300 31600 42500 1 0 0
{
T 31650 42350 5 6 0 1 0 0 1
pinnumber=1
T 31650 42350 5 6 0 0 0 0 1
pinseq=1
T 31650 42350 5 6 0 1 0 0 1
pinlabel=1
T 31650 42350 5 6 0 1 0 0 1
pintype=pwr
}
L 31450 42500 31750 42500 3 0 0 0 -1 -1
T 31475 42550 9 8 1 0 0 0 1
+5V
T 31700 42300 8 8 0 0 0 0 1
net=+5V:1
]
C 29500 42800 1 0 0 EMBEDDEDgnd-1.sym
[
L 29580 42810 29620 42810 3 0 0 0 -1 -1
L 29555 42850 29645 42850 3 0 0 0 -1 -1
L 29500 42900 29700 42900 3 0 0 0 -1 -1
P 29600 42900 29600 43100 1 0 1
{
T 29658 42961 5 4 0 1 0 0 1
pintype=pwr
T 29658 42961 5 4 0 1 0 0 1
pinlabel=1
T 29658 42961 5 4 0 0 0 0 1
pinseq=1
T 29658 42961 5 4 0 1 0 0 1
pinnumber=1
}
T 29800 42850 8 10 0 0 0 0 1
net=GND:1
]
C 31500 42800 1 0 0 EMBEDDEDgnd-1.sym
[
L 31580 42810 31620 42810 3 0 0 0 -1 -1
L 31555 42850 31645 42850 3 0 0 0 -1 -1
L 31500 42900 31700 42900 3 0 0 0 -1 -1
P 31600 42900 31600 43100 1 0 1
{
T 31658 42961 5 4 0 1 0 0 1
pintype=pwr
T 31658 42961 5 4 0 1 0 0 1
pinlabel=1
T 31658 42961 5 4 0 0 0 0 1
pinseq=1
T 31658 42961 5 4 0 1 0 0 1
pinnumber=1
}
T 31800 42850 8 10 0 0 0 0 1
net=GND:1
]
N 29600 43100 29900 43100 4
N 31300 43100 31600 43100 4
C 29500 34000 1 0 0 EMBEDDEDgnd-1.sym
[
P 29600 34100 29600 34300 1 0 1
{
T 29658 34161 5 4 0 1 0 0 1
pinnumber=1
T 29658 34161 5 4 0 0 0 0 1
pinseq=1
T 29658 34161 5 4 0 1 0 0 1
pinlabel=1
T 29658 34161 5 4 0 1 0 0 1
pintype=pwr
}
L 29500 34100 29700 34100 3 0 0 0 -1 -1
L 29555 34050 29645 34050 3 0 0 0 -1 -1
L 29580 34010 29620 34010 3 0 0 0 -1 -1
T 29800 34050 8 10 0 0 0 0 1
net=GND:1
]
C 31500 34000 1 0 0 EMBEDDEDgnd-1.sym
[
L 31580 34010 31620 34010 3 0 0 0 -1 -1
L 31555 34050 31645 34050 3 0 0 0 -1 -1
L 31500 34100 31700 34100 3 0 0 0 -1 -1
P 31600 34100 31600 34300 1 0 1
{
T 31658 34161 5 4 0 1 0 0 1
pintype=pwr
T 31658 34161 5 4 0 1 0 0 1
pinlabel=1
T 31658 34161 5 4 0 0 0 0 1
pinseq=1
T 31658 34161 5 4 0 1 0 0 1
pinnumber=1
}
T 31800 34050 8 10 0 0 0 0 1
net=GND:1
]
N 29900 34700 29600 34700 4
N 29600 34700 29600 34300 4
N 31300 34700 31600 34700 4
N 31600 34700 31600 34300 4
N 29900 34300 29600 34300 4
N 31600 34300 31300 34300 4
N 32300 30600 34800 30600 4
{
T 32400 30600 5 10 1 1 0 0 1
netname=I2C2_SDA
}
N 32300 30200 34800 30200 4
{
T 32400 30200 5 10 1 1 0 0 1
netname=I2C2_SCL
}
N 31300 39500 32200 39500 4
{
T 31300 39500 5 10 1 1 0 0 1
netname=I2C2_SDA
}
N 29000 39500 29900 39500 4
{
T 29000 39500 5 10 1 1 0 0 1
netname=I2C2_SCL
}
N 29000 39900 29900 39900 4
N 31300 39900 32200 39900 4
N 29000 39100 29900 39100 4
N 31300 39100 32200 39100 4
C 32200 39800 1 0 0 EMBEDDEDoutput-1.sym
[
P 32200 39900 32400 39900 1 0 0
{
T 32450 39850 5 6 0 1 0 0 1
pinnumber=1
T 32450 39850 5 6 0 0 0 0 1
pinseq=1
}
L 32400 40000 32400 39800 3 0 0 0 -1 -1
L 32400 40000 32900 40000 3 0 0 0 -1 -1
L 32900 40000 33000 39900 3 0 0 0 -1 -1
L 33000 39900 32900 39800 3 0 0 0 -1 -1
L 32900 39800 32400 39800 3 0 0 0 -1 -1
T 32300 40100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 32300 40100 5 10 0 0 0 0 1
device=OUTPUT
T 32200 39800 5 10 0 1 180 0 1
net=SPI0_D1:1
T 33100 39800 5 10 1 1 0 0 1
value=SPI0_D1
}
C 32200 39000 1 0 0 EMBEDDEDoutput-1.sym
[
L 32900 39000 32400 39000 3 0 0 0 -1 -1
L 33000 39100 32900 39000 3 0 0 0 -1 -1
L 32900 39200 33000 39100 3 0 0 0 -1 -1
L 32400 39200 32900 39200 3 0 0 0 -1 -1
L 32400 39200 32400 39000 3 0 0 0 -1 -1
P 32200 39100 32400 39100 1 0 0
{
T 32450 39050 5 6 0 0 0 0 1
pinseq=1
T 32450 39050 5 6 0 1 0 0 1
pinnumber=1
}
T 32300 39300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 32300 39300 5 10 0 0 0 0 1
device=OUTPUT
T 32200 39000 5 10 0 1 180 0 1
net=SPI0_SCLK:1
T 33100 39000 5 10 1 1 0 0 1
value=SPI0_SCLK
}
C 29000 39800 1 0 1 EMBEDDEDoutput-1.sym
[
L 28300 39800 28800 39800 3 0 0 0 -1 -1
L 28200 39900 28300 39800 3 0 0 0 -1 -1
L 28300 40000 28200 39900 3 0 0 0 -1 -1
L 28800 40000 28300 40000 3 0 0 0 -1 -1
L 28800 40000 28800 39800 3 0 0 0 -1 -1
P 29000 39900 28800 39900 1 0 0
{
T 28750 39850 5 6 0 0 0 6 1
pinseq=1
T 28750 39850 5 6 0 1 0 6 1
pinnumber=1
}
T 28900 40100 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 28900 40100 5 10 0 0 0 6 1
device=OUTPUT
T 29000 39800 5 10 0 1 180 6 1
net=SPI0_CS0:1
T 28100 39800 5 10 1 1 0 6 1
value=SPI0_CS0
}
C 29000 39000 1 0 1 EMBEDDEDoutput-1.sym
[
P 29000 39100 28800 39100 1 0 0
{
T 28750 39050 5 6 0 1 0 6 1
pinnumber=1
T 28750 39050 5 6 0 0 0 6 1
pinseq=1
}
L 28800 39200 28800 39000 3 0 0 0 -1 -1
L 28800 39200 28300 39200 3 0 0 0 -1 -1
L 28300 39200 28200 39100 3 0 0 0 -1 -1
L 28200 39100 28300 39000 3 0 0 0 -1 -1
L 28300 39000 28800 39000 3 0 0 0 -1 -1
T 28900 39300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 28900 39300 5 10 0 0 0 6 1
device=OUTPUT
T 29000 39000 5 10 0 1 180 6 1
net=SPI0_D0:1
T 28100 39000 5 10 1 1 0 6 1
value=SPI0_D0
}
C 19800 29500 1 270 0 EMBEDDEDcapacitor-2.sym
[
L 20149 29160 20149 29260 3 0 0 0 -1 -1
L 20200 29211 20100 29211 3 0 0 0 -1 -1
A 20000 28300 700 75 30 3 0 0 0 -1 -1
L 20000 29100 20000 29300 3 0 0 0 -1 -1
L 20000 28800 20000 29000 3 0 0 0 -1 -1
L 20200 29100 19800 29100 3 0 0 0 -1 -1
P 20000 28600 20000 28800 1 0 0
{
T 20050 28750 5 8 1 1 270 0 1
pinnumber=2
T 19950 28800 5 8 0 1 270 2 1
pinseq=2
T 20000 28850 9 8 0 1 270 6 1
pinlabel=-
T 20000 28850 5 8 0 1 270 8 1
pintype=pas
}
P 20000 29500 20000 29300 1 0 0
{
T 20050 29350 5 8 1 1 270 6 1
pinnumber=1
T 19950 29300 5 8 0 1 270 8 1
pinseq=1
T 20000 29250 9 8 0 1 270 0 1
pinlabel=+
T 20000 29250 5 8 0 1 270 2 1
pintype=pas
}
T 20700 29300 5 10 0 0 270 0 1
symversion=0.1
T 20900 29300 5 10 0 0 270 0 1
numslots=0
T 21100 29300 5 10 0 0 270 0 1
description=polarized capacitor
T 20300 29300 8 10 0 1 270 0 1
refdes=C?
T 20500 29300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
]
{
T 20500 29300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 19800 29500 5 10 0 0 0 0 1
footprint=1206_pol
T 20300 29100 5 10 1 1 0 0 1
refdes=C202
T 20300 28900 5 10 1 1 0 0 1
value=10uF 10V
}
C 32200 41000 1 0 0 EMBEDDEDoutput-1.sym
[
P 32200 41100 32400 41100 1 0 0
{
T 32450 41050 5 6 0 1 0 0 1
pinnumber=1
T 32450 41050 5 6 0 0 0 0 1
pinseq=1
}
L 32400 41200 32400 41000 3 0 0 0 -1 -1
L 32400 41200 32900 41200 3 0 0 0 -1 -1
L 32900 41200 33000 41100 3 0 0 0 -1 -1
L 33000 41100 32900 41000 3 0 0 0 -1 -1
L 32900 41000 32400 41000 3 0 0 0 -1 -1
T 32300 41300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 32300 41300 5 10 0 0 0 0 1
device=OUTPUT
T 32200 41000 5 10 0 1 180 0 1
net=PDN:1
T 33100 41000 5 10 1 1 0 0 1
value=PDN
}
N 31300 41100 32200 41100 4
T 30600 27800 9 10 1 0 0 0 1
2
T 32100 27800 9 10 1 0 0 0 1
2
T 34500 28100 9 10 1 0 0 0 1
-
T 30700 28500 9 10 1 0 0 0 1
HF-Bone V0.1:Beaglebone Interface/Power Supplies
T 20100 32600 9 10 1 0 0 0 1
+3v3
T 19300 43500 9 10 1 0 0 0 2
BeagleBone Expansion
Connector P8
T 29700 43500 9 10 1 0 0 0 2
BeagleBone Expansion
Connector P9
T 20300 31700 9 10 1 0 0 0 1
Tant.
T 20300 28700 9 10 1 0 0 0 1
Tant.
T 16900 28900 9 10 1 0 0 0 1
Tant.
N 31300 38700 32200 38700 4
C 32200 38600 1 0 0 EMBEDDEDoutput-1.sym
[
L 32900 38600 32400 38600 3 0 0 0 -1 -1
L 33000 38700 32900 38600 3 0 0 0 -1 -1
L 32900 38800 33000 38700 3 0 0 0 -1 -1
L 32400 38800 32900 38800 3 0 0 0 -1 -1
L 32400 38800 32400 38600 3 0 0 0 -1 -1
P 32200 38700 32400 38700 1 0 0
{
T 32450 38650 5 6 0 0 0 0 1
pinseq=1
T 32450 38650 5 6 0 1 0 0 1
pinnumber=1
}
T 32300 38900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 32300 38900 5 10 0 0 0 0 1
device=OUTPUT
T 32200 38600 5 10 0 1 180 0 1
net=USART_TX:1
T 33100 38600 5 10 1 1 0 0 1
value=USART_TX
}
C 29000 37800 1 0 1 EMBEDDEDoutput-1.sym
[
P 29000 37900 28800 37900 1 0 0
{
T 28750 37850 5 6 0 1 0 6 1
pinnumber=1
T 28750 37850 5 6 0 0 0 6 1
pinseq=1
}
L 28800 38000 28800 37800 3 0 0 0 -1 -1
L 28800 38000 28300 38000 3 0 0 0 -1 -1
L 28300 38000 28200 37900 3 0 0 0 -1 -1
L 28200 37900 28300 37800 3 0 0 0 -1 -1
L 28300 37800 28800 37800 3 0 0 0 -1 -1
T 28900 38100 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 28900 38100 5 10 0 0 0 6 1
device=OUTPUT
T 29000 37800 5 10 0 1 180 6 1
net=CONFIG:1
T 28100 37800 5 10 1 1 0 6 1
value=CONFIG
}
N 29900 37900 29000 37900 4
C 29000 35000 1 0 1 EMBEDDEDoutput-1.sym
[
P 29000 35100 28800 35100 1 0 0
{
T 28750 35050 5 6 0 1 0 6 1
pinnumber=1
T 28750 35050 5 6 0 0 0 6 1
pinseq=1
}
L 28800 35200 28800 35000 3 0 0 0 -1 -1
L 28800 35200 28300 35200 3 0 0 0 -1 -1
L 28300 35200 28200 35100 3 0 0 0 -1 -1
L 28200 35100 28300 35000 3 0 0 0 -1 -1
L 28300 35000 28800 35000 3 0 0 0 -1 -1
T 28900 35300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 28900 35300 5 10 0 0 0 6 1
device=OUTPUT
T 29000 35000 5 10 0 1 180 6 1
net=MODE:1
T 28100 35000 5 10 1 1 0 6 1
value=MODE
}
N 29900 35100 29000 35100 4
C 24100 33100 1 0 0 EMBEDDEDresistor-1.sym
[
L 24700 33300 24600 33100 3 0 0 0 -1 -1
L 24600 33100 24500 33300 3 0 0 0 -1 -1
L 24500 33300 24400 33100 3 0 0 0 -1 -1
L 24400 33100 24300 33300 3 0 0 0 -1 -1
L 24700 33300 24800 33100 3 0 0 0 -1 -1
L 24800 33100 24850 33200 3 0 0 0 -1 -1
P 25000 33200 24850 33200 1 0 0
{
T 24900 33250 5 8 0 1 0 0 1
pintype=pas
T 24900 33250 5 8 0 1 0 0 1
pinlabel=2
T 24900 33250 5 8 0 0 0 0 1
pinseq=2
T 24900 33250 5 8 0 1 0 0 1
pinnumber=2
}
P 24100 33200 24252 33200 1 0 0
{
T 24200 33250 5 8 0 1 0 0 1
pintype=pas
T 24200 33250 5 8 0 1 0 0 1
pinlabel=1
T 24200 33250 5 8 0 0 0 0 1
pinseq=1
T 24200 33250 5 8 0 1 0 0 1
pinnumber=1
}
L 24301 33300 24250 33200 3 0 0 0 -1 -1
T 24400 33500 5 10 0 0 0 0 1
device=RESISTOR
T 24300 33400 8 10 0 1 0 0 1
refdes=R?
T 24100 33100 8 10 0 1 0 0 1
pins=2
T 24100 33100 8 10 0 1 0 0 1
class=DISCRETE
]
{
T 24400 33500 5 10 0 0 0 0 1
device=RESISTOR
T 24100 33100 5 10 0 0 0 0 1
footprint=my_0603_sm
T 24100 33300 5 10 1 1 0 0 1
refdes=R201
T 24600 33300 5 10 1 1 0 0 1
value=10K
}
C 25600 32100 1 0 0 EMBEDDEDgnd-1.sym
[
L 25680 32110 25720 32110 3 0 0 0 -1 -1
L 25655 32150 25745 32150 3 0 0 0 -1 -1
L 25600 32200 25800 32200 3 0 0 0 -1 -1
P 25700 32200 25700 32400 1 0 1
{
T 25758 32261 5 4 0 1 0 0 1
pintype=pwr
T 25758 32261 5 4 0 1 0 0 1
pinlabel=1
T 25758 32261 5 4 0 0 0 0 1
pinseq=1
T 25758 32261 5 4 0 1 0 0 1
pinnumber=1
}
T 25900 32150 8 10 0 0 0 0 1
net=GND:1
]
C 23900 33100 1 0 1 EMBEDDEDio-1.sym
[
P 23900 33200 23700 33200 1 0 0
{
T 23750 33250 5 10 0 1 0 0 1
pinnumber=1
T 23650 33350 9 10 0 0 0 6 1
pinlabel=I/O
T 23650 33550 5 10 0 0 0 6 1
pinseq=1
T 23650 33450 5 10 0 0 0 6 1
pintype=io
}
L 23200 33300 23100 33200 3 0 0 0 -1 -1
L 23100 33200 23200 33100 3 0 0 0 -1 -1
L 23700 33200 23600 33100 3 0 0 0 -1 -1
L 23600 33300 23700 33200 3 0 0 0 -1 -1
L 23600 33300 23200 33300 3 0 0 0 -1 -1
L 23600 33100 23200 33100 3 0 0 0 -1 -1
T 23000 33300 5 10 0 0 0 6 1
net=IO:1
T 23700 33700 5 10 0 0 0 6 1
device=none
T 23700 33800 5 10 0 0 0 6 1
description=I/O module port
T 23000 33200 5 10 0 1 0 7 1
value=IO
]
{
T 23000 33300 5 10 0 0 0 6 1
net=TX:1
T 23000 33200 5 10 1 1 0 7 1
value=TX
}
N 23900 33200 24100 33200 4
N 25100 33200 25000 33200 4
N 25700 33700 25700 33900 4
N 25700 32700 25700 32400 4
N 25700 33900 29000 33900 4
C 27700 32700 1 90 0 EMBEDDEDdiode_sod123.sym
[
L 27500 33000 27500 32900 3 0 0 0 -1 -1
L 27500 33400 27500 33300 3 0 0 0 -1 -1
P 27500 33600 27500 33400 1 0 0
{
T 27450 33400 5 8 0 1 90 0 1
pintype=pas
T 27450 33400 5 8 0 1 90 0 1
pinlabel=1
T 27450 33400 5 8 0 0 90 0 1
pinseq=1
T 27450 33400 5 8 0 1 90 0 1
pinnumber=1
}
P 27500 32700 27500 32900 1 0 0
{
T 27450 32800 5 8 0 1 90 0 1
pintype=pas
T 27450 32800 5 8 0 1 90 0 1
pinlabel=2
T 27450 32800 5 8 0 0 90 0 1
pinseq=2
T 27450 32800 5 8 0 1 90 0 1
pinnumber=2
}
L 27300 33300 27700 33300 3 0 0 0 -1 -1
L 27500 33300 27700 33000 3 0 0 0 -1 -1
L 27300 33000 27500 33300 3 0 0 0 -1 -1
L 27300 33000 27700 33000 3 0 0 0 -1 -1
T 27200 33000 8 10 0 1 90 0 1
refdes=D?
T 27100 33100 5 10 0 0 90 0 1
device=DIODE
]
{
T 27100 33100 5 10 0 0 90 0 1
device=DIODE
T 27700 32700 5 10 0 0 90 0 1
footprint=SOD123
T 28300 33400 5 10 1 1 180 0 1
refdes=D201
T 28500 33200 5 10 1 1 180 0 1
value=1N4001
}
C 27400 32200 1 0 0 EMBEDDEDgnd-1.sym
[
L 27480 32210 27520 32210 3 0 0 0 -1 -1
L 27455 32250 27545 32250 3 0 0 0 -1 -1
L 27400 32300 27600 32300 3 0 0 0 -1 -1
P 27500 32300 27500 32500 1 0 1
{
T 27558 32361 5 4 0 1 0 0 1
pintype=pwr
T 27558 32361 5 4 0 1 0 0 1
pinlabel=1
T 27558 32361 5 4 0 0 0 0 1
pinseq=1
T 27558 32361 5 4 0 1 0 0 1
pinnumber=1
}
T 27700 32250 8 10 0 0 0 0 1
net=GND:1
]
N 27500 32700 27500 32500 4
N 27500 33600 27500 33900 4
C 25100 32700 1 0 0 EMBEDDEDBC547-3.sym
[
L 25628 32936 25664 32972 3 0 0 0 -1 -1
L 25700 32900 25628 32936 3 0 0 0 -1 -1
L 25700 32900 25664 32972 3 0 0 0 -1 -1
L 25500 33200 25284 33200 3 0 0 0 -1 -1
P 25100 33200 25284 33200 1 0 0
{
T 25200 33250 5 6 1 1 0 0 1
pinnumber=2
T 25168 33247 5 6 0 0 90 0 1
pinseq=2
T 25284 33388 5 10 0 1 90 0 1
pintype=pas
T 25183 33035 5 10 0 1 0 0 1
pinlabel=B
}
L 25500 33400 25500 33000 3 0 0 0 -1 -1
L 25700 33500 25500 33300 3 0 0 0 -1 -1
L 25700 32900 25500 33100 3 0 0 0 -1 -1
V 25600 33201 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 25700 32900 25700 32700 1 0 1
{
T 25600 32750 5 6 1 1 0 0 1
pinnumber=1
T 25754 32750 5 6 0 0 0 0 1
pinseq=1
T 25838 32849 5 10 0 1 0 0 1
pintype=pas
T 25500 32703 5 10 0 1 0 0 1
pinlabel=E
}
P 25700 33700 25700 33500 1 0 0
{
T 25600 33550 5 6 1 1 0 0 1
pinnumber=3
T 25757 33576 5 6 0 0 0 0 1
pinseq=3
T 25554 33743 5 10 0 1 0 0 1
pintype=pas
T 25472 33556 5 10 0 1 0 0 1
pinlabel=C
}
T 25200 34300 8 10 0 1 0 0 1
author=Karel 'Clock' Kulhavy clock -=[at]=- twibright -=[dot]=- com
T 25200 34100 8 10 0 1 0 0 1
documentation=http://www.semiconductors.philips.com/pip/BC547C.html
T 25200 33900 8 10 0 1 0 0 1
description=BC547 NPN general purpose transistor
T 26000 33400 8 10 0 0 0 0 1
numslots=0
T 26000 33700 8 10 0 1 0 0 1
footprint=TO92
T 26000 33200 8 10 0 1 0 0 1
refdes=Q?
T 26000 33000 5 10 0 1 0 0 1
device=BC547
]
{
T 26000 33700 5 10 0 1 0 0 1
footprint=SOT23-95P-240L1-3N__On-Semi_318-08-Package
T 26000 33000 5 10 1 1 0 0 1
device=MMBT3904
T 26000 33200 5 10 1 1 0 0 1
refdes=Q201
}
N 25600 29500 25200 29500 4
N 27000 29500 27400 29500 4
C 25100 28000 1 0 0 EMBEDDEDgnd-1.sym
[
L 25180 28010 25220 28010 3 0 0 0 -1 -1
L 25155 28050 25245 28050 3 0 0 0 -1 -1
L 25100 28100 25300 28100 3 0 0 0 -1 -1
P 25200 28100 25200 28300 1 0 1
{
T 25258 28161 5 4 0 1 0 0 1
pinnumber=1
T 25258 28161 5 4 0 0 0 0 1
pinseq=1
T 25258 28161 5 4 0 1 0 0 1
pinlabel=1
T 25258 28161 5 4 0 1 0 0 1
pintype=pwr
}
T 25400 28050 8 10 0 0 0 0 1
net=GND:1
]
N 25200 29500 25200 28300 4
N 27400 29500 27400 28300 4
N 27400 28300 25200 28300 4
N 25600 29100 24300 29100 4
N 25400 29100 25400 28600 4
N 25400 28600 27200 28600 4
N 27200 28600 27200 29100 4
N 27200 29100 27000 29100 4
N 25600 31100 24100 31100 4
{
T 24100 31100 5 10 1 1 0 0 1
netname=I2S_SCLK
}
N 24100 30300 25600 30300 4
{
T 24100 30300 5 10 1 1 0 0 1
netname=I2S_LRCK
}
N 25600 29900 24100 29900 4
{
T 24100 29900 5 10 1 1 0 0 1
netname=I2S_SDI
}
N 25600 30700 24100 30700 4
{
T 24100 30700 5 10 1 1 0 0 1
netname=I2S_SDO
}
N 27000 30700 28500 30700 4
{
T 27400 30700 5 10 1 1 0 0 1
netname=SPI_SCLK
}
N 27000 30300 28500 30300 4
{
T 27400 30300 5 10 1 1 0 0 1
netname=SPI_MOSI
}
N 27000 29900 28500 29900 4
{
T 27400 29900 5 10 1 1 0 0 1
netname=CODEC_CS
}
N 27000 31100 28500 31100 4
{
T 27400 31100 5 10 1 1 0 0 1
netname=MCLK
}
C 28500 30600 1 0 0 EMBEDDEDio-1.sym
[
P 28500 30700 28700 30700 1 0 0
{
T 28650 30750 5 10 0 1 0 6 1
pinnumber=1
T 28750 30850 9 10 0 0 0 0 1
pinlabel=I/O
T 28750 31050 5 10 0 0 0 0 1
pinseq=1
T 28750 30950 5 10 0 0 0 0 1
pintype=io
}
L 29200 30800 29300 30700 3 0 0 0 -1 -1
L 29300 30700 29200 30600 3 0 0 0 -1 -1
L 28700 30700 28800 30600 3 0 0 0 -1 -1
L 28800 30800 28700 30700 3 0 0 0 -1 -1
L 28800 30800 29200 30800 3 0 0 0 -1 -1
L 28800 30600 29200 30600 3 0 0 0 -1 -1
T 29400 30800 5 10 0 0 0 0 1
net=IO:1
T 28700 31200 5 10 0 0 0 0 1
device=none
T 28700 31300 5 10 0 0 0 0 1
description=I/O module port
T 29400 30700 5 10 0 1 0 1 1
value=IO
]
{
T 29400 30800 5 10 0 0 0 0 1
net=SPI_SCLK:1
T 29400 30700 5 10 1 1 0 1 1
value=SPI_SCLK
}
C 28500 30200 1 0 0 EMBEDDEDio-1.sym
[
P 28500 30300 28700 30300 1 0 0
{
T 28650 30350 5 10 0 1 0 6 1
pinnumber=1
T 28750 30450 9 10 0 0 0 0 1
pinlabel=I/O
T 28750 30650 5 10 0 0 0 0 1
pinseq=1
T 28750 30550 5 10 0 0 0 0 1
pintype=io
}
L 29200 30400 29300 30300 3 0 0 0 -1 -1
L 29300 30300 29200 30200 3 0 0 0 -1 -1
L 28700 30300 28800 30200 3 0 0 0 -1 -1
L 28800 30400 28700 30300 3 0 0 0 -1 -1
L 28800 30400 29200 30400 3 0 0 0 -1 -1
L 28800 30200 29200 30200 3 0 0 0 -1 -1
T 29400 30400 5 10 0 0 0 0 1
net=IO:1
T 28700 30800 5 10 0 0 0 0 1
device=none
T 28700 30900 5 10 0 0 0 0 1
description=I/O module port
T 29400 30300 5 10 0 1 0 1 1
value=IO
]
{
T 29400 30400 5 10 0 0 0 0 1
net=SPI_MOSI:1
T 29400 30300 5 10 1 1 0 1 1
value=SPI_MOSI
}
C 28500 29800 1 0 0 EMBEDDEDio-1.sym
[
P 28500 29900 28700 29900 1 0 0
{
T 28650 29950 5 10 0 1 0 6 1
pinnumber=1
T 28750 30050 9 10 0 0 0 0 1
pinlabel=I/O
T 28750 30250 5 10 0 0 0 0 1
pinseq=1
T 28750 30150 5 10 0 0 0 0 1
pintype=io
}
L 29200 30000 29300 29900 3 0 0 0 -1 -1
L 29300 29900 29200 29800 3 0 0 0 -1 -1
L 28700 29900 28800 29800 3 0 0 0 -1 -1
L 28800 30000 28700 29900 3 0 0 0 -1 -1
L 28800 30000 29200 30000 3 0 0 0 -1 -1
L 28800 29800 29200 29800 3 0 0 0 -1 -1
T 29400 30000 5 10 0 0 0 0 1
net=IO:1
T 28700 30400 5 10 0 0 0 0 1
device=none
T 28700 30500 5 10 0 0 0 0 1
description=I/O module port
T 29400 29900 5 10 0 1 0 1 1
value=IO
]
{
T 29400 30000 5 10 0 0 0 0 1
net=CODEC_CS:1
T 29400 29900 5 10 1 1 0 1 1
value=CODEC_CS
}
C 28500 31000 1 0 0 EMBEDDEDio-1.sym
[
P 28500 31100 28700 31100 1 0 0
{
T 28650 31150 5 10 0 1 0 6 1
pinnumber=1
T 28750 31250 9 10 0 0 0 0 1
pinlabel=I/O
T 28750 31450 5 10 0 0 0 0 1
pinseq=1
T 28750 31350 5 10 0 0 0 0 1
pintype=io
}
L 29200 31200 29300 31100 3 0 0 0 -1 -1
L 29300 31100 29200 31000 3 0 0 0 -1 -1
L 28700 31100 28800 31000 3 0 0 0 -1 -1
L 28800 31200 28700 31100 3 0 0 0 -1 -1
L 28800 31200 29200 31200 3 0 0 0 -1 -1
L 28800 31000 29200 31000 3 0 0 0 -1 -1
T 29400 31200 5 10 0 0 0 0 1
net=IO:1
T 28700 31600 5 10 0 0 0 0 1
device=none
T 28700 31700 5 10 0 0 0 0 1
description=I/O module port
T 29400 31100 5 10 0 1 0 1 1
value=IO
]
{
T 29400 31200 5 10 0 0 0 0 1
net=MCLK:1
T 29400 31100 5 10 1 1 0 1 1
value=MCLK
}
C 24100 30200 1 0 1 EMBEDDEDio-1.sym
[
P 24100 30300 23900 30300 1 0 0
{
T 23950 30350 5 10 0 1 0 0 1
pinnumber=1
T 23850 30450 9 10 0 0 0 6 1
pinlabel=I/O
T 23850 30650 5 10 0 0 0 6 1
pinseq=1
T 23850 30550 5 10 0 0 0 6 1
pintype=io
}
L 23400 30400 23300 30300 3 0 0 0 -1 -1
L 23300 30300 23400 30200 3 0 0 0 -1 -1
L 23900 30300 23800 30200 3 0 0 0 -1 -1
L 23800 30400 23900 30300 3 0 0 0 -1 -1
L 23800 30400 23400 30400 3 0 0 0 -1 -1
L 23800 30200 23400 30200 3 0 0 0 -1 -1
T 23200 30400 5 10 0 0 0 6 1
net=IO:1
T 23900 30800 5 10 0 0 0 6 1
device=none
T 23900 30900 5 10 0 0 0 6 1
description=I/O module port
T 23200 30300 5 10 0 1 0 7 1
value=IO
]
{
T 23200 30400 5 10 0 0 0 6 1
net=I2S_LRCK:1
T 23200 30300 5 10 1 1 0 7 1
value=I2S_LRCK
}
C 24100 31000 1 0 1 EMBEDDEDio-1.sym
[
P 24100 31100 23900 31100 1 0 0
{
T 23950 31150 5 10 0 1 0 0 1
pinnumber=1
T 23850 31250 9 10 0 0 0 6 1
pinlabel=I/O
T 23850 31450 5 10 0 0 0 6 1
pinseq=1
T 23850 31350 5 10 0 0 0 6 1
pintype=io
}
L 23400 31200 23300 31100 3 0 0 0 -1 -1
L 23300 31100 23400 31000 3 0 0 0 -1 -1
L 23900 31100 23800 31000 3 0 0 0 -1 -1
L 23800 31200 23900 31100 3 0 0 0 -1 -1
L 23800 31200 23400 31200 3 0 0 0 -1 -1
L 23800 31000 23400 31000 3 0 0 0 -1 -1
T 23200 31200 5 10 0 0 0 6 1
net=IO:1
T 23900 31600 5 10 0 0 0 6 1
device=none
T 23900 31700 5 10 0 0 0 6 1
description=I/O module port
T 23200 31100 5 10 0 1 0 7 1
value=IO
]
{
T 23200 31200 5 10 0 0 0 6 1
net=I2S_SCLK:1
T 23200 31100 5 10 1 1 0 7 1
value=I2S_SCLK
}
C 24100 30600 1 0 1 EMBEDDEDio-1.sym
[
P 24100 30700 23900 30700 1 0 0
{
T 23950 30750 5 10 0 1 0 0 1
pinnumber=1
T 23850 30850 9 10 0 0 0 6 1
pinlabel=I/O
T 23850 31050 5 10 0 0 0 6 1
pinseq=1
T 23850 30950 5 10 0 0 0 6 1
pintype=io
}
L 23400 30800 23300 30700 3 0 0 0 -1 -1
L 23300 30700 23400 30600 3 0 0 0 -1 -1
L 23900 30700 23800 30600 3 0 0 0 -1 -1
L 23800 30800 23900 30700 3 0 0 0 -1 -1
L 23800 30800 23400 30800 3 0 0 0 -1 -1
L 23800 30600 23400 30600 3 0 0 0 -1 -1
T 23200 30800 5 10 0 0 0 6 1
net=IO:1
T 23900 31200 5 10 0 0 0 6 1
device=none
T 23900 31300 5 10 0 0 0 6 1
description=I/O module port
T 23200 30700 5 10 0 1 0 7 1
value=IO
]
{
T 23200 30800 5 10 0 0 0 6 1
net=I2S_SDO:1
T 23200 30700 5 10 1 1 0 7 1
value=I2S_SDO
}
C 24100 29800 1 0 1 EMBEDDEDio-1.sym
[
P 24100 29900 23900 29900 1 0 0
{
T 23950 29950 5 10 0 1 0 0 1
pinnumber=1
T 23850 30050 9 10 0 0 0 6 1
pinlabel=I/O
T 23850 30250 5 10 0 0 0 6 1
pinseq=1
T 23850 30150 5 10 0 0 0 6 1
pintype=io
}
L 23400 30000 23300 29900 3 0 0 0 -1 -1
L 23300 29900 23400 29800 3 0 0 0 -1 -1
L 23900 29900 23800 29800 3 0 0 0 -1 -1
L 23800 30000 23900 29900 3 0 0 0 -1 -1
L 23800 30000 23400 30000 3 0 0 0 -1 -1
L 23800 29800 23400 29800 3 0 0 0 -1 -1
T 23200 30000 5 10 0 0 0 6 1
net=IO:1
T 23900 30400 5 10 0 0 0 6 1
device=none
T 23900 30500 5 10 0 0 0 6 1
description=I/O module port
T 23200 29900 5 10 0 1 0 7 1
value=IO
]
{
T 23200 30000 5 10 0 0 0 6 1
net=I2S_SDI:1
T 23200 29900 5 10 1 1 0 7 1
value=I2S_SDI
}
C 25600 28900 1 0 0 EMBEDDEDheader12-1.sym
[
P 26700 31100 27000 31100 1 0 1
{
T 26800 31150 5 8 1 1 0 0 1
pinnumber=2
T 26800 31150 5 8 0 0 0 0 1
pinseq=2
T 26800 31150 5 8 0 1 0 0 1
pinlabel=2
T 26800 31150 5 8 0 1 0 0 1
pintype=pas
}
P 25600 30700 25900 30700 1 0 0
{
T 25700 30750 5 8 1 1 0 0 1
pinnumber=3
T 25700 30750 5 8 0 0 0 0 1
pinseq=3
T 25700 30750 5 8 0 1 0 0 1
pinlabel=3
T 25700 30750 5 8 0 1 0 0 1
pintype=pas
}
P 26700 30700 27000 30700 1 0 1
{
T 26800 30750 5 8 1 1 0 0 1
pinnumber=4
T 26800 30750 5 8 0 0 0 0 1
pinseq=4
T 26800 30750 5 8 0 1 0 0 1
pinlabel=4
T 26800 30750 5 8 0 1 0 0 1
pintype=pas
}
P 25600 31100 25900 31100 1 0 0
{
T 25750 31150 5 8 1 1 0 0 1
pinnumber=1
T 25750 31150 5 8 0 0 0 0 1
pinseq=1
T 25750 31150 5 8 0 1 0 0 1
pinlabel=1
T 25750 31150 5 8 0 1 0 0 1
pintype=pas
}
P 25600 30300 25900 30300 1 0 0
{
T 25700 30350 5 8 1 1 0 0 1
pinnumber=5
T 25700 30350 5 8 0 0 0 0 1
pinseq=5
T 25700 30350 5 8 0 1 0 0 1
pinlabel=5
T 25700 30350 5 8 0 1 0 0 1
pintype=pas
}
L 25900 30500 26700 30500 3 0 0 0 -1 -1
L 25900 30100 26700 30100 3 0 0 0 -1 -1
L 25900 30900 26700 30900 3 0 0 0 -1 -1
L 25900 29700 26700 29700 3 0 0 0 -1 -1
T 25650 27050 5 10 0 1 0 0 1
device=HEADER16
P 26700 29500 27000 29500 1 0 1
{
T 26800 29550 5 8 1 1 0 0 1
pinnumber=10
T 26800 29550 5 8 0 0 0 0 1
pinseq=10
T 26800 29550 5 8 0 1 0 0 1
pinlabel=10
T 26800 29550 5 8 0 1 0 0 1
pintype=pas
}
P 25600 29500 25900 29500 1 0 0
{
T 25700 29550 5 8 1 1 0 0 1
pinnumber=9
T 25700 29550 5 8 0 0 0 0 1
pinseq=9
T 25700 29550 5 8 0 1 0 0 1
pinlabel=9
T 25700 29550 5 8 0 1 0 0 1
pintype=pas
}
P 26700 29900 27000 29900 1 0 1
{
T 26800 29950 5 8 1 1 0 0 1
pinnumber=8
T 26800 29950 5 8 0 0 0 0 1
pinseq=8
T 26800 29950 5 8 0 1 0 0 1
pinlabel=8
T 26800 29950 5 8 0 1 0 0 1
pintype=pas
}
P 25600 29900 25900 29900 1 0 0
{
T 25700 29950 5 8 1 1 0 0 1
pinnumber=7
T 25700 29950 5 8 0 0 0 0 1
pinseq=7
T 25700 29950 5 8 0 1 0 0 1
pinlabel=7
T 25700 29950 5 8 0 1 0 0 1
pintype=pas
}
P 26700 30300 27000 30300 1 0 1
{
T 26800 30350 5 8 1 1 0 0 1
pinnumber=6
T 26800 30350 5 8 0 0 0 0 1
pinseq=6
T 26800 30350 5 8 0 1 0 0 1
pinlabel=6
T 26800 30350 5 8 0 1 0 0 1
pintype=pas
}
T 26200 31400 8 10 0 1 0 0 1
refdes=J?
P 26700 29100 27000 29100 1 0 1
{
T 26800 29150 5 8 1 1 0 0 1
pinnumber=12
T 26800 29150 5 8 0 0 0 0 1
pinseq=12
T 26800 29150 5 8 0 1 0 0 1
pinlabel=12
T 26800 29150 5 8 0 1 0 0 1
pintype=pas
}
P 25600 29100 25900 29100 1 0 0
{
T 25700 29150 5 8 1 1 0 0 1
pinnumber=11
T 25700 29150 5 8 0 0 0 0 1
pinseq=11
T 25700 29150 5 8 0 1 0 0 1
pinlabel=11
T 25700 29150 5 8 0 1 0 0 1
pintype=pas
}
B 25900 28900 800 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 25900 29300 26700 29300 3 0 0 0 -1 -1
L 26300 31300 26300 28900 3 0 0 0 -1 -1
T 25600 27500 8 10 0 0 0 0 1
pins=16
T 25600 27300 8 10 0 0 0 0 1
class=IO
]
{
T 25650 27050 5 10 0 1 0 0 1
device=HEADER12-1
T 25600 28900 5 10 0 0 0 0 1
footprint=HEADER12_2
T 26200 31400 5 10 1 1 0 0 1
refdes=J201
}
T 25600 31600 9 10 1 0 0 0 1
Recept - swap sides
C 33000 33000 1 0 0 EMBEDDEDgnd-1.sym
[
L 33080 33010 33120 33010 3 0 0 0 -1 -1
L 33055 33050 33145 33050 3 0 0 0 -1 -1
L 33000 33100 33200 33100 3 0 0 0 -1 -1
P 33100 33100 33100 33300 1 0 1
{
T 33158 33161 5 4 0 1 0 0 1
pintype=pwr
T 33158 33161 5 4 0 1 0 0 1
pinlabel=1
T 33158 33161 5 4 0 0 0 0 1
pinseq=1
T 33158 33161 5 4 0 1 0 0 1
pinnumber=1
}
T 33300 33050 8 10 0 0 0 0 1
net=GND:1
]
N 33900 33300 33100 33300 4
N 33900 33200 33300 33200 4
N 33300 33200 33300 32900 4
N 33300 32900 29000 32900 4
N 29000 32900 29000 33900 4
C 32700 32400 1 0 1 EMBEDDEDoutput-1.sym
[
L 32000 32400 32500 32400 3 0 0 0 -1 -1
L 31900 32500 32000 32400 3 0 0 0 -1 -1
L 32000 32600 31900 32500 3 0 0 0 -1 -1
L 32500 32600 32000 32600 3 0 0 0 -1 -1
L 32500 32600 32500 32400 3 0 0 0 -1 -1
P 32700 32500 32500 32500 1 0 0
{
T 32450 32450 5 6 0 0 0 6 1
pinseq=1
T 32450 32450 5 6 0 1 0 6 1
pinnumber=1
}
T 32600 32700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 32600 32700 5 10 0 0 0 6 1
device=OUTPUT
T 32700 32400 5 10 0 1 180 6 1
net=USART_TX:1
T 31800 32400 5 10 1 1 0 6 1
value=USART_TX
}
N 32700 32500 33600 32500 4
N 33600 32500 33600 32800 4
N 33600 32800 33900 32800 4
C 34800 31900 1 0 1 EMBEDDEDSJ1-3533NG.sym
[
P 34100 33300 33900 33300 1 0 1
{
T 34025 33350 5 5 1 1 0 4 1
pinnumber=1
T 33150 33350 5 8 0 0 0 6 1
pintype=io
T 32350 33350 5 8 0 0 0 6 1
pinlabel=Common
T 33850 33350 5 8 0 0 0 6 1
pinseq=5
}
P 34100 32800 33900 32800 1 0 1
{
T 34025 32850 5 5 1 1 0 4 1
pinnumber=2
T 33150 32850 5 8 0 0 0 6 1
pintype=io
T 32350 32850 5 8 0 0 0 6 1
pinlabel=Mic
T 33850 32850 5 8 0 0 0 6 1
pinseq=4
}
P 34100 33200 33900 33200 1 0 1
{
T 34025 33250 5 5 1 1 0 4 1
pinnumber=3
T 33150 33250 5 8 0 0 0 6 1
pintype=io
T 32350 33250 5 8 0 0 0 6 1
pinlabel=Speaker
T 33850 33250 5 8 0 0 0 6 1
pinseq=1
}
L 34400 33200 34500 33100 3 0 0 0 -1 -1
L 34500 33100 34600 33200 3 0 0 0 -1 -1
L 34400 33200 34100 33200 3 0 0 0 -1 -1
L 34660 33300 34100 33300 3 0 0 0 -1 -1
L 34200 32800 34300 32900 3 0 0 0 -1 -1
L 34300 32900 34400 32800 3 0 0 0 -1 -1
L 34200 32800 34100 32800 3 0 0 0 -1 -1
L 34660 33300 34660 32800 3 0 0 0 -1 -1
L 34640 33300 34640 32800 3 0 0 0 -1 -1
L 34640 32800 34660 32800 3 0 0 0 -1 -1
P 34100 32900 33900 32900 1 0 1
{
T 34025 32950 5 5 1 1 0 4 1
pinnumber=4
T 33150 32950 5 8 0 0 0 6 1
pintype=io
T 32350 32950 5 8 0 0 0 6 1
pinlabel=Mic
T 33850 32950 5 8 0 0 0 6 1
pinseq=3
}
L 34175 32900 34175 32800 3 0 0 0 -1 -1
L 34175 32900 34100 32900 3 0 0 0 -1 -1
L 34175 32800 34150 32825 3 0 0 0 -1 -1
L 34175 32800 34200 32825 3 0 0 0 -1 -1
B 34100 32700 600 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 34100 33100 33900 33100 1 0 1
{
T 34025 33150 5 5 1 1 0 4 1
pinnumber=5
T 33150 33150 5 8 0 0 0 6 1
pintype=io
T 32350 33150 5 8 0 0 0 6 1
pinlabel=Speaker
T 33850 33150 5 8 0 0 0 6 1
pinseq=2
}
L 34375 33100 34375 33200 3 0 0 0 -1 -1
L 34375 33100 34100 33100 3 0 0 0 -1 -1
L 34375 33200 34400 33175 3 0 0 0 -1 -1
L 34375 33200 34350 33175 3 0 0 0 -1 -1
L 34700 32700 34100 32700 3 0 0 0 -1 -1
T 34800 33800 5 10 0 0 0 6 1
Copyright Mark Salyzyn
T 34800 33600 5 10 0 0 0 6 1
documentation=http://products.cui.com/getPDF.aspx?filename=SJ1-3515N.pdf
T 34800 33400 5 10 0 0 0 6 1
description=Stereo Jack
T 34200 33200 5 10 0 0 0 6 1
numslots=0
T 34800 33000 5 10 0 0 0 6 1
footprint=SJ1-3515N.fp
T 34275 33000 8 10 0 1 0 4 1
refdes=J?
T 34500 32900 9 6 1 0 0 4 1
3.5
]
{
T 34375 33500 5 10 1 1 0 4 1
refdes=J202
T 34800 33000 5 10 0 0 0 6 1
footprint=SJ1-3535N.fp
}
C 21900 30200 1 0 1 EMBEDDEDinput-1.sym
[
P 21300 30300 21100 30300 1 0 1
{
T 21450 30250 5 6 0 1 0 6 1
pinnumber=1
T 21450 30250 5 6 0 0 0 6 1
pinseq=1
}
L 21900 30400 21900 30200 3 0 0 0 -1 -1
L 21900 30400 21400 30400 3 0 0 0 -1 -1
L 21400 30400 21300 30300 3 0 0 0 -1 -1
L 21300 30300 21400 30200 3 0 0 0 -1 -1
L 21400 30200 21900 30200 3 0 0 0 -1 -1
T 21900 30500 5 10 0 0 0 6 1
device=INPUT
]
{
T 21900 30500 5 10 0 0 0 6 1
device=INPUT
T 21900 30200 5 10 0 0 90 2 1
net=DVDD:1
T 21400 30600 5 10 1 1 180 6 1
value=DVDD
}
N 21100 30300 20000 30300 4
C 23500 29000 1 0 0 EMBEDDEDinput-1.sym
[
P 24100 29100 24300 29100 1 0 1
{
T 23950 29050 5 6 0 1 0 0 1
pinnumber=1
T 23950 29050 5 6 0 0 0 0 1
pinseq=1
}
L 23500 29200 23500 29000 3 0 0 0 -1 -1
L 23500 29200 24000 29200 3 0 0 0 -1 -1
L 24000 29200 24100 29100 3 0 0 0 -1 -1
L 24100 29100 24000 29000 3 0 0 0 -1 -1
L 24000 29000 23500 29000 3 0 0 0 -1 -1
T 23500 29300 5 10 0 0 0 0 1
device=INPUT
]
{
T 23500 29300 5 10 0 0 0 0 1
device=INPUT
T 23500 29000 5 10 0 0 90 0 1
net=DVDD:1
T 24000 29400 5 10 1 1 180 0 1
value=DVDD
}
