

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Thu May 22 15:11:01 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 25/07/2024 GMT
    15                           ; 
    16                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000FE0                     bsr             equ	4064
    49   000FE9                     fsr0            equ	4073
    50   000FEA                     fsr0h           equ	4074
    51   000FE9                     fsr0l           equ	4073
    52   000FE1                     fsr1            equ	4065
    53   000FE2                     fsr1h           equ	4066
    54   000FE1                     fsr1l           equ	4065
    55   000FD9                     fsr2            equ	4057
    56   000FDA                     fsr2h           equ	4058
    57   000FD9                     fsr2l           equ	4057
    58   000FEF                     indf0           equ	4079
    59   000FE7                     indf1           equ	4071
    60   000FDF                     indf2           equ	4063
    61   000FF2                     intcon          equ	4082
    62   000000                     nvmcon          equ	0
    63   000FF9                     pcl             equ	4089
    64   000FFA                     pclath          equ	4090
    65   000FFB                     pclatu          equ	4091
    66   000FEB                     plusw0          equ	4075
    67   000FE3                     plusw1          equ	4067
    68   000FDB                     plusw2          equ	4059
    69   000FED                     postdec0        equ	4077
    70   000FE5                     postdec1        equ	4069
    71   000FDD                     postdec2        equ	4061
    72   000FEE                     postinc0        equ	4078
    73   000FE6                     postinc1        equ	4070
    74   000FDE                     postinc2        equ	4062
    75   000FEC                     preinc0         equ	4076
    76   000FE4                     preinc1         equ	4068
    77   000FDC                     preinc2         equ	4060
    78   000FF3                     prod            equ	4083
    79   000FF4                     prodh           equ	4084
    80   000FF3                     prodl           equ	4083
    81   000FD8                     status          equ	4056
    82   000FF5                     tablat          equ	4085
    83   000FF6                     tblptr          equ	4086
    84   000FF7                     tblptrh         equ	4087
    85   000FF6                     tblptrl         equ	4086
    86   000FF8                     tblptru         equ	4088
    87   000FFD                     tosl            equ	4093
    88   000FE8                     wreg            equ	4072
    89   000F62                     SPPDATA         equ	3938	;# 
    90   000F63                     SPPCFG          equ	3939	;# 
    91   000F64                     SPPEPS          equ	3940	;# 
    92   000F65                     SPPCON          equ	3941	;# 
    93   000F66                     UFRM            equ	3942	;# 
    94   000F66                     UFRML           equ	3942	;# 
    95   000F67                     UFRMH           equ	3943	;# 
    96   000F68                     UIR             equ	3944	;# 
    97   000F69                     UIE             equ	3945	;# 
    98   000F6A                     UEIR            equ	3946	;# 
    99   000F6B                     UEIE            equ	3947	;# 
   100   000F6C                     USTAT           equ	3948	;# 
   101   000F6D                     UCON            equ	3949	;# 
   102   000F6E                     UADDR           equ	3950	;# 
   103   000F6F                     UCFG            equ	3951	;# 
   104   000F70                     UEP0            equ	3952	;# 
   105   000F71                     UEP1            equ	3953	;# 
   106   000F72                     UEP2            equ	3954	;# 
   107   000F73                     UEP3            equ	3955	;# 
   108   000F74                     UEP4            equ	3956	;# 
   109   000F75                     UEP5            equ	3957	;# 
   110   000F76                     UEP6            equ	3958	;# 
   111   000F77                     UEP7            equ	3959	;# 
   112   000F78                     UEP8            equ	3960	;# 
   113   000F79                     UEP9            equ	3961	;# 
   114   000F7A                     UEP10           equ	3962	;# 
   115   000F7B                     UEP11           equ	3963	;# 
   116   000F7C                     UEP12           equ	3964	;# 
   117   000F7D                     UEP13           equ	3965	;# 
   118   000F7E                     UEP14           equ	3966	;# 
   119   000F7F                     UEP15           equ	3967	;# 
   120   000F80                     PORTA           equ	3968	;# 
   121   000F81                     PORTB           equ	3969	;# 
   122   000F82                     PORTC           equ	3970	;# 
   123   000F83                     PORTD           equ	3971	;# 
   124   000F84                     PORTE           equ	3972	;# 
   125   000F89                     LATA            equ	3977	;# 
   126   000F8A                     LATB            equ	3978	;# 
   127   000F8B                     LATC            equ	3979	;# 
   128   000F8C                     LATD            equ	3980	;# 
   129   000F8D                     LATE            equ	3981	;# 
   130   000F92                     TRISA           equ	3986	;# 
   131   000F92                     DDRA            equ	3986	;# 
   132   000F93                     TRISB           equ	3987	;# 
   133   000F93                     DDRB            equ	3987	;# 
   134   000F94                     TRISC           equ	3988	;# 
   135   000F94                     DDRC            equ	3988	;# 
   136   000F95                     TRISD           equ	3989	;# 
   137   000F95                     DDRD            equ	3989	;# 
   138   000F96                     TRISE           equ	3990	;# 
   139   000F96                     DDRE            equ	3990	;# 
   140   000F9B                     OSCTUNE         equ	3995	;# 
   141   000F9D                     PIE1            equ	3997	;# 
   142   000F9E                     PIR1            equ	3998	;# 
   143   000F9F                     IPR1            equ	3999	;# 
   144   000FA0                     PIE2            equ	4000	;# 
   145   000FA1                     PIR2            equ	4001	;# 
   146   000FA2                     IPR2            equ	4002	;# 
   147   000FA6                     EECON1          equ	4006	;# 
   148   000FA7                     EECON2          equ	4007	;# 
   149   000FA8                     EEDATA          equ	4008	;# 
   150   000FA9                     EEADR           equ	4009	;# 
   151   000FAB                     RCSTA           equ	4011	;# 
   152   000FAB                     RCSTA1          equ	4011	;# 
   153   000FAC                     TXSTA           equ	4012	;# 
   154   000FAC                     TXSTA1          equ	4012	;# 
   155   000FAD                     TXREG           equ	4013	;# 
   156   000FAD                     TXREG1          equ	4013	;# 
   157   000FAE                     RCREG           equ	4014	;# 
   158   000FAE                     RCREG1          equ	4014	;# 
   159   000FAF                     SPBRG           equ	4015	;# 
   160   000FAF                     SPBRG1          equ	4015	;# 
   161   000FB0                     SPBRGH          equ	4016	;# 
   162   000FB1                     T3CON           equ	4017	;# 
   163   000FB2                     TMR3            equ	4018	;# 
   164   000FB2                     TMR3L           equ	4018	;# 
   165   000FB3                     TMR3H           equ	4019	;# 
   166   000FB4                     CMCON           equ	4020	;# 
   167   000FB5                     CVRCON          equ	4021	;# 
   168   000FB6                     ECCP1AS         equ	4022	;# 
   169   000FB6                     CCP1AS          equ	4022	;# 
   170   000FB7                     ECCP1DEL        equ	4023	;# 
   171   000FB7                     CCP1DEL         equ	4023	;# 
   172   000FB8                     BAUDCON         equ	4024	;# 
   173   000FB8                     BAUDCTL         equ	4024	;# 
   174   000FBA                     CCP2CON         equ	4026	;# 
   175   000FBB                     CCPR2           equ	4027	;# 
   176   000FBB                     CCPR2L          equ	4027	;# 
   177   000FBC                     CCPR2H          equ	4028	;# 
   178   000FBD                     CCP1CON         equ	4029	;# 
   179   000FBD                     ECCP1CON        equ	4029	;# 
   180   000FBE                     CCPR1           equ	4030	;# 
   181   000FBE                     CCPR1L          equ	4030	;# 
   182   000FBF                     CCPR1H          equ	4031	;# 
   183   000FC0                     ADCON2          equ	4032	;# 
   184   000FC1                     ADCON1          equ	4033	;# 
   185   000FC2                     ADCON0          equ	4034	;# 
   186   000FC3                     ADRES           equ	4035	;# 
   187   000FC3                     ADRESL          equ	4035	;# 
   188   000FC4                     ADRESH          equ	4036	;# 
   189   000FC5                     SSPCON2         equ	4037	;# 
   190   000FC6                     SSPCON1         equ	4038	;# 
   191   000FC7                     SSPSTAT         equ	4039	;# 
   192   000FC8                     SSPADD          equ	4040	;# 
   193   000FC9                     SSPBUF          equ	4041	;# 
   194   000FCA                     T2CON           equ	4042	;# 
   195   000FCB                     PR2             equ	4043	;# 
   196   000FCB                     MEMCON          equ	4043	;# 
   197   000FCC                     TMR2            equ	4044	;# 
   198   000FCD                     T1CON           equ	4045	;# 
   199   000FCE                     TMR1            equ	4046	;# 
   200   000FCE                     TMR1L           equ	4046	;# 
   201   000FCF                     TMR1H           equ	4047	;# 
   202   000FD0                     RCON            equ	4048	;# 
   203   000FD1                     WDTCON          equ	4049	;# 
   204   000FD2                     HLVDCON         equ	4050	;# 
   205   000FD2                     LVDCON          equ	4050	;# 
   206   000FD3                     OSCCON          equ	4051	;# 
   207   000FD5                     T0CON           equ	4053	;# 
   208   000FD6                     TMR0            equ	4054	;# 
   209   000FD6                     TMR0L           equ	4054	;# 
   210   000FD7                     TMR0H           equ	4055	;# 
   211   000FD8                     STATUS          equ	4056	;# 
   212   000FD9                     FSR2            equ	4057	;# 
   213   000FD9                     FSR2L           equ	4057	;# 
   214   000FDA                     FSR2H           equ	4058	;# 
   215   000FDB                     PLUSW2          equ	4059	;# 
   216   000FDC                     PREINC2         equ	4060	;# 
   217   000FDD                     POSTDEC2        equ	4061	;# 
   218   000FDE                     POSTINC2        equ	4062	;# 
   219   000FDF                     INDF2           equ	4063	;# 
   220   000FE0                     BSR             equ	4064	;# 
   221   000FE1                     FSR1            equ	4065	;# 
   222   000FE1                     FSR1L           equ	4065	;# 
   223   000FE2                     FSR1H           equ	4066	;# 
   224   000FE3                     PLUSW1          equ	4067	;# 
   225   000FE4                     PREINC1         equ	4068	;# 
   226   000FE5                     POSTDEC1        equ	4069	;# 
   227   000FE6                     POSTINC1        equ	4070	;# 
   228   000FE7                     INDF1           equ	4071	;# 
   229   000FE8                     WREG            equ	4072	;# 
   230   000FE9                     FSR0            equ	4073	;# 
   231   000FE9                     FSR0L           equ	4073	;# 
   232   000FEA                     FSR0H           equ	4074	;# 
   233   000FEB                     PLUSW0          equ	4075	;# 
   234   000FEC                     PREINC0         equ	4076	;# 
   235   000FED                     POSTDEC0        equ	4077	;# 
   236   000FEE                     POSTINC0        equ	4078	;# 
   237   000FEF                     INDF0           equ	4079	;# 
   238   000FF0                     INTCON3         equ	4080	;# 
   239   000FF1                     INTCON2         equ	4081	;# 
   240   000FF2                     INTCON          equ	4082	;# 
   241   000FF3                     PROD            equ	4083	;# 
   242   000FF3                     PRODL           equ	4083	;# 
   243   000FF4                     PRODH           equ	4084	;# 
   244   000FF5                     TABLAT          equ	4085	;# 
   245   000FF6                     TBLPTR          equ	4086	;# 
   246   000FF6                     TBLPTRL         equ	4086	;# 
   247   000FF7                     TBLPTRH         equ	4087	;# 
   248   000FF8                     TBLPTRU         equ	4088	;# 
   249   000FF9                     PCLAT           equ	4089	;# 
   250   000FF9                     PC              equ	4089	;# 
   251   000FF9                     PCL             equ	4089	;# 
   252   000FFA                     PCLATH          equ	4090	;# 
   253   000FFB                     PCLATU          equ	4091	;# 
   254   000FFC                     STKPTR          equ	4092	;# 
   255   000FFD                     TOS             equ	4093	;# 
   256   000FFD                     TOSL            equ	4093	;# 
   257   000FFE                     TOSH            equ	4094	;# 
   258   000FFF                     TOSU            equ	4095	;# 
   259   007C60                     _LATD0          set	31840
   260   007CA8                     _TRISD0         set	31912
   261   000F8A                     _LATB           set	3978
   262   000F93                     _TRISB          set	3987
   263                           
   264                           ; #config settings
   265                           
   266                           	psect	cinit
   267   0008CC                     __pcinit:
   268                           	callstack 0
   269   0008CC                     start_initialization:
   270                           	callstack 0
   271   0008CC                     __initialization:
   272                           	callstack 0
   273   0008CC                     end_of_initialization:
   274                           	callstack 0
   275   0008CC                     __end_of__initialization:
   276                           	callstack 0
   277   0008CC  0E00               	movlw	low (__Lmediumconst shr (0+16))
   278   0008CE  6EF8               	movwf	tblptru,c
   279   0008D0  0100               	movlb	0
   280   0008D2  EF01  F004         	goto	_main	;jump to C main() function
   281                           
   282                           	psect	cstackCOMRAM
   283   000001                     __pcstackCOMRAM:
   284                           	callstack 0
   285   000001                     ??_main:
   286                           
   287                           ; 1 bytes @ 0x0
   288   000001                     	ds	2
   289   000003                     main@i:
   290                           	callstack 0
   291                           
   292                           ; 1 bytes @ 0x2
   293   000003                     	ds	1
   294                           
   295 ;;
   296 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   297 ;;
   298 ;; *************** function _main *****************
   299 ;; Defined at:
   300 ;;		line 45 in file "Lab3C.c"
   301 ;; Parameters:    Size  Location     Type
   302 ;;		None
   303 ;; Auto vars:     Size  Location     Type
   304 ;;  i               1    2[COMRAM] unsigned char 
   305 ;; Return value:  Size  Location     Type
   306 ;;                  1    wreg      void 
   307 ;; Registers used:
   308 ;;		wreg, status,2, status,0
   309 ;; Tracked objects:
   310 ;;		On entry : 0/0
   311 ;;		On exit  : 0/0
   312 ;;		Unchanged: 0/0
   313 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   314 ;;      Params:         0       0       0       0       0       0       0       0       0
   315 ;;      Locals:         1       0       0       0       0       0       0       0       0
   316 ;;      Temps:          2       0       0       0       0       0       0       0       0
   317 ;;      Totals:         3       0       0       0       0       0       0       0       0
   318 ;;Total ram usage:        3 bytes
   319 ;; This function calls:
   320 ;;		Nothing
   321 ;; This function is called by:
   322 ;;		Startup code after reset
   323 ;; This function uses a non-reentrant model
   324 ;;
   325                           
   326                           	psect	text0
   327   000802                     __ptext0:
   328                           	callstack 0
   329   000802                     _main:
   330                           	callstack 31
   331                           
   332                           ;Lab3C.c: 48: unsigned char i;;Lab3C.c: 49: TRISB=0b00011111;
   333                           
   334                           ;incstack = 0
   335   000802  0E1F               	movlw	31
   336   000804  6E93               	movwf	147,c	;volatile
   337                           
   338                           ;Lab3C.c: 50: TRISD0=0;
   339   000806  9095               	bcf	3989,0,c	;volatile
   340                           
   341                           ;Lab3C.c: 52: LATB=0;
   342   000808  6A8A               	clrf	138,c	;volatile
   343                           
   344                           ;Lab3C.c: 53: LATD0=0;
   345   00080A  908C               	bcf	3980,0,c	;volatile
   346                           
   347                           ;Lab3C.c: 54: for(i=0;i<3;i++){
   348   00080C  6A03               	clrf	main@i^0,c
   349   00080E                     l789:
   350                           
   351                           ;Lab3C.c: 55: LATB=0b01000000;
   352   00080E  0E40               	movlw	64
   353   000810  6E8A               	movwf	138,c	;volatile
   354                           
   355                           ;Lab3C.c: 56: _delay((unsigned long)((500)*(1000000/4000.0)));
   356   000812  0EA3               	movlw	163
   357   000814  6E01               	movwf	??_main^0,c
   358   000816  0E55               	movlw	85
   359   000818                     u27:
   360   000818  2EE8               	decfsz	wreg,f,c
   361   00081A  D7FE               	bra	u27
   362   00081C  2E01               	decfsz	??_main^0,f,c
   363   00081E  D7FC               	bra	u27
   364   000820  0000               	nop	
   365                           
   366                           ;Lab3C.c: 57: LATB=0b00000000;
   367   000822  6A8A               	clrf	138,c	;volatile
   368                           
   369                           ;Lab3C.c: 58: _delay((unsigned long)((500)*(1000000/4000.0)));
   370   000824  0EA3               	movlw	163
   371   000826  6E01               	movwf	??_main^0,c
   372   000828  0E55               	movlw	85
   373   00082A                     u37:
   374   00082A  2EE8               	decfsz	wreg,f,c
   375   00082C  D7FE               	bra	u37
   376   00082E  2E01               	decfsz	??_main^0,f,c
   377   000830  D7FC               	bra	u37
   378   000832  0000               	nop	
   379   000834  2A03               	incf	main@i^0,f,c
   380   000836  0E02               	movlw	2
   381   000838  6403               	cpfsgt	main@i^0,c
   382   00083A  D7E9               	goto	l789
   383   00083C  D039               	goto	l827
   384   00083E                     l801:
   385   00083E  0E20               	movlw	32
   386   000840  6E8A               	movwf	138,c	;volatile
   387                           
   388                           ;Lab3C.c: 82: _delay((unsigned long)((3000)*(1000000/4000.0)));
   389   000842  0E04               	movlw	4
   390   000844  6E02               	movwf	(??_main+1)^0,c
   391   000846  0ECF               	movlw	207
   392   000848  6E01               	movwf	??_main^0,c
   393   00084A  0E02               	movlw	2
   394   00084C                     u47:
   395   00084C  2EE8               	decfsz	wreg,f,c
   396   00084E  D7FE               	bra	u47
   397   000850  2E01               	decfsz	??_main^0,f,c
   398   000852  D7FC               	bra	u47
   399   000854  2E02               	decfsz	(??_main+1)^0,f,c
   400   000856  D7FA               	bra	u47
   401   000858                     l805:
   402                           
   403                           ;Lab3C.c: 83: i++;
   404   000858  2A03               	incf	main@i^0,f,c
   405                           
   406                           ;Lab3C.c: 84: break;
   407   00085A  D02A               	goto	l827
   408   00085C                     l807:
   409   00085C  0E40               	movlw	64
   410   00085E  6E8A               	movwf	138,c	;volatile
   411                           
   412                           ;Lab3C.c: 86: _delay((unsigned long)((1000)*(1000000/4000.0)));
   413   000860  0E02               	movlw	2
   414   000862  6E02               	movwf	(??_main+1)^0,c
   415   000864  0E45               	movlw	69
   416   000866  6E01               	movwf	??_main^0,c
   417   000868  0EAA               	movlw	170
   418   00086A                     u57:
   419   00086A  2EE8               	decfsz	wreg,f,c
   420   00086C  D7FE               	bra	u57
   421   00086E  2E01               	decfsz	??_main^0,f,c
   422   000870  D7FC               	bra	u57
   423   000872  2E02               	decfsz	(??_main+1)^0,f,c
   424   000874  D7FA               	bra	u57
   425   000876  D7F0               	goto	l805
   426   000878                     l813:
   427   000878  0E80               	movlw	128
   428   00087A  6E8A               	movwf	138,c	;volatile
   429                           
   430                           ;Lab3C.c: 90: _delay((unsigned long)((2000)*(1000000/4000.0)));
   431   00087C  0E03               	movlw	3
   432   00087E  6E02               	movwf	(??_main+1)^0,c
   433   000880  0E8A               	movlw	138
   434   000882  6E01               	movwf	??_main^0,c
   435   000884  0E56               	movlw	86
   436   000886                     u67:
   437   000886  2EE8               	decfsz	wreg,f,c
   438   000888  D7FE               	bra	u67
   439   00088A  2E01               	decfsz	??_main^0,f,c
   440   00088C  D7FC               	bra	u67
   441   00088E  2E02               	decfsz	(??_main+1)^0,f,c
   442   000890  D7FA               	bra	u67
   443   000892  D7E2               	goto	l805
   444   000894                     l819:
   445   000894  0EC0               	movlw	192
   446   000896  6E8A               	movwf	138,c	;volatile
   447                           
   448                           ;Lab3C.c: 94: _delay((unsigned long)((1000)*(1000000/4000.0)));
   449   000898  0E02               	movlw	2
   450   00089A  6E02               	movwf	(??_main+1)^0,c
   451   00089C  0E45               	movlw	69
   452   00089E  6E01               	movwf	??_main^0,c
   453   0008A0  0EAA               	movlw	170
   454   0008A2                     u77:
   455   0008A2  2EE8               	decfsz	wreg,f,c
   456   0008A4  D7FE               	bra	u77
   457   0008A6  2E01               	decfsz	??_main^0,f,c
   458   0008A8  D7FC               	bra	u77
   459   0008AA  2E02               	decfsz	(??_main+1)^0,f,c
   460   0008AC  D7FA               	bra	u77
   461   0008AE                     l823:
   462                           
   463                           ;Lab3C.c: 95: i=0;
   464   0008AE  6A03               	clrf	main@i^0,c
   465   0008B0                     l827:
   466   0008B0  5003               	movf	main@i^0,w,c
   467                           
   468                           ; Switch size 1, requested type "simple"
   469                           ; Number of cases is 4, Range of values is 0 to 3
   470                           ; switch strategies available:
   471                           ; Name         Instructions Cycles
   472                           ; simple_byte           13     7 (average)
   473                           ;	Chosen strategy is simple_byte
   474   0008B2  0A00               	xorlw	0	; case 0
   475   0008B4  B4D8               	btfsc	status,2,c
   476   0008B6  D7C3               	goto	l801
   477   0008B8  0A01               	xorlw	1	; case 1
   478   0008BA  B4D8               	btfsc	status,2,c
   479   0008BC  D7CF               	goto	l807
   480   0008BE  0A03               	xorlw	3	; case 2
   481   0008C0  B4D8               	btfsc	status,2,c
   482   0008C2  D7DA               	goto	l813
   483   0008C4  0A01               	xorlw	1	; case 3
   484   0008C6  B4D8               	btfsc	status,2,c
   485   0008C8  D7E5               	goto	l819
   486   0008CA  D7F1               	goto	l823
   487   0008CC                     __end_of_main:
   488                           	callstack 0
   489                           
   490                           	psect	smallconst
   491   000800                     __psmallconst:
   492                           	callstack 0
   493   000800  00                 	db	0
   494   000801  00                 	db	0	; dummy byte at the end
   495   000002                     __activetblptr  equ	2
   496                           
   497                           	psect	rparam
   498   000001                     ___rparam_used  equ	1
   499   000000                     ___param_bank   equ	0
   500   000000                     __Lparam        equ	__Lrparam
   501   000000                     __Hparam        equ	__Hrparam
   502                           
   503                           	psect	idloc
   504                           
   505                           ;Config register IDLOC0 @ 0x200000
   506                           ;	unspecified, using default values
   507   200000                     	org	2097152
   508   200000  FF                 	db	255
   509                           
   510                           ;Config register IDLOC1 @ 0x200001
   511                           ;	unspecified, using default values
   512   200001                     	org	2097153
   513   200001  FF                 	db	255
   514                           
   515                           ;Config register IDLOC2 @ 0x200002
   516                           ;	unspecified, using default values
   517   200002                     	org	2097154
   518   200002  FF                 	db	255
   519                           
   520                           ;Config register IDLOC3 @ 0x200003
   521                           ;	unspecified, using default values
   522   200003                     	org	2097155
   523   200003  FF                 	db	255
   524                           
   525                           ;Config register IDLOC4 @ 0x200004
   526                           ;	unspecified, using default values
   527   200004                     	org	2097156
   528   200004  FF                 	db	255
   529                           
   530                           ;Config register IDLOC5 @ 0x200005
   531                           ;	unspecified, using default values
   532   200005                     	org	2097157
   533   200005  FF                 	db	255
   534                           
   535                           ;Config register IDLOC6 @ 0x200006
   536                           ;	unspecified, using default values
   537   200006                     	org	2097158
   538   200006  FF                 	db	255
   539                           
   540                           ;Config register IDLOC7 @ 0x200007
   541                           ;	unspecified, using default values
   542   200007                     	org	2097159
   543   200007  FF                 	db	255
   544                           
   545                           	psect	config
   546                           
   547                           ;Config register CONFIG1L @ 0x300000
   548                           ;	unspecified, using default values
   549                           ;	PLL Prescaler Selection bits
   550                           ;	PLLDIV = 0x0, unprogrammed default
   551                           ;	System Clock Postscaler Selection bits
   552                           ;	CPUDIV = 0x0, unprogrammed default
   553                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   554                           ;	USBDIV = 0x0, unprogrammed default
   555   300000                     	org	3145728
   556   300000  00                 	db	0
   557                           
   558                           ;Config register CONFIG1H @ 0x300001
   559                           ;	Oscillator Selection bits
   560                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   561                           ;	Fail-Safe Clock Monitor Enable bit
   562                           ;	FCMEN = 0x0, unprogrammed default
   563                           ;	Internal/External Oscillator Switchover bit
   564                           ;	IESO = 0x0, unprogrammed default
   565   300001                     	org	3145729
   566   300001  09                 	db	9
   567                           
   568                           ;Config register CONFIG2L @ 0x300002
   569                           ;	unspecified, using default values
   570                           ;	Power-up Timer Enable bit
   571                           ;	PWRT = 0x1, unprogrammed default
   572                           ;	Brown-out Reset Enable bits
   573                           ;	BOR = 0x3, unprogrammed default
   574                           ;	Brown-out Reset Voltage bits
   575                           ;	BORV = 0x3, unprogrammed default
   576                           ;	USB Voltage Regulator Enable bit
   577                           ;	VREGEN = 0x0, unprogrammed default
   578   300002                     	org	3145730
   579   300002  1F                 	db	31
   580                           
   581                           ;Config register CONFIG2H @ 0x300003
   582                           ;	Watchdog Timer Enable bit
   583                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   584                           ;	Watchdog Timer Postscale Select bits
   585                           ;	WDTPS = 0xF, unprogrammed default
   586   300003                     	org	3145731
   587   300003  1E                 	db	30
   588                           
   589                           ; Padding undefined space
   590   300004                     	org	3145732
   591   300004  FF                 	db	255
   592                           
   593                           ;Config register CONFIG3H @ 0x300005
   594                           ;	CCP2 MUX bit
   595                           ;	CCP2MX = 0x1, unprogrammed default
   596                           ;	PORTB A/D Enable bit
   597                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   598                           ;	Low-Power Timer 1 Oscillator Enable bit
   599                           ;	LPT1OSC = 0x0, unprogrammed default
   600                           ;	MCLR Pin Enable bit
   601                           ;	MCLRE = 0x1, unprogrammed default
   602   300005                     	org	3145733
   603   300005  81                 	db	129
   604                           
   605                           ;Config register CONFIG4L @ 0x300006
   606                           ;	Stack Full/Underflow Reset Enable bit
   607                           ;	STVREN = 0x1, unprogrammed default
   608                           ;	Single-Supply ICSP Enable bit
   609                           ;	LVP = OFF, Single-Supply ICSP disabled
   610                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   611                           ;	ICPRT = 0x0, unprogrammed default
   612                           ;	Extended Instruction Set Enable bit
   613                           ;	XINST = 0x0, unprogrammed default
   614                           ;	Background Debugger Enable bit
   615                           ;	DEBUG = 0x1, unprogrammed default
   616   300006                     	org	3145734
   617   300006  81                 	db	129
   618                           
   619                           ; Padding undefined space
   620   300007                     	org	3145735
   621   300007  FF                 	db	255
   622                           
   623                           ;Config register CONFIG5L @ 0x300008
   624                           ;	unspecified, using default values
   625                           ;	Code Protection bit
   626                           ;	CP0 = 0x1, unprogrammed default
   627                           ;	Code Protection bit
   628                           ;	CP1 = 0x1, unprogrammed default
   629                           ;	Code Protection bit
   630                           ;	CP2 = 0x1, unprogrammed default
   631                           ;	Code Protection bit
   632                           ;	CP3 = 0x1, unprogrammed default
   633   300008                     	org	3145736
   634   300008  0F                 	db	15
   635                           
   636                           ;Config register CONFIG5H @ 0x300009
   637                           ;	unspecified, using default values
   638                           ;	Boot Block Code Protection bit
   639                           ;	CPB = 0x1, unprogrammed default
   640                           ;	Data EEPROM Code Protection bit
   641                           ;	CPD = 0x1, unprogrammed default
   642   300009                     	org	3145737
   643   300009  C0                 	db	192
   644                           
   645                           ;Config register CONFIG6L @ 0x30000A
   646                           ;	unspecified, using default values
   647                           ;	Write Protection bit
   648                           ;	WRT0 = 0x1, unprogrammed default
   649                           ;	Write Protection bit
   650                           ;	WRT1 = 0x1, unprogrammed default
   651                           ;	Write Protection bit
   652                           ;	WRT2 = 0x1, unprogrammed default
   653                           ;	Write Protection bit
   654                           ;	WRT3 = 0x1, unprogrammed default
   655   30000A                     	org	3145738
   656   30000A  0F                 	db	15
   657                           
   658                           ;Config register CONFIG6H @ 0x30000B
   659                           ;	unspecified, using default values
   660                           ;	Configuration Register Write Protection bit
   661                           ;	WRTC = 0x1, unprogrammed default
   662                           ;	Boot Block Write Protection bit
   663                           ;	WRTB = 0x1, unprogrammed default
   664                           ;	Data EEPROM Write Protection bit
   665                           ;	WRTD = 0x1, unprogrammed default
   666   30000B                     	org	3145739
   667   30000B  E0                 	db	224
   668                           
   669                           ;Config register CONFIG7L @ 0x30000C
   670                           ;	unspecified, using default values
   671                           ;	Table Read Protection bit
   672                           ;	EBTR0 = 0x1, unprogrammed default
   673                           ;	Table Read Protection bit
   674                           ;	EBTR1 = 0x1, unprogrammed default
   675                           ;	Table Read Protection bit
   676                           ;	EBTR2 = 0x1, unprogrammed default
   677                           ;	Table Read Protection bit
   678                           ;	EBTR3 = 0x1, unprogrammed default
   679   30000C                     	org	3145740
   680   30000C  0F                 	db	15
   681                           
   682                           ;Config register CONFIG7H @ 0x30000D
   683                           ;	unspecified, using default values
   684                           ;	Boot Block Table Read Protection bit
   685                           ;	EBTRB = 0x1, unprogrammed default
   686   30000D                     	org	3145741
   687   30000D  40                 	db	64
   688                           tosu	equ	0xFFF
   689                           tosh	equ	0xFFE
   690                           tosl	equ	0xFFD
   691                           stkptr	equ	0xFFC
   692                           pclatu	equ	0xFFB
   693                           pclath	equ	0xFFA
   694                           pcl	equ	0xFF9
   695                           tblptru	equ	0xFF8
   696                           tblptrh	equ	0xFF7
   697                           tblptrl	equ	0xFF6
   698                           tablat	equ	0xFF5
   699                           prodh	equ	0xFF4
   700                           prodl	equ	0xFF3
   701                           indf0	equ	0xFEF
   702                           postinc0	equ	0xFEE
   703                           postdec0	equ	0xFED
   704                           preinc0	equ	0xFEC
   705                           plusw0	equ	0xFEB
   706                           fsr0h	equ	0xFEA
   707                           fsr0l	equ	0xFE9
   708                           wreg	equ	0xFE8
   709                           indf1	equ	0xFE7
   710                           postinc1	equ	0xFE6
   711                           postdec1	equ	0xFE5
   712                           preinc1	equ	0xFE4
   713                           plusw1	equ	0xFE3
   714                           fsr1h	equ	0xFE2
   715                           fsr1l	equ	0xFE1
   716                           bsr	equ	0xFE0
   717                           indf2	equ	0xFDF
   718                           postinc2	equ	0xFDE
   719                           postdec2	equ	0xFDD
   720                           preinc2	equ	0xFDC
   721                           plusw2	equ	0xFDB
   722                           fsr2h	equ	0xFDA
   723                           fsr2l	equ	0xFD9
   724                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      3       3
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0      45
                                              0 COMRAM     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh         106      0       0      0.0%
BITBIGSFRll         42      0       0      0.0%
BITBIGSFRlh         10      0       0      0.0%
COMRAM              95      3       3      3.2%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Thu May 22 15:11:01 2025

                     u27 0818                       u37 082A                       u47 084C  
                     u57 086A                       u67 0886                       u77 08A2  
                    l801 083E                      l813 0878                      l805 0858  
                    l823 08AE                      l807 085C                      l819 0894  
                    l827 08B0                      l789 080E                      wreg 0FE8  
                   _LATB 0F8A                     _main 0802                     start 0000  
           ___param_bank 0000                    ?_main 0001                    _LATD0 7C60  
                  _TRISB 0F93                    main@i 0003                    status 0FD8  
        __initialization 08CC             __end_of_main 08CC                   ??_main 0001  
          __activetblptr 0002                   _TRISD0 7CA8                   isa$std 0001  
           __mediumconst 0000                   tblptru 0FF8               __accesstop 0060  
__end_of__initialization 08CC            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 08CC                  __ramtop 0800                  __ptext0 0802  
   end_of_initialization 08CC            __Lmediumconst 0000      start_initialization 08CC  
            __smallconst 0800                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
