Mohammed Javed Absar, Francesco Poletti, Paul Marchal, Francky Catthoor, and Luca Benini. 2004. Fast and power-efficient dynamic data-layout with DMA-capable memories. In Proceedings of the PACS.
Nawaaz Ahmed , Nikolay Mateev , Keshav Pingali, Tiling imperfectly-nested loop nests, Proceedings of the 2000 ACM/IEEE conference on Supercomputing, p.31-es, November 04-10, 2000, Dallas, Texas, USA
I. Anagnostopoulos , S. Xydis , A. Bartzas , Zhonghai Lu , D. Soudris , A. Jantsch, Custom Microcoded Dynamic Memory Management for Distributed On-Chip Memory Organizations, IEEE Embedded Systems Letters, v.3 n.2, p.66-69, June 2011[doi>10.1109/LES.2011.2146228]
ARM. 2011. Cortex-A15 Technical Reference Manual Rev. r2p0. ARM.
David Atienza , Jose M. Mendias , Stylianos Mamagkakis , Dimitrios Soudris , Francky Catthoor, Systematic dynamic memory management design methodology for reduced memory footprint, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.2, p.465-489, April 2006[doi>10.1145/1142155.1142165]
Oren Avissar , Rajeev Barua , Dave Stewart, Heterogeneous memory management for embedded systems, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA[doi>10.1145/502217.502223]
Christos Baloukas , Jose L. Risco-Martin , David Atienza , Christophe Poucet , Lazaros Papadopoulos , Stylianos Mamagkakis , Dimitrios Soudris , J. Ignacio Hidalgo , Francky Catthoor , Juan Lanchares, Optimization methodology of dynamic data structures based on genetic algorithms for multimedia embedded systems, Journal of Systems and Software, v.82 n.4, p.590-602, April, 2009[doi>10.1016/j.jss.2008.08.032]
Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774805]
Alexandros Bartzas , Miguel Peon-Quiros , Christophe Poucet , Christos Baloukas , Stylianos Mamagkakis , Francky Catthoor , Dimitrios Soudris , Jose M. Mendias, Software metadata: Systematic characterization of the memory behaviour of dynamic applications, Journal of Systems and Software, v.83 n.6, p.1051-1075, June, 2010[doi>10.1016/j.jss.2010.01.001]
Luca Benini , Giovanni de Micheli, System-level power optimization: techniques and tools, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.115-192, April 2000[doi>10.1145/335043.335044]
Emery D. Berger , Kathryn S. McKinley , Robert D. Blumofe , Paul R. Wilson, Hoard: a scalable memory allocator for multithreaded applications, ACM SIGPLAN Notices, v.35 n.11, p.117-128, Nov. 2000[doi>10.1145/356989.357000]
Emery D. Berger , Benjamin G. Zorn , Kathryn S. McKinley, Composing high-performance memory allocators, Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, p.114-124, June 2001, Snowbird, Utah, USA[doi>10.1145/378795.378821]
Gilles Brassard , Paul Bratley, Fundamentals of algorithmics, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
Trishul M. Chilimbi , Bob Davidson , James R. Larus, Cache-conscious structure definition, Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, p.13-24, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301618.301635]
Minas Dasygenis , Erik Brockmeyer , Bart Durinck , Francky Catthoor , Dimitrios Soudris , Antonios Thanailakis, A combined DMA and application-specific prefetching approach for tackling the memory latency bottleneck, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.3, p.279-291, March 2006[doi>10.1109/TVLSI.2006.871759]
Edgar G. Daylight , David Atienza , Arnout Vandecappelle , Francky Catthoor , Jose M. Mendias, Memory-access-aware data structure transformations for embedded software with dynamic data accesses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.3, p.269-280, March 2004[doi>10.1109/TVLSI.2004.824303]
Hugo De Man. 2004. Connecting E-dreams to deep-submicron realities. In Proceedings of PATMOS. Springer. DOI:http://dx.doi.org/10.1007/b100662
Angel Dominguez , Sumesh Udayakumaran , Rajeev Barua, Heap data allocation to scratch-pad memory in embedded systems, Journal of Embedded Computing, v.1 n.4, p.521-540, December 2005
Lieven Eeckhout, H. Vandierendonck, and Koen De Bosschere. 2003. Quantifying the impact of input data sets on program behavior and its applications. Journal of Instruction-Level Parallelism 5 (2003), 1--33.
Edward Fredkin, Trie memory, Communications of the ACM, v.3 n.9, p.490-499, September 1960[doi>10.1145/367390.367400]
Erich Gamma , Richard Helm , Ralph Johnson , John Vlissides, Design patterns: elements of reusable object-oriented software, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1995
Bert Geelen, Erik Brockmeyer, Bart Durinck, Gauthier Lafruit, and Rudy Lauwereins. 2005. Alleviating memory bottlenecks by software-controlled data transfers in a data-parallel wavelet transform on a multicore DSP. In Proceedings of SPS-DARTS. 143--146.
Stefan Valentin Gheorghita , Martin Palkovic , Juan Hamers , Arnout Vandecappelle , Stelios Mamagkakis , Twan Basten , Lieven Eeckhout , Henk Corporaal , Francky Catthoor , Frederik Vandeputte , Koen De Bosschere, System-scenario-based design of dynamic embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-45, January 2009[doi>10.1145/1455229.1455232]
R. Gonzalez-Alberquilla , F. Castro , L. Pinuel , F. Tirado, Stack filter: Reducing L1 data cache power consumption, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.12, p.685-695, December, 2010[doi>10.1016/j.sysarc.2010.10.002]
Tristan Henderson , David Kotz , Ilya Abyzov, The changing usage of a mature campus-wide wireless network, Proceedings of the 10th annual international conference on Mobile computing and networking, September 26-October 01, 2004, Philadelphia, PA, USA[doi>10.1145/1023720.1023739]
HP Labs. 2008. CACTI 5.3. Retrieved from http://quid.hpl.hp.com:9081/cacti/.
François Ingelrest , Guillermo Barrenetxea , Gunnar Schaefer , Martin Vetterli , Olivier Couach , Marc Parlange, SensorScope: Application-specific sensor network for environmental monitoring, ACM Transactions on Sensor Networks (TOSN), v.6 n.2, p.1-32, February 2010[doi>10.1145/1689239.1689247]
JEDEC. 2011. Low Power Double Data Rate 2 (LPDDR2) - JESD209-2E. JEDEC Solid State Technology Association.
N. P. Jouppi , S. J. E. Wilton, Tradeoffs in two-level on-chip caching, Proceedings of the 21st annual international symposium on Computer architecture, p.34-45, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192015]
Mahmut Kandemir , Ismail Kadayif , Alok Choudhary , J. Ramanujam , Ibrahim Kolcu, Compiler-directed scratch pad memory optimization for embedded multiprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.3, p.281-287, March 2004[doi>10.1109/TVLSI.2004.824299]
M. Kandemir , J. Ramanujam , J. Irwin , N. Vijaykrishnan , I. Kadayif , A. Parikh, Dynamic management of scratch-pad memory space, Proceedings of the 38th annual Design Automation Conference, p.690-695, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379049]
Chris Lattner , Vikram Adve, Automatic pool allocation: improving performance by controlling data structure layout in the heap, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065027]
Doug Lea. 1996. A Memory Allocator. Retrieved from http://g.oswego.edu/dl/html/malloc.html.
Wentong Li , Saraju Mohanty , Krishna Kavi, A Page-based Hybrid (Software-Hardware) Dynamic Memory Allocator, IEEE Computer Architecture Letters, v.5 n.2, p.13-13, July 2006[doi>10.1109/L-CA.2006.13]
Amy W. Lim , Shih-Wei Liao , Monica S. Lam, Blocking and array contraction across arbitrarily nested loops using affine partitioning, Proceedings of the eighth ACM SIGPLAN symposium on Principles and practices of parallel programming, p.103-112, June 2001, Snowbird, Utah, USA[doi>10.1145/379539.379586]
Stylianos Mamagkakis , David Atienza , Christophe Poucet , Francky Catthoor , Dimitrios Soudris, Energy-efficient dynamic memory allocators at the middleware level of embedded systems, Proceedings of the 6th ACM & IEEE International conference on Embedded software, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176887.1176919]
Paul Marchal , Francky Catthoor , Davide Bruni , Luca Benini , Gomez Gomez , Luis Pinuel, Integrated Task Scheduling and Data Assignment for SDRAMs in Dynamic Applications, IEEE Design & Test, v.21 n.5, p.378-387, September 2004[doi>10.1109/MDT.2004.66]
B. H. Margolin , R. P. Parmelee , M. Schatzoff, Analysis of free-storage algorithms, IBM Systems Journal, v.10 n.4, p.283-304, December 1971[doi>10.1147/sj.104.0283]
Ross McIlroy , Peter Dickman , Joe Sventek, Efficient dynamic heap allocation of scratch-pad memory, Proceedings of the 7th international symposium on Memory management, June 07-08, 2008, Tucson, AZ, USA[doi>10.1145/1375634.1375640]
MICRON. 2010. Mobile LPSDR SDRAM - MT48H32M32LF/LG Rev. D 1/11 EN. Micron Technology, Inc.
MICRON. 2012. Mobile LPDDR2 SDRAM - MT42L64M32D1 Rev. N 3/12 EN. Micron Technology, Inc.
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.682-704, July 2000[doi>10.1145/348019.348570]
Poletti Francesco , Paul Marchal , David Atienza , Luca Benini , Francky Catthoor , Jose M. Mendias, An integrated hardware/software approach for run-time scratchpad management, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996634]
Christophe Poucet, David Atienza, and Francky Catthoor. 2006. Template-based semi-automatic profiling of multimedia applications. In Proceedings of ICME. IEEE, 1061--1064.
M. Shreedhar , George Varghese, Efficient fair queueing using deficit round-robin, IEEE/ACM Transactions on Networking (TON), v.4 n.3, p.375-385, June 1996[doi>10.1109/90.502236]
María Soto , André Rossi , Marc Sevaux, A mathematical model and a metaheuristic approach for a memory allocation problem, Journal of Heuristics, v.18 n.1, p.149-167, February  2012[doi>10.1007/s10732-011-9165-3]
S. Steinke , L. Wehmeyer , B. Lee , P. Marwedel, Assigning Program and Data Objects to Scratchpad for Energy Reduction, Proceedings of the conference on Design, automation and test in Europe, p.409, March 04-08, 2002
S. Subha, An Exclusive Cache Model, Proceedings of the 2009 Sixth International Conference on Information Technology: New Generations, p.1715-1716, April 27-29, 2009[doi>10.1109/ITNG.2009.89]
Sumesh Udayakumaran , Angel Dominguez , Rajeev Barua, Dynamic allocation for scratch-pad memory using compile-time decisions, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.472-511, May 2006[doi>10.1145/1151074.1151085]
Manish Verma , Stefan Steinke , Peter Marwedel, Data partitioning for maximal scratchpad usage, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119788]
Manish Verma , Lars Wehmeyer , Peter Marwedel, Cache-Aware Scratchpad Allocation Algorithm, Proceedings of the conference on Design, automation and test in Europe, p.21264, February 16-20, 2004
Paul R. Wilson , Mark S. Johnstone , Michael Neely , David Boles, Dynamic Storage Allocation: A Survey and Critical Review, Proceedings of the International Workshop on Memory Management, p.1-116, September 27-29, 1995
Sven Wuytack , Jean-Philippe Diguet , Francky V. M. Catthoor , Hugo J. De Man, Formalized methodology for data reuse exploration for low-power hierarchical memory mappings, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.529-537, Dec. 1998[doi>10.1109/92.736124]
Ying Zheng , B. T. Davis , M. Jordan, Performance evaluation of exclusive cache hierarchies, Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software, p.89-96, March 10-12, 2004
