cacheL1(8,4,2,4,wt)
cacheL2(16,4,2,8,wt)
cacheL2(32,4,2,16,wb)
cacheL2(64,4,2,16,wb)

.ORG 16
ret r1
div r5 , r6 , r7
addi r4 , r4 , 1
