
testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f08  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ac  08008098  08008098  00018098  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008444  08008444  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  08008444  08008444  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008444  08008444  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008444  08008444  00018444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008448  08008448  00018448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800844c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          000002a8  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000047c  2000047c  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   00011495  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000247b  00000000  00000000  000316dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000f88  00000000  00000000  00033b58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000c1e  00000000  00000000  00034ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001d538  00000000  00000000  000356fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000136c5  00000000  00000000  00052c36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000af410  00000000  00000000  000662fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005174  00000000  00000000  0011570c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008d  00000000  00000000  0011a880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008080 	.word	0x08008080

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08008080 	.word	0x08008080

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bac:	f000 fc72 	bl	8001494 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb0:	f000 f818 	bl	8000be4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bb4:	f000 f9b4 	bl	8000f20 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bb8:	f000 f982 	bl	8000ec0 <MX_USART2_UART_Init>
  MX_DAC1_Init();
 8000bbc:	f000 f8da 	bl	8000d74 <MX_DAC1_Init>
  MX_ADC1_Init();
 8000bc0:	f000 f868 	bl	8000c94 <MX_ADC1_Init>
  MX_TIM17_Init();
 8000bc4:	f000 f900 	bl	8000dc8 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8000bc8:	2100      	movs	r1, #0
 8000bca:	4805      	ldr	r0, [pc, #20]	; (8000be0 <main+0x38>)
 8000bcc:	f003 f9a4 	bl	8003f18 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim17, TIM_CHANNEL_1);
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	4803      	ldr	r0, [pc, #12]	; (8000be0 <main+0x38>)
 8000bd4:	f003 fa8c 	bl	80040f0 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_PulseFinishedCallback(&htim17);
 8000bd8:	4801      	ldr	r0, [pc, #4]	; (8000be0 <main+0x38>)
 8000bda:	f000 f9d7 	bl	8000f8c <HAL_TIM_PWM_PulseFinishedCallback>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bde:	e7fe      	b.n	8000bde <main+0x36>
 8000be0:	20000254 	.word	0x20000254

08000be4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b096      	sub	sp, #88	; 0x58
 8000be8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000bee:	2228      	movs	r2, #40	; 0x28
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f005 faf1 	bl	80061da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bf8:	f107 031c 	add.w	r3, r7, #28
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	605a      	str	r2, [r3, #4]
 8000c02:	609a      	str	r2, [r3, #8]
 8000c04:	60da      	str	r2, [r3, #12]
 8000c06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c08:	1d3b      	adds	r3, r7, #4
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	605a      	str	r2, [r3, #4]
 8000c10:	609a      	str	r2, [r3, #8]
 8000c12:	60da      	str	r2, [r3, #12]
 8000c14:	611a      	str	r2, [r3, #16]
 8000c16:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c20:	2310      	movs	r3, #16
 8000c22:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c24:	2302      	movs	r3, #2
 8000c26:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000c2c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000c30:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c32:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c36:	4618      	mov	r0, r3
 8000c38:	f001 fd1c 	bl	8002674 <HAL_RCC_OscConfig>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000c42:	f000 f9ad 	bl	8000fa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c46:	230f      	movs	r3, #15
 8000c48:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c52:	2300      	movs	r3, #0
 8000c54:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c56:	2300      	movs	r3, #0
 8000c58:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c5a:	f107 031c 	add.w	r3, r7, #28
 8000c5e:	2100      	movs	r1, #0
 8000c60:	4618      	mov	r0, r3
 8000c62:	f002 fd45 	bl	80036f0 <HAL_RCC_ClockConfig>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000c6c:	f000 f998 	bl	8000fa0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000c70:	2380      	movs	r3, #128	; 0x80
 8000c72:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000c74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c78:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c7a:	1d3b      	adds	r3, r7, #4
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f002 ff6d 	bl	8003b5c <HAL_RCCEx_PeriphCLKConfig>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000c88:	f000 f98a 	bl	8000fa0 <Error_Handler>
  }
}
 8000c8c:	bf00      	nop
 8000c8e:	3758      	adds	r7, #88	; 0x58
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b08a      	sub	sp, #40	; 0x28
 8000c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c9a:	f107 031c 	add.w	r3, r7, #28
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	601a      	str	r2, [r3, #0]
 8000ca2:	605a      	str	r2, [r3, #4]
 8000ca4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ca6:	1d3b      	adds	r3, r7, #4
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
 8000cb2:	611a      	str	r2, [r3, #16]
 8000cb4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cb6:	4b2e      	ldr	r3, [pc, #184]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000cb8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000cbc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000cbe:	4b2c      	ldr	r3, [pc, #176]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cc4:	4b2a      	ldr	r3, [pc, #168]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cca:	4b29      	ldr	r3, [pc, #164]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cd0:	4b27      	ldr	r3, [pc, #156]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cd6:	4b26      	ldr	r3, [pc, #152]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cde:	4b24      	ldr	r3, [pc, #144]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ce4:	4b22      	ldr	r3, [pc, #136]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cea:	4b21      	ldr	r3, [pc, #132]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000cf0:	4b1f      	ldr	r3, [pc, #124]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cf6:	4b1e      	ldr	r3, [pc, #120]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cfe:	4b1c      	ldr	r3, [pc, #112]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000d00:	2204      	movs	r2, #4
 8000d02:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d04:	4b1a      	ldr	r3, [pc, #104]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d0a:	4b19      	ldr	r3, [pc, #100]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d10:	4817      	ldr	r0, [pc, #92]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000d12:	f000 fc25 	bl	8001560 <HAL_ADC_Init>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000d1c:	f000 f940 	bl	8000fa0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d20:	2300      	movs	r3, #0
 8000d22:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d24:	f107 031c 	add.w	r3, r7, #28
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4811      	ldr	r0, [pc, #68]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000d2c:	f001 f868 	bl	8001e00 <HAL_ADCEx_MultiModeConfigChannel>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000d36:	f000 f933 	bl	8000fa0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d42:	2300      	movs	r3, #0
 8000d44:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d46:	2300      	movs	r3, #0
 8000d48:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d52:	1d3b      	adds	r3, r7, #4
 8000d54:	4619      	mov	r1, r3
 8000d56:	4806      	ldr	r0, [pc, #24]	; (8000d70 <MX_ADC1_Init+0xdc>)
 8000d58:	f000 fd94 	bl	8001884 <HAL_ADC_ConfigChannel>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000d62:	f000 f91d 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d66:	bf00      	nop
 8000d68:	3728      	adds	r7, #40	; 0x28
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	200001f0 	.word	0x200001f0

08000d74 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000d7a:	1d3b      	adds	r3, r7, #4
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	605a      	str	r2, [r3, #4]
 8000d82:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000d84:	4b0e      	ldr	r3, [pc, #56]	; (8000dc0 <MX_DAC1_Init+0x4c>)
 8000d86:	4a0f      	ldr	r2, [pc, #60]	; (8000dc4 <MX_DAC1_Init+0x50>)
 8000d88:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000d8a:	480d      	ldr	r0, [pc, #52]	; (8000dc0 <MX_DAC1_Init+0x4c>)
 8000d8c:	f001 fa75 	bl	800227a <HAL_DAC_Init>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 8000d96:	f000 f903 	bl	8000fa0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000da2:	1d3b      	adds	r3, r7, #4
 8000da4:	2200      	movs	r2, #0
 8000da6:	4619      	mov	r1, r3
 8000da8:	4805      	ldr	r0, [pc, #20]	; (8000dc0 <MX_DAC1_Init+0x4c>)
 8000daa:	f001 fa89 	bl	80022c0 <HAL_DAC_ConfigChannel>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 8000db4:	f000 f8f4 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000db8:	bf00      	nop
 8000dba:	3710      	adds	r7, #16
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20000240 	.word	0x20000240
 8000dc4:	40007400 	.word	0x40007400

08000dc8 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b092      	sub	sp, #72	; 0x48
 8000dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	605a      	str	r2, [r3, #4]
 8000dd8:	609a      	str	r2, [r3, #8]
 8000dda:	60da      	str	r2, [r3, #12]
 8000ddc:	611a      	str	r2, [r3, #16]
 8000dde:	615a      	str	r2, [r3, #20]
 8000de0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000de2:	463b      	mov	r3, r7
 8000de4:	222c      	movs	r2, #44	; 0x2c
 8000de6:	2100      	movs	r1, #0
 8000de8:	4618      	mov	r0, r3
 8000dea:	f005 f9f6 	bl	80061da <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000dee:	4b32      	ldr	r3, [pc, #200]	; (8000eb8 <MX_TIM17_Init+0xf0>)
 8000df0:	4a32      	ldr	r2, [pc, #200]	; (8000ebc <MX_TIM17_Init+0xf4>)
 8000df2:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 20000 - 1;
 8000df4:	4b30      	ldr	r3, [pc, #192]	; (8000eb8 <MX_TIM17_Init+0xf0>)
 8000df6:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000dfa:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dfc:	4b2e      	ldr	r3, [pc, #184]	; (8000eb8 <MX_TIM17_Init+0xf0>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 20000 - 1;
 8000e02:	4b2d      	ldr	r3, [pc, #180]	; (8000eb8 <MX_TIM17_Init+0xf0>)
 8000e04:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000e08:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000e0a:	4b2b      	ldr	r3, [pc, #172]	; (8000eb8 <MX_TIM17_Init+0xf0>)
 8000e0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e10:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000e12:	4b29      	ldr	r3, [pc, #164]	; (8000eb8 <MX_TIM17_Init+0xf0>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e18:	4b27      	ldr	r3, [pc, #156]	; (8000eb8 <MX_TIM17_Init+0xf0>)
 8000e1a:	2280      	movs	r2, #128	; 0x80
 8000e1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000e1e:	4826      	ldr	r0, [pc, #152]	; (8000eb8 <MX_TIM17_Init+0xf0>)
 8000e20:	f002 ffc2 	bl	8003da8 <HAL_TIM_Base_Init>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_TIM17_Init+0x66>
  {
    Error_Handler();
 8000e2a:	f000 f8b9 	bl	8000fa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8000e2e:	4822      	ldr	r0, [pc, #136]	; (8000eb8 <MX_TIM17_Init+0xf0>)
 8000e30:	f003 f811 	bl	8003e56 <HAL_TIM_PWM_Init>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_TIM17_Init+0x76>
  {
    Error_Handler();
 8000e3a:	f000 f8b1 	bl	8000fa0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e3e:	2360      	movs	r3, #96	; 0x60
 8000e40:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 10000 - 1;
 8000e42:	f242 730f 	movw	r3, #9999	; 0x270f
 8000e46:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e50:	2300      	movs	r3, #0
 8000e52:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e54:	2300      	movs	r3, #0
 8000e56:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e60:	2200      	movs	r2, #0
 8000e62:	4619      	mov	r1, r3
 8000e64:	4814      	ldr	r0, [pc, #80]	; (8000eb8 <MX_TIM17_Init+0xf0>)
 8000e66:	f003 fb9d 	bl	80045a4 <HAL_TIM_PWM_ConfigChannel>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_TIM17_Init+0xac>
  {
    Error_Handler();
 8000e70:	f000 f896 	bl	8000fa0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e74:	2300      	movs	r3, #0
 8000e76:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e84:	2300      	movs	r3, #0
 8000e86:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e8c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e92:	2300      	movs	r3, #0
 8000e94:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000e96:	463b      	mov	r3, r7
 8000e98:	4619      	mov	r1, r3
 8000e9a:	4807      	ldr	r0, [pc, #28]	; (8000eb8 <MX_TIM17_Init+0xf0>)
 8000e9c:	f004 f802 	bl	8004ea4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_TIM17_Init+0xe2>
  {
    Error_Handler();
 8000ea6:	f000 f87b 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8000eaa:	4803      	ldr	r0, [pc, #12]	; (8000eb8 <MX_TIM17_Init+0xf0>)
 8000eac:	f000 f942 	bl	8001134 <HAL_TIM_MspPostInit>

}
 8000eb0:	bf00      	nop
 8000eb2:	3748      	adds	r7, #72	; 0x48
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	20000254 	.word	0x20000254
 8000ebc:	40014800 	.word	0x40014800

08000ec0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ec4:	4b14      	ldr	r3, [pc, #80]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000ec6:	4a15      	ldr	r2, [pc, #84]	; (8000f1c <MX_USART2_UART_Init+0x5c>)
 8000ec8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000eca:	4b13      	ldr	r3, [pc, #76]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000ecc:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000ed0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ed2:	4b11      	ldr	r3, [pc, #68]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ed8:	4b0f      	ldr	r3, [pc, #60]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ede:	4b0e      	ldr	r3, [pc, #56]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ee4:	4b0c      	ldr	r3, [pc, #48]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000ee6:	220c      	movs	r2, #12
 8000ee8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eea:	4b0b      	ldr	r3, [pc, #44]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ef0:	4b09      	ldr	r3, [pc, #36]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ef6:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000efc:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f02:	4805      	ldr	r0, [pc, #20]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000f04:	f004 f864 	bl	8004fd0 <HAL_UART_Init>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000f0e:	f000 f847 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	200002a0 	.word	0x200002a0
 8000f1c:	40004400 	.word	0x40004400

08000f20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b088      	sub	sp, #32
 8000f24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f26:	f107 030c 	add.w	r3, r7, #12
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
 8000f34:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f36:	4b14      	ldr	r3, [pc, #80]	; (8000f88 <MX_GPIO_Init+0x68>)
 8000f38:	695b      	ldr	r3, [r3, #20]
 8000f3a:	4a13      	ldr	r2, [pc, #76]	; (8000f88 <MX_GPIO_Init+0x68>)
 8000f3c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f40:	6153      	str	r3, [r2, #20]
 8000f42:	4b11      	ldr	r3, [pc, #68]	; (8000f88 <MX_GPIO_Init+0x68>)
 8000f44:	695b      	ldr	r3, [r3, #20]
 8000f46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f4a:	60bb      	str	r3, [r7, #8]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f4e:	4b0e      	ldr	r3, [pc, #56]	; (8000f88 <MX_GPIO_Init+0x68>)
 8000f50:	695b      	ldr	r3, [r3, #20]
 8000f52:	4a0d      	ldr	r2, [pc, #52]	; (8000f88 <MX_GPIO_Init+0x68>)
 8000f54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f58:	6153      	str	r3, [r2, #20]
 8000f5a:	4b0b      	ldr	r3, [pc, #44]	; (8000f88 <MX_GPIO_Init+0x68>)
 8000f5c:	695b      	ldr	r3, [r3, #20]
 8000f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f62:	607b      	str	r3, [r7, #4]
 8000f64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PA1 PA3 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5;
 8000f66:	232a      	movs	r3, #42	; 0x2a
 8000f68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f72:	f107 030c 	add.w	r3, r7, #12
 8000f76:	4619      	mov	r1, r3
 8000f78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f7c:	f001 fa08 	bl	8002390 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f80:	bf00      	nop
 8000f82:	3720      	adds	r7, #32
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40021000 	.word	0x40021000

08000f8c <HAL_TIM_PWM_PulseFinishedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]

	if(htim == &htim17){

	}

}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa4:	b672      	cpsid	i
}
 8000fa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fa8:	e7fe      	b.n	8000fa8 <Error_Handler+0x8>
	...

08000fac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fb2:	4b0f      	ldr	r3, [pc, #60]	; (8000ff0 <HAL_MspInit+0x44>)
 8000fb4:	699b      	ldr	r3, [r3, #24]
 8000fb6:	4a0e      	ldr	r2, [pc, #56]	; (8000ff0 <HAL_MspInit+0x44>)
 8000fb8:	f043 0301 	orr.w	r3, r3, #1
 8000fbc:	6193      	str	r3, [r2, #24]
 8000fbe:	4b0c      	ldr	r3, [pc, #48]	; (8000ff0 <HAL_MspInit+0x44>)
 8000fc0:	699b      	ldr	r3, [r3, #24]
 8000fc2:	f003 0301 	and.w	r3, r3, #1
 8000fc6:	607b      	str	r3, [r7, #4]
 8000fc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fca:	4b09      	ldr	r3, [pc, #36]	; (8000ff0 <HAL_MspInit+0x44>)
 8000fcc:	69db      	ldr	r3, [r3, #28]
 8000fce:	4a08      	ldr	r2, [pc, #32]	; (8000ff0 <HAL_MspInit+0x44>)
 8000fd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fd4:	61d3      	str	r3, [r2, #28]
 8000fd6:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <HAL_MspInit+0x44>)
 8000fd8:	69db      	ldr	r3, [r3, #28]
 8000fda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fde:	603b      	str	r3, [r7, #0]
 8000fe0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fe2:	bf00      	nop
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	40021000 	.word	0x40021000

08000ff4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08a      	sub	sp, #40	; 0x28
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001014:	d124      	bne.n	8001060 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001016:	4b14      	ldr	r3, [pc, #80]	; (8001068 <HAL_ADC_MspInit+0x74>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	4a13      	ldr	r2, [pc, #76]	; (8001068 <HAL_ADC_MspInit+0x74>)
 800101c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001020:	6153      	str	r3, [r2, #20]
 8001022:	4b11      	ldr	r3, [pc, #68]	; (8001068 <HAL_ADC_MspInit+0x74>)
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	4b0e      	ldr	r3, [pc, #56]	; (8001068 <HAL_ADC_MspInit+0x74>)
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	4a0d      	ldr	r2, [pc, #52]	; (8001068 <HAL_ADC_MspInit+0x74>)
 8001034:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001038:	6153      	str	r3, [r2, #20]
 800103a:	4b0b      	ldr	r3, [pc, #44]	; (8001068 <HAL_ADC_MspInit+0x74>)
 800103c:	695b      	ldr	r3, [r3, #20]
 800103e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001046:	2301      	movs	r3, #1
 8001048:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800104a:	2303      	movs	r3, #3
 800104c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104e:	2300      	movs	r3, #0
 8001050:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001052:	f107 0314 	add.w	r3, r7, #20
 8001056:	4619      	mov	r1, r3
 8001058:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800105c:	f001 f998 	bl	8002390 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001060:	bf00      	nop
 8001062:	3728      	adds	r7, #40	; 0x28
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	40021000 	.word	0x40021000

0800106c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b08a      	sub	sp, #40	; 0x28
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001074:	f107 0314 	add.w	r3, r7, #20
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]
 8001080:	60da      	str	r2, [r3, #12]
 8001082:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a15      	ldr	r2, [pc, #84]	; (80010e0 <HAL_DAC_MspInit+0x74>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d124      	bne.n	80010d8 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800108e:	4b15      	ldr	r3, [pc, #84]	; (80010e4 <HAL_DAC_MspInit+0x78>)
 8001090:	69db      	ldr	r3, [r3, #28]
 8001092:	4a14      	ldr	r2, [pc, #80]	; (80010e4 <HAL_DAC_MspInit+0x78>)
 8001094:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001098:	61d3      	str	r3, [r2, #28]
 800109a:	4b12      	ldr	r3, [pc, #72]	; (80010e4 <HAL_DAC_MspInit+0x78>)
 800109c:	69db      	ldr	r3, [r3, #28]
 800109e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80010a2:	613b      	str	r3, [r7, #16]
 80010a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a6:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <HAL_DAC_MspInit+0x78>)
 80010a8:	695b      	ldr	r3, [r3, #20]
 80010aa:	4a0e      	ldr	r2, [pc, #56]	; (80010e4 <HAL_DAC_MspInit+0x78>)
 80010ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010b0:	6153      	str	r3, [r2, #20]
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <HAL_DAC_MspInit+0x78>)
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80010be:	2310      	movs	r3, #16
 80010c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010c2:	2303      	movs	r3, #3
 80010c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ca:	f107 0314 	add.w	r3, r7, #20
 80010ce:	4619      	mov	r1, r3
 80010d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d4:	f001 f95c 	bl	8002390 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80010d8:	bf00      	nop
 80010da:	3728      	adds	r7, #40	; 0x28
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40007400 	.word	0x40007400
 80010e4:	40021000 	.word	0x40021000

080010e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a0d      	ldr	r2, [pc, #52]	; (800112c <HAL_TIM_Base_MspInit+0x44>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d113      	bne.n	8001122 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 80010fa:	4b0d      	ldr	r3, [pc, #52]	; (8001130 <HAL_TIM_Base_MspInit+0x48>)
 80010fc:	699b      	ldr	r3, [r3, #24]
 80010fe:	4a0c      	ldr	r2, [pc, #48]	; (8001130 <HAL_TIM_Base_MspInit+0x48>)
 8001100:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001104:	6193      	str	r3, [r2, #24]
 8001106:	4b0a      	ldr	r3, [pc, #40]	; (8001130 <HAL_TIM_Base_MspInit+0x48>)
 8001108:	699b      	ldr	r3, [r3, #24]
 800110a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001112:	2200      	movs	r2, #0
 8001114:	2100      	movs	r1, #0
 8001116:	201a      	movs	r0, #26
 8001118:	f001 f879 	bl	800220e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800111c:	201a      	movs	r0, #26
 800111e:	f001 f892 	bl	8002246 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001122:	bf00      	nop
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	40014800 	.word	0x40014800
 8001130:	40021000 	.word	0x40021000

08001134 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b088      	sub	sp, #32
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113c:	f107 030c 	add.w	r3, r7, #12
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM17)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a11      	ldr	r2, [pc, #68]	; (8001198 <HAL_TIM_MspPostInit+0x64>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d11c      	bne.n	8001190 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM17_MspPostInit 0 */

  /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001156:	4b11      	ldr	r3, [pc, #68]	; (800119c <HAL_TIM_MspPostInit+0x68>)
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	4a10      	ldr	r2, [pc, #64]	; (800119c <HAL_TIM_MspPostInit+0x68>)
 800115c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001160:	6153      	str	r3, [r2, #20]
 8001162:	4b0e      	ldr	r3, [pc, #56]	; (800119c <HAL_TIM_MspPostInit+0x68>)
 8001164:	695b      	ldr	r3, [r3, #20]
 8001166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116a:	60bb      	str	r3, [r7, #8]
 800116c:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PA7     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800116e:	2380      	movs	r3, #128	; 0x80
 8001170:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001172:	2302      	movs	r3, #2
 8001174:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 800117e:	2301      	movs	r3, #1
 8001180:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001182:	f107 030c 	add.w	r3, r7, #12
 8001186:	4619      	mov	r1, r3
 8001188:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800118c:	f001 f900 	bl	8002390 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8001190:	bf00      	nop
 8001192:	3720      	adds	r7, #32
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40014800 	.word	0x40014800
 800119c:	40021000 	.word	0x40021000

080011a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08a      	sub	sp, #40	; 0x28
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	f107 0314 	add.w	r3, r7, #20
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a18      	ldr	r2, [pc, #96]	; (8001220 <HAL_UART_MspInit+0x80>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d129      	bne.n	8001216 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011c2:	4b18      	ldr	r3, [pc, #96]	; (8001224 <HAL_UART_MspInit+0x84>)
 80011c4:	69db      	ldr	r3, [r3, #28]
 80011c6:	4a17      	ldr	r2, [pc, #92]	; (8001224 <HAL_UART_MspInit+0x84>)
 80011c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011cc:	61d3      	str	r3, [r2, #28]
 80011ce:	4b15      	ldr	r3, [pc, #84]	; (8001224 <HAL_UART_MspInit+0x84>)
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011da:	4b12      	ldr	r3, [pc, #72]	; (8001224 <HAL_UART_MspInit+0x84>)
 80011dc:	695b      	ldr	r3, [r3, #20]
 80011de:	4a11      	ldr	r2, [pc, #68]	; (8001224 <HAL_UART_MspInit+0x84>)
 80011e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011e4:	6153      	str	r3, [r2, #20]
 80011e6:	4b0f      	ldr	r3, [pc, #60]	; (8001224 <HAL_UART_MspInit+0x84>)
 80011e8:	695b      	ldr	r3, [r3, #20]
 80011ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ee:	60fb      	str	r3, [r7, #12]
 80011f0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80011f2:	f248 0304 	movw	r3, #32772	; 0x8004
 80011f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f8:	2302      	movs	r3, #2
 80011fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001200:	2303      	movs	r3, #3
 8001202:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001204:	2307      	movs	r3, #7
 8001206:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001208:	f107 0314 	add.w	r3, r7, #20
 800120c:	4619      	mov	r1, r3
 800120e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001212:	f001 f8bd 	bl	8002390 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001216:	bf00      	nop
 8001218:	3728      	adds	r7, #40	; 0x28
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40004400 	.word	0x40004400
 8001224:	40021000 	.word	0x40021000

08001228 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800122c:	e7fe      	b.n	800122c <NMI_Handler+0x4>

0800122e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800122e:	b480      	push	{r7}
 8001230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001232:	e7fe      	b.n	8001232 <HardFault_Handler+0x4>

08001234 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001238:	e7fe      	b.n	8001238 <MemManage_Handler+0x4>

0800123a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800123a:	b480      	push	{r7}
 800123c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800123e:	e7fe      	b.n	800123e <BusFault_Handler+0x4>

08001240 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001244:	e7fe      	b.n	8001244 <UsageFault_Handler+0x4>

08001246 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001246:	b480      	push	{r7}
 8001248:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800124a:	bf00      	nop
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr

08001262 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001262:	b480      	push	{r7}
 8001264:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001266:	bf00      	nop
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001274:	f000 f954 	bl	8001520 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}

0800127c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001280:	4802      	ldr	r0, [pc, #8]	; (800128c <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001282:	f003 f86f 	bl	8004364 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20000254 	.word	0x20000254

08001290 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  return 1;
 8001294:	2301      	movs	r3, #1
}
 8001296:	4618      	mov	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <_kill>:

int _kill(int pid, int sig)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012aa:	f004 ffe9 	bl	8006280 <__errno>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2216      	movs	r2, #22
 80012b2:	601a      	str	r2, [r3, #0]
  return -1;
 80012b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <_exit>:

void _exit (int status)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80012c8:	f04f 31ff 	mov.w	r1, #4294967295
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f7ff ffe7 	bl	80012a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80012d2:	e7fe      	b.n	80012d2 <_exit+0x12>

080012d4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e0:	2300      	movs	r3, #0
 80012e2:	617b      	str	r3, [r7, #20]
 80012e4:	e00a      	b.n	80012fc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012e6:	f3af 8000 	nop.w
 80012ea:	4601      	mov	r1, r0
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	1c5a      	adds	r2, r3, #1
 80012f0:	60ba      	str	r2, [r7, #8]
 80012f2:	b2ca      	uxtb	r2, r1
 80012f4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	3301      	adds	r3, #1
 80012fa:	617b      	str	r3, [r7, #20]
 80012fc:	697a      	ldr	r2, [r7, #20]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	429a      	cmp	r2, r3
 8001302:	dbf0      	blt.n	80012e6 <_read+0x12>
  }

  return len;
 8001304:	687b      	ldr	r3, [r7, #4]
}
 8001306:	4618      	mov	r0, r3
 8001308:	3718      	adds	r7, #24
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}

0800130e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b086      	sub	sp, #24
 8001312:	af00      	add	r7, sp, #0
 8001314:	60f8      	str	r0, [r7, #12]
 8001316:	60b9      	str	r1, [r7, #8]
 8001318:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800131a:	2300      	movs	r3, #0
 800131c:	617b      	str	r3, [r7, #20]
 800131e:	e009      	b.n	8001334 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	1c5a      	adds	r2, r3, #1
 8001324:	60ba      	str	r2, [r7, #8]
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	4618      	mov	r0, r3
 800132a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	3301      	adds	r3, #1
 8001332:	617b      	str	r3, [r7, #20]
 8001334:	697a      	ldr	r2, [r7, #20]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	429a      	cmp	r2, r3
 800133a:	dbf1      	blt.n	8001320 <_write+0x12>
  }
  return len;
 800133c:	687b      	ldr	r3, [r7, #4]
}
 800133e:	4618      	mov	r0, r3
 8001340:	3718      	adds	r7, #24
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <_close>:

int _close(int file)
{
 8001346:	b480      	push	{r7}
 8001348:	b083      	sub	sp, #12
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800134e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001352:	4618      	mov	r0, r3
 8001354:	370c      	adds	r7, #12
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr

0800135e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800135e:	b480      	push	{r7}
 8001360:	b083      	sub	sp, #12
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]
 8001366:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800136e:	605a      	str	r2, [r3, #4]
  return 0;
 8001370:	2300      	movs	r3, #0
}
 8001372:	4618      	mov	r0, r3
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr

0800137e <_isatty>:

int _isatty(int file)
{
 800137e:	b480      	push	{r7}
 8001380:	b083      	sub	sp, #12
 8001382:	af00      	add	r7, sp, #0
 8001384:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001386:	2301      	movs	r3, #1
}
 8001388:	4618      	mov	r0, r3
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr

08001394 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013a0:	2300      	movs	r3, #0
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3714      	adds	r7, #20
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
	...

080013b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013b8:	4a14      	ldr	r2, [pc, #80]	; (800140c <_sbrk+0x5c>)
 80013ba:	4b15      	ldr	r3, [pc, #84]	; (8001410 <_sbrk+0x60>)
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013c4:	4b13      	ldr	r3, [pc, #76]	; (8001414 <_sbrk+0x64>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d102      	bne.n	80013d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013cc:	4b11      	ldr	r3, [pc, #68]	; (8001414 <_sbrk+0x64>)
 80013ce:	4a12      	ldr	r2, [pc, #72]	; (8001418 <_sbrk+0x68>)
 80013d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013d2:	4b10      	ldr	r3, [pc, #64]	; (8001414 <_sbrk+0x64>)
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4413      	add	r3, r2
 80013da:	693a      	ldr	r2, [r7, #16]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d207      	bcs.n	80013f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013e0:	f004 ff4e 	bl	8006280 <__errno>
 80013e4:	4603      	mov	r3, r0
 80013e6:	220c      	movs	r2, #12
 80013e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ea:	f04f 33ff 	mov.w	r3, #4294967295
 80013ee:	e009      	b.n	8001404 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013f0:	4b08      	ldr	r3, [pc, #32]	; (8001414 <_sbrk+0x64>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013f6:	4b07      	ldr	r3, [pc, #28]	; (8001414 <_sbrk+0x64>)
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4413      	add	r3, r2
 80013fe:	4a05      	ldr	r2, [pc, #20]	; (8001414 <_sbrk+0x64>)
 8001400:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001402:	68fb      	ldr	r3, [r7, #12]
}
 8001404:	4618      	mov	r0, r3
 8001406:	3718      	adds	r7, #24
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	20003000 	.word	0x20003000
 8001410:	00000400 	.word	0x00000400
 8001414:	20000328 	.word	0x20000328
 8001418:	20000480 	.word	0x20000480

0800141c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001420:	4b06      	ldr	r3, [pc, #24]	; (800143c <SystemInit+0x20>)
 8001422:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001426:	4a05      	ldr	r2, [pc, #20]	; (800143c <SystemInit+0x20>)
 8001428:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800142c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	e000ed00 	.word	0xe000ed00

08001440 <Reset_Handler>:
 8001440:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001478 <LoopForever+0x2>
 8001444:	f7ff ffea 	bl	800141c <SystemInit>
 8001448:	480c      	ldr	r0, [pc, #48]	; (800147c <LoopForever+0x6>)
 800144a:	490d      	ldr	r1, [pc, #52]	; (8001480 <LoopForever+0xa>)
 800144c:	4a0d      	ldr	r2, [pc, #52]	; (8001484 <LoopForever+0xe>)
 800144e:	2300      	movs	r3, #0
 8001450:	e002      	b.n	8001458 <LoopCopyDataInit>

08001452 <CopyDataInit>:
 8001452:	58d4      	ldr	r4, [r2, r3]
 8001454:	50c4      	str	r4, [r0, r3]
 8001456:	3304      	adds	r3, #4

08001458 <LoopCopyDataInit>:
 8001458:	18c4      	adds	r4, r0, r3
 800145a:	428c      	cmp	r4, r1
 800145c:	d3f9      	bcc.n	8001452 <CopyDataInit>
 800145e:	4a0a      	ldr	r2, [pc, #40]	; (8001488 <LoopForever+0x12>)
 8001460:	4c0a      	ldr	r4, [pc, #40]	; (800148c <LoopForever+0x16>)
 8001462:	2300      	movs	r3, #0
 8001464:	e001      	b.n	800146a <LoopFillZerobss>

08001466 <FillZerobss>:
 8001466:	6013      	str	r3, [r2, #0]
 8001468:	3204      	adds	r2, #4

0800146a <LoopFillZerobss>:
 800146a:	42a2      	cmp	r2, r4
 800146c:	d3fb      	bcc.n	8001466 <FillZerobss>
 800146e:	f004 ff0d 	bl	800628c <__libc_init_array>
 8001472:	f7ff fb99 	bl	8000ba8 <main>

08001476 <LoopForever>:
 8001476:	e7fe      	b.n	8001476 <LoopForever>
 8001478:	20003000 	.word	0x20003000
 800147c:	20000000 	.word	0x20000000
 8001480:	200001d4 	.word	0x200001d4
 8001484:	0800844c 	.word	0x0800844c
 8001488:	200001d4 	.word	0x200001d4
 800148c:	2000047c 	.word	0x2000047c

08001490 <ADC1_2_IRQHandler>:
 8001490:	e7fe      	b.n	8001490 <ADC1_2_IRQHandler>
	...

08001494 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001498:	4b08      	ldr	r3, [pc, #32]	; (80014bc <HAL_Init+0x28>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a07      	ldr	r2, [pc, #28]	; (80014bc <HAL_Init+0x28>)
 800149e:	f043 0310 	orr.w	r3, r3, #16
 80014a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014a4:	2003      	movs	r0, #3
 80014a6:	f000 fea7 	bl	80021f8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014aa:	2000      	movs	r0, #0
 80014ac:	f000 f808 	bl	80014c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014b0:	f7ff fd7c 	bl	8000fac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40022000 	.word	0x40022000

080014c0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014c8:	4b12      	ldr	r3, [pc, #72]	; (8001514 <HAL_InitTick+0x54>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	4b12      	ldr	r3, [pc, #72]	; (8001518 <HAL_InitTick+0x58>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	4619      	mov	r1, r3
 80014d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014da:	fbb2 f3f3 	udiv	r3, r2, r3
 80014de:	4618      	mov	r0, r3
 80014e0:	f000 febf 	bl	8002262 <HAL_SYSTICK_Config>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e00e      	b.n	800150c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2b0f      	cmp	r3, #15
 80014f2:	d80a      	bhi.n	800150a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014f4:	2200      	movs	r2, #0
 80014f6:	6879      	ldr	r1, [r7, #4]
 80014f8:	f04f 30ff 	mov.w	r0, #4294967295
 80014fc:	f000 fe87 	bl	800220e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001500:	4a06      	ldr	r2, [pc, #24]	; (800151c <HAL_InitTick+0x5c>)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001506:	2300      	movs	r3, #0
 8001508:	e000      	b.n	800150c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
}
 800150c:	4618      	mov	r0, r3
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	20000000 	.word	0x20000000
 8001518:	20000008 	.word	0x20000008
 800151c:	20000004 	.word	0x20000004

08001520 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001524:	4b06      	ldr	r3, [pc, #24]	; (8001540 <HAL_IncTick+0x20>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	461a      	mov	r2, r3
 800152a:	4b06      	ldr	r3, [pc, #24]	; (8001544 <HAL_IncTick+0x24>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4413      	add	r3, r2
 8001530:	4a04      	ldr	r2, [pc, #16]	; (8001544 <HAL_IncTick+0x24>)
 8001532:	6013      	str	r3, [r2, #0]
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	20000008 	.word	0x20000008
 8001544:	2000032c 	.word	0x2000032c

08001548 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  return uwTick;  
 800154c:	4b03      	ldr	r3, [pc, #12]	; (800155c <HAL_GetTick+0x14>)
 800154e:	681b      	ldr	r3, [r3, #0]
}
 8001550:	4618      	mov	r0, r3
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	2000032c 	.word	0x2000032c

08001560 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b09a      	sub	sp, #104	; 0x68
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001568:	2300      	movs	r3, #0
 800156a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800156e:	2300      	movs	r3, #0
 8001570:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001572:	2300      	movs	r3, #0
 8001574:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d101      	bne.n	8001580 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e172      	b.n	8001866 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	691b      	ldr	r3, [r3, #16]
 8001584:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158a:	f003 0310 	and.w	r3, r3, #16
 800158e:	2b00      	cmp	r3, #0
 8001590:	d176      	bne.n	8001680 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001596:	2b00      	cmp	r3, #0
 8001598:	d152      	bne.n	8001640 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2200      	movs	r2, #0
 800159e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2200      	movs	r2, #0
 80015aa:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2200      	movs	r2, #0
 80015b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f7ff fd1d 	bl	8000ff4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d13b      	bne.n	8001640 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f000 fcdf 	bl	8001f8c <ADC_Disable>
 80015ce:	4603      	mov	r3, r0
 80015d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d8:	f003 0310 	and.w	r3, r3, #16
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d12f      	bne.n	8001640 <HAL_ADC_Init+0xe0>
 80015e0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d12b      	bne.n	8001640 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ec:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80015f0:	f023 0302 	bic.w	r3, r3, #2
 80015f4:	f043 0202 	orr.w	r2, r3, #2
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	689a      	ldr	r2, [r3, #8]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800160a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	689a      	ldr	r2, [r3, #8]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800161a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800161c:	4b94      	ldr	r3, [pc, #592]	; (8001870 <HAL_ADC_Init+0x310>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a94      	ldr	r2, [pc, #592]	; (8001874 <HAL_ADC_Init+0x314>)
 8001622:	fba2 2303 	umull	r2, r3, r2, r3
 8001626:	0c9a      	lsrs	r2, r3, #18
 8001628:	4613      	mov	r3, r2
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	4413      	add	r3, r2
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001632:	e002      	b.n	800163a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	3b01      	subs	r3, #1
 8001638:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d1f9      	bne.n	8001634 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d007      	beq.n	800165e <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001658:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800165c:	d110      	bne.n	8001680 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001662:	f023 0312 	bic.w	r3, r3, #18
 8001666:	f043 0210 	orr.w	r2, r3, #16
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001672:	f043 0201 	orr.w	r2, r3, #1
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001684:	f003 0310 	and.w	r3, r3, #16
 8001688:	2b00      	cmp	r3, #0
 800168a:	f040 80df 	bne.w	800184c <HAL_ADC_Init+0x2ec>
 800168e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001692:	2b00      	cmp	r3, #0
 8001694:	f040 80da 	bne.w	800184c <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	f040 80d2 	bne.w	800184c <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ac:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80016b0:	f043 0202 	orr.w	r2, r3, #2
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016b8:	4b6f      	ldr	r3, [pc, #444]	; (8001878 <HAL_ADC_Init+0x318>)
 80016ba:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016c4:	d102      	bne.n	80016cc <HAL_ADC_Init+0x16c>
 80016c6:	4b6d      	ldr	r3, [pc, #436]	; (800187c <HAL_ADC_Init+0x31c>)
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	e002      	b.n	80016d2 <HAL_ADC_Init+0x172>
 80016cc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80016d0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	f003 0303 	and.w	r3, r3, #3
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d108      	bne.n	80016f2 <HAL_ADC_Init+0x192>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d101      	bne.n	80016f2 <HAL_ADC_Init+0x192>
 80016ee:	2301      	movs	r3, #1
 80016f0:	e000      	b.n	80016f4 <HAL_ADC_Init+0x194>
 80016f2:	2300      	movs	r3, #0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d11c      	bne.n	8001732 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80016f8:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d010      	beq.n	8001720 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	f003 0303 	and.w	r3, r3, #3
 8001706:	2b01      	cmp	r3, #1
 8001708:	d107      	bne.n	800171a <HAL_ADC_Init+0x1ba>
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 0301 	and.w	r3, r3, #1
 8001712:	2b01      	cmp	r3, #1
 8001714:	d101      	bne.n	800171a <HAL_ADC_Init+0x1ba>
 8001716:	2301      	movs	r3, #1
 8001718:	e000      	b.n	800171c <HAL_ADC_Init+0x1bc>
 800171a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800171c:	2b00      	cmp	r3, #0
 800171e:	d108      	bne.n	8001732 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001720:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	431a      	orrs	r2, r3
 800172e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001730:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	7e5b      	ldrb	r3, [r3, #25]
 8001736:	035b      	lsls	r3, r3, #13
 8001738:	687a      	ldr	r2, [r7, #4]
 800173a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800173c:	2a01      	cmp	r2, #1
 800173e:	d002      	beq.n	8001746 <HAL_ADC_Init+0x1e6>
 8001740:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001744:	e000      	b.n	8001748 <HAL_ADC_Init+0x1e8>
 8001746:	2200      	movs	r2, #0
 8001748:	431a      	orrs	r2, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	431a      	orrs	r2, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	4313      	orrs	r3, r2
 8001756:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001758:	4313      	orrs	r3, r2
 800175a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d11b      	bne.n	800179e <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	7e5b      	ldrb	r3, [r3, #25]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d109      	bne.n	8001782 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001772:	3b01      	subs	r3, #1
 8001774:	045a      	lsls	r2, r3, #17
 8001776:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001778:	4313      	orrs	r3, r2
 800177a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800177e:	663b      	str	r3, [r7, #96]	; 0x60
 8001780:	e00d      	b.n	800179e <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001786:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800178a:	f043 0220 	orr.w	r2, r3, #32
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001796:	f043 0201 	orr.w	r2, r3, #1
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d007      	beq.n	80017b6 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ae:	4313      	orrs	r3, r2
 80017b0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80017b2:	4313      	orrs	r3, r2
 80017b4:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	f003 030c 	and.w	r3, r3, #12
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d114      	bne.n	80017ee <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	68db      	ldr	r3, [r3, #12]
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	6812      	ldr	r2, [r2, #0]
 80017ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80017d2:	f023 0302 	bic.w	r3, r3, #2
 80017d6:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	7e1b      	ldrb	r3, [r3, #24]
 80017dc:	039a      	lsls	r2, r3, #14
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	4313      	orrs	r3, r2
 80017e8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80017ea:	4313      	orrs	r3, r2
 80017ec:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	68da      	ldr	r2, [r3, #12]
 80017f4:	4b22      	ldr	r3, [pc, #136]	; (8001880 <HAL_ADC_Init+0x320>)
 80017f6:	4013      	ands	r3, r2
 80017f8:	687a      	ldr	r2, [r7, #4]
 80017fa:	6812      	ldr	r2, [r2, #0]
 80017fc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80017fe:	430b      	orrs	r3, r1
 8001800:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	691b      	ldr	r3, [r3, #16]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d10c      	bne.n	8001824 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001810:	f023 010f 	bic.w	r1, r3, #15
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	69db      	ldr	r3, [r3, #28]
 8001818:	1e5a      	subs	r2, r3, #1
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	430a      	orrs	r2, r1
 8001820:	631a      	str	r2, [r3, #48]	; 0x30
 8001822:	e007      	b.n	8001834 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f022 020f 	bic.w	r2, r2, #15
 8001832:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2200      	movs	r2, #0
 8001838:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183e:	f023 0303 	bic.w	r3, r3, #3
 8001842:	f043 0201 	orr.w	r2, r3, #1
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	641a      	str	r2, [r3, #64]	; 0x40
 800184a:	e00a      	b.n	8001862 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001850:	f023 0312 	bic.w	r3, r3, #18
 8001854:	f043 0210 	orr.w	r2, r3, #16
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800185c:	2301      	movs	r3, #1
 800185e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001862:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001866:	4618      	mov	r0, r3
 8001868:	3768      	adds	r7, #104	; 0x68
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000000 	.word	0x20000000
 8001874:	431bde83 	.word	0x431bde83
 8001878:	50000300 	.word	0x50000300
 800187c:	50000100 	.word	0x50000100
 8001880:	fff0c007 	.word	0xfff0c007

08001884 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001884:	b480      	push	{r7}
 8001886:	b09b      	sub	sp, #108	; 0x6c
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800188e:	2300      	movs	r3, #0
 8001890:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001894:	2300      	movs	r3, #0
 8001896:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d101      	bne.n	80018a6 <HAL_ADC_ConfigChannel+0x22>
 80018a2:	2302      	movs	r3, #2
 80018a4:	e2a1      	b.n	8001dea <HAL_ADC_ConfigChannel+0x566>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2201      	movs	r2, #1
 80018aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	f003 0304 	and.w	r3, r3, #4
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	f040 8285 	bne.w	8001dc8 <HAL_ADC_ConfigChannel+0x544>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	2b04      	cmp	r3, #4
 80018c4:	d81c      	bhi.n	8001900 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685a      	ldr	r2, [r3, #4]
 80018d0:	4613      	mov	r3, r2
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	4413      	add	r3, r2
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	461a      	mov	r2, r3
 80018da:	231f      	movs	r3, #31
 80018dc:	4093      	lsls	r3, r2
 80018de:	43db      	mvns	r3, r3
 80018e0:	4019      	ands	r1, r3
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	6818      	ldr	r0, [r3, #0]
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685a      	ldr	r2, [r3, #4]
 80018ea:	4613      	mov	r3, r2
 80018ec:	005b      	lsls	r3, r3, #1
 80018ee:	4413      	add	r3, r2
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	fa00 f203 	lsl.w	r2, r0, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	430a      	orrs	r2, r1
 80018fc:	631a      	str	r2, [r3, #48]	; 0x30
 80018fe:	e063      	b.n	80019c8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	2b09      	cmp	r3, #9
 8001906:	d81e      	bhi.n	8001946 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	685a      	ldr	r2, [r3, #4]
 8001912:	4613      	mov	r3, r2
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	4413      	add	r3, r2
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	3b1e      	subs	r3, #30
 800191c:	221f      	movs	r2, #31
 800191e:	fa02 f303 	lsl.w	r3, r2, r3
 8001922:	43db      	mvns	r3, r3
 8001924:	4019      	ands	r1, r3
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	6818      	ldr	r0, [r3, #0]
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	685a      	ldr	r2, [r3, #4]
 800192e:	4613      	mov	r3, r2
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	4413      	add	r3, r2
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	3b1e      	subs	r3, #30
 8001938:	fa00 f203 	lsl.w	r2, r0, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	430a      	orrs	r2, r1
 8001942:	635a      	str	r2, [r3, #52]	; 0x34
 8001944:	e040      	b.n	80019c8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	2b0e      	cmp	r3, #14
 800194c:	d81e      	bhi.n	800198c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685a      	ldr	r2, [r3, #4]
 8001958:	4613      	mov	r3, r2
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	4413      	add	r3, r2
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	3b3c      	subs	r3, #60	; 0x3c
 8001962:	221f      	movs	r2, #31
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	43db      	mvns	r3, r3
 800196a:	4019      	ands	r1, r3
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	6818      	ldr	r0, [r3, #0]
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685a      	ldr	r2, [r3, #4]
 8001974:	4613      	mov	r3, r2
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	4413      	add	r3, r2
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	3b3c      	subs	r3, #60	; 0x3c
 800197e:	fa00 f203 	lsl.w	r2, r0, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	430a      	orrs	r2, r1
 8001988:	639a      	str	r2, [r3, #56]	; 0x38
 800198a:	e01d      	b.n	80019c8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685a      	ldr	r2, [r3, #4]
 8001996:	4613      	mov	r3, r2
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	4413      	add	r3, r2
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	3b5a      	subs	r3, #90	; 0x5a
 80019a0:	221f      	movs	r2, #31
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	43db      	mvns	r3, r3
 80019a8:	4019      	ands	r1, r3
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	6818      	ldr	r0, [r3, #0]
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685a      	ldr	r2, [r3, #4]
 80019b2:	4613      	mov	r3, r2
 80019b4:	005b      	lsls	r3, r3, #1
 80019b6:	4413      	add	r3, r2
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	3b5a      	subs	r3, #90	; 0x5a
 80019bc:	fa00 f203 	lsl.w	r2, r0, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	430a      	orrs	r2, r1
 80019c6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	f003 030c 	and.w	r3, r3, #12
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f040 80e5 	bne.w	8001ba2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2b09      	cmp	r3, #9
 80019de:	d91c      	bls.n	8001a1a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	6999      	ldr	r1, [r3, #24]
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	4613      	mov	r3, r2
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	4413      	add	r3, r2
 80019f0:	3b1e      	subs	r3, #30
 80019f2:	2207      	movs	r2, #7
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	43db      	mvns	r3, r3
 80019fa:	4019      	ands	r1, r3
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	6898      	ldr	r0, [r3, #8]
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	4613      	mov	r3, r2
 8001a06:	005b      	lsls	r3, r3, #1
 8001a08:	4413      	add	r3, r2
 8001a0a:	3b1e      	subs	r3, #30
 8001a0c:	fa00 f203 	lsl.w	r2, r0, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	430a      	orrs	r2, r1
 8001a16:	619a      	str	r2, [r3, #24]
 8001a18:	e019      	b.n	8001a4e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	6959      	ldr	r1, [r3, #20]
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	4613      	mov	r3, r2
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	4413      	add	r3, r2
 8001a2a:	2207      	movs	r2, #7
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	43db      	mvns	r3, r3
 8001a32:	4019      	ands	r1, r3
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	6898      	ldr	r0, [r3, #8]
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	4413      	add	r3, r2
 8001a42:	fa00 f203 	lsl.w	r2, r0, r3
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	430a      	orrs	r2, r1
 8001a4c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	695a      	ldr	r2, [r3, #20]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	08db      	lsrs	r3, r3, #3
 8001a5a:	f003 0303 	and.w	r3, r3, #3
 8001a5e:	005b      	lsls	r3, r3, #1
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	691b      	ldr	r3, [r3, #16]
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	2b03      	cmp	r3, #3
 8001a6e:	d84f      	bhi.n	8001b10 <HAL_ADC_ConfigChannel+0x28c>
 8001a70:	a201      	add	r2, pc, #4	; (adr r2, 8001a78 <HAL_ADC_ConfigChannel+0x1f4>)
 8001a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a76:	bf00      	nop
 8001a78:	08001a89 	.word	0x08001a89
 8001a7c:	08001aab 	.word	0x08001aab
 8001a80:	08001acd 	.word	0x08001acd
 8001a84:	08001aef 	.word	0x08001aef
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a8e:	4b9c      	ldr	r3, [pc, #624]	; (8001d00 <HAL_ADC_ConfigChannel+0x47c>)
 8001a90:	4013      	ands	r3, r2
 8001a92:	683a      	ldr	r2, [r7, #0]
 8001a94:	6812      	ldr	r2, [r2, #0]
 8001a96:	0691      	lsls	r1, r2, #26
 8001a98:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	431a      	orrs	r2, r3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001aa6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001aa8:	e07b      	b.n	8001ba2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001ab0:	4b93      	ldr	r3, [pc, #588]	; (8001d00 <HAL_ADC_ConfigChannel+0x47c>)
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	683a      	ldr	r2, [r7, #0]
 8001ab6:	6812      	ldr	r2, [r2, #0]
 8001ab8:	0691      	lsls	r1, r2, #26
 8001aba:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001abc:	430a      	orrs	r2, r1
 8001abe:	431a      	orrs	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001ac8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001aca:	e06a      	b.n	8001ba2 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001ad2:	4b8b      	ldr	r3, [pc, #556]	; (8001d00 <HAL_ADC_ConfigChannel+0x47c>)
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	6812      	ldr	r2, [r2, #0]
 8001ada:	0691      	lsls	r1, r2, #26
 8001adc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	431a      	orrs	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001aea:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001aec:	e059      	b.n	8001ba2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001af4:	4b82      	ldr	r3, [pc, #520]	; (8001d00 <HAL_ADC_ConfigChannel+0x47c>)
 8001af6:	4013      	ands	r3, r2
 8001af8:	683a      	ldr	r2, [r7, #0]
 8001afa:	6812      	ldr	r2, [r2, #0]
 8001afc:	0691      	lsls	r1, r2, #26
 8001afe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001b00:	430a      	orrs	r2, r1
 8001b02:	431a      	orrs	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001b0c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001b0e:	e048      	b.n	8001ba2 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b16:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	069b      	lsls	r3, r3, #26
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d107      	bne.n	8001b34 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001b32:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001b3a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	069b      	lsls	r3, r3, #26
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d107      	bne.n	8001b58 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001b56:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001b5e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	069b      	lsls	r3, r3, #26
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d107      	bne.n	8001b7c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001b7a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001b82:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	069b      	lsls	r3, r3, #26
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d107      	bne.n	8001ba0 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001b9e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001ba0:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	f003 0303 	and.w	r3, r3, #3
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d108      	bne.n	8001bc2 <HAL_ADC_ConfigChannel+0x33e>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d101      	bne.n	8001bc2 <HAL_ADC_ConfigChannel+0x33e>
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e000      	b.n	8001bc4 <HAL_ADC_ConfigChannel+0x340>
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	f040 810a 	bne.w	8001dde <HAL_ADC_ConfigChannel+0x55a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d00f      	beq.n	8001bf2 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2201      	movs	r2, #1
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	43da      	mvns	r2, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	400a      	ands	r2, r1
 8001bec:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001bf0:	e049      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	409a      	lsls	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	430a      	orrs	r2, r1
 8001c08:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b09      	cmp	r3, #9
 8001c12:	d91c      	bls.n	8001c4e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	6999      	ldr	r1, [r3, #24]
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	4613      	mov	r3, r2
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	4413      	add	r3, r2
 8001c24:	3b1b      	subs	r3, #27
 8001c26:	2207      	movs	r2, #7
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	4019      	ands	r1, r3
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	6898      	ldr	r0, [r3, #8]
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	4413      	add	r3, r2
 8001c3e:	3b1b      	subs	r3, #27
 8001c40:	fa00 f203 	lsl.w	r2, r0, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	619a      	str	r2, [r3, #24]
 8001c4c:	e01b      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	6959      	ldr	r1, [r3, #20]
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	1c5a      	adds	r2, r3, #1
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	4413      	add	r3, r2
 8001c60:	2207      	movs	r2, #7
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	43db      	mvns	r3, r3
 8001c68:	4019      	ands	r1, r3
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	6898      	ldr	r0, [r3, #8]
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	1c5a      	adds	r2, r3, #1
 8001c74:	4613      	mov	r3, r2
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	4413      	add	r3, r2
 8001c7a:	fa00 f203 	lsl.w	r2, r0, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	430a      	orrs	r2, r1
 8001c84:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c86:	4b1f      	ldr	r3, [pc, #124]	; (8001d04 <HAL_ADC_ConfigChannel+0x480>)
 8001c88:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2b10      	cmp	r3, #16
 8001c90:	d105      	bne.n	8001c9e <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001c92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d015      	beq.n	8001cca <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001ca2:	2b11      	cmp	r3, #17
 8001ca4:	d105      	bne.n	8001cb2 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001ca6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d00b      	beq.n	8001cca <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001cb6:	2b12      	cmp	r3, #18
 8001cb8:	f040 8091 	bne.w	8001dde <HAL_ADC_ConfigChannel+0x55a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001cbc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	f040 808a 	bne.w	8001dde <HAL_ADC_ConfigChannel+0x55a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001cd2:	d102      	bne.n	8001cda <HAL_ADC_ConfigChannel+0x456>
 8001cd4:	4b0c      	ldr	r3, [pc, #48]	; (8001d08 <HAL_ADC_ConfigChannel+0x484>)
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	e002      	b.n	8001ce0 <HAL_ADC_ConfigChannel+0x45c>
 8001cda:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001cde:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f003 0303 	and.w	r3, r3, #3
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d10e      	bne.n	8001d0c <HAL_ADC_ConfigChannel+0x488>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d107      	bne.n	8001d0c <HAL_ADC_ConfigChannel+0x488>
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e006      	b.n	8001d0e <HAL_ADC_ConfigChannel+0x48a>
 8001d00:	83fff000 	.word	0x83fff000
 8001d04:	50000300 	.word	0x50000300
 8001d08:	50000100 	.word	0x50000100
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d150      	bne.n	8001db4 <HAL_ADC_ConfigChannel+0x530>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001d12:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d010      	beq.n	8001d3a <HAL_ADC_ConfigChannel+0x4b6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f003 0303 	and.w	r3, r3, #3
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d107      	bne.n	8001d34 <HAL_ADC_ConfigChannel+0x4b0>
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0301 	and.w	r3, r3, #1
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d101      	bne.n	8001d34 <HAL_ADC_ConfigChannel+0x4b0>
 8001d30:	2301      	movs	r3, #1
 8001d32:	e000      	b.n	8001d36 <HAL_ADC_ConfigChannel+0x4b2>
 8001d34:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d13c      	bne.n	8001db4 <HAL_ADC_ConfigChannel+0x530>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2b10      	cmp	r3, #16
 8001d40:	d11d      	bne.n	8001d7e <HAL_ADC_ConfigChannel+0x4fa>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d4a:	d118      	bne.n	8001d7e <HAL_ADC_ConfigChannel+0x4fa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001d4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001d54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d56:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d58:	4b27      	ldr	r3, [pc, #156]	; (8001df8 <HAL_ADC_ConfigChannel+0x574>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a27      	ldr	r2, [pc, #156]	; (8001dfc <HAL_ADC_ConfigChannel+0x578>)
 8001d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d62:	0c9a      	lsrs	r2, r3, #18
 8001d64:	4613      	mov	r3, r2
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	4413      	add	r3, r2
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d6e:	e002      	b.n	8001d76 <HAL_ADC_ConfigChannel+0x4f2>
          {
            wait_loop_index--;
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	3b01      	subs	r3, #1
 8001d74:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d1f9      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x4ec>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001d7c:	e02e      	b.n	8001ddc <HAL_ADC_ConfigChannel+0x558>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2b11      	cmp	r3, #17
 8001d84:	d10b      	bne.n	8001d9e <HAL_ADC_ConfigChannel+0x51a>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d8e:	d106      	bne.n	8001d9e <HAL_ADC_ConfigChannel+0x51a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001d90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001d98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d9a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001d9c:	e01e      	b.n	8001ddc <HAL_ADC_ConfigChannel+0x558>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2b12      	cmp	r3, #18
 8001da4:	d11a      	bne.n	8001ddc <HAL_ADC_ConfigChannel+0x558>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001da6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001dae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001db0:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001db2:	e013      	b.n	8001ddc <HAL_ADC_ConfigChannel+0x558>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db8:	f043 0220 	orr.w	r2, r3, #32
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001dc6:	e00a      	b.n	8001dde <HAL_ADC_ConfigChannel+0x55a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dcc:	f043 0220 	orr.w	r2, r3, #32
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001dda:	e000      	b.n	8001dde <HAL_ADC_ConfigChannel+0x55a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001ddc:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2200      	movs	r2, #0
 8001de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001de6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	376c      	adds	r7, #108	; 0x6c
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	20000000 	.word	0x20000000
 8001dfc:	431bde83 	.word	0x431bde83

08001e00 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b099      	sub	sp, #100	; 0x64
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e18:	d102      	bne.n	8001e20 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001e1a:	4b5a      	ldr	r3, [pc, #360]	; (8001f84 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8001e1c:	60bb      	str	r3, [r7, #8]
 8001e1e:	e002      	b.n	8001e26 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8001e20:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001e24:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d101      	bne.n	8001e30 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e0a2      	b.n	8001f76 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d101      	bne.n	8001e3e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	e09b      	b.n	8001f76 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2201      	movs	r2, #1
 8001e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 0304 	and.w	r3, r3, #4
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d17f      	bne.n	8001f54 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f003 0304 	and.w	r3, r3, #4
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d179      	bne.n	8001f54 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e60:	4b49      	ldr	r3, [pc, #292]	; (8001f88 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8001e62:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d040      	beq.n	8001eee <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001e6c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	6859      	ldr	r1, [r3, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e7e:	035b      	lsls	r3, r3, #13
 8001e80:	430b      	orrs	r3, r1
 8001e82:	431a      	orrs	r2, r3
 8001e84:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001e86:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	f003 0303 	and.w	r3, r3, #3
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d108      	bne.n	8001ea8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0301 	and.w	r3, r3, #1
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d101      	bne.n	8001ea8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e000      	b.n	8001eaa <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d15c      	bne.n	8001f68 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	f003 0303 	and.w	r3, r3, #3
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d107      	bne.n	8001eca <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0301 	and.w	r3, r3, #1
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d101      	bne.n	8001eca <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e000      	b.n	8001ecc <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8001eca:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d14b      	bne.n	8001f68 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001ed0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001ed8:	f023 030f 	bic.w	r3, r3, #15
 8001edc:	683a      	ldr	r2, [r7, #0]
 8001ede:	6811      	ldr	r1, [r2, #0]
 8001ee0:	683a      	ldr	r2, [r7, #0]
 8001ee2:	6892      	ldr	r2, [r2, #8]
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	431a      	orrs	r2, r3
 8001ee8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001eea:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001eec:	e03c      	b.n	8001f68 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001eee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001ef6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ef8:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f003 0303 	and.w	r3, r3, #3
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d108      	bne.n	8001f1a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d101      	bne.n	8001f1a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001f16:	2301      	movs	r3, #1
 8001f18:	e000      	b.n	8001f1c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d123      	bne.n	8001f68 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	f003 0303 	and.w	r3, r3, #3
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d107      	bne.n	8001f3c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d101      	bne.n	8001f3c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e000      	b.n	8001f3e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8001f3c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d112      	bne.n	8001f68 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001f42:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001f4a:	f023 030f 	bic.w	r3, r3, #15
 8001f4e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001f50:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001f52:	e009      	b.n	8001f68 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f58:	f043 0220 	orr.w	r2, r3, #32
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001f66:	e000      	b.n	8001f6a <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001f68:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001f72:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8001f76:	4618      	mov	r0, r3
 8001f78:	3764      	adds	r7, #100	; 0x64
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	50000100 	.word	0x50000100
 8001f88:	50000300 	.word	0x50000300

08001f8c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f94:	2300      	movs	r3, #0
 8001f96:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f003 0303 	and.w	r3, r3, #3
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d108      	bne.n	8001fb8 <ADC_Disable+0x2c>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d101      	bne.n	8001fb8 <ADC_Disable+0x2c>
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e000      	b.n	8001fba <ADC_Disable+0x2e>
 8001fb8:	2300      	movs	r3, #0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d047      	beq.n	800204e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f003 030d 	and.w	r3, r3, #13
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d10f      	bne.n	8001fec <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	689a      	ldr	r2, [r3, #8]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f042 0202 	orr.w	r2, r2, #2
 8001fda:	609a      	str	r2, [r3, #8]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2203      	movs	r2, #3
 8001fe2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001fe4:	f7ff fab0 	bl	8001548 <HAL_GetTick>
 8001fe8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001fea:	e029      	b.n	8002040 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff0:	f043 0210 	orr.w	r2, r3, #16
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffc:	f043 0201 	orr.w	r2, r3, #1
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e023      	b.n	8002050 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002008:	f7ff fa9e 	bl	8001548 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	2b02      	cmp	r3, #2
 8002014:	d914      	bls.n	8002040 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f003 0301 	and.w	r3, r3, #1
 8002020:	2b01      	cmp	r3, #1
 8002022:	d10d      	bne.n	8002040 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002028:	f043 0210 	orr.w	r2, r3, #16
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002034:	f043 0201 	orr.w	r2, r3, #1
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e007      	b.n	8002050 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	2b01      	cmp	r3, #1
 800204c:	d0dc      	beq.n	8002008 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3710      	adds	r7, #16
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002058:	b480      	push	{r7}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f003 0307 	and.w	r3, r3, #7
 8002066:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002068:	4b0c      	ldr	r3, [pc, #48]	; (800209c <__NVIC_SetPriorityGrouping+0x44>)
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800206e:	68ba      	ldr	r2, [r7, #8]
 8002070:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002074:	4013      	ands	r3, r2
 8002076:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002080:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002088:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800208a:	4a04      	ldr	r2, [pc, #16]	; (800209c <__NVIC_SetPriorityGrouping+0x44>)
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	60d3      	str	r3, [r2, #12]
}
 8002090:	bf00      	nop
 8002092:	3714      	adds	r7, #20
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr
 800209c:	e000ed00 	.word	0xe000ed00

080020a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020a4:	4b04      	ldr	r3, [pc, #16]	; (80020b8 <__NVIC_GetPriorityGrouping+0x18>)
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	0a1b      	lsrs	r3, r3, #8
 80020aa:	f003 0307 	and.w	r3, r3, #7
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	4603      	mov	r3, r0
 80020c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	db0b      	blt.n	80020e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ce:	79fb      	ldrb	r3, [r7, #7]
 80020d0:	f003 021f 	and.w	r2, r3, #31
 80020d4:	4907      	ldr	r1, [pc, #28]	; (80020f4 <__NVIC_EnableIRQ+0x38>)
 80020d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020da:	095b      	lsrs	r3, r3, #5
 80020dc:	2001      	movs	r0, #1
 80020de:	fa00 f202 	lsl.w	r2, r0, r2
 80020e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020e6:	bf00      	nop
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	e000e100 	.word	0xe000e100

080020f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	4603      	mov	r3, r0
 8002100:	6039      	str	r1, [r7, #0]
 8002102:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002108:	2b00      	cmp	r3, #0
 800210a:	db0a      	blt.n	8002122 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	b2da      	uxtb	r2, r3
 8002110:	490c      	ldr	r1, [pc, #48]	; (8002144 <__NVIC_SetPriority+0x4c>)
 8002112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002116:	0112      	lsls	r2, r2, #4
 8002118:	b2d2      	uxtb	r2, r2
 800211a:	440b      	add	r3, r1
 800211c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002120:	e00a      	b.n	8002138 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	b2da      	uxtb	r2, r3
 8002126:	4908      	ldr	r1, [pc, #32]	; (8002148 <__NVIC_SetPriority+0x50>)
 8002128:	79fb      	ldrb	r3, [r7, #7]
 800212a:	f003 030f 	and.w	r3, r3, #15
 800212e:	3b04      	subs	r3, #4
 8002130:	0112      	lsls	r2, r2, #4
 8002132:	b2d2      	uxtb	r2, r2
 8002134:	440b      	add	r3, r1
 8002136:	761a      	strb	r2, [r3, #24]
}
 8002138:	bf00      	nop
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	e000e100 	.word	0xe000e100
 8002148:	e000ed00 	.word	0xe000ed00

0800214c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800214c:	b480      	push	{r7}
 800214e:	b089      	sub	sp, #36	; 0x24
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f003 0307 	and.w	r3, r3, #7
 800215e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	f1c3 0307 	rsb	r3, r3, #7
 8002166:	2b04      	cmp	r3, #4
 8002168:	bf28      	it	cs
 800216a:	2304      	movcs	r3, #4
 800216c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	3304      	adds	r3, #4
 8002172:	2b06      	cmp	r3, #6
 8002174:	d902      	bls.n	800217c <NVIC_EncodePriority+0x30>
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	3b03      	subs	r3, #3
 800217a:	e000      	b.n	800217e <NVIC_EncodePriority+0x32>
 800217c:	2300      	movs	r3, #0
 800217e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002180:	f04f 32ff 	mov.w	r2, #4294967295
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	43da      	mvns	r2, r3
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	401a      	ands	r2, r3
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002194:	f04f 31ff 	mov.w	r1, #4294967295
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	fa01 f303 	lsl.w	r3, r1, r3
 800219e:	43d9      	mvns	r1, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a4:	4313      	orrs	r3, r2
         );
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3724      	adds	r7, #36	; 0x24
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
	...

080021b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	3b01      	subs	r3, #1
 80021c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021c4:	d301      	bcc.n	80021ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021c6:	2301      	movs	r3, #1
 80021c8:	e00f      	b.n	80021ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ca:	4a0a      	ldr	r2, [pc, #40]	; (80021f4 <SysTick_Config+0x40>)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	3b01      	subs	r3, #1
 80021d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021d2:	210f      	movs	r1, #15
 80021d4:	f04f 30ff 	mov.w	r0, #4294967295
 80021d8:	f7ff ff8e 	bl	80020f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021dc:	4b05      	ldr	r3, [pc, #20]	; (80021f4 <SysTick_Config+0x40>)
 80021de:	2200      	movs	r2, #0
 80021e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021e2:	4b04      	ldr	r3, [pc, #16]	; (80021f4 <SysTick_Config+0x40>)
 80021e4:	2207      	movs	r2, #7
 80021e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	e000e010 	.word	0xe000e010

080021f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f7ff ff29 	bl	8002058 <__NVIC_SetPriorityGrouping>
}
 8002206:	bf00      	nop
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b086      	sub	sp, #24
 8002212:	af00      	add	r7, sp, #0
 8002214:	4603      	mov	r3, r0
 8002216:	60b9      	str	r1, [r7, #8]
 8002218:	607a      	str	r2, [r7, #4]
 800221a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800221c:	2300      	movs	r3, #0
 800221e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002220:	f7ff ff3e 	bl	80020a0 <__NVIC_GetPriorityGrouping>
 8002224:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	68b9      	ldr	r1, [r7, #8]
 800222a:	6978      	ldr	r0, [r7, #20]
 800222c:	f7ff ff8e 	bl	800214c <NVIC_EncodePriority>
 8002230:	4602      	mov	r2, r0
 8002232:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002236:	4611      	mov	r1, r2
 8002238:	4618      	mov	r0, r3
 800223a:	f7ff ff5d 	bl	80020f8 <__NVIC_SetPriority>
}
 800223e:	bf00      	nop
 8002240:	3718      	adds	r7, #24
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002246:	b580      	push	{r7, lr}
 8002248:	b082      	sub	sp, #8
 800224a:	af00      	add	r7, sp, #0
 800224c:	4603      	mov	r3, r0
 800224e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002250:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002254:	4618      	mov	r0, r3
 8002256:	f7ff ff31 	bl	80020bc <__NVIC_EnableIRQ>
}
 800225a:	bf00      	nop
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	b082      	sub	sp, #8
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f7ff ffa2 	bl	80021b4 <SysTick_Config>
 8002270:	4603      	mov	r3, r0
}
 8002272:	4618      	mov	r0, r3
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 800227a:	b580      	push	{r7, lr}
 800227c:	b082      	sub	sp, #8
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d101      	bne.n	800228c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e014      	b.n	80022b6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	791b      	ldrb	r3, [r3, #4]
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b00      	cmp	r3, #0
 8002294:	d105      	bne.n	80022a2 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f7fe fee5 	bl	800106c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2202      	movs	r2, #2
 80022a6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2201      	movs	r2, #1
 80022b2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
	...

080022c0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b087      	sub	sp, #28
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]
 80022d0:	2300      	movs	r3, #0
 80022d2:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	795b      	ldrb	r3, [r3, #5]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d101      	bne.n	80022e0 <HAL_DAC_ConfigChannel+0x20>
 80022dc:	2302      	movs	r3, #2
 80022de:	e04e      	b.n	800237e <HAL_DAC_ConfigChannel+0xbe>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2201      	movs	r2, #1
 80022e4:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2202      	movs	r2, #2
 80022ea:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output or switch output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value OR */   
  /* Set OUTEN bit according to DAC_OutputSwitch value */   
#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a24      	ldr	r2, [pc, #144]	; (800238c <HAL_DAC_ConfigChannel+0xcc>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d112      	bne.n	8002324 <HAL_DAC_ConfigChannel+0x64>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d10f      	bne.n	8002324 <HAL_DAC_ConfigChannel+0x64>
  {
    /* Output Buffer (BOFF1) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002304:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	43db      	mvns	r3, r3
 8002310:	697a      	ldr	r2, [r7, #20]
 8002312:	4013      	ands	r3, r2
 8002314:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);    
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	4313      	orrs	r3, r2
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	e00e      	b.n	8002342 <HAL_DAC_ConfigChannel+0x82>
  }
  else /* DAC1 channel 2U & DAC2 channel 1U */
  {
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
 8002324:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	43db      	mvns	r3, r3
 8002330:	697a      	ldr	r2, [r7, #20]
 8002332:	4013      	ands	r3, r2
 8002334:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	4313      	orrs	r3, r2
 8002340:	613b      	str	r3, [r7, #16]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8002342:	693a      	ldr	r2, [r7, #16]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	fa02 f303 	lsl.w	r3, r2, r3
 800234a:	697a      	ldr	r2, [r7, #20]
 800234c:	4313      	orrs	r3, r2
 800234e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6819      	ldr	r1, [r3, #0]
 800235e:	22c0      	movs	r2, #192	; 0xc0
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	fa02 f303 	lsl.w	r3, r2, r3
 8002366:	43da      	mvns	r2, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	400a      	ands	r2, r1
 800236e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2201      	movs	r2, #1
 8002374:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2200      	movs	r2, #0
 800237a:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	371c      	adds	r7, #28
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	40007400 	.word	0x40007400

08002390 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002390:	b480      	push	{r7}
 8002392:	b087      	sub	sp, #28
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800239a:	2300      	movs	r3, #0
 800239c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800239e:	e14e      	b.n	800263e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	2101      	movs	r1, #1
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	fa01 f303 	lsl.w	r3, r1, r3
 80023ac:	4013      	ands	r3, r2
 80023ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	f000 8140 	beq.w	8002638 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f003 0303 	and.w	r3, r3, #3
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d005      	beq.n	80023d0 <HAL_GPIO_Init+0x40>
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f003 0303 	and.w	r3, r3, #3
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d130      	bne.n	8002432 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	2203      	movs	r2, #3
 80023dc:	fa02 f303 	lsl.w	r3, r2, r3
 80023e0:	43db      	mvns	r3, r3
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	4013      	ands	r3, r2
 80023e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	68da      	ldr	r2, [r3, #12]
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	693a      	ldr	r2, [r7, #16]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002406:	2201      	movs	r2, #1
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	43db      	mvns	r3, r3
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	4013      	ands	r3, r2
 8002414:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	091b      	lsrs	r3, r3, #4
 800241c:	f003 0201 	and.w	r2, r3, #1
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	4313      	orrs	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f003 0303 	and.w	r3, r3, #3
 800243a:	2b03      	cmp	r3, #3
 800243c:	d017      	beq.n	800246e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	68db      	ldr	r3, [r3, #12]
 8002442:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	2203      	movs	r2, #3
 800244a:	fa02 f303 	lsl.w	r3, r2, r3
 800244e:	43db      	mvns	r3, r3
 8002450:	693a      	ldr	r2, [r7, #16]
 8002452:	4013      	ands	r3, r2
 8002454:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	689a      	ldr	r2, [r3, #8]
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	693a      	ldr	r2, [r7, #16]
 8002464:	4313      	orrs	r3, r2
 8002466:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	693a      	ldr	r2, [r7, #16]
 800246c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f003 0303 	and.w	r3, r3, #3
 8002476:	2b02      	cmp	r3, #2
 8002478:	d123      	bne.n	80024c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	08da      	lsrs	r2, r3, #3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	3208      	adds	r2, #8
 8002482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002486:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	f003 0307 	and.w	r3, r3, #7
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	220f      	movs	r2, #15
 8002492:	fa02 f303 	lsl.w	r3, r2, r3
 8002496:	43db      	mvns	r3, r3
 8002498:	693a      	ldr	r2, [r7, #16]
 800249a:	4013      	ands	r3, r2
 800249c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	691a      	ldr	r2, [r3, #16]
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	f003 0307 	and.w	r3, r3, #7
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	fa02 f303 	lsl.w	r3, r2, r3
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	08da      	lsrs	r2, r3, #3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	3208      	adds	r2, #8
 80024bc:	6939      	ldr	r1, [r7, #16]
 80024be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	2203      	movs	r2, #3
 80024ce:	fa02 f303 	lsl.w	r3, r2, r3
 80024d2:	43db      	mvns	r3, r3
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	4013      	ands	r3, r2
 80024d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	f003 0203 	and.w	r2, r3, #3
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	f000 809a 	beq.w	8002638 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002504:	4b55      	ldr	r3, [pc, #340]	; (800265c <HAL_GPIO_Init+0x2cc>)
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	4a54      	ldr	r2, [pc, #336]	; (800265c <HAL_GPIO_Init+0x2cc>)
 800250a:	f043 0301 	orr.w	r3, r3, #1
 800250e:	6193      	str	r3, [r2, #24]
 8002510:	4b52      	ldr	r3, [pc, #328]	; (800265c <HAL_GPIO_Init+0x2cc>)
 8002512:	699b      	ldr	r3, [r3, #24]
 8002514:	f003 0301 	and.w	r3, r3, #1
 8002518:	60bb      	str	r3, [r7, #8]
 800251a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800251c:	4a50      	ldr	r2, [pc, #320]	; (8002660 <HAL_GPIO_Init+0x2d0>)
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	089b      	lsrs	r3, r3, #2
 8002522:	3302      	adds	r3, #2
 8002524:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002528:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	f003 0303 	and.w	r3, r3, #3
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	220f      	movs	r2, #15
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	43db      	mvns	r3, r3
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	4013      	ands	r3, r2
 800253e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002546:	d013      	beq.n	8002570 <HAL_GPIO_Init+0x1e0>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	4a46      	ldr	r2, [pc, #280]	; (8002664 <HAL_GPIO_Init+0x2d4>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d00d      	beq.n	800256c <HAL_GPIO_Init+0x1dc>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4a45      	ldr	r2, [pc, #276]	; (8002668 <HAL_GPIO_Init+0x2d8>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d007      	beq.n	8002568 <HAL_GPIO_Init+0x1d8>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	4a44      	ldr	r2, [pc, #272]	; (800266c <HAL_GPIO_Init+0x2dc>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d101      	bne.n	8002564 <HAL_GPIO_Init+0x1d4>
 8002560:	2303      	movs	r3, #3
 8002562:	e006      	b.n	8002572 <HAL_GPIO_Init+0x1e2>
 8002564:	2305      	movs	r3, #5
 8002566:	e004      	b.n	8002572 <HAL_GPIO_Init+0x1e2>
 8002568:	2302      	movs	r3, #2
 800256a:	e002      	b.n	8002572 <HAL_GPIO_Init+0x1e2>
 800256c:	2301      	movs	r3, #1
 800256e:	e000      	b.n	8002572 <HAL_GPIO_Init+0x1e2>
 8002570:	2300      	movs	r3, #0
 8002572:	697a      	ldr	r2, [r7, #20]
 8002574:	f002 0203 	and.w	r2, r2, #3
 8002578:	0092      	lsls	r2, r2, #2
 800257a:	4093      	lsls	r3, r2
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	4313      	orrs	r3, r2
 8002580:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002582:	4937      	ldr	r1, [pc, #220]	; (8002660 <HAL_GPIO_Init+0x2d0>)
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	089b      	lsrs	r3, r3, #2
 8002588:	3302      	adds	r3, #2
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002590:	4b37      	ldr	r3, [pc, #220]	; (8002670 <HAL_GPIO_Init+0x2e0>)
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	43db      	mvns	r3, r3
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	4013      	ands	r3, r2
 800259e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d003      	beq.n	80025b4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	4313      	orrs	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80025b4:	4a2e      	ldr	r2, [pc, #184]	; (8002670 <HAL_GPIO_Init+0x2e0>)
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025ba:	4b2d      	ldr	r3, [pc, #180]	; (8002670 <HAL_GPIO_Init+0x2e0>)
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	43db      	mvns	r3, r3
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	4013      	ands	r3, r2
 80025c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d003      	beq.n	80025de <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	4313      	orrs	r3, r2
 80025dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80025de:	4a24      	ldr	r2, [pc, #144]	; (8002670 <HAL_GPIO_Init+0x2e0>)
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025e4:	4b22      	ldr	r3, [pc, #136]	; (8002670 <HAL_GPIO_Init+0x2e0>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	43db      	mvns	r3, r3
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	4013      	ands	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d003      	beq.n	8002608 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002600:	693a      	ldr	r2, [r7, #16]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	4313      	orrs	r3, r2
 8002606:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002608:	4a19      	ldr	r2, [pc, #100]	; (8002670 <HAL_GPIO_Init+0x2e0>)
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800260e:	4b18      	ldr	r3, [pc, #96]	; (8002670 <HAL_GPIO_Init+0x2e0>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	43db      	mvns	r3, r3
 8002618:	693a      	ldr	r2, [r7, #16]
 800261a:	4013      	ands	r3, r2
 800261c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d003      	beq.n	8002632 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	4313      	orrs	r3, r2
 8002630:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002632:	4a0f      	ldr	r2, [pc, #60]	; (8002670 <HAL_GPIO_Init+0x2e0>)
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	3301      	adds	r3, #1
 800263c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	fa22 f303 	lsr.w	r3, r2, r3
 8002648:	2b00      	cmp	r3, #0
 800264a:	f47f aea9 	bne.w	80023a0 <HAL_GPIO_Init+0x10>
  }
}
 800264e:	bf00      	nop
 8002650:	bf00      	nop
 8002652:	371c      	adds	r7, #28
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr
 800265c:	40021000 	.word	0x40021000
 8002660:	40010000 	.word	0x40010000
 8002664:	48000400 	.word	0x48000400
 8002668:	48000800 	.word	0x48000800
 800266c:	48000c00 	.word	0x48000c00
 8002670:	40010400 	.word	0x40010400

08002674 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800267a:	af00      	add	r7, sp, #0
 800267c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002680:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002684:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002686:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800268a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d102      	bne.n	800269a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	f001 b823 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800269a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800269e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f000 817d 	beq.w	80029aa <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80026b0:	4bbc      	ldr	r3, [pc, #752]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f003 030c 	and.w	r3, r3, #12
 80026b8:	2b04      	cmp	r3, #4
 80026ba:	d00c      	beq.n	80026d6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026bc:	4bb9      	ldr	r3, [pc, #740]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f003 030c 	and.w	r3, r3, #12
 80026c4:	2b08      	cmp	r3, #8
 80026c6:	d15c      	bne.n	8002782 <HAL_RCC_OscConfig+0x10e>
 80026c8:	4bb6      	ldr	r3, [pc, #728]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026d4:	d155      	bne.n	8002782 <HAL_RCC_OscConfig+0x10e>
 80026d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026da:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026de:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80026e2:	fa93 f3a3 	rbit	r3, r3
 80026e6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80026ea:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ee:	fab3 f383 	clz	r3, r3
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	095b      	lsrs	r3, r3, #5
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	f043 0301 	orr.w	r3, r3, #1
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d102      	bne.n	8002708 <HAL_RCC_OscConfig+0x94>
 8002702:	4ba8      	ldr	r3, [pc, #672]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	e015      	b.n	8002734 <HAL_RCC_OscConfig+0xc0>
 8002708:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800270c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002710:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002714:	fa93 f3a3 	rbit	r3, r3
 8002718:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800271c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002720:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002724:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002728:	fa93 f3a3 	rbit	r3, r3
 800272c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002730:	4b9c      	ldr	r3, [pc, #624]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 8002732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002734:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002738:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800273c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002740:	fa92 f2a2 	rbit	r2, r2
 8002744:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002748:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800274c:	fab2 f282 	clz	r2, r2
 8002750:	b2d2      	uxtb	r2, r2
 8002752:	f042 0220 	orr.w	r2, r2, #32
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	f002 021f 	and.w	r2, r2, #31
 800275c:	2101      	movs	r1, #1
 800275e:	fa01 f202 	lsl.w	r2, r1, r2
 8002762:	4013      	ands	r3, r2
 8002764:	2b00      	cmp	r3, #0
 8002766:	f000 811f 	beq.w	80029a8 <HAL_RCC_OscConfig+0x334>
 800276a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800276e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	f040 8116 	bne.w	80029a8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	f000 bfaf 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002782:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002786:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002792:	d106      	bne.n	80027a2 <HAL_RCC_OscConfig+0x12e>
 8002794:	4b83      	ldr	r3, [pc, #524]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a82      	ldr	r2, [pc, #520]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 800279a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800279e:	6013      	str	r3, [r2, #0]
 80027a0:	e036      	b.n	8002810 <HAL_RCC_OscConfig+0x19c>
 80027a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d10c      	bne.n	80027cc <HAL_RCC_OscConfig+0x158>
 80027b2:	4b7c      	ldr	r3, [pc, #496]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a7b      	ldr	r2, [pc, #492]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027bc:	6013      	str	r3, [r2, #0]
 80027be:	4b79      	ldr	r3, [pc, #484]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a78      	ldr	r2, [pc, #480]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027c8:	6013      	str	r3, [r2, #0]
 80027ca:	e021      	b.n	8002810 <HAL_RCC_OscConfig+0x19c>
 80027cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027d0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027dc:	d10c      	bne.n	80027f8 <HAL_RCC_OscConfig+0x184>
 80027de:	4b71      	ldr	r3, [pc, #452]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a70      	ldr	r2, [pc, #448]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027e8:	6013      	str	r3, [r2, #0]
 80027ea:	4b6e      	ldr	r3, [pc, #440]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a6d      	ldr	r2, [pc, #436]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027f4:	6013      	str	r3, [r2, #0]
 80027f6:	e00b      	b.n	8002810 <HAL_RCC_OscConfig+0x19c>
 80027f8:	4b6a      	ldr	r3, [pc, #424]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a69      	ldr	r2, [pc, #420]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002802:	6013      	str	r3, [r2, #0]
 8002804:	4b67      	ldr	r3, [pc, #412]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a66      	ldr	r2, [pc, #408]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 800280a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800280e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002810:	4b64      	ldr	r3, [pc, #400]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 8002812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002814:	f023 020f 	bic.w	r2, r3, #15
 8002818:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800281c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	495f      	ldr	r1, [pc, #380]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 8002826:	4313      	orrs	r3, r2
 8002828:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800282a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800282e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d059      	beq.n	80028ee <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283a:	f7fe fe85 	bl	8001548 <HAL_GetTick>
 800283e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002842:	e00a      	b.n	800285a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002844:	f7fe fe80 	bl	8001548 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b64      	cmp	r3, #100	; 0x64
 8002852:	d902      	bls.n	800285a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	f000 bf43 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
 800285a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800285e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002862:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002866:	fa93 f3a3 	rbit	r3, r3
 800286a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800286e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002872:	fab3 f383 	clz	r3, r3
 8002876:	b2db      	uxtb	r3, r3
 8002878:	095b      	lsrs	r3, r3, #5
 800287a:	b2db      	uxtb	r3, r3
 800287c:	f043 0301 	orr.w	r3, r3, #1
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b01      	cmp	r3, #1
 8002884:	d102      	bne.n	800288c <HAL_RCC_OscConfig+0x218>
 8002886:	4b47      	ldr	r3, [pc, #284]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	e015      	b.n	80028b8 <HAL_RCC_OscConfig+0x244>
 800288c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002890:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002894:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002898:	fa93 f3a3 	rbit	r3, r3
 800289c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80028a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028a4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80028a8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80028ac:	fa93 f3a3 	rbit	r3, r3
 80028b0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80028b4:	4b3b      	ldr	r3, [pc, #236]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80028b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80028bc:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80028c0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80028c4:	fa92 f2a2 	rbit	r2, r2
 80028c8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80028cc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80028d0:	fab2 f282 	clz	r2, r2
 80028d4:	b2d2      	uxtb	r2, r2
 80028d6:	f042 0220 	orr.w	r2, r2, #32
 80028da:	b2d2      	uxtb	r2, r2
 80028dc:	f002 021f 	and.w	r2, r2, #31
 80028e0:	2101      	movs	r1, #1
 80028e2:	fa01 f202 	lsl.w	r2, r1, r2
 80028e6:	4013      	ands	r3, r2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d0ab      	beq.n	8002844 <HAL_RCC_OscConfig+0x1d0>
 80028ec:	e05d      	b.n	80029aa <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ee:	f7fe fe2b 	bl	8001548 <HAL_GetTick>
 80028f2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028f6:	e00a      	b.n	800290e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028f8:	f7fe fe26 	bl	8001548 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	2b64      	cmp	r3, #100	; 0x64
 8002906:	d902      	bls.n	800290e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	f000 bee9 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
 800290e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002912:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002916:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800291a:	fa93 f3a3 	rbit	r3, r3
 800291e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002922:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002926:	fab3 f383 	clz	r3, r3
 800292a:	b2db      	uxtb	r3, r3
 800292c:	095b      	lsrs	r3, r3, #5
 800292e:	b2db      	uxtb	r3, r3
 8002930:	f043 0301 	orr.w	r3, r3, #1
 8002934:	b2db      	uxtb	r3, r3
 8002936:	2b01      	cmp	r3, #1
 8002938:	d102      	bne.n	8002940 <HAL_RCC_OscConfig+0x2cc>
 800293a:	4b1a      	ldr	r3, [pc, #104]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	e015      	b.n	800296c <HAL_RCC_OscConfig+0x2f8>
 8002940:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002944:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002948:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800294c:	fa93 f3a3 	rbit	r3, r3
 8002950:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002954:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002958:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800295c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002960:	fa93 f3a3 	rbit	r3, r3
 8002964:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002968:	4b0e      	ldr	r3, [pc, #56]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 800296a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002970:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002974:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002978:	fa92 f2a2 	rbit	r2, r2
 800297c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002980:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002984:	fab2 f282 	clz	r2, r2
 8002988:	b2d2      	uxtb	r2, r2
 800298a:	f042 0220 	orr.w	r2, r2, #32
 800298e:	b2d2      	uxtb	r2, r2
 8002990:	f002 021f 	and.w	r2, r2, #31
 8002994:	2101      	movs	r1, #1
 8002996:	fa01 f202 	lsl.w	r2, r1, r2
 800299a:	4013      	ands	r3, r2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d1ab      	bne.n	80028f8 <HAL_RCC_OscConfig+0x284>
 80029a0:	e003      	b.n	80029aa <HAL_RCC_OscConfig+0x336>
 80029a2:	bf00      	nop
 80029a4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	f000 817d 	beq.w	8002cba <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80029c0:	4ba6      	ldr	r3, [pc, #664]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f003 030c 	and.w	r3, r3, #12
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00b      	beq.n	80029e4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80029cc:	4ba3      	ldr	r3, [pc, #652]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 030c 	and.w	r3, r3, #12
 80029d4:	2b08      	cmp	r3, #8
 80029d6:	d172      	bne.n	8002abe <HAL_RCC_OscConfig+0x44a>
 80029d8:	4ba0      	ldr	r3, [pc, #640]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d16c      	bne.n	8002abe <HAL_RCC_OscConfig+0x44a>
 80029e4:	2302      	movs	r3, #2
 80029e6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ea:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80029ee:	fa93 f3a3 	rbit	r3, r3
 80029f2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80029f6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029fa:	fab3 f383 	clz	r3, r3
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	095b      	lsrs	r3, r3, #5
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	f043 0301 	orr.w	r3, r3, #1
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d102      	bne.n	8002a14 <HAL_RCC_OscConfig+0x3a0>
 8002a0e:	4b93      	ldr	r3, [pc, #588]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	e013      	b.n	8002a3c <HAL_RCC_OscConfig+0x3c8>
 8002a14:	2302      	movs	r3, #2
 8002a16:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002a1e:	fa93 f3a3 	rbit	r3, r3
 8002a22:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002a26:	2302      	movs	r3, #2
 8002a28:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002a2c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002a30:	fa93 f3a3 	rbit	r3, r3
 8002a34:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002a38:	4b88      	ldr	r3, [pc, #544]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3c:	2202      	movs	r2, #2
 8002a3e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002a42:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002a46:	fa92 f2a2 	rbit	r2, r2
 8002a4a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002a4e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002a52:	fab2 f282 	clz	r2, r2
 8002a56:	b2d2      	uxtb	r2, r2
 8002a58:	f042 0220 	orr.w	r2, r2, #32
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	f002 021f 	and.w	r2, r2, #31
 8002a62:	2101      	movs	r1, #1
 8002a64:	fa01 f202 	lsl.w	r2, r1, r2
 8002a68:	4013      	ands	r3, r2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00a      	beq.n	8002a84 <HAL_RCC_OscConfig+0x410>
 8002a6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a72:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	691b      	ldr	r3, [r3, #16]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d002      	beq.n	8002a84 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	f000 be2e 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a84:	4b75      	ldr	r3, [pc, #468]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a90:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	695b      	ldr	r3, [r3, #20]
 8002a98:	21f8      	movs	r1, #248	; 0xf8
 8002a9a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a9e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002aa2:	fa91 f1a1 	rbit	r1, r1
 8002aa6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002aaa:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002aae:	fab1 f181 	clz	r1, r1
 8002ab2:	b2c9      	uxtb	r1, r1
 8002ab4:	408b      	lsls	r3, r1
 8002ab6:	4969      	ldr	r1, [pc, #420]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002abc:	e0fd      	b.n	8002cba <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002abe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ac2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 8088 	beq.w	8002be0 <HAL_RCC_OscConfig+0x56c>
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002ada:	fa93 f3a3 	rbit	r3, r3
 8002ade:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002ae2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ae6:	fab3 f383 	clz	r3, r3
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002af0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	461a      	mov	r2, r3
 8002af8:	2301      	movs	r3, #1
 8002afa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002afc:	f7fe fd24 	bl	8001548 <HAL_GetTick>
 8002b00:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b04:	e00a      	b.n	8002b1c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b06:	f7fe fd1f 	bl	8001548 <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d902      	bls.n	8002b1c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	f000 bde2 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b22:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002b26:	fa93 f3a3 	rbit	r3, r3
 8002b2a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002b2e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b32:	fab3 f383 	clz	r3, r3
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	095b      	lsrs	r3, r3, #5
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	f043 0301 	orr.w	r3, r3, #1
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d102      	bne.n	8002b4c <HAL_RCC_OscConfig+0x4d8>
 8002b46:	4b45      	ldr	r3, [pc, #276]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	e013      	b.n	8002b74 <HAL_RCC_OscConfig+0x500>
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b52:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002b56:	fa93 f3a3 	rbit	r3, r3
 8002b5a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002b5e:	2302      	movs	r3, #2
 8002b60:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002b64:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002b68:	fa93 f3a3 	rbit	r3, r3
 8002b6c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002b70:	4b3a      	ldr	r3, [pc, #232]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b74:	2202      	movs	r2, #2
 8002b76:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002b7a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002b7e:	fa92 f2a2 	rbit	r2, r2
 8002b82:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002b86:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002b8a:	fab2 f282 	clz	r2, r2
 8002b8e:	b2d2      	uxtb	r2, r2
 8002b90:	f042 0220 	orr.w	r2, r2, #32
 8002b94:	b2d2      	uxtb	r2, r2
 8002b96:	f002 021f 	and.w	r2, r2, #31
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d0af      	beq.n	8002b06 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ba6:	4b2d      	ldr	r3, [pc, #180]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bb2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	21f8      	movs	r1, #248	; 0xf8
 8002bbc:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002bc4:	fa91 f1a1 	rbit	r1, r1
 8002bc8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002bcc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002bd0:	fab1 f181 	clz	r1, r1
 8002bd4:	b2c9      	uxtb	r1, r1
 8002bd6:	408b      	lsls	r3, r1
 8002bd8:	4920      	ldr	r1, [pc, #128]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	600b      	str	r3, [r1, #0]
 8002bde:	e06c      	b.n	8002cba <HAL_RCC_OscConfig+0x646>
 8002be0:	2301      	movs	r3, #1
 8002be2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002bea:	fa93 f3a3 	rbit	r3, r3
 8002bee:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002bf2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bf6:	fab3 f383 	clz	r3, r3
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c00:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	461a      	mov	r2, r3
 8002c08:	2300      	movs	r3, #0
 8002c0a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c0c:	f7fe fc9c 	bl	8001548 <HAL_GetTick>
 8002c10:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c14:	e00a      	b.n	8002c2c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c16:	f7fe fc97 	bl	8001548 <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d902      	bls.n	8002c2c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	f000 bd5a 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c32:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002c36:	fa93 f3a3 	rbit	r3, r3
 8002c3a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002c3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c42:	fab3 f383 	clz	r3, r3
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	095b      	lsrs	r3, r3, #5
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	f043 0301 	orr.w	r3, r3, #1
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d104      	bne.n	8002c60 <HAL_RCC_OscConfig+0x5ec>
 8002c56:	4b01      	ldr	r3, [pc, #4]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	e015      	b.n	8002c88 <HAL_RCC_OscConfig+0x614>
 8002c5c:	40021000 	.word	0x40021000
 8002c60:	2302      	movs	r3, #2
 8002c62:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c66:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002c6a:	fa93 f3a3 	rbit	r3, r3
 8002c6e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002c72:	2302      	movs	r3, #2
 8002c74:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002c78:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002c7c:	fa93 f3a3 	rbit	r3, r3
 8002c80:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002c84:	4bc8      	ldr	r3, [pc, #800]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c88:	2202      	movs	r2, #2
 8002c8a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002c8e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002c92:	fa92 f2a2 	rbit	r2, r2
 8002c96:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002c9a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002c9e:	fab2 f282 	clz	r2, r2
 8002ca2:	b2d2      	uxtb	r2, r2
 8002ca4:	f042 0220 	orr.w	r2, r2, #32
 8002ca8:	b2d2      	uxtb	r2, r2
 8002caa:	f002 021f 	and.w	r2, r2, #31
 8002cae:	2101      	movs	r1, #1
 8002cb0:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1ad      	bne.n	8002c16 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cbe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0308 	and.w	r3, r3, #8
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	f000 8110 	beq.w	8002ef0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cd4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d079      	beq.n	8002dd4 <HAL_RCC_OscConfig+0x760>
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002cea:	fa93 f3a3 	rbit	r3, r3
 8002cee:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002cf2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cf6:	fab3 f383 	clz	r3, r3
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	4bab      	ldr	r3, [pc, #684]	; (8002fac <HAL_RCC_OscConfig+0x938>)
 8002d00:	4413      	add	r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	461a      	mov	r2, r3
 8002d06:	2301      	movs	r3, #1
 8002d08:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d0a:	f7fe fc1d 	bl	8001548 <HAL_GetTick>
 8002d0e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d12:	e00a      	b.n	8002d2a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d14:	f7fe fc18 	bl	8001548 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d902      	bls.n	8002d2a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	f000 bcdb 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
 8002d2a:	2302      	movs	r3, #2
 8002d2c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d30:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002d34:	fa93 f3a3 	rbit	r3, r3
 8002d38:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002d3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d40:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002d44:	2202      	movs	r2, #2
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d4c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	fa93 f2a3 	rbit	r2, r3
 8002d56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d5a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002d68:	2202      	movs	r2, #2
 8002d6a:	601a      	str	r2, [r3, #0]
 8002d6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d70:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	fa93 f2a3 	rbit	r2, r3
 8002d7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d7e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002d82:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d84:	4b88      	ldr	r3, [pc, #544]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002d86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d8c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002d90:	2102      	movs	r1, #2
 8002d92:	6019      	str	r1, [r3, #0]
 8002d94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d98:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	fa93 f1a3 	rbit	r1, r3
 8002da2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002da6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002daa:	6019      	str	r1, [r3, #0]
  return result;
 8002dac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002db0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	fab3 f383 	clz	r3, r3
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	f003 031f 	and.w	r3, r3, #31
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dcc:	4013      	ands	r3, r2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d0a0      	beq.n	8002d14 <HAL_RCC_OscConfig+0x6a0>
 8002dd2:	e08d      	b.n	8002ef0 <HAL_RCC_OscConfig+0x87c>
 8002dd4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dd8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002ddc:	2201      	movs	r2, #1
 8002dde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002de4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	fa93 f2a3 	rbit	r2, r3
 8002dee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002df2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002df6:	601a      	str	r2, [r3, #0]
  return result;
 8002df8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dfc:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002e00:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e02:	fab3 f383 	clz	r3, r3
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	461a      	mov	r2, r3
 8002e0a:	4b68      	ldr	r3, [pc, #416]	; (8002fac <HAL_RCC_OscConfig+0x938>)
 8002e0c:	4413      	add	r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	461a      	mov	r2, r3
 8002e12:	2300      	movs	r3, #0
 8002e14:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e16:	f7fe fb97 	bl	8001548 <HAL_GetTick>
 8002e1a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e1e:	e00a      	b.n	8002e36 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e20:	f7fe fb92 	bl	8001548 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d902      	bls.n	8002e36 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	f000 bc55 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
 8002e36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e3a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002e3e:	2202      	movs	r2, #2
 8002e40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e46:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	fa93 f2a3 	rbit	r2, r3
 8002e50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e54:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002e58:	601a      	str	r2, [r3, #0]
 8002e5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e5e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002e62:	2202      	movs	r2, #2
 8002e64:	601a      	str	r2, [r3, #0]
 8002e66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e6a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	fa93 f2a3 	rbit	r2, r3
 8002e74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e78:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e82:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002e86:	2202      	movs	r2, #2
 8002e88:	601a      	str	r2, [r3, #0]
 8002e8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e8e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	fa93 f2a3 	rbit	r2, r3
 8002e98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e9c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002ea0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ea2:	4b41      	ldr	r3, [pc, #260]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002ea4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ea6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eaa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002eae:	2102      	movs	r1, #2
 8002eb0:	6019      	str	r1, [r3, #0]
 8002eb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eb6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	fa93 f1a3 	rbit	r1, r3
 8002ec0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ec4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002ec8:	6019      	str	r1, [r3, #0]
  return result;
 8002eca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ece:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	fab3 f383 	clz	r3, r3
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	f003 031f 	and.w	r3, r3, #31
 8002ee4:	2101      	movs	r1, #1
 8002ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eea:	4013      	ands	r3, r2
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d197      	bne.n	8002e20 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ef0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ef4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0304 	and.w	r3, r3, #4
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f000 81a1 	beq.w	8003248 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f06:	2300      	movs	r3, #0
 8002f08:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f0c:	4b26      	ldr	r3, [pc, #152]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002f0e:	69db      	ldr	r3, [r3, #28]
 8002f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d116      	bne.n	8002f46 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f18:	4b23      	ldr	r3, [pc, #140]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002f1a:	69db      	ldr	r3, [r3, #28]
 8002f1c:	4a22      	ldr	r2, [pc, #136]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002f1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f22:	61d3      	str	r3, [r2, #28]
 8002f24:	4b20      	ldr	r3, [pc, #128]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002f26:	69db      	ldr	r3, [r3, #28]
 8002f28:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002f2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f30:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002f34:	601a      	str	r2, [r3, #0]
 8002f36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f3a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002f3e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002f40:	2301      	movs	r3, #1
 8002f42:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f46:	4b1a      	ldr	r3, [pc, #104]	; (8002fb0 <HAL_RCC_OscConfig+0x93c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d11a      	bne.n	8002f88 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f52:	4b17      	ldr	r3, [pc, #92]	; (8002fb0 <HAL_RCC_OscConfig+0x93c>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a16      	ldr	r2, [pc, #88]	; (8002fb0 <HAL_RCC_OscConfig+0x93c>)
 8002f58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f5c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f5e:	f7fe faf3 	bl	8001548 <HAL_GetTick>
 8002f62:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f66:	e009      	b.n	8002f7c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f68:	f7fe faee 	bl	8001548 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	2b64      	cmp	r3, #100	; 0x64
 8002f76:	d901      	bls.n	8002f7c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	e3b1      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f7c:	4b0c      	ldr	r3, [pc, #48]	; (8002fb0 <HAL_RCC_OscConfig+0x93c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d0ef      	beq.n	8002f68 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f8c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d10d      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x940>
 8002f98:	4b03      	ldr	r3, [pc, #12]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002f9a:	6a1b      	ldr	r3, [r3, #32]
 8002f9c:	4a02      	ldr	r2, [pc, #8]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002f9e:	f043 0301 	orr.w	r3, r3, #1
 8002fa2:	6213      	str	r3, [r2, #32]
 8002fa4:	e03c      	b.n	8003020 <HAL_RCC_OscConfig+0x9ac>
 8002fa6:	bf00      	nop
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	10908120 	.word	0x10908120
 8002fb0:	40007000 	.word	0x40007000
 8002fb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fb8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d10c      	bne.n	8002fde <HAL_RCC_OscConfig+0x96a>
 8002fc4:	4bc1      	ldr	r3, [pc, #772]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8002fc6:	6a1b      	ldr	r3, [r3, #32]
 8002fc8:	4ac0      	ldr	r2, [pc, #768]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8002fca:	f023 0301 	bic.w	r3, r3, #1
 8002fce:	6213      	str	r3, [r2, #32]
 8002fd0:	4bbe      	ldr	r3, [pc, #760]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	4abd      	ldr	r2, [pc, #756]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8002fd6:	f023 0304 	bic.w	r3, r3, #4
 8002fda:	6213      	str	r3, [r2, #32]
 8002fdc:	e020      	b.n	8003020 <HAL_RCC_OscConfig+0x9ac>
 8002fde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fe2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	2b05      	cmp	r3, #5
 8002fec:	d10c      	bne.n	8003008 <HAL_RCC_OscConfig+0x994>
 8002fee:	4bb7      	ldr	r3, [pc, #732]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8002ff0:	6a1b      	ldr	r3, [r3, #32]
 8002ff2:	4ab6      	ldr	r2, [pc, #728]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8002ff4:	f043 0304 	orr.w	r3, r3, #4
 8002ff8:	6213      	str	r3, [r2, #32]
 8002ffa:	4bb4      	ldr	r3, [pc, #720]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8002ffc:	6a1b      	ldr	r3, [r3, #32]
 8002ffe:	4ab3      	ldr	r2, [pc, #716]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8003000:	f043 0301 	orr.w	r3, r3, #1
 8003004:	6213      	str	r3, [r2, #32]
 8003006:	e00b      	b.n	8003020 <HAL_RCC_OscConfig+0x9ac>
 8003008:	4bb0      	ldr	r3, [pc, #704]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 800300a:	6a1b      	ldr	r3, [r3, #32]
 800300c:	4aaf      	ldr	r2, [pc, #700]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 800300e:	f023 0301 	bic.w	r3, r3, #1
 8003012:	6213      	str	r3, [r2, #32]
 8003014:	4bad      	ldr	r3, [pc, #692]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	4aac      	ldr	r2, [pc, #688]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 800301a:	f023 0304 	bic.w	r3, r3, #4
 800301e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003020:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003024:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	2b00      	cmp	r3, #0
 800302e:	f000 8081 	beq.w	8003134 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003032:	f7fe fa89 	bl	8001548 <HAL_GetTick>
 8003036:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800303a:	e00b      	b.n	8003054 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800303c:	f7fe fa84 	bl	8001548 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	f241 3288 	movw	r2, #5000	; 0x1388
 800304c:	4293      	cmp	r3, r2
 800304e:	d901      	bls.n	8003054 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e345      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
 8003054:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003058:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800305c:	2202      	movs	r2, #2
 800305e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003060:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003064:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	fa93 f2a3 	rbit	r2, r3
 800306e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003072:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800307c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003080:	2202      	movs	r2, #2
 8003082:	601a      	str	r2, [r3, #0]
 8003084:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003088:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	fa93 f2a3 	rbit	r2, r3
 8003092:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003096:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800309a:	601a      	str	r2, [r3, #0]
  return result;
 800309c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030a0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80030a4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030a6:	fab3 f383 	clz	r3, r3
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	095b      	lsrs	r3, r3, #5
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	f043 0302 	orr.w	r3, r3, #2
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d102      	bne.n	80030c0 <HAL_RCC_OscConfig+0xa4c>
 80030ba:	4b84      	ldr	r3, [pc, #528]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 80030bc:	6a1b      	ldr	r3, [r3, #32]
 80030be:	e013      	b.n	80030e8 <HAL_RCC_OscConfig+0xa74>
 80030c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030c4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80030c8:	2202      	movs	r2, #2
 80030ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030d0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	fa93 f2a3 	rbit	r2, r3
 80030da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030de:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80030e2:	601a      	str	r2, [r3, #0]
 80030e4:	4b79      	ldr	r3, [pc, #484]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 80030e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80030ec:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80030f0:	2102      	movs	r1, #2
 80030f2:	6011      	str	r1, [r2, #0]
 80030f4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80030f8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80030fc:	6812      	ldr	r2, [r2, #0]
 80030fe:	fa92 f1a2 	rbit	r1, r2
 8003102:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003106:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800310a:	6011      	str	r1, [r2, #0]
  return result;
 800310c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003110:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003114:	6812      	ldr	r2, [r2, #0]
 8003116:	fab2 f282 	clz	r2, r2
 800311a:	b2d2      	uxtb	r2, r2
 800311c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003120:	b2d2      	uxtb	r2, r2
 8003122:	f002 021f 	and.w	r2, r2, #31
 8003126:	2101      	movs	r1, #1
 8003128:	fa01 f202 	lsl.w	r2, r1, r2
 800312c:	4013      	ands	r3, r2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d084      	beq.n	800303c <HAL_RCC_OscConfig+0x9c8>
 8003132:	e07f      	b.n	8003234 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003134:	f7fe fa08 	bl	8001548 <HAL_GetTick>
 8003138:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800313c:	e00b      	b.n	8003156 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800313e:	f7fe fa03 	bl	8001548 <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	f241 3288 	movw	r2, #5000	; 0x1388
 800314e:	4293      	cmp	r3, r2
 8003150:	d901      	bls.n	8003156 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e2c4      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
 8003156:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800315a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800315e:	2202      	movs	r2, #2
 8003160:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003162:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003166:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	fa93 f2a3 	rbit	r2, r3
 8003170:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003174:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003178:	601a      	str	r2, [r3, #0]
 800317a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800317e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003182:	2202      	movs	r2, #2
 8003184:	601a      	str	r2, [r3, #0]
 8003186:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800318a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	fa93 f2a3 	rbit	r2, r3
 8003194:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003198:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800319c:	601a      	str	r2, [r3, #0]
  return result;
 800319e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031a2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80031a6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031a8:	fab3 f383 	clz	r3, r3
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	095b      	lsrs	r3, r3, #5
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	f043 0302 	orr.w	r3, r3, #2
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d102      	bne.n	80031c2 <HAL_RCC_OscConfig+0xb4e>
 80031bc:	4b43      	ldr	r3, [pc, #268]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	e013      	b.n	80031ea <HAL_RCC_OscConfig+0xb76>
 80031c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031c6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80031ca:	2202      	movs	r2, #2
 80031cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031d2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	fa93 f2a3 	rbit	r2, r3
 80031dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031e0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	4b39      	ldr	r3, [pc, #228]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 80031e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031ee:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80031f2:	2102      	movs	r1, #2
 80031f4:	6011      	str	r1, [r2, #0]
 80031f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031fa:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80031fe:	6812      	ldr	r2, [r2, #0]
 8003200:	fa92 f1a2 	rbit	r1, r2
 8003204:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003208:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800320c:	6011      	str	r1, [r2, #0]
  return result;
 800320e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003212:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003216:	6812      	ldr	r2, [r2, #0]
 8003218:	fab2 f282 	clz	r2, r2
 800321c:	b2d2      	uxtb	r2, r2
 800321e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003222:	b2d2      	uxtb	r2, r2
 8003224:	f002 021f 	and.w	r2, r2, #31
 8003228:	2101      	movs	r1, #1
 800322a:	fa01 f202 	lsl.w	r2, r1, r2
 800322e:	4013      	ands	r3, r2
 8003230:	2b00      	cmp	r3, #0
 8003232:	d184      	bne.n	800313e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003234:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003238:	2b01      	cmp	r3, #1
 800323a:	d105      	bne.n	8003248 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800323c:	4b23      	ldr	r3, [pc, #140]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 800323e:	69db      	ldr	r3, [r3, #28]
 8003240:	4a22      	ldr	r2, [pc, #136]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8003242:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003246:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003248:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800324c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	69db      	ldr	r3, [r3, #28]
 8003254:	2b00      	cmp	r3, #0
 8003256:	f000 8242 	beq.w	80036de <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800325a:	4b1c      	ldr	r3, [pc, #112]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f003 030c 	and.w	r3, r3, #12
 8003262:	2b08      	cmp	r3, #8
 8003264:	f000 8213 	beq.w	800368e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003268:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800326c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	69db      	ldr	r3, [r3, #28]
 8003274:	2b02      	cmp	r3, #2
 8003276:	f040 8162 	bne.w	800353e <HAL_RCC_OscConfig+0xeca>
 800327a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800327e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003282:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003286:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003288:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800328c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	fa93 f2a3 	rbit	r2, r3
 8003296:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800329a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800329e:	601a      	str	r2, [r3, #0]
  return result;
 80032a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032a4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80032a8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032aa:	fab3 f383 	clz	r3, r3
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80032b4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	461a      	mov	r2, r3
 80032bc:	2300      	movs	r3, #0
 80032be:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c0:	f7fe f942 	bl	8001548 <HAL_GetTick>
 80032c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032c8:	e00c      	b.n	80032e4 <HAL_RCC_OscConfig+0xc70>
 80032ca:	bf00      	nop
 80032cc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032d0:	f7fe f93a 	bl	8001548 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d901      	bls.n	80032e4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e1fd      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
 80032e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032e8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80032ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	fa93 f2a3 	rbit	r2, r3
 8003300:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003304:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003308:	601a      	str	r2, [r3, #0]
  return result;
 800330a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800330e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003312:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003314:	fab3 f383 	clz	r3, r3
 8003318:	b2db      	uxtb	r3, r3
 800331a:	095b      	lsrs	r3, r3, #5
 800331c:	b2db      	uxtb	r3, r3
 800331e:	f043 0301 	orr.w	r3, r3, #1
 8003322:	b2db      	uxtb	r3, r3
 8003324:	2b01      	cmp	r3, #1
 8003326:	d102      	bne.n	800332e <HAL_RCC_OscConfig+0xcba>
 8003328:	4bb0      	ldr	r3, [pc, #704]	; (80035ec <HAL_RCC_OscConfig+0xf78>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	e027      	b.n	800337e <HAL_RCC_OscConfig+0xd0a>
 800332e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003332:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003336:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800333a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003340:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	fa93 f2a3 	rbit	r2, r3
 800334a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800334e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003352:	601a      	str	r2, [r3, #0]
 8003354:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003358:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800335c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003366:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	fa93 f2a3 	rbit	r2, r3
 8003370:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003374:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003378:	601a      	str	r2, [r3, #0]
 800337a:	4b9c      	ldr	r3, [pc, #624]	; (80035ec <HAL_RCC_OscConfig+0xf78>)
 800337c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003382:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003386:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800338a:	6011      	str	r1, [r2, #0]
 800338c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003390:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003394:	6812      	ldr	r2, [r2, #0]
 8003396:	fa92 f1a2 	rbit	r1, r2
 800339a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800339e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80033a2:	6011      	str	r1, [r2, #0]
  return result;
 80033a4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033a8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80033ac:	6812      	ldr	r2, [r2, #0]
 80033ae:	fab2 f282 	clz	r2, r2
 80033b2:	b2d2      	uxtb	r2, r2
 80033b4:	f042 0220 	orr.w	r2, r2, #32
 80033b8:	b2d2      	uxtb	r2, r2
 80033ba:	f002 021f 	and.w	r2, r2, #31
 80033be:	2101      	movs	r1, #1
 80033c0:	fa01 f202 	lsl.w	r2, r1, r2
 80033c4:	4013      	ands	r3, r2
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d182      	bne.n	80032d0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033ca:	4b88      	ldr	r3, [pc, #544]	; (80035ec <HAL_RCC_OscConfig+0xf78>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80033d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033d6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80033de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	6a1b      	ldr	r3, [r3, #32]
 80033ea:	430b      	orrs	r3, r1
 80033ec:	497f      	ldr	r1, [pc, #508]	; (80035ec <HAL_RCC_OscConfig+0xf78>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	604b      	str	r3, [r1, #4]
 80033f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033f6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80033fa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80033fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003400:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003404:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	fa93 f2a3 	rbit	r2, r3
 800340e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003412:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003416:	601a      	str	r2, [r3, #0]
  return result;
 8003418:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800341c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003420:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003422:	fab3 f383 	clz	r3, r3
 8003426:	b2db      	uxtb	r3, r3
 8003428:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800342c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	461a      	mov	r2, r3
 8003434:	2301      	movs	r3, #1
 8003436:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003438:	f7fe f886 	bl	8001548 <HAL_GetTick>
 800343c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003440:	e009      	b.n	8003456 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003442:	f7fe f881 	bl	8001548 <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	2b02      	cmp	r3, #2
 8003450:	d901      	bls.n	8003456 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e144      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
 8003456:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800345a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800345e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003462:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003464:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003468:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	fa93 f2a3 	rbit	r2, r3
 8003472:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003476:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800347a:	601a      	str	r2, [r3, #0]
  return result;
 800347c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003480:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003484:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003486:	fab3 f383 	clz	r3, r3
 800348a:	b2db      	uxtb	r3, r3
 800348c:	095b      	lsrs	r3, r3, #5
 800348e:	b2db      	uxtb	r3, r3
 8003490:	f043 0301 	orr.w	r3, r3, #1
 8003494:	b2db      	uxtb	r3, r3
 8003496:	2b01      	cmp	r3, #1
 8003498:	d102      	bne.n	80034a0 <HAL_RCC_OscConfig+0xe2c>
 800349a:	4b54      	ldr	r3, [pc, #336]	; (80035ec <HAL_RCC_OscConfig+0xf78>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	e027      	b.n	80034f0 <HAL_RCC_OscConfig+0xe7c>
 80034a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034a4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80034a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034b2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	fa93 f2a3 	rbit	r2, r3
 80034bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034c0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80034c4:	601a      	str	r2, [r3, #0]
 80034c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ca:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80034ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034d2:	601a      	str	r2, [r3, #0]
 80034d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034d8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	fa93 f2a3 	rbit	r2, r3
 80034e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034e6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	4b3f      	ldr	r3, [pc, #252]	; (80035ec <HAL_RCC_OscConfig+0xf78>)
 80034ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034f4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80034f8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80034fc:	6011      	str	r1, [r2, #0]
 80034fe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003502:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003506:	6812      	ldr	r2, [r2, #0]
 8003508:	fa92 f1a2 	rbit	r1, r2
 800350c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003510:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003514:	6011      	str	r1, [r2, #0]
  return result;
 8003516:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800351a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800351e:	6812      	ldr	r2, [r2, #0]
 8003520:	fab2 f282 	clz	r2, r2
 8003524:	b2d2      	uxtb	r2, r2
 8003526:	f042 0220 	orr.w	r2, r2, #32
 800352a:	b2d2      	uxtb	r2, r2
 800352c:	f002 021f 	and.w	r2, r2, #31
 8003530:	2101      	movs	r1, #1
 8003532:	fa01 f202 	lsl.w	r2, r1, r2
 8003536:	4013      	ands	r3, r2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d082      	beq.n	8003442 <HAL_RCC_OscConfig+0xdce>
 800353c:	e0cf      	b.n	80036de <HAL_RCC_OscConfig+0x106a>
 800353e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003542:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003546:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800354a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003550:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	fa93 f2a3 	rbit	r2, r3
 800355a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800355e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003562:	601a      	str	r2, [r3, #0]
  return result;
 8003564:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003568:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800356c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800356e:	fab3 f383 	clz	r3, r3
 8003572:	b2db      	uxtb	r3, r3
 8003574:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003578:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	461a      	mov	r2, r3
 8003580:	2300      	movs	r3, #0
 8003582:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003584:	f7fd ffe0 	bl	8001548 <HAL_GetTick>
 8003588:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800358c:	e009      	b.n	80035a2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800358e:	f7fd ffdb 	bl	8001548 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b02      	cmp	r3, #2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e09e      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
 80035a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035a6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80035aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035b4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	fa93 f2a3 	rbit	r2, r3
 80035be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035c2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80035c6:	601a      	str	r2, [r3, #0]
  return result;
 80035c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035cc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80035d0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035d2:	fab3 f383 	clz	r3, r3
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	095b      	lsrs	r3, r3, #5
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	f043 0301 	orr.w	r3, r3, #1
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d104      	bne.n	80035f0 <HAL_RCC_OscConfig+0xf7c>
 80035e6:	4b01      	ldr	r3, [pc, #4]	; (80035ec <HAL_RCC_OscConfig+0xf78>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	e029      	b.n	8003640 <HAL_RCC_OscConfig+0xfcc>
 80035ec:	40021000 	.word	0x40021000
 80035f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035f4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80035f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003602:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	fa93 f2a3 	rbit	r2, r3
 800360c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003610:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800361a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800361e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003622:	601a      	str	r2, [r3, #0]
 8003624:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003628:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	fa93 f2a3 	rbit	r2, r3
 8003632:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003636:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800363a:	601a      	str	r2, [r3, #0]
 800363c:	4b2b      	ldr	r3, [pc, #172]	; (80036ec <HAL_RCC_OscConfig+0x1078>)
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003644:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003648:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800364c:	6011      	str	r1, [r2, #0]
 800364e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003652:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003656:	6812      	ldr	r2, [r2, #0]
 8003658:	fa92 f1a2 	rbit	r1, r2
 800365c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003660:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003664:	6011      	str	r1, [r2, #0]
  return result;
 8003666:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800366a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800366e:	6812      	ldr	r2, [r2, #0]
 8003670:	fab2 f282 	clz	r2, r2
 8003674:	b2d2      	uxtb	r2, r2
 8003676:	f042 0220 	orr.w	r2, r2, #32
 800367a:	b2d2      	uxtb	r2, r2
 800367c:	f002 021f 	and.w	r2, r2, #31
 8003680:	2101      	movs	r1, #1
 8003682:	fa01 f202 	lsl.w	r2, r1, r2
 8003686:	4013      	ands	r3, r2
 8003688:	2b00      	cmp	r3, #0
 800368a:	d180      	bne.n	800358e <HAL_RCC_OscConfig+0xf1a>
 800368c:	e027      	b.n	80036de <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800368e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003692:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d101      	bne.n	80036a2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e01e      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80036a2:	4b12      	ldr	r3, [pc, #72]	; (80036ec <HAL_RCC_OscConfig+0x1078>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80036aa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80036ae:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80036b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6a1b      	ldr	r3, [r3, #32]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d10b      	bne.n	80036da <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80036c2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80036c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80036ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d001      	beq.n	80036de <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e000      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	40021000 	.word	0x40021000

080036f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b09e      	sub	sp, #120	; 0x78
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d101      	bne.n	8003708 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e162      	b.n	80039ce <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003708:	4b90      	ldr	r3, [pc, #576]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0307 	and.w	r3, r3, #7
 8003710:	683a      	ldr	r2, [r7, #0]
 8003712:	429a      	cmp	r2, r3
 8003714:	d910      	bls.n	8003738 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003716:	4b8d      	ldr	r3, [pc, #564]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f023 0207 	bic.w	r2, r3, #7
 800371e:	498b      	ldr	r1, [pc, #556]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	4313      	orrs	r3, r2
 8003724:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003726:	4b89      	ldr	r3, [pc, #548]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0307 	and.w	r3, r3, #7
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	429a      	cmp	r2, r3
 8003732:	d001      	beq.n	8003738 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e14a      	b.n	80039ce <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0302 	and.w	r3, r3, #2
 8003740:	2b00      	cmp	r3, #0
 8003742:	d008      	beq.n	8003756 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003744:	4b82      	ldr	r3, [pc, #520]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	497f      	ldr	r1, [pc, #508]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 8003752:	4313      	orrs	r3, r2
 8003754:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	2b00      	cmp	r3, #0
 8003760:	f000 80dc 	beq.w	800391c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d13c      	bne.n	80037e6 <HAL_RCC_ClockConfig+0xf6>
 800376c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003770:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003772:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003774:	fa93 f3a3 	rbit	r3, r3
 8003778:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800377a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800377c:	fab3 f383 	clz	r3, r3
 8003780:	b2db      	uxtb	r3, r3
 8003782:	095b      	lsrs	r3, r3, #5
 8003784:	b2db      	uxtb	r3, r3
 8003786:	f043 0301 	orr.w	r3, r3, #1
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b01      	cmp	r3, #1
 800378e:	d102      	bne.n	8003796 <HAL_RCC_ClockConfig+0xa6>
 8003790:	4b6f      	ldr	r3, [pc, #444]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	e00f      	b.n	80037b6 <HAL_RCC_ClockConfig+0xc6>
 8003796:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800379a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800379e:	fa93 f3a3 	rbit	r3, r3
 80037a2:	667b      	str	r3, [r7, #100]	; 0x64
 80037a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80037a8:	663b      	str	r3, [r7, #96]	; 0x60
 80037aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80037ac:	fa93 f3a3 	rbit	r3, r3
 80037b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80037b2:	4b67      	ldr	r3, [pc, #412]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 80037b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80037ba:	65ba      	str	r2, [r7, #88]	; 0x58
 80037bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80037be:	fa92 f2a2 	rbit	r2, r2
 80037c2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80037c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80037c6:	fab2 f282 	clz	r2, r2
 80037ca:	b2d2      	uxtb	r2, r2
 80037cc:	f042 0220 	orr.w	r2, r2, #32
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	f002 021f 	and.w	r2, r2, #31
 80037d6:	2101      	movs	r1, #1
 80037d8:	fa01 f202 	lsl.w	r2, r1, r2
 80037dc:	4013      	ands	r3, r2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d17b      	bne.n	80038da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e0f3      	b.n	80039ce <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d13c      	bne.n	8003868 <HAL_RCC_ClockConfig+0x178>
 80037ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037f2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037f6:	fa93 f3a3 	rbit	r3, r3
 80037fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80037fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037fe:	fab3 f383 	clz	r3, r3
 8003802:	b2db      	uxtb	r3, r3
 8003804:	095b      	lsrs	r3, r3, #5
 8003806:	b2db      	uxtb	r3, r3
 8003808:	f043 0301 	orr.w	r3, r3, #1
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b01      	cmp	r3, #1
 8003810:	d102      	bne.n	8003818 <HAL_RCC_ClockConfig+0x128>
 8003812:	4b4f      	ldr	r3, [pc, #316]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	e00f      	b.n	8003838 <HAL_RCC_ClockConfig+0x148>
 8003818:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800381c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003820:	fa93 f3a3 	rbit	r3, r3
 8003824:	647b      	str	r3, [r7, #68]	; 0x44
 8003826:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800382a:	643b      	str	r3, [r7, #64]	; 0x40
 800382c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800382e:	fa93 f3a3 	rbit	r3, r3
 8003832:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003834:	4b46      	ldr	r3, [pc, #280]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 8003836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003838:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800383c:	63ba      	str	r2, [r7, #56]	; 0x38
 800383e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003840:	fa92 f2a2 	rbit	r2, r2
 8003844:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003846:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003848:	fab2 f282 	clz	r2, r2
 800384c:	b2d2      	uxtb	r2, r2
 800384e:	f042 0220 	orr.w	r2, r2, #32
 8003852:	b2d2      	uxtb	r2, r2
 8003854:	f002 021f 	and.w	r2, r2, #31
 8003858:	2101      	movs	r1, #1
 800385a:	fa01 f202 	lsl.w	r2, r1, r2
 800385e:	4013      	ands	r3, r2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d13a      	bne.n	80038da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e0b2      	b.n	80039ce <HAL_RCC_ClockConfig+0x2de>
 8003868:	2302      	movs	r3, #2
 800386a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800386e:	fa93 f3a3 	rbit	r3, r3
 8003872:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003876:	fab3 f383 	clz	r3, r3
 800387a:	b2db      	uxtb	r3, r3
 800387c:	095b      	lsrs	r3, r3, #5
 800387e:	b2db      	uxtb	r3, r3
 8003880:	f043 0301 	orr.w	r3, r3, #1
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b01      	cmp	r3, #1
 8003888:	d102      	bne.n	8003890 <HAL_RCC_ClockConfig+0x1a0>
 800388a:	4b31      	ldr	r3, [pc, #196]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	e00d      	b.n	80038ac <HAL_RCC_ClockConfig+0x1bc>
 8003890:	2302      	movs	r3, #2
 8003892:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003896:	fa93 f3a3 	rbit	r3, r3
 800389a:	627b      	str	r3, [r7, #36]	; 0x24
 800389c:	2302      	movs	r3, #2
 800389e:	623b      	str	r3, [r7, #32]
 80038a0:	6a3b      	ldr	r3, [r7, #32]
 80038a2:	fa93 f3a3 	rbit	r3, r3
 80038a6:	61fb      	str	r3, [r7, #28]
 80038a8:	4b29      	ldr	r3, [pc, #164]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 80038aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ac:	2202      	movs	r2, #2
 80038ae:	61ba      	str	r2, [r7, #24]
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	fa92 f2a2 	rbit	r2, r2
 80038b6:	617a      	str	r2, [r7, #20]
  return result;
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	fab2 f282 	clz	r2, r2
 80038be:	b2d2      	uxtb	r2, r2
 80038c0:	f042 0220 	orr.w	r2, r2, #32
 80038c4:	b2d2      	uxtb	r2, r2
 80038c6:	f002 021f 	and.w	r2, r2, #31
 80038ca:	2101      	movs	r1, #1
 80038cc:	fa01 f202 	lsl.w	r2, r1, r2
 80038d0:	4013      	ands	r3, r2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e079      	b.n	80039ce <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038da:	4b1d      	ldr	r3, [pc, #116]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	f023 0203 	bic.w	r2, r3, #3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	491a      	ldr	r1, [pc, #104]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038ec:	f7fd fe2c 	bl	8001548 <HAL_GetTick>
 80038f0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f2:	e00a      	b.n	800390a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038f4:	f7fd fe28 	bl	8001548 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003902:	4293      	cmp	r3, r2
 8003904:	d901      	bls.n	800390a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e061      	b.n	80039ce <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800390a:	4b11      	ldr	r3, [pc, #68]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f003 020c 	and.w	r2, r3, #12
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	429a      	cmp	r2, r3
 800391a:	d1eb      	bne.n	80038f4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800391c:	4b0b      	ldr	r3, [pc, #44]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	683a      	ldr	r2, [r7, #0]
 8003926:	429a      	cmp	r2, r3
 8003928:	d214      	bcs.n	8003954 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800392a:	4b08      	ldr	r3, [pc, #32]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f023 0207 	bic.w	r2, r3, #7
 8003932:	4906      	ldr	r1, [pc, #24]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	4313      	orrs	r3, r2
 8003938:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800393a:	4b04      	ldr	r3, [pc, #16]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0307 	and.w	r3, r3, #7
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	429a      	cmp	r2, r3
 8003946:	d005      	beq.n	8003954 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e040      	b.n	80039ce <HAL_RCC_ClockConfig+0x2de>
 800394c:	40022000 	.word	0x40022000
 8003950:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0304 	and.w	r3, r3, #4
 800395c:	2b00      	cmp	r3, #0
 800395e:	d008      	beq.n	8003972 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003960:	4b1d      	ldr	r3, [pc, #116]	; (80039d8 <HAL_RCC_ClockConfig+0x2e8>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	491a      	ldr	r1, [pc, #104]	; (80039d8 <HAL_RCC_ClockConfig+0x2e8>)
 800396e:	4313      	orrs	r3, r2
 8003970:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0308 	and.w	r3, r3, #8
 800397a:	2b00      	cmp	r3, #0
 800397c:	d009      	beq.n	8003992 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800397e:	4b16      	ldr	r3, [pc, #88]	; (80039d8 <HAL_RCC_ClockConfig+0x2e8>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	00db      	lsls	r3, r3, #3
 800398c:	4912      	ldr	r1, [pc, #72]	; (80039d8 <HAL_RCC_ClockConfig+0x2e8>)
 800398e:	4313      	orrs	r3, r2
 8003990:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003992:	f000 f829 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 8003996:	4601      	mov	r1, r0
 8003998:	4b0f      	ldr	r3, [pc, #60]	; (80039d8 <HAL_RCC_ClockConfig+0x2e8>)
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039a0:	22f0      	movs	r2, #240	; 0xf0
 80039a2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	fa92 f2a2 	rbit	r2, r2
 80039aa:	60fa      	str	r2, [r7, #12]
  return result;
 80039ac:	68fa      	ldr	r2, [r7, #12]
 80039ae:	fab2 f282 	clz	r2, r2
 80039b2:	b2d2      	uxtb	r2, r2
 80039b4:	40d3      	lsrs	r3, r2
 80039b6:	4a09      	ldr	r2, [pc, #36]	; (80039dc <HAL_RCC_ClockConfig+0x2ec>)
 80039b8:	5cd3      	ldrb	r3, [r2, r3]
 80039ba:	fa21 f303 	lsr.w	r3, r1, r3
 80039be:	4a08      	ldr	r2, [pc, #32]	; (80039e0 <HAL_RCC_ClockConfig+0x2f0>)
 80039c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80039c2:	4b08      	ldr	r3, [pc, #32]	; (80039e4 <HAL_RCC_ClockConfig+0x2f4>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fd fd7a 	bl	80014c0 <HAL_InitTick>
  
  return HAL_OK;
 80039cc:	2300      	movs	r3, #0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3778      	adds	r7, #120	; 0x78
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	40021000 	.word	0x40021000
 80039dc:	08008098 	.word	0x08008098
 80039e0:	20000000 	.word	0x20000000
 80039e4:	20000004 	.word	0x20000004

080039e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b08b      	sub	sp, #44	; 0x2c
 80039ec:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80039ee:	2300      	movs	r3, #0
 80039f0:	61fb      	str	r3, [r7, #28]
 80039f2:	2300      	movs	r3, #0
 80039f4:	61bb      	str	r3, [r7, #24]
 80039f6:	2300      	movs	r3, #0
 80039f8:	627b      	str	r3, [r7, #36]	; 0x24
 80039fa:	2300      	movs	r3, #0
 80039fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80039fe:	2300      	movs	r3, #0
 8003a00:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003a02:	4b29      	ldr	r3, [pc, #164]	; (8003aa8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	f003 030c 	and.w	r3, r3, #12
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	d002      	beq.n	8003a18 <HAL_RCC_GetSysClockFreq+0x30>
 8003a12:	2b08      	cmp	r3, #8
 8003a14:	d003      	beq.n	8003a1e <HAL_RCC_GetSysClockFreq+0x36>
 8003a16:	e03c      	b.n	8003a92 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a18:	4b24      	ldr	r3, [pc, #144]	; (8003aac <HAL_RCC_GetSysClockFreq+0xc4>)
 8003a1a:	623b      	str	r3, [r7, #32]
      break;
 8003a1c:	e03c      	b.n	8003a98 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003a24:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003a28:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a2a:	68ba      	ldr	r2, [r7, #8]
 8003a2c:	fa92 f2a2 	rbit	r2, r2
 8003a30:	607a      	str	r2, [r7, #4]
  return result;
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	fab2 f282 	clz	r2, r2
 8003a38:	b2d2      	uxtb	r2, r2
 8003a3a:	40d3      	lsrs	r3, r2
 8003a3c:	4a1c      	ldr	r2, [pc, #112]	; (8003ab0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003a3e:	5cd3      	ldrb	r3, [r2, r3]
 8003a40:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003a42:	4b19      	ldr	r3, [pc, #100]	; (8003aa8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a46:	f003 030f 	and.w	r3, r3, #15
 8003a4a:	220f      	movs	r2, #15
 8003a4c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	fa92 f2a2 	rbit	r2, r2
 8003a54:	60fa      	str	r2, [r7, #12]
  return result;
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	fab2 f282 	clz	r2, r2
 8003a5c:	b2d2      	uxtb	r2, r2
 8003a5e:	40d3      	lsrs	r3, r2
 8003a60:	4a14      	ldr	r2, [pc, #80]	; (8003ab4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003a62:	5cd3      	ldrb	r3, [r2, r3]
 8003a64:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d008      	beq.n	8003a82 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003a70:	4a0e      	ldr	r2, [pc, #56]	; (8003aac <HAL_RCC_GetSysClockFreq+0xc4>)
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	fb02 f303 	mul.w	r3, r2, r3
 8003a7e:	627b      	str	r3, [r7, #36]	; 0x24
 8003a80:	e004      	b.n	8003a8c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	4a0c      	ldr	r2, [pc, #48]	; (8003ab8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003a86:	fb02 f303 	mul.w	r3, r2, r3
 8003a8a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8e:	623b      	str	r3, [r7, #32]
      break;
 8003a90:	e002      	b.n	8003a98 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a92:	4b06      	ldr	r3, [pc, #24]	; (8003aac <HAL_RCC_GetSysClockFreq+0xc4>)
 8003a94:	623b      	str	r3, [r7, #32]
      break;
 8003a96:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a98:	6a3b      	ldr	r3, [r7, #32]
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	372c      	adds	r7, #44	; 0x2c
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	40021000 	.word	0x40021000
 8003aac:	007a1200 	.word	0x007a1200
 8003ab0:	080080b0 	.word	0x080080b0
 8003ab4:	080080c0 	.word	0x080080c0
 8003ab8:	003d0900 	.word	0x003d0900

08003abc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003abc:	b480      	push	{r7}
 8003abe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ac0:	4b03      	ldr	r3, [pc, #12]	; (8003ad0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	20000000 	.word	0x20000000

08003ad4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003ada:	f7ff ffef 	bl	8003abc <HAL_RCC_GetHCLKFreq>
 8003ade:	4601      	mov	r1, r0
 8003ae0:	4b0b      	ldr	r3, [pc, #44]	; (8003b10 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003ae8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003aec:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	fa92 f2a2 	rbit	r2, r2
 8003af4:	603a      	str	r2, [r7, #0]
  return result;
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	fab2 f282 	clz	r2, r2
 8003afc:	b2d2      	uxtb	r2, r2
 8003afe:	40d3      	lsrs	r3, r2
 8003b00:	4a04      	ldr	r2, [pc, #16]	; (8003b14 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003b02:	5cd3      	ldrb	r3, [r2, r3]
 8003b04:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3708      	adds	r7, #8
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	40021000 	.word	0x40021000
 8003b14:	080080a8 	.word	0x080080a8

08003b18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003b1e:	f7ff ffcd 	bl	8003abc <HAL_RCC_GetHCLKFreq>
 8003b22:	4601      	mov	r1, r0
 8003b24:	4b0b      	ldr	r3, [pc, #44]	; (8003b54 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003b2c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003b30:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	fa92 f2a2 	rbit	r2, r2
 8003b38:	603a      	str	r2, [r7, #0]
  return result;
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	fab2 f282 	clz	r2, r2
 8003b40:	b2d2      	uxtb	r2, r2
 8003b42:	40d3      	lsrs	r3, r2
 8003b44:	4a04      	ldr	r2, [pc, #16]	; (8003b58 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003b46:	5cd3      	ldrb	r3, [r2, r3]
 8003b48:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3708      	adds	r7, #8
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	40021000 	.word	0x40021000
 8003b58:	080080a8 	.word	0x080080a8

08003b5c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b092      	sub	sp, #72	; 0x48
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b64:	2300      	movs	r3, #0
 8003b66:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	f000 80cd 	beq.w	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b80:	4b86      	ldr	r3, [pc, #536]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b82:	69db      	ldr	r3, [r3, #28]
 8003b84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d10e      	bne.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b8c:	4b83      	ldr	r3, [pc, #524]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b8e:	69db      	ldr	r3, [r3, #28]
 8003b90:	4a82      	ldr	r2, [pc, #520]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b96:	61d3      	str	r3, [r2, #28]
 8003b98:	4b80      	ldr	r3, [pc, #512]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b9a:	69db      	ldr	r3, [r3, #28]
 8003b9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ba0:	60bb      	str	r3, [r7, #8]
 8003ba2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003baa:	4b7d      	ldr	r3, [pc, #500]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d118      	bne.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bb6:	4b7a      	ldr	r3, [pc, #488]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a79      	ldr	r2, [pc, #484]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003bbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bc0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bc2:	f7fd fcc1 	bl	8001548 <HAL_GetTick>
 8003bc6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bc8:	e008      	b.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bca:	f7fd fcbd 	bl	8001548 <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	2b64      	cmp	r3, #100	; 0x64
 8003bd6:	d901      	bls.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003bd8:	2303      	movs	r3, #3
 8003bda:	e0db      	b.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bdc:	4b70      	ldr	r3, [pc, #448]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d0f0      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003be8:	4b6c      	ldr	r3, [pc, #432]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bf0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003bf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d07d      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c00:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d076      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c06:	4b65      	ldr	r3, [pc, #404]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c08:	6a1b      	ldr	r3, [r3, #32]
 8003c0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003c14:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c18:	fa93 f3a3 	rbit	r3, r3
 8003c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c20:	fab3 f383 	clz	r3, r3
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	461a      	mov	r2, r3
 8003c28:	4b5e      	ldr	r3, [pc, #376]	; (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003c2a:	4413      	add	r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	461a      	mov	r2, r3
 8003c30:	2301      	movs	r3, #1
 8003c32:	6013      	str	r3, [r2, #0]
 8003c34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003c38:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c3c:	fa93 f3a3 	rbit	r3, r3
 8003c40:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003c42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c44:	fab3 f383 	clz	r3, r3
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	4b55      	ldr	r3, [pc, #340]	; (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003c4e:	4413      	add	r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	461a      	mov	r2, r3
 8003c54:	2300      	movs	r3, #0
 8003c56:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c58:	4a50      	ldr	r2, [pc, #320]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c5c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d045      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c68:	f7fd fc6e 	bl	8001548 <HAL_GetTick>
 8003c6c:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c6e:	e00a      	b.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c70:	f7fd fc6a 	bl	8001548 <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e086      	b.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8003c86:	2302      	movs	r3, #2
 8003c88:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c8c:	fa93 f3a3 	rbit	r3, r3
 8003c90:	627b      	str	r3, [r7, #36]	; 0x24
 8003c92:	2302      	movs	r3, #2
 8003c94:	623b      	str	r3, [r7, #32]
 8003c96:	6a3b      	ldr	r3, [r7, #32]
 8003c98:	fa93 f3a3 	rbit	r3, r3
 8003c9c:	61fb      	str	r3, [r7, #28]
  return result;
 8003c9e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ca0:	fab3 f383 	clz	r3, r3
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	095b      	lsrs	r3, r3, #5
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	f043 0302 	orr.w	r3, r3, #2
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d102      	bne.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003cb4:	4b39      	ldr	r3, [pc, #228]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	e007      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003cba:	2302      	movs	r3, #2
 8003cbc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	fa93 f3a3 	rbit	r3, r3
 8003cc4:	617b      	str	r3, [r7, #20]
 8003cc6:	4b35      	ldr	r3, [pc, #212]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cca:	2202      	movs	r2, #2
 8003ccc:	613a      	str	r2, [r7, #16]
 8003cce:	693a      	ldr	r2, [r7, #16]
 8003cd0:	fa92 f2a2 	rbit	r2, r2
 8003cd4:	60fa      	str	r2, [r7, #12]
  return result;
 8003cd6:	68fa      	ldr	r2, [r7, #12]
 8003cd8:	fab2 f282 	clz	r2, r2
 8003cdc:	b2d2      	uxtb	r2, r2
 8003cde:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ce2:	b2d2      	uxtb	r2, r2
 8003ce4:	f002 021f 	and.w	r2, r2, #31
 8003ce8:	2101      	movs	r1, #1
 8003cea:	fa01 f202 	lsl.w	r2, r1, r2
 8003cee:	4013      	ands	r3, r2
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0bd      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003cf4:	4b29      	ldr	r3, [pc, #164]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cf6:	6a1b      	ldr	r3, [r3, #32]
 8003cf8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	4926      	ldr	r1, [pc, #152]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d06:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d105      	bne.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d0e:	4b23      	ldr	r3, [pc, #140]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	4a22      	ldr	r2, [pc, #136]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d18:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d008      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d26:	4b1d      	ldr	r3, [pc, #116]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2a:	f023 0203 	bic.w	r2, r3, #3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	491a      	ldr	r1, [pc, #104]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0320 	and.w	r3, r3, #32
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d008      	beq.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d44:	4b15      	ldr	r3, [pc, #84]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d48:	f023 0210 	bic.w	r2, r3, #16
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	4912      	ldr	r1, [pc, #72]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d52:	4313      	orrs	r3, r2
 8003d54:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d008      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003d62:	4b0e      	ldr	r3, [pc, #56]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d66:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	490b      	ldr	r1, [pc, #44]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d008      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003d80:	4b06      	ldr	r3, [pc, #24]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	695b      	ldr	r3, [r3, #20]
 8003d8c:	4903      	ldr	r1, [pc, #12]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003d92:	2300      	movs	r3, #0
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3748      	adds	r7, #72	; 0x48
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	40021000 	.word	0x40021000
 8003da0:	40007000 	.word	0x40007000
 8003da4:	10908100 	.word	0x10908100

08003da8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e049      	b.n	8003e4e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d106      	bne.n	8003dd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7fd f98a 	bl	80010e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	3304      	adds	r3, #4
 8003de4:	4619      	mov	r1, r3
 8003de6:	4610      	mov	r0, r2
 8003de8:	f000 fd18 	bl	800481c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3708      	adds	r7, #8
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e56:	b580      	push	{r7, lr}
 8003e58:	b082      	sub	sp, #8
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d101      	bne.n	8003e68 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e049      	b.n	8003efc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d106      	bne.n	8003e82 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f000 f841 	bl	8003f04 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2202      	movs	r2, #2
 8003e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	3304      	adds	r3, #4
 8003e92:	4619      	mov	r1, r3
 8003e94:	4610      	mov	r0, r2
 8003e96:	f000 fcc1 	bl	800481c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2201      	movs	r2, #1
 8003eae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2201      	movs	r2, #1
 8003ede:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2201      	movs	r2, #1
 8003eee:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003efa:	2300      	movs	r3, #0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3708      	adds	r7, #8
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d109      	bne.n	8003f3c <HAL_TIM_PWM_Start+0x24>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	bf14      	ite	ne
 8003f34:	2301      	movne	r3, #1
 8003f36:	2300      	moveq	r3, #0
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	e03c      	b.n	8003fb6 <HAL_TIM_PWM_Start+0x9e>
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	2b04      	cmp	r3, #4
 8003f40:	d109      	bne.n	8003f56 <HAL_TIM_PWM_Start+0x3e>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	bf14      	ite	ne
 8003f4e:	2301      	movne	r3, #1
 8003f50:	2300      	moveq	r3, #0
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	e02f      	b.n	8003fb6 <HAL_TIM_PWM_Start+0x9e>
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	2b08      	cmp	r3, #8
 8003f5a:	d109      	bne.n	8003f70 <HAL_TIM_PWM_Start+0x58>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	bf14      	ite	ne
 8003f68:	2301      	movne	r3, #1
 8003f6a:	2300      	moveq	r3, #0
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	e022      	b.n	8003fb6 <HAL_TIM_PWM_Start+0x9e>
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	2b0c      	cmp	r3, #12
 8003f74:	d109      	bne.n	8003f8a <HAL_TIM_PWM_Start+0x72>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	bf14      	ite	ne
 8003f82:	2301      	movne	r3, #1
 8003f84:	2300      	moveq	r3, #0
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	e015      	b.n	8003fb6 <HAL_TIM_PWM_Start+0x9e>
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	2b10      	cmp	r3, #16
 8003f8e:	d109      	bne.n	8003fa4 <HAL_TIM_PWM_Start+0x8c>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	bf14      	ite	ne
 8003f9c:	2301      	movne	r3, #1
 8003f9e:	2300      	moveq	r3, #0
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	e008      	b.n	8003fb6 <HAL_TIM_PWM_Start+0x9e>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	bf14      	ite	ne
 8003fb0:	2301      	movne	r3, #1
 8003fb2:	2300      	moveq	r3, #0
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d001      	beq.n	8003fbe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e088      	b.n	80040d0 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d104      	bne.n	8003fce <HAL_TIM_PWM_Start+0xb6>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2202      	movs	r2, #2
 8003fc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fcc:	e023      	b.n	8004016 <HAL_TIM_PWM_Start+0xfe>
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	2b04      	cmp	r3, #4
 8003fd2:	d104      	bne.n	8003fde <HAL_TIM_PWM_Start+0xc6>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2202      	movs	r2, #2
 8003fd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fdc:	e01b      	b.n	8004016 <HAL_TIM_PWM_Start+0xfe>
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	2b08      	cmp	r3, #8
 8003fe2:	d104      	bne.n	8003fee <HAL_TIM_PWM_Start+0xd6>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fec:	e013      	b.n	8004016 <HAL_TIM_PWM_Start+0xfe>
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	2b0c      	cmp	r3, #12
 8003ff2:	d104      	bne.n	8003ffe <HAL_TIM_PWM_Start+0xe6>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ffc:	e00b      	b.n	8004016 <HAL_TIM_PWM_Start+0xfe>
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	2b10      	cmp	r3, #16
 8004002:	d104      	bne.n	800400e <HAL_TIM_PWM_Start+0xf6>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2202      	movs	r2, #2
 8004008:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800400c:	e003      	b.n	8004016 <HAL_TIM_PWM_Start+0xfe>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2202      	movs	r2, #2
 8004012:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2201      	movs	r2, #1
 800401c:	6839      	ldr	r1, [r7, #0]
 800401e:	4618      	mov	r0, r3
 8004020:	f000 ff1a 	bl	8004e58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a2b      	ldr	r2, [pc, #172]	; (80040d8 <HAL_TIM_PWM_Start+0x1c0>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d00e      	beq.n	800404c <HAL_TIM_PWM_Start+0x134>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a2a      	ldr	r2, [pc, #168]	; (80040dc <HAL_TIM_PWM_Start+0x1c4>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d009      	beq.n	800404c <HAL_TIM_PWM_Start+0x134>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a28      	ldr	r2, [pc, #160]	; (80040e0 <HAL_TIM_PWM_Start+0x1c8>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d004      	beq.n	800404c <HAL_TIM_PWM_Start+0x134>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a27      	ldr	r2, [pc, #156]	; (80040e4 <HAL_TIM_PWM_Start+0x1cc>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d101      	bne.n	8004050 <HAL_TIM_PWM_Start+0x138>
 800404c:	2301      	movs	r3, #1
 800404e:	e000      	b.n	8004052 <HAL_TIM_PWM_Start+0x13a>
 8004050:	2300      	movs	r3, #0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d007      	beq.n	8004066 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004064:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a1b      	ldr	r2, [pc, #108]	; (80040d8 <HAL_TIM_PWM_Start+0x1c0>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d00e      	beq.n	800408e <HAL_TIM_PWM_Start+0x176>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004078:	d009      	beq.n	800408e <HAL_TIM_PWM_Start+0x176>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a1a      	ldr	r2, [pc, #104]	; (80040e8 <HAL_TIM_PWM_Start+0x1d0>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d004      	beq.n	800408e <HAL_TIM_PWM_Start+0x176>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a14      	ldr	r2, [pc, #80]	; (80040dc <HAL_TIM_PWM_Start+0x1c4>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d115      	bne.n	80040ba <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	689a      	ldr	r2, [r3, #8]
 8004094:	4b15      	ldr	r3, [pc, #84]	; (80040ec <HAL_TIM_PWM_Start+0x1d4>)
 8004096:	4013      	ands	r3, r2
 8004098:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2b06      	cmp	r3, #6
 800409e:	d015      	beq.n	80040cc <HAL_TIM_PWM_Start+0x1b4>
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040a6:	d011      	beq.n	80040cc <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f042 0201 	orr.w	r2, r2, #1
 80040b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040b8:	e008      	b.n	80040cc <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f042 0201 	orr.w	r2, r2, #1
 80040c8:	601a      	str	r2, [r3, #0]
 80040ca:	e000      	b.n	80040ce <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040ce:	2300      	movs	r3, #0
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3710      	adds	r7, #16
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}
 80040d8:	40012c00 	.word	0x40012c00
 80040dc:	40014000 	.word	0x40014000
 80040e0:	40014400 	.word	0x40014400
 80040e4:	40014800 	.word	0x40014800
 80040e8:	40000400 	.word	0x40000400
 80040ec:	00010007 	.word	0x00010007

080040f0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040fa:	2300      	movs	r3, #0
 80040fc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d109      	bne.n	8004118 <HAL_TIM_PWM_Start_IT+0x28>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800410a:	b2db      	uxtb	r3, r3
 800410c:	2b01      	cmp	r3, #1
 800410e:	bf14      	ite	ne
 8004110:	2301      	movne	r3, #1
 8004112:	2300      	moveq	r3, #0
 8004114:	b2db      	uxtb	r3, r3
 8004116:	e03c      	b.n	8004192 <HAL_TIM_PWM_Start_IT+0xa2>
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	2b04      	cmp	r3, #4
 800411c:	d109      	bne.n	8004132 <HAL_TIM_PWM_Start_IT+0x42>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004124:	b2db      	uxtb	r3, r3
 8004126:	2b01      	cmp	r3, #1
 8004128:	bf14      	ite	ne
 800412a:	2301      	movne	r3, #1
 800412c:	2300      	moveq	r3, #0
 800412e:	b2db      	uxtb	r3, r3
 8004130:	e02f      	b.n	8004192 <HAL_TIM_PWM_Start_IT+0xa2>
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	2b08      	cmp	r3, #8
 8004136:	d109      	bne.n	800414c <HAL_TIM_PWM_Start_IT+0x5c>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b01      	cmp	r3, #1
 8004142:	bf14      	ite	ne
 8004144:	2301      	movne	r3, #1
 8004146:	2300      	moveq	r3, #0
 8004148:	b2db      	uxtb	r3, r3
 800414a:	e022      	b.n	8004192 <HAL_TIM_PWM_Start_IT+0xa2>
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	2b0c      	cmp	r3, #12
 8004150:	d109      	bne.n	8004166 <HAL_TIM_PWM_Start_IT+0x76>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004158:	b2db      	uxtb	r3, r3
 800415a:	2b01      	cmp	r3, #1
 800415c:	bf14      	ite	ne
 800415e:	2301      	movne	r3, #1
 8004160:	2300      	moveq	r3, #0
 8004162:	b2db      	uxtb	r3, r3
 8004164:	e015      	b.n	8004192 <HAL_TIM_PWM_Start_IT+0xa2>
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	2b10      	cmp	r3, #16
 800416a:	d109      	bne.n	8004180 <HAL_TIM_PWM_Start_IT+0x90>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004172:	b2db      	uxtb	r3, r3
 8004174:	2b01      	cmp	r3, #1
 8004176:	bf14      	ite	ne
 8004178:	2301      	movne	r3, #1
 800417a:	2300      	moveq	r3, #0
 800417c:	b2db      	uxtb	r3, r3
 800417e:	e008      	b.n	8004192 <HAL_TIM_PWM_Start_IT+0xa2>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004186:	b2db      	uxtb	r3, r3
 8004188:	2b01      	cmp	r3, #1
 800418a:	bf14      	ite	ne
 800418c:	2301      	movne	r3, #1
 800418e:	2300      	moveq	r3, #0
 8004190:	b2db      	uxtb	r3, r3
 8004192:	2b00      	cmp	r3, #0
 8004194:	d001      	beq.n	800419a <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e0d3      	b.n	8004342 <HAL_TIM_PWM_Start_IT+0x252>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d104      	bne.n	80041aa <HAL_TIM_PWM_Start_IT+0xba>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041a8:	e023      	b.n	80041f2 <HAL_TIM_PWM_Start_IT+0x102>
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	2b04      	cmp	r3, #4
 80041ae:	d104      	bne.n	80041ba <HAL_TIM_PWM_Start_IT+0xca>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2202      	movs	r2, #2
 80041b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041b8:	e01b      	b.n	80041f2 <HAL_TIM_PWM_Start_IT+0x102>
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d104      	bne.n	80041ca <HAL_TIM_PWM_Start_IT+0xda>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2202      	movs	r2, #2
 80041c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041c8:	e013      	b.n	80041f2 <HAL_TIM_PWM_Start_IT+0x102>
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	2b0c      	cmp	r3, #12
 80041ce:	d104      	bne.n	80041da <HAL_TIM_PWM_Start_IT+0xea>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2202      	movs	r2, #2
 80041d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80041d8:	e00b      	b.n	80041f2 <HAL_TIM_PWM_Start_IT+0x102>
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	2b10      	cmp	r3, #16
 80041de:	d104      	bne.n	80041ea <HAL_TIM_PWM_Start_IT+0xfa>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2202      	movs	r2, #2
 80041e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041e8:	e003      	b.n	80041f2 <HAL_TIM_PWM_Start_IT+0x102>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2202      	movs	r2, #2
 80041ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	2b0c      	cmp	r3, #12
 80041f6:	d841      	bhi.n	800427c <HAL_TIM_PWM_Start_IT+0x18c>
 80041f8:	a201      	add	r2, pc, #4	; (adr r2, 8004200 <HAL_TIM_PWM_Start_IT+0x110>)
 80041fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041fe:	bf00      	nop
 8004200:	08004235 	.word	0x08004235
 8004204:	0800427d 	.word	0x0800427d
 8004208:	0800427d 	.word	0x0800427d
 800420c:	0800427d 	.word	0x0800427d
 8004210:	08004247 	.word	0x08004247
 8004214:	0800427d 	.word	0x0800427d
 8004218:	0800427d 	.word	0x0800427d
 800421c:	0800427d 	.word	0x0800427d
 8004220:	08004259 	.word	0x08004259
 8004224:	0800427d 	.word	0x0800427d
 8004228:	0800427d 	.word	0x0800427d
 800422c:	0800427d 	.word	0x0800427d
 8004230:	0800426b 	.word	0x0800426b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	68da      	ldr	r2, [r3, #12]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f042 0202 	orr.w	r2, r2, #2
 8004242:	60da      	str	r2, [r3, #12]
      break;
 8004244:	e01d      	b.n	8004282 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68da      	ldr	r2, [r3, #12]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f042 0204 	orr.w	r2, r2, #4
 8004254:	60da      	str	r2, [r3, #12]
      break;
 8004256:	e014      	b.n	8004282 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68da      	ldr	r2, [r3, #12]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f042 0208 	orr.w	r2, r2, #8
 8004266:	60da      	str	r2, [r3, #12]
      break;
 8004268:	e00b      	b.n	8004282 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68da      	ldr	r2, [r3, #12]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f042 0210 	orr.w	r2, r2, #16
 8004278:	60da      	str	r2, [r3, #12]
      break;
 800427a:	e002      	b.n	8004282 <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	73fb      	strb	r3, [r7, #15]
      break;
 8004280:	bf00      	nop
  }

  if (status == HAL_OK)
 8004282:	7bfb      	ldrb	r3, [r7, #15]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d15b      	bne.n	8004340 <HAL_TIM_PWM_Start_IT+0x250>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2201      	movs	r2, #1
 800428e:	6839      	ldr	r1, [r7, #0]
 8004290:	4618      	mov	r0, r3
 8004292:	f000 fde1 	bl	8004e58 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a2c      	ldr	r2, [pc, #176]	; (800434c <HAL_TIM_PWM_Start_IT+0x25c>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d00e      	beq.n	80042be <HAL_TIM_PWM_Start_IT+0x1ce>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a2a      	ldr	r2, [pc, #168]	; (8004350 <HAL_TIM_PWM_Start_IT+0x260>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d009      	beq.n	80042be <HAL_TIM_PWM_Start_IT+0x1ce>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a29      	ldr	r2, [pc, #164]	; (8004354 <HAL_TIM_PWM_Start_IT+0x264>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d004      	beq.n	80042be <HAL_TIM_PWM_Start_IT+0x1ce>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a27      	ldr	r2, [pc, #156]	; (8004358 <HAL_TIM_PWM_Start_IT+0x268>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d101      	bne.n	80042c2 <HAL_TIM_PWM_Start_IT+0x1d2>
 80042be:	2301      	movs	r3, #1
 80042c0:	e000      	b.n	80042c4 <HAL_TIM_PWM_Start_IT+0x1d4>
 80042c2:	2300      	movs	r3, #0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d007      	beq.n	80042d8 <HAL_TIM_PWM_Start_IT+0x1e8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042d6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a1b      	ldr	r2, [pc, #108]	; (800434c <HAL_TIM_PWM_Start_IT+0x25c>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d00e      	beq.n	8004300 <HAL_TIM_PWM_Start_IT+0x210>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042ea:	d009      	beq.n	8004300 <HAL_TIM_PWM_Start_IT+0x210>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a1a      	ldr	r2, [pc, #104]	; (800435c <HAL_TIM_PWM_Start_IT+0x26c>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d004      	beq.n	8004300 <HAL_TIM_PWM_Start_IT+0x210>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a15      	ldr	r2, [pc, #84]	; (8004350 <HAL_TIM_PWM_Start_IT+0x260>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d115      	bne.n	800432c <HAL_TIM_PWM_Start_IT+0x23c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	689a      	ldr	r2, [r3, #8]
 8004306:	4b16      	ldr	r3, [pc, #88]	; (8004360 <HAL_TIM_PWM_Start_IT+0x270>)
 8004308:	4013      	ands	r3, r2
 800430a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	2b06      	cmp	r3, #6
 8004310:	d015      	beq.n	800433e <HAL_TIM_PWM_Start_IT+0x24e>
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004318:	d011      	beq.n	800433e <HAL_TIM_PWM_Start_IT+0x24e>
      {
        __HAL_TIM_ENABLE(htim);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f042 0201 	orr.w	r2, r2, #1
 8004328:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800432a:	e008      	b.n	800433e <HAL_TIM_PWM_Start_IT+0x24e>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f042 0201 	orr.w	r2, r2, #1
 800433a:	601a      	str	r2, [r3, #0]
 800433c:	e000      	b.n	8004340 <HAL_TIM_PWM_Start_IT+0x250>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800433e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004340:	7bfb      	ldrb	r3, [r7, #15]
}
 8004342:	4618      	mov	r0, r3
 8004344:	3710      	adds	r7, #16
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	40012c00 	.word	0x40012c00
 8004350:	40014000 	.word	0x40014000
 8004354:	40014400 	.word	0x40014400
 8004358:	40014800 	.word	0x40014800
 800435c:	40000400 	.word	0x40000400
 8004360:	00010007 	.word	0x00010007

08004364 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b082      	sub	sp, #8
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	f003 0302 	and.w	r3, r3, #2
 8004376:	2b02      	cmp	r3, #2
 8004378:	d122      	bne.n	80043c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	f003 0302 	and.w	r3, r3, #2
 8004384:	2b02      	cmp	r3, #2
 8004386:	d11b      	bne.n	80043c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f06f 0202 	mvn.w	r2, #2
 8004390:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2201      	movs	r2, #1
 8004396:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	f003 0303 	and.w	r3, r3, #3
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d003      	beq.n	80043ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f000 fa24 	bl	80047f4 <HAL_TIM_IC_CaptureCallback>
 80043ac:	e005      	b.n	80043ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f000 fa16 	bl	80047e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f7fc fde9 	bl	8000f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	f003 0304 	and.w	r3, r3, #4
 80043ca:	2b04      	cmp	r3, #4
 80043cc:	d122      	bne.n	8004414 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	f003 0304 	and.w	r3, r3, #4
 80043d8:	2b04      	cmp	r3, #4
 80043da:	d11b      	bne.n	8004414 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f06f 0204 	mvn.w	r2, #4
 80043e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2202      	movs	r2, #2
 80043ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d003      	beq.n	8004402 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f000 f9fa 	bl	80047f4 <HAL_TIM_IC_CaptureCallback>
 8004400:	e005      	b.n	800440e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f000 f9ec 	bl	80047e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f7fc fdbf 	bl	8000f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	f003 0308 	and.w	r3, r3, #8
 800441e:	2b08      	cmp	r3, #8
 8004420:	d122      	bne.n	8004468 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	f003 0308 	and.w	r3, r3, #8
 800442c:	2b08      	cmp	r3, #8
 800442e:	d11b      	bne.n	8004468 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f06f 0208 	mvn.w	r2, #8
 8004438:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2204      	movs	r2, #4
 800443e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	69db      	ldr	r3, [r3, #28]
 8004446:	f003 0303 	and.w	r3, r3, #3
 800444a:	2b00      	cmp	r3, #0
 800444c:	d003      	beq.n	8004456 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f000 f9d0 	bl	80047f4 <HAL_TIM_IC_CaptureCallback>
 8004454:	e005      	b.n	8004462 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 f9c2 	bl	80047e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f7fc fd95 	bl	8000f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2200      	movs	r2, #0
 8004466:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	691b      	ldr	r3, [r3, #16]
 800446e:	f003 0310 	and.w	r3, r3, #16
 8004472:	2b10      	cmp	r3, #16
 8004474:	d122      	bne.n	80044bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	f003 0310 	and.w	r3, r3, #16
 8004480:	2b10      	cmp	r3, #16
 8004482:	d11b      	bne.n	80044bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f06f 0210 	mvn.w	r2, #16
 800448c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2208      	movs	r2, #8
 8004492:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	69db      	ldr	r3, [r3, #28]
 800449a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d003      	beq.n	80044aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 f9a6 	bl	80047f4 <HAL_TIM_IC_CaptureCallback>
 80044a8:	e005      	b.n	80044b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 f998 	bl	80047e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f7fc fd6b 	bl	8000f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	f003 0301 	and.w	r3, r3, #1
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d10e      	bne.n	80044e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	f003 0301 	and.w	r3, r3, #1
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d107      	bne.n	80044e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f06f 0201 	mvn.w	r2, #1
 80044e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 f972 	bl	80047cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044f2:	2b80      	cmp	r3, #128	; 0x80
 80044f4:	d10e      	bne.n	8004514 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004500:	2b80      	cmp	r3, #128	; 0x80
 8004502:	d107      	bne.n	8004514 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800450c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 fd4a 	bl	8004fa8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	691b      	ldr	r3, [r3, #16]
 800451a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800451e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004522:	d10e      	bne.n	8004542 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800452e:	2b80      	cmp	r3, #128	; 0x80
 8004530:	d107      	bne.n	8004542 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800453a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f000 fd3d 	bl	8004fbc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	691b      	ldr	r3, [r3, #16]
 8004548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800454c:	2b40      	cmp	r3, #64	; 0x40
 800454e:	d10e      	bne.n	800456e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68db      	ldr	r3, [r3, #12]
 8004556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800455a:	2b40      	cmp	r3, #64	; 0x40
 800455c:	d107      	bne.n	800456e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004566:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 f94d 	bl	8004808 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	f003 0320 	and.w	r3, r3, #32
 8004578:	2b20      	cmp	r3, #32
 800457a:	d10e      	bne.n	800459a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	f003 0320 	and.w	r3, r3, #32
 8004586:	2b20      	cmp	r3, #32
 8004588:	d107      	bne.n	800459a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f06f 0220 	mvn.w	r2, #32
 8004592:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f000 fcfd 	bl	8004f94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800459a:	bf00      	nop
 800459c:	3708      	adds	r7, #8
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
	...

080045a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b086      	sub	sp, #24
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045b0:	2300      	movs	r3, #0
 80045b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d101      	bne.n	80045c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045be:	2302      	movs	r3, #2
 80045c0:	e0ff      	b.n	80047c2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2201      	movs	r2, #1
 80045c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2b14      	cmp	r3, #20
 80045ce:	f200 80f0 	bhi.w	80047b2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80045d2:	a201      	add	r2, pc, #4	; (adr r2, 80045d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d8:	0800462d 	.word	0x0800462d
 80045dc:	080047b3 	.word	0x080047b3
 80045e0:	080047b3 	.word	0x080047b3
 80045e4:	080047b3 	.word	0x080047b3
 80045e8:	0800466d 	.word	0x0800466d
 80045ec:	080047b3 	.word	0x080047b3
 80045f0:	080047b3 	.word	0x080047b3
 80045f4:	080047b3 	.word	0x080047b3
 80045f8:	080046af 	.word	0x080046af
 80045fc:	080047b3 	.word	0x080047b3
 8004600:	080047b3 	.word	0x080047b3
 8004604:	080047b3 	.word	0x080047b3
 8004608:	080046ef 	.word	0x080046ef
 800460c:	080047b3 	.word	0x080047b3
 8004610:	080047b3 	.word	0x080047b3
 8004614:	080047b3 	.word	0x080047b3
 8004618:	08004731 	.word	0x08004731
 800461c:	080047b3 	.word	0x080047b3
 8004620:	080047b3 	.word	0x080047b3
 8004624:	080047b3 	.word	0x080047b3
 8004628:	08004771 	.word	0x08004771
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	68b9      	ldr	r1, [r7, #8]
 8004632:	4618      	mov	r0, r3
 8004634:	f000 f96a 	bl	800490c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	699a      	ldr	r2, [r3, #24]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f042 0208 	orr.w	r2, r2, #8
 8004646:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	699a      	ldr	r2, [r3, #24]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f022 0204 	bic.w	r2, r2, #4
 8004656:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	6999      	ldr	r1, [r3, #24]
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	691a      	ldr	r2, [r3, #16]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	430a      	orrs	r2, r1
 8004668:	619a      	str	r2, [r3, #24]
      break;
 800466a:	e0a5      	b.n	80047b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68b9      	ldr	r1, [r7, #8]
 8004672:	4618      	mov	r0, r3
 8004674:	f000 f9d0 	bl	8004a18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	699a      	ldr	r2, [r3, #24]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004686:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	699a      	ldr	r2, [r3, #24]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004696:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	6999      	ldr	r1, [r3, #24]
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	021a      	lsls	r2, r3, #8
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	430a      	orrs	r2, r1
 80046aa:	619a      	str	r2, [r3, #24]
      break;
 80046ac:	e084      	b.n	80047b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	68b9      	ldr	r1, [r7, #8]
 80046b4:	4618      	mov	r0, r3
 80046b6:	f000 fa2f 	bl	8004b18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	69da      	ldr	r2, [r3, #28]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f042 0208 	orr.w	r2, r2, #8
 80046c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	69da      	ldr	r2, [r3, #28]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f022 0204 	bic.w	r2, r2, #4
 80046d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	69d9      	ldr	r1, [r3, #28]
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	691a      	ldr	r2, [r3, #16]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	430a      	orrs	r2, r1
 80046ea:	61da      	str	r2, [r3, #28]
      break;
 80046ec:	e064      	b.n	80047b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68b9      	ldr	r1, [r7, #8]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f000 fa8d 	bl	8004c14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	69da      	ldr	r2, [r3, #28]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004708:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	69da      	ldr	r2, [r3, #28]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004718:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	69d9      	ldr	r1, [r3, #28]
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	021a      	lsls	r2, r3, #8
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	430a      	orrs	r2, r1
 800472c:	61da      	str	r2, [r3, #28]
      break;
 800472e:	e043      	b.n	80047b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68b9      	ldr	r1, [r7, #8]
 8004736:	4618      	mov	r0, r3
 8004738:	f000 fad0 	bl	8004cdc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f042 0208 	orr.w	r2, r2, #8
 800474a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f022 0204 	bic.w	r2, r2, #4
 800475a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	691a      	ldr	r2, [r3, #16]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	430a      	orrs	r2, r1
 800476c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800476e:	e023      	b.n	80047b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68b9      	ldr	r1, [r7, #8]
 8004776:	4618      	mov	r0, r3
 8004778:	f000 fb0e 	bl	8004d98 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800478a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800479a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	691b      	ldr	r3, [r3, #16]
 80047a6:	021a      	lsls	r2, r3, #8
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	430a      	orrs	r2, r1
 80047ae:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80047b0:	e002      	b.n	80047b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	75fb      	strb	r3, [r7, #23]
      break;
 80047b6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80047c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3718      	adds	r7, #24
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop

080047cc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80047d4:	bf00      	nop
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047e8:	bf00      	nop
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047fc:	bf00      	nop
 80047fe:	370c      	adds	r7, #12
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr

08004808 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004810:	bf00      	nop
 8004812:	370c      	adds	r7, #12
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800481c:	b480      	push	{r7}
 800481e:	b085      	sub	sp, #20
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a32      	ldr	r2, [pc, #200]	; (80048f8 <TIM_Base_SetConfig+0xdc>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d007      	beq.n	8004844 <TIM_Base_SetConfig+0x28>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800483a:	d003      	beq.n	8004844 <TIM_Base_SetConfig+0x28>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a2f      	ldr	r2, [pc, #188]	; (80048fc <TIM_Base_SetConfig+0xe0>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d108      	bne.n	8004856 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800484a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	4313      	orrs	r3, r2
 8004854:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a27      	ldr	r2, [pc, #156]	; (80048f8 <TIM_Base_SetConfig+0xdc>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d013      	beq.n	8004886 <TIM_Base_SetConfig+0x6a>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004864:	d00f      	beq.n	8004886 <TIM_Base_SetConfig+0x6a>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a24      	ldr	r2, [pc, #144]	; (80048fc <TIM_Base_SetConfig+0xe0>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d00b      	beq.n	8004886 <TIM_Base_SetConfig+0x6a>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a23      	ldr	r2, [pc, #140]	; (8004900 <TIM_Base_SetConfig+0xe4>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d007      	beq.n	8004886 <TIM_Base_SetConfig+0x6a>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a22      	ldr	r2, [pc, #136]	; (8004904 <TIM_Base_SetConfig+0xe8>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d003      	beq.n	8004886 <TIM_Base_SetConfig+0x6a>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a21      	ldr	r2, [pc, #132]	; (8004908 <TIM_Base_SetConfig+0xec>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d108      	bne.n	8004898 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800488c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	4313      	orrs	r3, r2
 8004896:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	695b      	ldr	r3, [r3, #20]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	689a      	ldr	r2, [r3, #8]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a0e      	ldr	r2, [pc, #56]	; (80048f8 <TIM_Base_SetConfig+0xdc>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d00b      	beq.n	80048dc <TIM_Base_SetConfig+0xc0>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a0e      	ldr	r2, [pc, #56]	; (8004900 <TIM_Base_SetConfig+0xe4>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d007      	beq.n	80048dc <TIM_Base_SetConfig+0xc0>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a0d      	ldr	r2, [pc, #52]	; (8004904 <TIM_Base_SetConfig+0xe8>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d003      	beq.n	80048dc <TIM_Base_SetConfig+0xc0>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	4a0c      	ldr	r2, [pc, #48]	; (8004908 <TIM_Base_SetConfig+0xec>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d103      	bne.n	80048e4 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	691a      	ldr	r2, [r3, #16]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	615a      	str	r2, [r3, #20]
}
 80048ea:	bf00      	nop
 80048ec:	3714      	adds	r7, #20
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop
 80048f8:	40012c00 	.word	0x40012c00
 80048fc:	40000400 	.word	0x40000400
 8004900:	40014000 	.word	0x40014000
 8004904:	40014400 	.word	0x40014400
 8004908:	40014800 	.word	0x40014800

0800490c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800490c:	b480      	push	{r7}
 800490e:	b087      	sub	sp, #28
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a1b      	ldr	r3, [r3, #32]
 800491a:	f023 0201 	bic.w	r2, r3, #1
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800493a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800493e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f023 0303 	bic.w	r3, r3, #3
 8004946:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	4313      	orrs	r3, r2
 8004950:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	f023 0302 	bic.w	r3, r3, #2
 8004958:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	4313      	orrs	r3, r2
 8004962:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a28      	ldr	r2, [pc, #160]	; (8004a08 <TIM_OC1_SetConfig+0xfc>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d00b      	beq.n	8004984 <TIM_OC1_SetConfig+0x78>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a27      	ldr	r2, [pc, #156]	; (8004a0c <TIM_OC1_SetConfig+0x100>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d007      	beq.n	8004984 <TIM_OC1_SetConfig+0x78>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a26      	ldr	r2, [pc, #152]	; (8004a10 <TIM_OC1_SetConfig+0x104>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d003      	beq.n	8004984 <TIM_OC1_SetConfig+0x78>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a25      	ldr	r2, [pc, #148]	; (8004a14 <TIM_OC1_SetConfig+0x108>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d10c      	bne.n	800499e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	f023 0308 	bic.w	r3, r3, #8
 800498a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	697a      	ldr	r2, [r7, #20]
 8004992:	4313      	orrs	r3, r2
 8004994:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f023 0304 	bic.w	r3, r3, #4
 800499c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a19      	ldr	r2, [pc, #100]	; (8004a08 <TIM_OC1_SetConfig+0xfc>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d00b      	beq.n	80049be <TIM_OC1_SetConfig+0xb2>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a18      	ldr	r2, [pc, #96]	; (8004a0c <TIM_OC1_SetConfig+0x100>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d007      	beq.n	80049be <TIM_OC1_SetConfig+0xb2>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a17      	ldr	r2, [pc, #92]	; (8004a10 <TIM_OC1_SetConfig+0x104>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d003      	beq.n	80049be <TIM_OC1_SetConfig+0xb2>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a16      	ldr	r2, [pc, #88]	; (8004a14 <TIM_OC1_SetConfig+0x108>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d111      	bne.n	80049e2 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	699b      	ldr	r3, [r3, #24]
 80049dc:	693a      	ldr	r2, [r7, #16]
 80049de:	4313      	orrs	r3, r2
 80049e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	693a      	ldr	r2, [r7, #16]
 80049e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	685a      	ldr	r2, [r3, #4]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	621a      	str	r2, [r3, #32]
}
 80049fc:	bf00      	nop
 80049fe:	371c      	adds	r7, #28
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr
 8004a08:	40012c00 	.word	0x40012c00
 8004a0c:	40014000 	.word	0x40014000
 8004a10:	40014400 	.word	0x40014400
 8004a14:	40014800 	.word	0x40014800

08004a18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b087      	sub	sp, #28
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a1b      	ldr	r3, [r3, #32]
 8004a26:	f023 0210 	bic.w	r2, r3, #16
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a1b      	ldr	r3, [r3, #32]
 8004a32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	021b      	lsls	r3, r3, #8
 8004a5a:	68fa      	ldr	r2, [r7, #12]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	f023 0320 	bic.w	r3, r3, #32
 8004a66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	011b      	lsls	r3, r3, #4
 8004a6e:	697a      	ldr	r2, [r7, #20]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	4a24      	ldr	r2, [pc, #144]	; (8004b08 <TIM_OC2_SetConfig+0xf0>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d10d      	bne.n	8004a98 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	011b      	lsls	r3, r3, #4
 8004a8a:	697a      	ldr	r2, [r7, #20]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a96:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a1b      	ldr	r2, [pc, #108]	; (8004b08 <TIM_OC2_SetConfig+0xf0>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d00b      	beq.n	8004ab8 <TIM_OC2_SetConfig+0xa0>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a1a      	ldr	r2, [pc, #104]	; (8004b0c <TIM_OC2_SetConfig+0xf4>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d007      	beq.n	8004ab8 <TIM_OC2_SetConfig+0xa0>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a19      	ldr	r2, [pc, #100]	; (8004b10 <TIM_OC2_SetConfig+0xf8>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d003      	beq.n	8004ab8 <TIM_OC2_SetConfig+0xa0>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a18      	ldr	r2, [pc, #96]	; (8004b14 <TIM_OC2_SetConfig+0xfc>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d113      	bne.n	8004ae0 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004abe:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ac6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	693a      	ldr	r2, [r7, #16]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	68fa      	ldr	r2, [r7, #12]
 8004aea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	685a      	ldr	r2, [r3, #4]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	621a      	str	r2, [r3, #32]
}
 8004afa:	bf00      	nop
 8004afc:	371c      	adds	r7, #28
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr
 8004b06:	bf00      	nop
 8004b08:	40012c00 	.word	0x40012c00
 8004b0c:	40014000 	.word	0x40014000
 8004b10:	40014400 	.word	0x40014400
 8004b14:	40014800 	.word	0x40014800

08004b18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b087      	sub	sp, #28
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	69db      	ldr	r3, [r3, #28]
 8004b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f023 0303 	bic.w	r3, r3, #3
 8004b52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68fa      	ldr	r2, [r7, #12]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	021b      	lsls	r3, r3, #8
 8004b6c:	697a      	ldr	r2, [r7, #20]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a23      	ldr	r2, [pc, #140]	; (8004c04 <TIM_OC3_SetConfig+0xec>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d10d      	bne.n	8004b96 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	021b      	lsls	r3, r3, #8
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b94:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a1a      	ldr	r2, [pc, #104]	; (8004c04 <TIM_OC3_SetConfig+0xec>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d00b      	beq.n	8004bb6 <TIM_OC3_SetConfig+0x9e>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a19      	ldr	r2, [pc, #100]	; (8004c08 <TIM_OC3_SetConfig+0xf0>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d007      	beq.n	8004bb6 <TIM_OC3_SetConfig+0x9e>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a18      	ldr	r2, [pc, #96]	; (8004c0c <TIM_OC3_SetConfig+0xf4>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d003      	beq.n	8004bb6 <TIM_OC3_SetConfig+0x9e>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a17      	ldr	r2, [pc, #92]	; (8004c10 <TIM_OC3_SetConfig+0xf8>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d113      	bne.n	8004bde <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	011b      	lsls	r3, r3, #4
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	011b      	lsls	r3, r3, #4
 8004bd8:	693a      	ldr	r2, [r7, #16]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	693a      	ldr	r2, [r7, #16]
 8004be2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	68fa      	ldr	r2, [r7, #12]
 8004be8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	685a      	ldr	r2, [r3, #4]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	697a      	ldr	r2, [r7, #20]
 8004bf6:	621a      	str	r2, [r3, #32]
}
 8004bf8:	bf00      	nop
 8004bfa:	371c      	adds	r7, #28
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr
 8004c04:	40012c00 	.word	0x40012c00
 8004c08:	40014000 	.word	0x40014000
 8004c0c:	40014400 	.word	0x40014400
 8004c10:	40014800 	.word	0x40014800

08004c14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b087      	sub	sp, #28
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a1b      	ldr	r3, [r3, #32]
 8004c2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	69db      	ldr	r3, [r3, #28]
 8004c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	021b      	lsls	r3, r3, #8
 8004c56:	68fa      	ldr	r2, [r7, #12]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	031b      	lsls	r3, r3, #12
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a16      	ldr	r2, [pc, #88]	; (8004ccc <TIM_OC4_SetConfig+0xb8>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d00b      	beq.n	8004c90 <TIM_OC4_SetConfig+0x7c>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a15      	ldr	r2, [pc, #84]	; (8004cd0 <TIM_OC4_SetConfig+0xbc>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d007      	beq.n	8004c90 <TIM_OC4_SetConfig+0x7c>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a14      	ldr	r2, [pc, #80]	; (8004cd4 <TIM_OC4_SetConfig+0xc0>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d003      	beq.n	8004c90 <TIM_OC4_SetConfig+0x7c>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	4a13      	ldr	r2, [pc, #76]	; (8004cd8 <TIM_OC4_SetConfig+0xc4>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d109      	bne.n	8004ca4 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c96:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	695b      	ldr	r3, [r3, #20]
 8004c9c:	019b      	lsls	r3, r3, #6
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	697a      	ldr	r2, [r7, #20]
 8004ca8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	68fa      	ldr	r2, [r7, #12]
 8004cae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	685a      	ldr	r2, [r3, #4]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	621a      	str	r2, [r3, #32]
}
 8004cbe:	bf00      	nop
 8004cc0:	371c      	adds	r7, #28
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr
 8004cca:	bf00      	nop
 8004ccc:	40012c00 	.word	0x40012c00
 8004cd0:	40014000 	.word	0x40014000
 8004cd4:	40014400 	.word	0x40014400
 8004cd8:	40014800 	.word	0x40014800

08004cdc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b087      	sub	sp, #28
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a1b      	ldr	r3, [r3, #32]
 8004cea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6a1b      	ldr	r3, [r3, #32]
 8004cf6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004d20:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	041b      	lsls	r3, r3, #16
 8004d28:	693a      	ldr	r2, [r7, #16]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a15      	ldr	r2, [pc, #84]	; (8004d88 <TIM_OC5_SetConfig+0xac>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d00b      	beq.n	8004d4e <TIM_OC5_SetConfig+0x72>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a14      	ldr	r2, [pc, #80]	; (8004d8c <TIM_OC5_SetConfig+0xb0>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d007      	beq.n	8004d4e <TIM_OC5_SetConfig+0x72>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a13      	ldr	r2, [pc, #76]	; (8004d90 <TIM_OC5_SetConfig+0xb4>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d003      	beq.n	8004d4e <TIM_OC5_SetConfig+0x72>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a12      	ldr	r2, [pc, #72]	; (8004d94 <TIM_OC5_SetConfig+0xb8>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d109      	bne.n	8004d62 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	021b      	lsls	r3, r3, #8
 8004d5c:	697a      	ldr	r2, [r7, #20]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	697a      	ldr	r2, [r7, #20]
 8004d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	685a      	ldr	r2, [r3, #4]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	693a      	ldr	r2, [r7, #16]
 8004d7a:	621a      	str	r2, [r3, #32]
}
 8004d7c:	bf00      	nop
 8004d7e:	371c      	adds	r7, #28
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr
 8004d88:	40012c00 	.word	0x40012c00
 8004d8c:	40014000 	.word	0x40014000
 8004d90:	40014400 	.word	0x40014400
 8004d94:	40014800 	.word	0x40014800

08004d98 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b087      	sub	sp, #28
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a1b      	ldr	r3, [r3, #32]
 8004da6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a1b      	ldr	r3, [r3, #32]
 8004db2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004dc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004dca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	021b      	lsls	r3, r3, #8
 8004dd2:	68fa      	ldr	r2, [r7, #12]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004dde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	051b      	lsls	r3, r3, #20
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a16      	ldr	r2, [pc, #88]	; (8004e48 <TIM_OC6_SetConfig+0xb0>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d00b      	beq.n	8004e0c <TIM_OC6_SetConfig+0x74>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4a15      	ldr	r2, [pc, #84]	; (8004e4c <TIM_OC6_SetConfig+0xb4>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d007      	beq.n	8004e0c <TIM_OC6_SetConfig+0x74>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a14      	ldr	r2, [pc, #80]	; (8004e50 <TIM_OC6_SetConfig+0xb8>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d003      	beq.n	8004e0c <TIM_OC6_SetConfig+0x74>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	4a13      	ldr	r2, [pc, #76]	; (8004e54 <TIM_OC6_SetConfig+0xbc>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d109      	bne.n	8004e20 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e12:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	695b      	ldr	r3, [r3, #20]
 8004e18:	029b      	lsls	r3, r3, #10
 8004e1a:	697a      	ldr	r2, [r7, #20]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	68fa      	ldr	r2, [r7, #12]
 8004e2a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	685a      	ldr	r2, [r3, #4]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	693a      	ldr	r2, [r7, #16]
 8004e38:	621a      	str	r2, [r3, #32]
}
 8004e3a:	bf00      	nop
 8004e3c:	371c      	adds	r7, #28
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	40012c00 	.word	0x40012c00
 8004e4c:	40014000 	.word	0x40014000
 8004e50:	40014400 	.word	0x40014400
 8004e54:	40014800 	.word	0x40014800

08004e58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b087      	sub	sp, #28
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	f003 031f 	and.w	r3, r3, #31
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6a1a      	ldr	r2, [r3, #32]
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	43db      	mvns	r3, r3
 8004e7a:	401a      	ands	r2, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6a1a      	ldr	r2, [r3, #32]
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	f003 031f 	and.w	r3, r3, #31
 8004e8a:	6879      	ldr	r1, [r7, #4]
 8004e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e90:	431a      	orrs	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	621a      	str	r2, [r3, #32]
}
 8004e96:	bf00      	nop
 8004e98:	371c      	adds	r7, #28
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr
	...

08004ea4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d101      	bne.n	8004ec0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004ebc:	2302      	movs	r3, #2
 8004ebe:	e060      	b.n	8004f82 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	68db      	ldr	r3, [r3, #12]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	695b      	ldr	r3, [r3, #20]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f26:	4313      	orrs	r3, r2
 8004f28:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	699b      	ldr	r3, [r3, #24]
 8004f34:	041b      	lsls	r3, r3, #16
 8004f36:	4313      	orrs	r3, r2
 8004f38:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a14      	ldr	r2, [pc, #80]	; (8004f90 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d115      	bne.n	8004f70 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4e:	051b      	lsls	r3, r3, #20
 8004f50:	4313      	orrs	r3, r2
 8004f52:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	69db      	ldr	r3, [r3, #28]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68fa      	ldr	r2, [r7, #12]
 8004f76:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3714      	adds	r7, #20
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	40012c00 	.word	0x40012c00

08004f94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fb0:	bf00      	nop
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b082      	sub	sp, #8
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d101      	bne.n	8004fe2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e040      	b.n	8005064 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d106      	bne.n	8004ff8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f7fc f8d4 	bl	80011a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2224      	movs	r2, #36	; 0x24
 8004ffc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f022 0201 	bic.w	r2, r2, #1
 800500c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f000 f82c 	bl	800506c <UART_SetConfig>
 8005014:	4603      	mov	r3, r0
 8005016:	2b01      	cmp	r3, #1
 8005018:	d101      	bne.n	800501e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e022      	b.n	8005064 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005022:	2b00      	cmp	r3, #0
 8005024:	d002      	beq.n	800502c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 f956 	bl	80052d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	685a      	ldr	r2, [r3, #4]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800503a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	689a      	ldr	r2, [r3, #8]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800504a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f042 0201 	orr.w	r2, r2, #1
 800505a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 f9dd 	bl	800541c <UART_CheckIdleState>
 8005062:	4603      	mov	r3, r0
}
 8005064:	4618      	mov	r0, r3
 8005066:	3708      	adds	r7, #8
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b088      	sub	sp, #32
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005074:	2300      	movs	r3, #0
 8005076:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	689a      	ldr	r2, [r3, #8]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	691b      	ldr	r3, [r3, #16]
 8005080:	431a      	orrs	r2, r3
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	695b      	ldr	r3, [r3, #20]
 8005086:	431a      	orrs	r2, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	69db      	ldr	r3, [r3, #28]
 800508c:	4313      	orrs	r3, r2
 800508e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	4b8a      	ldr	r3, [pc, #552]	; (80052c0 <UART_SetConfig+0x254>)
 8005098:	4013      	ands	r3, r2
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	6812      	ldr	r2, [r2, #0]
 800509e:	6979      	ldr	r1, [r7, #20]
 80050a0:	430b      	orrs	r3, r1
 80050a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	68da      	ldr	r2, [r3, #12]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	430a      	orrs	r2, r1
 80050b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	699b      	ldr	r3, [r3, #24]
 80050be:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a1b      	ldr	r3, [r3, #32]
 80050c4:	697a      	ldr	r2, [r7, #20]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	697a      	ldr	r2, [r7, #20]
 80050da:	430a      	orrs	r2, r1
 80050dc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a78      	ldr	r2, [pc, #480]	; (80052c4 <UART_SetConfig+0x258>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d120      	bne.n	800512a <UART_SetConfig+0xbe>
 80050e8:	4b77      	ldr	r3, [pc, #476]	; (80052c8 <UART_SetConfig+0x25c>)
 80050ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ec:	f003 0303 	and.w	r3, r3, #3
 80050f0:	2b03      	cmp	r3, #3
 80050f2:	d817      	bhi.n	8005124 <UART_SetConfig+0xb8>
 80050f4:	a201      	add	r2, pc, #4	; (adr r2, 80050fc <UART_SetConfig+0x90>)
 80050f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050fa:	bf00      	nop
 80050fc:	0800510d 	.word	0x0800510d
 8005100:	08005119 	.word	0x08005119
 8005104:	0800511f 	.word	0x0800511f
 8005108:	08005113 	.word	0x08005113
 800510c:	2300      	movs	r3, #0
 800510e:	77fb      	strb	r3, [r7, #31]
 8005110:	e01d      	b.n	800514e <UART_SetConfig+0xe2>
 8005112:	2302      	movs	r3, #2
 8005114:	77fb      	strb	r3, [r7, #31]
 8005116:	e01a      	b.n	800514e <UART_SetConfig+0xe2>
 8005118:	2304      	movs	r3, #4
 800511a:	77fb      	strb	r3, [r7, #31]
 800511c:	e017      	b.n	800514e <UART_SetConfig+0xe2>
 800511e:	2308      	movs	r3, #8
 8005120:	77fb      	strb	r3, [r7, #31]
 8005122:	e014      	b.n	800514e <UART_SetConfig+0xe2>
 8005124:	2310      	movs	r3, #16
 8005126:	77fb      	strb	r3, [r7, #31]
 8005128:	e011      	b.n	800514e <UART_SetConfig+0xe2>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a67      	ldr	r2, [pc, #412]	; (80052cc <UART_SetConfig+0x260>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d102      	bne.n	800513a <UART_SetConfig+0xce>
 8005134:	2300      	movs	r3, #0
 8005136:	77fb      	strb	r3, [r7, #31]
 8005138:	e009      	b.n	800514e <UART_SetConfig+0xe2>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a64      	ldr	r2, [pc, #400]	; (80052d0 <UART_SetConfig+0x264>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d102      	bne.n	800514a <UART_SetConfig+0xde>
 8005144:	2300      	movs	r3, #0
 8005146:	77fb      	strb	r3, [r7, #31]
 8005148:	e001      	b.n	800514e <UART_SetConfig+0xe2>
 800514a:	2310      	movs	r3, #16
 800514c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	69db      	ldr	r3, [r3, #28]
 8005152:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005156:	d15a      	bne.n	800520e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8005158:	7ffb      	ldrb	r3, [r7, #31]
 800515a:	2b08      	cmp	r3, #8
 800515c:	d827      	bhi.n	80051ae <UART_SetConfig+0x142>
 800515e:	a201      	add	r2, pc, #4	; (adr r2, 8005164 <UART_SetConfig+0xf8>)
 8005160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005164:	08005189 	.word	0x08005189
 8005168:	08005191 	.word	0x08005191
 800516c:	08005199 	.word	0x08005199
 8005170:	080051af 	.word	0x080051af
 8005174:	0800519f 	.word	0x0800519f
 8005178:	080051af 	.word	0x080051af
 800517c:	080051af 	.word	0x080051af
 8005180:	080051af 	.word	0x080051af
 8005184:	080051a7 	.word	0x080051a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005188:	f7fe fca4 	bl	8003ad4 <HAL_RCC_GetPCLK1Freq>
 800518c:	61b8      	str	r0, [r7, #24]
        break;
 800518e:	e013      	b.n	80051b8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005190:	f7fe fcc2 	bl	8003b18 <HAL_RCC_GetPCLK2Freq>
 8005194:	61b8      	str	r0, [r7, #24]
        break;
 8005196:	e00f      	b.n	80051b8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005198:	4b4e      	ldr	r3, [pc, #312]	; (80052d4 <UART_SetConfig+0x268>)
 800519a:	61bb      	str	r3, [r7, #24]
        break;
 800519c:	e00c      	b.n	80051b8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800519e:	f7fe fc23 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 80051a2:	61b8      	str	r0, [r7, #24]
        break;
 80051a4:	e008      	b.n	80051b8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051aa:	61bb      	str	r3, [r7, #24]
        break;
 80051ac:	e004      	b.n	80051b8 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80051ae:	2300      	movs	r3, #0
 80051b0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	77bb      	strb	r3, [r7, #30]
        break;
 80051b6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d074      	beq.n	80052a8 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80051be:	69bb      	ldr	r3, [r7, #24]
 80051c0:	005a      	lsls	r2, r3, #1
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	085b      	lsrs	r3, r3, #1
 80051c8:	441a      	add	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80051d2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	2b0f      	cmp	r3, #15
 80051d8:	d916      	bls.n	8005208 <UART_SetConfig+0x19c>
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051e0:	d212      	bcs.n	8005208 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	f023 030f 	bic.w	r3, r3, #15
 80051ea:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	085b      	lsrs	r3, r3, #1
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	f003 0307 	and.w	r3, r3, #7
 80051f6:	b29a      	uxth	r2, r3
 80051f8:	89fb      	ldrh	r3, [r7, #14]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	89fa      	ldrh	r2, [r7, #14]
 8005204:	60da      	str	r2, [r3, #12]
 8005206:	e04f      	b.n	80052a8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	77bb      	strb	r3, [r7, #30]
 800520c:	e04c      	b.n	80052a8 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800520e:	7ffb      	ldrb	r3, [r7, #31]
 8005210:	2b08      	cmp	r3, #8
 8005212:	d828      	bhi.n	8005266 <UART_SetConfig+0x1fa>
 8005214:	a201      	add	r2, pc, #4	; (adr r2, 800521c <UART_SetConfig+0x1b0>)
 8005216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800521a:	bf00      	nop
 800521c:	08005241 	.word	0x08005241
 8005220:	08005249 	.word	0x08005249
 8005224:	08005251 	.word	0x08005251
 8005228:	08005267 	.word	0x08005267
 800522c:	08005257 	.word	0x08005257
 8005230:	08005267 	.word	0x08005267
 8005234:	08005267 	.word	0x08005267
 8005238:	08005267 	.word	0x08005267
 800523c:	0800525f 	.word	0x0800525f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005240:	f7fe fc48 	bl	8003ad4 <HAL_RCC_GetPCLK1Freq>
 8005244:	61b8      	str	r0, [r7, #24]
        break;
 8005246:	e013      	b.n	8005270 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005248:	f7fe fc66 	bl	8003b18 <HAL_RCC_GetPCLK2Freq>
 800524c:	61b8      	str	r0, [r7, #24]
        break;
 800524e:	e00f      	b.n	8005270 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005250:	4b20      	ldr	r3, [pc, #128]	; (80052d4 <UART_SetConfig+0x268>)
 8005252:	61bb      	str	r3, [r7, #24]
        break;
 8005254:	e00c      	b.n	8005270 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005256:	f7fe fbc7 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 800525a:	61b8      	str	r0, [r7, #24]
        break;
 800525c:	e008      	b.n	8005270 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800525e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005262:	61bb      	str	r3, [r7, #24]
        break;
 8005264:	e004      	b.n	8005270 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005266:	2300      	movs	r3, #0
 8005268:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	77bb      	strb	r3, [r7, #30]
        break;
 800526e:	bf00      	nop
    }

    if (pclk != 0U)
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d018      	beq.n	80052a8 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	085a      	lsrs	r2, r3, #1
 800527c:	69bb      	ldr	r3, [r7, #24]
 800527e:	441a      	add	r2, r3
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	fbb2 f3f3 	udiv	r3, r2, r3
 8005288:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	2b0f      	cmp	r3, #15
 800528e:	d909      	bls.n	80052a4 <UART_SetConfig+0x238>
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005296:	d205      	bcs.n	80052a4 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	b29a      	uxth	r2, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	60da      	str	r2, [r3, #12]
 80052a2:	e001      	b.n	80052a8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80052b4:	7fbb      	ldrb	r3, [r7, #30]
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3720      	adds	r7, #32
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	efff69f3 	.word	0xefff69f3
 80052c4:	40013800 	.word	0x40013800
 80052c8:	40021000 	.word	0x40021000
 80052cc:	40004400 	.word	0x40004400
 80052d0:	40004800 	.word	0x40004800
 80052d4:	007a1200 	.word	0x007a1200

080052d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e4:	f003 0301 	and.w	r3, r3, #1
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00a      	beq.n	8005302 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	430a      	orrs	r2, r1
 8005300:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	2b00      	cmp	r3, #0
 800530c:	d00a      	beq.n	8005324 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	430a      	orrs	r2, r1
 8005322:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005328:	f003 0304 	and.w	r3, r3, #4
 800532c:	2b00      	cmp	r3, #0
 800532e:	d00a      	beq.n	8005346 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	430a      	orrs	r2, r1
 8005344:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800534a:	f003 0308 	and.w	r3, r3, #8
 800534e:	2b00      	cmp	r3, #0
 8005350:	d00a      	beq.n	8005368 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	430a      	orrs	r2, r1
 8005366:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536c:	f003 0310 	and.w	r3, r3, #16
 8005370:	2b00      	cmp	r3, #0
 8005372:	d00a      	beq.n	800538a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	430a      	orrs	r2, r1
 8005388:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538e:	f003 0320 	and.w	r3, r3, #32
 8005392:	2b00      	cmp	r3, #0
 8005394:	d00a      	beq.n	80053ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	430a      	orrs	r2, r1
 80053aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d01a      	beq.n	80053ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	430a      	orrs	r2, r1
 80053cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053d6:	d10a      	bne.n	80053ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	430a      	orrs	r2, r1
 80053ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d00a      	beq.n	8005410 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	430a      	orrs	r2, r1
 800540e:	605a      	str	r2, [r3, #4]
  }
}
 8005410:	bf00      	nop
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b098      	sub	sp, #96	; 0x60
 8005420:	af02      	add	r7, sp, #8
 8005422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800542c:	f7fc f88c 	bl	8001548 <HAL_GetTick>
 8005430:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 0308 	and.w	r3, r3, #8
 800543c:	2b08      	cmp	r3, #8
 800543e:	d12e      	bne.n	800549e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005440:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005448:	2200      	movs	r2, #0
 800544a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 f88c 	bl	800556c <UART_WaitOnFlagUntilTimeout>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d021      	beq.n	800549e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005462:	e853 3f00 	ldrex	r3, [r3]
 8005466:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005468:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800546a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800546e:	653b      	str	r3, [r7, #80]	; 0x50
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	461a      	mov	r2, r3
 8005476:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005478:	647b      	str	r3, [r7, #68]	; 0x44
 800547a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800547e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005480:	e841 2300 	strex	r3, r2, [r1]
 8005484:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005486:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1e6      	bne.n	800545a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2220      	movs	r2, #32
 8005490:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e062      	b.n	8005564 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0304 	and.w	r3, r3, #4
 80054a8:	2b04      	cmp	r3, #4
 80054aa:	d149      	bne.n	8005540 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054b0:	9300      	str	r3, [sp, #0]
 80054b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80054b4:	2200      	movs	r2, #0
 80054b6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 f856 	bl	800556c <UART_WaitOnFlagUntilTimeout>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d03c      	beq.n	8005540 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ce:	e853 3f00 	ldrex	r3, [r3]
 80054d2:	623b      	str	r3, [r7, #32]
   return(result);
 80054d4:	6a3b      	ldr	r3, [r7, #32]
 80054d6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80054da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	461a      	mov	r2, r3
 80054e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054e4:	633b      	str	r3, [r7, #48]	; 0x30
 80054e6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054ec:	e841 2300 	strex	r3, r2, [r1]
 80054f0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80054f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d1e6      	bne.n	80054c6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	3308      	adds	r3, #8
 80054fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	e853 3f00 	ldrex	r3, [r3]
 8005506:	60fb      	str	r3, [r7, #12]
   return(result);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f023 0301 	bic.w	r3, r3, #1
 800550e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	3308      	adds	r3, #8
 8005516:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005518:	61fa      	str	r2, [r7, #28]
 800551a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551c:	69b9      	ldr	r1, [r7, #24]
 800551e:	69fa      	ldr	r2, [r7, #28]
 8005520:	e841 2300 	strex	r3, r2, [r1]
 8005524:	617b      	str	r3, [r7, #20]
   return(result);
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1e5      	bne.n	80054f8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2220      	movs	r2, #32
 8005530:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e011      	b.n	8005564 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2220      	movs	r2, #32
 8005544:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2220      	movs	r2, #32
 800554a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	3758      	adds	r7, #88	; 0x58
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}

0800556c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	60f8      	str	r0, [r7, #12]
 8005574:	60b9      	str	r1, [r7, #8]
 8005576:	603b      	str	r3, [r7, #0]
 8005578:	4613      	mov	r3, r2
 800557a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800557c:	e049      	b.n	8005612 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005584:	d045      	beq.n	8005612 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005586:	f7fb ffdf 	bl	8001548 <HAL_GetTick>
 800558a:	4602      	mov	r2, r0
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	69ba      	ldr	r2, [r7, #24]
 8005592:	429a      	cmp	r2, r3
 8005594:	d302      	bcc.n	800559c <UART_WaitOnFlagUntilTimeout+0x30>
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d101      	bne.n	80055a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800559c:	2303      	movs	r3, #3
 800559e:	e048      	b.n	8005632 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 0304 	and.w	r3, r3, #4
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d031      	beq.n	8005612 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	69db      	ldr	r3, [r3, #28]
 80055b4:	f003 0308 	and.w	r3, r3, #8
 80055b8:	2b08      	cmp	r3, #8
 80055ba:	d110      	bne.n	80055de <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2208      	movs	r2, #8
 80055c2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80055c4:	68f8      	ldr	r0, [r7, #12]
 80055c6:	f000 f838 	bl	800563a <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2208      	movs	r2, #8
 80055ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	e029      	b.n	8005632 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	69db      	ldr	r3, [r3, #28]
 80055e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055ec:	d111      	bne.n	8005612 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055f8:	68f8      	ldr	r0, [r7, #12]
 80055fa:	f000 f81e 	bl	800563a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2220      	movs	r2, #32
 8005602:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e00f      	b.n	8005632 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	69da      	ldr	r2, [r3, #28]
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	4013      	ands	r3, r2
 800561c:	68ba      	ldr	r2, [r7, #8]
 800561e:	429a      	cmp	r2, r3
 8005620:	bf0c      	ite	eq
 8005622:	2301      	moveq	r3, #1
 8005624:	2300      	movne	r3, #0
 8005626:	b2db      	uxtb	r3, r3
 8005628:	461a      	mov	r2, r3
 800562a:	79fb      	ldrb	r3, [r7, #7]
 800562c:	429a      	cmp	r2, r3
 800562e:	d0a6      	beq.n	800557e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3710      	adds	r7, #16
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}

0800563a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800563a:	b480      	push	{r7}
 800563c:	b095      	sub	sp, #84	; 0x54
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800564a:	e853 3f00 	ldrex	r3, [r3]
 800564e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005652:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005656:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	461a      	mov	r2, r3
 800565e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005660:	643b      	str	r3, [r7, #64]	; 0x40
 8005662:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005664:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005666:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005668:	e841 2300 	strex	r3, r2, [r1]
 800566c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800566e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1e6      	bne.n	8005642 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	3308      	adds	r3, #8
 800567a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567c:	6a3b      	ldr	r3, [r7, #32]
 800567e:	e853 3f00 	ldrex	r3, [r3]
 8005682:	61fb      	str	r3, [r7, #28]
   return(result);
 8005684:	69fb      	ldr	r3, [r7, #28]
 8005686:	f023 0301 	bic.w	r3, r3, #1
 800568a:	64bb      	str	r3, [r7, #72]	; 0x48
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	3308      	adds	r3, #8
 8005692:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005694:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005696:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005698:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800569a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800569c:	e841 2300 	strex	r3, r2, [r1]
 80056a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d1e5      	bne.n	8005674 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d118      	bne.n	80056e2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	e853 3f00 	ldrex	r3, [r3]
 80056bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	f023 0310 	bic.w	r3, r3, #16
 80056c4:	647b      	str	r3, [r7, #68]	; 0x44
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	461a      	mov	r2, r3
 80056cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056ce:	61bb      	str	r3, [r7, #24]
 80056d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d2:	6979      	ldr	r1, [r7, #20]
 80056d4:	69ba      	ldr	r2, [r7, #24]
 80056d6:	e841 2300 	strex	r3, r2, [r1]
 80056da:	613b      	str	r3, [r7, #16]
   return(result);
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d1e6      	bne.n	80056b0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2220      	movs	r2, #32
 80056e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80056f6:	bf00      	nop
 80056f8:	3754      	adds	r7, #84	; 0x54
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr

08005702 <__cvt>:
 8005702:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005706:	ec55 4b10 	vmov	r4, r5, d0
 800570a:	2d00      	cmp	r5, #0
 800570c:	460e      	mov	r6, r1
 800570e:	4619      	mov	r1, r3
 8005710:	462b      	mov	r3, r5
 8005712:	bfbb      	ittet	lt
 8005714:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005718:	461d      	movlt	r5, r3
 800571a:	2300      	movge	r3, #0
 800571c:	232d      	movlt	r3, #45	; 0x2d
 800571e:	700b      	strb	r3, [r1, #0]
 8005720:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005722:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005726:	4691      	mov	r9, r2
 8005728:	f023 0820 	bic.w	r8, r3, #32
 800572c:	bfbc      	itt	lt
 800572e:	4622      	movlt	r2, r4
 8005730:	4614      	movlt	r4, r2
 8005732:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005736:	d005      	beq.n	8005744 <__cvt+0x42>
 8005738:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800573c:	d100      	bne.n	8005740 <__cvt+0x3e>
 800573e:	3601      	adds	r6, #1
 8005740:	2102      	movs	r1, #2
 8005742:	e000      	b.n	8005746 <__cvt+0x44>
 8005744:	2103      	movs	r1, #3
 8005746:	ab03      	add	r3, sp, #12
 8005748:	9301      	str	r3, [sp, #4]
 800574a:	ab02      	add	r3, sp, #8
 800574c:	9300      	str	r3, [sp, #0]
 800574e:	ec45 4b10 	vmov	d0, r4, r5
 8005752:	4653      	mov	r3, sl
 8005754:	4632      	mov	r2, r6
 8005756:	f000 fe4b 	bl	80063f0 <_dtoa_r>
 800575a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800575e:	4607      	mov	r7, r0
 8005760:	d102      	bne.n	8005768 <__cvt+0x66>
 8005762:	f019 0f01 	tst.w	r9, #1
 8005766:	d022      	beq.n	80057ae <__cvt+0xac>
 8005768:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800576c:	eb07 0906 	add.w	r9, r7, r6
 8005770:	d110      	bne.n	8005794 <__cvt+0x92>
 8005772:	783b      	ldrb	r3, [r7, #0]
 8005774:	2b30      	cmp	r3, #48	; 0x30
 8005776:	d10a      	bne.n	800578e <__cvt+0x8c>
 8005778:	2200      	movs	r2, #0
 800577a:	2300      	movs	r3, #0
 800577c:	4620      	mov	r0, r4
 800577e:	4629      	mov	r1, r5
 8005780:	f7fb f9a2 	bl	8000ac8 <__aeabi_dcmpeq>
 8005784:	b918      	cbnz	r0, 800578e <__cvt+0x8c>
 8005786:	f1c6 0601 	rsb	r6, r6, #1
 800578a:	f8ca 6000 	str.w	r6, [sl]
 800578e:	f8da 3000 	ldr.w	r3, [sl]
 8005792:	4499      	add	r9, r3
 8005794:	2200      	movs	r2, #0
 8005796:	2300      	movs	r3, #0
 8005798:	4620      	mov	r0, r4
 800579a:	4629      	mov	r1, r5
 800579c:	f7fb f994 	bl	8000ac8 <__aeabi_dcmpeq>
 80057a0:	b108      	cbz	r0, 80057a6 <__cvt+0xa4>
 80057a2:	f8cd 900c 	str.w	r9, [sp, #12]
 80057a6:	2230      	movs	r2, #48	; 0x30
 80057a8:	9b03      	ldr	r3, [sp, #12]
 80057aa:	454b      	cmp	r3, r9
 80057ac:	d307      	bcc.n	80057be <__cvt+0xbc>
 80057ae:	9b03      	ldr	r3, [sp, #12]
 80057b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80057b2:	1bdb      	subs	r3, r3, r7
 80057b4:	4638      	mov	r0, r7
 80057b6:	6013      	str	r3, [r2, #0]
 80057b8:	b004      	add	sp, #16
 80057ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057be:	1c59      	adds	r1, r3, #1
 80057c0:	9103      	str	r1, [sp, #12]
 80057c2:	701a      	strb	r2, [r3, #0]
 80057c4:	e7f0      	b.n	80057a8 <__cvt+0xa6>

080057c6 <__exponent>:
 80057c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057c8:	4603      	mov	r3, r0
 80057ca:	2900      	cmp	r1, #0
 80057cc:	bfb8      	it	lt
 80057ce:	4249      	neglt	r1, r1
 80057d0:	f803 2b02 	strb.w	r2, [r3], #2
 80057d4:	bfb4      	ite	lt
 80057d6:	222d      	movlt	r2, #45	; 0x2d
 80057d8:	222b      	movge	r2, #43	; 0x2b
 80057da:	2909      	cmp	r1, #9
 80057dc:	7042      	strb	r2, [r0, #1]
 80057de:	dd2a      	ble.n	8005836 <__exponent+0x70>
 80057e0:	f10d 0207 	add.w	r2, sp, #7
 80057e4:	4617      	mov	r7, r2
 80057e6:	260a      	movs	r6, #10
 80057e8:	4694      	mov	ip, r2
 80057ea:	fb91 f5f6 	sdiv	r5, r1, r6
 80057ee:	fb06 1415 	mls	r4, r6, r5, r1
 80057f2:	3430      	adds	r4, #48	; 0x30
 80057f4:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80057f8:	460c      	mov	r4, r1
 80057fa:	2c63      	cmp	r4, #99	; 0x63
 80057fc:	f102 32ff 	add.w	r2, r2, #4294967295
 8005800:	4629      	mov	r1, r5
 8005802:	dcf1      	bgt.n	80057e8 <__exponent+0x22>
 8005804:	3130      	adds	r1, #48	; 0x30
 8005806:	f1ac 0402 	sub.w	r4, ip, #2
 800580a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800580e:	1c41      	adds	r1, r0, #1
 8005810:	4622      	mov	r2, r4
 8005812:	42ba      	cmp	r2, r7
 8005814:	d30a      	bcc.n	800582c <__exponent+0x66>
 8005816:	f10d 0209 	add.w	r2, sp, #9
 800581a:	eba2 020c 	sub.w	r2, r2, ip
 800581e:	42bc      	cmp	r4, r7
 8005820:	bf88      	it	hi
 8005822:	2200      	movhi	r2, #0
 8005824:	4413      	add	r3, r2
 8005826:	1a18      	subs	r0, r3, r0
 8005828:	b003      	add	sp, #12
 800582a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800582c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005830:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005834:	e7ed      	b.n	8005812 <__exponent+0x4c>
 8005836:	2330      	movs	r3, #48	; 0x30
 8005838:	3130      	adds	r1, #48	; 0x30
 800583a:	7083      	strb	r3, [r0, #2]
 800583c:	70c1      	strb	r1, [r0, #3]
 800583e:	1d03      	adds	r3, r0, #4
 8005840:	e7f1      	b.n	8005826 <__exponent+0x60>
	...

08005844 <_printf_float>:
 8005844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005848:	ed2d 8b02 	vpush	{d8}
 800584c:	b08d      	sub	sp, #52	; 0x34
 800584e:	460c      	mov	r4, r1
 8005850:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005854:	4616      	mov	r6, r2
 8005856:	461f      	mov	r7, r3
 8005858:	4605      	mov	r5, r0
 800585a:	f000 fcc7 	bl	80061ec <_localeconv_r>
 800585e:	f8d0 a000 	ldr.w	sl, [r0]
 8005862:	4650      	mov	r0, sl
 8005864:	f7fa fd04 	bl	8000270 <strlen>
 8005868:	2300      	movs	r3, #0
 800586a:	930a      	str	r3, [sp, #40]	; 0x28
 800586c:	6823      	ldr	r3, [r4, #0]
 800586e:	9305      	str	r3, [sp, #20]
 8005870:	f8d8 3000 	ldr.w	r3, [r8]
 8005874:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005878:	3307      	adds	r3, #7
 800587a:	f023 0307 	bic.w	r3, r3, #7
 800587e:	f103 0208 	add.w	r2, r3, #8
 8005882:	f8c8 2000 	str.w	r2, [r8]
 8005886:	e9d3 8900 	ldrd	r8, r9, [r3]
 800588a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800588e:	9307      	str	r3, [sp, #28]
 8005890:	f8cd 8018 	str.w	r8, [sp, #24]
 8005894:	ee08 0a10 	vmov	s16, r0
 8005898:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800589c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058a0:	4b9e      	ldr	r3, [pc, #632]	; (8005b1c <_printf_float+0x2d8>)
 80058a2:	f04f 32ff 	mov.w	r2, #4294967295
 80058a6:	f7fb f941 	bl	8000b2c <__aeabi_dcmpun>
 80058aa:	bb88      	cbnz	r0, 8005910 <_printf_float+0xcc>
 80058ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058b0:	4b9a      	ldr	r3, [pc, #616]	; (8005b1c <_printf_float+0x2d8>)
 80058b2:	f04f 32ff 	mov.w	r2, #4294967295
 80058b6:	f7fb f91b 	bl	8000af0 <__aeabi_dcmple>
 80058ba:	bb48      	cbnz	r0, 8005910 <_printf_float+0xcc>
 80058bc:	2200      	movs	r2, #0
 80058be:	2300      	movs	r3, #0
 80058c0:	4640      	mov	r0, r8
 80058c2:	4649      	mov	r1, r9
 80058c4:	f7fb f90a 	bl	8000adc <__aeabi_dcmplt>
 80058c8:	b110      	cbz	r0, 80058d0 <_printf_float+0x8c>
 80058ca:	232d      	movs	r3, #45	; 0x2d
 80058cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058d0:	4a93      	ldr	r2, [pc, #588]	; (8005b20 <_printf_float+0x2dc>)
 80058d2:	4b94      	ldr	r3, [pc, #592]	; (8005b24 <_printf_float+0x2e0>)
 80058d4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80058d8:	bf94      	ite	ls
 80058da:	4690      	movls	r8, r2
 80058dc:	4698      	movhi	r8, r3
 80058de:	2303      	movs	r3, #3
 80058e0:	6123      	str	r3, [r4, #16]
 80058e2:	9b05      	ldr	r3, [sp, #20]
 80058e4:	f023 0304 	bic.w	r3, r3, #4
 80058e8:	6023      	str	r3, [r4, #0]
 80058ea:	f04f 0900 	mov.w	r9, #0
 80058ee:	9700      	str	r7, [sp, #0]
 80058f0:	4633      	mov	r3, r6
 80058f2:	aa0b      	add	r2, sp, #44	; 0x2c
 80058f4:	4621      	mov	r1, r4
 80058f6:	4628      	mov	r0, r5
 80058f8:	f000 f9da 	bl	8005cb0 <_printf_common>
 80058fc:	3001      	adds	r0, #1
 80058fe:	f040 8090 	bne.w	8005a22 <_printf_float+0x1de>
 8005902:	f04f 30ff 	mov.w	r0, #4294967295
 8005906:	b00d      	add	sp, #52	; 0x34
 8005908:	ecbd 8b02 	vpop	{d8}
 800590c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005910:	4642      	mov	r2, r8
 8005912:	464b      	mov	r3, r9
 8005914:	4640      	mov	r0, r8
 8005916:	4649      	mov	r1, r9
 8005918:	f7fb f908 	bl	8000b2c <__aeabi_dcmpun>
 800591c:	b140      	cbz	r0, 8005930 <_printf_float+0xec>
 800591e:	464b      	mov	r3, r9
 8005920:	2b00      	cmp	r3, #0
 8005922:	bfbc      	itt	lt
 8005924:	232d      	movlt	r3, #45	; 0x2d
 8005926:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800592a:	4a7f      	ldr	r2, [pc, #508]	; (8005b28 <_printf_float+0x2e4>)
 800592c:	4b7f      	ldr	r3, [pc, #508]	; (8005b2c <_printf_float+0x2e8>)
 800592e:	e7d1      	b.n	80058d4 <_printf_float+0x90>
 8005930:	6863      	ldr	r3, [r4, #4]
 8005932:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005936:	9206      	str	r2, [sp, #24]
 8005938:	1c5a      	adds	r2, r3, #1
 800593a:	d13f      	bne.n	80059bc <_printf_float+0x178>
 800593c:	2306      	movs	r3, #6
 800593e:	6063      	str	r3, [r4, #4]
 8005940:	9b05      	ldr	r3, [sp, #20]
 8005942:	6861      	ldr	r1, [r4, #4]
 8005944:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005948:	2300      	movs	r3, #0
 800594a:	9303      	str	r3, [sp, #12]
 800594c:	ab0a      	add	r3, sp, #40	; 0x28
 800594e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005952:	ab09      	add	r3, sp, #36	; 0x24
 8005954:	ec49 8b10 	vmov	d0, r8, r9
 8005958:	9300      	str	r3, [sp, #0]
 800595a:	6022      	str	r2, [r4, #0]
 800595c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005960:	4628      	mov	r0, r5
 8005962:	f7ff fece 	bl	8005702 <__cvt>
 8005966:	9b06      	ldr	r3, [sp, #24]
 8005968:	9909      	ldr	r1, [sp, #36]	; 0x24
 800596a:	2b47      	cmp	r3, #71	; 0x47
 800596c:	4680      	mov	r8, r0
 800596e:	d108      	bne.n	8005982 <_printf_float+0x13e>
 8005970:	1cc8      	adds	r0, r1, #3
 8005972:	db02      	blt.n	800597a <_printf_float+0x136>
 8005974:	6863      	ldr	r3, [r4, #4]
 8005976:	4299      	cmp	r1, r3
 8005978:	dd41      	ble.n	80059fe <_printf_float+0x1ba>
 800597a:	f1ab 0302 	sub.w	r3, fp, #2
 800597e:	fa5f fb83 	uxtb.w	fp, r3
 8005982:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005986:	d820      	bhi.n	80059ca <_printf_float+0x186>
 8005988:	3901      	subs	r1, #1
 800598a:	465a      	mov	r2, fp
 800598c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005990:	9109      	str	r1, [sp, #36]	; 0x24
 8005992:	f7ff ff18 	bl	80057c6 <__exponent>
 8005996:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005998:	1813      	adds	r3, r2, r0
 800599a:	2a01      	cmp	r2, #1
 800599c:	4681      	mov	r9, r0
 800599e:	6123      	str	r3, [r4, #16]
 80059a0:	dc02      	bgt.n	80059a8 <_printf_float+0x164>
 80059a2:	6822      	ldr	r2, [r4, #0]
 80059a4:	07d2      	lsls	r2, r2, #31
 80059a6:	d501      	bpl.n	80059ac <_printf_float+0x168>
 80059a8:	3301      	adds	r3, #1
 80059aa:	6123      	str	r3, [r4, #16]
 80059ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d09c      	beq.n	80058ee <_printf_float+0xaa>
 80059b4:	232d      	movs	r3, #45	; 0x2d
 80059b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059ba:	e798      	b.n	80058ee <_printf_float+0xaa>
 80059bc:	9a06      	ldr	r2, [sp, #24]
 80059be:	2a47      	cmp	r2, #71	; 0x47
 80059c0:	d1be      	bne.n	8005940 <_printf_float+0xfc>
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1bc      	bne.n	8005940 <_printf_float+0xfc>
 80059c6:	2301      	movs	r3, #1
 80059c8:	e7b9      	b.n	800593e <_printf_float+0xfa>
 80059ca:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80059ce:	d118      	bne.n	8005a02 <_printf_float+0x1be>
 80059d0:	2900      	cmp	r1, #0
 80059d2:	6863      	ldr	r3, [r4, #4]
 80059d4:	dd0b      	ble.n	80059ee <_printf_float+0x1aa>
 80059d6:	6121      	str	r1, [r4, #16]
 80059d8:	b913      	cbnz	r3, 80059e0 <_printf_float+0x19c>
 80059da:	6822      	ldr	r2, [r4, #0]
 80059dc:	07d0      	lsls	r0, r2, #31
 80059de:	d502      	bpl.n	80059e6 <_printf_float+0x1a2>
 80059e0:	3301      	adds	r3, #1
 80059e2:	440b      	add	r3, r1
 80059e4:	6123      	str	r3, [r4, #16]
 80059e6:	65a1      	str	r1, [r4, #88]	; 0x58
 80059e8:	f04f 0900 	mov.w	r9, #0
 80059ec:	e7de      	b.n	80059ac <_printf_float+0x168>
 80059ee:	b913      	cbnz	r3, 80059f6 <_printf_float+0x1b2>
 80059f0:	6822      	ldr	r2, [r4, #0]
 80059f2:	07d2      	lsls	r2, r2, #31
 80059f4:	d501      	bpl.n	80059fa <_printf_float+0x1b6>
 80059f6:	3302      	adds	r3, #2
 80059f8:	e7f4      	b.n	80059e4 <_printf_float+0x1a0>
 80059fa:	2301      	movs	r3, #1
 80059fc:	e7f2      	b.n	80059e4 <_printf_float+0x1a0>
 80059fe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005a02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a04:	4299      	cmp	r1, r3
 8005a06:	db05      	blt.n	8005a14 <_printf_float+0x1d0>
 8005a08:	6823      	ldr	r3, [r4, #0]
 8005a0a:	6121      	str	r1, [r4, #16]
 8005a0c:	07d8      	lsls	r0, r3, #31
 8005a0e:	d5ea      	bpl.n	80059e6 <_printf_float+0x1a2>
 8005a10:	1c4b      	adds	r3, r1, #1
 8005a12:	e7e7      	b.n	80059e4 <_printf_float+0x1a0>
 8005a14:	2900      	cmp	r1, #0
 8005a16:	bfd4      	ite	le
 8005a18:	f1c1 0202 	rsble	r2, r1, #2
 8005a1c:	2201      	movgt	r2, #1
 8005a1e:	4413      	add	r3, r2
 8005a20:	e7e0      	b.n	80059e4 <_printf_float+0x1a0>
 8005a22:	6823      	ldr	r3, [r4, #0]
 8005a24:	055a      	lsls	r2, r3, #21
 8005a26:	d407      	bmi.n	8005a38 <_printf_float+0x1f4>
 8005a28:	6923      	ldr	r3, [r4, #16]
 8005a2a:	4642      	mov	r2, r8
 8005a2c:	4631      	mov	r1, r6
 8005a2e:	4628      	mov	r0, r5
 8005a30:	47b8      	blx	r7
 8005a32:	3001      	adds	r0, #1
 8005a34:	d12c      	bne.n	8005a90 <_printf_float+0x24c>
 8005a36:	e764      	b.n	8005902 <_printf_float+0xbe>
 8005a38:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005a3c:	f240 80e0 	bls.w	8005c00 <_printf_float+0x3bc>
 8005a40:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005a44:	2200      	movs	r2, #0
 8005a46:	2300      	movs	r3, #0
 8005a48:	f7fb f83e 	bl	8000ac8 <__aeabi_dcmpeq>
 8005a4c:	2800      	cmp	r0, #0
 8005a4e:	d034      	beq.n	8005aba <_printf_float+0x276>
 8005a50:	4a37      	ldr	r2, [pc, #220]	; (8005b30 <_printf_float+0x2ec>)
 8005a52:	2301      	movs	r3, #1
 8005a54:	4631      	mov	r1, r6
 8005a56:	4628      	mov	r0, r5
 8005a58:	47b8      	blx	r7
 8005a5a:	3001      	adds	r0, #1
 8005a5c:	f43f af51 	beq.w	8005902 <_printf_float+0xbe>
 8005a60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a64:	429a      	cmp	r2, r3
 8005a66:	db02      	blt.n	8005a6e <_printf_float+0x22a>
 8005a68:	6823      	ldr	r3, [r4, #0]
 8005a6a:	07d8      	lsls	r0, r3, #31
 8005a6c:	d510      	bpl.n	8005a90 <_printf_float+0x24c>
 8005a6e:	ee18 3a10 	vmov	r3, s16
 8005a72:	4652      	mov	r2, sl
 8005a74:	4631      	mov	r1, r6
 8005a76:	4628      	mov	r0, r5
 8005a78:	47b8      	blx	r7
 8005a7a:	3001      	adds	r0, #1
 8005a7c:	f43f af41 	beq.w	8005902 <_printf_float+0xbe>
 8005a80:	f04f 0800 	mov.w	r8, #0
 8005a84:	f104 091a 	add.w	r9, r4, #26
 8005a88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a8a:	3b01      	subs	r3, #1
 8005a8c:	4543      	cmp	r3, r8
 8005a8e:	dc09      	bgt.n	8005aa4 <_printf_float+0x260>
 8005a90:	6823      	ldr	r3, [r4, #0]
 8005a92:	079b      	lsls	r3, r3, #30
 8005a94:	f100 8107 	bmi.w	8005ca6 <_printf_float+0x462>
 8005a98:	68e0      	ldr	r0, [r4, #12]
 8005a9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a9c:	4298      	cmp	r0, r3
 8005a9e:	bfb8      	it	lt
 8005aa0:	4618      	movlt	r0, r3
 8005aa2:	e730      	b.n	8005906 <_printf_float+0xc2>
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	464a      	mov	r2, r9
 8005aa8:	4631      	mov	r1, r6
 8005aaa:	4628      	mov	r0, r5
 8005aac:	47b8      	blx	r7
 8005aae:	3001      	adds	r0, #1
 8005ab0:	f43f af27 	beq.w	8005902 <_printf_float+0xbe>
 8005ab4:	f108 0801 	add.w	r8, r8, #1
 8005ab8:	e7e6      	b.n	8005a88 <_printf_float+0x244>
 8005aba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	dc39      	bgt.n	8005b34 <_printf_float+0x2f0>
 8005ac0:	4a1b      	ldr	r2, [pc, #108]	; (8005b30 <_printf_float+0x2ec>)
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	4631      	mov	r1, r6
 8005ac6:	4628      	mov	r0, r5
 8005ac8:	47b8      	blx	r7
 8005aca:	3001      	adds	r0, #1
 8005acc:	f43f af19 	beq.w	8005902 <_printf_float+0xbe>
 8005ad0:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	d102      	bne.n	8005ade <_printf_float+0x29a>
 8005ad8:	6823      	ldr	r3, [r4, #0]
 8005ada:	07d9      	lsls	r1, r3, #31
 8005adc:	d5d8      	bpl.n	8005a90 <_printf_float+0x24c>
 8005ade:	ee18 3a10 	vmov	r3, s16
 8005ae2:	4652      	mov	r2, sl
 8005ae4:	4631      	mov	r1, r6
 8005ae6:	4628      	mov	r0, r5
 8005ae8:	47b8      	blx	r7
 8005aea:	3001      	adds	r0, #1
 8005aec:	f43f af09 	beq.w	8005902 <_printf_float+0xbe>
 8005af0:	f04f 0900 	mov.w	r9, #0
 8005af4:	f104 0a1a 	add.w	sl, r4, #26
 8005af8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005afa:	425b      	negs	r3, r3
 8005afc:	454b      	cmp	r3, r9
 8005afe:	dc01      	bgt.n	8005b04 <_printf_float+0x2c0>
 8005b00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b02:	e792      	b.n	8005a2a <_printf_float+0x1e6>
 8005b04:	2301      	movs	r3, #1
 8005b06:	4652      	mov	r2, sl
 8005b08:	4631      	mov	r1, r6
 8005b0a:	4628      	mov	r0, r5
 8005b0c:	47b8      	blx	r7
 8005b0e:	3001      	adds	r0, #1
 8005b10:	f43f aef7 	beq.w	8005902 <_printf_float+0xbe>
 8005b14:	f109 0901 	add.w	r9, r9, #1
 8005b18:	e7ee      	b.n	8005af8 <_printf_float+0x2b4>
 8005b1a:	bf00      	nop
 8005b1c:	7fefffff 	.word	0x7fefffff
 8005b20:	080080d0 	.word	0x080080d0
 8005b24:	080080d4 	.word	0x080080d4
 8005b28:	080080d8 	.word	0x080080d8
 8005b2c:	080080dc 	.word	0x080080dc
 8005b30:	080080e0 	.word	0x080080e0
 8005b34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	bfa8      	it	ge
 8005b3c:	461a      	movge	r2, r3
 8005b3e:	2a00      	cmp	r2, #0
 8005b40:	4691      	mov	r9, r2
 8005b42:	dc37      	bgt.n	8005bb4 <_printf_float+0x370>
 8005b44:	f04f 0b00 	mov.w	fp, #0
 8005b48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b4c:	f104 021a 	add.w	r2, r4, #26
 8005b50:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b52:	9305      	str	r3, [sp, #20]
 8005b54:	eba3 0309 	sub.w	r3, r3, r9
 8005b58:	455b      	cmp	r3, fp
 8005b5a:	dc33      	bgt.n	8005bc4 <_printf_float+0x380>
 8005b5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b60:	429a      	cmp	r2, r3
 8005b62:	db3b      	blt.n	8005bdc <_printf_float+0x398>
 8005b64:	6823      	ldr	r3, [r4, #0]
 8005b66:	07da      	lsls	r2, r3, #31
 8005b68:	d438      	bmi.n	8005bdc <_printf_float+0x398>
 8005b6a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005b6e:	eba2 0903 	sub.w	r9, r2, r3
 8005b72:	9b05      	ldr	r3, [sp, #20]
 8005b74:	1ad2      	subs	r2, r2, r3
 8005b76:	4591      	cmp	r9, r2
 8005b78:	bfa8      	it	ge
 8005b7a:	4691      	movge	r9, r2
 8005b7c:	f1b9 0f00 	cmp.w	r9, #0
 8005b80:	dc35      	bgt.n	8005bee <_printf_float+0x3aa>
 8005b82:	f04f 0800 	mov.w	r8, #0
 8005b86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b8a:	f104 0a1a 	add.w	sl, r4, #26
 8005b8e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b92:	1a9b      	subs	r3, r3, r2
 8005b94:	eba3 0309 	sub.w	r3, r3, r9
 8005b98:	4543      	cmp	r3, r8
 8005b9a:	f77f af79 	ble.w	8005a90 <_printf_float+0x24c>
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	4652      	mov	r2, sl
 8005ba2:	4631      	mov	r1, r6
 8005ba4:	4628      	mov	r0, r5
 8005ba6:	47b8      	blx	r7
 8005ba8:	3001      	adds	r0, #1
 8005baa:	f43f aeaa 	beq.w	8005902 <_printf_float+0xbe>
 8005bae:	f108 0801 	add.w	r8, r8, #1
 8005bb2:	e7ec      	b.n	8005b8e <_printf_float+0x34a>
 8005bb4:	4613      	mov	r3, r2
 8005bb6:	4631      	mov	r1, r6
 8005bb8:	4642      	mov	r2, r8
 8005bba:	4628      	mov	r0, r5
 8005bbc:	47b8      	blx	r7
 8005bbe:	3001      	adds	r0, #1
 8005bc0:	d1c0      	bne.n	8005b44 <_printf_float+0x300>
 8005bc2:	e69e      	b.n	8005902 <_printf_float+0xbe>
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	4631      	mov	r1, r6
 8005bc8:	4628      	mov	r0, r5
 8005bca:	9205      	str	r2, [sp, #20]
 8005bcc:	47b8      	blx	r7
 8005bce:	3001      	adds	r0, #1
 8005bd0:	f43f ae97 	beq.w	8005902 <_printf_float+0xbe>
 8005bd4:	9a05      	ldr	r2, [sp, #20]
 8005bd6:	f10b 0b01 	add.w	fp, fp, #1
 8005bda:	e7b9      	b.n	8005b50 <_printf_float+0x30c>
 8005bdc:	ee18 3a10 	vmov	r3, s16
 8005be0:	4652      	mov	r2, sl
 8005be2:	4631      	mov	r1, r6
 8005be4:	4628      	mov	r0, r5
 8005be6:	47b8      	blx	r7
 8005be8:	3001      	adds	r0, #1
 8005bea:	d1be      	bne.n	8005b6a <_printf_float+0x326>
 8005bec:	e689      	b.n	8005902 <_printf_float+0xbe>
 8005bee:	9a05      	ldr	r2, [sp, #20]
 8005bf0:	464b      	mov	r3, r9
 8005bf2:	4442      	add	r2, r8
 8005bf4:	4631      	mov	r1, r6
 8005bf6:	4628      	mov	r0, r5
 8005bf8:	47b8      	blx	r7
 8005bfa:	3001      	adds	r0, #1
 8005bfc:	d1c1      	bne.n	8005b82 <_printf_float+0x33e>
 8005bfe:	e680      	b.n	8005902 <_printf_float+0xbe>
 8005c00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c02:	2a01      	cmp	r2, #1
 8005c04:	dc01      	bgt.n	8005c0a <_printf_float+0x3c6>
 8005c06:	07db      	lsls	r3, r3, #31
 8005c08:	d53a      	bpl.n	8005c80 <_printf_float+0x43c>
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	4642      	mov	r2, r8
 8005c0e:	4631      	mov	r1, r6
 8005c10:	4628      	mov	r0, r5
 8005c12:	47b8      	blx	r7
 8005c14:	3001      	adds	r0, #1
 8005c16:	f43f ae74 	beq.w	8005902 <_printf_float+0xbe>
 8005c1a:	ee18 3a10 	vmov	r3, s16
 8005c1e:	4652      	mov	r2, sl
 8005c20:	4631      	mov	r1, r6
 8005c22:	4628      	mov	r0, r5
 8005c24:	47b8      	blx	r7
 8005c26:	3001      	adds	r0, #1
 8005c28:	f43f ae6b 	beq.w	8005902 <_printf_float+0xbe>
 8005c2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c30:	2200      	movs	r2, #0
 8005c32:	2300      	movs	r3, #0
 8005c34:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005c38:	f7fa ff46 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c3c:	b9d8      	cbnz	r0, 8005c76 <_printf_float+0x432>
 8005c3e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005c42:	f108 0201 	add.w	r2, r8, #1
 8005c46:	4631      	mov	r1, r6
 8005c48:	4628      	mov	r0, r5
 8005c4a:	47b8      	blx	r7
 8005c4c:	3001      	adds	r0, #1
 8005c4e:	d10e      	bne.n	8005c6e <_printf_float+0x42a>
 8005c50:	e657      	b.n	8005902 <_printf_float+0xbe>
 8005c52:	2301      	movs	r3, #1
 8005c54:	4652      	mov	r2, sl
 8005c56:	4631      	mov	r1, r6
 8005c58:	4628      	mov	r0, r5
 8005c5a:	47b8      	blx	r7
 8005c5c:	3001      	adds	r0, #1
 8005c5e:	f43f ae50 	beq.w	8005902 <_printf_float+0xbe>
 8005c62:	f108 0801 	add.w	r8, r8, #1
 8005c66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c68:	3b01      	subs	r3, #1
 8005c6a:	4543      	cmp	r3, r8
 8005c6c:	dcf1      	bgt.n	8005c52 <_printf_float+0x40e>
 8005c6e:	464b      	mov	r3, r9
 8005c70:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005c74:	e6da      	b.n	8005a2c <_printf_float+0x1e8>
 8005c76:	f04f 0800 	mov.w	r8, #0
 8005c7a:	f104 0a1a 	add.w	sl, r4, #26
 8005c7e:	e7f2      	b.n	8005c66 <_printf_float+0x422>
 8005c80:	2301      	movs	r3, #1
 8005c82:	4642      	mov	r2, r8
 8005c84:	e7df      	b.n	8005c46 <_printf_float+0x402>
 8005c86:	2301      	movs	r3, #1
 8005c88:	464a      	mov	r2, r9
 8005c8a:	4631      	mov	r1, r6
 8005c8c:	4628      	mov	r0, r5
 8005c8e:	47b8      	blx	r7
 8005c90:	3001      	adds	r0, #1
 8005c92:	f43f ae36 	beq.w	8005902 <_printf_float+0xbe>
 8005c96:	f108 0801 	add.w	r8, r8, #1
 8005c9a:	68e3      	ldr	r3, [r4, #12]
 8005c9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c9e:	1a5b      	subs	r3, r3, r1
 8005ca0:	4543      	cmp	r3, r8
 8005ca2:	dcf0      	bgt.n	8005c86 <_printf_float+0x442>
 8005ca4:	e6f8      	b.n	8005a98 <_printf_float+0x254>
 8005ca6:	f04f 0800 	mov.w	r8, #0
 8005caa:	f104 0919 	add.w	r9, r4, #25
 8005cae:	e7f4      	b.n	8005c9a <_printf_float+0x456>

08005cb0 <_printf_common>:
 8005cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cb4:	4616      	mov	r6, r2
 8005cb6:	4699      	mov	r9, r3
 8005cb8:	688a      	ldr	r2, [r1, #8]
 8005cba:	690b      	ldr	r3, [r1, #16]
 8005cbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	bfb8      	it	lt
 8005cc4:	4613      	movlt	r3, r2
 8005cc6:	6033      	str	r3, [r6, #0]
 8005cc8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ccc:	4607      	mov	r7, r0
 8005cce:	460c      	mov	r4, r1
 8005cd0:	b10a      	cbz	r2, 8005cd6 <_printf_common+0x26>
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	6033      	str	r3, [r6, #0]
 8005cd6:	6823      	ldr	r3, [r4, #0]
 8005cd8:	0699      	lsls	r1, r3, #26
 8005cda:	bf42      	ittt	mi
 8005cdc:	6833      	ldrmi	r3, [r6, #0]
 8005cde:	3302      	addmi	r3, #2
 8005ce0:	6033      	strmi	r3, [r6, #0]
 8005ce2:	6825      	ldr	r5, [r4, #0]
 8005ce4:	f015 0506 	ands.w	r5, r5, #6
 8005ce8:	d106      	bne.n	8005cf8 <_printf_common+0x48>
 8005cea:	f104 0a19 	add.w	sl, r4, #25
 8005cee:	68e3      	ldr	r3, [r4, #12]
 8005cf0:	6832      	ldr	r2, [r6, #0]
 8005cf2:	1a9b      	subs	r3, r3, r2
 8005cf4:	42ab      	cmp	r3, r5
 8005cf6:	dc26      	bgt.n	8005d46 <_printf_common+0x96>
 8005cf8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005cfc:	1e13      	subs	r3, r2, #0
 8005cfe:	6822      	ldr	r2, [r4, #0]
 8005d00:	bf18      	it	ne
 8005d02:	2301      	movne	r3, #1
 8005d04:	0692      	lsls	r2, r2, #26
 8005d06:	d42b      	bmi.n	8005d60 <_printf_common+0xb0>
 8005d08:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d0c:	4649      	mov	r1, r9
 8005d0e:	4638      	mov	r0, r7
 8005d10:	47c0      	blx	r8
 8005d12:	3001      	adds	r0, #1
 8005d14:	d01e      	beq.n	8005d54 <_printf_common+0xa4>
 8005d16:	6823      	ldr	r3, [r4, #0]
 8005d18:	6922      	ldr	r2, [r4, #16]
 8005d1a:	f003 0306 	and.w	r3, r3, #6
 8005d1e:	2b04      	cmp	r3, #4
 8005d20:	bf02      	ittt	eq
 8005d22:	68e5      	ldreq	r5, [r4, #12]
 8005d24:	6833      	ldreq	r3, [r6, #0]
 8005d26:	1aed      	subeq	r5, r5, r3
 8005d28:	68a3      	ldr	r3, [r4, #8]
 8005d2a:	bf0c      	ite	eq
 8005d2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d30:	2500      	movne	r5, #0
 8005d32:	4293      	cmp	r3, r2
 8005d34:	bfc4      	itt	gt
 8005d36:	1a9b      	subgt	r3, r3, r2
 8005d38:	18ed      	addgt	r5, r5, r3
 8005d3a:	2600      	movs	r6, #0
 8005d3c:	341a      	adds	r4, #26
 8005d3e:	42b5      	cmp	r5, r6
 8005d40:	d11a      	bne.n	8005d78 <_printf_common+0xc8>
 8005d42:	2000      	movs	r0, #0
 8005d44:	e008      	b.n	8005d58 <_printf_common+0xa8>
 8005d46:	2301      	movs	r3, #1
 8005d48:	4652      	mov	r2, sl
 8005d4a:	4649      	mov	r1, r9
 8005d4c:	4638      	mov	r0, r7
 8005d4e:	47c0      	blx	r8
 8005d50:	3001      	adds	r0, #1
 8005d52:	d103      	bne.n	8005d5c <_printf_common+0xac>
 8005d54:	f04f 30ff 	mov.w	r0, #4294967295
 8005d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d5c:	3501      	adds	r5, #1
 8005d5e:	e7c6      	b.n	8005cee <_printf_common+0x3e>
 8005d60:	18e1      	adds	r1, r4, r3
 8005d62:	1c5a      	adds	r2, r3, #1
 8005d64:	2030      	movs	r0, #48	; 0x30
 8005d66:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005d6a:	4422      	add	r2, r4
 8005d6c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005d70:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005d74:	3302      	adds	r3, #2
 8005d76:	e7c7      	b.n	8005d08 <_printf_common+0x58>
 8005d78:	2301      	movs	r3, #1
 8005d7a:	4622      	mov	r2, r4
 8005d7c:	4649      	mov	r1, r9
 8005d7e:	4638      	mov	r0, r7
 8005d80:	47c0      	blx	r8
 8005d82:	3001      	adds	r0, #1
 8005d84:	d0e6      	beq.n	8005d54 <_printf_common+0xa4>
 8005d86:	3601      	adds	r6, #1
 8005d88:	e7d9      	b.n	8005d3e <_printf_common+0x8e>
	...

08005d8c <_printf_i>:
 8005d8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d90:	7e0f      	ldrb	r7, [r1, #24]
 8005d92:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005d94:	2f78      	cmp	r7, #120	; 0x78
 8005d96:	4691      	mov	r9, r2
 8005d98:	4680      	mov	r8, r0
 8005d9a:	460c      	mov	r4, r1
 8005d9c:	469a      	mov	sl, r3
 8005d9e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005da2:	d807      	bhi.n	8005db4 <_printf_i+0x28>
 8005da4:	2f62      	cmp	r7, #98	; 0x62
 8005da6:	d80a      	bhi.n	8005dbe <_printf_i+0x32>
 8005da8:	2f00      	cmp	r7, #0
 8005daa:	f000 80d4 	beq.w	8005f56 <_printf_i+0x1ca>
 8005dae:	2f58      	cmp	r7, #88	; 0x58
 8005db0:	f000 80c0 	beq.w	8005f34 <_printf_i+0x1a8>
 8005db4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005db8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005dbc:	e03a      	b.n	8005e34 <_printf_i+0xa8>
 8005dbe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005dc2:	2b15      	cmp	r3, #21
 8005dc4:	d8f6      	bhi.n	8005db4 <_printf_i+0x28>
 8005dc6:	a101      	add	r1, pc, #4	; (adr r1, 8005dcc <_printf_i+0x40>)
 8005dc8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005dcc:	08005e25 	.word	0x08005e25
 8005dd0:	08005e39 	.word	0x08005e39
 8005dd4:	08005db5 	.word	0x08005db5
 8005dd8:	08005db5 	.word	0x08005db5
 8005ddc:	08005db5 	.word	0x08005db5
 8005de0:	08005db5 	.word	0x08005db5
 8005de4:	08005e39 	.word	0x08005e39
 8005de8:	08005db5 	.word	0x08005db5
 8005dec:	08005db5 	.word	0x08005db5
 8005df0:	08005db5 	.word	0x08005db5
 8005df4:	08005db5 	.word	0x08005db5
 8005df8:	08005f3d 	.word	0x08005f3d
 8005dfc:	08005e65 	.word	0x08005e65
 8005e00:	08005ef7 	.word	0x08005ef7
 8005e04:	08005db5 	.word	0x08005db5
 8005e08:	08005db5 	.word	0x08005db5
 8005e0c:	08005f5f 	.word	0x08005f5f
 8005e10:	08005db5 	.word	0x08005db5
 8005e14:	08005e65 	.word	0x08005e65
 8005e18:	08005db5 	.word	0x08005db5
 8005e1c:	08005db5 	.word	0x08005db5
 8005e20:	08005eff 	.word	0x08005eff
 8005e24:	682b      	ldr	r3, [r5, #0]
 8005e26:	1d1a      	adds	r2, r3, #4
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	602a      	str	r2, [r5, #0]
 8005e2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e34:	2301      	movs	r3, #1
 8005e36:	e09f      	b.n	8005f78 <_printf_i+0x1ec>
 8005e38:	6820      	ldr	r0, [r4, #0]
 8005e3a:	682b      	ldr	r3, [r5, #0]
 8005e3c:	0607      	lsls	r7, r0, #24
 8005e3e:	f103 0104 	add.w	r1, r3, #4
 8005e42:	6029      	str	r1, [r5, #0]
 8005e44:	d501      	bpl.n	8005e4a <_printf_i+0xbe>
 8005e46:	681e      	ldr	r6, [r3, #0]
 8005e48:	e003      	b.n	8005e52 <_printf_i+0xc6>
 8005e4a:	0646      	lsls	r6, r0, #25
 8005e4c:	d5fb      	bpl.n	8005e46 <_printf_i+0xba>
 8005e4e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005e52:	2e00      	cmp	r6, #0
 8005e54:	da03      	bge.n	8005e5e <_printf_i+0xd2>
 8005e56:	232d      	movs	r3, #45	; 0x2d
 8005e58:	4276      	negs	r6, r6
 8005e5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e5e:	485a      	ldr	r0, [pc, #360]	; (8005fc8 <_printf_i+0x23c>)
 8005e60:	230a      	movs	r3, #10
 8005e62:	e012      	b.n	8005e8a <_printf_i+0xfe>
 8005e64:	682b      	ldr	r3, [r5, #0]
 8005e66:	6820      	ldr	r0, [r4, #0]
 8005e68:	1d19      	adds	r1, r3, #4
 8005e6a:	6029      	str	r1, [r5, #0]
 8005e6c:	0605      	lsls	r5, r0, #24
 8005e6e:	d501      	bpl.n	8005e74 <_printf_i+0xe8>
 8005e70:	681e      	ldr	r6, [r3, #0]
 8005e72:	e002      	b.n	8005e7a <_printf_i+0xee>
 8005e74:	0641      	lsls	r1, r0, #25
 8005e76:	d5fb      	bpl.n	8005e70 <_printf_i+0xe4>
 8005e78:	881e      	ldrh	r6, [r3, #0]
 8005e7a:	4853      	ldr	r0, [pc, #332]	; (8005fc8 <_printf_i+0x23c>)
 8005e7c:	2f6f      	cmp	r7, #111	; 0x6f
 8005e7e:	bf0c      	ite	eq
 8005e80:	2308      	moveq	r3, #8
 8005e82:	230a      	movne	r3, #10
 8005e84:	2100      	movs	r1, #0
 8005e86:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005e8a:	6865      	ldr	r5, [r4, #4]
 8005e8c:	60a5      	str	r5, [r4, #8]
 8005e8e:	2d00      	cmp	r5, #0
 8005e90:	bfa2      	ittt	ge
 8005e92:	6821      	ldrge	r1, [r4, #0]
 8005e94:	f021 0104 	bicge.w	r1, r1, #4
 8005e98:	6021      	strge	r1, [r4, #0]
 8005e9a:	b90e      	cbnz	r6, 8005ea0 <_printf_i+0x114>
 8005e9c:	2d00      	cmp	r5, #0
 8005e9e:	d04b      	beq.n	8005f38 <_printf_i+0x1ac>
 8005ea0:	4615      	mov	r5, r2
 8005ea2:	fbb6 f1f3 	udiv	r1, r6, r3
 8005ea6:	fb03 6711 	mls	r7, r3, r1, r6
 8005eaa:	5dc7      	ldrb	r7, [r0, r7]
 8005eac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005eb0:	4637      	mov	r7, r6
 8005eb2:	42bb      	cmp	r3, r7
 8005eb4:	460e      	mov	r6, r1
 8005eb6:	d9f4      	bls.n	8005ea2 <_printf_i+0x116>
 8005eb8:	2b08      	cmp	r3, #8
 8005eba:	d10b      	bne.n	8005ed4 <_printf_i+0x148>
 8005ebc:	6823      	ldr	r3, [r4, #0]
 8005ebe:	07de      	lsls	r6, r3, #31
 8005ec0:	d508      	bpl.n	8005ed4 <_printf_i+0x148>
 8005ec2:	6923      	ldr	r3, [r4, #16]
 8005ec4:	6861      	ldr	r1, [r4, #4]
 8005ec6:	4299      	cmp	r1, r3
 8005ec8:	bfde      	ittt	le
 8005eca:	2330      	movle	r3, #48	; 0x30
 8005ecc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ed0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005ed4:	1b52      	subs	r2, r2, r5
 8005ed6:	6122      	str	r2, [r4, #16]
 8005ed8:	f8cd a000 	str.w	sl, [sp]
 8005edc:	464b      	mov	r3, r9
 8005ede:	aa03      	add	r2, sp, #12
 8005ee0:	4621      	mov	r1, r4
 8005ee2:	4640      	mov	r0, r8
 8005ee4:	f7ff fee4 	bl	8005cb0 <_printf_common>
 8005ee8:	3001      	adds	r0, #1
 8005eea:	d14a      	bne.n	8005f82 <_printf_i+0x1f6>
 8005eec:	f04f 30ff 	mov.w	r0, #4294967295
 8005ef0:	b004      	add	sp, #16
 8005ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ef6:	6823      	ldr	r3, [r4, #0]
 8005ef8:	f043 0320 	orr.w	r3, r3, #32
 8005efc:	6023      	str	r3, [r4, #0]
 8005efe:	4833      	ldr	r0, [pc, #204]	; (8005fcc <_printf_i+0x240>)
 8005f00:	2778      	movs	r7, #120	; 0x78
 8005f02:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005f06:	6823      	ldr	r3, [r4, #0]
 8005f08:	6829      	ldr	r1, [r5, #0]
 8005f0a:	061f      	lsls	r7, r3, #24
 8005f0c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005f10:	d402      	bmi.n	8005f18 <_printf_i+0x18c>
 8005f12:	065f      	lsls	r7, r3, #25
 8005f14:	bf48      	it	mi
 8005f16:	b2b6      	uxthmi	r6, r6
 8005f18:	07df      	lsls	r7, r3, #31
 8005f1a:	bf48      	it	mi
 8005f1c:	f043 0320 	orrmi.w	r3, r3, #32
 8005f20:	6029      	str	r1, [r5, #0]
 8005f22:	bf48      	it	mi
 8005f24:	6023      	strmi	r3, [r4, #0]
 8005f26:	b91e      	cbnz	r6, 8005f30 <_printf_i+0x1a4>
 8005f28:	6823      	ldr	r3, [r4, #0]
 8005f2a:	f023 0320 	bic.w	r3, r3, #32
 8005f2e:	6023      	str	r3, [r4, #0]
 8005f30:	2310      	movs	r3, #16
 8005f32:	e7a7      	b.n	8005e84 <_printf_i+0xf8>
 8005f34:	4824      	ldr	r0, [pc, #144]	; (8005fc8 <_printf_i+0x23c>)
 8005f36:	e7e4      	b.n	8005f02 <_printf_i+0x176>
 8005f38:	4615      	mov	r5, r2
 8005f3a:	e7bd      	b.n	8005eb8 <_printf_i+0x12c>
 8005f3c:	682b      	ldr	r3, [r5, #0]
 8005f3e:	6826      	ldr	r6, [r4, #0]
 8005f40:	6961      	ldr	r1, [r4, #20]
 8005f42:	1d18      	adds	r0, r3, #4
 8005f44:	6028      	str	r0, [r5, #0]
 8005f46:	0635      	lsls	r5, r6, #24
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	d501      	bpl.n	8005f50 <_printf_i+0x1c4>
 8005f4c:	6019      	str	r1, [r3, #0]
 8005f4e:	e002      	b.n	8005f56 <_printf_i+0x1ca>
 8005f50:	0670      	lsls	r0, r6, #25
 8005f52:	d5fb      	bpl.n	8005f4c <_printf_i+0x1c0>
 8005f54:	8019      	strh	r1, [r3, #0]
 8005f56:	2300      	movs	r3, #0
 8005f58:	6123      	str	r3, [r4, #16]
 8005f5a:	4615      	mov	r5, r2
 8005f5c:	e7bc      	b.n	8005ed8 <_printf_i+0x14c>
 8005f5e:	682b      	ldr	r3, [r5, #0]
 8005f60:	1d1a      	adds	r2, r3, #4
 8005f62:	602a      	str	r2, [r5, #0]
 8005f64:	681d      	ldr	r5, [r3, #0]
 8005f66:	6862      	ldr	r2, [r4, #4]
 8005f68:	2100      	movs	r1, #0
 8005f6a:	4628      	mov	r0, r5
 8005f6c:	f7fa f930 	bl	80001d0 <memchr>
 8005f70:	b108      	cbz	r0, 8005f76 <_printf_i+0x1ea>
 8005f72:	1b40      	subs	r0, r0, r5
 8005f74:	6060      	str	r0, [r4, #4]
 8005f76:	6863      	ldr	r3, [r4, #4]
 8005f78:	6123      	str	r3, [r4, #16]
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f80:	e7aa      	b.n	8005ed8 <_printf_i+0x14c>
 8005f82:	6923      	ldr	r3, [r4, #16]
 8005f84:	462a      	mov	r2, r5
 8005f86:	4649      	mov	r1, r9
 8005f88:	4640      	mov	r0, r8
 8005f8a:	47d0      	blx	sl
 8005f8c:	3001      	adds	r0, #1
 8005f8e:	d0ad      	beq.n	8005eec <_printf_i+0x160>
 8005f90:	6823      	ldr	r3, [r4, #0]
 8005f92:	079b      	lsls	r3, r3, #30
 8005f94:	d413      	bmi.n	8005fbe <_printf_i+0x232>
 8005f96:	68e0      	ldr	r0, [r4, #12]
 8005f98:	9b03      	ldr	r3, [sp, #12]
 8005f9a:	4298      	cmp	r0, r3
 8005f9c:	bfb8      	it	lt
 8005f9e:	4618      	movlt	r0, r3
 8005fa0:	e7a6      	b.n	8005ef0 <_printf_i+0x164>
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	4632      	mov	r2, r6
 8005fa6:	4649      	mov	r1, r9
 8005fa8:	4640      	mov	r0, r8
 8005faa:	47d0      	blx	sl
 8005fac:	3001      	adds	r0, #1
 8005fae:	d09d      	beq.n	8005eec <_printf_i+0x160>
 8005fb0:	3501      	adds	r5, #1
 8005fb2:	68e3      	ldr	r3, [r4, #12]
 8005fb4:	9903      	ldr	r1, [sp, #12]
 8005fb6:	1a5b      	subs	r3, r3, r1
 8005fb8:	42ab      	cmp	r3, r5
 8005fba:	dcf2      	bgt.n	8005fa2 <_printf_i+0x216>
 8005fbc:	e7eb      	b.n	8005f96 <_printf_i+0x20a>
 8005fbe:	2500      	movs	r5, #0
 8005fc0:	f104 0619 	add.w	r6, r4, #25
 8005fc4:	e7f5      	b.n	8005fb2 <_printf_i+0x226>
 8005fc6:	bf00      	nop
 8005fc8:	080080e2 	.word	0x080080e2
 8005fcc:	080080f3 	.word	0x080080f3

08005fd0 <std>:
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	b510      	push	{r4, lr}
 8005fd4:	4604      	mov	r4, r0
 8005fd6:	e9c0 3300 	strd	r3, r3, [r0]
 8005fda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005fde:	6083      	str	r3, [r0, #8]
 8005fe0:	8181      	strh	r1, [r0, #12]
 8005fe2:	6643      	str	r3, [r0, #100]	; 0x64
 8005fe4:	81c2      	strh	r2, [r0, #14]
 8005fe6:	6183      	str	r3, [r0, #24]
 8005fe8:	4619      	mov	r1, r3
 8005fea:	2208      	movs	r2, #8
 8005fec:	305c      	adds	r0, #92	; 0x5c
 8005fee:	f000 f8f4 	bl	80061da <memset>
 8005ff2:	4b0d      	ldr	r3, [pc, #52]	; (8006028 <std+0x58>)
 8005ff4:	6263      	str	r3, [r4, #36]	; 0x24
 8005ff6:	4b0d      	ldr	r3, [pc, #52]	; (800602c <std+0x5c>)
 8005ff8:	62a3      	str	r3, [r4, #40]	; 0x28
 8005ffa:	4b0d      	ldr	r3, [pc, #52]	; (8006030 <std+0x60>)
 8005ffc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005ffe:	4b0d      	ldr	r3, [pc, #52]	; (8006034 <std+0x64>)
 8006000:	6323      	str	r3, [r4, #48]	; 0x30
 8006002:	4b0d      	ldr	r3, [pc, #52]	; (8006038 <std+0x68>)
 8006004:	6224      	str	r4, [r4, #32]
 8006006:	429c      	cmp	r4, r3
 8006008:	d006      	beq.n	8006018 <std+0x48>
 800600a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800600e:	4294      	cmp	r4, r2
 8006010:	d002      	beq.n	8006018 <std+0x48>
 8006012:	33d0      	adds	r3, #208	; 0xd0
 8006014:	429c      	cmp	r4, r3
 8006016:	d105      	bne.n	8006024 <std+0x54>
 8006018:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800601c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006020:	f000 b958 	b.w	80062d4 <__retarget_lock_init_recursive>
 8006024:	bd10      	pop	{r4, pc}
 8006026:	bf00      	nop
 8006028:	08006155 	.word	0x08006155
 800602c:	08006177 	.word	0x08006177
 8006030:	080061af 	.word	0x080061af
 8006034:	080061d3 	.word	0x080061d3
 8006038:	20000330 	.word	0x20000330

0800603c <stdio_exit_handler>:
 800603c:	4a02      	ldr	r2, [pc, #8]	; (8006048 <stdio_exit_handler+0xc>)
 800603e:	4903      	ldr	r1, [pc, #12]	; (800604c <stdio_exit_handler+0x10>)
 8006040:	4803      	ldr	r0, [pc, #12]	; (8006050 <stdio_exit_handler+0x14>)
 8006042:	f000 b869 	b.w	8006118 <_fwalk_sglue>
 8006046:	bf00      	nop
 8006048:	2000000c 	.word	0x2000000c
 800604c:	080079d9 	.word	0x080079d9
 8006050:	20000018 	.word	0x20000018

08006054 <cleanup_stdio>:
 8006054:	6841      	ldr	r1, [r0, #4]
 8006056:	4b0c      	ldr	r3, [pc, #48]	; (8006088 <cleanup_stdio+0x34>)
 8006058:	4299      	cmp	r1, r3
 800605a:	b510      	push	{r4, lr}
 800605c:	4604      	mov	r4, r0
 800605e:	d001      	beq.n	8006064 <cleanup_stdio+0x10>
 8006060:	f001 fcba 	bl	80079d8 <_fflush_r>
 8006064:	68a1      	ldr	r1, [r4, #8]
 8006066:	4b09      	ldr	r3, [pc, #36]	; (800608c <cleanup_stdio+0x38>)
 8006068:	4299      	cmp	r1, r3
 800606a:	d002      	beq.n	8006072 <cleanup_stdio+0x1e>
 800606c:	4620      	mov	r0, r4
 800606e:	f001 fcb3 	bl	80079d8 <_fflush_r>
 8006072:	68e1      	ldr	r1, [r4, #12]
 8006074:	4b06      	ldr	r3, [pc, #24]	; (8006090 <cleanup_stdio+0x3c>)
 8006076:	4299      	cmp	r1, r3
 8006078:	d004      	beq.n	8006084 <cleanup_stdio+0x30>
 800607a:	4620      	mov	r0, r4
 800607c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006080:	f001 bcaa 	b.w	80079d8 <_fflush_r>
 8006084:	bd10      	pop	{r4, pc}
 8006086:	bf00      	nop
 8006088:	20000330 	.word	0x20000330
 800608c:	20000398 	.word	0x20000398
 8006090:	20000400 	.word	0x20000400

08006094 <global_stdio_init.part.0>:
 8006094:	b510      	push	{r4, lr}
 8006096:	4b0b      	ldr	r3, [pc, #44]	; (80060c4 <global_stdio_init.part.0+0x30>)
 8006098:	4c0b      	ldr	r4, [pc, #44]	; (80060c8 <global_stdio_init.part.0+0x34>)
 800609a:	4a0c      	ldr	r2, [pc, #48]	; (80060cc <global_stdio_init.part.0+0x38>)
 800609c:	601a      	str	r2, [r3, #0]
 800609e:	4620      	mov	r0, r4
 80060a0:	2200      	movs	r2, #0
 80060a2:	2104      	movs	r1, #4
 80060a4:	f7ff ff94 	bl	8005fd0 <std>
 80060a8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80060ac:	2201      	movs	r2, #1
 80060ae:	2109      	movs	r1, #9
 80060b0:	f7ff ff8e 	bl	8005fd0 <std>
 80060b4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80060b8:	2202      	movs	r2, #2
 80060ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060be:	2112      	movs	r1, #18
 80060c0:	f7ff bf86 	b.w	8005fd0 <std>
 80060c4:	20000468 	.word	0x20000468
 80060c8:	20000330 	.word	0x20000330
 80060cc:	0800603d 	.word	0x0800603d

080060d0 <__sfp_lock_acquire>:
 80060d0:	4801      	ldr	r0, [pc, #4]	; (80060d8 <__sfp_lock_acquire+0x8>)
 80060d2:	f000 b900 	b.w	80062d6 <__retarget_lock_acquire_recursive>
 80060d6:	bf00      	nop
 80060d8:	20000471 	.word	0x20000471

080060dc <__sfp_lock_release>:
 80060dc:	4801      	ldr	r0, [pc, #4]	; (80060e4 <__sfp_lock_release+0x8>)
 80060de:	f000 b8fb 	b.w	80062d8 <__retarget_lock_release_recursive>
 80060e2:	bf00      	nop
 80060e4:	20000471 	.word	0x20000471

080060e8 <__sinit>:
 80060e8:	b510      	push	{r4, lr}
 80060ea:	4604      	mov	r4, r0
 80060ec:	f7ff fff0 	bl	80060d0 <__sfp_lock_acquire>
 80060f0:	6a23      	ldr	r3, [r4, #32]
 80060f2:	b11b      	cbz	r3, 80060fc <__sinit+0x14>
 80060f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060f8:	f7ff bff0 	b.w	80060dc <__sfp_lock_release>
 80060fc:	4b04      	ldr	r3, [pc, #16]	; (8006110 <__sinit+0x28>)
 80060fe:	6223      	str	r3, [r4, #32]
 8006100:	4b04      	ldr	r3, [pc, #16]	; (8006114 <__sinit+0x2c>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d1f5      	bne.n	80060f4 <__sinit+0xc>
 8006108:	f7ff ffc4 	bl	8006094 <global_stdio_init.part.0>
 800610c:	e7f2      	b.n	80060f4 <__sinit+0xc>
 800610e:	bf00      	nop
 8006110:	08006055 	.word	0x08006055
 8006114:	20000468 	.word	0x20000468

08006118 <_fwalk_sglue>:
 8006118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800611c:	4607      	mov	r7, r0
 800611e:	4688      	mov	r8, r1
 8006120:	4614      	mov	r4, r2
 8006122:	2600      	movs	r6, #0
 8006124:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006128:	f1b9 0901 	subs.w	r9, r9, #1
 800612c:	d505      	bpl.n	800613a <_fwalk_sglue+0x22>
 800612e:	6824      	ldr	r4, [r4, #0]
 8006130:	2c00      	cmp	r4, #0
 8006132:	d1f7      	bne.n	8006124 <_fwalk_sglue+0xc>
 8006134:	4630      	mov	r0, r6
 8006136:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800613a:	89ab      	ldrh	r3, [r5, #12]
 800613c:	2b01      	cmp	r3, #1
 800613e:	d907      	bls.n	8006150 <_fwalk_sglue+0x38>
 8006140:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006144:	3301      	adds	r3, #1
 8006146:	d003      	beq.n	8006150 <_fwalk_sglue+0x38>
 8006148:	4629      	mov	r1, r5
 800614a:	4638      	mov	r0, r7
 800614c:	47c0      	blx	r8
 800614e:	4306      	orrs	r6, r0
 8006150:	3568      	adds	r5, #104	; 0x68
 8006152:	e7e9      	b.n	8006128 <_fwalk_sglue+0x10>

08006154 <__sread>:
 8006154:	b510      	push	{r4, lr}
 8006156:	460c      	mov	r4, r1
 8006158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800615c:	f000 f86c 	bl	8006238 <_read_r>
 8006160:	2800      	cmp	r0, #0
 8006162:	bfab      	itete	ge
 8006164:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006166:	89a3      	ldrhlt	r3, [r4, #12]
 8006168:	181b      	addge	r3, r3, r0
 800616a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800616e:	bfac      	ite	ge
 8006170:	6563      	strge	r3, [r4, #84]	; 0x54
 8006172:	81a3      	strhlt	r3, [r4, #12]
 8006174:	bd10      	pop	{r4, pc}

08006176 <__swrite>:
 8006176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800617a:	461f      	mov	r7, r3
 800617c:	898b      	ldrh	r3, [r1, #12]
 800617e:	05db      	lsls	r3, r3, #23
 8006180:	4605      	mov	r5, r0
 8006182:	460c      	mov	r4, r1
 8006184:	4616      	mov	r6, r2
 8006186:	d505      	bpl.n	8006194 <__swrite+0x1e>
 8006188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800618c:	2302      	movs	r3, #2
 800618e:	2200      	movs	r2, #0
 8006190:	f000 f840 	bl	8006214 <_lseek_r>
 8006194:	89a3      	ldrh	r3, [r4, #12]
 8006196:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800619a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800619e:	81a3      	strh	r3, [r4, #12]
 80061a0:	4632      	mov	r2, r6
 80061a2:	463b      	mov	r3, r7
 80061a4:	4628      	mov	r0, r5
 80061a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061aa:	f000 b857 	b.w	800625c <_write_r>

080061ae <__sseek>:
 80061ae:	b510      	push	{r4, lr}
 80061b0:	460c      	mov	r4, r1
 80061b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061b6:	f000 f82d 	bl	8006214 <_lseek_r>
 80061ba:	1c43      	adds	r3, r0, #1
 80061bc:	89a3      	ldrh	r3, [r4, #12]
 80061be:	bf15      	itete	ne
 80061c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80061c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80061c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80061ca:	81a3      	strheq	r3, [r4, #12]
 80061cc:	bf18      	it	ne
 80061ce:	81a3      	strhne	r3, [r4, #12]
 80061d0:	bd10      	pop	{r4, pc}

080061d2 <__sclose>:
 80061d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061d6:	f000 b80d 	b.w	80061f4 <_close_r>

080061da <memset>:
 80061da:	4402      	add	r2, r0
 80061dc:	4603      	mov	r3, r0
 80061de:	4293      	cmp	r3, r2
 80061e0:	d100      	bne.n	80061e4 <memset+0xa>
 80061e2:	4770      	bx	lr
 80061e4:	f803 1b01 	strb.w	r1, [r3], #1
 80061e8:	e7f9      	b.n	80061de <memset+0x4>
	...

080061ec <_localeconv_r>:
 80061ec:	4800      	ldr	r0, [pc, #0]	; (80061f0 <_localeconv_r+0x4>)
 80061ee:	4770      	bx	lr
 80061f0:	20000158 	.word	0x20000158

080061f4 <_close_r>:
 80061f4:	b538      	push	{r3, r4, r5, lr}
 80061f6:	4d06      	ldr	r5, [pc, #24]	; (8006210 <_close_r+0x1c>)
 80061f8:	2300      	movs	r3, #0
 80061fa:	4604      	mov	r4, r0
 80061fc:	4608      	mov	r0, r1
 80061fe:	602b      	str	r3, [r5, #0]
 8006200:	f7fb f8a1 	bl	8001346 <_close>
 8006204:	1c43      	adds	r3, r0, #1
 8006206:	d102      	bne.n	800620e <_close_r+0x1a>
 8006208:	682b      	ldr	r3, [r5, #0]
 800620a:	b103      	cbz	r3, 800620e <_close_r+0x1a>
 800620c:	6023      	str	r3, [r4, #0]
 800620e:	bd38      	pop	{r3, r4, r5, pc}
 8006210:	2000046c 	.word	0x2000046c

08006214 <_lseek_r>:
 8006214:	b538      	push	{r3, r4, r5, lr}
 8006216:	4d07      	ldr	r5, [pc, #28]	; (8006234 <_lseek_r+0x20>)
 8006218:	4604      	mov	r4, r0
 800621a:	4608      	mov	r0, r1
 800621c:	4611      	mov	r1, r2
 800621e:	2200      	movs	r2, #0
 8006220:	602a      	str	r2, [r5, #0]
 8006222:	461a      	mov	r2, r3
 8006224:	f7fb f8b6 	bl	8001394 <_lseek>
 8006228:	1c43      	adds	r3, r0, #1
 800622a:	d102      	bne.n	8006232 <_lseek_r+0x1e>
 800622c:	682b      	ldr	r3, [r5, #0]
 800622e:	b103      	cbz	r3, 8006232 <_lseek_r+0x1e>
 8006230:	6023      	str	r3, [r4, #0]
 8006232:	bd38      	pop	{r3, r4, r5, pc}
 8006234:	2000046c 	.word	0x2000046c

08006238 <_read_r>:
 8006238:	b538      	push	{r3, r4, r5, lr}
 800623a:	4d07      	ldr	r5, [pc, #28]	; (8006258 <_read_r+0x20>)
 800623c:	4604      	mov	r4, r0
 800623e:	4608      	mov	r0, r1
 8006240:	4611      	mov	r1, r2
 8006242:	2200      	movs	r2, #0
 8006244:	602a      	str	r2, [r5, #0]
 8006246:	461a      	mov	r2, r3
 8006248:	f7fb f844 	bl	80012d4 <_read>
 800624c:	1c43      	adds	r3, r0, #1
 800624e:	d102      	bne.n	8006256 <_read_r+0x1e>
 8006250:	682b      	ldr	r3, [r5, #0]
 8006252:	b103      	cbz	r3, 8006256 <_read_r+0x1e>
 8006254:	6023      	str	r3, [r4, #0]
 8006256:	bd38      	pop	{r3, r4, r5, pc}
 8006258:	2000046c 	.word	0x2000046c

0800625c <_write_r>:
 800625c:	b538      	push	{r3, r4, r5, lr}
 800625e:	4d07      	ldr	r5, [pc, #28]	; (800627c <_write_r+0x20>)
 8006260:	4604      	mov	r4, r0
 8006262:	4608      	mov	r0, r1
 8006264:	4611      	mov	r1, r2
 8006266:	2200      	movs	r2, #0
 8006268:	602a      	str	r2, [r5, #0]
 800626a:	461a      	mov	r2, r3
 800626c:	f7fb f84f 	bl	800130e <_write>
 8006270:	1c43      	adds	r3, r0, #1
 8006272:	d102      	bne.n	800627a <_write_r+0x1e>
 8006274:	682b      	ldr	r3, [r5, #0]
 8006276:	b103      	cbz	r3, 800627a <_write_r+0x1e>
 8006278:	6023      	str	r3, [r4, #0]
 800627a:	bd38      	pop	{r3, r4, r5, pc}
 800627c:	2000046c 	.word	0x2000046c

08006280 <__errno>:
 8006280:	4b01      	ldr	r3, [pc, #4]	; (8006288 <__errno+0x8>)
 8006282:	6818      	ldr	r0, [r3, #0]
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop
 8006288:	20000064 	.word	0x20000064

0800628c <__libc_init_array>:
 800628c:	b570      	push	{r4, r5, r6, lr}
 800628e:	4d0d      	ldr	r5, [pc, #52]	; (80062c4 <__libc_init_array+0x38>)
 8006290:	4c0d      	ldr	r4, [pc, #52]	; (80062c8 <__libc_init_array+0x3c>)
 8006292:	1b64      	subs	r4, r4, r5
 8006294:	10a4      	asrs	r4, r4, #2
 8006296:	2600      	movs	r6, #0
 8006298:	42a6      	cmp	r6, r4
 800629a:	d109      	bne.n	80062b0 <__libc_init_array+0x24>
 800629c:	4d0b      	ldr	r5, [pc, #44]	; (80062cc <__libc_init_array+0x40>)
 800629e:	4c0c      	ldr	r4, [pc, #48]	; (80062d0 <__libc_init_array+0x44>)
 80062a0:	f001 feee 	bl	8008080 <_init>
 80062a4:	1b64      	subs	r4, r4, r5
 80062a6:	10a4      	asrs	r4, r4, #2
 80062a8:	2600      	movs	r6, #0
 80062aa:	42a6      	cmp	r6, r4
 80062ac:	d105      	bne.n	80062ba <__libc_init_array+0x2e>
 80062ae:	bd70      	pop	{r4, r5, r6, pc}
 80062b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80062b4:	4798      	blx	r3
 80062b6:	3601      	adds	r6, #1
 80062b8:	e7ee      	b.n	8006298 <__libc_init_array+0xc>
 80062ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80062be:	4798      	blx	r3
 80062c0:	3601      	adds	r6, #1
 80062c2:	e7f2      	b.n	80062aa <__libc_init_array+0x1e>
 80062c4:	08008444 	.word	0x08008444
 80062c8:	08008444 	.word	0x08008444
 80062cc:	08008444 	.word	0x08008444
 80062d0:	08008448 	.word	0x08008448

080062d4 <__retarget_lock_init_recursive>:
 80062d4:	4770      	bx	lr

080062d6 <__retarget_lock_acquire_recursive>:
 80062d6:	4770      	bx	lr

080062d8 <__retarget_lock_release_recursive>:
 80062d8:	4770      	bx	lr

080062da <quorem>:
 80062da:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062de:	6903      	ldr	r3, [r0, #16]
 80062e0:	690c      	ldr	r4, [r1, #16]
 80062e2:	42a3      	cmp	r3, r4
 80062e4:	4607      	mov	r7, r0
 80062e6:	db7e      	blt.n	80063e6 <quorem+0x10c>
 80062e8:	3c01      	subs	r4, #1
 80062ea:	f101 0814 	add.w	r8, r1, #20
 80062ee:	f100 0514 	add.w	r5, r0, #20
 80062f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062f6:	9301      	str	r3, [sp, #4]
 80062f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80062fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006300:	3301      	adds	r3, #1
 8006302:	429a      	cmp	r2, r3
 8006304:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006308:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800630c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006310:	d331      	bcc.n	8006376 <quorem+0x9c>
 8006312:	f04f 0e00 	mov.w	lr, #0
 8006316:	4640      	mov	r0, r8
 8006318:	46ac      	mov	ip, r5
 800631a:	46f2      	mov	sl, lr
 800631c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006320:	b293      	uxth	r3, r2
 8006322:	fb06 e303 	mla	r3, r6, r3, lr
 8006326:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800632a:	0c1a      	lsrs	r2, r3, #16
 800632c:	b29b      	uxth	r3, r3
 800632e:	ebaa 0303 	sub.w	r3, sl, r3
 8006332:	f8dc a000 	ldr.w	sl, [ip]
 8006336:	fa13 f38a 	uxtah	r3, r3, sl
 800633a:	fb06 220e 	mla	r2, r6, lr, r2
 800633e:	9300      	str	r3, [sp, #0]
 8006340:	9b00      	ldr	r3, [sp, #0]
 8006342:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006346:	b292      	uxth	r2, r2
 8006348:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800634c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006350:	f8bd 3000 	ldrh.w	r3, [sp]
 8006354:	4581      	cmp	r9, r0
 8006356:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800635a:	f84c 3b04 	str.w	r3, [ip], #4
 800635e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006362:	d2db      	bcs.n	800631c <quorem+0x42>
 8006364:	f855 300b 	ldr.w	r3, [r5, fp]
 8006368:	b92b      	cbnz	r3, 8006376 <quorem+0x9c>
 800636a:	9b01      	ldr	r3, [sp, #4]
 800636c:	3b04      	subs	r3, #4
 800636e:	429d      	cmp	r5, r3
 8006370:	461a      	mov	r2, r3
 8006372:	d32c      	bcc.n	80063ce <quorem+0xf4>
 8006374:	613c      	str	r4, [r7, #16]
 8006376:	4638      	mov	r0, r7
 8006378:	f001 f9a8 	bl	80076cc <__mcmp>
 800637c:	2800      	cmp	r0, #0
 800637e:	db22      	blt.n	80063c6 <quorem+0xec>
 8006380:	3601      	adds	r6, #1
 8006382:	4629      	mov	r1, r5
 8006384:	2000      	movs	r0, #0
 8006386:	f858 2b04 	ldr.w	r2, [r8], #4
 800638a:	f8d1 c000 	ldr.w	ip, [r1]
 800638e:	b293      	uxth	r3, r2
 8006390:	1ac3      	subs	r3, r0, r3
 8006392:	0c12      	lsrs	r2, r2, #16
 8006394:	fa13 f38c 	uxtah	r3, r3, ip
 8006398:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800639c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063a6:	45c1      	cmp	r9, r8
 80063a8:	f841 3b04 	str.w	r3, [r1], #4
 80063ac:	ea4f 4022 	mov.w	r0, r2, asr #16
 80063b0:	d2e9      	bcs.n	8006386 <quorem+0xac>
 80063b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063ba:	b922      	cbnz	r2, 80063c6 <quorem+0xec>
 80063bc:	3b04      	subs	r3, #4
 80063be:	429d      	cmp	r5, r3
 80063c0:	461a      	mov	r2, r3
 80063c2:	d30a      	bcc.n	80063da <quorem+0x100>
 80063c4:	613c      	str	r4, [r7, #16]
 80063c6:	4630      	mov	r0, r6
 80063c8:	b003      	add	sp, #12
 80063ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063ce:	6812      	ldr	r2, [r2, #0]
 80063d0:	3b04      	subs	r3, #4
 80063d2:	2a00      	cmp	r2, #0
 80063d4:	d1ce      	bne.n	8006374 <quorem+0x9a>
 80063d6:	3c01      	subs	r4, #1
 80063d8:	e7c9      	b.n	800636e <quorem+0x94>
 80063da:	6812      	ldr	r2, [r2, #0]
 80063dc:	3b04      	subs	r3, #4
 80063de:	2a00      	cmp	r2, #0
 80063e0:	d1f0      	bne.n	80063c4 <quorem+0xea>
 80063e2:	3c01      	subs	r4, #1
 80063e4:	e7eb      	b.n	80063be <quorem+0xe4>
 80063e6:	2000      	movs	r0, #0
 80063e8:	e7ee      	b.n	80063c8 <quorem+0xee>
 80063ea:	0000      	movs	r0, r0
 80063ec:	0000      	movs	r0, r0
	...

080063f0 <_dtoa_r>:
 80063f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063f4:	ed2d 8b04 	vpush	{d8-d9}
 80063f8:	69c5      	ldr	r5, [r0, #28]
 80063fa:	b093      	sub	sp, #76	; 0x4c
 80063fc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006400:	ec57 6b10 	vmov	r6, r7, d0
 8006404:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006408:	9107      	str	r1, [sp, #28]
 800640a:	4604      	mov	r4, r0
 800640c:	920a      	str	r2, [sp, #40]	; 0x28
 800640e:	930d      	str	r3, [sp, #52]	; 0x34
 8006410:	b975      	cbnz	r5, 8006430 <_dtoa_r+0x40>
 8006412:	2010      	movs	r0, #16
 8006414:	f000 fe2a 	bl	800706c <malloc>
 8006418:	4602      	mov	r2, r0
 800641a:	61e0      	str	r0, [r4, #28]
 800641c:	b920      	cbnz	r0, 8006428 <_dtoa_r+0x38>
 800641e:	4bae      	ldr	r3, [pc, #696]	; (80066d8 <_dtoa_r+0x2e8>)
 8006420:	21ef      	movs	r1, #239	; 0xef
 8006422:	48ae      	ldr	r0, [pc, #696]	; (80066dc <_dtoa_r+0x2ec>)
 8006424:	f001 fb1e 	bl	8007a64 <__assert_func>
 8006428:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800642c:	6005      	str	r5, [r0, #0]
 800642e:	60c5      	str	r5, [r0, #12]
 8006430:	69e3      	ldr	r3, [r4, #28]
 8006432:	6819      	ldr	r1, [r3, #0]
 8006434:	b151      	cbz	r1, 800644c <_dtoa_r+0x5c>
 8006436:	685a      	ldr	r2, [r3, #4]
 8006438:	604a      	str	r2, [r1, #4]
 800643a:	2301      	movs	r3, #1
 800643c:	4093      	lsls	r3, r2
 800643e:	608b      	str	r3, [r1, #8]
 8006440:	4620      	mov	r0, r4
 8006442:	f000 ff07 	bl	8007254 <_Bfree>
 8006446:	69e3      	ldr	r3, [r4, #28]
 8006448:	2200      	movs	r2, #0
 800644a:	601a      	str	r2, [r3, #0]
 800644c:	1e3b      	subs	r3, r7, #0
 800644e:	bfbb      	ittet	lt
 8006450:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006454:	9303      	strlt	r3, [sp, #12]
 8006456:	2300      	movge	r3, #0
 8006458:	2201      	movlt	r2, #1
 800645a:	bfac      	ite	ge
 800645c:	f8c8 3000 	strge.w	r3, [r8]
 8006460:	f8c8 2000 	strlt.w	r2, [r8]
 8006464:	4b9e      	ldr	r3, [pc, #632]	; (80066e0 <_dtoa_r+0x2f0>)
 8006466:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800646a:	ea33 0308 	bics.w	r3, r3, r8
 800646e:	d11b      	bne.n	80064a8 <_dtoa_r+0xb8>
 8006470:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006472:	f242 730f 	movw	r3, #9999	; 0x270f
 8006476:	6013      	str	r3, [r2, #0]
 8006478:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800647c:	4333      	orrs	r3, r6
 800647e:	f000 8593 	beq.w	8006fa8 <_dtoa_r+0xbb8>
 8006482:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006484:	b963      	cbnz	r3, 80064a0 <_dtoa_r+0xb0>
 8006486:	4b97      	ldr	r3, [pc, #604]	; (80066e4 <_dtoa_r+0x2f4>)
 8006488:	e027      	b.n	80064da <_dtoa_r+0xea>
 800648a:	4b97      	ldr	r3, [pc, #604]	; (80066e8 <_dtoa_r+0x2f8>)
 800648c:	9300      	str	r3, [sp, #0]
 800648e:	3308      	adds	r3, #8
 8006490:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006492:	6013      	str	r3, [r2, #0]
 8006494:	9800      	ldr	r0, [sp, #0]
 8006496:	b013      	add	sp, #76	; 0x4c
 8006498:	ecbd 8b04 	vpop	{d8-d9}
 800649c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064a0:	4b90      	ldr	r3, [pc, #576]	; (80066e4 <_dtoa_r+0x2f4>)
 80064a2:	9300      	str	r3, [sp, #0]
 80064a4:	3303      	adds	r3, #3
 80064a6:	e7f3      	b.n	8006490 <_dtoa_r+0xa0>
 80064a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80064ac:	2200      	movs	r2, #0
 80064ae:	ec51 0b17 	vmov	r0, r1, d7
 80064b2:	eeb0 8a47 	vmov.f32	s16, s14
 80064b6:	eef0 8a67 	vmov.f32	s17, s15
 80064ba:	2300      	movs	r3, #0
 80064bc:	f7fa fb04 	bl	8000ac8 <__aeabi_dcmpeq>
 80064c0:	4681      	mov	r9, r0
 80064c2:	b160      	cbz	r0, 80064de <_dtoa_r+0xee>
 80064c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80064c6:	2301      	movs	r3, #1
 80064c8:	6013      	str	r3, [r2, #0]
 80064ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f000 8568 	beq.w	8006fa2 <_dtoa_r+0xbb2>
 80064d2:	4b86      	ldr	r3, [pc, #536]	; (80066ec <_dtoa_r+0x2fc>)
 80064d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80064d6:	6013      	str	r3, [r2, #0]
 80064d8:	3b01      	subs	r3, #1
 80064da:	9300      	str	r3, [sp, #0]
 80064dc:	e7da      	b.n	8006494 <_dtoa_r+0xa4>
 80064de:	aa10      	add	r2, sp, #64	; 0x40
 80064e0:	a911      	add	r1, sp, #68	; 0x44
 80064e2:	4620      	mov	r0, r4
 80064e4:	eeb0 0a48 	vmov.f32	s0, s16
 80064e8:	eef0 0a68 	vmov.f32	s1, s17
 80064ec:	f001 f994 	bl	8007818 <__d2b>
 80064f0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80064f4:	4682      	mov	sl, r0
 80064f6:	2d00      	cmp	r5, #0
 80064f8:	d07f      	beq.n	80065fa <_dtoa_r+0x20a>
 80064fa:	ee18 3a90 	vmov	r3, s17
 80064fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006502:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006506:	ec51 0b18 	vmov	r0, r1, d8
 800650a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800650e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006512:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006516:	4619      	mov	r1, r3
 8006518:	2200      	movs	r2, #0
 800651a:	4b75      	ldr	r3, [pc, #468]	; (80066f0 <_dtoa_r+0x300>)
 800651c:	f7f9 feb4 	bl	8000288 <__aeabi_dsub>
 8006520:	a367      	add	r3, pc, #412	; (adr r3, 80066c0 <_dtoa_r+0x2d0>)
 8006522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006526:	f7fa f867 	bl	80005f8 <__aeabi_dmul>
 800652a:	a367      	add	r3, pc, #412	; (adr r3, 80066c8 <_dtoa_r+0x2d8>)
 800652c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006530:	f7f9 feac 	bl	800028c <__adddf3>
 8006534:	4606      	mov	r6, r0
 8006536:	4628      	mov	r0, r5
 8006538:	460f      	mov	r7, r1
 800653a:	f7f9 fff3 	bl	8000524 <__aeabi_i2d>
 800653e:	a364      	add	r3, pc, #400	; (adr r3, 80066d0 <_dtoa_r+0x2e0>)
 8006540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006544:	f7fa f858 	bl	80005f8 <__aeabi_dmul>
 8006548:	4602      	mov	r2, r0
 800654a:	460b      	mov	r3, r1
 800654c:	4630      	mov	r0, r6
 800654e:	4639      	mov	r1, r7
 8006550:	f7f9 fe9c 	bl	800028c <__adddf3>
 8006554:	4606      	mov	r6, r0
 8006556:	460f      	mov	r7, r1
 8006558:	f7fa fafe 	bl	8000b58 <__aeabi_d2iz>
 800655c:	2200      	movs	r2, #0
 800655e:	4683      	mov	fp, r0
 8006560:	2300      	movs	r3, #0
 8006562:	4630      	mov	r0, r6
 8006564:	4639      	mov	r1, r7
 8006566:	f7fa fab9 	bl	8000adc <__aeabi_dcmplt>
 800656a:	b148      	cbz	r0, 8006580 <_dtoa_r+0x190>
 800656c:	4658      	mov	r0, fp
 800656e:	f7f9 ffd9 	bl	8000524 <__aeabi_i2d>
 8006572:	4632      	mov	r2, r6
 8006574:	463b      	mov	r3, r7
 8006576:	f7fa faa7 	bl	8000ac8 <__aeabi_dcmpeq>
 800657a:	b908      	cbnz	r0, 8006580 <_dtoa_r+0x190>
 800657c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006580:	f1bb 0f16 	cmp.w	fp, #22
 8006584:	d857      	bhi.n	8006636 <_dtoa_r+0x246>
 8006586:	4b5b      	ldr	r3, [pc, #364]	; (80066f4 <_dtoa_r+0x304>)
 8006588:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800658c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006590:	ec51 0b18 	vmov	r0, r1, d8
 8006594:	f7fa faa2 	bl	8000adc <__aeabi_dcmplt>
 8006598:	2800      	cmp	r0, #0
 800659a:	d04e      	beq.n	800663a <_dtoa_r+0x24a>
 800659c:	f10b 3bff 	add.w	fp, fp, #4294967295
 80065a0:	2300      	movs	r3, #0
 80065a2:	930c      	str	r3, [sp, #48]	; 0x30
 80065a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80065a6:	1b5b      	subs	r3, r3, r5
 80065a8:	1e5a      	subs	r2, r3, #1
 80065aa:	bf45      	ittet	mi
 80065ac:	f1c3 0301 	rsbmi	r3, r3, #1
 80065b0:	9305      	strmi	r3, [sp, #20]
 80065b2:	2300      	movpl	r3, #0
 80065b4:	2300      	movmi	r3, #0
 80065b6:	9206      	str	r2, [sp, #24]
 80065b8:	bf54      	ite	pl
 80065ba:	9305      	strpl	r3, [sp, #20]
 80065bc:	9306      	strmi	r3, [sp, #24]
 80065be:	f1bb 0f00 	cmp.w	fp, #0
 80065c2:	db3c      	blt.n	800663e <_dtoa_r+0x24e>
 80065c4:	9b06      	ldr	r3, [sp, #24]
 80065c6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80065ca:	445b      	add	r3, fp
 80065cc:	9306      	str	r3, [sp, #24]
 80065ce:	2300      	movs	r3, #0
 80065d0:	9308      	str	r3, [sp, #32]
 80065d2:	9b07      	ldr	r3, [sp, #28]
 80065d4:	2b09      	cmp	r3, #9
 80065d6:	d868      	bhi.n	80066aa <_dtoa_r+0x2ba>
 80065d8:	2b05      	cmp	r3, #5
 80065da:	bfc4      	itt	gt
 80065dc:	3b04      	subgt	r3, #4
 80065de:	9307      	strgt	r3, [sp, #28]
 80065e0:	9b07      	ldr	r3, [sp, #28]
 80065e2:	f1a3 0302 	sub.w	r3, r3, #2
 80065e6:	bfcc      	ite	gt
 80065e8:	2500      	movgt	r5, #0
 80065ea:	2501      	movle	r5, #1
 80065ec:	2b03      	cmp	r3, #3
 80065ee:	f200 8085 	bhi.w	80066fc <_dtoa_r+0x30c>
 80065f2:	e8df f003 	tbb	[pc, r3]
 80065f6:	3b2e      	.short	0x3b2e
 80065f8:	5839      	.short	0x5839
 80065fa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80065fe:	441d      	add	r5, r3
 8006600:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006604:	2b20      	cmp	r3, #32
 8006606:	bfc1      	itttt	gt
 8006608:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800660c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006610:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006614:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006618:	bfd6      	itet	le
 800661a:	f1c3 0320 	rsble	r3, r3, #32
 800661e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006622:	fa06 f003 	lslle.w	r0, r6, r3
 8006626:	f7f9 ff6d 	bl	8000504 <__aeabi_ui2d>
 800662a:	2201      	movs	r2, #1
 800662c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006630:	3d01      	subs	r5, #1
 8006632:	920e      	str	r2, [sp, #56]	; 0x38
 8006634:	e76f      	b.n	8006516 <_dtoa_r+0x126>
 8006636:	2301      	movs	r3, #1
 8006638:	e7b3      	b.n	80065a2 <_dtoa_r+0x1b2>
 800663a:	900c      	str	r0, [sp, #48]	; 0x30
 800663c:	e7b2      	b.n	80065a4 <_dtoa_r+0x1b4>
 800663e:	9b05      	ldr	r3, [sp, #20]
 8006640:	eba3 030b 	sub.w	r3, r3, fp
 8006644:	9305      	str	r3, [sp, #20]
 8006646:	f1cb 0300 	rsb	r3, fp, #0
 800664a:	9308      	str	r3, [sp, #32]
 800664c:	2300      	movs	r3, #0
 800664e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006650:	e7bf      	b.n	80065d2 <_dtoa_r+0x1e2>
 8006652:	2300      	movs	r3, #0
 8006654:	9309      	str	r3, [sp, #36]	; 0x24
 8006656:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006658:	2b00      	cmp	r3, #0
 800665a:	dc52      	bgt.n	8006702 <_dtoa_r+0x312>
 800665c:	2301      	movs	r3, #1
 800665e:	9301      	str	r3, [sp, #4]
 8006660:	9304      	str	r3, [sp, #16]
 8006662:	461a      	mov	r2, r3
 8006664:	920a      	str	r2, [sp, #40]	; 0x28
 8006666:	e00b      	b.n	8006680 <_dtoa_r+0x290>
 8006668:	2301      	movs	r3, #1
 800666a:	e7f3      	b.n	8006654 <_dtoa_r+0x264>
 800666c:	2300      	movs	r3, #0
 800666e:	9309      	str	r3, [sp, #36]	; 0x24
 8006670:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006672:	445b      	add	r3, fp
 8006674:	9301      	str	r3, [sp, #4]
 8006676:	3301      	adds	r3, #1
 8006678:	2b01      	cmp	r3, #1
 800667a:	9304      	str	r3, [sp, #16]
 800667c:	bfb8      	it	lt
 800667e:	2301      	movlt	r3, #1
 8006680:	69e0      	ldr	r0, [r4, #28]
 8006682:	2100      	movs	r1, #0
 8006684:	2204      	movs	r2, #4
 8006686:	f102 0614 	add.w	r6, r2, #20
 800668a:	429e      	cmp	r6, r3
 800668c:	d93d      	bls.n	800670a <_dtoa_r+0x31a>
 800668e:	6041      	str	r1, [r0, #4]
 8006690:	4620      	mov	r0, r4
 8006692:	f000 fd9f 	bl	80071d4 <_Balloc>
 8006696:	9000      	str	r0, [sp, #0]
 8006698:	2800      	cmp	r0, #0
 800669a:	d139      	bne.n	8006710 <_dtoa_r+0x320>
 800669c:	4b16      	ldr	r3, [pc, #88]	; (80066f8 <_dtoa_r+0x308>)
 800669e:	4602      	mov	r2, r0
 80066a0:	f240 11af 	movw	r1, #431	; 0x1af
 80066a4:	e6bd      	b.n	8006422 <_dtoa_r+0x32>
 80066a6:	2301      	movs	r3, #1
 80066a8:	e7e1      	b.n	800666e <_dtoa_r+0x27e>
 80066aa:	2501      	movs	r5, #1
 80066ac:	2300      	movs	r3, #0
 80066ae:	9307      	str	r3, [sp, #28]
 80066b0:	9509      	str	r5, [sp, #36]	; 0x24
 80066b2:	f04f 33ff 	mov.w	r3, #4294967295
 80066b6:	9301      	str	r3, [sp, #4]
 80066b8:	9304      	str	r3, [sp, #16]
 80066ba:	2200      	movs	r2, #0
 80066bc:	2312      	movs	r3, #18
 80066be:	e7d1      	b.n	8006664 <_dtoa_r+0x274>
 80066c0:	636f4361 	.word	0x636f4361
 80066c4:	3fd287a7 	.word	0x3fd287a7
 80066c8:	8b60c8b3 	.word	0x8b60c8b3
 80066cc:	3fc68a28 	.word	0x3fc68a28
 80066d0:	509f79fb 	.word	0x509f79fb
 80066d4:	3fd34413 	.word	0x3fd34413
 80066d8:	08008111 	.word	0x08008111
 80066dc:	08008128 	.word	0x08008128
 80066e0:	7ff00000 	.word	0x7ff00000
 80066e4:	0800810d 	.word	0x0800810d
 80066e8:	08008104 	.word	0x08008104
 80066ec:	080080e1 	.word	0x080080e1
 80066f0:	3ff80000 	.word	0x3ff80000
 80066f4:	08008218 	.word	0x08008218
 80066f8:	08008180 	.word	0x08008180
 80066fc:	2301      	movs	r3, #1
 80066fe:	9309      	str	r3, [sp, #36]	; 0x24
 8006700:	e7d7      	b.n	80066b2 <_dtoa_r+0x2c2>
 8006702:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006704:	9301      	str	r3, [sp, #4]
 8006706:	9304      	str	r3, [sp, #16]
 8006708:	e7ba      	b.n	8006680 <_dtoa_r+0x290>
 800670a:	3101      	adds	r1, #1
 800670c:	0052      	lsls	r2, r2, #1
 800670e:	e7ba      	b.n	8006686 <_dtoa_r+0x296>
 8006710:	69e3      	ldr	r3, [r4, #28]
 8006712:	9a00      	ldr	r2, [sp, #0]
 8006714:	601a      	str	r2, [r3, #0]
 8006716:	9b04      	ldr	r3, [sp, #16]
 8006718:	2b0e      	cmp	r3, #14
 800671a:	f200 80a8 	bhi.w	800686e <_dtoa_r+0x47e>
 800671e:	2d00      	cmp	r5, #0
 8006720:	f000 80a5 	beq.w	800686e <_dtoa_r+0x47e>
 8006724:	f1bb 0f00 	cmp.w	fp, #0
 8006728:	dd38      	ble.n	800679c <_dtoa_r+0x3ac>
 800672a:	4bc0      	ldr	r3, [pc, #768]	; (8006a2c <_dtoa_r+0x63c>)
 800672c:	f00b 020f 	and.w	r2, fp, #15
 8006730:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006734:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006738:	e9d3 6700 	ldrd	r6, r7, [r3]
 800673c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006740:	d019      	beq.n	8006776 <_dtoa_r+0x386>
 8006742:	4bbb      	ldr	r3, [pc, #748]	; (8006a30 <_dtoa_r+0x640>)
 8006744:	ec51 0b18 	vmov	r0, r1, d8
 8006748:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800674c:	f7fa f87e 	bl	800084c <__aeabi_ddiv>
 8006750:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006754:	f008 080f 	and.w	r8, r8, #15
 8006758:	2503      	movs	r5, #3
 800675a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006a30 <_dtoa_r+0x640>
 800675e:	f1b8 0f00 	cmp.w	r8, #0
 8006762:	d10a      	bne.n	800677a <_dtoa_r+0x38a>
 8006764:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006768:	4632      	mov	r2, r6
 800676a:	463b      	mov	r3, r7
 800676c:	f7fa f86e 	bl	800084c <__aeabi_ddiv>
 8006770:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006774:	e02b      	b.n	80067ce <_dtoa_r+0x3de>
 8006776:	2502      	movs	r5, #2
 8006778:	e7ef      	b.n	800675a <_dtoa_r+0x36a>
 800677a:	f018 0f01 	tst.w	r8, #1
 800677e:	d008      	beq.n	8006792 <_dtoa_r+0x3a2>
 8006780:	4630      	mov	r0, r6
 8006782:	4639      	mov	r1, r7
 8006784:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006788:	f7f9 ff36 	bl	80005f8 <__aeabi_dmul>
 800678c:	3501      	adds	r5, #1
 800678e:	4606      	mov	r6, r0
 8006790:	460f      	mov	r7, r1
 8006792:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006796:	f109 0908 	add.w	r9, r9, #8
 800679a:	e7e0      	b.n	800675e <_dtoa_r+0x36e>
 800679c:	f000 809f 	beq.w	80068de <_dtoa_r+0x4ee>
 80067a0:	f1cb 0600 	rsb	r6, fp, #0
 80067a4:	4ba1      	ldr	r3, [pc, #644]	; (8006a2c <_dtoa_r+0x63c>)
 80067a6:	4fa2      	ldr	r7, [pc, #648]	; (8006a30 <_dtoa_r+0x640>)
 80067a8:	f006 020f 	and.w	r2, r6, #15
 80067ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b4:	ec51 0b18 	vmov	r0, r1, d8
 80067b8:	f7f9 ff1e 	bl	80005f8 <__aeabi_dmul>
 80067bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067c0:	1136      	asrs	r6, r6, #4
 80067c2:	2300      	movs	r3, #0
 80067c4:	2502      	movs	r5, #2
 80067c6:	2e00      	cmp	r6, #0
 80067c8:	d17e      	bne.n	80068c8 <_dtoa_r+0x4d8>
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d1d0      	bne.n	8006770 <_dtoa_r+0x380>
 80067ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067d0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	f000 8084 	beq.w	80068e2 <_dtoa_r+0x4f2>
 80067da:	4b96      	ldr	r3, [pc, #600]	; (8006a34 <_dtoa_r+0x644>)
 80067dc:	2200      	movs	r2, #0
 80067de:	4640      	mov	r0, r8
 80067e0:	4649      	mov	r1, r9
 80067e2:	f7fa f97b 	bl	8000adc <__aeabi_dcmplt>
 80067e6:	2800      	cmp	r0, #0
 80067e8:	d07b      	beq.n	80068e2 <_dtoa_r+0x4f2>
 80067ea:	9b04      	ldr	r3, [sp, #16]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d078      	beq.n	80068e2 <_dtoa_r+0x4f2>
 80067f0:	9b01      	ldr	r3, [sp, #4]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	dd39      	ble.n	800686a <_dtoa_r+0x47a>
 80067f6:	4b90      	ldr	r3, [pc, #576]	; (8006a38 <_dtoa_r+0x648>)
 80067f8:	2200      	movs	r2, #0
 80067fa:	4640      	mov	r0, r8
 80067fc:	4649      	mov	r1, r9
 80067fe:	f7f9 fefb 	bl	80005f8 <__aeabi_dmul>
 8006802:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006806:	9e01      	ldr	r6, [sp, #4]
 8006808:	f10b 37ff 	add.w	r7, fp, #4294967295
 800680c:	3501      	adds	r5, #1
 800680e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006812:	4628      	mov	r0, r5
 8006814:	f7f9 fe86 	bl	8000524 <__aeabi_i2d>
 8006818:	4642      	mov	r2, r8
 800681a:	464b      	mov	r3, r9
 800681c:	f7f9 feec 	bl	80005f8 <__aeabi_dmul>
 8006820:	4b86      	ldr	r3, [pc, #536]	; (8006a3c <_dtoa_r+0x64c>)
 8006822:	2200      	movs	r2, #0
 8006824:	f7f9 fd32 	bl	800028c <__adddf3>
 8006828:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800682c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006830:	9303      	str	r3, [sp, #12]
 8006832:	2e00      	cmp	r6, #0
 8006834:	d158      	bne.n	80068e8 <_dtoa_r+0x4f8>
 8006836:	4b82      	ldr	r3, [pc, #520]	; (8006a40 <_dtoa_r+0x650>)
 8006838:	2200      	movs	r2, #0
 800683a:	4640      	mov	r0, r8
 800683c:	4649      	mov	r1, r9
 800683e:	f7f9 fd23 	bl	8000288 <__aeabi_dsub>
 8006842:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006846:	4680      	mov	r8, r0
 8006848:	4689      	mov	r9, r1
 800684a:	f7fa f965 	bl	8000b18 <__aeabi_dcmpgt>
 800684e:	2800      	cmp	r0, #0
 8006850:	f040 8296 	bne.w	8006d80 <_dtoa_r+0x990>
 8006854:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006858:	4640      	mov	r0, r8
 800685a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800685e:	4649      	mov	r1, r9
 8006860:	f7fa f93c 	bl	8000adc <__aeabi_dcmplt>
 8006864:	2800      	cmp	r0, #0
 8006866:	f040 8289 	bne.w	8006d7c <_dtoa_r+0x98c>
 800686a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800686e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006870:	2b00      	cmp	r3, #0
 8006872:	f2c0 814e 	blt.w	8006b12 <_dtoa_r+0x722>
 8006876:	f1bb 0f0e 	cmp.w	fp, #14
 800687a:	f300 814a 	bgt.w	8006b12 <_dtoa_r+0x722>
 800687e:	4b6b      	ldr	r3, [pc, #428]	; (8006a2c <_dtoa_r+0x63c>)
 8006880:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006884:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006888:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800688a:	2b00      	cmp	r3, #0
 800688c:	f280 80dc 	bge.w	8006a48 <_dtoa_r+0x658>
 8006890:	9b04      	ldr	r3, [sp, #16]
 8006892:	2b00      	cmp	r3, #0
 8006894:	f300 80d8 	bgt.w	8006a48 <_dtoa_r+0x658>
 8006898:	f040 826f 	bne.w	8006d7a <_dtoa_r+0x98a>
 800689c:	4b68      	ldr	r3, [pc, #416]	; (8006a40 <_dtoa_r+0x650>)
 800689e:	2200      	movs	r2, #0
 80068a0:	4640      	mov	r0, r8
 80068a2:	4649      	mov	r1, r9
 80068a4:	f7f9 fea8 	bl	80005f8 <__aeabi_dmul>
 80068a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068ac:	f7fa f92a 	bl	8000b04 <__aeabi_dcmpge>
 80068b0:	9e04      	ldr	r6, [sp, #16]
 80068b2:	4637      	mov	r7, r6
 80068b4:	2800      	cmp	r0, #0
 80068b6:	f040 8245 	bne.w	8006d44 <_dtoa_r+0x954>
 80068ba:	9d00      	ldr	r5, [sp, #0]
 80068bc:	2331      	movs	r3, #49	; 0x31
 80068be:	f805 3b01 	strb.w	r3, [r5], #1
 80068c2:	f10b 0b01 	add.w	fp, fp, #1
 80068c6:	e241      	b.n	8006d4c <_dtoa_r+0x95c>
 80068c8:	07f2      	lsls	r2, r6, #31
 80068ca:	d505      	bpl.n	80068d8 <_dtoa_r+0x4e8>
 80068cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068d0:	f7f9 fe92 	bl	80005f8 <__aeabi_dmul>
 80068d4:	3501      	adds	r5, #1
 80068d6:	2301      	movs	r3, #1
 80068d8:	1076      	asrs	r6, r6, #1
 80068da:	3708      	adds	r7, #8
 80068dc:	e773      	b.n	80067c6 <_dtoa_r+0x3d6>
 80068de:	2502      	movs	r5, #2
 80068e0:	e775      	b.n	80067ce <_dtoa_r+0x3de>
 80068e2:	9e04      	ldr	r6, [sp, #16]
 80068e4:	465f      	mov	r7, fp
 80068e6:	e792      	b.n	800680e <_dtoa_r+0x41e>
 80068e8:	9900      	ldr	r1, [sp, #0]
 80068ea:	4b50      	ldr	r3, [pc, #320]	; (8006a2c <_dtoa_r+0x63c>)
 80068ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 80068f0:	4431      	add	r1, r6
 80068f2:	9102      	str	r1, [sp, #8]
 80068f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80068f6:	eeb0 9a47 	vmov.f32	s18, s14
 80068fa:	eef0 9a67 	vmov.f32	s19, s15
 80068fe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006902:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006906:	2900      	cmp	r1, #0
 8006908:	d044      	beq.n	8006994 <_dtoa_r+0x5a4>
 800690a:	494e      	ldr	r1, [pc, #312]	; (8006a44 <_dtoa_r+0x654>)
 800690c:	2000      	movs	r0, #0
 800690e:	f7f9 ff9d 	bl	800084c <__aeabi_ddiv>
 8006912:	ec53 2b19 	vmov	r2, r3, d9
 8006916:	f7f9 fcb7 	bl	8000288 <__aeabi_dsub>
 800691a:	9d00      	ldr	r5, [sp, #0]
 800691c:	ec41 0b19 	vmov	d9, r0, r1
 8006920:	4649      	mov	r1, r9
 8006922:	4640      	mov	r0, r8
 8006924:	f7fa f918 	bl	8000b58 <__aeabi_d2iz>
 8006928:	4606      	mov	r6, r0
 800692a:	f7f9 fdfb 	bl	8000524 <__aeabi_i2d>
 800692e:	4602      	mov	r2, r0
 8006930:	460b      	mov	r3, r1
 8006932:	4640      	mov	r0, r8
 8006934:	4649      	mov	r1, r9
 8006936:	f7f9 fca7 	bl	8000288 <__aeabi_dsub>
 800693a:	3630      	adds	r6, #48	; 0x30
 800693c:	f805 6b01 	strb.w	r6, [r5], #1
 8006940:	ec53 2b19 	vmov	r2, r3, d9
 8006944:	4680      	mov	r8, r0
 8006946:	4689      	mov	r9, r1
 8006948:	f7fa f8c8 	bl	8000adc <__aeabi_dcmplt>
 800694c:	2800      	cmp	r0, #0
 800694e:	d164      	bne.n	8006a1a <_dtoa_r+0x62a>
 8006950:	4642      	mov	r2, r8
 8006952:	464b      	mov	r3, r9
 8006954:	4937      	ldr	r1, [pc, #220]	; (8006a34 <_dtoa_r+0x644>)
 8006956:	2000      	movs	r0, #0
 8006958:	f7f9 fc96 	bl	8000288 <__aeabi_dsub>
 800695c:	ec53 2b19 	vmov	r2, r3, d9
 8006960:	f7fa f8bc 	bl	8000adc <__aeabi_dcmplt>
 8006964:	2800      	cmp	r0, #0
 8006966:	f040 80b6 	bne.w	8006ad6 <_dtoa_r+0x6e6>
 800696a:	9b02      	ldr	r3, [sp, #8]
 800696c:	429d      	cmp	r5, r3
 800696e:	f43f af7c 	beq.w	800686a <_dtoa_r+0x47a>
 8006972:	4b31      	ldr	r3, [pc, #196]	; (8006a38 <_dtoa_r+0x648>)
 8006974:	ec51 0b19 	vmov	r0, r1, d9
 8006978:	2200      	movs	r2, #0
 800697a:	f7f9 fe3d 	bl	80005f8 <__aeabi_dmul>
 800697e:	4b2e      	ldr	r3, [pc, #184]	; (8006a38 <_dtoa_r+0x648>)
 8006980:	ec41 0b19 	vmov	d9, r0, r1
 8006984:	2200      	movs	r2, #0
 8006986:	4640      	mov	r0, r8
 8006988:	4649      	mov	r1, r9
 800698a:	f7f9 fe35 	bl	80005f8 <__aeabi_dmul>
 800698e:	4680      	mov	r8, r0
 8006990:	4689      	mov	r9, r1
 8006992:	e7c5      	b.n	8006920 <_dtoa_r+0x530>
 8006994:	ec51 0b17 	vmov	r0, r1, d7
 8006998:	f7f9 fe2e 	bl	80005f8 <__aeabi_dmul>
 800699c:	9b02      	ldr	r3, [sp, #8]
 800699e:	9d00      	ldr	r5, [sp, #0]
 80069a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80069a2:	ec41 0b19 	vmov	d9, r0, r1
 80069a6:	4649      	mov	r1, r9
 80069a8:	4640      	mov	r0, r8
 80069aa:	f7fa f8d5 	bl	8000b58 <__aeabi_d2iz>
 80069ae:	4606      	mov	r6, r0
 80069b0:	f7f9 fdb8 	bl	8000524 <__aeabi_i2d>
 80069b4:	3630      	adds	r6, #48	; 0x30
 80069b6:	4602      	mov	r2, r0
 80069b8:	460b      	mov	r3, r1
 80069ba:	4640      	mov	r0, r8
 80069bc:	4649      	mov	r1, r9
 80069be:	f7f9 fc63 	bl	8000288 <__aeabi_dsub>
 80069c2:	f805 6b01 	strb.w	r6, [r5], #1
 80069c6:	9b02      	ldr	r3, [sp, #8]
 80069c8:	429d      	cmp	r5, r3
 80069ca:	4680      	mov	r8, r0
 80069cc:	4689      	mov	r9, r1
 80069ce:	f04f 0200 	mov.w	r2, #0
 80069d2:	d124      	bne.n	8006a1e <_dtoa_r+0x62e>
 80069d4:	4b1b      	ldr	r3, [pc, #108]	; (8006a44 <_dtoa_r+0x654>)
 80069d6:	ec51 0b19 	vmov	r0, r1, d9
 80069da:	f7f9 fc57 	bl	800028c <__adddf3>
 80069de:	4602      	mov	r2, r0
 80069e0:	460b      	mov	r3, r1
 80069e2:	4640      	mov	r0, r8
 80069e4:	4649      	mov	r1, r9
 80069e6:	f7fa f897 	bl	8000b18 <__aeabi_dcmpgt>
 80069ea:	2800      	cmp	r0, #0
 80069ec:	d173      	bne.n	8006ad6 <_dtoa_r+0x6e6>
 80069ee:	ec53 2b19 	vmov	r2, r3, d9
 80069f2:	4914      	ldr	r1, [pc, #80]	; (8006a44 <_dtoa_r+0x654>)
 80069f4:	2000      	movs	r0, #0
 80069f6:	f7f9 fc47 	bl	8000288 <__aeabi_dsub>
 80069fa:	4602      	mov	r2, r0
 80069fc:	460b      	mov	r3, r1
 80069fe:	4640      	mov	r0, r8
 8006a00:	4649      	mov	r1, r9
 8006a02:	f7fa f86b 	bl	8000adc <__aeabi_dcmplt>
 8006a06:	2800      	cmp	r0, #0
 8006a08:	f43f af2f 	beq.w	800686a <_dtoa_r+0x47a>
 8006a0c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006a0e:	1e6b      	subs	r3, r5, #1
 8006a10:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a12:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006a16:	2b30      	cmp	r3, #48	; 0x30
 8006a18:	d0f8      	beq.n	8006a0c <_dtoa_r+0x61c>
 8006a1a:	46bb      	mov	fp, r7
 8006a1c:	e04a      	b.n	8006ab4 <_dtoa_r+0x6c4>
 8006a1e:	4b06      	ldr	r3, [pc, #24]	; (8006a38 <_dtoa_r+0x648>)
 8006a20:	f7f9 fdea 	bl	80005f8 <__aeabi_dmul>
 8006a24:	4680      	mov	r8, r0
 8006a26:	4689      	mov	r9, r1
 8006a28:	e7bd      	b.n	80069a6 <_dtoa_r+0x5b6>
 8006a2a:	bf00      	nop
 8006a2c:	08008218 	.word	0x08008218
 8006a30:	080081f0 	.word	0x080081f0
 8006a34:	3ff00000 	.word	0x3ff00000
 8006a38:	40240000 	.word	0x40240000
 8006a3c:	401c0000 	.word	0x401c0000
 8006a40:	40140000 	.word	0x40140000
 8006a44:	3fe00000 	.word	0x3fe00000
 8006a48:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006a4c:	9d00      	ldr	r5, [sp, #0]
 8006a4e:	4642      	mov	r2, r8
 8006a50:	464b      	mov	r3, r9
 8006a52:	4630      	mov	r0, r6
 8006a54:	4639      	mov	r1, r7
 8006a56:	f7f9 fef9 	bl	800084c <__aeabi_ddiv>
 8006a5a:	f7fa f87d 	bl	8000b58 <__aeabi_d2iz>
 8006a5e:	9001      	str	r0, [sp, #4]
 8006a60:	f7f9 fd60 	bl	8000524 <__aeabi_i2d>
 8006a64:	4642      	mov	r2, r8
 8006a66:	464b      	mov	r3, r9
 8006a68:	f7f9 fdc6 	bl	80005f8 <__aeabi_dmul>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	460b      	mov	r3, r1
 8006a70:	4630      	mov	r0, r6
 8006a72:	4639      	mov	r1, r7
 8006a74:	f7f9 fc08 	bl	8000288 <__aeabi_dsub>
 8006a78:	9e01      	ldr	r6, [sp, #4]
 8006a7a:	9f04      	ldr	r7, [sp, #16]
 8006a7c:	3630      	adds	r6, #48	; 0x30
 8006a7e:	f805 6b01 	strb.w	r6, [r5], #1
 8006a82:	9e00      	ldr	r6, [sp, #0]
 8006a84:	1bae      	subs	r6, r5, r6
 8006a86:	42b7      	cmp	r7, r6
 8006a88:	4602      	mov	r2, r0
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	d134      	bne.n	8006af8 <_dtoa_r+0x708>
 8006a8e:	f7f9 fbfd 	bl	800028c <__adddf3>
 8006a92:	4642      	mov	r2, r8
 8006a94:	464b      	mov	r3, r9
 8006a96:	4606      	mov	r6, r0
 8006a98:	460f      	mov	r7, r1
 8006a9a:	f7fa f83d 	bl	8000b18 <__aeabi_dcmpgt>
 8006a9e:	b9c8      	cbnz	r0, 8006ad4 <_dtoa_r+0x6e4>
 8006aa0:	4642      	mov	r2, r8
 8006aa2:	464b      	mov	r3, r9
 8006aa4:	4630      	mov	r0, r6
 8006aa6:	4639      	mov	r1, r7
 8006aa8:	f7fa f80e 	bl	8000ac8 <__aeabi_dcmpeq>
 8006aac:	b110      	cbz	r0, 8006ab4 <_dtoa_r+0x6c4>
 8006aae:	9b01      	ldr	r3, [sp, #4]
 8006ab0:	07db      	lsls	r3, r3, #31
 8006ab2:	d40f      	bmi.n	8006ad4 <_dtoa_r+0x6e4>
 8006ab4:	4651      	mov	r1, sl
 8006ab6:	4620      	mov	r0, r4
 8006ab8:	f000 fbcc 	bl	8007254 <_Bfree>
 8006abc:	2300      	movs	r3, #0
 8006abe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ac0:	702b      	strb	r3, [r5, #0]
 8006ac2:	f10b 0301 	add.w	r3, fp, #1
 8006ac6:	6013      	str	r3, [r2, #0]
 8006ac8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	f43f ace2 	beq.w	8006494 <_dtoa_r+0xa4>
 8006ad0:	601d      	str	r5, [r3, #0]
 8006ad2:	e4df      	b.n	8006494 <_dtoa_r+0xa4>
 8006ad4:	465f      	mov	r7, fp
 8006ad6:	462b      	mov	r3, r5
 8006ad8:	461d      	mov	r5, r3
 8006ada:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ade:	2a39      	cmp	r2, #57	; 0x39
 8006ae0:	d106      	bne.n	8006af0 <_dtoa_r+0x700>
 8006ae2:	9a00      	ldr	r2, [sp, #0]
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d1f7      	bne.n	8006ad8 <_dtoa_r+0x6e8>
 8006ae8:	9900      	ldr	r1, [sp, #0]
 8006aea:	2230      	movs	r2, #48	; 0x30
 8006aec:	3701      	adds	r7, #1
 8006aee:	700a      	strb	r2, [r1, #0]
 8006af0:	781a      	ldrb	r2, [r3, #0]
 8006af2:	3201      	adds	r2, #1
 8006af4:	701a      	strb	r2, [r3, #0]
 8006af6:	e790      	b.n	8006a1a <_dtoa_r+0x62a>
 8006af8:	4ba3      	ldr	r3, [pc, #652]	; (8006d88 <_dtoa_r+0x998>)
 8006afa:	2200      	movs	r2, #0
 8006afc:	f7f9 fd7c 	bl	80005f8 <__aeabi_dmul>
 8006b00:	2200      	movs	r2, #0
 8006b02:	2300      	movs	r3, #0
 8006b04:	4606      	mov	r6, r0
 8006b06:	460f      	mov	r7, r1
 8006b08:	f7f9 ffde 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b0c:	2800      	cmp	r0, #0
 8006b0e:	d09e      	beq.n	8006a4e <_dtoa_r+0x65e>
 8006b10:	e7d0      	b.n	8006ab4 <_dtoa_r+0x6c4>
 8006b12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b14:	2a00      	cmp	r2, #0
 8006b16:	f000 80ca 	beq.w	8006cae <_dtoa_r+0x8be>
 8006b1a:	9a07      	ldr	r2, [sp, #28]
 8006b1c:	2a01      	cmp	r2, #1
 8006b1e:	f300 80ad 	bgt.w	8006c7c <_dtoa_r+0x88c>
 8006b22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b24:	2a00      	cmp	r2, #0
 8006b26:	f000 80a5 	beq.w	8006c74 <_dtoa_r+0x884>
 8006b2a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006b2e:	9e08      	ldr	r6, [sp, #32]
 8006b30:	9d05      	ldr	r5, [sp, #20]
 8006b32:	9a05      	ldr	r2, [sp, #20]
 8006b34:	441a      	add	r2, r3
 8006b36:	9205      	str	r2, [sp, #20]
 8006b38:	9a06      	ldr	r2, [sp, #24]
 8006b3a:	2101      	movs	r1, #1
 8006b3c:	441a      	add	r2, r3
 8006b3e:	4620      	mov	r0, r4
 8006b40:	9206      	str	r2, [sp, #24]
 8006b42:	f000 fc3d 	bl	80073c0 <__i2b>
 8006b46:	4607      	mov	r7, r0
 8006b48:	b165      	cbz	r5, 8006b64 <_dtoa_r+0x774>
 8006b4a:	9b06      	ldr	r3, [sp, #24]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	dd09      	ble.n	8006b64 <_dtoa_r+0x774>
 8006b50:	42ab      	cmp	r3, r5
 8006b52:	9a05      	ldr	r2, [sp, #20]
 8006b54:	bfa8      	it	ge
 8006b56:	462b      	movge	r3, r5
 8006b58:	1ad2      	subs	r2, r2, r3
 8006b5a:	9205      	str	r2, [sp, #20]
 8006b5c:	9a06      	ldr	r2, [sp, #24]
 8006b5e:	1aed      	subs	r5, r5, r3
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	9306      	str	r3, [sp, #24]
 8006b64:	9b08      	ldr	r3, [sp, #32]
 8006b66:	b1f3      	cbz	r3, 8006ba6 <_dtoa_r+0x7b6>
 8006b68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	f000 80a3 	beq.w	8006cb6 <_dtoa_r+0x8c6>
 8006b70:	2e00      	cmp	r6, #0
 8006b72:	dd10      	ble.n	8006b96 <_dtoa_r+0x7a6>
 8006b74:	4639      	mov	r1, r7
 8006b76:	4632      	mov	r2, r6
 8006b78:	4620      	mov	r0, r4
 8006b7a:	f000 fce1 	bl	8007540 <__pow5mult>
 8006b7e:	4652      	mov	r2, sl
 8006b80:	4601      	mov	r1, r0
 8006b82:	4607      	mov	r7, r0
 8006b84:	4620      	mov	r0, r4
 8006b86:	f000 fc31 	bl	80073ec <__multiply>
 8006b8a:	4651      	mov	r1, sl
 8006b8c:	4680      	mov	r8, r0
 8006b8e:	4620      	mov	r0, r4
 8006b90:	f000 fb60 	bl	8007254 <_Bfree>
 8006b94:	46c2      	mov	sl, r8
 8006b96:	9b08      	ldr	r3, [sp, #32]
 8006b98:	1b9a      	subs	r2, r3, r6
 8006b9a:	d004      	beq.n	8006ba6 <_dtoa_r+0x7b6>
 8006b9c:	4651      	mov	r1, sl
 8006b9e:	4620      	mov	r0, r4
 8006ba0:	f000 fcce 	bl	8007540 <__pow5mult>
 8006ba4:	4682      	mov	sl, r0
 8006ba6:	2101      	movs	r1, #1
 8006ba8:	4620      	mov	r0, r4
 8006baa:	f000 fc09 	bl	80073c0 <__i2b>
 8006bae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	4606      	mov	r6, r0
 8006bb4:	f340 8081 	ble.w	8006cba <_dtoa_r+0x8ca>
 8006bb8:	461a      	mov	r2, r3
 8006bba:	4601      	mov	r1, r0
 8006bbc:	4620      	mov	r0, r4
 8006bbe:	f000 fcbf 	bl	8007540 <__pow5mult>
 8006bc2:	9b07      	ldr	r3, [sp, #28]
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	4606      	mov	r6, r0
 8006bc8:	dd7a      	ble.n	8006cc0 <_dtoa_r+0x8d0>
 8006bca:	f04f 0800 	mov.w	r8, #0
 8006bce:	6933      	ldr	r3, [r6, #16]
 8006bd0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006bd4:	6918      	ldr	r0, [r3, #16]
 8006bd6:	f000 fba5 	bl	8007324 <__hi0bits>
 8006bda:	f1c0 0020 	rsb	r0, r0, #32
 8006bde:	9b06      	ldr	r3, [sp, #24]
 8006be0:	4418      	add	r0, r3
 8006be2:	f010 001f 	ands.w	r0, r0, #31
 8006be6:	f000 8094 	beq.w	8006d12 <_dtoa_r+0x922>
 8006bea:	f1c0 0320 	rsb	r3, r0, #32
 8006bee:	2b04      	cmp	r3, #4
 8006bf0:	f340 8085 	ble.w	8006cfe <_dtoa_r+0x90e>
 8006bf4:	9b05      	ldr	r3, [sp, #20]
 8006bf6:	f1c0 001c 	rsb	r0, r0, #28
 8006bfa:	4403      	add	r3, r0
 8006bfc:	9305      	str	r3, [sp, #20]
 8006bfe:	9b06      	ldr	r3, [sp, #24]
 8006c00:	4403      	add	r3, r0
 8006c02:	4405      	add	r5, r0
 8006c04:	9306      	str	r3, [sp, #24]
 8006c06:	9b05      	ldr	r3, [sp, #20]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	dd05      	ble.n	8006c18 <_dtoa_r+0x828>
 8006c0c:	4651      	mov	r1, sl
 8006c0e:	461a      	mov	r2, r3
 8006c10:	4620      	mov	r0, r4
 8006c12:	f000 fcef 	bl	80075f4 <__lshift>
 8006c16:	4682      	mov	sl, r0
 8006c18:	9b06      	ldr	r3, [sp, #24]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	dd05      	ble.n	8006c2a <_dtoa_r+0x83a>
 8006c1e:	4631      	mov	r1, r6
 8006c20:	461a      	mov	r2, r3
 8006c22:	4620      	mov	r0, r4
 8006c24:	f000 fce6 	bl	80075f4 <__lshift>
 8006c28:	4606      	mov	r6, r0
 8006c2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d072      	beq.n	8006d16 <_dtoa_r+0x926>
 8006c30:	4631      	mov	r1, r6
 8006c32:	4650      	mov	r0, sl
 8006c34:	f000 fd4a 	bl	80076cc <__mcmp>
 8006c38:	2800      	cmp	r0, #0
 8006c3a:	da6c      	bge.n	8006d16 <_dtoa_r+0x926>
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	4651      	mov	r1, sl
 8006c40:	220a      	movs	r2, #10
 8006c42:	4620      	mov	r0, r4
 8006c44:	f000 fb28 	bl	8007298 <__multadd>
 8006c48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c4a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006c4e:	4682      	mov	sl, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	f000 81b0 	beq.w	8006fb6 <_dtoa_r+0xbc6>
 8006c56:	2300      	movs	r3, #0
 8006c58:	4639      	mov	r1, r7
 8006c5a:	220a      	movs	r2, #10
 8006c5c:	4620      	mov	r0, r4
 8006c5e:	f000 fb1b 	bl	8007298 <__multadd>
 8006c62:	9b01      	ldr	r3, [sp, #4]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	4607      	mov	r7, r0
 8006c68:	f300 8096 	bgt.w	8006d98 <_dtoa_r+0x9a8>
 8006c6c:	9b07      	ldr	r3, [sp, #28]
 8006c6e:	2b02      	cmp	r3, #2
 8006c70:	dc59      	bgt.n	8006d26 <_dtoa_r+0x936>
 8006c72:	e091      	b.n	8006d98 <_dtoa_r+0x9a8>
 8006c74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006c7a:	e758      	b.n	8006b2e <_dtoa_r+0x73e>
 8006c7c:	9b04      	ldr	r3, [sp, #16]
 8006c7e:	1e5e      	subs	r6, r3, #1
 8006c80:	9b08      	ldr	r3, [sp, #32]
 8006c82:	42b3      	cmp	r3, r6
 8006c84:	bfbf      	itttt	lt
 8006c86:	9b08      	ldrlt	r3, [sp, #32]
 8006c88:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006c8a:	9608      	strlt	r6, [sp, #32]
 8006c8c:	1af3      	sublt	r3, r6, r3
 8006c8e:	bfb4      	ite	lt
 8006c90:	18d2      	addlt	r2, r2, r3
 8006c92:	1b9e      	subge	r6, r3, r6
 8006c94:	9b04      	ldr	r3, [sp, #16]
 8006c96:	bfbc      	itt	lt
 8006c98:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006c9a:	2600      	movlt	r6, #0
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	bfb7      	itett	lt
 8006ca0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006ca4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006ca8:	1a9d      	sublt	r5, r3, r2
 8006caa:	2300      	movlt	r3, #0
 8006cac:	e741      	b.n	8006b32 <_dtoa_r+0x742>
 8006cae:	9e08      	ldr	r6, [sp, #32]
 8006cb0:	9d05      	ldr	r5, [sp, #20]
 8006cb2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006cb4:	e748      	b.n	8006b48 <_dtoa_r+0x758>
 8006cb6:	9a08      	ldr	r2, [sp, #32]
 8006cb8:	e770      	b.n	8006b9c <_dtoa_r+0x7ac>
 8006cba:	9b07      	ldr	r3, [sp, #28]
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	dc19      	bgt.n	8006cf4 <_dtoa_r+0x904>
 8006cc0:	9b02      	ldr	r3, [sp, #8]
 8006cc2:	b9bb      	cbnz	r3, 8006cf4 <_dtoa_r+0x904>
 8006cc4:	9b03      	ldr	r3, [sp, #12]
 8006cc6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cca:	b99b      	cbnz	r3, 8006cf4 <_dtoa_r+0x904>
 8006ccc:	9b03      	ldr	r3, [sp, #12]
 8006cce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006cd2:	0d1b      	lsrs	r3, r3, #20
 8006cd4:	051b      	lsls	r3, r3, #20
 8006cd6:	b183      	cbz	r3, 8006cfa <_dtoa_r+0x90a>
 8006cd8:	9b05      	ldr	r3, [sp, #20]
 8006cda:	3301      	adds	r3, #1
 8006cdc:	9305      	str	r3, [sp, #20]
 8006cde:	9b06      	ldr	r3, [sp, #24]
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	9306      	str	r3, [sp, #24]
 8006ce4:	f04f 0801 	mov.w	r8, #1
 8006ce8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	f47f af6f 	bne.w	8006bce <_dtoa_r+0x7de>
 8006cf0:	2001      	movs	r0, #1
 8006cf2:	e774      	b.n	8006bde <_dtoa_r+0x7ee>
 8006cf4:	f04f 0800 	mov.w	r8, #0
 8006cf8:	e7f6      	b.n	8006ce8 <_dtoa_r+0x8f8>
 8006cfa:	4698      	mov	r8, r3
 8006cfc:	e7f4      	b.n	8006ce8 <_dtoa_r+0x8f8>
 8006cfe:	d082      	beq.n	8006c06 <_dtoa_r+0x816>
 8006d00:	9a05      	ldr	r2, [sp, #20]
 8006d02:	331c      	adds	r3, #28
 8006d04:	441a      	add	r2, r3
 8006d06:	9205      	str	r2, [sp, #20]
 8006d08:	9a06      	ldr	r2, [sp, #24]
 8006d0a:	441a      	add	r2, r3
 8006d0c:	441d      	add	r5, r3
 8006d0e:	9206      	str	r2, [sp, #24]
 8006d10:	e779      	b.n	8006c06 <_dtoa_r+0x816>
 8006d12:	4603      	mov	r3, r0
 8006d14:	e7f4      	b.n	8006d00 <_dtoa_r+0x910>
 8006d16:	9b04      	ldr	r3, [sp, #16]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	dc37      	bgt.n	8006d8c <_dtoa_r+0x99c>
 8006d1c:	9b07      	ldr	r3, [sp, #28]
 8006d1e:	2b02      	cmp	r3, #2
 8006d20:	dd34      	ble.n	8006d8c <_dtoa_r+0x99c>
 8006d22:	9b04      	ldr	r3, [sp, #16]
 8006d24:	9301      	str	r3, [sp, #4]
 8006d26:	9b01      	ldr	r3, [sp, #4]
 8006d28:	b963      	cbnz	r3, 8006d44 <_dtoa_r+0x954>
 8006d2a:	4631      	mov	r1, r6
 8006d2c:	2205      	movs	r2, #5
 8006d2e:	4620      	mov	r0, r4
 8006d30:	f000 fab2 	bl	8007298 <__multadd>
 8006d34:	4601      	mov	r1, r0
 8006d36:	4606      	mov	r6, r0
 8006d38:	4650      	mov	r0, sl
 8006d3a:	f000 fcc7 	bl	80076cc <__mcmp>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	f73f adbb 	bgt.w	80068ba <_dtoa_r+0x4ca>
 8006d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d46:	9d00      	ldr	r5, [sp, #0]
 8006d48:	ea6f 0b03 	mvn.w	fp, r3
 8006d4c:	f04f 0800 	mov.w	r8, #0
 8006d50:	4631      	mov	r1, r6
 8006d52:	4620      	mov	r0, r4
 8006d54:	f000 fa7e 	bl	8007254 <_Bfree>
 8006d58:	2f00      	cmp	r7, #0
 8006d5a:	f43f aeab 	beq.w	8006ab4 <_dtoa_r+0x6c4>
 8006d5e:	f1b8 0f00 	cmp.w	r8, #0
 8006d62:	d005      	beq.n	8006d70 <_dtoa_r+0x980>
 8006d64:	45b8      	cmp	r8, r7
 8006d66:	d003      	beq.n	8006d70 <_dtoa_r+0x980>
 8006d68:	4641      	mov	r1, r8
 8006d6a:	4620      	mov	r0, r4
 8006d6c:	f000 fa72 	bl	8007254 <_Bfree>
 8006d70:	4639      	mov	r1, r7
 8006d72:	4620      	mov	r0, r4
 8006d74:	f000 fa6e 	bl	8007254 <_Bfree>
 8006d78:	e69c      	b.n	8006ab4 <_dtoa_r+0x6c4>
 8006d7a:	2600      	movs	r6, #0
 8006d7c:	4637      	mov	r7, r6
 8006d7e:	e7e1      	b.n	8006d44 <_dtoa_r+0x954>
 8006d80:	46bb      	mov	fp, r7
 8006d82:	4637      	mov	r7, r6
 8006d84:	e599      	b.n	80068ba <_dtoa_r+0x4ca>
 8006d86:	bf00      	nop
 8006d88:	40240000 	.word	0x40240000
 8006d8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	f000 80c8 	beq.w	8006f24 <_dtoa_r+0xb34>
 8006d94:	9b04      	ldr	r3, [sp, #16]
 8006d96:	9301      	str	r3, [sp, #4]
 8006d98:	2d00      	cmp	r5, #0
 8006d9a:	dd05      	ble.n	8006da8 <_dtoa_r+0x9b8>
 8006d9c:	4639      	mov	r1, r7
 8006d9e:	462a      	mov	r2, r5
 8006da0:	4620      	mov	r0, r4
 8006da2:	f000 fc27 	bl	80075f4 <__lshift>
 8006da6:	4607      	mov	r7, r0
 8006da8:	f1b8 0f00 	cmp.w	r8, #0
 8006dac:	d05b      	beq.n	8006e66 <_dtoa_r+0xa76>
 8006dae:	6879      	ldr	r1, [r7, #4]
 8006db0:	4620      	mov	r0, r4
 8006db2:	f000 fa0f 	bl	80071d4 <_Balloc>
 8006db6:	4605      	mov	r5, r0
 8006db8:	b928      	cbnz	r0, 8006dc6 <_dtoa_r+0x9d6>
 8006dba:	4b83      	ldr	r3, [pc, #524]	; (8006fc8 <_dtoa_r+0xbd8>)
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006dc2:	f7ff bb2e 	b.w	8006422 <_dtoa_r+0x32>
 8006dc6:	693a      	ldr	r2, [r7, #16]
 8006dc8:	3202      	adds	r2, #2
 8006dca:	0092      	lsls	r2, r2, #2
 8006dcc:	f107 010c 	add.w	r1, r7, #12
 8006dd0:	300c      	adds	r0, #12
 8006dd2:	f000 fe39 	bl	8007a48 <memcpy>
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	4629      	mov	r1, r5
 8006dda:	4620      	mov	r0, r4
 8006ddc:	f000 fc0a 	bl	80075f4 <__lshift>
 8006de0:	9b00      	ldr	r3, [sp, #0]
 8006de2:	3301      	adds	r3, #1
 8006de4:	9304      	str	r3, [sp, #16]
 8006de6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006dea:	4413      	add	r3, r2
 8006dec:	9308      	str	r3, [sp, #32]
 8006dee:	9b02      	ldr	r3, [sp, #8]
 8006df0:	f003 0301 	and.w	r3, r3, #1
 8006df4:	46b8      	mov	r8, r7
 8006df6:	9306      	str	r3, [sp, #24]
 8006df8:	4607      	mov	r7, r0
 8006dfa:	9b04      	ldr	r3, [sp, #16]
 8006dfc:	4631      	mov	r1, r6
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	4650      	mov	r0, sl
 8006e02:	9301      	str	r3, [sp, #4]
 8006e04:	f7ff fa69 	bl	80062da <quorem>
 8006e08:	4641      	mov	r1, r8
 8006e0a:	9002      	str	r0, [sp, #8]
 8006e0c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006e10:	4650      	mov	r0, sl
 8006e12:	f000 fc5b 	bl	80076cc <__mcmp>
 8006e16:	463a      	mov	r2, r7
 8006e18:	9005      	str	r0, [sp, #20]
 8006e1a:	4631      	mov	r1, r6
 8006e1c:	4620      	mov	r0, r4
 8006e1e:	f000 fc71 	bl	8007704 <__mdiff>
 8006e22:	68c2      	ldr	r2, [r0, #12]
 8006e24:	4605      	mov	r5, r0
 8006e26:	bb02      	cbnz	r2, 8006e6a <_dtoa_r+0xa7a>
 8006e28:	4601      	mov	r1, r0
 8006e2a:	4650      	mov	r0, sl
 8006e2c:	f000 fc4e 	bl	80076cc <__mcmp>
 8006e30:	4602      	mov	r2, r0
 8006e32:	4629      	mov	r1, r5
 8006e34:	4620      	mov	r0, r4
 8006e36:	9209      	str	r2, [sp, #36]	; 0x24
 8006e38:	f000 fa0c 	bl	8007254 <_Bfree>
 8006e3c:	9b07      	ldr	r3, [sp, #28]
 8006e3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e40:	9d04      	ldr	r5, [sp, #16]
 8006e42:	ea43 0102 	orr.w	r1, r3, r2
 8006e46:	9b06      	ldr	r3, [sp, #24]
 8006e48:	4319      	orrs	r1, r3
 8006e4a:	d110      	bne.n	8006e6e <_dtoa_r+0xa7e>
 8006e4c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006e50:	d029      	beq.n	8006ea6 <_dtoa_r+0xab6>
 8006e52:	9b05      	ldr	r3, [sp, #20]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	dd02      	ble.n	8006e5e <_dtoa_r+0xa6e>
 8006e58:	9b02      	ldr	r3, [sp, #8]
 8006e5a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006e5e:	9b01      	ldr	r3, [sp, #4]
 8006e60:	f883 9000 	strb.w	r9, [r3]
 8006e64:	e774      	b.n	8006d50 <_dtoa_r+0x960>
 8006e66:	4638      	mov	r0, r7
 8006e68:	e7ba      	b.n	8006de0 <_dtoa_r+0x9f0>
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	e7e1      	b.n	8006e32 <_dtoa_r+0xa42>
 8006e6e:	9b05      	ldr	r3, [sp, #20]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	db04      	blt.n	8006e7e <_dtoa_r+0xa8e>
 8006e74:	9907      	ldr	r1, [sp, #28]
 8006e76:	430b      	orrs	r3, r1
 8006e78:	9906      	ldr	r1, [sp, #24]
 8006e7a:	430b      	orrs	r3, r1
 8006e7c:	d120      	bne.n	8006ec0 <_dtoa_r+0xad0>
 8006e7e:	2a00      	cmp	r2, #0
 8006e80:	dded      	ble.n	8006e5e <_dtoa_r+0xa6e>
 8006e82:	4651      	mov	r1, sl
 8006e84:	2201      	movs	r2, #1
 8006e86:	4620      	mov	r0, r4
 8006e88:	f000 fbb4 	bl	80075f4 <__lshift>
 8006e8c:	4631      	mov	r1, r6
 8006e8e:	4682      	mov	sl, r0
 8006e90:	f000 fc1c 	bl	80076cc <__mcmp>
 8006e94:	2800      	cmp	r0, #0
 8006e96:	dc03      	bgt.n	8006ea0 <_dtoa_r+0xab0>
 8006e98:	d1e1      	bne.n	8006e5e <_dtoa_r+0xa6e>
 8006e9a:	f019 0f01 	tst.w	r9, #1
 8006e9e:	d0de      	beq.n	8006e5e <_dtoa_r+0xa6e>
 8006ea0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006ea4:	d1d8      	bne.n	8006e58 <_dtoa_r+0xa68>
 8006ea6:	9a01      	ldr	r2, [sp, #4]
 8006ea8:	2339      	movs	r3, #57	; 0x39
 8006eaa:	7013      	strb	r3, [r2, #0]
 8006eac:	462b      	mov	r3, r5
 8006eae:	461d      	mov	r5, r3
 8006eb0:	3b01      	subs	r3, #1
 8006eb2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006eb6:	2a39      	cmp	r2, #57	; 0x39
 8006eb8:	d06c      	beq.n	8006f94 <_dtoa_r+0xba4>
 8006eba:	3201      	adds	r2, #1
 8006ebc:	701a      	strb	r2, [r3, #0]
 8006ebe:	e747      	b.n	8006d50 <_dtoa_r+0x960>
 8006ec0:	2a00      	cmp	r2, #0
 8006ec2:	dd07      	ble.n	8006ed4 <_dtoa_r+0xae4>
 8006ec4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006ec8:	d0ed      	beq.n	8006ea6 <_dtoa_r+0xab6>
 8006eca:	9a01      	ldr	r2, [sp, #4]
 8006ecc:	f109 0301 	add.w	r3, r9, #1
 8006ed0:	7013      	strb	r3, [r2, #0]
 8006ed2:	e73d      	b.n	8006d50 <_dtoa_r+0x960>
 8006ed4:	9b04      	ldr	r3, [sp, #16]
 8006ed6:	9a08      	ldr	r2, [sp, #32]
 8006ed8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d043      	beq.n	8006f68 <_dtoa_r+0xb78>
 8006ee0:	4651      	mov	r1, sl
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	220a      	movs	r2, #10
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	f000 f9d6 	bl	8007298 <__multadd>
 8006eec:	45b8      	cmp	r8, r7
 8006eee:	4682      	mov	sl, r0
 8006ef0:	f04f 0300 	mov.w	r3, #0
 8006ef4:	f04f 020a 	mov.w	r2, #10
 8006ef8:	4641      	mov	r1, r8
 8006efa:	4620      	mov	r0, r4
 8006efc:	d107      	bne.n	8006f0e <_dtoa_r+0xb1e>
 8006efe:	f000 f9cb 	bl	8007298 <__multadd>
 8006f02:	4680      	mov	r8, r0
 8006f04:	4607      	mov	r7, r0
 8006f06:	9b04      	ldr	r3, [sp, #16]
 8006f08:	3301      	adds	r3, #1
 8006f0a:	9304      	str	r3, [sp, #16]
 8006f0c:	e775      	b.n	8006dfa <_dtoa_r+0xa0a>
 8006f0e:	f000 f9c3 	bl	8007298 <__multadd>
 8006f12:	4639      	mov	r1, r7
 8006f14:	4680      	mov	r8, r0
 8006f16:	2300      	movs	r3, #0
 8006f18:	220a      	movs	r2, #10
 8006f1a:	4620      	mov	r0, r4
 8006f1c:	f000 f9bc 	bl	8007298 <__multadd>
 8006f20:	4607      	mov	r7, r0
 8006f22:	e7f0      	b.n	8006f06 <_dtoa_r+0xb16>
 8006f24:	9b04      	ldr	r3, [sp, #16]
 8006f26:	9301      	str	r3, [sp, #4]
 8006f28:	9d00      	ldr	r5, [sp, #0]
 8006f2a:	4631      	mov	r1, r6
 8006f2c:	4650      	mov	r0, sl
 8006f2e:	f7ff f9d4 	bl	80062da <quorem>
 8006f32:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006f36:	9b00      	ldr	r3, [sp, #0]
 8006f38:	f805 9b01 	strb.w	r9, [r5], #1
 8006f3c:	1aea      	subs	r2, r5, r3
 8006f3e:	9b01      	ldr	r3, [sp, #4]
 8006f40:	4293      	cmp	r3, r2
 8006f42:	dd07      	ble.n	8006f54 <_dtoa_r+0xb64>
 8006f44:	4651      	mov	r1, sl
 8006f46:	2300      	movs	r3, #0
 8006f48:	220a      	movs	r2, #10
 8006f4a:	4620      	mov	r0, r4
 8006f4c:	f000 f9a4 	bl	8007298 <__multadd>
 8006f50:	4682      	mov	sl, r0
 8006f52:	e7ea      	b.n	8006f2a <_dtoa_r+0xb3a>
 8006f54:	9b01      	ldr	r3, [sp, #4]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	bfc8      	it	gt
 8006f5a:	461d      	movgt	r5, r3
 8006f5c:	9b00      	ldr	r3, [sp, #0]
 8006f5e:	bfd8      	it	le
 8006f60:	2501      	movle	r5, #1
 8006f62:	441d      	add	r5, r3
 8006f64:	f04f 0800 	mov.w	r8, #0
 8006f68:	4651      	mov	r1, sl
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	4620      	mov	r0, r4
 8006f6e:	f000 fb41 	bl	80075f4 <__lshift>
 8006f72:	4631      	mov	r1, r6
 8006f74:	4682      	mov	sl, r0
 8006f76:	f000 fba9 	bl	80076cc <__mcmp>
 8006f7a:	2800      	cmp	r0, #0
 8006f7c:	dc96      	bgt.n	8006eac <_dtoa_r+0xabc>
 8006f7e:	d102      	bne.n	8006f86 <_dtoa_r+0xb96>
 8006f80:	f019 0f01 	tst.w	r9, #1
 8006f84:	d192      	bne.n	8006eac <_dtoa_r+0xabc>
 8006f86:	462b      	mov	r3, r5
 8006f88:	461d      	mov	r5, r3
 8006f8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f8e:	2a30      	cmp	r2, #48	; 0x30
 8006f90:	d0fa      	beq.n	8006f88 <_dtoa_r+0xb98>
 8006f92:	e6dd      	b.n	8006d50 <_dtoa_r+0x960>
 8006f94:	9a00      	ldr	r2, [sp, #0]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d189      	bne.n	8006eae <_dtoa_r+0xabe>
 8006f9a:	f10b 0b01 	add.w	fp, fp, #1
 8006f9e:	2331      	movs	r3, #49	; 0x31
 8006fa0:	e796      	b.n	8006ed0 <_dtoa_r+0xae0>
 8006fa2:	4b0a      	ldr	r3, [pc, #40]	; (8006fcc <_dtoa_r+0xbdc>)
 8006fa4:	f7ff ba99 	b.w	80064da <_dtoa_r+0xea>
 8006fa8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	f47f aa6d 	bne.w	800648a <_dtoa_r+0x9a>
 8006fb0:	4b07      	ldr	r3, [pc, #28]	; (8006fd0 <_dtoa_r+0xbe0>)
 8006fb2:	f7ff ba92 	b.w	80064da <_dtoa_r+0xea>
 8006fb6:	9b01      	ldr	r3, [sp, #4]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	dcb5      	bgt.n	8006f28 <_dtoa_r+0xb38>
 8006fbc:	9b07      	ldr	r3, [sp, #28]
 8006fbe:	2b02      	cmp	r3, #2
 8006fc0:	f73f aeb1 	bgt.w	8006d26 <_dtoa_r+0x936>
 8006fc4:	e7b0      	b.n	8006f28 <_dtoa_r+0xb38>
 8006fc6:	bf00      	nop
 8006fc8:	08008180 	.word	0x08008180
 8006fcc:	080080e0 	.word	0x080080e0
 8006fd0:	08008104 	.word	0x08008104

08006fd4 <_free_r>:
 8006fd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006fd6:	2900      	cmp	r1, #0
 8006fd8:	d044      	beq.n	8007064 <_free_r+0x90>
 8006fda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006fde:	9001      	str	r0, [sp, #4]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	f1a1 0404 	sub.w	r4, r1, #4
 8006fe6:	bfb8      	it	lt
 8006fe8:	18e4      	addlt	r4, r4, r3
 8006fea:	f000 f8e7 	bl	80071bc <__malloc_lock>
 8006fee:	4a1e      	ldr	r2, [pc, #120]	; (8007068 <_free_r+0x94>)
 8006ff0:	9801      	ldr	r0, [sp, #4]
 8006ff2:	6813      	ldr	r3, [r2, #0]
 8006ff4:	b933      	cbnz	r3, 8007004 <_free_r+0x30>
 8006ff6:	6063      	str	r3, [r4, #4]
 8006ff8:	6014      	str	r4, [r2, #0]
 8006ffa:	b003      	add	sp, #12
 8006ffc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007000:	f000 b8e2 	b.w	80071c8 <__malloc_unlock>
 8007004:	42a3      	cmp	r3, r4
 8007006:	d908      	bls.n	800701a <_free_r+0x46>
 8007008:	6825      	ldr	r5, [r4, #0]
 800700a:	1961      	adds	r1, r4, r5
 800700c:	428b      	cmp	r3, r1
 800700e:	bf01      	itttt	eq
 8007010:	6819      	ldreq	r1, [r3, #0]
 8007012:	685b      	ldreq	r3, [r3, #4]
 8007014:	1949      	addeq	r1, r1, r5
 8007016:	6021      	streq	r1, [r4, #0]
 8007018:	e7ed      	b.n	8006ff6 <_free_r+0x22>
 800701a:	461a      	mov	r2, r3
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	b10b      	cbz	r3, 8007024 <_free_r+0x50>
 8007020:	42a3      	cmp	r3, r4
 8007022:	d9fa      	bls.n	800701a <_free_r+0x46>
 8007024:	6811      	ldr	r1, [r2, #0]
 8007026:	1855      	adds	r5, r2, r1
 8007028:	42a5      	cmp	r5, r4
 800702a:	d10b      	bne.n	8007044 <_free_r+0x70>
 800702c:	6824      	ldr	r4, [r4, #0]
 800702e:	4421      	add	r1, r4
 8007030:	1854      	adds	r4, r2, r1
 8007032:	42a3      	cmp	r3, r4
 8007034:	6011      	str	r1, [r2, #0]
 8007036:	d1e0      	bne.n	8006ffa <_free_r+0x26>
 8007038:	681c      	ldr	r4, [r3, #0]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	6053      	str	r3, [r2, #4]
 800703e:	440c      	add	r4, r1
 8007040:	6014      	str	r4, [r2, #0]
 8007042:	e7da      	b.n	8006ffa <_free_r+0x26>
 8007044:	d902      	bls.n	800704c <_free_r+0x78>
 8007046:	230c      	movs	r3, #12
 8007048:	6003      	str	r3, [r0, #0]
 800704a:	e7d6      	b.n	8006ffa <_free_r+0x26>
 800704c:	6825      	ldr	r5, [r4, #0]
 800704e:	1961      	adds	r1, r4, r5
 8007050:	428b      	cmp	r3, r1
 8007052:	bf04      	itt	eq
 8007054:	6819      	ldreq	r1, [r3, #0]
 8007056:	685b      	ldreq	r3, [r3, #4]
 8007058:	6063      	str	r3, [r4, #4]
 800705a:	bf04      	itt	eq
 800705c:	1949      	addeq	r1, r1, r5
 800705e:	6021      	streq	r1, [r4, #0]
 8007060:	6054      	str	r4, [r2, #4]
 8007062:	e7ca      	b.n	8006ffa <_free_r+0x26>
 8007064:	b003      	add	sp, #12
 8007066:	bd30      	pop	{r4, r5, pc}
 8007068:	20000474 	.word	0x20000474

0800706c <malloc>:
 800706c:	4b02      	ldr	r3, [pc, #8]	; (8007078 <malloc+0xc>)
 800706e:	4601      	mov	r1, r0
 8007070:	6818      	ldr	r0, [r3, #0]
 8007072:	f000 b823 	b.w	80070bc <_malloc_r>
 8007076:	bf00      	nop
 8007078:	20000064 	.word	0x20000064

0800707c <sbrk_aligned>:
 800707c:	b570      	push	{r4, r5, r6, lr}
 800707e:	4e0e      	ldr	r6, [pc, #56]	; (80070b8 <sbrk_aligned+0x3c>)
 8007080:	460c      	mov	r4, r1
 8007082:	6831      	ldr	r1, [r6, #0]
 8007084:	4605      	mov	r5, r0
 8007086:	b911      	cbnz	r1, 800708e <sbrk_aligned+0x12>
 8007088:	f000 fcce 	bl	8007a28 <_sbrk_r>
 800708c:	6030      	str	r0, [r6, #0]
 800708e:	4621      	mov	r1, r4
 8007090:	4628      	mov	r0, r5
 8007092:	f000 fcc9 	bl	8007a28 <_sbrk_r>
 8007096:	1c43      	adds	r3, r0, #1
 8007098:	d00a      	beq.n	80070b0 <sbrk_aligned+0x34>
 800709a:	1cc4      	adds	r4, r0, #3
 800709c:	f024 0403 	bic.w	r4, r4, #3
 80070a0:	42a0      	cmp	r0, r4
 80070a2:	d007      	beq.n	80070b4 <sbrk_aligned+0x38>
 80070a4:	1a21      	subs	r1, r4, r0
 80070a6:	4628      	mov	r0, r5
 80070a8:	f000 fcbe 	bl	8007a28 <_sbrk_r>
 80070ac:	3001      	adds	r0, #1
 80070ae:	d101      	bne.n	80070b4 <sbrk_aligned+0x38>
 80070b0:	f04f 34ff 	mov.w	r4, #4294967295
 80070b4:	4620      	mov	r0, r4
 80070b6:	bd70      	pop	{r4, r5, r6, pc}
 80070b8:	20000478 	.word	0x20000478

080070bc <_malloc_r>:
 80070bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070c0:	1ccd      	adds	r5, r1, #3
 80070c2:	f025 0503 	bic.w	r5, r5, #3
 80070c6:	3508      	adds	r5, #8
 80070c8:	2d0c      	cmp	r5, #12
 80070ca:	bf38      	it	cc
 80070cc:	250c      	movcc	r5, #12
 80070ce:	2d00      	cmp	r5, #0
 80070d0:	4607      	mov	r7, r0
 80070d2:	db01      	blt.n	80070d8 <_malloc_r+0x1c>
 80070d4:	42a9      	cmp	r1, r5
 80070d6:	d905      	bls.n	80070e4 <_malloc_r+0x28>
 80070d8:	230c      	movs	r3, #12
 80070da:	603b      	str	r3, [r7, #0]
 80070dc:	2600      	movs	r6, #0
 80070de:	4630      	mov	r0, r6
 80070e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070e4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80071b8 <_malloc_r+0xfc>
 80070e8:	f000 f868 	bl	80071bc <__malloc_lock>
 80070ec:	f8d8 3000 	ldr.w	r3, [r8]
 80070f0:	461c      	mov	r4, r3
 80070f2:	bb5c      	cbnz	r4, 800714c <_malloc_r+0x90>
 80070f4:	4629      	mov	r1, r5
 80070f6:	4638      	mov	r0, r7
 80070f8:	f7ff ffc0 	bl	800707c <sbrk_aligned>
 80070fc:	1c43      	adds	r3, r0, #1
 80070fe:	4604      	mov	r4, r0
 8007100:	d155      	bne.n	80071ae <_malloc_r+0xf2>
 8007102:	f8d8 4000 	ldr.w	r4, [r8]
 8007106:	4626      	mov	r6, r4
 8007108:	2e00      	cmp	r6, #0
 800710a:	d145      	bne.n	8007198 <_malloc_r+0xdc>
 800710c:	2c00      	cmp	r4, #0
 800710e:	d048      	beq.n	80071a2 <_malloc_r+0xe6>
 8007110:	6823      	ldr	r3, [r4, #0]
 8007112:	4631      	mov	r1, r6
 8007114:	4638      	mov	r0, r7
 8007116:	eb04 0903 	add.w	r9, r4, r3
 800711a:	f000 fc85 	bl	8007a28 <_sbrk_r>
 800711e:	4581      	cmp	r9, r0
 8007120:	d13f      	bne.n	80071a2 <_malloc_r+0xe6>
 8007122:	6821      	ldr	r1, [r4, #0]
 8007124:	1a6d      	subs	r5, r5, r1
 8007126:	4629      	mov	r1, r5
 8007128:	4638      	mov	r0, r7
 800712a:	f7ff ffa7 	bl	800707c <sbrk_aligned>
 800712e:	3001      	adds	r0, #1
 8007130:	d037      	beq.n	80071a2 <_malloc_r+0xe6>
 8007132:	6823      	ldr	r3, [r4, #0]
 8007134:	442b      	add	r3, r5
 8007136:	6023      	str	r3, [r4, #0]
 8007138:	f8d8 3000 	ldr.w	r3, [r8]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d038      	beq.n	80071b2 <_malloc_r+0xf6>
 8007140:	685a      	ldr	r2, [r3, #4]
 8007142:	42a2      	cmp	r2, r4
 8007144:	d12b      	bne.n	800719e <_malloc_r+0xe2>
 8007146:	2200      	movs	r2, #0
 8007148:	605a      	str	r2, [r3, #4]
 800714a:	e00f      	b.n	800716c <_malloc_r+0xb0>
 800714c:	6822      	ldr	r2, [r4, #0]
 800714e:	1b52      	subs	r2, r2, r5
 8007150:	d41f      	bmi.n	8007192 <_malloc_r+0xd6>
 8007152:	2a0b      	cmp	r2, #11
 8007154:	d917      	bls.n	8007186 <_malloc_r+0xca>
 8007156:	1961      	adds	r1, r4, r5
 8007158:	42a3      	cmp	r3, r4
 800715a:	6025      	str	r5, [r4, #0]
 800715c:	bf18      	it	ne
 800715e:	6059      	strne	r1, [r3, #4]
 8007160:	6863      	ldr	r3, [r4, #4]
 8007162:	bf08      	it	eq
 8007164:	f8c8 1000 	streq.w	r1, [r8]
 8007168:	5162      	str	r2, [r4, r5]
 800716a:	604b      	str	r3, [r1, #4]
 800716c:	4638      	mov	r0, r7
 800716e:	f104 060b 	add.w	r6, r4, #11
 8007172:	f000 f829 	bl	80071c8 <__malloc_unlock>
 8007176:	f026 0607 	bic.w	r6, r6, #7
 800717a:	1d23      	adds	r3, r4, #4
 800717c:	1af2      	subs	r2, r6, r3
 800717e:	d0ae      	beq.n	80070de <_malloc_r+0x22>
 8007180:	1b9b      	subs	r3, r3, r6
 8007182:	50a3      	str	r3, [r4, r2]
 8007184:	e7ab      	b.n	80070de <_malloc_r+0x22>
 8007186:	42a3      	cmp	r3, r4
 8007188:	6862      	ldr	r2, [r4, #4]
 800718a:	d1dd      	bne.n	8007148 <_malloc_r+0x8c>
 800718c:	f8c8 2000 	str.w	r2, [r8]
 8007190:	e7ec      	b.n	800716c <_malloc_r+0xb0>
 8007192:	4623      	mov	r3, r4
 8007194:	6864      	ldr	r4, [r4, #4]
 8007196:	e7ac      	b.n	80070f2 <_malloc_r+0x36>
 8007198:	4634      	mov	r4, r6
 800719a:	6876      	ldr	r6, [r6, #4]
 800719c:	e7b4      	b.n	8007108 <_malloc_r+0x4c>
 800719e:	4613      	mov	r3, r2
 80071a0:	e7cc      	b.n	800713c <_malloc_r+0x80>
 80071a2:	230c      	movs	r3, #12
 80071a4:	603b      	str	r3, [r7, #0]
 80071a6:	4638      	mov	r0, r7
 80071a8:	f000 f80e 	bl	80071c8 <__malloc_unlock>
 80071ac:	e797      	b.n	80070de <_malloc_r+0x22>
 80071ae:	6025      	str	r5, [r4, #0]
 80071b0:	e7dc      	b.n	800716c <_malloc_r+0xb0>
 80071b2:	605b      	str	r3, [r3, #4]
 80071b4:	deff      	udf	#255	; 0xff
 80071b6:	bf00      	nop
 80071b8:	20000474 	.word	0x20000474

080071bc <__malloc_lock>:
 80071bc:	4801      	ldr	r0, [pc, #4]	; (80071c4 <__malloc_lock+0x8>)
 80071be:	f7ff b88a 	b.w	80062d6 <__retarget_lock_acquire_recursive>
 80071c2:	bf00      	nop
 80071c4:	20000470 	.word	0x20000470

080071c8 <__malloc_unlock>:
 80071c8:	4801      	ldr	r0, [pc, #4]	; (80071d0 <__malloc_unlock+0x8>)
 80071ca:	f7ff b885 	b.w	80062d8 <__retarget_lock_release_recursive>
 80071ce:	bf00      	nop
 80071d0:	20000470 	.word	0x20000470

080071d4 <_Balloc>:
 80071d4:	b570      	push	{r4, r5, r6, lr}
 80071d6:	69c6      	ldr	r6, [r0, #28]
 80071d8:	4604      	mov	r4, r0
 80071da:	460d      	mov	r5, r1
 80071dc:	b976      	cbnz	r6, 80071fc <_Balloc+0x28>
 80071de:	2010      	movs	r0, #16
 80071e0:	f7ff ff44 	bl	800706c <malloc>
 80071e4:	4602      	mov	r2, r0
 80071e6:	61e0      	str	r0, [r4, #28]
 80071e8:	b920      	cbnz	r0, 80071f4 <_Balloc+0x20>
 80071ea:	4b18      	ldr	r3, [pc, #96]	; (800724c <_Balloc+0x78>)
 80071ec:	4818      	ldr	r0, [pc, #96]	; (8007250 <_Balloc+0x7c>)
 80071ee:	216b      	movs	r1, #107	; 0x6b
 80071f0:	f000 fc38 	bl	8007a64 <__assert_func>
 80071f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071f8:	6006      	str	r6, [r0, #0]
 80071fa:	60c6      	str	r6, [r0, #12]
 80071fc:	69e6      	ldr	r6, [r4, #28]
 80071fe:	68f3      	ldr	r3, [r6, #12]
 8007200:	b183      	cbz	r3, 8007224 <_Balloc+0x50>
 8007202:	69e3      	ldr	r3, [r4, #28]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800720a:	b9b8      	cbnz	r0, 800723c <_Balloc+0x68>
 800720c:	2101      	movs	r1, #1
 800720e:	fa01 f605 	lsl.w	r6, r1, r5
 8007212:	1d72      	adds	r2, r6, #5
 8007214:	0092      	lsls	r2, r2, #2
 8007216:	4620      	mov	r0, r4
 8007218:	f000 fc42 	bl	8007aa0 <_calloc_r>
 800721c:	b160      	cbz	r0, 8007238 <_Balloc+0x64>
 800721e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007222:	e00e      	b.n	8007242 <_Balloc+0x6e>
 8007224:	2221      	movs	r2, #33	; 0x21
 8007226:	2104      	movs	r1, #4
 8007228:	4620      	mov	r0, r4
 800722a:	f000 fc39 	bl	8007aa0 <_calloc_r>
 800722e:	69e3      	ldr	r3, [r4, #28]
 8007230:	60f0      	str	r0, [r6, #12]
 8007232:	68db      	ldr	r3, [r3, #12]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d1e4      	bne.n	8007202 <_Balloc+0x2e>
 8007238:	2000      	movs	r0, #0
 800723a:	bd70      	pop	{r4, r5, r6, pc}
 800723c:	6802      	ldr	r2, [r0, #0]
 800723e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007242:	2300      	movs	r3, #0
 8007244:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007248:	e7f7      	b.n	800723a <_Balloc+0x66>
 800724a:	bf00      	nop
 800724c:	08008111 	.word	0x08008111
 8007250:	08008191 	.word	0x08008191

08007254 <_Bfree>:
 8007254:	b570      	push	{r4, r5, r6, lr}
 8007256:	69c6      	ldr	r6, [r0, #28]
 8007258:	4605      	mov	r5, r0
 800725a:	460c      	mov	r4, r1
 800725c:	b976      	cbnz	r6, 800727c <_Bfree+0x28>
 800725e:	2010      	movs	r0, #16
 8007260:	f7ff ff04 	bl	800706c <malloc>
 8007264:	4602      	mov	r2, r0
 8007266:	61e8      	str	r0, [r5, #28]
 8007268:	b920      	cbnz	r0, 8007274 <_Bfree+0x20>
 800726a:	4b09      	ldr	r3, [pc, #36]	; (8007290 <_Bfree+0x3c>)
 800726c:	4809      	ldr	r0, [pc, #36]	; (8007294 <_Bfree+0x40>)
 800726e:	218f      	movs	r1, #143	; 0x8f
 8007270:	f000 fbf8 	bl	8007a64 <__assert_func>
 8007274:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007278:	6006      	str	r6, [r0, #0]
 800727a:	60c6      	str	r6, [r0, #12]
 800727c:	b13c      	cbz	r4, 800728e <_Bfree+0x3a>
 800727e:	69eb      	ldr	r3, [r5, #28]
 8007280:	6862      	ldr	r2, [r4, #4]
 8007282:	68db      	ldr	r3, [r3, #12]
 8007284:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007288:	6021      	str	r1, [r4, #0]
 800728a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800728e:	bd70      	pop	{r4, r5, r6, pc}
 8007290:	08008111 	.word	0x08008111
 8007294:	08008191 	.word	0x08008191

08007298 <__multadd>:
 8007298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800729c:	690d      	ldr	r5, [r1, #16]
 800729e:	4607      	mov	r7, r0
 80072a0:	460c      	mov	r4, r1
 80072a2:	461e      	mov	r6, r3
 80072a4:	f101 0c14 	add.w	ip, r1, #20
 80072a8:	2000      	movs	r0, #0
 80072aa:	f8dc 3000 	ldr.w	r3, [ip]
 80072ae:	b299      	uxth	r1, r3
 80072b0:	fb02 6101 	mla	r1, r2, r1, r6
 80072b4:	0c1e      	lsrs	r6, r3, #16
 80072b6:	0c0b      	lsrs	r3, r1, #16
 80072b8:	fb02 3306 	mla	r3, r2, r6, r3
 80072bc:	b289      	uxth	r1, r1
 80072be:	3001      	adds	r0, #1
 80072c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80072c4:	4285      	cmp	r5, r0
 80072c6:	f84c 1b04 	str.w	r1, [ip], #4
 80072ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80072ce:	dcec      	bgt.n	80072aa <__multadd+0x12>
 80072d0:	b30e      	cbz	r6, 8007316 <__multadd+0x7e>
 80072d2:	68a3      	ldr	r3, [r4, #8]
 80072d4:	42ab      	cmp	r3, r5
 80072d6:	dc19      	bgt.n	800730c <__multadd+0x74>
 80072d8:	6861      	ldr	r1, [r4, #4]
 80072da:	4638      	mov	r0, r7
 80072dc:	3101      	adds	r1, #1
 80072de:	f7ff ff79 	bl	80071d4 <_Balloc>
 80072e2:	4680      	mov	r8, r0
 80072e4:	b928      	cbnz	r0, 80072f2 <__multadd+0x5a>
 80072e6:	4602      	mov	r2, r0
 80072e8:	4b0c      	ldr	r3, [pc, #48]	; (800731c <__multadd+0x84>)
 80072ea:	480d      	ldr	r0, [pc, #52]	; (8007320 <__multadd+0x88>)
 80072ec:	21ba      	movs	r1, #186	; 0xba
 80072ee:	f000 fbb9 	bl	8007a64 <__assert_func>
 80072f2:	6922      	ldr	r2, [r4, #16]
 80072f4:	3202      	adds	r2, #2
 80072f6:	f104 010c 	add.w	r1, r4, #12
 80072fa:	0092      	lsls	r2, r2, #2
 80072fc:	300c      	adds	r0, #12
 80072fe:	f000 fba3 	bl	8007a48 <memcpy>
 8007302:	4621      	mov	r1, r4
 8007304:	4638      	mov	r0, r7
 8007306:	f7ff ffa5 	bl	8007254 <_Bfree>
 800730a:	4644      	mov	r4, r8
 800730c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007310:	3501      	adds	r5, #1
 8007312:	615e      	str	r6, [r3, #20]
 8007314:	6125      	str	r5, [r4, #16]
 8007316:	4620      	mov	r0, r4
 8007318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800731c:	08008180 	.word	0x08008180
 8007320:	08008191 	.word	0x08008191

08007324 <__hi0bits>:
 8007324:	0c03      	lsrs	r3, r0, #16
 8007326:	041b      	lsls	r3, r3, #16
 8007328:	b9d3      	cbnz	r3, 8007360 <__hi0bits+0x3c>
 800732a:	0400      	lsls	r0, r0, #16
 800732c:	2310      	movs	r3, #16
 800732e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007332:	bf04      	itt	eq
 8007334:	0200      	lsleq	r0, r0, #8
 8007336:	3308      	addeq	r3, #8
 8007338:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800733c:	bf04      	itt	eq
 800733e:	0100      	lsleq	r0, r0, #4
 8007340:	3304      	addeq	r3, #4
 8007342:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007346:	bf04      	itt	eq
 8007348:	0080      	lsleq	r0, r0, #2
 800734a:	3302      	addeq	r3, #2
 800734c:	2800      	cmp	r0, #0
 800734e:	db05      	blt.n	800735c <__hi0bits+0x38>
 8007350:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007354:	f103 0301 	add.w	r3, r3, #1
 8007358:	bf08      	it	eq
 800735a:	2320      	moveq	r3, #32
 800735c:	4618      	mov	r0, r3
 800735e:	4770      	bx	lr
 8007360:	2300      	movs	r3, #0
 8007362:	e7e4      	b.n	800732e <__hi0bits+0xa>

08007364 <__lo0bits>:
 8007364:	6803      	ldr	r3, [r0, #0]
 8007366:	f013 0207 	ands.w	r2, r3, #7
 800736a:	d00c      	beq.n	8007386 <__lo0bits+0x22>
 800736c:	07d9      	lsls	r1, r3, #31
 800736e:	d422      	bmi.n	80073b6 <__lo0bits+0x52>
 8007370:	079a      	lsls	r2, r3, #30
 8007372:	bf49      	itett	mi
 8007374:	085b      	lsrmi	r3, r3, #1
 8007376:	089b      	lsrpl	r3, r3, #2
 8007378:	6003      	strmi	r3, [r0, #0]
 800737a:	2201      	movmi	r2, #1
 800737c:	bf5c      	itt	pl
 800737e:	6003      	strpl	r3, [r0, #0]
 8007380:	2202      	movpl	r2, #2
 8007382:	4610      	mov	r0, r2
 8007384:	4770      	bx	lr
 8007386:	b299      	uxth	r1, r3
 8007388:	b909      	cbnz	r1, 800738e <__lo0bits+0x2a>
 800738a:	0c1b      	lsrs	r3, r3, #16
 800738c:	2210      	movs	r2, #16
 800738e:	b2d9      	uxtb	r1, r3
 8007390:	b909      	cbnz	r1, 8007396 <__lo0bits+0x32>
 8007392:	3208      	adds	r2, #8
 8007394:	0a1b      	lsrs	r3, r3, #8
 8007396:	0719      	lsls	r1, r3, #28
 8007398:	bf04      	itt	eq
 800739a:	091b      	lsreq	r3, r3, #4
 800739c:	3204      	addeq	r2, #4
 800739e:	0799      	lsls	r1, r3, #30
 80073a0:	bf04      	itt	eq
 80073a2:	089b      	lsreq	r3, r3, #2
 80073a4:	3202      	addeq	r2, #2
 80073a6:	07d9      	lsls	r1, r3, #31
 80073a8:	d403      	bmi.n	80073b2 <__lo0bits+0x4e>
 80073aa:	085b      	lsrs	r3, r3, #1
 80073ac:	f102 0201 	add.w	r2, r2, #1
 80073b0:	d003      	beq.n	80073ba <__lo0bits+0x56>
 80073b2:	6003      	str	r3, [r0, #0]
 80073b4:	e7e5      	b.n	8007382 <__lo0bits+0x1e>
 80073b6:	2200      	movs	r2, #0
 80073b8:	e7e3      	b.n	8007382 <__lo0bits+0x1e>
 80073ba:	2220      	movs	r2, #32
 80073bc:	e7e1      	b.n	8007382 <__lo0bits+0x1e>
	...

080073c0 <__i2b>:
 80073c0:	b510      	push	{r4, lr}
 80073c2:	460c      	mov	r4, r1
 80073c4:	2101      	movs	r1, #1
 80073c6:	f7ff ff05 	bl	80071d4 <_Balloc>
 80073ca:	4602      	mov	r2, r0
 80073cc:	b928      	cbnz	r0, 80073da <__i2b+0x1a>
 80073ce:	4b05      	ldr	r3, [pc, #20]	; (80073e4 <__i2b+0x24>)
 80073d0:	4805      	ldr	r0, [pc, #20]	; (80073e8 <__i2b+0x28>)
 80073d2:	f240 1145 	movw	r1, #325	; 0x145
 80073d6:	f000 fb45 	bl	8007a64 <__assert_func>
 80073da:	2301      	movs	r3, #1
 80073dc:	6144      	str	r4, [r0, #20]
 80073de:	6103      	str	r3, [r0, #16]
 80073e0:	bd10      	pop	{r4, pc}
 80073e2:	bf00      	nop
 80073e4:	08008180 	.word	0x08008180
 80073e8:	08008191 	.word	0x08008191

080073ec <__multiply>:
 80073ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f0:	4691      	mov	r9, r2
 80073f2:	690a      	ldr	r2, [r1, #16]
 80073f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80073f8:	429a      	cmp	r2, r3
 80073fa:	bfb8      	it	lt
 80073fc:	460b      	movlt	r3, r1
 80073fe:	460c      	mov	r4, r1
 8007400:	bfbc      	itt	lt
 8007402:	464c      	movlt	r4, r9
 8007404:	4699      	movlt	r9, r3
 8007406:	6927      	ldr	r7, [r4, #16]
 8007408:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800740c:	68a3      	ldr	r3, [r4, #8]
 800740e:	6861      	ldr	r1, [r4, #4]
 8007410:	eb07 060a 	add.w	r6, r7, sl
 8007414:	42b3      	cmp	r3, r6
 8007416:	b085      	sub	sp, #20
 8007418:	bfb8      	it	lt
 800741a:	3101      	addlt	r1, #1
 800741c:	f7ff feda 	bl	80071d4 <_Balloc>
 8007420:	b930      	cbnz	r0, 8007430 <__multiply+0x44>
 8007422:	4602      	mov	r2, r0
 8007424:	4b44      	ldr	r3, [pc, #272]	; (8007538 <__multiply+0x14c>)
 8007426:	4845      	ldr	r0, [pc, #276]	; (800753c <__multiply+0x150>)
 8007428:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800742c:	f000 fb1a 	bl	8007a64 <__assert_func>
 8007430:	f100 0514 	add.w	r5, r0, #20
 8007434:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007438:	462b      	mov	r3, r5
 800743a:	2200      	movs	r2, #0
 800743c:	4543      	cmp	r3, r8
 800743e:	d321      	bcc.n	8007484 <__multiply+0x98>
 8007440:	f104 0314 	add.w	r3, r4, #20
 8007444:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007448:	f109 0314 	add.w	r3, r9, #20
 800744c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007450:	9202      	str	r2, [sp, #8]
 8007452:	1b3a      	subs	r2, r7, r4
 8007454:	3a15      	subs	r2, #21
 8007456:	f022 0203 	bic.w	r2, r2, #3
 800745a:	3204      	adds	r2, #4
 800745c:	f104 0115 	add.w	r1, r4, #21
 8007460:	428f      	cmp	r7, r1
 8007462:	bf38      	it	cc
 8007464:	2204      	movcc	r2, #4
 8007466:	9201      	str	r2, [sp, #4]
 8007468:	9a02      	ldr	r2, [sp, #8]
 800746a:	9303      	str	r3, [sp, #12]
 800746c:	429a      	cmp	r2, r3
 800746e:	d80c      	bhi.n	800748a <__multiply+0x9e>
 8007470:	2e00      	cmp	r6, #0
 8007472:	dd03      	ble.n	800747c <__multiply+0x90>
 8007474:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007478:	2b00      	cmp	r3, #0
 800747a:	d05b      	beq.n	8007534 <__multiply+0x148>
 800747c:	6106      	str	r6, [r0, #16]
 800747e:	b005      	add	sp, #20
 8007480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007484:	f843 2b04 	str.w	r2, [r3], #4
 8007488:	e7d8      	b.n	800743c <__multiply+0x50>
 800748a:	f8b3 a000 	ldrh.w	sl, [r3]
 800748e:	f1ba 0f00 	cmp.w	sl, #0
 8007492:	d024      	beq.n	80074de <__multiply+0xf2>
 8007494:	f104 0e14 	add.w	lr, r4, #20
 8007498:	46a9      	mov	r9, r5
 800749a:	f04f 0c00 	mov.w	ip, #0
 800749e:	f85e 2b04 	ldr.w	r2, [lr], #4
 80074a2:	f8d9 1000 	ldr.w	r1, [r9]
 80074a6:	fa1f fb82 	uxth.w	fp, r2
 80074aa:	b289      	uxth	r1, r1
 80074ac:	fb0a 110b 	mla	r1, sl, fp, r1
 80074b0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80074b4:	f8d9 2000 	ldr.w	r2, [r9]
 80074b8:	4461      	add	r1, ip
 80074ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80074be:	fb0a c20b 	mla	r2, sl, fp, ip
 80074c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80074c6:	b289      	uxth	r1, r1
 80074c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80074cc:	4577      	cmp	r7, lr
 80074ce:	f849 1b04 	str.w	r1, [r9], #4
 80074d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80074d6:	d8e2      	bhi.n	800749e <__multiply+0xb2>
 80074d8:	9a01      	ldr	r2, [sp, #4]
 80074da:	f845 c002 	str.w	ip, [r5, r2]
 80074de:	9a03      	ldr	r2, [sp, #12]
 80074e0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80074e4:	3304      	adds	r3, #4
 80074e6:	f1b9 0f00 	cmp.w	r9, #0
 80074ea:	d021      	beq.n	8007530 <__multiply+0x144>
 80074ec:	6829      	ldr	r1, [r5, #0]
 80074ee:	f104 0c14 	add.w	ip, r4, #20
 80074f2:	46ae      	mov	lr, r5
 80074f4:	f04f 0a00 	mov.w	sl, #0
 80074f8:	f8bc b000 	ldrh.w	fp, [ip]
 80074fc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007500:	fb09 220b 	mla	r2, r9, fp, r2
 8007504:	4452      	add	r2, sl
 8007506:	b289      	uxth	r1, r1
 8007508:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800750c:	f84e 1b04 	str.w	r1, [lr], #4
 8007510:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007514:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007518:	f8be 1000 	ldrh.w	r1, [lr]
 800751c:	fb09 110a 	mla	r1, r9, sl, r1
 8007520:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007524:	4567      	cmp	r7, ip
 8007526:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800752a:	d8e5      	bhi.n	80074f8 <__multiply+0x10c>
 800752c:	9a01      	ldr	r2, [sp, #4]
 800752e:	50a9      	str	r1, [r5, r2]
 8007530:	3504      	adds	r5, #4
 8007532:	e799      	b.n	8007468 <__multiply+0x7c>
 8007534:	3e01      	subs	r6, #1
 8007536:	e79b      	b.n	8007470 <__multiply+0x84>
 8007538:	08008180 	.word	0x08008180
 800753c:	08008191 	.word	0x08008191

08007540 <__pow5mult>:
 8007540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007544:	4615      	mov	r5, r2
 8007546:	f012 0203 	ands.w	r2, r2, #3
 800754a:	4606      	mov	r6, r0
 800754c:	460f      	mov	r7, r1
 800754e:	d007      	beq.n	8007560 <__pow5mult+0x20>
 8007550:	4c25      	ldr	r4, [pc, #148]	; (80075e8 <__pow5mult+0xa8>)
 8007552:	3a01      	subs	r2, #1
 8007554:	2300      	movs	r3, #0
 8007556:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800755a:	f7ff fe9d 	bl	8007298 <__multadd>
 800755e:	4607      	mov	r7, r0
 8007560:	10ad      	asrs	r5, r5, #2
 8007562:	d03d      	beq.n	80075e0 <__pow5mult+0xa0>
 8007564:	69f4      	ldr	r4, [r6, #28]
 8007566:	b97c      	cbnz	r4, 8007588 <__pow5mult+0x48>
 8007568:	2010      	movs	r0, #16
 800756a:	f7ff fd7f 	bl	800706c <malloc>
 800756e:	4602      	mov	r2, r0
 8007570:	61f0      	str	r0, [r6, #28]
 8007572:	b928      	cbnz	r0, 8007580 <__pow5mult+0x40>
 8007574:	4b1d      	ldr	r3, [pc, #116]	; (80075ec <__pow5mult+0xac>)
 8007576:	481e      	ldr	r0, [pc, #120]	; (80075f0 <__pow5mult+0xb0>)
 8007578:	f240 11b3 	movw	r1, #435	; 0x1b3
 800757c:	f000 fa72 	bl	8007a64 <__assert_func>
 8007580:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007584:	6004      	str	r4, [r0, #0]
 8007586:	60c4      	str	r4, [r0, #12]
 8007588:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800758c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007590:	b94c      	cbnz	r4, 80075a6 <__pow5mult+0x66>
 8007592:	f240 2171 	movw	r1, #625	; 0x271
 8007596:	4630      	mov	r0, r6
 8007598:	f7ff ff12 	bl	80073c0 <__i2b>
 800759c:	2300      	movs	r3, #0
 800759e:	f8c8 0008 	str.w	r0, [r8, #8]
 80075a2:	4604      	mov	r4, r0
 80075a4:	6003      	str	r3, [r0, #0]
 80075a6:	f04f 0900 	mov.w	r9, #0
 80075aa:	07eb      	lsls	r3, r5, #31
 80075ac:	d50a      	bpl.n	80075c4 <__pow5mult+0x84>
 80075ae:	4639      	mov	r1, r7
 80075b0:	4622      	mov	r2, r4
 80075b2:	4630      	mov	r0, r6
 80075b4:	f7ff ff1a 	bl	80073ec <__multiply>
 80075b8:	4639      	mov	r1, r7
 80075ba:	4680      	mov	r8, r0
 80075bc:	4630      	mov	r0, r6
 80075be:	f7ff fe49 	bl	8007254 <_Bfree>
 80075c2:	4647      	mov	r7, r8
 80075c4:	106d      	asrs	r5, r5, #1
 80075c6:	d00b      	beq.n	80075e0 <__pow5mult+0xa0>
 80075c8:	6820      	ldr	r0, [r4, #0]
 80075ca:	b938      	cbnz	r0, 80075dc <__pow5mult+0x9c>
 80075cc:	4622      	mov	r2, r4
 80075ce:	4621      	mov	r1, r4
 80075d0:	4630      	mov	r0, r6
 80075d2:	f7ff ff0b 	bl	80073ec <__multiply>
 80075d6:	6020      	str	r0, [r4, #0]
 80075d8:	f8c0 9000 	str.w	r9, [r0]
 80075dc:	4604      	mov	r4, r0
 80075de:	e7e4      	b.n	80075aa <__pow5mult+0x6a>
 80075e0:	4638      	mov	r0, r7
 80075e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075e6:	bf00      	nop
 80075e8:	080082e0 	.word	0x080082e0
 80075ec:	08008111 	.word	0x08008111
 80075f0:	08008191 	.word	0x08008191

080075f4 <__lshift>:
 80075f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075f8:	460c      	mov	r4, r1
 80075fa:	6849      	ldr	r1, [r1, #4]
 80075fc:	6923      	ldr	r3, [r4, #16]
 80075fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007602:	68a3      	ldr	r3, [r4, #8]
 8007604:	4607      	mov	r7, r0
 8007606:	4691      	mov	r9, r2
 8007608:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800760c:	f108 0601 	add.w	r6, r8, #1
 8007610:	42b3      	cmp	r3, r6
 8007612:	db0b      	blt.n	800762c <__lshift+0x38>
 8007614:	4638      	mov	r0, r7
 8007616:	f7ff fddd 	bl	80071d4 <_Balloc>
 800761a:	4605      	mov	r5, r0
 800761c:	b948      	cbnz	r0, 8007632 <__lshift+0x3e>
 800761e:	4602      	mov	r2, r0
 8007620:	4b28      	ldr	r3, [pc, #160]	; (80076c4 <__lshift+0xd0>)
 8007622:	4829      	ldr	r0, [pc, #164]	; (80076c8 <__lshift+0xd4>)
 8007624:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007628:	f000 fa1c 	bl	8007a64 <__assert_func>
 800762c:	3101      	adds	r1, #1
 800762e:	005b      	lsls	r3, r3, #1
 8007630:	e7ee      	b.n	8007610 <__lshift+0x1c>
 8007632:	2300      	movs	r3, #0
 8007634:	f100 0114 	add.w	r1, r0, #20
 8007638:	f100 0210 	add.w	r2, r0, #16
 800763c:	4618      	mov	r0, r3
 800763e:	4553      	cmp	r3, sl
 8007640:	db33      	blt.n	80076aa <__lshift+0xb6>
 8007642:	6920      	ldr	r0, [r4, #16]
 8007644:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007648:	f104 0314 	add.w	r3, r4, #20
 800764c:	f019 091f 	ands.w	r9, r9, #31
 8007650:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007654:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007658:	d02b      	beq.n	80076b2 <__lshift+0xbe>
 800765a:	f1c9 0e20 	rsb	lr, r9, #32
 800765e:	468a      	mov	sl, r1
 8007660:	2200      	movs	r2, #0
 8007662:	6818      	ldr	r0, [r3, #0]
 8007664:	fa00 f009 	lsl.w	r0, r0, r9
 8007668:	4310      	orrs	r0, r2
 800766a:	f84a 0b04 	str.w	r0, [sl], #4
 800766e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007672:	459c      	cmp	ip, r3
 8007674:	fa22 f20e 	lsr.w	r2, r2, lr
 8007678:	d8f3      	bhi.n	8007662 <__lshift+0x6e>
 800767a:	ebac 0304 	sub.w	r3, ip, r4
 800767e:	3b15      	subs	r3, #21
 8007680:	f023 0303 	bic.w	r3, r3, #3
 8007684:	3304      	adds	r3, #4
 8007686:	f104 0015 	add.w	r0, r4, #21
 800768a:	4584      	cmp	ip, r0
 800768c:	bf38      	it	cc
 800768e:	2304      	movcc	r3, #4
 8007690:	50ca      	str	r2, [r1, r3]
 8007692:	b10a      	cbz	r2, 8007698 <__lshift+0xa4>
 8007694:	f108 0602 	add.w	r6, r8, #2
 8007698:	3e01      	subs	r6, #1
 800769a:	4638      	mov	r0, r7
 800769c:	612e      	str	r6, [r5, #16]
 800769e:	4621      	mov	r1, r4
 80076a0:	f7ff fdd8 	bl	8007254 <_Bfree>
 80076a4:	4628      	mov	r0, r5
 80076a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80076ae:	3301      	adds	r3, #1
 80076b0:	e7c5      	b.n	800763e <__lshift+0x4a>
 80076b2:	3904      	subs	r1, #4
 80076b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80076b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80076bc:	459c      	cmp	ip, r3
 80076be:	d8f9      	bhi.n	80076b4 <__lshift+0xc0>
 80076c0:	e7ea      	b.n	8007698 <__lshift+0xa4>
 80076c2:	bf00      	nop
 80076c4:	08008180 	.word	0x08008180
 80076c8:	08008191 	.word	0x08008191

080076cc <__mcmp>:
 80076cc:	b530      	push	{r4, r5, lr}
 80076ce:	6902      	ldr	r2, [r0, #16]
 80076d0:	690c      	ldr	r4, [r1, #16]
 80076d2:	1b12      	subs	r2, r2, r4
 80076d4:	d10e      	bne.n	80076f4 <__mcmp+0x28>
 80076d6:	f100 0314 	add.w	r3, r0, #20
 80076da:	3114      	adds	r1, #20
 80076dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80076e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80076e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80076e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80076ec:	42a5      	cmp	r5, r4
 80076ee:	d003      	beq.n	80076f8 <__mcmp+0x2c>
 80076f0:	d305      	bcc.n	80076fe <__mcmp+0x32>
 80076f2:	2201      	movs	r2, #1
 80076f4:	4610      	mov	r0, r2
 80076f6:	bd30      	pop	{r4, r5, pc}
 80076f8:	4283      	cmp	r3, r0
 80076fa:	d3f3      	bcc.n	80076e4 <__mcmp+0x18>
 80076fc:	e7fa      	b.n	80076f4 <__mcmp+0x28>
 80076fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007702:	e7f7      	b.n	80076f4 <__mcmp+0x28>

08007704 <__mdiff>:
 8007704:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007708:	460c      	mov	r4, r1
 800770a:	4606      	mov	r6, r0
 800770c:	4611      	mov	r1, r2
 800770e:	4620      	mov	r0, r4
 8007710:	4690      	mov	r8, r2
 8007712:	f7ff ffdb 	bl	80076cc <__mcmp>
 8007716:	1e05      	subs	r5, r0, #0
 8007718:	d110      	bne.n	800773c <__mdiff+0x38>
 800771a:	4629      	mov	r1, r5
 800771c:	4630      	mov	r0, r6
 800771e:	f7ff fd59 	bl	80071d4 <_Balloc>
 8007722:	b930      	cbnz	r0, 8007732 <__mdiff+0x2e>
 8007724:	4b3a      	ldr	r3, [pc, #232]	; (8007810 <__mdiff+0x10c>)
 8007726:	4602      	mov	r2, r0
 8007728:	f240 2137 	movw	r1, #567	; 0x237
 800772c:	4839      	ldr	r0, [pc, #228]	; (8007814 <__mdiff+0x110>)
 800772e:	f000 f999 	bl	8007a64 <__assert_func>
 8007732:	2301      	movs	r3, #1
 8007734:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007738:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800773c:	bfa4      	itt	ge
 800773e:	4643      	movge	r3, r8
 8007740:	46a0      	movge	r8, r4
 8007742:	4630      	mov	r0, r6
 8007744:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007748:	bfa6      	itte	ge
 800774a:	461c      	movge	r4, r3
 800774c:	2500      	movge	r5, #0
 800774e:	2501      	movlt	r5, #1
 8007750:	f7ff fd40 	bl	80071d4 <_Balloc>
 8007754:	b920      	cbnz	r0, 8007760 <__mdiff+0x5c>
 8007756:	4b2e      	ldr	r3, [pc, #184]	; (8007810 <__mdiff+0x10c>)
 8007758:	4602      	mov	r2, r0
 800775a:	f240 2145 	movw	r1, #581	; 0x245
 800775e:	e7e5      	b.n	800772c <__mdiff+0x28>
 8007760:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007764:	6926      	ldr	r6, [r4, #16]
 8007766:	60c5      	str	r5, [r0, #12]
 8007768:	f104 0914 	add.w	r9, r4, #20
 800776c:	f108 0514 	add.w	r5, r8, #20
 8007770:	f100 0e14 	add.w	lr, r0, #20
 8007774:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007778:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800777c:	f108 0210 	add.w	r2, r8, #16
 8007780:	46f2      	mov	sl, lr
 8007782:	2100      	movs	r1, #0
 8007784:	f859 3b04 	ldr.w	r3, [r9], #4
 8007788:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800778c:	fa11 f88b 	uxtah	r8, r1, fp
 8007790:	b299      	uxth	r1, r3
 8007792:	0c1b      	lsrs	r3, r3, #16
 8007794:	eba8 0801 	sub.w	r8, r8, r1
 8007798:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800779c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80077a0:	fa1f f888 	uxth.w	r8, r8
 80077a4:	1419      	asrs	r1, r3, #16
 80077a6:	454e      	cmp	r6, r9
 80077a8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80077ac:	f84a 3b04 	str.w	r3, [sl], #4
 80077b0:	d8e8      	bhi.n	8007784 <__mdiff+0x80>
 80077b2:	1b33      	subs	r3, r6, r4
 80077b4:	3b15      	subs	r3, #21
 80077b6:	f023 0303 	bic.w	r3, r3, #3
 80077ba:	3304      	adds	r3, #4
 80077bc:	3415      	adds	r4, #21
 80077be:	42a6      	cmp	r6, r4
 80077c0:	bf38      	it	cc
 80077c2:	2304      	movcc	r3, #4
 80077c4:	441d      	add	r5, r3
 80077c6:	4473      	add	r3, lr
 80077c8:	469e      	mov	lr, r3
 80077ca:	462e      	mov	r6, r5
 80077cc:	4566      	cmp	r6, ip
 80077ce:	d30e      	bcc.n	80077ee <__mdiff+0xea>
 80077d0:	f10c 0203 	add.w	r2, ip, #3
 80077d4:	1b52      	subs	r2, r2, r5
 80077d6:	f022 0203 	bic.w	r2, r2, #3
 80077da:	3d03      	subs	r5, #3
 80077dc:	45ac      	cmp	ip, r5
 80077de:	bf38      	it	cc
 80077e0:	2200      	movcc	r2, #0
 80077e2:	4413      	add	r3, r2
 80077e4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80077e8:	b17a      	cbz	r2, 800780a <__mdiff+0x106>
 80077ea:	6107      	str	r7, [r0, #16]
 80077ec:	e7a4      	b.n	8007738 <__mdiff+0x34>
 80077ee:	f856 8b04 	ldr.w	r8, [r6], #4
 80077f2:	fa11 f288 	uxtah	r2, r1, r8
 80077f6:	1414      	asrs	r4, r2, #16
 80077f8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80077fc:	b292      	uxth	r2, r2
 80077fe:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007802:	f84e 2b04 	str.w	r2, [lr], #4
 8007806:	1421      	asrs	r1, r4, #16
 8007808:	e7e0      	b.n	80077cc <__mdiff+0xc8>
 800780a:	3f01      	subs	r7, #1
 800780c:	e7ea      	b.n	80077e4 <__mdiff+0xe0>
 800780e:	bf00      	nop
 8007810:	08008180 	.word	0x08008180
 8007814:	08008191 	.word	0x08008191

08007818 <__d2b>:
 8007818:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800781c:	460f      	mov	r7, r1
 800781e:	2101      	movs	r1, #1
 8007820:	ec59 8b10 	vmov	r8, r9, d0
 8007824:	4616      	mov	r6, r2
 8007826:	f7ff fcd5 	bl	80071d4 <_Balloc>
 800782a:	4604      	mov	r4, r0
 800782c:	b930      	cbnz	r0, 800783c <__d2b+0x24>
 800782e:	4602      	mov	r2, r0
 8007830:	4b24      	ldr	r3, [pc, #144]	; (80078c4 <__d2b+0xac>)
 8007832:	4825      	ldr	r0, [pc, #148]	; (80078c8 <__d2b+0xb0>)
 8007834:	f240 310f 	movw	r1, #783	; 0x30f
 8007838:	f000 f914 	bl	8007a64 <__assert_func>
 800783c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007840:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007844:	bb2d      	cbnz	r5, 8007892 <__d2b+0x7a>
 8007846:	9301      	str	r3, [sp, #4]
 8007848:	f1b8 0300 	subs.w	r3, r8, #0
 800784c:	d026      	beq.n	800789c <__d2b+0x84>
 800784e:	4668      	mov	r0, sp
 8007850:	9300      	str	r3, [sp, #0]
 8007852:	f7ff fd87 	bl	8007364 <__lo0bits>
 8007856:	e9dd 1200 	ldrd	r1, r2, [sp]
 800785a:	b1e8      	cbz	r0, 8007898 <__d2b+0x80>
 800785c:	f1c0 0320 	rsb	r3, r0, #32
 8007860:	fa02 f303 	lsl.w	r3, r2, r3
 8007864:	430b      	orrs	r3, r1
 8007866:	40c2      	lsrs	r2, r0
 8007868:	6163      	str	r3, [r4, #20]
 800786a:	9201      	str	r2, [sp, #4]
 800786c:	9b01      	ldr	r3, [sp, #4]
 800786e:	61a3      	str	r3, [r4, #24]
 8007870:	2b00      	cmp	r3, #0
 8007872:	bf14      	ite	ne
 8007874:	2202      	movne	r2, #2
 8007876:	2201      	moveq	r2, #1
 8007878:	6122      	str	r2, [r4, #16]
 800787a:	b1bd      	cbz	r5, 80078ac <__d2b+0x94>
 800787c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007880:	4405      	add	r5, r0
 8007882:	603d      	str	r5, [r7, #0]
 8007884:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007888:	6030      	str	r0, [r6, #0]
 800788a:	4620      	mov	r0, r4
 800788c:	b003      	add	sp, #12
 800788e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007892:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007896:	e7d6      	b.n	8007846 <__d2b+0x2e>
 8007898:	6161      	str	r1, [r4, #20]
 800789a:	e7e7      	b.n	800786c <__d2b+0x54>
 800789c:	a801      	add	r0, sp, #4
 800789e:	f7ff fd61 	bl	8007364 <__lo0bits>
 80078a2:	9b01      	ldr	r3, [sp, #4]
 80078a4:	6163      	str	r3, [r4, #20]
 80078a6:	3020      	adds	r0, #32
 80078a8:	2201      	movs	r2, #1
 80078aa:	e7e5      	b.n	8007878 <__d2b+0x60>
 80078ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80078b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80078b4:	6038      	str	r0, [r7, #0]
 80078b6:	6918      	ldr	r0, [r3, #16]
 80078b8:	f7ff fd34 	bl	8007324 <__hi0bits>
 80078bc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80078c0:	e7e2      	b.n	8007888 <__d2b+0x70>
 80078c2:	bf00      	nop
 80078c4:	08008180 	.word	0x08008180
 80078c8:	08008191 	.word	0x08008191

080078cc <__sflush_r>:
 80078cc:	898a      	ldrh	r2, [r1, #12]
 80078ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078d2:	4605      	mov	r5, r0
 80078d4:	0710      	lsls	r0, r2, #28
 80078d6:	460c      	mov	r4, r1
 80078d8:	d458      	bmi.n	800798c <__sflush_r+0xc0>
 80078da:	684b      	ldr	r3, [r1, #4]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	dc05      	bgt.n	80078ec <__sflush_r+0x20>
 80078e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	dc02      	bgt.n	80078ec <__sflush_r+0x20>
 80078e6:	2000      	movs	r0, #0
 80078e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80078ee:	2e00      	cmp	r6, #0
 80078f0:	d0f9      	beq.n	80078e6 <__sflush_r+0x1a>
 80078f2:	2300      	movs	r3, #0
 80078f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80078f8:	682f      	ldr	r7, [r5, #0]
 80078fa:	6a21      	ldr	r1, [r4, #32]
 80078fc:	602b      	str	r3, [r5, #0]
 80078fe:	d032      	beq.n	8007966 <__sflush_r+0x9a>
 8007900:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007902:	89a3      	ldrh	r3, [r4, #12]
 8007904:	075a      	lsls	r2, r3, #29
 8007906:	d505      	bpl.n	8007914 <__sflush_r+0x48>
 8007908:	6863      	ldr	r3, [r4, #4]
 800790a:	1ac0      	subs	r0, r0, r3
 800790c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800790e:	b10b      	cbz	r3, 8007914 <__sflush_r+0x48>
 8007910:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007912:	1ac0      	subs	r0, r0, r3
 8007914:	2300      	movs	r3, #0
 8007916:	4602      	mov	r2, r0
 8007918:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800791a:	6a21      	ldr	r1, [r4, #32]
 800791c:	4628      	mov	r0, r5
 800791e:	47b0      	blx	r6
 8007920:	1c43      	adds	r3, r0, #1
 8007922:	89a3      	ldrh	r3, [r4, #12]
 8007924:	d106      	bne.n	8007934 <__sflush_r+0x68>
 8007926:	6829      	ldr	r1, [r5, #0]
 8007928:	291d      	cmp	r1, #29
 800792a:	d82b      	bhi.n	8007984 <__sflush_r+0xb8>
 800792c:	4a29      	ldr	r2, [pc, #164]	; (80079d4 <__sflush_r+0x108>)
 800792e:	410a      	asrs	r2, r1
 8007930:	07d6      	lsls	r6, r2, #31
 8007932:	d427      	bmi.n	8007984 <__sflush_r+0xb8>
 8007934:	2200      	movs	r2, #0
 8007936:	6062      	str	r2, [r4, #4]
 8007938:	04d9      	lsls	r1, r3, #19
 800793a:	6922      	ldr	r2, [r4, #16]
 800793c:	6022      	str	r2, [r4, #0]
 800793e:	d504      	bpl.n	800794a <__sflush_r+0x7e>
 8007940:	1c42      	adds	r2, r0, #1
 8007942:	d101      	bne.n	8007948 <__sflush_r+0x7c>
 8007944:	682b      	ldr	r3, [r5, #0]
 8007946:	b903      	cbnz	r3, 800794a <__sflush_r+0x7e>
 8007948:	6560      	str	r0, [r4, #84]	; 0x54
 800794a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800794c:	602f      	str	r7, [r5, #0]
 800794e:	2900      	cmp	r1, #0
 8007950:	d0c9      	beq.n	80078e6 <__sflush_r+0x1a>
 8007952:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007956:	4299      	cmp	r1, r3
 8007958:	d002      	beq.n	8007960 <__sflush_r+0x94>
 800795a:	4628      	mov	r0, r5
 800795c:	f7ff fb3a 	bl	8006fd4 <_free_r>
 8007960:	2000      	movs	r0, #0
 8007962:	6360      	str	r0, [r4, #52]	; 0x34
 8007964:	e7c0      	b.n	80078e8 <__sflush_r+0x1c>
 8007966:	2301      	movs	r3, #1
 8007968:	4628      	mov	r0, r5
 800796a:	47b0      	blx	r6
 800796c:	1c41      	adds	r1, r0, #1
 800796e:	d1c8      	bne.n	8007902 <__sflush_r+0x36>
 8007970:	682b      	ldr	r3, [r5, #0]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d0c5      	beq.n	8007902 <__sflush_r+0x36>
 8007976:	2b1d      	cmp	r3, #29
 8007978:	d001      	beq.n	800797e <__sflush_r+0xb2>
 800797a:	2b16      	cmp	r3, #22
 800797c:	d101      	bne.n	8007982 <__sflush_r+0xb6>
 800797e:	602f      	str	r7, [r5, #0]
 8007980:	e7b1      	b.n	80078e6 <__sflush_r+0x1a>
 8007982:	89a3      	ldrh	r3, [r4, #12]
 8007984:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007988:	81a3      	strh	r3, [r4, #12]
 800798a:	e7ad      	b.n	80078e8 <__sflush_r+0x1c>
 800798c:	690f      	ldr	r7, [r1, #16]
 800798e:	2f00      	cmp	r7, #0
 8007990:	d0a9      	beq.n	80078e6 <__sflush_r+0x1a>
 8007992:	0793      	lsls	r3, r2, #30
 8007994:	680e      	ldr	r6, [r1, #0]
 8007996:	bf08      	it	eq
 8007998:	694b      	ldreq	r3, [r1, #20]
 800799a:	600f      	str	r7, [r1, #0]
 800799c:	bf18      	it	ne
 800799e:	2300      	movne	r3, #0
 80079a0:	eba6 0807 	sub.w	r8, r6, r7
 80079a4:	608b      	str	r3, [r1, #8]
 80079a6:	f1b8 0f00 	cmp.w	r8, #0
 80079aa:	dd9c      	ble.n	80078e6 <__sflush_r+0x1a>
 80079ac:	6a21      	ldr	r1, [r4, #32]
 80079ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80079b0:	4643      	mov	r3, r8
 80079b2:	463a      	mov	r2, r7
 80079b4:	4628      	mov	r0, r5
 80079b6:	47b0      	blx	r6
 80079b8:	2800      	cmp	r0, #0
 80079ba:	dc06      	bgt.n	80079ca <__sflush_r+0xfe>
 80079bc:	89a3      	ldrh	r3, [r4, #12]
 80079be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079c2:	81a3      	strh	r3, [r4, #12]
 80079c4:	f04f 30ff 	mov.w	r0, #4294967295
 80079c8:	e78e      	b.n	80078e8 <__sflush_r+0x1c>
 80079ca:	4407      	add	r7, r0
 80079cc:	eba8 0800 	sub.w	r8, r8, r0
 80079d0:	e7e9      	b.n	80079a6 <__sflush_r+0xda>
 80079d2:	bf00      	nop
 80079d4:	dfbffffe 	.word	0xdfbffffe

080079d8 <_fflush_r>:
 80079d8:	b538      	push	{r3, r4, r5, lr}
 80079da:	690b      	ldr	r3, [r1, #16]
 80079dc:	4605      	mov	r5, r0
 80079de:	460c      	mov	r4, r1
 80079e0:	b913      	cbnz	r3, 80079e8 <_fflush_r+0x10>
 80079e2:	2500      	movs	r5, #0
 80079e4:	4628      	mov	r0, r5
 80079e6:	bd38      	pop	{r3, r4, r5, pc}
 80079e8:	b118      	cbz	r0, 80079f2 <_fflush_r+0x1a>
 80079ea:	6a03      	ldr	r3, [r0, #32]
 80079ec:	b90b      	cbnz	r3, 80079f2 <_fflush_r+0x1a>
 80079ee:	f7fe fb7b 	bl	80060e8 <__sinit>
 80079f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d0f3      	beq.n	80079e2 <_fflush_r+0xa>
 80079fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80079fc:	07d0      	lsls	r0, r2, #31
 80079fe:	d404      	bmi.n	8007a0a <_fflush_r+0x32>
 8007a00:	0599      	lsls	r1, r3, #22
 8007a02:	d402      	bmi.n	8007a0a <_fflush_r+0x32>
 8007a04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a06:	f7fe fc66 	bl	80062d6 <__retarget_lock_acquire_recursive>
 8007a0a:	4628      	mov	r0, r5
 8007a0c:	4621      	mov	r1, r4
 8007a0e:	f7ff ff5d 	bl	80078cc <__sflush_r>
 8007a12:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a14:	07da      	lsls	r2, r3, #31
 8007a16:	4605      	mov	r5, r0
 8007a18:	d4e4      	bmi.n	80079e4 <_fflush_r+0xc>
 8007a1a:	89a3      	ldrh	r3, [r4, #12]
 8007a1c:	059b      	lsls	r3, r3, #22
 8007a1e:	d4e1      	bmi.n	80079e4 <_fflush_r+0xc>
 8007a20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a22:	f7fe fc59 	bl	80062d8 <__retarget_lock_release_recursive>
 8007a26:	e7dd      	b.n	80079e4 <_fflush_r+0xc>

08007a28 <_sbrk_r>:
 8007a28:	b538      	push	{r3, r4, r5, lr}
 8007a2a:	4d06      	ldr	r5, [pc, #24]	; (8007a44 <_sbrk_r+0x1c>)
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	4604      	mov	r4, r0
 8007a30:	4608      	mov	r0, r1
 8007a32:	602b      	str	r3, [r5, #0]
 8007a34:	f7f9 fcbc 	bl	80013b0 <_sbrk>
 8007a38:	1c43      	adds	r3, r0, #1
 8007a3a:	d102      	bne.n	8007a42 <_sbrk_r+0x1a>
 8007a3c:	682b      	ldr	r3, [r5, #0]
 8007a3e:	b103      	cbz	r3, 8007a42 <_sbrk_r+0x1a>
 8007a40:	6023      	str	r3, [r4, #0]
 8007a42:	bd38      	pop	{r3, r4, r5, pc}
 8007a44:	2000046c 	.word	0x2000046c

08007a48 <memcpy>:
 8007a48:	440a      	add	r2, r1
 8007a4a:	4291      	cmp	r1, r2
 8007a4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a50:	d100      	bne.n	8007a54 <memcpy+0xc>
 8007a52:	4770      	bx	lr
 8007a54:	b510      	push	{r4, lr}
 8007a56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a5e:	4291      	cmp	r1, r2
 8007a60:	d1f9      	bne.n	8007a56 <memcpy+0xe>
 8007a62:	bd10      	pop	{r4, pc}

08007a64 <__assert_func>:
 8007a64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a66:	4614      	mov	r4, r2
 8007a68:	461a      	mov	r2, r3
 8007a6a:	4b09      	ldr	r3, [pc, #36]	; (8007a90 <__assert_func+0x2c>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4605      	mov	r5, r0
 8007a70:	68d8      	ldr	r0, [r3, #12]
 8007a72:	b14c      	cbz	r4, 8007a88 <__assert_func+0x24>
 8007a74:	4b07      	ldr	r3, [pc, #28]	; (8007a94 <__assert_func+0x30>)
 8007a76:	9100      	str	r1, [sp, #0]
 8007a78:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007a7c:	4906      	ldr	r1, [pc, #24]	; (8007a98 <__assert_func+0x34>)
 8007a7e:	462b      	mov	r3, r5
 8007a80:	f000 f844 	bl	8007b0c <fiprintf>
 8007a84:	f000 f854 	bl	8007b30 <abort>
 8007a88:	4b04      	ldr	r3, [pc, #16]	; (8007a9c <__assert_func+0x38>)
 8007a8a:	461c      	mov	r4, r3
 8007a8c:	e7f3      	b.n	8007a76 <__assert_func+0x12>
 8007a8e:	bf00      	nop
 8007a90:	20000064 	.word	0x20000064
 8007a94:	080082f6 	.word	0x080082f6
 8007a98:	08008303 	.word	0x08008303
 8007a9c:	08008331 	.word	0x08008331

08007aa0 <_calloc_r>:
 8007aa0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007aa2:	fba1 2402 	umull	r2, r4, r1, r2
 8007aa6:	b94c      	cbnz	r4, 8007abc <_calloc_r+0x1c>
 8007aa8:	4611      	mov	r1, r2
 8007aaa:	9201      	str	r2, [sp, #4]
 8007aac:	f7ff fb06 	bl	80070bc <_malloc_r>
 8007ab0:	9a01      	ldr	r2, [sp, #4]
 8007ab2:	4605      	mov	r5, r0
 8007ab4:	b930      	cbnz	r0, 8007ac4 <_calloc_r+0x24>
 8007ab6:	4628      	mov	r0, r5
 8007ab8:	b003      	add	sp, #12
 8007aba:	bd30      	pop	{r4, r5, pc}
 8007abc:	220c      	movs	r2, #12
 8007abe:	6002      	str	r2, [r0, #0]
 8007ac0:	2500      	movs	r5, #0
 8007ac2:	e7f8      	b.n	8007ab6 <_calloc_r+0x16>
 8007ac4:	4621      	mov	r1, r4
 8007ac6:	f7fe fb88 	bl	80061da <memset>
 8007aca:	e7f4      	b.n	8007ab6 <_calloc_r+0x16>

08007acc <__ascii_mbtowc>:
 8007acc:	b082      	sub	sp, #8
 8007ace:	b901      	cbnz	r1, 8007ad2 <__ascii_mbtowc+0x6>
 8007ad0:	a901      	add	r1, sp, #4
 8007ad2:	b142      	cbz	r2, 8007ae6 <__ascii_mbtowc+0x1a>
 8007ad4:	b14b      	cbz	r3, 8007aea <__ascii_mbtowc+0x1e>
 8007ad6:	7813      	ldrb	r3, [r2, #0]
 8007ad8:	600b      	str	r3, [r1, #0]
 8007ada:	7812      	ldrb	r2, [r2, #0]
 8007adc:	1e10      	subs	r0, r2, #0
 8007ade:	bf18      	it	ne
 8007ae0:	2001      	movne	r0, #1
 8007ae2:	b002      	add	sp, #8
 8007ae4:	4770      	bx	lr
 8007ae6:	4610      	mov	r0, r2
 8007ae8:	e7fb      	b.n	8007ae2 <__ascii_mbtowc+0x16>
 8007aea:	f06f 0001 	mvn.w	r0, #1
 8007aee:	e7f8      	b.n	8007ae2 <__ascii_mbtowc+0x16>

08007af0 <__ascii_wctomb>:
 8007af0:	b149      	cbz	r1, 8007b06 <__ascii_wctomb+0x16>
 8007af2:	2aff      	cmp	r2, #255	; 0xff
 8007af4:	bf85      	ittet	hi
 8007af6:	238a      	movhi	r3, #138	; 0x8a
 8007af8:	6003      	strhi	r3, [r0, #0]
 8007afa:	700a      	strbls	r2, [r1, #0]
 8007afc:	f04f 30ff 	movhi.w	r0, #4294967295
 8007b00:	bf98      	it	ls
 8007b02:	2001      	movls	r0, #1
 8007b04:	4770      	bx	lr
 8007b06:	4608      	mov	r0, r1
 8007b08:	4770      	bx	lr
	...

08007b0c <fiprintf>:
 8007b0c:	b40e      	push	{r1, r2, r3}
 8007b0e:	b503      	push	{r0, r1, lr}
 8007b10:	4601      	mov	r1, r0
 8007b12:	ab03      	add	r3, sp, #12
 8007b14:	4805      	ldr	r0, [pc, #20]	; (8007b2c <fiprintf+0x20>)
 8007b16:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b1a:	6800      	ldr	r0, [r0, #0]
 8007b1c:	9301      	str	r3, [sp, #4]
 8007b1e:	f000 f837 	bl	8007b90 <_vfiprintf_r>
 8007b22:	b002      	add	sp, #8
 8007b24:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b28:	b003      	add	sp, #12
 8007b2a:	4770      	bx	lr
 8007b2c:	20000064 	.word	0x20000064

08007b30 <abort>:
 8007b30:	b508      	push	{r3, lr}
 8007b32:	2006      	movs	r0, #6
 8007b34:	f000 fa04 	bl	8007f40 <raise>
 8007b38:	2001      	movs	r0, #1
 8007b3a:	f7f9 fbc1 	bl	80012c0 <_exit>

08007b3e <__sfputc_r>:
 8007b3e:	6893      	ldr	r3, [r2, #8]
 8007b40:	3b01      	subs	r3, #1
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	b410      	push	{r4}
 8007b46:	6093      	str	r3, [r2, #8]
 8007b48:	da08      	bge.n	8007b5c <__sfputc_r+0x1e>
 8007b4a:	6994      	ldr	r4, [r2, #24]
 8007b4c:	42a3      	cmp	r3, r4
 8007b4e:	db01      	blt.n	8007b54 <__sfputc_r+0x16>
 8007b50:	290a      	cmp	r1, #10
 8007b52:	d103      	bne.n	8007b5c <__sfputc_r+0x1e>
 8007b54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b58:	f000 b934 	b.w	8007dc4 <__swbuf_r>
 8007b5c:	6813      	ldr	r3, [r2, #0]
 8007b5e:	1c58      	adds	r0, r3, #1
 8007b60:	6010      	str	r0, [r2, #0]
 8007b62:	7019      	strb	r1, [r3, #0]
 8007b64:	4608      	mov	r0, r1
 8007b66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <__sfputs_r>:
 8007b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b6e:	4606      	mov	r6, r0
 8007b70:	460f      	mov	r7, r1
 8007b72:	4614      	mov	r4, r2
 8007b74:	18d5      	adds	r5, r2, r3
 8007b76:	42ac      	cmp	r4, r5
 8007b78:	d101      	bne.n	8007b7e <__sfputs_r+0x12>
 8007b7a:	2000      	movs	r0, #0
 8007b7c:	e007      	b.n	8007b8e <__sfputs_r+0x22>
 8007b7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b82:	463a      	mov	r2, r7
 8007b84:	4630      	mov	r0, r6
 8007b86:	f7ff ffda 	bl	8007b3e <__sfputc_r>
 8007b8a:	1c43      	adds	r3, r0, #1
 8007b8c:	d1f3      	bne.n	8007b76 <__sfputs_r+0xa>
 8007b8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007b90 <_vfiprintf_r>:
 8007b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b94:	460d      	mov	r5, r1
 8007b96:	b09d      	sub	sp, #116	; 0x74
 8007b98:	4614      	mov	r4, r2
 8007b9a:	4698      	mov	r8, r3
 8007b9c:	4606      	mov	r6, r0
 8007b9e:	b118      	cbz	r0, 8007ba8 <_vfiprintf_r+0x18>
 8007ba0:	6a03      	ldr	r3, [r0, #32]
 8007ba2:	b90b      	cbnz	r3, 8007ba8 <_vfiprintf_r+0x18>
 8007ba4:	f7fe faa0 	bl	80060e8 <__sinit>
 8007ba8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007baa:	07d9      	lsls	r1, r3, #31
 8007bac:	d405      	bmi.n	8007bba <_vfiprintf_r+0x2a>
 8007bae:	89ab      	ldrh	r3, [r5, #12]
 8007bb0:	059a      	lsls	r2, r3, #22
 8007bb2:	d402      	bmi.n	8007bba <_vfiprintf_r+0x2a>
 8007bb4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007bb6:	f7fe fb8e 	bl	80062d6 <__retarget_lock_acquire_recursive>
 8007bba:	89ab      	ldrh	r3, [r5, #12]
 8007bbc:	071b      	lsls	r3, r3, #28
 8007bbe:	d501      	bpl.n	8007bc4 <_vfiprintf_r+0x34>
 8007bc0:	692b      	ldr	r3, [r5, #16]
 8007bc2:	b99b      	cbnz	r3, 8007bec <_vfiprintf_r+0x5c>
 8007bc4:	4629      	mov	r1, r5
 8007bc6:	4630      	mov	r0, r6
 8007bc8:	f000 f93a 	bl	8007e40 <__swsetup_r>
 8007bcc:	b170      	cbz	r0, 8007bec <_vfiprintf_r+0x5c>
 8007bce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007bd0:	07dc      	lsls	r4, r3, #31
 8007bd2:	d504      	bpl.n	8007bde <_vfiprintf_r+0x4e>
 8007bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bd8:	b01d      	add	sp, #116	; 0x74
 8007bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bde:	89ab      	ldrh	r3, [r5, #12]
 8007be0:	0598      	lsls	r0, r3, #22
 8007be2:	d4f7      	bmi.n	8007bd4 <_vfiprintf_r+0x44>
 8007be4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007be6:	f7fe fb77 	bl	80062d8 <__retarget_lock_release_recursive>
 8007bea:	e7f3      	b.n	8007bd4 <_vfiprintf_r+0x44>
 8007bec:	2300      	movs	r3, #0
 8007bee:	9309      	str	r3, [sp, #36]	; 0x24
 8007bf0:	2320      	movs	r3, #32
 8007bf2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007bf6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007bfa:	2330      	movs	r3, #48	; 0x30
 8007bfc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007db0 <_vfiprintf_r+0x220>
 8007c00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c04:	f04f 0901 	mov.w	r9, #1
 8007c08:	4623      	mov	r3, r4
 8007c0a:	469a      	mov	sl, r3
 8007c0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c10:	b10a      	cbz	r2, 8007c16 <_vfiprintf_r+0x86>
 8007c12:	2a25      	cmp	r2, #37	; 0x25
 8007c14:	d1f9      	bne.n	8007c0a <_vfiprintf_r+0x7a>
 8007c16:	ebba 0b04 	subs.w	fp, sl, r4
 8007c1a:	d00b      	beq.n	8007c34 <_vfiprintf_r+0xa4>
 8007c1c:	465b      	mov	r3, fp
 8007c1e:	4622      	mov	r2, r4
 8007c20:	4629      	mov	r1, r5
 8007c22:	4630      	mov	r0, r6
 8007c24:	f7ff ffa2 	bl	8007b6c <__sfputs_r>
 8007c28:	3001      	adds	r0, #1
 8007c2a:	f000 80a9 	beq.w	8007d80 <_vfiprintf_r+0x1f0>
 8007c2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c30:	445a      	add	r2, fp
 8007c32:	9209      	str	r2, [sp, #36]	; 0x24
 8007c34:	f89a 3000 	ldrb.w	r3, [sl]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	f000 80a1 	beq.w	8007d80 <_vfiprintf_r+0x1f0>
 8007c3e:	2300      	movs	r3, #0
 8007c40:	f04f 32ff 	mov.w	r2, #4294967295
 8007c44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c48:	f10a 0a01 	add.w	sl, sl, #1
 8007c4c:	9304      	str	r3, [sp, #16]
 8007c4e:	9307      	str	r3, [sp, #28]
 8007c50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c54:	931a      	str	r3, [sp, #104]	; 0x68
 8007c56:	4654      	mov	r4, sl
 8007c58:	2205      	movs	r2, #5
 8007c5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c5e:	4854      	ldr	r0, [pc, #336]	; (8007db0 <_vfiprintf_r+0x220>)
 8007c60:	f7f8 fab6 	bl	80001d0 <memchr>
 8007c64:	9a04      	ldr	r2, [sp, #16]
 8007c66:	b9d8      	cbnz	r0, 8007ca0 <_vfiprintf_r+0x110>
 8007c68:	06d1      	lsls	r1, r2, #27
 8007c6a:	bf44      	itt	mi
 8007c6c:	2320      	movmi	r3, #32
 8007c6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c72:	0713      	lsls	r3, r2, #28
 8007c74:	bf44      	itt	mi
 8007c76:	232b      	movmi	r3, #43	; 0x2b
 8007c78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c7c:	f89a 3000 	ldrb.w	r3, [sl]
 8007c80:	2b2a      	cmp	r3, #42	; 0x2a
 8007c82:	d015      	beq.n	8007cb0 <_vfiprintf_r+0x120>
 8007c84:	9a07      	ldr	r2, [sp, #28]
 8007c86:	4654      	mov	r4, sl
 8007c88:	2000      	movs	r0, #0
 8007c8a:	f04f 0c0a 	mov.w	ip, #10
 8007c8e:	4621      	mov	r1, r4
 8007c90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c94:	3b30      	subs	r3, #48	; 0x30
 8007c96:	2b09      	cmp	r3, #9
 8007c98:	d94d      	bls.n	8007d36 <_vfiprintf_r+0x1a6>
 8007c9a:	b1b0      	cbz	r0, 8007cca <_vfiprintf_r+0x13a>
 8007c9c:	9207      	str	r2, [sp, #28]
 8007c9e:	e014      	b.n	8007cca <_vfiprintf_r+0x13a>
 8007ca0:	eba0 0308 	sub.w	r3, r0, r8
 8007ca4:	fa09 f303 	lsl.w	r3, r9, r3
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	9304      	str	r3, [sp, #16]
 8007cac:	46a2      	mov	sl, r4
 8007cae:	e7d2      	b.n	8007c56 <_vfiprintf_r+0xc6>
 8007cb0:	9b03      	ldr	r3, [sp, #12]
 8007cb2:	1d19      	adds	r1, r3, #4
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	9103      	str	r1, [sp, #12]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	bfbb      	ittet	lt
 8007cbc:	425b      	neglt	r3, r3
 8007cbe:	f042 0202 	orrlt.w	r2, r2, #2
 8007cc2:	9307      	strge	r3, [sp, #28]
 8007cc4:	9307      	strlt	r3, [sp, #28]
 8007cc6:	bfb8      	it	lt
 8007cc8:	9204      	strlt	r2, [sp, #16]
 8007cca:	7823      	ldrb	r3, [r4, #0]
 8007ccc:	2b2e      	cmp	r3, #46	; 0x2e
 8007cce:	d10c      	bne.n	8007cea <_vfiprintf_r+0x15a>
 8007cd0:	7863      	ldrb	r3, [r4, #1]
 8007cd2:	2b2a      	cmp	r3, #42	; 0x2a
 8007cd4:	d134      	bne.n	8007d40 <_vfiprintf_r+0x1b0>
 8007cd6:	9b03      	ldr	r3, [sp, #12]
 8007cd8:	1d1a      	adds	r2, r3, #4
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	9203      	str	r2, [sp, #12]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	bfb8      	it	lt
 8007ce2:	f04f 33ff 	movlt.w	r3, #4294967295
 8007ce6:	3402      	adds	r4, #2
 8007ce8:	9305      	str	r3, [sp, #20]
 8007cea:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007dc0 <_vfiprintf_r+0x230>
 8007cee:	7821      	ldrb	r1, [r4, #0]
 8007cf0:	2203      	movs	r2, #3
 8007cf2:	4650      	mov	r0, sl
 8007cf4:	f7f8 fa6c 	bl	80001d0 <memchr>
 8007cf8:	b138      	cbz	r0, 8007d0a <_vfiprintf_r+0x17a>
 8007cfa:	9b04      	ldr	r3, [sp, #16]
 8007cfc:	eba0 000a 	sub.w	r0, r0, sl
 8007d00:	2240      	movs	r2, #64	; 0x40
 8007d02:	4082      	lsls	r2, r0
 8007d04:	4313      	orrs	r3, r2
 8007d06:	3401      	adds	r4, #1
 8007d08:	9304      	str	r3, [sp, #16]
 8007d0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d0e:	4829      	ldr	r0, [pc, #164]	; (8007db4 <_vfiprintf_r+0x224>)
 8007d10:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d14:	2206      	movs	r2, #6
 8007d16:	f7f8 fa5b 	bl	80001d0 <memchr>
 8007d1a:	2800      	cmp	r0, #0
 8007d1c:	d03f      	beq.n	8007d9e <_vfiprintf_r+0x20e>
 8007d1e:	4b26      	ldr	r3, [pc, #152]	; (8007db8 <_vfiprintf_r+0x228>)
 8007d20:	bb1b      	cbnz	r3, 8007d6a <_vfiprintf_r+0x1da>
 8007d22:	9b03      	ldr	r3, [sp, #12]
 8007d24:	3307      	adds	r3, #7
 8007d26:	f023 0307 	bic.w	r3, r3, #7
 8007d2a:	3308      	adds	r3, #8
 8007d2c:	9303      	str	r3, [sp, #12]
 8007d2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d30:	443b      	add	r3, r7
 8007d32:	9309      	str	r3, [sp, #36]	; 0x24
 8007d34:	e768      	b.n	8007c08 <_vfiprintf_r+0x78>
 8007d36:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d3a:	460c      	mov	r4, r1
 8007d3c:	2001      	movs	r0, #1
 8007d3e:	e7a6      	b.n	8007c8e <_vfiprintf_r+0xfe>
 8007d40:	2300      	movs	r3, #0
 8007d42:	3401      	adds	r4, #1
 8007d44:	9305      	str	r3, [sp, #20]
 8007d46:	4619      	mov	r1, r3
 8007d48:	f04f 0c0a 	mov.w	ip, #10
 8007d4c:	4620      	mov	r0, r4
 8007d4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d52:	3a30      	subs	r2, #48	; 0x30
 8007d54:	2a09      	cmp	r2, #9
 8007d56:	d903      	bls.n	8007d60 <_vfiprintf_r+0x1d0>
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d0c6      	beq.n	8007cea <_vfiprintf_r+0x15a>
 8007d5c:	9105      	str	r1, [sp, #20]
 8007d5e:	e7c4      	b.n	8007cea <_vfiprintf_r+0x15a>
 8007d60:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d64:	4604      	mov	r4, r0
 8007d66:	2301      	movs	r3, #1
 8007d68:	e7f0      	b.n	8007d4c <_vfiprintf_r+0x1bc>
 8007d6a:	ab03      	add	r3, sp, #12
 8007d6c:	9300      	str	r3, [sp, #0]
 8007d6e:	462a      	mov	r2, r5
 8007d70:	4b12      	ldr	r3, [pc, #72]	; (8007dbc <_vfiprintf_r+0x22c>)
 8007d72:	a904      	add	r1, sp, #16
 8007d74:	4630      	mov	r0, r6
 8007d76:	f7fd fd65 	bl	8005844 <_printf_float>
 8007d7a:	4607      	mov	r7, r0
 8007d7c:	1c78      	adds	r0, r7, #1
 8007d7e:	d1d6      	bne.n	8007d2e <_vfiprintf_r+0x19e>
 8007d80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d82:	07d9      	lsls	r1, r3, #31
 8007d84:	d405      	bmi.n	8007d92 <_vfiprintf_r+0x202>
 8007d86:	89ab      	ldrh	r3, [r5, #12]
 8007d88:	059a      	lsls	r2, r3, #22
 8007d8a:	d402      	bmi.n	8007d92 <_vfiprintf_r+0x202>
 8007d8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d8e:	f7fe faa3 	bl	80062d8 <__retarget_lock_release_recursive>
 8007d92:	89ab      	ldrh	r3, [r5, #12]
 8007d94:	065b      	lsls	r3, r3, #25
 8007d96:	f53f af1d 	bmi.w	8007bd4 <_vfiprintf_r+0x44>
 8007d9a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d9c:	e71c      	b.n	8007bd8 <_vfiprintf_r+0x48>
 8007d9e:	ab03      	add	r3, sp, #12
 8007da0:	9300      	str	r3, [sp, #0]
 8007da2:	462a      	mov	r2, r5
 8007da4:	4b05      	ldr	r3, [pc, #20]	; (8007dbc <_vfiprintf_r+0x22c>)
 8007da6:	a904      	add	r1, sp, #16
 8007da8:	4630      	mov	r0, r6
 8007daa:	f7fd ffef 	bl	8005d8c <_printf_i>
 8007dae:	e7e4      	b.n	8007d7a <_vfiprintf_r+0x1ea>
 8007db0:	08008433 	.word	0x08008433
 8007db4:	0800843d 	.word	0x0800843d
 8007db8:	08005845 	.word	0x08005845
 8007dbc:	08007b6d 	.word	0x08007b6d
 8007dc0:	08008439 	.word	0x08008439

08007dc4 <__swbuf_r>:
 8007dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dc6:	460e      	mov	r6, r1
 8007dc8:	4614      	mov	r4, r2
 8007dca:	4605      	mov	r5, r0
 8007dcc:	b118      	cbz	r0, 8007dd6 <__swbuf_r+0x12>
 8007dce:	6a03      	ldr	r3, [r0, #32]
 8007dd0:	b90b      	cbnz	r3, 8007dd6 <__swbuf_r+0x12>
 8007dd2:	f7fe f989 	bl	80060e8 <__sinit>
 8007dd6:	69a3      	ldr	r3, [r4, #24]
 8007dd8:	60a3      	str	r3, [r4, #8]
 8007dda:	89a3      	ldrh	r3, [r4, #12]
 8007ddc:	071a      	lsls	r2, r3, #28
 8007dde:	d525      	bpl.n	8007e2c <__swbuf_r+0x68>
 8007de0:	6923      	ldr	r3, [r4, #16]
 8007de2:	b31b      	cbz	r3, 8007e2c <__swbuf_r+0x68>
 8007de4:	6823      	ldr	r3, [r4, #0]
 8007de6:	6922      	ldr	r2, [r4, #16]
 8007de8:	1a98      	subs	r0, r3, r2
 8007dea:	6963      	ldr	r3, [r4, #20]
 8007dec:	b2f6      	uxtb	r6, r6
 8007dee:	4283      	cmp	r3, r0
 8007df0:	4637      	mov	r7, r6
 8007df2:	dc04      	bgt.n	8007dfe <__swbuf_r+0x3a>
 8007df4:	4621      	mov	r1, r4
 8007df6:	4628      	mov	r0, r5
 8007df8:	f7ff fdee 	bl	80079d8 <_fflush_r>
 8007dfc:	b9e0      	cbnz	r0, 8007e38 <__swbuf_r+0x74>
 8007dfe:	68a3      	ldr	r3, [r4, #8]
 8007e00:	3b01      	subs	r3, #1
 8007e02:	60a3      	str	r3, [r4, #8]
 8007e04:	6823      	ldr	r3, [r4, #0]
 8007e06:	1c5a      	adds	r2, r3, #1
 8007e08:	6022      	str	r2, [r4, #0]
 8007e0a:	701e      	strb	r6, [r3, #0]
 8007e0c:	6962      	ldr	r2, [r4, #20]
 8007e0e:	1c43      	adds	r3, r0, #1
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d004      	beq.n	8007e1e <__swbuf_r+0x5a>
 8007e14:	89a3      	ldrh	r3, [r4, #12]
 8007e16:	07db      	lsls	r3, r3, #31
 8007e18:	d506      	bpl.n	8007e28 <__swbuf_r+0x64>
 8007e1a:	2e0a      	cmp	r6, #10
 8007e1c:	d104      	bne.n	8007e28 <__swbuf_r+0x64>
 8007e1e:	4621      	mov	r1, r4
 8007e20:	4628      	mov	r0, r5
 8007e22:	f7ff fdd9 	bl	80079d8 <_fflush_r>
 8007e26:	b938      	cbnz	r0, 8007e38 <__swbuf_r+0x74>
 8007e28:	4638      	mov	r0, r7
 8007e2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e2c:	4621      	mov	r1, r4
 8007e2e:	4628      	mov	r0, r5
 8007e30:	f000 f806 	bl	8007e40 <__swsetup_r>
 8007e34:	2800      	cmp	r0, #0
 8007e36:	d0d5      	beq.n	8007de4 <__swbuf_r+0x20>
 8007e38:	f04f 37ff 	mov.w	r7, #4294967295
 8007e3c:	e7f4      	b.n	8007e28 <__swbuf_r+0x64>
	...

08007e40 <__swsetup_r>:
 8007e40:	b538      	push	{r3, r4, r5, lr}
 8007e42:	4b2a      	ldr	r3, [pc, #168]	; (8007eec <__swsetup_r+0xac>)
 8007e44:	4605      	mov	r5, r0
 8007e46:	6818      	ldr	r0, [r3, #0]
 8007e48:	460c      	mov	r4, r1
 8007e4a:	b118      	cbz	r0, 8007e54 <__swsetup_r+0x14>
 8007e4c:	6a03      	ldr	r3, [r0, #32]
 8007e4e:	b90b      	cbnz	r3, 8007e54 <__swsetup_r+0x14>
 8007e50:	f7fe f94a 	bl	80060e8 <__sinit>
 8007e54:	89a3      	ldrh	r3, [r4, #12]
 8007e56:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e5a:	0718      	lsls	r0, r3, #28
 8007e5c:	d422      	bmi.n	8007ea4 <__swsetup_r+0x64>
 8007e5e:	06d9      	lsls	r1, r3, #27
 8007e60:	d407      	bmi.n	8007e72 <__swsetup_r+0x32>
 8007e62:	2309      	movs	r3, #9
 8007e64:	602b      	str	r3, [r5, #0]
 8007e66:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007e6a:	81a3      	strh	r3, [r4, #12]
 8007e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e70:	e034      	b.n	8007edc <__swsetup_r+0x9c>
 8007e72:	0758      	lsls	r0, r3, #29
 8007e74:	d512      	bpl.n	8007e9c <__swsetup_r+0x5c>
 8007e76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e78:	b141      	cbz	r1, 8007e8c <__swsetup_r+0x4c>
 8007e7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e7e:	4299      	cmp	r1, r3
 8007e80:	d002      	beq.n	8007e88 <__swsetup_r+0x48>
 8007e82:	4628      	mov	r0, r5
 8007e84:	f7ff f8a6 	bl	8006fd4 <_free_r>
 8007e88:	2300      	movs	r3, #0
 8007e8a:	6363      	str	r3, [r4, #52]	; 0x34
 8007e8c:	89a3      	ldrh	r3, [r4, #12]
 8007e8e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007e92:	81a3      	strh	r3, [r4, #12]
 8007e94:	2300      	movs	r3, #0
 8007e96:	6063      	str	r3, [r4, #4]
 8007e98:	6923      	ldr	r3, [r4, #16]
 8007e9a:	6023      	str	r3, [r4, #0]
 8007e9c:	89a3      	ldrh	r3, [r4, #12]
 8007e9e:	f043 0308 	orr.w	r3, r3, #8
 8007ea2:	81a3      	strh	r3, [r4, #12]
 8007ea4:	6923      	ldr	r3, [r4, #16]
 8007ea6:	b94b      	cbnz	r3, 8007ebc <__swsetup_r+0x7c>
 8007ea8:	89a3      	ldrh	r3, [r4, #12]
 8007eaa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007eae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007eb2:	d003      	beq.n	8007ebc <__swsetup_r+0x7c>
 8007eb4:	4621      	mov	r1, r4
 8007eb6:	4628      	mov	r0, r5
 8007eb8:	f000 f884 	bl	8007fc4 <__smakebuf_r>
 8007ebc:	89a0      	ldrh	r0, [r4, #12]
 8007ebe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007ec2:	f010 0301 	ands.w	r3, r0, #1
 8007ec6:	d00a      	beq.n	8007ede <__swsetup_r+0x9e>
 8007ec8:	2300      	movs	r3, #0
 8007eca:	60a3      	str	r3, [r4, #8]
 8007ecc:	6963      	ldr	r3, [r4, #20]
 8007ece:	425b      	negs	r3, r3
 8007ed0:	61a3      	str	r3, [r4, #24]
 8007ed2:	6923      	ldr	r3, [r4, #16]
 8007ed4:	b943      	cbnz	r3, 8007ee8 <__swsetup_r+0xa8>
 8007ed6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007eda:	d1c4      	bne.n	8007e66 <__swsetup_r+0x26>
 8007edc:	bd38      	pop	{r3, r4, r5, pc}
 8007ede:	0781      	lsls	r1, r0, #30
 8007ee0:	bf58      	it	pl
 8007ee2:	6963      	ldrpl	r3, [r4, #20]
 8007ee4:	60a3      	str	r3, [r4, #8]
 8007ee6:	e7f4      	b.n	8007ed2 <__swsetup_r+0x92>
 8007ee8:	2000      	movs	r0, #0
 8007eea:	e7f7      	b.n	8007edc <__swsetup_r+0x9c>
 8007eec:	20000064 	.word	0x20000064

08007ef0 <_raise_r>:
 8007ef0:	291f      	cmp	r1, #31
 8007ef2:	b538      	push	{r3, r4, r5, lr}
 8007ef4:	4604      	mov	r4, r0
 8007ef6:	460d      	mov	r5, r1
 8007ef8:	d904      	bls.n	8007f04 <_raise_r+0x14>
 8007efa:	2316      	movs	r3, #22
 8007efc:	6003      	str	r3, [r0, #0]
 8007efe:	f04f 30ff 	mov.w	r0, #4294967295
 8007f02:	bd38      	pop	{r3, r4, r5, pc}
 8007f04:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007f06:	b112      	cbz	r2, 8007f0e <_raise_r+0x1e>
 8007f08:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007f0c:	b94b      	cbnz	r3, 8007f22 <_raise_r+0x32>
 8007f0e:	4620      	mov	r0, r4
 8007f10:	f000 f830 	bl	8007f74 <_getpid_r>
 8007f14:	462a      	mov	r2, r5
 8007f16:	4601      	mov	r1, r0
 8007f18:	4620      	mov	r0, r4
 8007f1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f1e:	f000 b817 	b.w	8007f50 <_kill_r>
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d00a      	beq.n	8007f3c <_raise_r+0x4c>
 8007f26:	1c59      	adds	r1, r3, #1
 8007f28:	d103      	bne.n	8007f32 <_raise_r+0x42>
 8007f2a:	2316      	movs	r3, #22
 8007f2c:	6003      	str	r3, [r0, #0]
 8007f2e:	2001      	movs	r0, #1
 8007f30:	e7e7      	b.n	8007f02 <_raise_r+0x12>
 8007f32:	2400      	movs	r4, #0
 8007f34:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007f38:	4628      	mov	r0, r5
 8007f3a:	4798      	blx	r3
 8007f3c:	2000      	movs	r0, #0
 8007f3e:	e7e0      	b.n	8007f02 <_raise_r+0x12>

08007f40 <raise>:
 8007f40:	4b02      	ldr	r3, [pc, #8]	; (8007f4c <raise+0xc>)
 8007f42:	4601      	mov	r1, r0
 8007f44:	6818      	ldr	r0, [r3, #0]
 8007f46:	f7ff bfd3 	b.w	8007ef0 <_raise_r>
 8007f4a:	bf00      	nop
 8007f4c:	20000064 	.word	0x20000064

08007f50 <_kill_r>:
 8007f50:	b538      	push	{r3, r4, r5, lr}
 8007f52:	4d07      	ldr	r5, [pc, #28]	; (8007f70 <_kill_r+0x20>)
 8007f54:	2300      	movs	r3, #0
 8007f56:	4604      	mov	r4, r0
 8007f58:	4608      	mov	r0, r1
 8007f5a:	4611      	mov	r1, r2
 8007f5c:	602b      	str	r3, [r5, #0]
 8007f5e:	f7f9 f99f 	bl	80012a0 <_kill>
 8007f62:	1c43      	adds	r3, r0, #1
 8007f64:	d102      	bne.n	8007f6c <_kill_r+0x1c>
 8007f66:	682b      	ldr	r3, [r5, #0]
 8007f68:	b103      	cbz	r3, 8007f6c <_kill_r+0x1c>
 8007f6a:	6023      	str	r3, [r4, #0]
 8007f6c:	bd38      	pop	{r3, r4, r5, pc}
 8007f6e:	bf00      	nop
 8007f70:	2000046c 	.word	0x2000046c

08007f74 <_getpid_r>:
 8007f74:	f7f9 b98c 	b.w	8001290 <_getpid>

08007f78 <__swhatbuf_r>:
 8007f78:	b570      	push	{r4, r5, r6, lr}
 8007f7a:	460c      	mov	r4, r1
 8007f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f80:	2900      	cmp	r1, #0
 8007f82:	b096      	sub	sp, #88	; 0x58
 8007f84:	4615      	mov	r5, r2
 8007f86:	461e      	mov	r6, r3
 8007f88:	da0d      	bge.n	8007fa6 <__swhatbuf_r+0x2e>
 8007f8a:	89a3      	ldrh	r3, [r4, #12]
 8007f8c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007f90:	f04f 0100 	mov.w	r1, #0
 8007f94:	bf0c      	ite	eq
 8007f96:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007f9a:	2340      	movne	r3, #64	; 0x40
 8007f9c:	2000      	movs	r0, #0
 8007f9e:	6031      	str	r1, [r6, #0]
 8007fa0:	602b      	str	r3, [r5, #0]
 8007fa2:	b016      	add	sp, #88	; 0x58
 8007fa4:	bd70      	pop	{r4, r5, r6, pc}
 8007fa6:	466a      	mov	r2, sp
 8007fa8:	f000 f848 	bl	800803c <_fstat_r>
 8007fac:	2800      	cmp	r0, #0
 8007fae:	dbec      	blt.n	8007f8a <__swhatbuf_r+0x12>
 8007fb0:	9901      	ldr	r1, [sp, #4]
 8007fb2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007fb6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007fba:	4259      	negs	r1, r3
 8007fbc:	4159      	adcs	r1, r3
 8007fbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fc2:	e7eb      	b.n	8007f9c <__swhatbuf_r+0x24>

08007fc4 <__smakebuf_r>:
 8007fc4:	898b      	ldrh	r3, [r1, #12]
 8007fc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007fc8:	079d      	lsls	r5, r3, #30
 8007fca:	4606      	mov	r6, r0
 8007fcc:	460c      	mov	r4, r1
 8007fce:	d507      	bpl.n	8007fe0 <__smakebuf_r+0x1c>
 8007fd0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007fd4:	6023      	str	r3, [r4, #0]
 8007fd6:	6123      	str	r3, [r4, #16]
 8007fd8:	2301      	movs	r3, #1
 8007fda:	6163      	str	r3, [r4, #20]
 8007fdc:	b002      	add	sp, #8
 8007fde:	bd70      	pop	{r4, r5, r6, pc}
 8007fe0:	ab01      	add	r3, sp, #4
 8007fe2:	466a      	mov	r2, sp
 8007fe4:	f7ff ffc8 	bl	8007f78 <__swhatbuf_r>
 8007fe8:	9900      	ldr	r1, [sp, #0]
 8007fea:	4605      	mov	r5, r0
 8007fec:	4630      	mov	r0, r6
 8007fee:	f7ff f865 	bl	80070bc <_malloc_r>
 8007ff2:	b948      	cbnz	r0, 8008008 <__smakebuf_r+0x44>
 8007ff4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ff8:	059a      	lsls	r2, r3, #22
 8007ffa:	d4ef      	bmi.n	8007fdc <__smakebuf_r+0x18>
 8007ffc:	f023 0303 	bic.w	r3, r3, #3
 8008000:	f043 0302 	orr.w	r3, r3, #2
 8008004:	81a3      	strh	r3, [r4, #12]
 8008006:	e7e3      	b.n	8007fd0 <__smakebuf_r+0xc>
 8008008:	89a3      	ldrh	r3, [r4, #12]
 800800a:	6020      	str	r0, [r4, #0]
 800800c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008010:	81a3      	strh	r3, [r4, #12]
 8008012:	9b00      	ldr	r3, [sp, #0]
 8008014:	6163      	str	r3, [r4, #20]
 8008016:	9b01      	ldr	r3, [sp, #4]
 8008018:	6120      	str	r0, [r4, #16]
 800801a:	b15b      	cbz	r3, 8008034 <__smakebuf_r+0x70>
 800801c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008020:	4630      	mov	r0, r6
 8008022:	f000 f81d 	bl	8008060 <_isatty_r>
 8008026:	b128      	cbz	r0, 8008034 <__smakebuf_r+0x70>
 8008028:	89a3      	ldrh	r3, [r4, #12]
 800802a:	f023 0303 	bic.w	r3, r3, #3
 800802e:	f043 0301 	orr.w	r3, r3, #1
 8008032:	81a3      	strh	r3, [r4, #12]
 8008034:	89a3      	ldrh	r3, [r4, #12]
 8008036:	431d      	orrs	r5, r3
 8008038:	81a5      	strh	r5, [r4, #12]
 800803a:	e7cf      	b.n	8007fdc <__smakebuf_r+0x18>

0800803c <_fstat_r>:
 800803c:	b538      	push	{r3, r4, r5, lr}
 800803e:	4d07      	ldr	r5, [pc, #28]	; (800805c <_fstat_r+0x20>)
 8008040:	2300      	movs	r3, #0
 8008042:	4604      	mov	r4, r0
 8008044:	4608      	mov	r0, r1
 8008046:	4611      	mov	r1, r2
 8008048:	602b      	str	r3, [r5, #0]
 800804a:	f7f9 f988 	bl	800135e <_fstat>
 800804e:	1c43      	adds	r3, r0, #1
 8008050:	d102      	bne.n	8008058 <_fstat_r+0x1c>
 8008052:	682b      	ldr	r3, [r5, #0]
 8008054:	b103      	cbz	r3, 8008058 <_fstat_r+0x1c>
 8008056:	6023      	str	r3, [r4, #0]
 8008058:	bd38      	pop	{r3, r4, r5, pc}
 800805a:	bf00      	nop
 800805c:	2000046c 	.word	0x2000046c

08008060 <_isatty_r>:
 8008060:	b538      	push	{r3, r4, r5, lr}
 8008062:	4d06      	ldr	r5, [pc, #24]	; (800807c <_isatty_r+0x1c>)
 8008064:	2300      	movs	r3, #0
 8008066:	4604      	mov	r4, r0
 8008068:	4608      	mov	r0, r1
 800806a:	602b      	str	r3, [r5, #0]
 800806c:	f7f9 f987 	bl	800137e <_isatty>
 8008070:	1c43      	adds	r3, r0, #1
 8008072:	d102      	bne.n	800807a <_isatty_r+0x1a>
 8008074:	682b      	ldr	r3, [r5, #0]
 8008076:	b103      	cbz	r3, 800807a <_isatty_r+0x1a>
 8008078:	6023      	str	r3, [r4, #0]
 800807a:	bd38      	pop	{r3, r4, r5, pc}
 800807c:	2000046c 	.word	0x2000046c

08008080 <_init>:
 8008080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008082:	bf00      	nop
 8008084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008086:	bc08      	pop	{r3}
 8008088:	469e      	mov	lr, r3
 800808a:	4770      	bx	lr

0800808c <_fini>:
 800808c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800808e:	bf00      	nop
 8008090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008092:	bc08      	pop	{r3}
 8008094:	469e      	mov	lr, r3
 8008096:	4770      	bx	lr
