Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/EMS11_BB30Toplevel_isim_beh.exe -prj C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/EMS11_BB30Toplevel_beh.prj work.EMS11_BB30Toplevel work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Memory/TwoWayCache.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../Board/ems11-bb30/Clock_50to100Split.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../RTL/DMACache_config.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Memory/DualPortRAM.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Memory/DMACache_pkg.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/CPU/TG68K_Pack.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../CharROM/CharROM_ROM.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Video/video_vga_master.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Video/chargen.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Video/chargen.vhd" Line 66: Actual for formal port wren_b is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Sound/sound_controller.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Peripherals/spi.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Peripherals/simple_uart.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Peripherals/io_ps2_com.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Peripherals/cascade_timer.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Misc/risingedge_divider.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Misc/FIFO_Counter.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Memory/DMACacheRAM.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/CPU/TG68K_ALU.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../Firmware/sdbootstrap_ROM.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Video/vga_controller.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Sound/sound_wrapper.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Sound/sound_wrapper.vhd" Line 91: Actual for formal port reg_addr_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Sound/sound_wrapper.vhd" Line 95: Actual for formal port reg_req is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Sound/sound_wrapper.vhd" Line 111: Actual for formal port reg_addr_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Sound/sound_wrapper.vhd" Line 115: Actual for formal port reg_req is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Sound/sound_wrapper.vhd" Line 131: Actual for formal port reg_addr_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Sound/sound_wrapper.vhd" Line 135: Actual for formal port reg_req is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Sound/sound_wrapper.vhd" Line 151: Actual for formal port reg_addr_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Sound/sound_wrapper.vhd" Line 155: Actual for formal port reg_req is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Peripherals/peripheral_controller.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Peripherals/peripheral_controller.vhd" Line 248: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Peripherals/peripheral_controller.vhd" Line 271: Actual for formal port reset is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Peripherals/interrupt_controller.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Misc/Debounce.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Memory/sdram.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Memory/DMACache.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/CPU/TG68KdotC_Kernel.vhd" into library work
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../RTL/SOC_VirtualToplevel.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../RTL/SOC_VirtualToplevel.vhd" Line 265: Actual for formal port nreset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../RTL/SOC_VirtualToplevel.vhd" Line 596: Actual for formal port reg_addr_in is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../Board/ems11-bb30/EMS11_BB30Toplevel.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:919 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Memory/TwoWayCache.v" Line 100: Size mismatch in mixed language port association, vhdl port address_a
ERROR:HDLCompiler:71 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Memory/TwoWayCache.v" Line 63: addrbits is not declared under prefix dataram
ERROR:HDLCompiler:71 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Memory/TwoWayCache.v" Line 64: databits is not declared under prefix dataram
ERROR:HDLCompiler:71 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Memory/TwoWayCache.v" Line 97: addrbits is not declared under prefix tagram
ERROR:HDLCompiler:71 - "C:/Users/CHEMSTI/HOME/TG68_MiniSOC.git/branches/burst8/SOC/fpga/ems11-bb30/../../../RTL/Memory/TwoWayCache.v" Line 98: databits is not declared under prefix tagram
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit ems11_bb30toplevel in library work failed
