TimeQuest Timing Analyzer report for vga_rom
Tue May 17 18:20:46 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'vga640480:u1|clk'
 12. Slow Model Setup: 'clk_0'
 13. Slow Model Setup: 'Keyboard:u3|fok'
 14. Slow Model Setup: 'vga640480:u1|clk1'
 15. Slow Model Hold: 'clk_0'
 16. Slow Model Hold: 'vga640480:u1|clk1'
 17. Slow Model Hold: 'vga640480:u1|clk'
 18. Slow Model Hold: 'Keyboard:u3|fok'
 19. Slow Model Minimum Pulse Width: 'vga640480:u1|clk'
 20. Slow Model Minimum Pulse Width: 'clk_0'
 21. Slow Model Minimum Pulse Width: 'vga640480:u1|clk1'
 22. Slow Model Minimum Pulse Width: 'Keyboard:u3|fok'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'vga640480:u1|clk'
 33. Fast Model Setup: 'Keyboard:u3|fok'
 34. Fast Model Setup: 'clk_0'
 35. Fast Model Setup: 'vga640480:u1|clk1'
 36. Fast Model Hold: 'clk_0'
 37. Fast Model Hold: 'vga640480:u1|clk1'
 38. Fast Model Hold: 'vga640480:u1|clk'
 39. Fast Model Hold: 'Keyboard:u3|fok'
 40. Fast Model Minimum Pulse Width: 'vga640480:u1|clk'
 41. Fast Model Minimum Pulse Width: 'clk_0'
 42. Fast Model Minimum Pulse Width: 'vga640480:u1|clk1'
 43. Fast Model Minimum Pulse Width: 'Keyboard:u3|fok'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; vga_rom                                                            ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C20Q240C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                               ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+
; Clock Name        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets               ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+
; clk_0             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_0 }             ;
; Keyboard:u3|fok   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Keyboard:u3|fok }   ;
; vga640480:u1|clk  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga640480:u1|clk }  ;
; vga640480:u1|clk1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga640480:u1|clk1 } ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+


+--------------------------------------------------------+
; Slow Model Fmax Summary                                ;
+------------+-----------------+------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name       ; Note ;
+------------+-----------------+------------------+------+
; 131.89 MHz ; 131.89 MHz      ; vga640480:u1|clk ;      ;
; 272.85 MHz ; 272.85 MHz      ; clk_0            ;      ;
+------------+-----------------+------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------+
; Slow Model Setup Summary                   ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; vga640480:u1|clk  ; -6.582 ; -1806.808     ;
; clk_0             ; -2.665 ; -41.038       ;
; Keyboard:u3|fok   ; -2.296 ; -17.871       ;
; vga640480:u1|clk1 ; 1.091  ; 0.000         ;
+-------------------+--------+---------------+


+--------------------------------------------+
; Slow Model Hold Summary                    ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; clk_0             ; -2.956 ; -2.956        ;
; vga640480:u1|clk1 ; -0.857 ; -0.857        ;
; vga640480:u1|clk  ; 0.296  ; 0.000         ;
; Keyboard:u3|fok   ; 1.599  ; 0.000         ;
+-------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------+
; Slow Model Minimum Pulse Width Summary     ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; vga640480:u1|clk  ; -2.277 ; -1861.520     ;
; clk_0             ; -1.941 ; -40.525       ;
; vga640480:u1|clk1 ; -0.742 ; -1.484        ;
; Keyboard:u3|fok   ; 0.500  ; 0.000         ;
+-------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga640480:u1|clk'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node            ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------+------------------+------------------+--------------+------------+------------+
; -6.582 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg0   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.101     ; 7.521      ;
; -6.582 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg1   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.101     ; 7.521      ;
; -6.582 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg2   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.101     ; 7.521      ;
; -6.582 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg3   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.101     ; 7.521      ;
; -6.582 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg4   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.101     ; 7.521      ;
; -6.582 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg5   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.101     ; 7.521      ;
; -6.582 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg6   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.101     ; 7.521      ;
; -6.582 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg7   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.101     ; 7.521      ;
; -6.582 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg8   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.101     ; 7.521      ;
; -6.582 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg9   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.101     ; 7.521      ;
; -6.582 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg10  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.101     ; 7.521      ;
; -6.582 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg11  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.101     ; 7.521      ;
; -6.450 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg0  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.081     ; 7.409      ;
; -6.450 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg1  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.081     ; 7.409      ;
; -6.450 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg2  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.081     ; 7.409      ;
; -6.450 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg3  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.081     ; 7.409      ;
; -6.450 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg4  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.081     ; 7.409      ;
; -6.450 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg5  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.081     ; 7.409      ;
; -6.450 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg6  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.081     ; 7.409      ;
; -6.450 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg7  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.081     ; 7.409      ;
; -6.450 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg8  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.081     ; 7.409      ;
; -6.450 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg9  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.081     ; 7.409      ;
; -6.450 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg10 ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.081     ; 7.409      ;
; -6.450 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg11 ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.081     ; 7.409      ;
; -6.308 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg0  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.096     ; 7.252      ;
; -6.308 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg1  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.096     ; 7.252      ;
; -6.308 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg2  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.096     ; 7.252      ;
; -6.308 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg3  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.096     ; 7.252      ;
; -6.308 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg4  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.096     ; 7.252      ;
; -6.308 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg5  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.096     ; 7.252      ;
; -6.308 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg6  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.096     ; 7.252      ;
; -6.308 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg7  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.096     ; 7.252      ;
; -6.308 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg8  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.096     ; 7.252      ;
; -6.308 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg9  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.096     ; 7.252      ;
; -6.308 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg10 ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.096     ; 7.252      ;
; -6.308 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg11 ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.096     ; 7.252      ;
; -6.286 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg0  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.091     ; 7.235      ;
; -6.286 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg1  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.091     ; 7.235      ;
; -6.286 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg2  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.091     ; 7.235      ;
; -6.286 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg3  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.091     ; 7.235      ;
; -6.286 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg4  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.091     ; 7.235      ;
; -6.286 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg5  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.091     ; 7.235      ;
; -6.286 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg6  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.091     ; 7.235      ;
; -6.286 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg7  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.091     ; 7.235      ;
; -6.286 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg8  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.091     ; 7.235      ;
; -6.286 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg9  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.091     ; 7.235      ;
; -6.286 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg10 ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.091     ; 7.235      ;
; -6.286 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg11 ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.091     ; 7.235      ;
; -6.204 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg0  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.162      ;
; -6.204 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg1  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.162      ;
; -6.204 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg2  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.162      ;
; -6.204 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg3  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.162      ;
; -6.204 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg4  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.162      ;
; -6.204 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg5  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.162      ;
; -6.204 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg6  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.162      ;
; -6.204 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg7  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.162      ;
; -6.204 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg8  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.162      ;
; -6.204 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg9  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.162      ;
; -6.204 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg10 ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.162      ;
; -6.204 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg11 ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.162      ;
; -6.169 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg0  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.090     ; 7.119      ;
; -6.169 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg1  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.090     ; 7.119      ;
; -6.169 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg2  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.090     ; 7.119      ;
; -6.169 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg3  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.090     ; 7.119      ;
; -6.169 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg4  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.090     ; 7.119      ;
; -6.169 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg5  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.090     ; 7.119      ;
; -6.169 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg6  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.090     ; 7.119      ;
; -6.169 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg7  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.090     ; 7.119      ;
; -6.169 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg8  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.090     ; 7.119      ;
; -6.169 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg9  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.090     ; 7.119      ;
; -6.169 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg10 ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.090     ; 7.119      ;
; -6.169 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg11 ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.090     ; 7.119      ;
; -6.153 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg0  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.111      ;
; -6.153 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg1  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.111      ;
; -6.153 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg2  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.111      ;
; -6.153 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg3  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.111      ;
; -6.153 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg4  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.111      ;
; -6.153 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg5  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.111      ;
; -6.153 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg6  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.111      ;
; -6.153 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg7  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.111      ;
; -6.153 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg8  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.111      ;
; -6.153 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg9  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.111      ;
; -6.153 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg10 ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.111      ;
; -6.153 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg11 ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.082     ; 7.111      ;
; -6.126 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg0  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.093     ; 7.073      ;
; -6.126 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg1  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.093     ; 7.073      ;
; -6.126 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg2  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.093     ; 7.073      ;
; -6.126 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg3  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.093     ; 7.073      ;
; -6.126 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg4  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.093     ; 7.073      ;
; -6.126 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg5  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.093     ; 7.073      ;
; -6.126 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg6  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.093     ; 7.073      ;
; -6.126 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg7  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.093     ; 7.073      ;
; -6.126 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg8  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.093     ; 7.073      ;
; -6.126 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg9  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.093     ; 7.073      ;
; -6.126 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg10 ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.093     ; 7.073      ;
; -6.126 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg11 ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.093     ; 7.073      ;
; -6.104 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg0  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.079     ; 7.065      ;
; -6.104 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg1  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.079     ; 7.065      ;
; -6.104 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg2  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.079     ; 7.065      ;
; -6.104 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg3  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.079     ; 7.065      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_0'                                                                                                          ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -2.665 ; Keyboard:u3|code[5]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.704      ;
; -2.546 ; Keyboard:u3|code[1]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.585      ;
; -2.487 ; Keyboard:u3|code[2]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.526      ;
; -2.388 ; Keyboard:u3|clk1         ; Keyboard:u3|state.d0     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.427      ;
; -2.381 ; Keyboard:u3|code[7]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.420      ;
; -2.352 ; Keyboard:u3|clk1         ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.391      ;
; -2.325 ; Keyboard:u3|code[4]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.364      ;
; -2.254 ; Keyboard:u3|code[0]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.293      ;
; -2.246 ; Keyboard:u3|code[5]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.285      ;
; -2.211 ; Keyboard:u3|data         ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.250      ;
; -2.208 ; Keyboard:u3|clk1         ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.247      ;
; -2.204 ; Keyboard:u3|code[6]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.243      ;
; -2.142 ; Keyboard:u3|clk2         ; Keyboard:u3|state.d0     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.181      ;
; -2.127 ; Keyboard:u3|code[1]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.166      ;
; -2.106 ; Keyboard:u3|clk2         ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.145      ;
; -2.068 ; Keyboard:u3|code[3]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.107      ;
; -2.068 ; Keyboard:u3|code[2]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.107      ;
; -2.049 ; Keyboard:u3|state.finish ; Keyboard:u3|fok          ; clk_0        ; clk_0       ; 1.000        ; 0.031      ; 3.120      ;
; -1.989 ; Keyboard:u3|clk2         ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.028      ;
; -1.962 ; Keyboard:u3|code[7]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 3.001      ;
; -1.906 ; Keyboard:u3|code[4]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.945      ;
; -1.888 ; Keyboard:u3|state.stop   ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.928      ;
; -1.885 ; Keyboard:u3|state.d3     ; Keyboard:u3|code[3]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 2.926      ;
; -1.874 ; Keyboard:u3|clk1         ; Keyboard:u3|code[4]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.914      ;
; -1.874 ; Keyboard:u3|clk1         ; Keyboard:u3|code[3]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.914      ;
; -1.872 ; Keyboard:u3|clk1         ; Keyboard:u3|code[5]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.912      ;
; -1.872 ; Keyboard:u3|clk1         ; Keyboard:u3|code[1]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.912      ;
; -1.871 ; Keyboard:u3|clk1         ; Keyboard:u3|code[0]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.911      ;
; -1.835 ; Keyboard:u3|code[0]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.874      ;
; -1.785 ; Keyboard:u3|code[6]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.824      ;
; -1.778 ; Keyboard:u3|clk1         ; Keyboard:u3|state.d5     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.817      ;
; -1.778 ; Keyboard:u3|clk1         ; Keyboard:u3|state.d6     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.817      ;
; -1.778 ; Keyboard:u3|clk1         ; Keyboard:u3|state.d7     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.817      ;
; -1.778 ; Keyboard:u3|clk1         ; Keyboard:u3|state.parity ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.817      ;
; -1.778 ; Keyboard:u3|clk1         ; Keyboard:u3|state.d1     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.817      ;
; -1.778 ; Keyboard:u3|clk1         ; Keyboard:u3|state.d2     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.817      ;
; -1.778 ; Keyboard:u3|clk1         ; Keyboard:u3|state.d3     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.817      ;
; -1.778 ; Keyboard:u3|clk1         ; Keyboard:u3|state.d4     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.817      ;
; -1.751 ; Keyboard:u3|clk1         ; Keyboard:u3|clk2         ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.791      ;
; -1.751 ; Keyboard:u3|state.start  ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.791      ;
; -1.649 ; Keyboard:u3|code[3]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.688      ;
; -1.628 ; Keyboard:u3|clk2         ; Keyboard:u3|code[4]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.668      ;
; -1.628 ; Keyboard:u3|clk2         ; Keyboard:u3|code[3]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.668      ;
; -1.626 ; Keyboard:u3|clk2         ; Keyboard:u3|code[5]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.666      ;
; -1.626 ; Keyboard:u3|clk2         ; Keyboard:u3|code[1]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.666      ;
; -1.625 ; Keyboard:u3|clk2         ; Keyboard:u3|code[0]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.665      ;
; -1.532 ; Keyboard:u3|clk2         ; Keyboard:u3|state.d5     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.571      ;
; -1.532 ; Keyboard:u3|clk2         ; Keyboard:u3|state.d6     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.571      ;
; -1.532 ; Keyboard:u3|clk2         ; Keyboard:u3|state.d7     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.571      ;
; -1.532 ; Keyboard:u3|clk2         ; Keyboard:u3|state.parity ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.571      ;
; -1.532 ; Keyboard:u3|clk2         ; Keyboard:u3|state.d1     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.571      ;
; -1.532 ; Keyboard:u3|clk2         ; Keyboard:u3|state.d2     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.571      ;
; -1.532 ; Keyboard:u3|clk2         ; Keyboard:u3|state.d3     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.571      ;
; -1.532 ; Keyboard:u3|clk2         ; Keyboard:u3|state.d4     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.571      ;
; -1.512 ; Keyboard:u3|data         ; Keyboard:u3|code[6]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.552      ;
; -1.511 ; Keyboard:u3|data         ; Keyboard:u3|code[7]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.551      ;
; -1.466 ; Keyboard:u3|state.d4     ; Keyboard:u3|code[4]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 2.507      ;
; -1.339 ; Keyboard:u3|data         ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.378      ;
; -1.198 ; Keyboard:u3|state.finish ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 2.238      ;
; -1.174 ; Keyboard:u3|clk1         ; Keyboard:u3|state.start  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.213      ;
; -1.134 ; Keyboard:u3|clk2         ; Keyboard:u3|state.start  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.173      ;
; -1.132 ; Keyboard:u3|state.d5     ; Keyboard:u3|code[5]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 2.173      ;
; -1.131 ; Keyboard:u3|data         ; Keyboard:u3|state.finish ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 2.170      ;
; -1.118 ; Keyboard:u3|state.d7     ; Keyboard:u3|code[7]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 2.159      ;
; -1.112 ; Keyboard:u3|state.d0     ; Keyboard:u3|code[0]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 2.153      ;
; -1.095 ; Keyboard:u3|state.d6     ; Keyboard:u3|code[6]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 2.136      ;
; -1.084 ; Keyboard:u3|state.d1     ; Keyboard:u3|code[1]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 2.125      ;
; -0.907 ; Keyboard:u3|clk1         ; Keyboard:u3|code[2]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.947      ;
; -0.877 ; Keyboard:u3|data         ; Keyboard:u3|code[2]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.917      ;
; -0.872 ; Keyboard:u3|clk1         ; Keyboard:u3|state.finish ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.911      ;
; -0.820 ; Keyboard:u3|state.parity ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.860      ;
; -0.819 ; Keyboard:u3|state.parity ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.859      ;
; -0.753 ; Keyboard:u3|state.d2     ; Keyboard:u3|code[2]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 1.794      ;
; -0.709 ; Keyboard:u3|clk2         ; Keyboard:u3|state.finish ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.748      ;
; -0.704 ; Keyboard:u3|data         ; Keyboard:u3|state.d0     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.743      ;
; -0.661 ; Keyboard:u3|clk2         ; Keyboard:u3|code[2]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.701      ;
; -0.601 ; Keyboard:u3|clk1         ; Keyboard:u3|code[7]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.641      ;
; -0.600 ; Keyboard:u3|clk1         ; Keyboard:u3|code[6]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.640      ;
; -0.504 ; Keyboard:u3|state.start  ; Keyboard:u3|state.d0     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.544      ;
; -0.473 ; Keyboard:u3|state.d6     ; Keyboard:u3|state.d7     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.513      ;
; -0.464 ; Keyboard:u3|state.d7     ; Keyboard:u3|state.parity ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.504      ;
; -0.400 ; Keyboard:u3|data         ; Keyboard:u3|code[3]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.440      ;
; -0.400 ; Keyboard:u3|data         ; Keyboard:u3|code[4]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.440      ;
; -0.400 ; Keyboard:u3|data         ; Keyboard:u3|code[5]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.440      ;
; -0.399 ; Keyboard:u3|data         ; Keyboard:u3|code[1]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.439      ;
; -0.399 ; Keyboard:u3|data         ; Keyboard:u3|code[0]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.439      ;
; -0.397 ; Keyboard:u3|state.stop   ; Keyboard:u3|state.finish ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.437      ;
; -0.355 ; Keyboard:u3|clk2         ; Keyboard:u3|code[7]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.395      ;
; -0.354 ; Keyboard:u3|clk2         ; Keyboard:u3|code[6]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.394      ;
; -0.171 ; Keyboard:u3|state.d3     ; Keyboard:u3|state.d4     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.211      ;
; -0.022 ; Keyboard:u3|state.d1     ; Keyboard:u3|state.d2     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.062      ;
; -0.021 ; Keyboard:u3|state.d4     ; Keyboard:u3|state.d5     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.061      ;
; -0.021 ; Keyboard:u3|state.d5     ; Keyboard:u3|state.d6     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.061      ;
; -0.017 ; Keyboard:u3|state.d0     ; Keyboard:u3|state.d1     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.057      ;
; -0.017 ; Keyboard:u3|state.d2     ; Keyboard:u3|state.d3     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.057      ;
; -0.016 ; Keyboard:u3|state.delay  ; Keyboard:u3|state.start  ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 1.056      ;
; 0.235  ; Keyboard:u3|state.d0     ; Keyboard:u3|state.d0     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; Keyboard:u3|state.stop   ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; Keyboard:u3|code[3]      ; Keyboard:u3|code[3]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; Keyboard:u3|code[4]      ; Keyboard:u3|code[4]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.805      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Keyboard:u3|fok'                                                                                              ;
+--------+---------------------+-------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                 ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+-------------------------+--------------+-----------------+--------------+------------+------------+
; -2.296 ; Keyboard:u3|code[7] ; Keyboard:u3|scancode[7] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.420     ; 0.956      ;
; -2.249 ; Keyboard:u3|code[6] ; Keyboard:u3|scancode[6] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.422     ; 0.947      ;
; -2.246 ; Keyboard:u3|code[5] ; Keyboard:u3|scancode[5] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.366     ; 0.952      ;
; -2.245 ; Keyboard:u3|code[3] ; Keyboard:u3|scancode[3] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.365     ; 0.956      ;
; -2.244 ; Keyboard:u3|code[4] ; Keyboard:u3|scancode[4] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.365     ; 0.952      ;
; -2.207 ; Keyboard:u3|code[2] ; Keyboard:u3|scancode[2] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.152     ; 0.947      ;
; -2.197 ; Keyboard:u3|code[0] ; Keyboard:u3|scancode[0] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.369     ; 0.952      ;
; -2.187 ; Keyboard:u3|code[1] ; Keyboard:u3|scancode[1] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.366     ; 0.950      ;
+--------+---------------------+-------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga640480:u1|clk1'                                                                                       ;
+-------+------------------+------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------+-------------------+--------------+------------+------------+
; 1.091 ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk1 ; 0.500        ; 1.052      ; 0.805      ;
; 1.591 ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk1 ; 1.000        ; 1.052      ; 0.805      ;
+-------+------------------+------------------+------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_0'                                                                                                                ;
+--------+--------------------------+--------------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+-------------------+-------------+--------------+------------+------------+
; -2.956 ; vga640480:u1|clk1        ; vga640480:u1|clk1        ; vga640480:u1|clk1 ; clk_0       ; 0.000        ; 3.151      ; 0.805      ;
; -2.456 ; vga640480:u1|clk1        ; vga640480:u1|clk1        ; vga640480:u1|clk1 ; clk_0       ; -0.500       ; 3.151      ; 0.805      ;
; 0.499  ; Keyboard:u3|code[6]      ; Keyboard:u3|code[6]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Keyboard:u3|code[7]      ; Keyboard:u3|code[7]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Keyboard:u3|code[5]      ; Keyboard:u3|code[5]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Keyboard:u3|code[3]      ; Keyboard:u3|code[3]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Keyboard:u3|code[0]      ; Keyboard:u3|code[0]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Keyboard:u3|code[2]      ; Keyboard:u3|code[2]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Keyboard:u3|code[1]      ; Keyboard:u3|code[1]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Keyboard:u3|state.stop   ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Keyboard:u3|state.start  ; Keyboard:u3|state.start  ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Keyboard:u3|state.d0     ; Keyboard:u3|state.d0     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Keyboard:u3|code[4]      ; Keyboard:u3|code[4]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.805      ;
; 0.750  ; Keyboard:u3|state.delay  ; Keyboard:u3|state.start  ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.056      ;
; 0.751  ; Keyboard:u3|state.d0     ; Keyboard:u3|state.d1     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; Keyboard:u3|state.d2     ; Keyboard:u3|state.d3     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.057      ;
; 0.755  ; Keyboard:u3|state.d4     ; Keyboard:u3|state.d5     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.061      ;
; 0.755  ; Keyboard:u3|state.d5     ; Keyboard:u3|state.d6     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.061      ;
; 0.756  ; Keyboard:u3|state.d1     ; Keyboard:u3|state.d2     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.062      ;
; 0.905  ; Keyboard:u3|state.d3     ; Keyboard:u3|state.d4     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.211      ;
; 1.088  ; Keyboard:u3|clk2         ; Keyboard:u3|code[6]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.394      ;
; 1.089  ; Keyboard:u3|clk2         ; Keyboard:u3|code[7]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.395      ;
; 1.131  ; Keyboard:u3|state.stop   ; Keyboard:u3|state.finish ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.437      ;
; 1.133  ; Keyboard:u3|data         ; Keyboard:u3|code[0]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.439      ;
; 1.133  ; Keyboard:u3|data         ; Keyboard:u3|code[1]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.439      ;
; 1.134  ; Keyboard:u3|data         ; Keyboard:u3|code[5]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.440      ;
; 1.134  ; Keyboard:u3|data         ; Keyboard:u3|code[3]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.440      ;
; 1.134  ; Keyboard:u3|data         ; Keyboard:u3|code[4]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.440      ;
; 1.198  ; Keyboard:u3|state.d7     ; Keyboard:u3|state.parity ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.504      ;
; 1.207  ; Keyboard:u3|state.d6     ; Keyboard:u3|state.d7     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.513      ;
; 1.238  ; Keyboard:u3|state.start  ; Keyboard:u3|state.d0     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.544      ;
; 1.334  ; Keyboard:u3|clk1         ; Keyboard:u3|code[6]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.640      ;
; 1.335  ; Keyboard:u3|clk1         ; Keyboard:u3|code[7]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.641      ;
; 1.395  ; Keyboard:u3|clk2         ; Keyboard:u3|code[2]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.701      ;
; 1.438  ; Keyboard:u3|data         ; Keyboard:u3|state.d0     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.743      ;
; 1.443  ; Keyboard:u3|clk2         ; Keyboard:u3|state.finish ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.748      ;
; 1.487  ; Keyboard:u3|state.d2     ; Keyboard:u3|code[2]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 1.794      ;
; 1.553  ; Keyboard:u3|state.parity ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.859      ;
; 1.554  ; Keyboard:u3|state.parity ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.860      ;
; 1.606  ; Keyboard:u3|clk1         ; Keyboard:u3|state.finish ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.911      ;
; 1.611  ; Keyboard:u3|data         ; Keyboard:u3|code[2]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.917      ;
; 1.641  ; Keyboard:u3|clk1         ; Keyboard:u3|code[2]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 1.947      ;
; 1.724  ; Keyboard:u3|clk1         ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.029      ;
; 1.818  ; Keyboard:u3|state.d1     ; Keyboard:u3|code[1]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 2.125      ;
; 1.829  ; Keyboard:u3|state.d6     ; Keyboard:u3|code[6]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 2.136      ;
; 1.846  ; Keyboard:u3|state.d0     ; Keyboard:u3|code[0]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 2.153      ;
; 1.852  ; Keyboard:u3|state.d7     ; Keyboard:u3|code[7]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 2.159      ;
; 1.865  ; Keyboard:u3|data         ; Keyboard:u3|state.finish ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.170      ;
; 1.866  ; Keyboard:u3|state.d5     ; Keyboard:u3|code[5]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 2.173      ;
; 1.868  ; Keyboard:u3|clk2         ; Keyboard:u3|state.start  ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.173      ;
; 1.908  ; Keyboard:u3|clk1         ; Keyboard:u3|state.start  ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.213      ;
; 1.932  ; Keyboard:u3|state.finish ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.238      ;
; 2.073  ; Keyboard:u3|data         ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.378      ;
; 2.200  ; Keyboard:u3|state.d4     ; Keyboard:u3|code[4]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 2.507      ;
; 2.245  ; Keyboard:u3|data         ; Keyboard:u3|code[7]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.551      ;
; 2.246  ; Keyboard:u3|data         ; Keyboard:u3|code[6]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.552      ;
; 2.266  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d5     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.571      ;
; 2.266  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d6     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.571      ;
; 2.266  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d7     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.571      ;
; 2.266  ; Keyboard:u3|clk2         ; Keyboard:u3|state.parity ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.571      ;
; 2.266  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d1     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.571      ;
; 2.266  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d2     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.571      ;
; 2.266  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d3     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.571      ;
; 2.266  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d4     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.571      ;
; 2.359  ; Keyboard:u3|clk2         ; Keyboard:u3|code[0]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.665      ;
; 2.360  ; Keyboard:u3|clk2         ; Keyboard:u3|code[5]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.666      ;
; 2.360  ; Keyboard:u3|clk2         ; Keyboard:u3|code[1]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.666      ;
; 2.362  ; Keyboard:u3|clk2         ; Keyboard:u3|code[3]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.668      ;
; 2.362  ; Keyboard:u3|clk2         ; Keyboard:u3|code[4]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.668      ;
; 2.383  ; Keyboard:u3|code[3]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.688      ;
; 2.485  ; Keyboard:u3|clk1         ; Keyboard:u3|clk2         ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.791      ;
; 2.485  ; Keyboard:u3|state.start  ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.791      ;
; 2.492  ; Keyboard:u3|data         ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.797      ;
; 2.497  ; Keyboard:u3|clk2         ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.802      ;
; 2.498  ; Keyboard:u3|clk2         ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.803      ;
; 2.512  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d5     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.817      ;
; 2.512  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d6     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.817      ;
; 2.512  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d7     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.817      ;
; 2.512  ; Keyboard:u3|clk1         ; Keyboard:u3|state.parity ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.817      ;
; 2.512  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d1     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.817      ;
; 2.512  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d2     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.817      ;
; 2.512  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d3     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.817      ;
; 2.512  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d4     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.817      ;
; 2.519  ; Keyboard:u3|code[6]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.824      ;
; 2.569  ; Keyboard:u3|code[0]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.874      ;
; 2.605  ; Keyboard:u3|clk1         ; Keyboard:u3|code[0]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.911      ;
; 2.606  ; Keyboard:u3|clk1         ; Keyboard:u3|code[5]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.912      ;
; 2.606  ; Keyboard:u3|clk1         ; Keyboard:u3|code[1]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.912      ;
; 2.608  ; Keyboard:u3|clk1         ; Keyboard:u3|code[3]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.914      ;
; 2.608  ; Keyboard:u3|clk1         ; Keyboard:u3|code[4]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.914      ;
; 2.619  ; Keyboard:u3|state.d3     ; Keyboard:u3|code[3]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 2.926      ;
; 2.622  ; Keyboard:u3|state.stop   ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 2.928      ;
; 2.640  ; Keyboard:u3|code[4]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 2.945      ;
; 2.696  ; Keyboard:u3|code[7]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 3.001      ;
; 2.783  ; Keyboard:u3|state.finish ; Keyboard:u3|fok          ; clk_0             ; clk_0       ; 0.000        ; 0.031      ; 3.120      ;
; 2.802  ; Keyboard:u3|code[2]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 3.107      ;
; 2.802  ; Keyboard:u3|code[3]      ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 3.107      ;
; 2.810  ; Keyboard:u3|clk1         ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 3.115      ;
; 2.861  ; Keyboard:u3|code[1]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 3.166      ;
; 2.876  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d0     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 3.181      ;
+--------+--------------------------+--------------------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga640480:u1|clk1'                                                                                         ;
+--------+------------------+------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------------+--------------+------------+------------+
; -0.857 ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk1 ; 0.000        ; 1.052      ; 0.805      ;
; -0.357 ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk1 ; -0.500       ; 1.052      ; 0.805      ;
+--------+------------------+------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga640480:u1|clk'                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                        ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.296 ; Keyboard:u3|scancode[6]                                                                        ; vga640480:u1|old[6]                                                                                            ; Keyboard:u3|fok  ; vga640480:u1|clk ; -0.500       ; 0.006      ; 0.108      ;
; 0.298 ; Keyboard:u3|scancode[7]                                                                        ; vga640480:u1|old[7]                                                                                            ; Keyboard:u3|fok  ; vga640480:u1|clk ; -0.500       ; 0.004      ; 0.108      ;
; 0.352 ; Keyboard:u3|scancode[5]                                                                        ; vga640480:u1|old[5]                                                                                            ; Keyboard:u3|fok  ; vga640480:u1|clk ; -0.500       ; -0.050     ; 0.108      ;
; 0.499 ; vga640480:u1|vector_y[0]                                                                       ; vga640480:u1|vector_y[0]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.738 ; vga640480:u1|modify[2]                                                                         ; vga640480:u1|address[2]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.044      ;
; 0.739 ; vga640480:u1|modify[0]                                                                         ; vga640480:u1|address[0]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.045      ;
; 0.748 ; vga640480:u1|delta[9]                                                                          ; vga640480:u1|delta[9]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.054      ;
; 0.771 ; vga640480:u1|vector_y[3]                                                                       ; vga640480:u1|address[10]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.077      ;
; 0.902 ; vga640480:u1|modify[3]                                                                         ; vga640480:u1|address[3]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.208      ;
; 0.903 ; vga640480:u1|modify[6]                                                                         ; vga640480:u1|address[6]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.209      ;
; 0.905 ; vga640480:u1|modify[1]                                                                         ; vga640480:u1|address[1]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.211      ;
; 0.908 ; vga640480:u1|vector_y[0]                                                                       ; vga640480:u1|address[7]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.214      ;
; 0.924 ; vga640480:u1|vector_y[2]                                                                       ; vga640480:u1|address[9]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.230      ;
; 0.925 ; vga640480:u1|vector_y[5]                                                                       ; vga640480:u1|address[12]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.231      ;
; 0.932 ; vga640480:u1|vector_y[6]                                                                       ; vga640480:u1|address[13]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.238      ;
; 0.962 ; vga640480:u1|vector_x[4]                                                                       ; vga640480:u1|hs1                                                                                               ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.268      ;
; 1.157 ; vga640480:u1|vector_x[5]                                                                       ; vga640480:u1|hs1                                                                                               ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.463      ;
; 1.163 ; vga640480:u1|delta[1]                                                                          ; vga640480:u1|delta[1]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.469      ;
; 1.167 ; vga640480:u1|delta[0]                                                                          ; vga640480:u1|delta[0]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.473      ;
; 1.173 ; vga640480:u1|vector_x[1]                                                                       ; vga640480:u1|vector_x[1]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.479      ;
; 1.175 ; vga640480:u1|vector_y[7]                                                                       ; vga640480:u1|vector_y[7]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.481      ;
; 1.177 ; vga640480:u1|delta[2]                                                                          ; vga640480:u1|delta[2]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga640480:u1|delta[4]                                                                          ; vga640480:u1|delta[4]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga640480:u1|delta[7]                                                                          ; vga640480:u1|delta[7]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.483      ;
; 1.185 ; vga640480:u1|vector_x[7]                                                                       ; vga640480:u1|vector_x[7]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.491      ;
; 1.191 ; vga640480:u1|vector_y[2]                                                                       ; vga640480:u1|vector_y[2]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.497      ;
; 1.191 ; vga640480:u1|vector_y[5]                                                                       ; vga640480:u1|vector_y[5]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.497      ;
; 1.193 ; vga640480:u1|vector_x[3]                                                                       ; vga640480:u1|vector_x[3]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.499      ;
; 1.203 ; vga640480:u1|modify[4]                                                                         ; vga640480:u1|address[4]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.509      ;
; 1.209 ; vga640480:u1|vector_y[4]                                                                       ; vga640480:u1|address[11]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.515      ;
; 1.210 ; vga640480:u1|modify[5]                                                                         ; vga640480:u1|address[5]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.516      ;
; 1.228 ; vga640480:u1|vector_x[6]                                                                       ; vga640480:u1|hs1                                                                                               ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.534      ;
; 1.239 ; vga640480:u1|vector_x[0]                                                                       ; vga640480:u1|vector_x[0]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.545      ;
; 1.242 ; vga640480:u1|vector_y[6]                                                                       ; vga640480:u1|vector_y[6]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.548      ;
; 1.244 ; vga640480:u1|vector_y[3]                                                                       ; vga640480:u1|vector_y[3]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.550      ;
; 1.249 ; vga640480:u1|vector_x[2]                                                                       ; vga640480:u1|vector_x[2]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.555      ;
; 1.249 ; vga640480:u1|vector_y[4]                                                                       ; vga640480:u1|vector_y[4]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.555      ;
; 1.251 ; vga640480:u1|vector_y[1]                                                                       ; vga640480:u1|vector_y[1]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.557      ;
; 1.251 ; vga640480:u1|vector_y[8]                                                                       ; vga640480:u1|vector_y[8]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.557      ;
; 1.254 ; vga640480:u1|vector_x[4]                                                                       ; vga640480:u1|vector_x[4]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.560      ;
; 1.254 ; vga640480:u1|vector_x[6]                                                                       ; vga640480:u1|vector_x[6]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.560      ;
; 1.320 ; Keyboard:u3|scancode[0]                                                                        ; vga640480:u1|old[0]                                                                                            ; Keyboard:u3|fok  ; vga640480:u1|clk ; -0.500       ; -0.047     ; 1.079      ;
; 1.333 ; vga640480:u1|vector_x[9]                                                                       ; vga640480:u1|vector_x[9]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.639      ;
; 1.388 ; vga640480:u1|vector_y[0]                                                                       ; vga640480:u1|vector_y[1]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; -0.001     ; 1.693      ;
; 1.395 ; vga640480:u1|modify[9]                                                                         ; vga640480:u1|b1[0]                                                                                             ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; -0.001     ; 1.700      ;
; 1.406 ; vga640480:u1|delta[9]                                                                          ; vga640480:u1|modify[9]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.006      ; 1.718      ;
; 1.406 ; Keyboard:u3|scancode[3]                                                                        ; vga640480:u1|old[3]                                                                                            ; Keyboard:u3|fok  ; vga640480:u1|clk ; -0.500       ; -0.051     ; 1.161      ;
; 1.466 ; vga640480:u1|vector_x[2]                                                                       ; vga640480:u1|modify[2]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.772      ;
; 1.473 ; vga640480:u1|delta[8]                                                                          ; vga640480:u1|delta[8]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.779      ;
; 1.476 ; vga640480:u1|delta[6]                                                                          ; vga640480:u1|delta[6]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.782      ;
; 1.478 ; vga640480:u1|delta[3]                                                                          ; vga640480:u1|delta[3]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.784      ;
; 1.481 ; vga640480:u1|delta[5]                                                                          ; vga640480:u1|delta[5]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.787      ;
; 1.492 ; vga640480:u1|vector_x[6]                                                                       ; vga640480:u1|modify[6]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.798      ;
; 1.492 ; vga640480:u1|vector_x[3]                                                                       ; vga640480:u1|modify[3]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.798      ;
; 1.499 ; vga640480:u1|vector_x[7]                                                                       ; vga640480:u1|modify[7]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.805      ;
; 1.521 ; vga640480:u1|vector_x[4]                                                                       ; vga640480:u1|modify[4]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.827      ;
; 1.531 ; vga640480:u1|vector_x[9]                                                                       ; vga640480:u1|modify[9]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.837      ;
; 1.536 ; vga640480:u1|vector_x[5]                                                                       ; vga640480:u1|modify[5]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.842      ;
; 1.544 ; vga640480:u1|vector_x[0]                                                                       ; vga640480:u1|modify[0]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.850      ;
; 1.549 ; vga640480:u1|vector_x[8]                                                                       ; vga640480:u1|modify[8]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.855      ;
; 1.549 ; vga640480:u1|vector_x[1]                                                                       ; vga640480:u1|modify[1]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.855      ;
; 1.550 ; vga640480:u1|vector_y[1]                                                                       ; vga640480:u1|address[8]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.856      ;
; 1.620 ; vga640480:u1|vector_y[7]                                                                       ; vga640480:u1|vs1                                                                                               ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.001      ; 1.927      ;
; 1.645 ; vga640480:u1|delta[0]                                                                          ; vga640480:u1|delta[1]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.951      ;
; 1.650 ; vga640480:u1|delta[1]                                                                          ; vga640480:u1|delta[2]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.956      ;
; 1.654 ; vga640480:u1|vector_y[7]                                                                       ; vga640480:u1|vector_y[8]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.960      ;
; 1.655 ; vga640480:u1|delta[2]                                                                          ; vga640480:u1|delta[3]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; vga640480:u1|delta[4]                                                                          ; vga640480:u1|delta[5]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.962      ;
; 1.670 ; vga640480:u1|vector_y[2]                                                                       ; vga640480:u1|vector_y[3]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.976      ;
; 1.672 ; vga640480:u1|vector_x[3]                                                                       ; vga640480:u1|vector_x[4]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.978      ;
; 1.683 ; vga640480:u1|vector_x[5]                                                                       ; vga640480:u1|vector_x[6]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 1.989      ;
; 1.715 ; vga640480:u1|vector_x[0]                                                                       ; vga640480:u1|vector_x[1]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.021      ;
; 1.722 ; vga640480:u1|vector_y[6]                                                                       ; vga640480:u1|vector_y[7]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.028      ;
; 1.724 ; vga640480:u1|vector_y[3]                                                                       ; vga640480:u1|vector_y[4]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.030      ;
; 1.726 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|address_reg_a[0] ; vga640480:u1|g1[1]                                                                                             ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.032      ;
; 1.728 ; vga640480:u1|vector_y[1]                                                                       ; vga640480:u1|vector_y[2]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.034      ;
; 1.729 ; vga640480:u1|vector_y[4]                                                                       ; vga640480:u1|vector_y[5]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.035      ;
; 1.729 ; vga640480:u1|vector_x[2]                                                                       ; vga640480:u1|vector_x[3]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.035      ;
; 1.731 ; vga640480:u1|delta[0]                                                                          ; vga640480:u1|delta[2]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.037      ;
; 1.734 ; vga640480:u1|vector_x[6]                                                                       ; vga640480:u1|vector_x[7]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.040      ;
; 1.736 ; vga640480:u1|delta[1]                                                                          ; vga640480:u1|delta[3]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.042      ;
; 1.741 ; vga640480:u1|delta[2]                                                                          ; vga640480:u1|delta[4]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; vga640480:u1|delta[4]                                                                          ; vga640480:u1|delta[6]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.048      ;
; 1.756 ; vga640480:u1|vector_y[2]                                                                       ; vga640480:u1|vector_y[4]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.062      ;
; 1.758 ; vga640480:u1|vs1                                                                               ; vga640480:u1|vs                                                                                                ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; -0.008     ; 2.056      ;
; 1.762 ; vga640480:u1|vector_x[1]                                                                       ; vga640480:u1|vector_x[2]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.068      ;
; 1.766 ; vga640480:u1|delta[7]                                                                          ; vga640480:u1|delta[8]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.072      ;
; 1.767 ; vga640480:u1|address[2]                                                                        ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a22~porta_address_reg2 ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.098      ; 2.132      ;
; 1.768 ; Keyboard:u3|scancode[4]                                                                        ; vga640480:u1|old[4]                                                                                            ; Keyboard:u3|fok  ; vga640480:u1|clk ; -0.500       ; -0.051     ; 1.523      ;
; 1.769 ; vga640480:u1|vector_x[5]                                                                       ; vga640480:u1|vector_x[7]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.075      ;
; 1.771 ; Keyboard:u3|scancode[1]                                                                        ; vga640480:u1|old[1]                                                                                            ; Keyboard:u3|fok  ; vga640480:u1|clk ; -0.500       ; -0.050     ; 1.527      ;
; 1.780 ; vga640480:u1|vector_y[5]                                                                       ; vga640480:u1|vector_y[6]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.086      ;
; 1.782 ; vga640480:u1|address[7]                                                                        ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a22~porta_address_reg7 ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.099      ; 2.148      ;
; 1.792 ; vga640480:u1|vector_x[5]                                                                       ; vga640480:u1|vector_x[5]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.098      ;
; 1.808 ; vga640480:u1|vector_x[8]                                                                       ; vga640480:u1|vector_x[8]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.114      ;
; 1.808 ; vga640480:u1|vector_y[6]                                                                       ; vga640480:u1|vector_y[8]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.114      ;
; 1.810 ; vga640480:u1|vector_y[3]                                                                       ; vga640480:u1|vector_y[5]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.116      ;
; 1.814 ; vga640480:u1|vector_y[1]                                                                       ; vga640480:u1|vector_y[3]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.120      ;
; 1.815 ; vga640480:u1|vector_x[2]                                                                       ; vga640480:u1|vector_x[4]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.121      ;
; 1.817 ; vga640480:u1|delta[0]                                                                          ; vga640480:u1|delta[3]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 2.123      ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Keyboard:u3|fok'                                                                                              ;
+-------+---------------------+-------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                 ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------+--------------+-----------------+--------------+------------+------------+
; 1.599 ; Keyboard:u3|code[2] ; Keyboard:u3|scancode[2] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.152     ; 0.947      ;
; 1.816 ; Keyboard:u3|code[1] ; Keyboard:u3|scancode[1] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.366     ; 0.950      ;
; 1.817 ; Keyboard:u3|code[4] ; Keyboard:u3|scancode[4] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.365     ; 0.952      ;
; 1.818 ; Keyboard:u3|code[5] ; Keyboard:u3|scancode[5] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.366     ; 0.952      ;
; 1.821 ; Keyboard:u3|code[3] ; Keyboard:u3|scancode[3] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.365     ; 0.956      ;
; 1.821 ; Keyboard:u3|code[0] ; Keyboard:u3|scancode[0] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.369     ; 0.952      ;
; 1.869 ; Keyboard:u3|code[6] ; Keyboard:u3|scancode[6] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.422     ; 0.947      ;
; 1.876 ; Keyboard:u3|code[7] ; Keyboard:u3|scancode[7] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.420     ; 0.956      ;
+-------+---------------------+-------------------------+--------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga640480:u1|clk'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg1  ;
+--------+--------------+----------------+------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_0'                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; clk_0 ; Rise       ; clk_0                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|clk1         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|clk1         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|clk2         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|clk2         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[0]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[0]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[1]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[1]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[2]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[2]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[3]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[3]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[4]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[4]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[5]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[5]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[6]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[6]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[7]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[7]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|data         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|data         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|fok          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|fok          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d0     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d0     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d1     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d1     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d2     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d2     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d3     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d3     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d4     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d4     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d5     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d5     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d6     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d6     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d7     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d7     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.delay  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.delay  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.finish ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.finish ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.parity ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.parity ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.start  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.start  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.stop   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.stop   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_0 ; Rise       ; vga640480:u1|clk1        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_0 ; Rise       ; vga640480:u1|clk1        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; clk_0|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; clk_0|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; clk_0~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; clk_0~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; clk_0~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; clk_0~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u1|clk1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u1|clk1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|clk1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|clk1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|clk2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|clk2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|data|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|data|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|fok|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|fok|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d0|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|state.d0|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d1|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|state.d1|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d2|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|state.d2|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d3|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|state.d3|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d4|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|state.d4|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d5|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|state.d5|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d6|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|state.d6|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d7|clk          ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga640480:u1|clk1'                                                           ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga640480:u1|clk1 ; Rise       ; vga640480:u1|clk ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga640480:u1|clk1 ; Rise       ; vga640480:u1|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga640480:u1|clk1 ; Rise       ; u1|clk1|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga640480:u1|clk1 ; Rise       ; u1|clk1|regout   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga640480:u1|clk1 ; Rise       ; u1|clk|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga640480:u1|clk1 ; Rise       ; u1|clk|clk       ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Keyboard:u3|fok'                                                                 ;
+-------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                  ;
+-------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|fok|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|fok|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|fok~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|fok~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|fok~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|fok~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[0]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[0]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[1]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[1]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[2]|dataa    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[2]|dataa    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[3]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[3]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[4]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[4]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[5]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[5]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[6]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[6]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[7]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[7]|datac    ;
+-------+--------------+----------------+------------------+-----------------+------------+-------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; clkin     ; clk_0            ; 4.614 ; 4.614 ; Rise       ; clk_0            ;
; datain    ; clk_0            ; 5.168 ; 5.168 ; Rise       ; clk_0            ;
; reset     ; vga640480:u1|clk ; 2.961 ; 2.961 ; Rise       ; vga640480:u1|clk ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; clkin     ; clk_0            ; -4.348 ; -4.348 ; Rise       ; clk_0            ;
; datain    ; clk_0            ; -4.902 ; -4.902 ; Rise       ; clk_0            ;
; reset     ; vga640480:u1|clk ; -0.890 ; -0.890 ; Rise       ; vga640480:u1|clk ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; b[*]      ; vga640480:u1|clk ; 12.800 ; 12.800 ; Rise       ; vga640480:u1|clk ;
;  b[0]     ; vga640480:u1|clk ; 10.491 ; 10.491 ; Rise       ; vga640480:u1|clk ;
;  b[1]     ; vga640480:u1|clk ; 12.185 ; 12.185 ; Rise       ; vga640480:u1|clk ;
;  b[2]     ; vga640480:u1|clk ; 12.800 ; 12.800 ; Rise       ; vga640480:u1|clk ;
; g[*]      ; vga640480:u1|clk ; 12.677 ; 12.677 ; Rise       ; vga640480:u1|clk ;
;  g[0]     ; vga640480:u1|clk ; 12.677 ; 12.677 ; Rise       ; vga640480:u1|clk ;
;  g[1]     ; vga640480:u1|clk ; 11.582 ; 11.582 ; Rise       ; vga640480:u1|clk ;
;  g[2]     ; vga640480:u1|clk ; 11.577 ; 11.577 ; Rise       ; vga640480:u1|clk ;
; hs        ; vga640480:u1|clk ; 9.640  ; 9.640  ; Rise       ; vga640480:u1|clk ;
; r[*]      ; vga640480:u1|clk ; 12.936 ; 12.936 ; Rise       ; vga640480:u1|clk ;
;  r[0]     ; vga640480:u1|clk ; 12.826 ; 12.826 ; Rise       ; vga640480:u1|clk ;
;  r[1]     ; vga640480:u1|clk ; 11.582 ; 11.582 ; Rise       ; vga640480:u1|clk ;
;  r[2]     ; vga640480:u1|clk ; 12.936 ; 12.936 ; Rise       ; vga640480:u1|clk ;
; vs        ; vga640480:u1|clk ; 8.795  ; 8.795  ; Rise       ; vga640480:u1|clk ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; b[*]      ; vga640480:u1|clk ; 9.998  ; 9.998  ; Rise       ; vga640480:u1|clk ;
;  b[0]     ; vga640480:u1|clk ; 9.998  ; 9.998  ; Rise       ; vga640480:u1|clk ;
;  b[1]     ; vga640480:u1|clk ; 10.185 ; 10.185 ; Rise       ; vga640480:u1|clk ;
;  b[2]     ; vga640480:u1|clk ; 10.077 ; 10.077 ; Rise       ; vga640480:u1|clk ;
; g[*]      ; vga640480:u1|clk ; 10.023 ; 10.023 ; Rise       ; vga640480:u1|clk ;
;  g[0]     ; vga640480:u1|clk ; 11.127 ; 11.127 ; Rise       ; vga640480:u1|clk ;
;  g[1]     ; vga640480:u1|clk ; 10.023 ; 10.023 ; Rise       ; vga640480:u1|clk ;
;  g[2]     ; vga640480:u1|clk ; 10.035 ; 10.035 ; Rise       ; vga640480:u1|clk ;
; hs        ; vga640480:u1|clk ; 9.640  ; 9.640  ; Rise       ; vga640480:u1|clk ;
; r[*]      ; vga640480:u1|clk ; 10.036 ; 10.036 ; Rise       ; vga640480:u1|clk ;
;  r[0]     ; vga640480:u1|clk ; 11.277 ; 11.277 ; Rise       ; vga640480:u1|clk ;
;  r[1]     ; vga640480:u1|clk ; 10.036 ; 10.036 ; Rise       ; vga640480:u1|clk ;
;  r[2]     ; vga640480:u1|clk ; 10.685 ; 10.685 ; Rise       ; vga640480:u1|clk ;
; vs        ; vga640480:u1|clk ; 8.795  ; 8.795  ; Rise       ; vga640480:u1|clk ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------+
; Fast Model Setup Summary                   ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; vga640480:u1|clk  ; -2.172 ; -332.816      ;
; Keyboard:u3|fok   ; -0.687 ; -5.267        ;
; clk_0             ; -0.111 ; -0.210        ;
; vga640480:u1|clk1 ; 0.773  ; 0.000         ;
+-------------------+--------+---------------+


+--------------------------------------------+
; Fast Model Hold Summary                    ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; clk_0             ; -1.775 ; -1.775        ;
; vga640480:u1|clk1 ; -0.393 ; -0.393        ;
; vga640480:u1|clk  ; 0.215  ; 0.000         ;
; Keyboard:u3|fok   ; 1.198  ; 0.000         ;
+-------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------+
; Fast Model Minimum Pulse Width Summary     ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; vga640480:u1|clk  ; -1.423 ; -1168.864     ;
; clk_0             ; -1.380 ; -27.380       ;
; vga640480:u1|clk1 ; -0.500 ; -1.000        ;
; Keyboard:u3|fok   ; 0.500  ; 0.000         ;
+-------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga640480:u1|clk'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node            ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------+------------------+------------------+--------------+------------+------------+
; -2.172 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg0  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.058     ; 3.146      ;
; -2.172 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg1  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.058     ; 3.146      ;
; -2.172 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg2  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.058     ; 3.146      ;
; -2.172 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg3  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.058     ; 3.146      ;
; -2.172 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg4  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.058     ; 3.146      ;
; -2.172 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg5  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.058     ; 3.146      ;
; -2.172 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg6  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.058     ; 3.146      ;
; -2.172 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg7  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.058     ; 3.146      ;
; -2.172 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg8  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.058     ; 3.146      ;
; -2.172 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg9  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.058     ; 3.146      ;
; -2.172 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg10 ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.058     ; 3.146      ;
; -2.172 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a30~porta_address_reg11 ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.058     ; 3.146      ;
; -2.102 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg0   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.070     ; 3.064      ;
; -2.102 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg1   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.070     ; 3.064      ;
; -2.102 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg2   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.070     ; 3.064      ;
; -2.102 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg3   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.070     ; 3.064      ;
; -2.102 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg4   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.070     ; 3.064      ;
; -2.102 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg5   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.070     ; 3.064      ;
; -2.102 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg6   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.070     ; 3.064      ;
; -2.102 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg7   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.070     ; 3.064      ;
; -2.102 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg8   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.070     ; 3.064      ;
; -2.102 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg9   ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.070     ; 3.064      ;
; -2.102 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg10  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.070     ; 3.064      ;
; -2.102 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a6~porta_address_reg11  ; vga640480:u1|r1[1] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.070     ; 3.064      ;
; -2.082 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg0  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.063     ; 3.051      ;
; -2.082 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg1  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.063     ; 3.051      ;
; -2.082 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg2  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.063     ; 3.051      ;
; -2.082 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg3  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.063     ; 3.051      ;
; -2.082 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg4  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.063     ; 3.051      ;
; -2.082 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg5  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.063     ; 3.051      ;
; -2.082 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg6  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.063     ; 3.051      ;
; -2.082 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg7  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.063     ; 3.051      ;
; -2.082 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg8  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.063     ; 3.051      ;
; -2.082 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg9  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.063     ; 3.051      ;
; -2.082 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg10 ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.063     ; 3.051      ;
; -2.082 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a31~porta_address_reg11 ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.063     ; 3.051      ;
; -2.072 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg0  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.068     ; 3.036      ;
; -2.072 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg1  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.068     ; 3.036      ;
; -2.072 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg2  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.068     ; 3.036      ;
; -2.072 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg3  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.068     ; 3.036      ;
; -2.072 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg4  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.068     ; 3.036      ;
; -2.072 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg5  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.068     ; 3.036      ;
; -2.072 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg6  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.068     ; 3.036      ;
; -2.072 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg7  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.068     ; 3.036      ;
; -2.072 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg8  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.068     ; 3.036      ;
; -2.072 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg9  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.068     ; 3.036      ;
; -2.072 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg10 ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.068     ; 3.036      ;
; -2.072 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a21~porta_address_reg11 ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.068     ; 3.036      ;
; -2.054 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg0  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.057     ; 3.029      ;
; -2.054 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg1  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.057     ; 3.029      ;
; -2.054 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg2  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.057     ; 3.029      ;
; -2.054 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg3  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.057     ; 3.029      ;
; -2.054 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg4  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.057     ; 3.029      ;
; -2.054 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg5  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.057     ; 3.029      ;
; -2.054 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg6  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.057     ; 3.029      ;
; -2.054 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg7  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.057     ; 3.029      ;
; -2.054 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg8  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.057     ; 3.029      ;
; -2.054 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg9  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.057     ; 3.029      ;
; -2.054 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg10 ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.057     ; 3.029      ;
; -2.054 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg11 ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.057     ; 3.029      ;
; -2.028 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg0  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.056     ; 3.004      ;
; -2.028 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg1  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.056     ; 3.004      ;
; -2.028 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg2  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.056     ; 3.004      ;
; -2.028 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg3  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.056     ; 3.004      ;
; -2.028 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg4  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.056     ; 3.004      ;
; -2.028 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg5  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.056     ; 3.004      ;
; -2.028 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg6  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.056     ; 3.004      ;
; -2.028 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg7  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.056     ; 3.004      ;
; -2.028 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg8  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.056     ; 3.004      ;
; -2.028 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg9  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.056     ; 3.004      ;
; -2.028 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg10 ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.056     ; 3.004      ;
; -2.028 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a18~porta_address_reg11 ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.056     ; 3.004      ;
; -2.020 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg0  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.050     ; 3.002      ;
; -2.020 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg1  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.050     ; 3.002      ;
; -2.020 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg2  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.050     ; 3.002      ;
; -2.020 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg3  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.050     ; 3.002      ;
; -2.020 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg4  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.050     ; 3.002      ;
; -2.020 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg5  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.050     ; 3.002      ;
; -2.020 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg6  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.050     ; 3.002      ;
; -2.020 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg7  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.050     ; 3.002      ;
; -2.020 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg8  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.050     ; 3.002      ;
; -2.020 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg9  ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.050     ; 3.002      ;
; -2.020 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg10 ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.050     ; 3.002      ;
; -2.020 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a29~porta_address_reg11 ; vga640480:u1|r1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.050     ; 3.002      ;
; -2.017 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg0  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.062     ; 2.987      ;
; -2.017 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg1  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.062     ; 2.987      ;
; -2.017 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg2  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.062     ; 2.987      ;
; -2.017 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg3  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.062     ; 2.987      ;
; -2.017 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg4  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.062     ; 2.987      ;
; -2.017 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg5  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.062     ; 2.987      ;
; -2.017 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg6  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.062     ; 2.987      ;
; -2.017 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg7  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.062     ; 2.987      ;
; -2.017 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg8  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.062     ; 2.987      ;
; -2.017 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg9  ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.062     ; 2.987      ;
; -2.017 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg10 ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.062     ; 2.987      ;
; -2.017 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a23~porta_address_reg11 ; vga640480:u1|r1[2] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.062     ; 2.987      ;
; -1.998 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg0  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.065     ; 2.965      ;
; -1.998 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg1  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.065     ; 2.965      ;
; -1.998 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg2  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.065     ; 2.965      ;
; -1.998 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg3  ; vga640480:u1|g1[0] ; vga640480:u1|clk ; vga640480:u1|clk ; 1.000        ; -0.065     ; 2.965      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------+------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Keyboard:u3|fok'                                                                                              ;
+--------+---------------------+-------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                 ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+-------------------------+--------------+-----------------+--------------+------------+------------+
; -0.687 ; Keyboard:u3|code[7] ; Keyboard:u3|scancode[7] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.423     ; 0.357      ;
; -0.676 ; Keyboard:u3|code[6] ; Keyboard:u3|scancode[6] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.425     ; 0.351      ;
; -0.666 ; Keyboard:u3|code[2] ; Keyboard:u3|scancode[2] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.347     ; 0.351      ;
; -0.655 ; Keyboard:u3|code[4] ; Keyboard:u3|scancode[4] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.389     ; 0.358      ;
; -0.653 ; Keyboard:u3|code[3] ; Keyboard:u3|scancode[3] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.389     ; 0.357      ;
; -0.652 ; Keyboard:u3|code[5] ; Keyboard:u3|scancode[5] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.390     ; 0.353      ;
; -0.642 ; Keyboard:u3|code[0] ; Keyboard:u3|scancode[0] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.393     ; 0.354      ;
; -0.636 ; Keyboard:u3|code[1] ; Keyboard:u3|scancode[1] ; clk_0        ; Keyboard:u3|fok ; 0.500        ; -0.390     ; 0.353      ;
+--------+---------------------+-------------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_0'                                                                                                          ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.111 ; Keyboard:u3|code[5]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.142      ;
; -0.083 ; Keyboard:u3|code[1]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.114      ;
; -0.068 ; Keyboard:u3|code[2]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.099      ;
; -0.044 ; Keyboard:u3|clk1         ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.075      ;
; -0.043 ; Keyboard:u3|clk1         ; Keyboard:u3|state.d0     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.074      ;
; -0.043 ; Keyboard:u3|code[7]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.074      ;
; -0.033 ; Keyboard:u3|data         ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.064      ;
; -0.029 ; Keyboard:u3|code[4]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.060      ;
; -0.018 ; Keyboard:u3|clk2         ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.049      ;
; -0.017 ; Keyboard:u3|clk2         ; Keyboard:u3|state.d0     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.048      ;
; -0.012 ; Keyboard:u3|state.finish ; Keyboard:u3|fok          ; clk_0        ; clk_0       ; 1.000        ; 0.025      ; 1.069      ;
; -0.010 ; Keyboard:u3|code[0]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.041      ;
; -0.005 ; Keyboard:u3|clk1         ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.036      ;
; 0.000  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d5     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.031      ;
; 0.000  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d6     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.031      ;
; 0.000  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d7     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.031      ;
; 0.000  ; Keyboard:u3|clk1         ; Keyboard:u3|state.parity ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.031      ;
; 0.000  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d1     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.031      ;
; 0.000  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d2     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.031      ;
; 0.000  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d3     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.031      ;
; 0.000  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d4     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.031      ;
; 0.007  ; Keyboard:u3|code[5]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.024      ;
; 0.009  ; Keyboard:u3|code[6]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.022      ;
; 0.021  ; Keyboard:u3|clk2         ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.010      ;
; 0.026  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d5     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.005      ;
; 0.026  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d6     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.005      ;
; 0.026  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d7     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.005      ;
; 0.026  ; Keyboard:u3|clk2         ; Keyboard:u3|state.parity ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.005      ;
; 0.026  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d1     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.005      ;
; 0.026  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d2     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.005      ;
; 0.026  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d3     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.005      ;
; 0.026  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d4     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 1.005      ;
; 0.035  ; Keyboard:u3|code[1]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.996      ;
; 0.039  ; Keyboard:u3|clk1         ; Keyboard:u3|clk2         ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.993      ;
; 0.046  ; Keyboard:u3|code[3]      ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.985      ;
; 0.050  ; Keyboard:u3|code[2]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.981      ;
; 0.075  ; Keyboard:u3|code[7]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.956      ;
; 0.077  ; Keyboard:u3|clk1         ; Keyboard:u3|code[3]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.955      ;
; 0.077  ; Keyboard:u3|clk1         ; Keyboard:u3|code[4]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.955      ;
; 0.079  ; Keyboard:u3|clk1         ; Keyboard:u3|code[1]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.953      ;
; 0.080  ; Keyboard:u3|state.d3     ; Keyboard:u3|code[3]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 0.953      ;
; 0.081  ; Keyboard:u3|clk1         ; Keyboard:u3|code[5]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.951      ;
; 0.081  ; Keyboard:u3|clk1         ; Keyboard:u3|code[0]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.951      ;
; 0.089  ; Keyboard:u3|code[4]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.942      ;
; 0.103  ; Keyboard:u3|state.stop   ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.929      ;
; 0.103  ; Keyboard:u3|clk2         ; Keyboard:u3|code[3]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.929      ;
; 0.103  ; Keyboard:u3|clk2         ; Keyboard:u3|code[4]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.929      ;
; 0.105  ; Keyboard:u3|clk2         ; Keyboard:u3|code[1]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.927      ;
; 0.107  ; Keyboard:u3|clk2         ; Keyboard:u3|code[5]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.925      ;
; 0.107  ; Keyboard:u3|clk2         ; Keyboard:u3|code[0]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.925      ;
; 0.108  ; Keyboard:u3|code[0]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.923      ;
; 0.127  ; Keyboard:u3|code[6]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.904      ;
; 0.143  ; Keyboard:u3|state.start  ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.889      ;
; 0.164  ; Keyboard:u3|code[3]      ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.867      ;
; 0.214  ; Keyboard:u3|data         ; Keyboard:u3|code[6]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.818      ;
; 0.215  ; Keyboard:u3|data         ; Keyboard:u3|code[7]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.817      ;
; 0.224  ; Keyboard:u3|state.d4     ; Keyboard:u3|code[4]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 0.809      ;
; 0.256  ; Keyboard:u3|data         ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.775      ;
; 0.291  ; Keyboard:u3|state.finish ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.741      ;
; 0.300  ; Keyboard:u3|data         ; Keyboard:u3|state.finish ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.731      ;
; 0.307  ; Keyboard:u3|clk1         ; Keyboard:u3|state.start  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.724      ;
; 0.313  ; Keyboard:u3|state.d5     ; Keyboard:u3|code[5]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 0.720      ;
; 0.313  ; Keyboard:u3|clk2         ; Keyboard:u3|state.start  ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.718      ;
; 0.321  ; Keyboard:u3|state.d0     ; Keyboard:u3|code[0]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 0.712      ;
; 0.324  ; Keyboard:u3|state.d7     ; Keyboard:u3|code[7]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 0.709      ;
; 0.335  ; Keyboard:u3|state.d6     ; Keyboard:u3|code[6]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 0.698      ;
; 0.340  ; Keyboard:u3|state.d1     ; Keyboard:u3|code[1]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 0.693      ;
; 0.355  ; Keyboard:u3|state.parity ; Keyboard:u3|state.delay  ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.677      ;
; 0.366  ; Keyboard:u3|state.parity ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.666      ;
; 0.380  ; Keyboard:u3|clk1         ; Keyboard:u3|code[2]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.652      ;
; 0.385  ; Keyboard:u3|data         ; Keyboard:u3|code[2]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.647      ;
; 0.386  ; Keyboard:u3|clk1         ; Keyboard:u3|state.finish ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.645      ;
; 0.406  ; Keyboard:u3|clk2         ; Keyboard:u3|code[2]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.626      ;
; 0.430  ; Keyboard:u3|clk2         ; Keyboard:u3|state.finish ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.601      ;
; 0.433  ; Keyboard:u3|state.d2     ; Keyboard:u3|code[2]      ; clk_0        ; clk_0       ; 1.000        ; 0.001      ; 0.600      ;
; 0.436  ; Keyboard:u3|data         ; Keyboard:u3|state.d0     ; clk_0        ; clk_0       ; 1.000        ; -0.001     ; 0.595      ;
; 0.465  ; Keyboard:u3|clk1         ; Keyboard:u3|code[6]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.567      ;
; 0.465  ; Keyboard:u3|clk1         ; Keyboard:u3|code[7]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.567      ;
; 0.467  ; Keyboard:u3|state.d6     ; Keyboard:u3|state.d7     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.565      ;
; 0.475  ; Keyboard:u3|state.d7     ; Keyboard:u3|state.parity ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.557      ;
; 0.491  ; Keyboard:u3|clk2         ; Keyboard:u3|code[6]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.541      ;
; 0.491  ; Keyboard:u3|clk2         ; Keyboard:u3|code[7]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.541      ;
; 0.501  ; Keyboard:u3|state.start  ; Keyboard:u3|state.d0     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.531      ;
; 0.512  ; Keyboard:u3|data         ; Keyboard:u3|code[0]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.520      ;
; 0.513  ; Keyboard:u3|data         ; Keyboard:u3|code[5]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.519      ;
; 0.515  ; Keyboard:u3|data         ; Keyboard:u3|code[3]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.517      ;
; 0.515  ; Keyboard:u3|data         ; Keyboard:u3|code[4]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.517      ;
; 0.515  ; Keyboard:u3|state.stop   ; Keyboard:u3|state.finish ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.517      ;
; 0.516  ; Keyboard:u3|data         ; Keyboard:u3|code[1]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.516      ;
; 0.554  ; Keyboard:u3|state.d3     ; Keyboard:u3|state.d4     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.478      ;
; 0.616  ; Keyboard:u3|state.delay  ; Keyboard:u3|state.start  ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.416      ;
; 0.635  ; Keyboard:u3|state.d1     ; Keyboard:u3|state.d2     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.397      ;
; 0.636  ; Keyboard:u3|state.d4     ; Keyboard:u3|state.d5     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.396      ;
; 0.636  ; Keyboard:u3|state.d5     ; Keyboard:u3|state.d6     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.396      ;
; 0.637  ; Keyboard:u3|state.d2     ; Keyboard:u3|state.d3     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.395      ;
; 0.638  ; Keyboard:u3|state.d0     ; Keyboard:u3|state.d1     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.394      ;
; 0.665  ; Keyboard:u3|state.stop   ; Keyboard:u3|state.stop   ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; Keyboard:u3|state.d0     ; Keyboard:u3|state.d0     ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; Keyboard:u3|code[3]      ; Keyboard:u3|code[3]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; Keyboard:u3|code[4]      ; Keyboard:u3|code[4]      ; clk_0        ; clk_0       ; 1.000        ; 0.000      ; 0.367      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga640480:u1|clk1'                                                                                       ;
+-------+------------------+------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------+-------------------+--------------+------------+------------+
; 0.773 ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk1 ; 0.500        ; 0.467      ; 0.367      ;
; 1.273 ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk1 ; 1.000        ; 0.467      ; 0.367      ;
+-------+------------------+------------------+------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_0'                                                                                                                ;
+--------+--------------------------+--------------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+-------------------+-------------+--------------+------------+------------+
; -1.775 ; vga640480:u1|clk1        ; vga640480:u1|clk1        ; vga640480:u1|clk1 ; clk_0       ; 0.000        ; 1.849      ; 0.367      ;
; -1.275 ; vga640480:u1|clk1        ; vga640480:u1|clk1        ; vga640480:u1|clk1 ; clk_0       ; -0.500       ; 1.849      ; 0.367      ;
; 0.215  ; Keyboard:u3|code[6]      ; Keyboard:u3|code[6]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Keyboard:u3|code[7]      ; Keyboard:u3|code[7]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Keyboard:u3|code[5]      ; Keyboard:u3|code[5]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Keyboard:u3|code[3]      ; Keyboard:u3|code[3]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Keyboard:u3|code[0]      ; Keyboard:u3|code[0]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Keyboard:u3|code[2]      ; Keyboard:u3|code[2]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Keyboard:u3|code[1]      ; Keyboard:u3|code[1]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Keyboard:u3|state.stop   ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Keyboard:u3|state.start  ; Keyboard:u3|state.start  ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Keyboard:u3|state.d0     ; Keyboard:u3|state.d0     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Keyboard:u3|code[4]      ; Keyboard:u3|code[4]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.367      ;
; 0.242  ; Keyboard:u3|state.d0     ; Keyboard:u3|state.d1     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; Keyboard:u3|state.d2     ; Keyboard:u3|state.d3     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; Keyboard:u3|state.d4     ; Keyboard:u3|state.d5     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; Keyboard:u3|state.d5     ; Keyboard:u3|state.d6     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; Keyboard:u3|state.d1     ; Keyboard:u3|state.d2     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.397      ;
; 0.264  ; Keyboard:u3|state.delay  ; Keyboard:u3|state.start  ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.416      ;
; 0.326  ; Keyboard:u3|state.d3     ; Keyboard:u3|state.d4     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.478      ;
; 0.364  ; Keyboard:u3|data         ; Keyboard:u3|code[1]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; Keyboard:u3|state.stop   ; Keyboard:u3|state.finish ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; Keyboard:u3|data         ; Keyboard:u3|code[3]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; Keyboard:u3|data         ; Keyboard:u3|code[4]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; Keyboard:u3|data         ; Keyboard:u3|code[5]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; Keyboard:u3|data         ; Keyboard:u3|code[0]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.520      ;
; 0.379  ; Keyboard:u3|state.start  ; Keyboard:u3|state.d0     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.531      ;
; 0.389  ; Keyboard:u3|clk2         ; Keyboard:u3|code[6]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.541      ;
; 0.389  ; Keyboard:u3|clk2         ; Keyboard:u3|code[7]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.541      ;
; 0.405  ; Keyboard:u3|state.d7     ; Keyboard:u3|state.parity ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.557      ;
; 0.413  ; Keyboard:u3|state.d6     ; Keyboard:u3|state.d7     ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.565      ;
; 0.415  ; Keyboard:u3|clk1         ; Keyboard:u3|code[6]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.567      ;
; 0.415  ; Keyboard:u3|clk1         ; Keyboard:u3|code[7]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.567      ;
; 0.444  ; Keyboard:u3|data         ; Keyboard:u3|state.d0     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.595      ;
; 0.447  ; Keyboard:u3|state.d2     ; Keyboard:u3|code[2]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 0.600      ;
; 0.450  ; Keyboard:u3|clk2         ; Keyboard:u3|state.finish ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.601      ;
; 0.474  ; Keyboard:u3|clk2         ; Keyboard:u3|code[2]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.626      ;
; 0.494  ; Keyboard:u3|clk1         ; Keyboard:u3|state.finish ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.645      ;
; 0.495  ; Keyboard:u3|data         ; Keyboard:u3|code[2]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.647      ;
; 0.500  ; Keyboard:u3|clk1         ; Keyboard:u3|code[2]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.652      ;
; 0.514  ; Keyboard:u3|state.parity ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.666      ;
; 0.525  ; Keyboard:u3|state.parity ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.677      ;
; 0.540  ; Keyboard:u3|state.d1     ; Keyboard:u3|code[1]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 0.693      ;
; 0.545  ; Keyboard:u3|state.d6     ; Keyboard:u3|code[6]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 0.698      ;
; 0.556  ; Keyboard:u3|state.d7     ; Keyboard:u3|code[7]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 0.709      ;
; 0.559  ; Keyboard:u3|state.d0     ; Keyboard:u3|code[0]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 0.712      ;
; 0.567  ; Keyboard:u3|state.d5     ; Keyboard:u3|code[5]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 0.720      ;
; 0.567  ; Keyboard:u3|clk2         ; Keyboard:u3|state.start  ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.718      ;
; 0.570  ; Keyboard:u3|clk1         ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.721      ;
; 0.573  ; Keyboard:u3|clk1         ; Keyboard:u3|state.start  ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.724      ;
; 0.580  ; Keyboard:u3|data         ; Keyboard:u3|state.finish ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.731      ;
; 0.589  ; Keyboard:u3|state.finish ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.741      ;
; 0.624  ; Keyboard:u3|data         ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.775      ;
; 0.656  ; Keyboard:u3|state.d4     ; Keyboard:u3|code[4]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 0.809      ;
; 0.665  ; Keyboard:u3|data         ; Keyboard:u3|code[7]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.817      ;
; 0.666  ; Keyboard:u3|data         ; Keyboard:u3|code[6]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.818      ;
; 0.716  ; Keyboard:u3|code[3]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.867      ;
; 0.737  ; Keyboard:u3|state.start  ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.889      ;
; 0.742  ; Keyboard:u3|data         ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.893      ;
; 0.747  ; Keyboard:u3|clk2         ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.898      ;
; 0.753  ; Keyboard:u3|code[6]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.904      ;
; 0.758  ; Keyboard:u3|clk2         ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.909      ;
; 0.772  ; Keyboard:u3|code[0]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.923      ;
; 0.773  ; Keyboard:u3|clk2         ; Keyboard:u3|code[5]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.925      ;
; 0.773  ; Keyboard:u3|clk2         ; Keyboard:u3|code[0]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.925      ;
; 0.775  ; Keyboard:u3|clk2         ; Keyboard:u3|code[1]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.927      ;
; 0.777  ; Keyboard:u3|clk2         ; Keyboard:u3|code[3]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.929      ;
; 0.777  ; Keyboard:u3|clk2         ; Keyboard:u3|code[4]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.929      ;
; 0.777  ; Keyboard:u3|state.stop   ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.929      ;
; 0.791  ; Keyboard:u3|code[4]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.942      ;
; 0.799  ; Keyboard:u3|clk1         ; Keyboard:u3|code[5]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.951      ;
; 0.799  ; Keyboard:u3|clk1         ; Keyboard:u3|code[0]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.951      ;
; 0.800  ; Keyboard:u3|state.d3     ; Keyboard:u3|code[3]      ; clk_0             ; clk_0       ; 0.000        ; 0.001      ; 0.953      ;
; 0.801  ; Keyboard:u3|clk1         ; Keyboard:u3|code[1]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.953      ;
; 0.803  ; Keyboard:u3|clk1         ; Keyboard:u3|code[3]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.955      ;
; 0.803  ; Keyboard:u3|clk1         ; Keyboard:u3|code[4]      ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.955      ;
; 0.805  ; Keyboard:u3|code[7]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.956      ;
; 0.830  ; Keyboard:u3|code[2]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.981      ;
; 0.834  ; Keyboard:u3|code[3]      ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.985      ;
; 0.841  ; Keyboard:u3|clk1         ; Keyboard:u3|clk2         ; clk_0             ; clk_0       ; 0.000        ; 0.000      ; 0.993      ;
; 0.845  ; Keyboard:u3|code[1]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 0.996      ;
; 0.854  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d5     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.005      ;
; 0.854  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d6     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.005      ;
; 0.854  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d7     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.005      ;
; 0.854  ; Keyboard:u3|clk2         ; Keyboard:u3|state.parity ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.005      ;
; 0.854  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d1     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.005      ;
; 0.854  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d2     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.005      ;
; 0.854  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d3     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.005      ;
; 0.854  ; Keyboard:u3|clk2         ; Keyboard:u3|state.d4     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.005      ;
; 0.869  ; Keyboard:u3|clk1         ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.020      ;
; 0.871  ; Keyboard:u3|code[6]      ; Keyboard:u3|state.delay  ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.022      ;
; 0.873  ; Keyboard:u3|code[5]      ; Keyboard:u3|state.stop   ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.024      ;
; 0.880  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d5     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.031      ;
; 0.880  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d6     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.031      ;
; 0.880  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d7     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.031      ;
; 0.880  ; Keyboard:u3|clk1         ; Keyboard:u3|state.parity ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.031      ;
; 0.880  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d1     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.031      ;
; 0.880  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d2     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.031      ;
; 0.880  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d3     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.031      ;
; 0.880  ; Keyboard:u3|clk1         ; Keyboard:u3|state.d4     ; clk_0             ; clk_0       ; 0.000        ; -0.001     ; 1.031      ;
+--------+--------------------------+--------------------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga640480:u1|clk1'                                                                                         ;
+--------+------------------+------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------------+--------------+------------+------------+
; -0.393 ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk1 ; 0.000        ; 0.467      ; 0.367      ;
; 0.107  ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk ; vga640480:u1|clk1 ; -0.500       ; 0.467      ; 0.367      ;
+--------+------------------+------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga640480:u1|clk'                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                        ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.215 ; vga640480:u1|vector_y[0]                                                                       ; vga640480:u1|vector_y[0]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; vga640480:u1|modify[2]                                                                         ; vga640480:u1|address[2]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; vga640480:u1|modify[0]                                                                         ; vga640480:u1|address[0]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; vga640480:u1|delta[9]                                                                          ; vga640480:u1|delta[9]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.255 ; vga640480:u1|vector_y[3]                                                                       ; vga640480:u1|address[10]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.407      ;
; 0.305 ; Keyboard:u3|scancode[6]                                                                        ; vga640480:u1|old[6]                                                                                            ; Keyboard:u3|fok  ; vga640480:u1|clk ; -0.500       ; 0.085      ; 0.042      ;
; 0.307 ; Keyboard:u3|scancode[7]                                                                        ; vga640480:u1|old[7]                                                                                            ; Keyboard:u3|fok  ; vga640480:u1|clk ; -0.500       ; 0.083      ; 0.042      ;
; 0.313 ; vga640480:u1|vector_x[4]                                                                       ; vga640480:u1|hs1                                                                                               ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.465      ;
; 0.327 ; vga640480:u1|modify[3]                                                                         ; vga640480:u1|address[3]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; vga640480:u1|modify[6]                                                                         ; vga640480:u1|address[6]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; vga640480:u1|vector_y[0]                                                                       ; vga640480:u1|address[7]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; vga640480:u1|modify[1]                                                                         ; vga640480:u1|address[1]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.481      ;
; 0.339 ; vga640480:u1|vector_y[2]                                                                       ; vga640480:u1|address[9]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.491      ;
; 0.340 ; vga640480:u1|vector_y[5]                                                                       ; vga640480:u1|address[12]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.492      ;
; 0.340 ; Keyboard:u3|scancode[5]                                                                        ; vga640480:u1|old[5]                                                                                            ; Keyboard:u3|fok  ; vga640480:u1|clk ; -0.500       ; 0.050      ; 0.042      ;
; 0.344 ; vga640480:u1|vector_y[6]                                                                       ; vga640480:u1|address[13]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.496      ;
; 0.355 ; vga640480:u1|delta[0]                                                                          ; vga640480:u1|delta[0]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; vga640480:u1|delta[1]                                                                          ; vga640480:u1|delta[1]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; vga640480:u1|vector_x[1]                                                                       ; vga640480:u1|vector_x[1]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vga640480:u1|vector_y[7]                                                                       ; vga640480:u1|vector_y[7]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vga640480:u1|delta[2]                                                                          ; vga640480:u1|delta[2]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga640480:u1|delta[4]                                                                          ; vga640480:u1|delta[4]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga640480:u1|delta[7]                                                                          ; vga640480:u1|delta[7]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; vga640480:u1|vector_x[7]                                                                       ; vga640480:u1|vector_x[7]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.516      ;
; 0.368 ; vga640480:u1|vector_x[3]                                                                       ; vga640480:u1|vector_x[3]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; vga640480:u1|vector_y[2]                                                                       ; vga640480:u1|vector_y[2]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; vga640480:u1|vector_y[5]                                                                       ; vga640480:u1|vector_y[5]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.522      ;
; 0.373 ; vga640480:u1|vector_x[5]                                                                       ; vga640480:u1|hs1                                                                                               ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; vga640480:u1|vector_x[0]                                                                       ; vga640480:u1|vector_x[0]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.527      ;
; 0.382 ; vga640480:u1|vector_y[1]                                                                       ; vga640480:u1|vector_y[1]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; vga640480:u1|vector_y[6]                                                                       ; vga640480:u1|vector_y[6]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; vga640480:u1|vector_x[2]                                                                       ; vga640480:u1|vector_x[2]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; vga640480:u1|vector_y[3]                                                                       ; vga640480:u1|vector_y[3]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; vga640480:u1|vector_y[4]                                                                       ; vga640480:u1|vector_y[4]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; vga640480:u1|vector_y[8]                                                                       ; vga640480:u1|vector_y[8]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; vga640480:u1|vector_x[4]                                                                       ; vga640480:u1|vector_x[4]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; vga640480:u1|vector_x[6]                                                                       ; vga640480:u1|vector_x[6]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.538      ;
; 0.392 ; vga640480:u1|vector_x[6]                                                                       ; vga640480:u1|hs1                                                                                               ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.544      ;
; 0.410 ; vga640480:u1|vector_y[4]                                                                       ; vga640480:u1|address[11]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.562      ;
; 0.410 ; vga640480:u1|modify[4]                                                                         ; vga640480:u1|address[4]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.562      ;
; 0.414 ; vga640480:u1|vector_x[9]                                                                       ; vga640480:u1|vector_x[9]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.566      ;
; 0.414 ; vga640480:u1|modify[5]                                                                         ; vga640480:u1|address[5]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.566      ;
; 0.425 ; vga640480:u1|modify[9]                                                                         ; vga640480:u1|b1[0]                                                                                             ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; -0.001     ; 0.576      ;
; 0.426 ; vga640480:u1|delta[9]                                                                          ; vga640480:u1|modify[9]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.006      ; 0.584      ;
; 0.433 ; vga640480:u1|vector_y[0]                                                                       ; vga640480:u1|vector_y[1]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; -0.001     ; 0.584      ;
; 0.438 ; vga640480:u1|vector_x[2]                                                                       ; vga640480:u1|modify[2]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.590      ;
; 0.443 ; vga640480:u1|delta[8]                                                                          ; vga640480:u1|delta[8]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.595      ;
; 0.444 ; vga640480:u1|delta[6]                                                                          ; vga640480:u1|delta[6]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.596      ;
; 0.445 ; vga640480:u1|delta[5]                                                                          ; vga640480:u1|delta[5]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.597      ;
; 0.449 ; vga640480:u1|vector_x[6]                                                                       ; vga640480:u1|modify[6]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.601      ;
; 0.450 ; vga640480:u1|delta[3]                                                                          ; vga640480:u1|delta[3]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.602      ;
; 0.450 ; vga640480:u1|vector_x[4]                                                                       ; vga640480:u1|modify[4]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.602      ;
; 0.450 ; vga640480:u1|vector_x[3]                                                                       ; vga640480:u1|modify[3]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.602      ;
; 0.453 ; vga640480:u1|vector_x[7]                                                                       ; vga640480:u1|modify[7]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.605      ;
; 0.455 ; vga640480:u1|vector_x[9]                                                                       ; vga640480:u1|modify[9]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.607      ;
; 0.458 ; vga640480:u1|vector_x[5]                                                                       ; vga640480:u1|modify[5]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.610      ;
; 0.458 ; vga640480:u1|vector_x[0]                                                                       ; vga640480:u1|modify[0]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.610      ;
; 0.463 ; vga640480:u1|vector_x[8]                                                                       ; vga640480:u1|modify[8]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.615      ;
; 0.463 ; vga640480:u1|vector_x[1]                                                                       ; vga640480:u1|modify[1]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.615      ;
; 0.493 ; vga640480:u1|delta[0]                                                                          ; vga640480:u1|delta[1]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; vga640480:u1|delta[1]                                                                          ; vga640480:u1|delta[2]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.647      ;
; 0.497 ; vga640480:u1|vector_y[7]                                                                       ; vga640480:u1|vector_y[8]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; vga640480:u1|delta[2]                                                                          ; vga640480:u1|delta[3]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; vga640480:u1|delta[4]                                                                          ; vga640480:u1|delta[5]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.651      ;
; 0.506 ; vga640480:u1|vector_x[3]                                                                       ; vga640480:u1|vector_x[4]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; vga640480:u1|vector_y[1]                                                                       ; vga640480:u1|address[8]                                                                                        ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; vga640480:u1|vector_y[7]                                                                       ; vga640480:u1|vs1                                                                                               ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.001      ; 0.661      ;
; 0.508 ; vga640480:u1|vector_y[2]                                                                       ; vga640480:u1|vector_y[3]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.660      ;
; 0.514 ; vga640480:u1|vector_x[5]                                                                       ; vga640480:u1|vector_x[6]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; vga640480:u1|vector_x[0]                                                                       ; vga640480:u1|vector_x[1]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.667      ;
; 0.518 ; vga640480:u1|address[2]                                                                        ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a22~porta_address_reg2 ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.066      ; 0.722      ;
; 0.518 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|address_reg_a[0] ; vga640480:u1|g1[1]                                                                                             ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.670      ;
; 0.522 ; vga640480:u1|vector_y[6]                                                                       ; vga640480:u1|vector_y[7]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.674      ;
; 0.522 ; vga640480:u1|vector_y[1]                                                                       ; vga640480:u1|vector_y[2]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.674      ;
; 0.523 ; vga640480:u1|address[7]                                                                        ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a22~porta_address_reg7 ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.067      ; 0.728      ;
; 0.523 ; vga640480:u1|vector_x[2]                                                                       ; vga640480:u1|vector_x[3]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; vga640480:u1|vector_y[4]                                                                       ; vga640480:u1|vector_y[5]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; vga640480:u1|vector_y[3]                                                                       ; vga640480:u1|vector_y[4]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.675      ;
; 0.526 ; vga640480:u1|vector_x[6]                                                                       ; vga640480:u1|vector_x[7]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.678      ;
; 0.528 ; vga640480:u1|delta[0]                                                                          ; vga640480:u1|delta[2]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.680      ;
; 0.530 ; vga640480:u1|delta[1]                                                                          ; vga640480:u1|delta[3]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.682      ;
; 0.533 ; vga640480:u1|delta[2]                                                                          ; vga640480:u1|delta[4]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; vga640480:u1|delta[4]                                                                          ; vga640480:u1|delta[6]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.686      ;
; 0.543 ; vga640480:u1|vector_y[2]                                                                       ; vga640480:u1|vector_y[4]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.695      ;
; 0.544 ; vga640480:u1|vector_x[8]                                                                       ; vga640480:u1|vector_x[8]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; vga640480:u1|delta[4]                                                                          ; vga640480:u1|modify[4]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.006      ; 0.702      ;
; 0.544 ; vga640480:u1|delta[1]                                                                          ; vga640480:u1|modify[1]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.006      ; 0.702      ;
; 0.549 ; vga640480:u1|delta[0]                                                                          ; vga640480:u1|modify[0]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.006      ; 0.707      ;
; 0.549 ; vga640480:u1|vector_x[5]                                                                       ; vga640480:u1|vector_x[7]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.701      ;
; 0.552 ; vga640480:u1|vector_x[1]                                                                       ; vga640480:u1|vector_x[2]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; vga640480:u1|vector_x[5]                                                                       ; vga640480:u1|vector_x[5]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; vga640480:u1|delta[7]                                                                          ; vga640480:u1|delta[8]                                                                                          ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; vga640480:u1|vector_y[8]                                                                       ; vga640480:u1|vs1                                                                                               ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.001      ; 0.707      ;
; 0.555 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|address_reg_a[1] ; vga640480:u1|g1[0]                                                                                             ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; vga640480:u1|delta[2]                                                                          ; vga640480:u1|modify[2]                                                                                         ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.006      ; 0.713      ;
; 0.557 ; vga640480:u1|vs1                                                                               ; vga640480:u1|vs                                                                                                ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; -0.007     ; 0.702      ;
; 0.557 ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|address_reg_a[1] ; vga640480:u1|g1[2]                                                                                             ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.709      ;
; 0.557 ; vga640480:u1|vector_y[6]                                                                       ; vga640480:u1|vector_y[8]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.709      ;
; 0.557 ; vga640480:u1|vector_y[1]                                                                       ; vga640480:u1|vector_y[3]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.709      ;
; 0.558 ; vga640480:u1|vector_x[2]                                                                       ; vga640480:u1|vector_x[4]                                                                                       ; vga640480:u1|clk ; vga640480:u1|clk ; 0.000        ; 0.000      ; 0.710      ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Keyboard:u3|fok'                                                                                              ;
+-------+---------------------+-------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                 ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------+--------------+-----------------+--------------+------------+------------+
; 1.198 ; Keyboard:u3|code[2] ; Keyboard:u3|scancode[2] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.347     ; 0.351      ;
; 1.243 ; Keyboard:u3|code[1] ; Keyboard:u3|scancode[1] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.390     ; 0.353      ;
; 1.243 ; Keyboard:u3|code[5] ; Keyboard:u3|scancode[5] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.390     ; 0.353      ;
; 1.246 ; Keyboard:u3|code[3] ; Keyboard:u3|scancode[3] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.389     ; 0.357      ;
; 1.247 ; Keyboard:u3|code[4] ; Keyboard:u3|scancode[4] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.389     ; 0.358      ;
; 1.247 ; Keyboard:u3|code[0] ; Keyboard:u3|scancode[0] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.393     ; 0.354      ;
; 1.276 ; Keyboard:u3|code[6] ; Keyboard:u3|scancode[6] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.425     ; 0.351      ;
; 1.280 ; Keyboard:u3|code[7] ; Keyboard:u3|scancode[7] ; clk_0        ; Keyboard:u3|fok ; -0.500       ; -0.423     ; 0.357      ;
+-------+---------------------+-------------------------+--------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga640480:u1|clk'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a11~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a12~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; vga640480:u1|clk ; Rise       ; digital_rom:u2|altsyncram:altsyncram_component|altsyncram_sn81:auto_generated|ram_block1a13~porta_address_reg1  ;
+--------+--------------+----------------+------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_0'                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_0 ; Rise       ; clk_0                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|clk1         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|clk1         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|clk2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|clk2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|code[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|code[7]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|data         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|data         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|fok          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|fok          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d0     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d0     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d1     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d1     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d2     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d2     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d3     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d3     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d4     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d4     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d5     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d5     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d6     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d6     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.d7     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.d7     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.delay  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.delay  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.finish ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.finish ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.parity ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.parity ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.start  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.start  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; Keyboard:u3|state.stop   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; Keyboard:u3|state.stop   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_0 ; Rise       ; vga640480:u1|clk1        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_0 ; Rise       ; vga640480:u1|clk1        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; clk_0|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; clk_0|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; clk_0~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; clk_0~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; clk_0~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; clk_0~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u1|clk1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u1|clk1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|clk1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|clk1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|clk2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|clk2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|code[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|code[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|data|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|data|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|fok|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|fok|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d0|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|state.d0|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d1|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|state.d1|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d2|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|state.d2|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d3|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|state.d3|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d4|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|state.d4|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d5|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|state.d5|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d6|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_0 ; Rise       ; u3|state.d6|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_0 ; Rise       ; u3|state.d7|clk          ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga640480:u1|clk1'                                                           ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga640480:u1|clk1 ; Rise       ; vga640480:u1|clk ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga640480:u1|clk1 ; Rise       ; vga640480:u1|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga640480:u1|clk1 ; Rise       ; u1|clk1|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga640480:u1|clk1 ; Rise       ; u1|clk1|regout   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga640480:u1|clk1 ; Rise       ; u1|clk|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga640480:u1|clk1 ; Rise       ; u1|clk|clk       ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Keyboard:u3|fok'                                                                 ;
+-------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                  ;
+-------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Fall       ; Keyboard:u3|scancode[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|fok|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|fok|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|fok~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|fok~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|fok~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|fok~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[0]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[0]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[1]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[1]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[2]|dataa    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[2]|dataa    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[3]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[3]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[4]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[4]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[5]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[5]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[6]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[6]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Keyboard:u3|fok ; Rise       ; u3|scancode[7]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Keyboard:u3|fok ; Rise       ; u3|scancode[7]|datac    ;
+-------+--------------+----------------+------------------+-----------------+------------+-------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; clkin     ; clk_0            ; 1.922 ; 1.922 ; Rise       ; clk_0            ;
; datain    ; clk_0            ; 2.105 ; 2.105 ; Rise       ; clk_0            ;
; reset     ; vga640480:u1|clk ; 0.660 ; 0.660 ; Rise       ; vga640480:u1|clk ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; clkin     ; clk_0            ; -1.802 ; -1.802 ; Rise       ; clk_0            ;
; datain    ; clk_0            ; -1.985 ; -1.985 ; Rise       ; clk_0            ;
; reset     ; vga640480:u1|clk ; -0.020 ; -0.020 ; Rise       ; vga640480:u1|clk ;
+-----------+------------------+--------+--------+------------+------------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; b[*]      ; vga640480:u1|clk ; 5.365 ; 5.365 ; Rise       ; vga640480:u1|clk ;
;  b[0]     ; vga640480:u1|clk ; 4.582 ; 4.582 ; Rise       ; vga640480:u1|clk ;
;  b[1]     ; vga640480:u1|clk ; 5.128 ; 5.128 ; Rise       ; vga640480:u1|clk ;
;  b[2]     ; vga640480:u1|clk ; 5.365 ; 5.365 ; Rise       ; vga640480:u1|clk ;
; g[*]      ; vga640480:u1|clk ; 5.252 ; 5.252 ; Rise       ; vga640480:u1|clk ;
;  g[0]     ; vga640480:u1|clk ; 5.252 ; 5.252 ; Rise       ; vga640480:u1|clk ;
;  g[1]     ; vga640480:u1|clk ; 4.929 ; 4.929 ; Rise       ; vga640480:u1|clk ;
;  g[2]     ; vga640480:u1|clk ; 4.999 ; 4.999 ; Rise       ; vga640480:u1|clk ;
; hs        ; vga640480:u1|clk ; 4.362 ; 4.362 ; Rise       ; vga640480:u1|clk ;
; r[*]      ; vga640480:u1|clk ; 5.386 ; 5.386 ; Rise       ; vga640480:u1|clk ;
;  r[0]     ; vga640480:u1|clk ; 5.340 ; 5.340 ; Rise       ; vga640480:u1|clk ;
;  r[1]     ; vga640480:u1|clk ; 5.008 ; 5.008 ; Rise       ; vga640480:u1|clk ;
;  r[2]     ; vga640480:u1|clk ; 5.386 ; 5.386 ; Rise       ; vga640480:u1|clk ;
; vs        ; vga640480:u1|clk ; 4.142 ; 4.142 ; Rise       ; vga640480:u1|clk ;
+-----------+------------------+-------+-------+------------+------------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; b[*]      ; vga640480:u1|clk ; 4.436 ; 4.436 ; Rise       ; vga640480:u1|clk ;
;  b[0]     ; vga640480:u1|clk ; 4.436 ; 4.436 ; Rise       ; vga640480:u1|clk ;
;  b[1]     ; vga640480:u1|clk ; 4.473 ; 4.473 ; Rise       ; vga640480:u1|clk ;
;  b[2]     ; vga640480:u1|clk ; 4.512 ; 4.512 ; Rise       ; vga640480:u1|clk ;
; g[*]      ; vga640480:u1|clk ; 4.463 ; 4.463 ; Rise       ; vga640480:u1|clk ;
;  g[0]     ; vga640480:u1|clk ; 4.778 ; 4.778 ; Rise       ; vga640480:u1|clk ;
;  g[1]     ; vga640480:u1|clk ; 4.463 ; 4.463 ; Rise       ; vga640480:u1|clk ;
;  g[2]     ; vga640480:u1|clk ; 4.532 ; 4.532 ; Rise       ; vga640480:u1|clk ;
; hs        ; vga640480:u1|clk ; 4.362 ; 4.362 ; Rise       ; vga640480:u1|clk ;
; r[*]      ; vga640480:u1|clk ; 4.539 ; 4.539 ; Rise       ; vga640480:u1|clk ;
;  r[0]     ; vga640480:u1|clk ; 4.869 ; 4.869 ; Rise       ; vga640480:u1|clk ;
;  r[1]     ; vga640480:u1|clk ; 4.539 ; 4.539 ; Rise       ; vga640480:u1|clk ;
;  r[2]     ; vga640480:u1|clk ; 4.661 ; 4.661 ; Rise       ; vga640480:u1|clk ;
; vs        ; vga640480:u1|clk ; 4.142 ; 4.142 ; Rise       ; vga640480:u1|clk ;
+-----------+------------------+-------+-------+------------+------------------+


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+--------------------+-----------+--------+----------+---------+---------------------+
; Clock              ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack   ; -6.582    ; -2.956 ; N/A      ; N/A     ; -2.277              ;
;  Keyboard:u3|fok   ; -2.296    ; 1.198  ; N/A      ; N/A     ; 0.500               ;
;  clk_0             ; -2.665    ; -2.956 ; N/A      ; N/A     ; -1.941              ;
;  vga640480:u1|clk  ; -6.582    ; 0.215  ; N/A      ; N/A     ; -2.277              ;
;  vga640480:u1|clk1 ; 0.773     ; -0.857 ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS    ; -1865.717 ; -3.813 ; 0.0      ; 0.0     ; -1903.529           ;
;  Keyboard:u3|fok   ; -17.871   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_0             ; -41.038   ; -2.956 ; N/A      ; N/A     ; -40.525             ;
;  vga640480:u1|clk  ; -1806.808 ; 0.000  ; N/A      ; N/A     ; -1861.520           ;
;  vga640480:u1|clk1 ; 0.000     ; -0.857 ; N/A      ; N/A     ; -1.484              ;
+--------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; clkin     ; clk_0            ; 4.614 ; 4.614 ; Rise       ; clk_0            ;
; datain    ; clk_0            ; 5.168 ; 5.168 ; Rise       ; clk_0            ;
; reset     ; vga640480:u1|clk ; 2.961 ; 2.961 ; Rise       ; vga640480:u1|clk ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; clkin     ; clk_0            ; -1.802 ; -1.802 ; Rise       ; clk_0            ;
; datain    ; clk_0            ; -1.985 ; -1.985 ; Rise       ; clk_0            ;
; reset     ; vga640480:u1|clk ; -0.020 ; -0.020 ; Rise       ; vga640480:u1|clk ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; b[*]      ; vga640480:u1|clk ; 12.800 ; 12.800 ; Rise       ; vga640480:u1|clk ;
;  b[0]     ; vga640480:u1|clk ; 10.491 ; 10.491 ; Rise       ; vga640480:u1|clk ;
;  b[1]     ; vga640480:u1|clk ; 12.185 ; 12.185 ; Rise       ; vga640480:u1|clk ;
;  b[2]     ; vga640480:u1|clk ; 12.800 ; 12.800 ; Rise       ; vga640480:u1|clk ;
; g[*]      ; vga640480:u1|clk ; 12.677 ; 12.677 ; Rise       ; vga640480:u1|clk ;
;  g[0]     ; vga640480:u1|clk ; 12.677 ; 12.677 ; Rise       ; vga640480:u1|clk ;
;  g[1]     ; vga640480:u1|clk ; 11.582 ; 11.582 ; Rise       ; vga640480:u1|clk ;
;  g[2]     ; vga640480:u1|clk ; 11.577 ; 11.577 ; Rise       ; vga640480:u1|clk ;
; hs        ; vga640480:u1|clk ; 9.640  ; 9.640  ; Rise       ; vga640480:u1|clk ;
; r[*]      ; vga640480:u1|clk ; 12.936 ; 12.936 ; Rise       ; vga640480:u1|clk ;
;  r[0]     ; vga640480:u1|clk ; 12.826 ; 12.826 ; Rise       ; vga640480:u1|clk ;
;  r[1]     ; vga640480:u1|clk ; 11.582 ; 11.582 ; Rise       ; vga640480:u1|clk ;
;  r[2]     ; vga640480:u1|clk ; 12.936 ; 12.936 ; Rise       ; vga640480:u1|clk ;
; vs        ; vga640480:u1|clk ; 8.795  ; 8.795  ; Rise       ; vga640480:u1|clk ;
+-----------+------------------+--------+--------+------------+------------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; b[*]      ; vga640480:u1|clk ; 4.436 ; 4.436 ; Rise       ; vga640480:u1|clk ;
;  b[0]     ; vga640480:u1|clk ; 4.436 ; 4.436 ; Rise       ; vga640480:u1|clk ;
;  b[1]     ; vga640480:u1|clk ; 4.473 ; 4.473 ; Rise       ; vga640480:u1|clk ;
;  b[2]     ; vga640480:u1|clk ; 4.512 ; 4.512 ; Rise       ; vga640480:u1|clk ;
; g[*]      ; vga640480:u1|clk ; 4.463 ; 4.463 ; Rise       ; vga640480:u1|clk ;
;  g[0]     ; vga640480:u1|clk ; 4.778 ; 4.778 ; Rise       ; vga640480:u1|clk ;
;  g[1]     ; vga640480:u1|clk ; 4.463 ; 4.463 ; Rise       ; vga640480:u1|clk ;
;  g[2]     ; vga640480:u1|clk ; 4.532 ; 4.532 ; Rise       ; vga640480:u1|clk ;
; hs        ; vga640480:u1|clk ; 4.362 ; 4.362 ; Rise       ; vga640480:u1|clk ;
; r[*]      ; vga640480:u1|clk ; 4.539 ; 4.539 ; Rise       ; vga640480:u1|clk ;
;  r[0]     ; vga640480:u1|clk ; 4.869 ; 4.869 ; Rise       ; vga640480:u1|clk ;
;  r[1]     ; vga640480:u1|clk ; 4.539 ; 4.539 ; Rise       ; vga640480:u1|clk ;
;  r[2]     ; vga640480:u1|clk ; 4.661 ; 4.661 ; Rise       ; vga640480:u1|clk ;
; vs        ; vga640480:u1|clk ; 4.142 ; 4.142 ; Rise       ; vga640480:u1|clk ;
+-----------+------------------+-------+-------+------------+------------------+


+-----------------------------------------------------------------------------------+
; Setup Transfers                                                                   ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; clk_0             ; clk_0             ; 115      ; 0        ; 0        ; 0        ;
; vga640480:u1|clk1 ; clk_0             ; 1        ; 1        ; 0        ; 0        ;
; clk_0             ; Keyboard:u3|fok   ; 0        ; 0        ; 8        ; 0        ;
; Keyboard:u3|fok   ; vga640480:u1|clk  ; 0        ; 232      ; 0        ; 0        ;
; vga640480:u1|clk  ; vga640480:u1|clk  ; 2756     ; 0        ; 0        ; 0        ;
; vga640480:u1|clk  ; vga640480:u1|clk1 ; 1        ; 1        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Hold Transfers                                                                    ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; clk_0             ; clk_0             ; 115      ; 0        ; 0        ; 0        ;
; vga640480:u1|clk1 ; clk_0             ; 1        ; 1        ; 0        ; 0        ;
; clk_0             ; Keyboard:u3|fok   ; 0        ; 0        ; 8        ; 0        ;
; Keyboard:u3|fok   ; vga640480:u1|clk  ; 0        ; 232      ; 0        ; 0        ;
; vga640480:u1|clk  ; vga640480:u1|clk  ; 2756     ; 0        ; 0        ; 0        ;
; vga640480:u1|clk  ; vga640480:u1|clk1 ; 1        ; 1        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 98    ; 98   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 29    ; 29   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue May 17 18:20:45 2016
Info: Command: quartus_sta vga_rom -c vga_rom
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_rom.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga640480:u1|clk vga640480:u1|clk
    Info (332105): create_clock -period 1.000 -name vga640480:u1|clk1 vga640480:u1|clk1
    Info (332105): create_clock -period 1.000 -name clk_0 clk_0
    Info (332105): create_clock -period 1.000 -name Keyboard:u3|fok Keyboard:u3|fok
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.582
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.582     -1806.808 vga640480:u1|clk 
    Info (332119):    -2.665       -41.038 clk_0 
    Info (332119):    -2.296       -17.871 Keyboard:u3|fok 
    Info (332119):     1.091         0.000 vga640480:u1|clk1 
Info (332146): Worst-case hold slack is -2.956
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.956        -2.956 clk_0 
    Info (332119):    -0.857        -0.857 vga640480:u1|clk1 
    Info (332119):     0.296         0.000 vga640480:u1|clk 
    Info (332119):     1.599         0.000 Keyboard:u3|fok 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.277
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.277     -1861.520 vga640480:u1|clk 
    Info (332119):    -1.941       -40.525 clk_0 
    Info (332119):    -0.742        -1.484 vga640480:u1|clk1 
    Info (332119):     0.500         0.000 Keyboard:u3|fok 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.172
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.172      -332.816 vga640480:u1|clk 
    Info (332119):    -0.687        -5.267 Keyboard:u3|fok 
    Info (332119):    -0.111        -0.210 clk_0 
    Info (332119):     0.773         0.000 vga640480:u1|clk1 
Info (332146): Worst-case hold slack is -1.775
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.775        -1.775 clk_0 
    Info (332119):    -0.393        -0.393 vga640480:u1|clk1 
    Info (332119):     0.215         0.000 vga640480:u1|clk 
    Info (332119):     1.198         0.000 Keyboard:u3|fok 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423     -1168.864 vga640480:u1|clk 
    Info (332119):    -1.380       -27.380 clk_0 
    Info (332119):    -0.500        -1.000 vga640480:u1|clk1 
    Info (332119):     0.500         0.000 Keyboard:u3|fok 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 471 megabytes
    Info: Processing ended: Tue May 17 18:20:46 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


