INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/Youssef/Scratch/learning/flipflop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/Youssef/Scratch/learning/mux2_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/Youssef/Scratch/learning/shift_register_8.sv" into library xil_defaultlib
WARNING: [VRFC 10-8904] direction for signal 'clk' in modport changed to output because it was specified as input [U:/Senior Design/Youssef/Scratch/learning/shift_register_8.sv:7]
INFO: [VRFC 10-311] analyzing module shift_register_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/Youssef/Scratch/learning/uvm/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
