<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_SD_CLK.vhd"
   type="VHDL"
   library="SD_CLK" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_SD_DAT.vhd"
   type="VHDL"
   library="SD_DAT" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_switch_pio.vhd"
   type="VHDL"
   library="switch_pio" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_button_pio.vhd"
   type="VHDL"
   library="button_pio" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_led_green.vhd"
   type="VHDL"
   library="led_green" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_led_red.vhd"
   type="VHDL"
   library="led_red" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_lcd_16207_0.vhd"
   type="VHDL"
   library="lcd_16207_0" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_timer_0.vhd"
   type="VHDL"
   library="timer_0" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_uart_0.vhd"
   type="VHDL"
   library="uart_0" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_jtag_uart_0.vhd"
   type="VHDL"
   library="jtag_uart_0" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_epcs_controller.vhd"
   type="VHDL"
   library="epcs_controller" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_epcs_controller_boot_rom.hex"
   type="HEX"
   library="epcs_controller" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_sdram_0.vhd"
   type="VHDL"
   library="sdram_0" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_sdram_0_test_component.vhd"
   type="VHDL"
   library="sdram_0" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/mentor/altera_external_memory_bfm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cfi_flash_0_external_mem_bfm"
   simulator="modelsim" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/mentor/altera_external_memory_bfm_vhdl_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cfi_flash_0_external_mem_bfm"
   simulator="modelsim" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/aldec/altera_external_memory_bfm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cfi_flash_0_external_mem_bfm"
   simulator="riviera" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/aldec/altera_external_memory_bfm_vhdl_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cfi_flash_0_external_mem_bfm"
   simulator="riviera" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/altera_external_memory_bfm_vhdl_pkg.vhd"
   type="VHDL"
   library="cfi_flash_0_external_mem_bfm" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/altera_external_memory_bfm_vhdl.vhd"
   type="VHDL"
   library="cfi_flash_0_external_mem_bfm" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/altera_inout.vhd"
   type="VHDL"
   library="tri_state_bridge_0_pinSharer_0_pin_divider" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/altera_conduit_pin_divider.vhd"
   type="VHDL"
   library="tri_state_bridge_0_pinSharer_0_pin_divider" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/altera_inout.vhd"
   type="VHDL"
   library="tri_state_bridge_0_bridge_0_tcb_translator" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/altera_tristate_conduit_bridge_translator.vhd"
   type="VHDL"
   library="tri_state_bridge_0_bridge_0_tcb_translator" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/altera_sdram_partner_module.vhd"
   type="VHDL"
   library="sdram_0_my_partner" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="system_0_inst_merged_resets_in_reset_bfm" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="system_0_inst_clk_50_clk_in_bfm" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_width_adapter.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_width_adapter_001.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_width_adapter_002.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_width_adapter_003.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_burst_adapter.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_burst_adapter_001.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_rst_controller.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_rst_controller_002.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_instruction_master_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_data_master_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_cpu_0_jtag_debug_module_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_sdram_0_s1_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_epcs_controller_epcs_control_port_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_cfi_flash_0_uas_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_sysid_qsys_0_control_slave_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_uart_0_s1_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_timer_0_s1_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_lcd_16207_0_control_slave_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_led_red_s1_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_switch_pio_s1_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_isp1362_hc_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_audio_0_avalon_slave_0_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_vga_0_avalon_slave_0_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_seg7_display_avalon_slave_0_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/submodules/system_0_pwm_0_avalon_slave_0_translator.vhd"
   type="VHDL"
   library="system_0_inst" />
 <file
   path="system_0/testbench/system_0_tb/simulation/system_0_tb.vhd"
   type="VHDL" />
 <topLevel name="system_0_tb" />
 <deviceFamily name="cycloneii" />
 <modelMap
   controllerPath="system_0_tb.system_0_inst.sdram_0"
   modelPath="system_0_tb.sdram_0_my_partner" />
 <modelMap
   controllerPath="system_0_tb.system_0_inst.epcs_controller"
   modelPath="system_0_tb.system_0_inst.epcs_controller" />
 <modelMap
   controllerPath="system_0_tb.system_0_inst.cfi_flash_0"
   modelPath="system_0_tb.cfi_flash_0_external_mem_bfm" />
</simPackage>
