Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 19 21:39:13 2025
| Host         : DESKTOP-GJ26ENE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Filter_timing_summary_routed.rpt -pb FIR_Filter_timing_summary_routed.pb -rpx FIR_Filter_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Filter
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.156        0.000                      0                 3903        0.074        0.000                      0                 3903       15.776        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 16.276}     32.552          30.720          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                18.156        0.000                      0                 3902        0.074        0.000                      0                 3902       15.776        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     28.802        0.000                      0                    1        0.370        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       18.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.156ns  (required time - arrival time)
  Source:                 y0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            y[0]
                            (output port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            32.552ns  (clk rise@32.552ns - clk rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 3.387ns (47.212%)  route 3.787ns (52.788%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 32.552 - 32.552 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.660     5.186    clk_IBUF_BUFG
    DSP48_X0Y16          DSP48E1                                      r  y0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.620 r  y0/P[0]
                         net (fo=1, routed)           1.535     7.154    y0_n_105
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.150     7.304 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.253     9.557    y_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.803    12.360 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.360    y[0]
    V17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       32.552    32.552 r  
                         clock pessimism              0.000    32.552    
                         clock uncertainty           -0.035    32.517    
                         output delay                -2.000    30.517    
  -------------------------------------------------------------------
                         required time                         30.517    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                 18.156    

Slack (MET) :             18.381ns  (required time - arrival time)
  Source:                 p_1_out_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            y[31]
                            (output port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            32.552ns  (clk rise@32.552ns - clk rise@0.000ns)
  Data Path Delay:        6.977ns  (logic 3.429ns (49.137%)  route 3.549ns (50.863%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 32.552 - 32.552 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.158    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  p_1_out_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  p_1_out_i_1/Q
                         net (fo=128, routed)         1.685     7.300    p_1_out_i_1_n_0
    SLICE_X0Y43          LUT2 (Prop_lut2_I1_O)        0.152     7.452 r  y_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           1.864     9.315    y_OBUF[31]
    K17                  OBUF (Prop_obuf_I_O)         2.821    12.136 r  y_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.136    y[31]
    K17                                                               r  y[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       32.552    32.552 r  
                         clock pessimism              0.000    32.552    
                         clock uncertainty           -0.035    32.517    
                         output delay                -2.000    30.517    
  -------------------------------------------------------------------
                         required time                         30.517    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                 18.381    

Slack (MET) :             18.434ns  (required time - arrival time)
  Source:                 p_1_out_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            y[8]
                            (output port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            32.552ns  (clk rise@32.552ns - clk rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 3.167ns (45.747%)  route 3.756ns (54.253%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 32.552 - 32.552 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.158    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  p_1_out_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  p_1_out_i_1/Q
                         net (fo=128, routed)         1.616     7.231    p_1_out_i_1_n_0
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.124     7.355 r  y_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.140     9.495    y_OBUF[8]
    P16                  OBUF (Prop_obuf_I_O)         2.587    12.082 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.082    y[8]
    P16                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       32.552    32.552 r  
                         clock pessimism              0.000    32.552    
                         clock uncertainty           -0.035    32.517    
                         output delay                -2.000    30.517    
  -------------------------------------------------------------------
                         required time                         30.517    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                 18.434    

Slack (MET) :             18.443ns  (required time - arrival time)
  Source:                 p_1_out_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            y[5]
                            (output port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            32.552ns  (clk rise@32.552ns - clk rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 3.416ns (49.389%)  route 3.500ns (50.611%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 32.552 - 32.552 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.158    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  p_1_out_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  p_1_out_i_1/Q
                         net (fo=128, routed)         1.446     7.060    p_1_out_i_1_n_0
    SLICE_X0Y32          LUT2 (Prop_lut2_I1_O)        0.154     7.214 r  y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.054     9.268    y_OBUF[5]
    R16                  OBUF (Prop_obuf_I_O)         2.806    12.074 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.074    y[5]
    R16                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       32.552    32.552 r  
                         clock pessimism              0.000    32.552    
                         clock uncertainty           -0.035    32.517    
                         output delay                -2.000    30.517    
  -------------------------------------------------------------------
                         required time                         30.517    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                 18.443    

Slack (MET) :             18.460ns  (required time - arrival time)
  Source:                 p_1_out_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            y[27]
                            (output port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            32.552ns  (clk rise@32.552ns - clk rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 3.400ns (49.285%)  route 3.498ns (50.715%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 32.552 - 32.552 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.158    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  p_1_out_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  p_1_out_i_1/Q
                         net (fo=128, routed)         1.693     7.307    p_1_out_i_1_n_0
    SLICE_X0Y43          LUT2 (Prop_lut2_I1_O)        0.150     7.457 r  y_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           1.805     9.263    y_OBUF[27]
    L15                  OBUF (Prop_obuf_I_O)         2.794    12.056 r  y_OBUF[27]_inst/O
                         net (fo=0)                   0.000    12.056    y[27]
    L15                                                               r  y[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       32.552    32.552 r  
                         clock pessimism              0.000    32.552    
                         clock uncertainty           -0.035    32.517    
                         output delay                -2.000    30.517    
  -------------------------------------------------------------------
                         required time                         30.517    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                 18.460    

Slack (MET) :             18.463ns  (required time - arrival time)
  Source:                 p_1_out_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            y[25]
                            (output port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            32.552ns  (clk rise@32.552ns - clk rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 3.416ns (49.537%)  route 3.479ns (50.463%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 32.552 - 32.552 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.158    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  p_1_out_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  p_1_out_i_1/Q
                         net (fo=128, routed)         1.674     7.289    p_1_out_i_1_n_0
    SLICE_X0Y41          LUT2 (Prop_lut2_I1_O)        0.150     7.439 r  y_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           1.805     9.244    y_OBUF[25]
    L17                  OBUF (Prop_obuf_I_O)         2.810    12.053 r  y_OBUF[25]_inst/O
                         net (fo=0)                   0.000    12.053    y[25]
    L17                                                               r  y[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       32.552    32.552 r  
                         clock pessimism              0.000    32.552    
                         clock uncertainty           -0.035    32.517    
                         output delay                -2.000    30.517    
  -------------------------------------------------------------------
                         required time                         30.517    
                         arrival time                         -12.053    
  -------------------------------------------------------------------
                         slack                                 18.463    

Slack (MET) :             18.474ns  (required time - arrival time)
  Source:                 p_1_out_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            y[9]
                            (output port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            32.552ns  (clk rise@32.552ns - clk rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 3.401ns (49.407%)  route 3.483ns (50.593%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 32.552 - 32.552 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.158    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  p_1_out_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  p_1_out_i_1/Q
                         net (fo=128, routed)         1.616     7.231    p_1_out_i_1_n_0
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.149     7.380 r  y_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.867     9.246    y_OBUF[9]
    N15                  OBUF (Prop_obuf_I_O)         2.796    12.042 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.042    y[9]
    N15                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       32.552    32.552 r  
                         clock pessimism              0.000    32.552    
                         clock uncertainty           -0.035    32.517    
                         output delay                -2.000    30.517    
  -------------------------------------------------------------------
                         required time                         30.517    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                 18.474    

Slack (MET) :             18.559ns  (required time - arrival time)
  Source:                 p_1_out_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            y[3]
                            (output port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            32.552ns  (clk rise@32.552ns - clk rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 3.417ns (50.258%)  route 3.382ns (49.742%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 32.552 - 32.552 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.158    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  p_1_out_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  p_1_out_i_1/Q
                         net (fo=128, routed)         1.274     6.889    p_1_out_i_1_n_0
    SLICE_X0Y32          LUT2 (Prop_lut2_I1_O)        0.152     7.041 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.108     9.149    y_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         2.809    11.958 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.958    y[3]
    U17                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       32.552    32.552 r  
                         clock pessimism              0.000    32.552    
                         clock uncertainty           -0.035    32.517    
                         output delay                -2.000    30.517    
  -------------------------------------------------------------------
                         required time                         30.517    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                 18.559    

Slack (MET) :             18.588ns  (required time - arrival time)
  Source:                 y0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            y[1]
                            (output port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            32.552ns  (clk rise@32.552ns - clk rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 3.160ns (46.866%)  route 3.583ns (53.134%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 32.552 - 32.552 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.660     5.186    clk_IBUF_BUFG
    DSP48_X0Y16          DSP48E1                                      r  y0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     5.620 r  y0/P[1]
                         net (fo=1, routed)           1.472     7.092    y0_n_104
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.124     7.216 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.111     9.327    y_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         2.602    11.929 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.929    y[1]
    U16                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       32.552    32.552 r  
                         clock pessimism              0.000    32.552    
                         clock uncertainty           -0.035    32.517    
                         output delay                -2.000    30.517    
  -------------------------------------------------------------------
                         required time                         30.517    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                 18.588    

Slack (MET) :             18.589ns  (required time - arrival time)
  Source:                 p_1_out_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            y[29]
                            (output port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            32.552ns  (clk rise@32.552ns - clk rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 3.360ns (49.638%)  route 3.409ns (50.362%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 32.552 - 32.552 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.158    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  p_1_out_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  p_1_out_i_1/Q
                         net (fo=128, routed)         1.604     7.219    p_1_out_i_1_n_0
    SLICE_X0Y45          LUT2 (Prop_lut2_I1_O)        0.118     7.337 r  y_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           1.805     9.142    y_OBUF[29]
    L14                  OBUF (Prop_obuf_I_O)         2.786    11.928 r  y_OBUF[29]_inst/O
                         net (fo=0)                   0.000    11.928    y[29]
    L14                                                               r  y[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       32.552    32.552 r  
                         clock pessimism              0.000    32.552    
                         clock uncertainty           -0.035    32.517    
                         output delay                -2.000    30.517    
  -------------------------------------------------------------------
                         required time                         30.517    
                         arrival time                         -11.928    
  -------------------------------------------------------------------
                         slack                                 18.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 x[10]
                            (input port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            p_1_out/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.803ns (18.885%)  route 3.450ns (81.115%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  x[10] (IN)
                         net (fo=0)                   0.000     0.000    x[10]
    V14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  x_IBUF[10]_inst/O
                         net (fo=49, routed)          3.450     4.253    x_IBUF[10]
    DSP48_X0Y4           DSP48E1                                      r  p_1_out/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.658     5.184    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  p_1_out/CLK
                         clock pessimism              0.000     5.184    
                         clock uncertainty            0.035     5.219    
    DSP48_X0Y4           DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                     -1.040     4.179    p_1_out
  -------------------------------------------------------------------
                         required time                         -4.179    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 x[10]
                            (input port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            p_1_out__4/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.803ns (18.885%)  route 3.450ns (81.115%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  x[10] (IN)
                         net (fo=0)                   0.000     0.000    x[10]
    V14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  x_IBUF[10]_inst/O
                         net (fo=49, routed)          3.450     4.253    x_IBUF[10]
    DSP48_X0Y5           DSP48E1                                      r  p_1_out__4/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.656     5.182    clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  p_1_out__4/CLK
                         clock pessimism              0.000     5.182    
                         clock uncertainty            0.035     5.217    
    DSP48_X0Y5           DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                     -1.040     4.177    p_1_out__4
  -------------------------------------------------------------------
                         required time                         -4.177    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 x[6]
                            (input port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            p_1_out__12/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.789ns (18.265%)  route 3.530ns (81.735%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.173ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T12                                               0.000     0.000 r  x[6] (IN)
                         net (fo=0)                   0.000     0.000    x[6]
    T12                  IBUF (Prop_ibuf_I_O)         0.789     0.789 r  x_IBUF[6]_inst/O
                         net (fo=49, routed)          3.530     4.319    x_IBUF[6]
    DSP48_X0Y8           DSP48E1                                      r  p_1_out__12/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.647     5.173    clk_IBUF_BUFG
    DSP48_X0Y8           DSP48E1                                      r  p_1_out__12/CLK
                         clock pessimism              0.000     5.173    
                         clock uncertainty            0.035     5.208    
    DSP48_X0Y8           DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                     -1.040     4.168    p_1_out__12
  -------------------------------------------------------------------
                         required time                         -4.168    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 x[6]
                            (input port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            p_1_out__11/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.789ns (18.265%)  route 3.530ns (81.735%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.169ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T12                                               0.000     0.000 r  x[6] (IN)
                         net (fo=0)                   0.000     0.000    x[6]
    T12                  IBUF (Prop_ibuf_I_O)         0.789     0.789 r  x_IBUF[6]_inst/O
                         net (fo=49, routed)          3.530     4.319    x_IBUF[6]
    DSP48_X0Y9           DSP48E1                                      r  p_1_out__11/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.643     5.169    clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  p_1_out__11/CLK
                         clock pessimism              0.000     5.169    
                         clock uncertainty            0.035     5.204    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                     -1.040     4.164    p_1_out__11
  -------------------------------------------------------------------
                         required time                         -4.164    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 x[12]
                            (input port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            p_1_out__4/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.798ns (18.364%)  route 3.549ns (81.636%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    P13                                               0.000     0.000 r  x[12] (IN)
                         net (fo=0)                   0.000     0.000    x[12]
    P13                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  x_IBUF[12]_inst/O
                         net (fo=49, routed)          3.549     4.348    x_IBUF[12]
    DSP48_X0Y5           DSP48E1                                      r  p_1_out__4/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.656     5.182    clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  p_1_out__4/CLK
                         clock pessimism              0.000     5.182    
                         clock uncertainty            0.035     5.217    
    DSP48_X0Y5           DSP48E1 (Hold_dsp48e1_CLK_A[12])
                                                     -1.040     4.177    p_1_out__4
  -------------------------------------------------------------------
                         required time                         -4.177    
                         arrival time                           4.348    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 x[0]
                            (input port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            p_1_out/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.773ns (17.756%)  route 3.581ns (82.244%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    R12                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  x_IBUF[0]_inst/O
                         net (fo=49, routed)          3.581     4.354    x_IBUF[0]
    DSP48_X0Y4           DSP48E1                                      r  p_1_out/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.658     5.184    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  p_1_out/CLK
                         clock pessimism              0.000     5.184    
                         clock uncertainty            0.035     5.219    
    DSP48_X0Y4           DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                     -1.040     4.179    p_1_out
  -------------------------------------------------------------------
                         required time                         -4.179    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 x[0]
                            (input port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            p_1_out__4/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.773ns (17.756%)  route 3.581ns (82.244%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    R12                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  x_IBUF[0]_inst/O
                         net (fo=49, routed)          3.581     4.354    x_IBUF[0]
    DSP48_X0Y5           DSP48E1                                      r  p_1_out__4/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.656     5.182    clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  p_1_out__4/CLK
                         clock pessimism              0.000     5.182    
                         clock uncertainty            0.035     5.217    
    DSP48_X0Y5           DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                     -1.040     4.177    p_1_out__4
  -------------------------------------------------------------------
                         required time                         -4.177    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 x[2]
                            (input port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            p_1_out__7/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.798ns (18.300%)  route 3.561ns (81.700%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.179ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    U11                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    U11                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  x_IBUF[2]_inst/O
                         net (fo=49, routed)          3.561     4.358    x_IBUF[2]
    DSP48_X0Y13          DSP48E1                                      r  p_1_out__7/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.653     5.179    clk_IBUF_BUFG
    DSP48_X0Y13          DSP48E1                                      r  p_1_out__7/CLK
                         clock pessimism              0.000     5.179    
                         clock uncertainty            0.035     5.214    
    DSP48_X0Y13          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                     -1.040     4.174    p_1_out__7
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.358    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 x[2]
                            (input port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            p_1_out__9/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.798ns (18.300%)  route 3.561ns (81.700%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    U11                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    U11                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  x_IBUF[2]_inst/O
                         net (fo=49, routed)          3.561     4.358    x_IBUF[2]
    DSP48_X0Y12          DSP48E1                                      r  p_1_out__9/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.650     5.176    clk_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  p_1_out__9/CLK
                         clock pessimism              0.000     5.176    
                         clock uncertainty            0.035     5.211    
    DSP48_X0Y12          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                     -1.040     4.171    p_1_out__9
  -------------------------------------------------------------------
                         required time                         -4.171    
                         arrival time                           4.358    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 x[6]
                            (input port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            p_1_out__6/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.789ns (17.974%)  route 3.600ns (82.026%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.173ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T12                                               0.000     0.000 r  x[6] (IN)
                         net (fo=0)                   0.000     0.000    x[6]
    T12                  IBUF (Prop_ibuf_I_O)         0.789     0.789 r  x_IBUF[6]_inst/O
                         net (fo=49, routed)          3.600     4.389    x_IBUF[6]
    DSP48_X0Y11          DSP48E1                                      r  p_1_out__6/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.647     5.173    clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  p_1_out__6/CLK
                         clock pessimism              0.000     5.173    
                         clock uncertainty            0.035     5.208    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                     -1.040     4.168    p_1_out__6
  -------------------------------------------------------------------
                         required time                         -4.168    
                         arrival time                           4.389    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 16.276 }
Period(ns):         32.552
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         32.552      30.397     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         32.552      30.398     DSP48_X0Y4      p_1_out/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         32.552      30.398     DSP48_X0Y9      p_1_out__11/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         32.552      30.398     DSP48_X1Y4      p_1_out__15/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         32.552      30.398     DSP48_X1Y3      p_1_out__19/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         32.552      30.398     DSP48_X1Y9      p_1_out__22/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         32.552      30.398     DSP48_X1Y13     p_1_out__26/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         32.552      30.398     DSP48_X0Y3      p_1_out__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         32.552      30.398     DSP48_X1Y20     p_1_out__33/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         32.552      30.398     DSP48_X1Y24     p_1_out__37/CLK
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.276      15.776     SLICE_X0Y16     p_1_out_i_1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.276      15.776     SLICE_X0Y16     p_1_out_i_1/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.276      15.776     SLICE_X0Y16     p_1_out_i_1/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.276      15.776     SLICE_X0Y16     p_1_out_i_1/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       28.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.802ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            p_1_out_i_1/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk rise@32.552ns - clk rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 1.047ns (16.969%)  route 5.125ns (83.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 37.414 - 32.552 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     2.923 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.322     6.245    rst_IBUF
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.124     6.369 f  p_1_out_i_2/O
                         net (fo=1, routed)           1.802     8.172    p_1_out_i_2_n_0
    SLICE_X0Y16          FDCE                                         f  p_1_out_i_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       32.552    32.552 r  
    F14                                               0.000    32.552 r  clk (IN)
                         net (fo=0)                   0.000    32.552    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    33.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    35.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.899 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.515    37.414    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  p_1_out_i_1/C
                         clock pessimism              0.000    37.414    
                         clock uncertainty           -0.035    37.379    
    SLICE_X0Y16          FDCE (Recov_fdce_C_CLR)     -0.405    36.974    p_1_out_i_1
  -------------------------------------------------------------------
                         required time                         36.974    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                 28.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            p_1_out_i_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 0.890ns (16.621%)  route 4.466ns (83.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.790     0.790 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.905     3.695    rst_IBUF
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.100     3.795 f  p_1_out_i_2/O
                         net (fo=1, routed)           1.560     5.356    p_1_out_i_2_n_0
    SLICE_X0Y16          FDCE                                         f  p_1_out_i_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.158    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  p_1_out_i_1/C
                         clock pessimism              0.000     5.158    
                         clock uncertainty            0.035     5.194    
    SLICE_X0Y16          FDCE (Remov_fdce_C_CLR)     -0.208     4.986    p_1_out_i_1
  -------------------------------------------------------------------
                         required time                         -4.986    
                         arrival time                           5.356    
  -------------------------------------------------------------------
                         slack                                  0.370    





