<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="css/jemdoc.css" type="text/css" />
<link rel="stylesheet" href="css/myMiddle.css" type="text/css" />
<title>Leilei Jin - The Chinese University of Hong Kong</title>
</head>
<body>
<div id="layout-content">
<table class="imgtable"><tr><td>
<img src="img/photo1.png" alt="" width="126px" />&nbsp;</td>
<td align="left"><h1>Leilei Jin</h1>
<p><b>Ph.D., Postdoctoral Researcher</b>  </p>
<p><a href="http://www.cse.cuhk.edu.hk" target=&ldquo;blank&rdquo;>Department of Computer Science and Engineering</a> <br />
<a href="http://www.cuhk.edu.hk/english/index.html" target=&ldquo;blank&rdquo;>The Chinese University of Hong Kong</a> <br />
<b>Office</b>:Rm 905, Department of Computer Science and Engineering <br />
<b>Email</b>:leileijin[at]cuhk.edu.hk <br /></p>
</td></tr></table>
<h2>Biography</h2>
<p>I'm a Ph.D. at the <a href="http://www.cse.cuhk.edu.hk" target=&ldquo;blank&rdquo;>Department of Computer Science and Engineering</a>,  
<a href="http://www.cuhk.edu.hk/english/index.html" target=&ldquo;blank&rdquo;>The Chinese University of Hong Kong (CUHK)</a>, 
with <a href="https://www.cse.cuhk.edu.hk/people/faculty/tsung-yi-ho/" target=&ldquo;blank&rdquo;>Prof. Tsung-Yi Ho</a> since 2025.
Previously, I got my Ph.D. from <a href="https://www.seu.edu.cn/" target=&ldquo;blank&rdquo;>Southeast Univeristy (SEU)</a> in 2024.</p>
<h2>Research Interest</h2>
  <ul class="interests-list">
        <li>Statistical static timing analysis (SSTA) </li>
        <li>Crosstalk-aware Timing Analysis and optimization</li>
        <li>Backside PDN PPA Optimization </li>
        <li>Cross-layer Timing and Power Analysis</li>
  </ul>
<h2>Publications</h2>
<ul>
<li><p>[C9] Jiajie Xu, Ziyue Han, <b>Leilei Jin</b>, Shiyang Wu, Hao Yan, Longxing Shi, Longxing Shi, FACT: Fast and Accurate Multi-Corner Predictor for Timing Closure in Commercial EDA Flows, in Proceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD, pp. 1-7, IEEE 2024.</p>
</li>
<li><p>[C8] Junzhuo Zhou, Li Huang, Haoxuan Xia, Yihui Cai, <b>Leilei Jin</b>, Xiao Shi, Wei Xing, Ting-Jung Lin, Lei He, LVF2: A statistical timing model based on Gaussian mixture for yield estimation and speed binning, in Proceedings of the 61st ACM/IEEE Design Automation Conference (DAC), pp. 1-6, IEEE 2024.</p>
</li>
<li><p>[C7] Jiajie Xu, <b>Leilei Jin</b>, Wenjie Fu, Longxing Shi, A deep-learning-based statistical timing prediction method for sub-16nm technologies, in 2024 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1-6, IEEE 2024.</p>
</li>
<li><p>[C6] Jiajie Xu, <b>Leilei Jin</b>, Hao Yan, An accurate statistical cell delay model considering multiple-input switching effect, in 2023 International Symposium of Electronics Design Automation (ISEDA), pp. 375-378, IEEE 2023.</p>
</li>
<li><p>[C5] <b>Leilei Jin</b>, Jiajie Xu, Wenjie Fu, Hao Yan, Xiao Shi, Ming Ling, Longxing Shi, A novel delay calibration method considering interaction between cells and wires, in 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1-6, IEEE 2023.</p>
</li>
<li><p>[C4] <b>Leilei Jin</b>, Jiajie Xu, Wenjie Fu, Xiao Shi, A Quantile-Based SUM/MAX Operating Method for Statistical Timing Analysis, in 2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT),pp. 1-4, IEEE 2022.</p>
</li>
<li><p>[J3] <b>Leilei Jin</b>, Wenjie Fu, Hao Yan, Longxing Shi, A statistical cell delay model for estimating the 3Ïƒ delay by matching kurtosis, in IEEE Transactions on Circuits and Systems II: Express Briefs, pp. 2932-2936, IEEE 2022.</p>
</li>
<li><p>[J2] <b>Leilei Jin</b>, Leilei Jin, Wenjie Fu, Ming Ling, Longxing Shi, A fast cross-layer dynamic power estimation method by tracking cycle-accurate activity factors with spark streaming, in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 353-364, IEEE 2021.</p>
</li>
<li><p>[J1] Wenjie Fu, <b>Leilei Jin</b>, Ming Ling, Yu Zheng, Longxing Shi, VASTA: A wide voltage statistical timing analysis tool based on variation-aware cell delay models, in IEEE Access, vol. 8, pp. 197194-197202, 2020. </p>
</li>
<li><p>[C3] Wenjie Fu, <b>Leilei Jin</b>, Ming Ling, Yu Zheng, Longxing Shi, A cross-layer power and timing evaluation method for wide voltage scaling, in 2020 57th ACM/IEEE Design Automation Conference (DAC), pages 1-6, IEEE 2020.</p>
</li>
<li><p>[C2] Wenjie Fu, Yu Zheng, <b>Leilei Jin</b>, Ming Ling, A fast reduction method for path process variations without time-consuming training, in 2019 IEEE 13th International Conference on ASIC (ASICON), pages 1-4, IEEE 2019.</p>
</li>
<li><p>[C1] <b>Leilei Jin</b>, Wenjie Fu, Yu Zheng, Hao Yan, A precise block-based statistical timing analysis with max approximation using multivariate adaptive regression splines, in 2019 IEEE 13th International Conference on ASIC (ASICON), pages 1-4, IEEE 2019.</p>
</li>



</ul>



</div>
</body>
</html>

