Flow report for rafaelAula2
Tue Aug 12 23:36:02 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Tue Aug 12 23:36:02 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; rafaelAula2                                 ;
; Top-level Entity Name              ; EEPROM_53x18_FULL                           ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 44 / 49,760 ( < 1 % )                       ;
;     Total combinational functions  ; 44 / 49,760 ( < 1 % )                       ;
;     Dedicated logic registers      ; 0 / 49,760 ( 0 % )                          ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 25 / 360 ( 7 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 1,677,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 08/12/2025 23:30:24 ;
; Main task         ; Compilation         ;
; Revision Name     ; rafaelAula2         ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                  ;
+-------------------------------------+----------------------------------------+---------------+-------------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name       ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+-------------------+----------------+
; COMPILER_SIGNATURE_ID               ; 198112237056851.175505222414953        ; --            ; --                ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --                ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)              ; <None>        ; --                ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --                ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --                ; --             ;
; NUM_PARALLEL_PROCESSORS             ; All                                    ; --            ; --                ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; EEPROM_53x18_FULL ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; EEPROM_53x18_FULL ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; EEPROM_53x18_FULL ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --                ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --                ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --                ; --             ;
; TOP_LEVEL_ENTITY                    ; EEPROM_53x18_FULL                      ; rafaelAula2   ; --                ; --             ;
+-------------------------------------+----------------------------------------+---------------+-------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:05     ; 1.0                     ; 426 MB              ; 00:00:12                           ;
; Fitter               ; 00:00:04     ; 1.0                     ; 1660 MB             ; 00:00:07                           ;
; Assembler            ; 00:00:02     ; 1.0                     ; 358 MB              ; 00:00:02                           ;
; Timing Analyzer      ; 00:00:02     ; 1.1                     ; 609 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 605 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 593 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 593 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 599 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 593 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 597 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 593 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 597 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 593 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 599 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 593 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 597 MB              ; 00:00:00                           ;
; Total                ; 00:00:17     ; --                      ; --                  ; 00:00:22                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                    ;
+----------------------+------------------+--------------------+--------------------+----------------+
; Module Name          ; Machine Hostname ; OS Name            ; OS Version         ; Processor type ;
+----------------------+------------------+--------------------+--------------------+----------------+
; Analysis & Synthesis ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; Fitter               ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; Assembler            ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; Timing Analyzer      ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; EDA Netlist Writer   ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; EDA Netlist Writer   ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; EDA Netlist Writer   ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; EDA Netlist Writer   ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; EDA Netlist Writer   ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; EDA Netlist Writer   ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; EDA Netlist Writer   ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; EDA Netlist Writer   ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; EDA Netlist Writer   ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; EDA Netlist Writer   ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; EDA Netlist Writer   ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; EDA Netlist Writer   ; zen              ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
+----------------------+------------------+--------------------+--------------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off rafaelAula2 -c rafaelAula2
quartus_fit --read_settings_files=off --write_settings_files=off rafaelAula2 -c rafaelAula2
quartus_asm --read_settings_files=off --write_settings_files=off rafaelAula2 -c rafaelAula2
quartus_sta rafaelAula2 -c rafaelAula2
quartus_eda --read_settings_files=off --write_settings_files=off rafaelAula2 -c rafaelAula2
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rafaelAula2 -c rafaelAula2 --vector_source=/home/civ/SAP-BR/DEMUX/Waveform.vwf --testbench_file=/home/civ/SAP-BR/simulation/qsim/DEMUX/Waveform.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rafaelAula2 -c rafaelAula2 --vector_source=/home/civ/SAP-BR/EEPROM/EEPROM_test.vwf --testbench_file=/home/civ/SAP-BR/simulation/qsim/EEPROM_test.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/civ/SAP-BR/simulation/qsim/ rafaelAula2 -c rafaelAula2
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rafaelAula2 -c rafaelAula2 --vector_source=/home/civ/SAP-BR/EEPROM/EEPROM_test.vwf --testbench_file=/home/civ/SAP-BR/simulation/qsim/EEPROM_test.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/civ/SAP-BR/simulation/qsim/ rafaelAula2 -c rafaelAula2
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rafaelAula2 -c rafaelAula2 --vector_source=/home/civ/SAP-BR/EEPROM/EEPROM_test.vwf --testbench_file=/home/civ/SAP-BR/simulation/qsim/EEPROM/EEPROM_test.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/civ/SAP-BR/simulation/qsim/ rafaelAula2 -c rafaelAula2
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rafaelAula2 -c rafaelAula2 --vector_source=/home/civ/SAP-BR/EEPROM/EEPROM_test.vwf --testbench_file=/home/civ/SAP-BR/simulation/qsim/EEPROM/EEPROM_test.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/civ/SAP-BR/simulation/qsim/ rafaelAula2 -c rafaelAula2
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rafaelAula2 -c rafaelAula2 --vector_source=/home/civ/SAP-BR/EEPROM/EEPROM_test.vwf --testbench_file=/home/civ/SAP-BR/simulation/qsim/EEPROM/EEPROM_test.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/civ/SAP-BR/simulation/qsim/ rafaelAula2 -c rafaelAula2



