module CacheDataMux(
    input ValidHit0_H,
    input ValidHit1_H,
    input ValidHit2_H,
    input ValidHit3_H,
    input [15:0] Block0_In,
    input [15:0] Block1_In,
    input [15:0] Block2_In,
    input [15:0] Block3_In,

    output [15:0] DataOut
);

always @(*) begin
    case({ValidHit3_H,ValidHit2_H,ValidHit1_H,ValidHit0_H})
    4'b0001: DataOut <= Block0_In;
    4'b0010: DataOut <= Block1_In;
    4'b0100: DataOut <= Block2_In;
    4'b1000: DataOut <= Block3_In;
    default: DataOut <= 15'bx;
    endcase
end

endmodule