/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ACC */
#define ACC__0__DR CYREG_GPIO_PRT3_DR
#define ACC__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ACC__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ACC__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ACC__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define ACC__0__HSIOM_MASK 0x0000F000u
#define ACC__0__HSIOM_SHIFT 12u
#define ACC__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ACC__0__INTR CYREG_GPIO_PRT3_INTR
#define ACC__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ACC__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define ACC__0__MASK 0x08u
#define ACC__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define ACC__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define ACC__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define ACC__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define ACC__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define ACC__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define ACC__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define ACC__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define ACC__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define ACC__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define ACC__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define ACC__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define ACC__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define ACC__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define ACC__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define ACC__0__PC CYREG_GPIO_PRT3_PC
#define ACC__0__PC2 CYREG_GPIO_PRT3_PC2
#define ACC__0__PORT 3u
#define ACC__0__PS CYREG_GPIO_PRT3_PS
#define ACC__0__SHIFT 3u
#define ACC__1__DR CYREG_GPIO_PRT3_DR
#define ACC__1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ACC__1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ACC__1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ACC__1__HSIOM CYREG_HSIOM_PORT_SEL3
#define ACC__1__HSIOM_MASK 0x000F0000u
#define ACC__1__HSIOM_SHIFT 16u
#define ACC__1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ACC__1__INTR CYREG_GPIO_PRT3_INTR
#define ACC__1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ACC__1__INTSTAT CYREG_GPIO_PRT3_INTR
#define ACC__1__MASK 0x10u
#define ACC__1__PA__CFG0 CYREG_UDB_PA7_CFG0
#define ACC__1__PA__CFG1 CYREG_UDB_PA7_CFG1
#define ACC__1__PA__CFG10 CYREG_UDB_PA7_CFG10
#define ACC__1__PA__CFG11 CYREG_UDB_PA7_CFG11
#define ACC__1__PA__CFG12 CYREG_UDB_PA7_CFG12
#define ACC__1__PA__CFG13 CYREG_UDB_PA7_CFG13
#define ACC__1__PA__CFG14 CYREG_UDB_PA7_CFG14
#define ACC__1__PA__CFG2 CYREG_UDB_PA7_CFG2
#define ACC__1__PA__CFG3 CYREG_UDB_PA7_CFG3
#define ACC__1__PA__CFG4 CYREG_UDB_PA7_CFG4
#define ACC__1__PA__CFG5 CYREG_UDB_PA7_CFG5
#define ACC__1__PA__CFG6 CYREG_UDB_PA7_CFG6
#define ACC__1__PA__CFG7 CYREG_UDB_PA7_CFG7
#define ACC__1__PA__CFG8 CYREG_UDB_PA7_CFG8
#define ACC__1__PA__CFG9 CYREG_UDB_PA7_CFG9
#define ACC__1__PC CYREG_GPIO_PRT3_PC
#define ACC__1__PC2 CYREG_GPIO_PRT3_PC2
#define ACC__1__PORT 3u
#define ACC__1__PS CYREG_GPIO_PRT3_PS
#define ACC__1__SHIFT 4u
#define ACC__DR CYREG_GPIO_PRT3_DR
#define ACC__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ACC__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ACC__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ACC__INT1__DR CYREG_GPIO_PRT3_DR
#define ACC__INT1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ACC__INT1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ACC__INT1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ACC__INT1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ACC__INT1__INTR CYREG_GPIO_PRT3_INTR
#define ACC__INT1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ACC__INT1__INTSTAT CYREG_GPIO_PRT3_INTR
#define ACC__INT1__MASK 0x10u
#define ACC__INT1__PA__CFG0 CYREG_UDB_PA7_CFG0
#define ACC__INT1__PA__CFG1 CYREG_UDB_PA7_CFG1
#define ACC__INT1__PA__CFG10 CYREG_UDB_PA7_CFG10
#define ACC__INT1__PA__CFG11 CYREG_UDB_PA7_CFG11
#define ACC__INT1__PA__CFG12 CYREG_UDB_PA7_CFG12
#define ACC__INT1__PA__CFG13 CYREG_UDB_PA7_CFG13
#define ACC__INT1__PA__CFG14 CYREG_UDB_PA7_CFG14
#define ACC__INT1__PA__CFG2 CYREG_UDB_PA7_CFG2
#define ACC__INT1__PA__CFG3 CYREG_UDB_PA7_CFG3
#define ACC__INT1__PA__CFG4 CYREG_UDB_PA7_CFG4
#define ACC__INT1__PA__CFG5 CYREG_UDB_PA7_CFG5
#define ACC__INT1__PA__CFG6 CYREG_UDB_PA7_CFG6
#define ACC__INT1__PA__CFG7 CYREG_UDB_PA7_CFG7
#define ACC__INT1__PA__CFG8 CYREG_UDB_PA7_CFG8
#define ACC__INT1__PA__CFG9 CYREG_UDB_PA7_CFG9
#define ACC__INT1__PC CYREG_GPIO_PRT3_PC
#define ACC__INT1__PC2 CYREG_GPIO_PRT3_PC2
#define ACC__INT1__PORT 3u
#define ACC__INT1__PS CYREG_GPIO_PRT3_PS
#define ACC__INT1__SHIFT 4u
#define ACC__INT2__DR CYREG_GPIO_PRT3_DR
#define ACC__INT2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ACC__INT2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ACC__INT2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ACC__INT2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ACC__INT2__INTR CYREG_GPIO_PRT3_INTR
#define ACC__INT2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ACC__INT2__INTSTAT CYREG_GPIO_PRT3_INTR
#define ACC__INT2__MASK 0x08u
#define ACC__INT2__PA__CFG0 CYREG_UDB_PA7_CFG0
#define ACC__INT2__PA__CFG1 CYREG_UDB_PA7_CFG1
#define ACC__INT2__PA__CFG10 CYREG_UDB_PA7_CFG10
#define ACC__INT2__PA__CFG11 CYREG_UDB_PA7_CFG11
#define ACC__INT2__PA__CFG12 CYREG_UDB_PA7_CFG12
#define ACC__INT2__PA__CFG13 CYREG_UDB_PA7_CFG13
#define ACC__INT2__PA__CFG14 CYREG_UDB_PA7_CFG14
#define ACC__INT2__PA__CFG2 CYREG_UDB_PA7_CFG2
#define ACC__INT2__PA__CFG3 CYREG_UDB_PA7_CFG3
#define ACC__INT2__PA__CFG4 CYREG_UDB_PA7_CFG4
#define ACC__INT2__PA__CFG5 CYREG_UDB_PA7_CFG5
#define ACC__INT2__PA__CFG6 CYREG_UDB_PA7_CFG6
#define ACC__INT2__PA__CFG7 CYREG_UDB_PA7_CFG7
#define ACC__INT2__PA__CFG8 CYREG_UDB_PA7_CFG8
#define ACC__INT2__PA__CFG9 CYREG_UDB_PA7_CFG9
#define ACC__INT2__PC CYREG_GPIO_PRT3_PC
#define ACC__INT2__PC2 CYREG_GPIO_PRT3_PC2
#define ACC__INT2__PORT 3u
#define ACC__INT2__PS CYREG_GPIO_PRT3_PS
#define ACC__INT2__SHIFT 3u
#define ACC__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ACC__INTR CYREG_GPIO_PRT3_INTR
#define ACC__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ACC__INTSTAT CYREG_GPIO_PRT3_INTR
#define ACC__MASK 0x18u
#define ACC__PA__CFG0 CYREG_UDB_PA7_CFG0
#define ACC__PA__CFG1 CYREG_UDB_PA7_CFG1
#define ACC__PA__CFG10 CYREG_UDB_PA7_CFG10
#define ACC__PA__CFG11 CYREG_UDB_PA7_CFG11
#define ACC__PA__CFG12 CYREG_UDB_PA7_CFG12
#define ACC__PA__CFG13 CYREG_UDB_PA7_CFG13
#define ACC__PA__CFG14 CYREG_UDB_PA7_CFG14
#define ACC__PA__CFG2 CYREG_UDB_PA7_CFG2
#define ACC__PA__CFG3 CYREG_UDB_PA7_CFG3
#define ACC__PA__CFG4 CYREG_UDB_PA7_CFG4
#define ACC__PA__CFG5 CYREG_UDB_PA7_CFG5
#define ACC__PA__CFG6 CYREG_UDB_PA7_CFG6
#define ACC__PA__CFG7 CYREG_UDB_PA7_CFG7
#define ACC__PA__CFG8 CYREG_UDB_PA7_CFG8
#define ACC__PA__CFG9 CYREG_UDB_PA7_CFG9
#define ACC__PC CYREG_GPIO_PRT3_PC
#define ACC__PC2 CYREG_GPIO_PRT3_PC2
#define ACC__PORT 3u
#define ACC__PS CYREG_GPIO_PRT3_PS
#define ACC__SHIFT 3u
#define ACC__SNAP CYREG_GPIO_PRT3_INTR
#define ACC_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ACC_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ACC_ISR__INTC_MASK 0x08u
#define ACC_ISR__INTC_NUMBER 3u
#define ACC_ISR__INTC_PRIOR_MASK 0xC0000000u
#define ACC_ISR__INTC_PRIOR_NUM 3u
#define ACC_ISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define ACC_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define ACC_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2C */
#define I2C_SCB__CTRL CYREG_SCB3_CTRL
#define I2C_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define I2C_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define I2C_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define I2C_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define I2C_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define I2C_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define I2C_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define I2C_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define I2C_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define I2C_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define I2C_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define I2C_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define I2C_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define I2C_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define I2C_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define I2C_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define I2C_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define I2C_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define I2C_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define I2C_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define I2C_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define I2C_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define I2C_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define I2C_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define I2C_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define I2C_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define I2C_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define I2C_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define I2C_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define I2C_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define I2C_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define I2C_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define I2C_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define I2C_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define I2C_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define I2C_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define I2C_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define I2C_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define I2C_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define I2C_SCB__INTR_M CYREG_SCB3_INTR_M
#define I2C_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define I2C_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define I2C_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define I2C_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define I2C_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define I2C_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define I2C_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define I2C_SCB__INTR_S CYREG_SCB3_INTR_S
#define I2C_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define I2C_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define I2C_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define I2C_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define I2C_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define I2C_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define I2C_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define I2C_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define I2C_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define I2C_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define I2C_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define I2C_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define I2C_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define I2C_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define I2C_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define I2C_SCB__SS0_POSISTION 0u
#define I2C_SCB__SS1_POSISTION 1u
#define I2C_SCB__SS2_POSISTION 2u
#define I2C_SCB__SS3_POSISTION 3u
#define I2C_SCB__STATUS CYREG_SCB3_STATUS
#define I2C_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define I2C_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define I2C_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define I2C_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define I2C_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define I2C_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define I2C_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define I2C_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define I2C_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL
#define I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_SCB_IRQ__INTC_MASK 0x1000u
#define I2C_SCB_IRQ__INTC_NUMBER 12u
#define I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC0u
#define I2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define I2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define I2C_SCBCLK__DIV_ID 0x00000041u
#define I2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define I2C_SCBCLK__PA_DIV_ID 0x000000FFu
#define I2C_scl__0__DR CYREG_GPIO_PRT6_DR
#define I2C_scl__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define I2C_scl__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define I2C_scl__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define I2C_scl__0__HSIOM_GPIO 0u
#define I2C_scl__0__HSIOM_I2C 14u
#define I2C_scl__0__HSIOM_I2C_SCL 14u
#define I2C_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_scl__0__HSIOM_SHIFT 0u
#define I2C_scl__0__HSIOM_SPI 15u
#define I2C_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_scl__0__HSIOM_UART 9u
#define I2C_scl__0__HSIOM_UART_RX 9u
#define I2C_scl__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_scl__0__INTR CYREG_GPIO_PRT6_INTR
#define I2C_scl__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_scl__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define I2C_scl__0__MASK 0x01u
#define I2C_scl__0__PC CYREG_GPIO_PRT6_PC
#define I2C_scl__0__PC2 CYREG_GPIO_PRT6_PC2
#define I2C_scl__0__PORT 6u
#define I2C_scl__0__PS CYREG_GPIO_PRT6_PS
#define I2C_scl__0__SHIFT 0u
#define I2C_scl__DR CYREG_GPIO_PRT6_DR
#define I2C_scl__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define I2C_scl__DR_INV CYREG_GPIO_PRT6_DR_INV
#define I2C_scl__DR_SET CYREG_GPIO_PRT6_DR_SET
#define I2C_scl__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_scl__INTR CYREG_GPIO_PRT6_INTR
#define I2C_scl__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_scl__INTSTAT CYREG_GPIO_PRT6_INTR
#define I2C_scl__MASK 0x01u
#define I2C_scl__PC CYREG_GPIO_PRT6_PC
#define I2C_scl__PC2 CYREG_GPIO_PRT6_PC2
#define I2C_scl__PORT 6u
#define I2C_scl__PS CYREG_GPIO_PRT6_PS
#define I2C_scl__SHIFT 0u
#define I2C_sda__0__DR CYREG_GPIO_PRT6_DR
#define I2C_sda__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define I2C_sda__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define I2C_sda__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define I2C_sda__0__HSIOM_GPIO 0u
#define I2C_sda__0__HSIOM_I2C 14u
#define I2C_sda__0__HSIOM_I2C_SDA 14u
#define I2C_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_sda__0__HSIOM_SHIFT 4u
#define I2C_sda__0__HSIOM_SPI 15u
#define I2C_sda__0__HSIOM_SPI_MISO 15u
#define I2C_sda__0__HSIOM_UART 9u
#define I2C_sda__0__HSIOM_UART_TX 9u
#define I2C_sda__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_sda__0__INTR CYREG_GPIO_PRT6_INTR
#define I2C_sda__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_sda__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define I2C_sda__0__MASK 0x02u
#define I2C_sda__0__PC CYREG_GPIO_PRT6_PC
#define I2C_sda__0__PC2 CYREG_GPIO_PRT6_PC2
#define I2C_sda__0__PORT 6u
#define I2C_sda__0__PS CYREG_GPIO_PRT6_PS
#define I2C_sda__0__SHIFT 1u
#define I2C_sda__DR CYREG_GPIO_PRT6_DR
#define I2C_sda__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define I2C_sda__DR_INV CYREG_GPIO_PRT6_DR_INV
#define I2C_sda__DR_SET CYREG_GPIO_PRT6_DR_SET
#define I2C_sda__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_sda__INTR CYREG_GPIO_PRT6_INTR
#define I2C_sda__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_sda__INTSTAT CYREG_GPIO_PRT6_INTR
#define I2C_sda__MASK 0x02u
#define I2C_sda__PC CYREG_GPIO_PRT6_PC
#define I2C_sda__PC2 CYREG_GPIO_PRT6_PC2
#define I2C_sda__PORT 6u
#define I2C_sda__PS CYREG_GPIO_PRT6_PS
#define I2C_sda__SHIFT 1u

/* DIN1 */
#define DIN1__0__DR CYREG_GPIO_PRT1_DR
#define DIN1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DIN1__0__HSIOM_MASK 0x0000000Fu
#define DIN1__0__HSIOM_SHIFT 0u
#define DIN1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN1__0__INTR CYREG_GPIO_PRT1_INTR
#define DIN1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN1__0__MASK 0x01u
#define DIN1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN1__0__PC CYREG_GPIO_PRT1_PC
#define DIN1__0__PC2 CYREG_GPIO_PRT1_PC2
#define DIN1__0__PORT 1u
#define DIN1__0__PS CYREG_GPIO_PRT1_PS
#define DIN1__0__SHIFT 0u
#define DIN1__DR CYREG_GPIO_PRT1_DR
#define DIN1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN1__INTR CYREG_GPIO_PRT1_INTR
#define DIN1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN1__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN1__MASK 0x01u
#define DIN1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN1__PC CYREG_GPIO_PRT1_PC
#define DIN1__PC2 CYREG_GPIO_PRT1_PC2
#define DIN1__PORT 1u
#define DIN1__PS CYREG_GPIO_PRT1_PS
#define DIN1__SHIFT 0u

/* DIN2 */
#define DIN2__0__DR CYREG_GPIO_PRT1_DR
#define DIN2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DIN2__0__HSIOM_MASK 0x000000F0u
#define DIN2__0__HSIOM_SHIFT 4u
#define DIN2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN2__0__INTR CYREG_GPIO_PRT1_INTR
#define DIN2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN2__0__MASK 0x02u
#define DIN2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN2__0__PC CYREG_GPIO_PRT1_PC
#define DIN2__0__PC2 CYREG_GPIO_PRT1_PC2
#define DIN2__0__PORT 1u
#define DIN2__0__PS CYREG_GPIO_PRT1_PS
#define DIN2__0__SHIFT 1u
#define DIN2__DR CYREG_GPIO_PRT1_DR
#define DIN2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN2__INTR CYREG_GPIO_PRT1_INTR
#define DIN2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN2__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN2__MASK 0x02u
#define DIN2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN2__PC CYREG_GPIO_PRT1_PC
#define DIN2__PC2 CYREG_GPIO_PRT1_PC2
#define DIN2__PORT 1u
#define DIN2__PS CYREG_GPIO_PRT1_PS
#define DIN2__SHIFT 1u

/* DIN3 */
#define DIN3__0__DR CYREG_GPIO_PRT1_DR
#define DIN3__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN3__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN3__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DIN3__0__HSIOM_MASK 0x00000F00u
#define DIN3__0__HSIOM_SHIFT 8u
#define DIN3__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN3__0__INTR CYREG_GPIO_PRT1_INTR
#define DIN3__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN3__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN3__0__MASK 0x04u
#define DIN3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN3__0__PC CYREG_GPIO_PRT1_PC
#define DIN3__0__PC2 CYREG_GPIO_PRT1_PC2
#define DIN3__0__PORT 1u
#define DIN3__0__PS CYREG_GPIO_PRT1_PS
#define DIN3__0__SHIFT 2u
#define DIN3__DR CYREG_GPIO_PRT1_DR
#define DIN3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN3__INTR CYREG_GPIO_PRT1_INTR
#define DIN3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN3__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN3__MASK 0x04u
#define DIN3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN3__PC CYREG_GPIO_PRT1_PC
#define DIN3__PC2 CYREG_GPIO_PRT1_PC2
#define DIN3__PORT 1u
#define DIN3__PS CYREG_GPIO_PRT1_PS
#define DIN3__SHIFT 2u

/* DIN4 */
#define DIN4__0__DR CYREG_GPIO_PRT1_DR
#define DIN4__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN4__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN4__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN4__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DIN4__0__HSIOM_MASK 0x0000F000u
#define DIN4__0__HSIOM_SHIFT 12u
#define DIN4__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN4__0__INTR CYREG_GPIO_PRT1_INTR
#define DIN4__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN4__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN4__0__MASK 0x08u
#define DIN4__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN4__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN4__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN4__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN4__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN4__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN4__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN4__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN4__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN4__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN4__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN4__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN4__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN4__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN4__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN4__0__PC CYREG_GPIO_PRT1_PC
#define DIN4__0__PC2 CYREG_GPIO_PRT1_PC2
#define DIN4__0__PORT 1u
#define DIN4__0__PS CYREG_GPIO_PRT1_PS
#define DIN4__0__SHIFT 3u
#define DIN4__DR CYREG_GPIO_PRT1_DR
#define DIN4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN4__INTR CYREG_GPIO_PRT1_INTR
#define DIN4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN4__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN4__MASK 0x08u
#define DIN4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN4__PC CYREG_GPIO_PRT1_PC
#define DIN4__PC2 CYREG_GPIO_PRT1_PC2
#define DIN4__PORT 1u
#define DIN4__PS CYREG_GPIO_PRT1_PS
#define DIN4__SHIFT 3u

/* DIN5 */
#define DIN5__0__DR CYREG_GPIO_PRT1_DR
#define DIN5__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN5__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN5__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN5__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DIN5__0__HSIOM_MASK 0x000F0000u
#define DIN5__0__HSIOM_SHIFT 16u
#define DIN5__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN5__0__INTR CYREG_GPIO_PRT1_INTR
#define DIN5__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN5__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN5__0__MASK 0x10u
#define DIN5__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN5__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN5__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN5__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN5__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN5__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN5__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN5__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN5__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN5__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN5__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN5__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN5__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN5__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN5__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN5__0__PC CYREG_GPIO_PRT1_PC
#define DIN5__0__PC2 CYREG_GPIO_PRT1_PC2
#define DIN5__0__PORT 1u
#define DIN5__0__PS CYREG_GPIO_PRT1_PS
#define DIN5__0__SHIFT 4u
#define DIN5__DR CYREG_GPIO_PRT1_DR
#define DIN5__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN5__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN5__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN5__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN5__INTR CYREG_GPIO_PRT1_INTR
#define DIN5__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN5__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN5__MASK 0x10u
#define DIN5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN5__PC CYREG_GPIO_PRT1_PC
#define DIN5__PC2 CYREG_GPIO_PRT1_PC2
#define DIN5__PORT 1u
#define DIN5__PS CYREG_GPIO_PRT1_PS
#define DIN5__SHIFT 4u

/* DIN6 */
#define DIN6__0__DR CYREG_GPIO_PRT1_DR
#define DIN6__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN6__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN6__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN6__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DIN6__0__HSIOM_MASK 0x00F00000u
#define DIN6__0__HSIOM_SHIFT 20u
#define DIN6__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN6__0__INTR CYREG_GPIO_PRT1_INTR
#define DIN6__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN6__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN6__0__MASK 0x20u
#define DIN6__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN6__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN6__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN6__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN6__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN6__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN6__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN6__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN6__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN6__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN6__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN6__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN6__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN6__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN6__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN6__0__PC CYREG_GPIO_PRT1_PC
#define DIN6__0__PC2 CYREG_GPIO_PRT1_PC2
#define DIN6__0__PORT 1u
#define DIN6__0__PS CYREG_GPIO_PRT1_PS
#define DIN6__0__SHIFT 5u
#define DIN6__DR CYREG_GPIO_PRT1_DR
#define DIN6__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN6__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN6__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN6__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN6__INTR CYREG_GPIO_PRT1_INTR
#define DIN6__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN6__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN6__MASK 0x20u
#define DIN6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN6__PC CYREG_GPIO_PRT1_PC
#define DIN6__PC2 CYREG_GPIO_PRT1_PC2
#define DIN6__PORT 1u
#define DIN6__PS CYREG_GPIO_PRT1_PS
#define DIN6__SHIFT 5u

/* DIN7 */
#define DIN7__0__DR CYREG_GPIO_PRT1_DR
#define DIN7__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN7__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN7__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN7__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DIN7__0__HSIOM_MASK 0x0F000000u
#define DIN7__0__HSIOM_SHIFT 24u
#define DIN7__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN7__0__INTR CYREG_GPIO_PRT1_INTR
#define DIN7__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN7__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN7__0__MASK 0x40u
#define DIN7__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN7__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN7__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN7__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN7__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN7__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN7__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN7__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN7__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN7__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN7__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN7__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN7__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN7__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN7__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN7__0__PC CYREG_GPIO_PRT1_PC
#define DIN7__0__PC2 CYREG_GPIO_PRT1_PC2
#define DIN7__0__PORT 1u
#define DIN7__0__PS CYREG_GPIO_PRT1_PS
#define DIN7__0__SHIFT 6u
#define DIN7__DR CYREG_GPIO_PRT1_DR
#define DIN7__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN7__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN7__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN7__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN7__INTR CYREG_GPIO_PRT1_INTR
#define DIN7__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN7__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN7__MASK 0x40u
#define DIN7__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN7__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN7__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN7__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN7__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN7__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN7__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN7__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN7__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN7__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN7__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN7__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN7__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN7__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN7__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN7__PC CYREG_GPIO_PRT1_PC
#define DIN7__PC2 CYREG_GPIO_PRT1_PC2
#define DIN7__PORT 1u
#define DIN7__PS CYREG_GPIO_PRT1_PS
#define DIN7__SHIFT 6u

/* DIN8 */
#define DIN8__0__DR CYREG_GPIO_PRT1_DR
#define DIN8__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN8__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN8__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN8__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DIN8__0__HSIOM_MASK 0xF0000000u
#define DIN8__0__HSIOM_SHIFT 28u
#define DIN8__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN8__0__INTR CYREG_GPIO_PRT1_INTR
#define DIN8__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN8__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN8__0__MASK 0x80u
#define DIN8__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN8__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN8__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN8__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN8__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN8__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN8__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN8__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN8__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN8__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN8__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN8__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN8__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN8__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN8__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN8__0__PC CYREG_GPIO_PRT1_PC
#define DIN8__0__PC2 CYREG_GPIO_PRT1_PC2
#define DIN8__0__PORT 1u
#define DIN8__0__PS CYREG_GPIO_PRT1_PS
#define DIN8__0__SHIFT 7u
#define DIN8__DR CYREG_GPIO_PRT1_DR
#define DIN8__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DIN8__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DIN8__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DIN8__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN8__INTR CYREG_GPIO_PRT1_INTR
#define DIN8__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DIN8__INTSTAT CYREG_GPIO_PRT1_INTR
#define DIN8__MASK 0x80u
#define DIN8__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DIN8__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DIN8__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DIN8__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DIN8__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DIN8__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DIN8__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DIN8__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DIN8__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DIN8__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DIN8__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DIN8__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DIN8__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DIN8__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DIN8__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DIN8__PC CYREG_GPIO_PRT1_PC
#define DIN8__PC2 CYREG_GPIO_PRT1_PC2
#define DIN8__PORT 1u
#define DIN8__PS CYREG_GPIO_PRT1_PS
#define DIN8__SHIFT 7u

/* UART */
#define UART_rx_wake__0__DR CYREG_GPIO_PRT5_DR
#define UART_rx_wake__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_rx_wake__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_rx_wake__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_rx_wake__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define UART_rx_wake__0__HSIOM_GPIO 0u
#define UART_rx_wake__0__HSIOM_I2C 14u
#define UART_rx_wake__0__HSIOM_I2C_SCL 14u
#define UART_rx_wake__0__HSIOM_MASK 0x0000000Fu
#define UART_rx_wake__0__HSIOM_SHIFT 0u
#define UART_rx_wake__0__HSIOM_SPI 15u
#define UART_rx_wake__0__HSIOM_SPI_MOSI 15u
#define UART_rx_wake__0__HSIOM_UART 9u
#define UART_rx_wake__0__HSIOM_UART_RX 9u
#define UART_rx_wake__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_rx_wake__0__INTR CYREG_GPIO_PRT5_INTR
#define UART_rx_wake__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_rx_wake__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_rx_wake__0__MASK 0x01u
#define UART_rx_wake__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_rx_wake__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_rx_wake__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_rx_wake__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_rx_wake__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_rx_wake__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_rx_wake__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_rx_wake__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_rx_wake__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_rx_wake__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_rx_wake__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_rx_wake__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_rx_wake__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_rx_wake__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_rx_wake__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_rx_wake__0__PC CYREG_GPIO_PRT5_PC
#define UART_rx_wake__0__PC2 CYREG_GPIO_PRT5_PC2
#define UART_rx_wake__0__PORT 5u
#define UART_rx_wake__0__PS CYREG_GPIO_PRT5_PS
#define UART_rx_wake__0__SHIFT 0u
#define UART_rx_wake__DR CYREG_GPIO_PRT5_DR
#define UART_rx_wake__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_rx_wake__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_rx_wake__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_rx_wake__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_rx_wake__INTR CYREG_GPIO_PRT5_INTR
#define UART_rx_wake__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_rx_wake__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_rx_wake__MASK 0x01u
#define UART_rx_wake__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_rx_wake__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_rx_wake__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_rx_wake__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_rx_wake__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_rx_wake__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_rx_wake__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_rx_wake__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_rx_wake__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_rx_wake__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_rx_wake__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_rx_wake__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_rx_wake__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_rx_wake__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_rx_wake__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_rx_wake__PC CYREG_GPIO_PRT5_PC
#define UART_rx_wake__PC2 CYREG_GPIO_PRT5_PC2
#define UART_rx_wake__PORT 5u
#define UART_rx_wake__PS CYREG_GPIO_PRT5_PS
#define UART_rx_wake__SHIFT 0u
#define UART_rx_wake__SNAP CYREG_GPIO_PRT5_INTR
#define UART_RX_WAKEUP_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define UART_RX_WAKEUP_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define UART_RX_WAKEUP_IRQ__INTC_MASK 0x01u
#define UART_RX_WAKEUP_IRQ__INTC_NUMBER 0u
#define UART_RX_WAKEUP_IRQ__INTC_PRIOR_MASK 0xC0u
#define UART_RX_WAKEUP_IRQ__INTC_PRIOR_NUM 0u
#define UART_RX_WAKEUP_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR0
#define UART_RX_WAKEUP_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define UART_RX_WAKEUP_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define UART_SCB__CTRL CYREG_SCB2_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB2_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB2_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB2_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB2_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB2_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB2_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB2_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB2_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB2_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB2_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB2_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB2_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB2_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB2_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB2_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB2_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB2_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB2_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB2_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB2_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB2_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB2_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB2_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB2_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB2_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB2_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB2_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB2_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB2_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB2_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB2_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB2_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB2_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB2_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB2_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB2_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB2_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB2_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB2_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB2_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB2_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB2_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB2_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB2_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB2_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB2_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB2_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB2_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB2_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB2_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB2_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB2_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB2_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB2_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB2_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB2_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB2_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB2_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB2_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB2_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB2_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB2_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB2_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB2_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB2_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB2_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB2_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB2_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB2_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB2_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB2_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB2_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB2_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB2_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB2_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB2_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB2_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB2_UART_TX_CTRL
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL4
#define UART_SCBCLK__DIV_ID 0x00000040u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_tx__0__DR CYREG_GPIO_PRT5_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SDA 14u
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT5_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define UART_tx__0__OUT_SEL_SHIFT 2u
#define UART_tx__0__OUT_SEL_VAL -1u
#define UART_tx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_tx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_tx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_tx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_tx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_tx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_tx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_tx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_tx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_tx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_tx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_tx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_tx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_tx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_tx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_tx__0__PC CYREG_GPIO_PRT5_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT5_PC2
#define UART_tx__0__PORT 5u
#define UART_tx__0__PS CYREG_GPIO_PRT5_PS
#define UART_tx__0__SHIFT 1u
#define UART_tx__DR CYREG_GPIO_PRT5_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT5_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT5_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT5_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT5_INTR
#define UART_tx__MASK 0x02u
#define UART_tx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_tx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_tx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_tx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_tx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_tx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_tx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_tx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_tx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_tx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_tx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_tx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_tx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_tx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_tx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_tx__PC CYREG_GPIO_PRT5_PC
#define UART_tx__PC2 CYREG_GPIO_PRT5_PC2
#define UART_tx__PORT 5u
#define UART_tx__PS CYREG_GPIO_PRT5_PS
#define UART_tx__SHIFT 1u

/* DOUT1 */
#define DOUT1__0__DR CYREG_GPIO_PRT4_DR
#define DOUT1__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define DOUT1__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define DOUT1__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define DOUT1__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define DOUT1__0__HSIOM_MASK 0xF0000000u
#define DOUT1__0__HSIOM_SHIFT 28u
#define DOUT1__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define DOUT1__0__INTR CYREG_GPIO_PRT4_INTR
#define DOUT1__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define DOUT1__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define DOUT1__0__MASK 0x80u
#define DOUT1__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define DOUT1__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define DOUT1__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define DOUT1__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define DOUT1__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define DOUT1__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define DOUT1__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define DOUT1__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define DOUT1__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define DOUT1__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define DOUT1__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define DOUT1__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define DOUT1__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define DOUT1__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define DOUT1__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define DOUT1__0__PC CYREG_GPIO_PRT4_PC
#define DOUT1__0__PC2 CYREG_GPIO_PRT4_PC2
#define DOUT1__0__PORT 4u
#define DOUT1__0__PS CYREG_GPIO_PRT4_PS
#define DOUT1__0__SHIFT 7u
#define DOUT1__DR CYREG_GPIO_PRT4_DR
#define DOUT1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define DOUT1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define DOUT1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define DOUT1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define DOUT1__INTR CYREG_GPIO_PRT4_INTR
#define DOUT1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define DOUT1__INTSTAT CYREG_GPIO_PRT4_INTR
#define DOUT1__MASK 0x80u
#define DOUT1__PA__CFG0 CYREG_UDB_PA5_CFG0
#define DOUT1__PA__CFG1 CYREG_UDB_PA5_CFG1
#define DOUT1__PA__CFG10 CYREG_UDB_PA5_CFG10
#define DOUT1__PA__CFG11 CYREG_UDB_PA5_CFG11
#define DOUT1__PA__CFG12 CYREG_UDB_PA5_CFG12
#define DOUT1__PA__CFG13 CYREG_UDB_PA5_CFG13
#define DOUT1__PA__CFG14 CYREG_UDB_PA5_CFG14
#define DOUT1__PA__CFG2 CYREG_UDB_PA5_CFG2
#define DOUT1__PA__CFG3 CYREG_UDB_PA5_CFG3
#define DOUT1__PA__CFG4 CYREG_UDB_PA5_CFG4
#define DOUT1__PA__CFG5 CYREG_UDB_PA5_CFG5
#define DOUT1__PA__CFG6 CYREG_UDB_PA5_CFG6
#define DOUT1__PA__CFG7 CYREG_UDB_PA5_CFG7
#define DOUT1__PA__CFG8 CYREG_UDB_PA5_CFG8
#define DOUT1__PA__CFG9 CYREG_UDB_PA5_CFG9
#define DOUT1__PC CYREG_GPIO_PRT4_PC
#define DOUT1__PC2 CYREG_GPIO_PRT4_PC2
#define DOUT1__PORT 4u
#define DOUT1__PS CYREG_GPIO_PRT4_PS
#define DOUT1__SHIFT 7u

/* DOUT2 */
#define DOUT2__0__DR CYREG_GPIO_PRT7_DR
#define DOUT2__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define DOUT2__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define DOUT2__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define DOUT2__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define DOUT2__0__HSIOM_MASK 0x0000000Fu
#define DOUT2__0__HSIOM_SHIFT 0u
#define DOUT2__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define DOUT2__0__INTR CYREG_GPIO_PRT7_INTR
#define DOUT2__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define DOUT2__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define DOUT2__0__MASK 0x01u
#define DOUT2__0__PC CYREG_GPIO_PRT7_PC
#define DOUT2__0__PC2 CYREG_GPIO_PRT7_PC2
#define DOUT2__0__PORT 7u
#define DOUT2__0__PS CYREG_GPIO_PRT7_PS
#define DOUT2__0__SHIFT 0u
#define DOUT2__DR CYREG_GPIO_PRT7_DR
#define DOUT2__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define DOUT2__DR_INV CYREG_GPIO_PRT7_DR_INV
#define DOUT2__DR_SET CYREG_GPIO_PRT7_DR_SET
#define DOUT2__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define DOUT2__INTR CYREG_GPIO_PRT7_INTR
#define DOUT2__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define DOUT2__INTSTAT CYREG_GPIO_PRT7_INTR
#define DOUT2__MASK 0x01u
#define DOUT2__PC CYREG_GPIO_PRT7_PC
#define DOUT2__PC2 CYREG_GPIO_PRT7_PC2
#define DOUT2__PORT 7u
#define DOUT2__PS CYREG_GPIO_PRT7_PS
#define DOUT2__SHIFT 0u

/* DOUT3 */
#define DOUT3__0__DR CYREG_GPIO_PRT7_DR
#define DOUT3__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define DOUT3__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define DOUT3__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define DOUT3__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define DOUT3__0__HSIOM_MASK 0x000000F0u
#define DOUT3__0__HSIOM_SHIFT 4u
#define DOUT3__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define DOUT3__0__INTR CYREG_GPIO_PRT7_INTR
#define DOUT3__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define DOUT3__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define DOUT3__0__MASK 0x02u
#define DOUT3__0__PC CYREG_GPIO_PRT7_PC
#define DOUT3__0__PC2 CYREG_GPIO_PRT7_PC2
#define DOUT3__0__PORT 7u
#define DOUT3__0__PS CYREG_GPIO_PRT7_PS
#define DOUT3__0__SHIFT 1u
#define DOUT3__DR CYREG_GPIO_PRT7_DR
#define DOUT3__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define DOUT3__DR_INV CYREG_GPIO_PRT7_DR_INV
#define DOUT3__DR_SET CYREG_GPIO_PRT7_DR_SET
#define DOUT3__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define DOUT3__INTR CYREG_GPIO_PRT7_INTR
#define DOUT3__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define DOUT3__INTSTAT CYREG_GPIO_PRT7_INTR
#define DOUT3__MASK 0x02u
#define DOUT3__PC CYREG_GPIO_PRT7_PC
#define DOUT3__PC2 CYREG_GPIO_PRT7_PC2
#define DOUT3__PORT 7u
#define DOUT3__PS CYREG_GPIO_PRT7_PS
#define DOUT3__SHIFT 1u

/* DOUT4 */
#define DOUT4__0__DR CYREG_GPIO_PRT7_DR
#define DOUT4__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define DOUT4__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define DOUT4__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define DOUT4__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define DOUT4__0__HSIOM_MASK 0x00000F00u
#define DOUT4__0__HSIOM_SHIFT 8u
#define DOUT4__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define DOUT4__0__INTR CYREG_GPIO_PRT7_INTR
#define DOUT4__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define DOUT4__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define DOUT4__0__MASK 0x04u
#define DOUT4__0__PC CYREG_GPIO_PRT7_PC
#define DOUT4__0__PC2 CYREG_GPIO_PRT7_PC2
#define DOUT4__0__PORT 7u
#define DOUT4__0__PS CYREG_GPIO_PRT7_PS
#define DOUT4__0__SHIFT 2u
#define DOUT4__DR CYREG_GPIO_PRT7_DR
#define DOUT4__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define DOUT4__DR_INV CYREG_GPIO_PRT7_DR_INV
#define DOUT4__DR_SET CYREG_GPIO_PRT7_DR_SET
#define DOUT4__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define DOUT4__INTR CYREG_GPIO_PRT7_INTR
#define DOUT4__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define DOUT4__INTSTAT CYREG_GPIO_PRT7_INTR
#define DOUT4__MASK 0x04u
#define DOUT4__PC CYREG_GPIO_PRT7_PC
#define DOUT4__PC2 CYREG_GPIO_PRT7_PC2
#define DOUT4__PORT 7u
#define DOUT4__PS CYREG_GPIO_PRT7_PS
#define DOUT4__SHIFT 2u

/* RELAY1 */
#define RELAY1__0__DR CYREG_GPIO_PRT6_DR
#define RELAY1__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define RELAY1__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define RELAY1__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define RELAY1__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define RELAY1__0__HSIOM_MASK 0x00000F00u
#define RELAY1__0__HSIOM_SHIFT 8u
#define RELAY1__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define RELAY1__0__INTR CYREG_GPIO_PRT6_INTR
#define RELAY1__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define RELAY1__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define RELAY1__0__MASK 0x04u
#define RELAY1__0__PC CYREG_GPIO_PRT6_PC
#define RELAY1__0__PC2 CYREG_GPIO_PRT6_PC2
#define RELAY1__0__PORT 6u
#define RELAY1__0__PS CYREG_GPIO_PRT6_PS
#define RELAY1__0__SHIFT 2u
#define RELAY1__DR CYREG_GPIO_PRT6_DR
#define RELAY1__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define RELAY1__DR_INV CYREG_GPIO_PRT6_DR_INV
#define RELAY1__DR_SET CYREG_GPIO_PRT6_DR_SET
#define RELAY1__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define RELAY1__INTR CYREG_GPIO_PRT6_INTR
#define RELAY1__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define RELAY1__INTSTAT CYREG_GPIO_PRT6_INTR
#define RELAY1__MASK 0x04u
#define RELAY1__PC CYREG_GPIO_PRT6_PC
#define RELAY1__PC2 CYREG_GPIO_PRT6_PC2
#define RELAY1__PORT 6u
#define RELAY1__PS CYREG_GPIO_PRT6_PS
#define RELAY1__SHIFT 2u

/* RELAY2 */
#define RELAY2__0__DR CYREG_GPIO_PRT6_DR
#define RELAY2__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define RELAY2__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define RELAY2__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define RELAY2__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define RELAY2__0__HSIOM_MASK 0x0000F000u
#define RELAY2__0__HSIOM_SHIFT 12u
#define RELAY2__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define RELAY2__0__INTR CYREG_GPIO_PRT6_INTR
#define RELAY2__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define RELAY2__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define RELAY2__0__MASK 0x08u
#define RELAY2__0__PC CYREG_GPIO_PRT6_PC
#define RELAY2__0__PC2 CYREG_GPIO_PRT6_PC2
#define RELAY2__0__PORT 6u
#define RELAY2__0__PS CYREG_GPIO_PRT6_PS
#define RELAY2__0__SHIFT 3u
#define RELAY2__DR CYREG_GPIO_PRT6_DR
#define RELAY2__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define RELAY2__DR_INV CYREG_GPIO_PRT6_DR_INV
#define RELAY2__DR_SET CYREG_GPIO_PRT6_DR_SET
#define RELAY2__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define RELAY2__INTR CYREG_GPIO_PRT6_INTR
#define RELAY2__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define RELAY2__INTSTAT CYREG_GPIO_PRT6_INTR
#define RELAY2__MASK 0x08u
#define RELAY2__PC CYREG_GPIO_PRT6_PC
#define RELAY2__PC2 CYREG_GPIO_PRT6_PC2
#define RELAY2__PORT 6u
#define RELAY2__PS CYREG_GPIO_PRT6_PS
#define RELAY2__SHIFT 3u

/* RELAY3 */
#define RELAY3__0__DR CYREG_GPIO_PRT6_DR
#define RELAY3__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define RELAY3__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define RELAY3__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define RELAY3__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define RELAY3__0__HSIOM_MASK 0x000F0000u
#define RELAY3__0__HSIOM_SHIFT 16u
#define RELAY3__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define RELAY3__0__INTR CYREG_GPIO_PRT6_INTR
#define RELAY3__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define RELAY3__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define RELAY3__0__MASK 0x10u
#define RELAY3__0__PC CYREG_GPIO_PRT6_PC
#define RELAY3__0__PC2 CYREG_GPIO_PRT6_PC2
#define RELAY3__0__PORT 6u
#define RELAY3__0__PS CYREG_GPIO_PRT6_PS
#define RELAY3__0__SHIFT 4u
#define RELAY3__DR CYREG_GPIO_PRT6_DR
#define RELAY3__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define RELAY3__DR_INV CYREG_GPIO_PRT6_DR_INV
#define RELAY3__DR_SET CYREG_GPIO_PRT6_DR_SET
#define RELAY3__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define RELAY3__INTR CYREG_GPIO_PRT6_INTR
#define RELAY3__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define RELAY3__INTSTAT CYREG_GPIO_PRT6_INTR
#define RELAY3__MASK 0x10u
#define RELAY3__PC CYREG_GPIO_PRT6_PC
#define RELAY3__PC2 CYREG_GPIO_PRT6_PC2
#define RELAY3__PORT 6u
#define RELAY3__PS CYREG_GPIO_PRT6_PS
#define RELAY3__SHIFT 4u

/* Miscellaneous */
#define CY_PROJECT_NAME "tdm"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 19u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x100F11A0u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 19u
#define CYDEV_CHIP_MEMBER_4D 14u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 20u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 18u
#define CYDEV_CHIP_MEMBER_4I 24u
#define CYDEV_CHIP_MEMBER_4J 15u
#define CYDEV_CHIP_MEMBER_4K 16u
#define CYDEV_CHIP_MEMBER_4L 23u
#define CYDEV_CHIP_MEMBER_4M 22u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 21u
#define CYDEV_CHIP_MEMBER_4Q 13u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 17u
#define CYDEV_CHIP_MEMBER_4W 12u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 25u
#define CYDEV_CHIP_MEMBER_FM3 29u
#define CYDEV_CHIP_MEMBER_FM4 30u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 28u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4L
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4L_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 32
#define CYDEV_HEAP_SIZE 0x0400
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VBUS 5.0
#define CYDEV_VBUS_MV 5000
#define CYDEV_VDDA 2.8
#define CYDEV_VDDA_MV 2800
#define CYDEV_VDDD 2.8
#define CYDEV_VDDD_MV 2800
#define CYDEV_VDDIO 2.8
#define CYDEV_VDDIO_MV 2800
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udb_VERSION 1
#define CYIPBLOCK_m0s8usbdss_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
