# This is day 4 RISCV-CPU microarchitecture

# PC 
<img width="3840" height="2486" alt="image" src="https://github.com/user-attachments/assets/b2be7e13-e1c9-4c24-8d23-65b1e9657fee" />
https://myth.makerchip.com/sandbox/073fmhB8Y/03lhgp

# Fetch 
<img width="3716" height="986" alt="image" src="https://github.com/user-attachments/assets/fa5af3d2-7357-49f3-91da-a684a9d8bccf" />
https://myth.makerchip.com/sandbox/073fmhB8Y/048h2J#

# Decode logic- Instruction Type
<img width="3840" height="2486" alt="image" src="https://github.com/user-attachments/assets/206e93c6-5798-4268-8e2e-bc25abd33908" />
https://myth.makerchip.com/sandbox/073fmhB8Y/058hPM#

# Decoding logic - Immediate field
<img width="3840" height="2486" alt="image" src="https://github.com/user-attachments/assets/36110cab-8194-4052-aa43-9cfc51277088" />
https://myth.makerchip.com/sandbox/073fmhB8Y/08qh5Y#

# Decoding logic - non-immeidate feild
<img width="3840" height="2486" alt="image" src="https://github.com/user-attachments/assets/5c0c6c08-bb7b-4814-bf6d-ce6f02797368" />
https://myth.makerchip.com/sandbox/073fmhB8Y/076hXW#

# Decode logic - Individual instruction
<img width="3840" height="2486" alt="image" src="https://github.com/user-attachments/assets/0bf2138e-2c31-4d23-98b7-86a70a072eab" />
https://myth.makerchip.com/sandbox/073fmhB8Y/098hWN#


## Regiser file bypass

<img width="3792" height="1776" alt="image" src="https://github.com/user-attachments/assets/e43ee407-da8f-4198-9343-f4a8584cdda2" />

## Correcting branch target path

<img width="3806" height="1594" alt="image" src="https://github.com/user-attachments/assets/65171fe3-12ca-4348-bfa6-870b74da4c15" />
https://myth.makerchip.com/sandbox/073fmhB8Y/03lhjp#

