<stg><name>MAT_Multiply</name>


<trans_list>

<trans id="9300" from="1" to="2">
<condition id="9950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9301" from="2" to="3">
<condition id="9952">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9302" from="3" to="4">
<condition id="9953">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11818" from="3" to="2">
<condition id="12481">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9304" from="4" to="5">
<condition id="9956">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9305" from="4" to="12">
<condition id="9957">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9805" from="4" to="453">
<condition id="10458">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9307" from="5" to="6">
<condition id="9959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9308" from="6" to="7">
<condition id="9960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9309" from="7" to="8">
<condition id="9961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9310" from="8" to="9">
<condition id="9962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9311" from="9" to="10">
<condition id="9963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9312" from="10" to="11">
<condition id="9964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9313" from="11" to="12">
<condition id="9965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9314" from="12" to="13">
<condition id="9966">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9315" from="12" to="20">
<condition id="9967">
<or_exp><and_exp><literal name="tmp_7_0_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9317" from="13" to="14">
<condition id="9969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9318" from="14" to="15">
<condition id="9970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9319" from="15" to="16">
<condition id="9971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9320" from="16" to="17">
<condition id="9972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9321" from="17" to="18">
<condition id="9973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9322" from="18" to="19">
<condition id="9974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9323" from="19" to="20">
<condition id="9975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9324" from="20" to="21">
<condition id="9976">
<or_exp><and_exp><literal name="tmp_7_0_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9325" from="20" to="29">
<condition id="9977">
<or_exp><and_exp><literal name="tmp_7_0_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9326" from="21" to="22">
<condition id="9978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9327" from="22" to="23">
<condition id="9979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9328" from="23" to="24">
<condition id="9980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9329" from="24" to="25">
<condition id="9981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9330" from="25" to="26">
<condition id="9982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9331" from="26" to="27">
<condition id="9983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9332" from="27" to="28">
<condition id="9984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9333" from="28" to="29">
<condition id="9985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9334" from="29" to="30">
<condition id="9986">
<or_exp><and_exp><literal name="tmp_7_0_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9335" from="29" to="38">
<condition id="9987">
<or_exp><and_exp><literal name="tmp_7_0_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9336" from="30" to="31">
<condition id="9988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9337" from="31" to="32">
<condition id="9989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9338" from="32" to="33">
<condition id="9990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9339" from="33" to="34">
<condition id="9991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9340" from="34" to="35">
<condition id="9992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9341" from="35" to="36">
<condition id="9993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9342" from="36" to="37">
<condition id="9994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9343" from="37" to="38">
<condition id="9995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9344" from="38" to="39">
<condition id="9996">
<or_exp><and_exp><literal name="tmp_7_0_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9345" from="38" to="47">
<condition id="9997">
<or_exp><and_exp><literal name="tmp_7_0_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9346" from="39" to="40">
<condition id="9998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9347" from="40" to="41">
<condition id="9999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9348" from="41" to="42">
<condition id="10000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9349" from="42" to="43">
<condition id="10001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9350" from="43" to="44">
<condition id="10002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9351" from="44" to="45">
<condition id="10003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9352" from="45" to="46">
<condition id="10004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9353" from="46" to="47">
<condition id="10005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9354" from="47" to="48">
<condition id="10006">
<or_exp><and_exp><literal name="tmp_7_0_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9355" from="47" to="56">
<condition id="10007">
<or_exp><and_exp><literal name="tmp_7_0_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9356" from="48" to="49">
<condition id="10008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9357" from="49" to="50">
<condition id="10009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9358" from="50" to="51">
<condition id="10010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9359" from="51" to="52">
<condition id="10011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9360" from="52" to="53">
<condition id="10012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9361" from="53" to="54">
<condition id="10013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9362" from="54" to="55">
<condition id="10014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9363" from="55" to="56">
<condition id="10015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9364" from="56" to="57">
<condition id="10016">
<or_exp><and_exp><literal name="tmp_7_0_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9365" from="56" to="65">
<condition id="10017">
<or_exp><and_exp><literal name="tmp_7_0_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9366" from="57" to="58">
<condition id="10018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9367" from="58" to="59">
<condition id="10019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9368" from="59" to="60">
<condition id="10020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9369" from="60" to="61">
<condition id="10021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9370" from="61" to="62">
<condition id="10022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9371" from="62" to="63">
<condition id="10023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9372" from="63" to="64">
<condition id="10024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9373" from="64" to="65">
<condition id="10025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9374" from="65" to="66">
<condition id="10026">
<or_exp><and_exp><literal name="tmp_7_0_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9375" from="65" to="74">
<condition id="10027">
<or_exp><and_exp><literal name="tmp_7_0_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9376" from="66" to="67">
<condition id="10028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9377" from="67" to="68">
<condition id="10029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9378" from="68" to="69">
<condition id="10030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9379" from="69" to="70">
<condition id="10031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9380" from="70" to="71">
<condition id="10032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9381" from="71" to="72">
<condition id="10033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9382" from="72" to="73">
<condition id="10034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9383" from="73" to="74">
<condition id="10035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9384" from="74" to="75">
<condition id="10036">
<or_exp><and_exp><literal name="tmp_7_0_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9385" from="74" to="83">
<condition id="10037">
<or_exp><and_exp><literal name="tmp_7_0_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9386" from="75" to="76">
<condition id="10038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9387" from="76" to="77">
<condition id="10039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9388" from="77" to="78">
<condition id="10040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9389" from="78" to="79">
<condition id="10041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9390" from="79" to="80">
<condition id="10042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9391" from="80" to="81">
<condition id="10043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9392" from="81" to="82">
<condition id="10044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9393" from="82" to="83">
<condition id="10045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9394" from="83" to="84">
<condition id="10046">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9395" from="83" to="92">
<condition id="10047">
<or_exp><and_exp><literal name="tmp_7_0_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9396" from="84" to="85">
<condition id="10048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9397" from="85" to="86">
<condition id="10049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9398" from="86" to="87">
<condition id="10050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9399" from="87" to="88">
<condition id="10051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9400" from="88" to="89">
<condition id="10052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9401" from="89" to="90">
<condition id="10053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9402" from="90" to="91">
<condition id="10054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9403" from="91" to="92">
<condition id="10055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9404" from="92" to="93">
<condition id="10056">
<or_exp><and_exp><literal name="tmp_7_0_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9405" from="92" to="101">
<condition id="10057">
<or_exp><and_exp><literal name="tmp_7_0_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9406" from="93" to="94">
<condition id="10058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9407" from="94" to="95">
<condition id="10059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9408" from="95" to="96">
<condition id="10060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9409" from="96" to="97">
<condition id="10061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9410" from="97" to="98">
<condition id="10062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9411" from="98" to="99">
<condition id="10063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9412" from="99" to="100">
<condition id="10064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9413" from="100" to="101">
<condition id="10065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9414" from="101" to="102">
<condition id="10066">
<or_exp><and_exp><literal name="tmp_7_0_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9415" from="101" to="110">
<condition id="10067">
<or_exp><and_exp><literal name="tmp_7_0_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9416" from="102" to="103">
<condition id="10068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9417" from="103" to="104">
<condition id="10069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9418" from="104" to="105">
<condition id="10070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9419" from="105" to="106">
<condition id="10071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9420" from="106" to="107">
<condition id="10072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9421" from="107" to="108">
<condition id="10073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9422" from="108" to="109">
<condition id="10074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9423" from="109" to="110">
<condition id="10075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9424" from="110" to="111">
<condition id="10076">
<or_exp><and_exp><literal name="tmp_7_0_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9425" from="110" to="119">
<condition id="10077">
<or_exp><and_exp><literal name="tmp_7_0_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9426" from="111" to="112">
<condition id="10078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9427" from="112" to="113">
<condition id="10079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9428" from="113" to="114">
<condition id="10080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9429" from="114" to="115">
<condition id="10081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9430" from="115" to="116">
<condition id="10082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9431" from="116" to="117">
<condition id="10083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9432" from="117" to="118">
<condition id="10084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9433" from="118" to="119">
<condition id="10085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9434" from="119" to="120">
<condition id="10086">
<or_exp><and_exp><literal name="tmp_7_0_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9435" from="119" to="128">
<condition id="10087">
<or_exp><and_exp><literal name="tmp_7_0_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9436" from="120" to="121">
<condition id="10088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9437" from="121" to="122">
<condition id="10089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9438" from="122" to="123">
<condition id="10090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9439" from="123" to="124">
<condition id="10091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9440" from="124" to="125">
<condition id="10092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9441" from="125" to="126">
<condition id="10093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9442" from="126" to="127">
<condition id="10094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9443" from="127" to="128">
<condition id="10095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9444" from="128" to="129">
<condition id="10096">
<or_exp><and_exp><literal name="tmp_7_0_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9445" from="128" to="137">
<condition id="10097">
<or_exp><and_exp><literal name="tmp_7_0_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9446" from="129" to="130">
<condition id="10098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9447" from="130" to="131">
<condition id="10099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9448" from="131" to="132">
<condition id="10100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9449" from="132" to="133">
<condition id="10101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9450" from="133" to="134">
<condition id="10102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9451" from="134" to="135">
<condition id="10103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9452" from="135" to="136">
<condition id="10104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9453" from="136" to="137">
<condition id="10105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9454" from="137" to="138">
<condition id="10106">
<or_exp><and_exp><literal name="tmp_7_0_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9455" from="137" to="146">
<condition id="10107">
<or_exp><and_exp><literal name="tmp_7_0_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9456" from="138" to="139">
<condition id="10108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9457" from="139" to="140">
<condition id="10109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9458" from="140" to="141">
<condition id="10110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9459" from="141" to="142">
<condition id="10111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9460" from="142" to="143">
<condition id="10112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9461" from="143" to="144">
<condition id="10113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9462" from="144" to="145">
<condition id="10114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9463" from="145" to="146">
<condition id="10115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9464" from="146" to="147">
<condition id="10116">
<or_exp><and_exp><literal name="tmp_7_0_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9465" from="146" to="155">
<condition id="10117">
<or_exp><and_exp><literal name="tmp_7_0_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9466" from="147" to="148">
<condition id="10118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9467" from="148" to="149">
<condition id="10119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9468" from="149" to="150">
<condition id="10120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9469" from="150" to="151">
<condition id="10121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9470" from="151" to="152">
<condition id="10122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9471" from="152" to="153">
<condition id="10123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9472" from="153" to="154">
<condition id="10124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9473" from="154" to="155">
<condition id="10125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9474" from="155" to="156">
<condition id="10126">
<or_exp><and_exp><literal name="tmp_7_0_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9475" from="155" to="164">
<condition id="10127">
<or_exp><and_exp><literal name="tmp_7_0_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9476" from="156" to="157">
<condition id="10128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9477" from="157" to="158">
<condition id="10129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9478" from="158" to="159">
<condition id="10130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9479" from="159" to="160">
<condition id="10131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9480" from="160" to="161">
<condition id="10132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9481" from="161" to="162">
<condition id="10133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9482" from="162" to="163">
<condition id="10134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9483" from="163" to="164">
<condition id="10135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9484" from="164" to="165">
<condition id="10136">
<or_exp><and_exp><literal name="tmp_7_0_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9485" from="164" to="173">
<condition id="10137">
<or_exp><and_exp><literal name="tmp_7_0_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9486" from="165" to="166">
<condition id="10138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9487" from="166" to="167">
<condition id="10139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9488" from="167" to="168">
<condition id="10140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9489" from="168" to="169">
<condition id="10141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9490" from="169" to="170">
<condition id="10142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9491" from="170" to="171">
<condition id="10143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9492" from="171" to="172">
<condition id="10144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9493" from="172" to="173">
<condition id="10145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9494" from="173" to="174">
<condition id="10146">
<or_exp><and_exp><literal name="tmp_7_0_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9495" from="173" to="182">
<condition id="10147">
<or_exp><and_exp><literal name="tmp_7_0_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9496" from="174" to="175">
<condition id="10148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9497" from="175" to="176">
<condition id="10149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9498" from="176" to="177">
<condition id="10150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9499" from="177" to="178">
<condition id="10151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9500" from="178" to="179">
<condition id="10152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9501" from="179" to="180">
<condition id="10153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9502" from="180" to="181">
<condition id="10154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9503" from="181" to="182">
<condition id="10155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9504" from="182" to="183">
<condition id="10156">
<or_exp><and_exp><literal name="tmp_7_0_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9505" from="182" to="191">
<condition id="10157">
<or_exp><and_exp><literal name="tmp_7_0_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9506" from="183" to="184">
<condition id="10158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9507" from="184" to="185">
<condition id="10159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9508" from="185" to="186">
<condition id="10160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9509" from="186" to="187">
<condition id="10161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9510" from="187" to="188">
<condition id="10162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9511" from="188" to="189">
<condition id="10163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9512" from="189" to="190">
<condition id="10164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9513" from="190" to="191">
<condition id="10165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9514" from="191" to="192">
<condition id="10166">
<or_exp><and_exp><literal name="tmp_7_0_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9515" from="191" to="200">
<condition id="10167">
<or_exp><and_exp><literal name="tmp_7_0_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9516" from="192" to="193">
<condition id="10168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9517" from="193" to="194">
<condition id="10169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9518" from="194" to="195">
<condition id="10170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9519" from="195" to="196">
<condition id="10171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9520" from="196" to="197">
<condition id="10172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9521" from="197" to="198">
<condition id="10173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9522" from="198" to="199">
<condition id="10174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9523" from="199" to="200">
<condition id="10175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9524" from="200" to="201">
<condition id="10176">
<or_exp><and_exp><literal name="tmp_7_0_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9525" from="200" to="209">
<condition id="10177">
<or_exp><and_exp><literal name="tmp_7_0_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9526" from="201" to="202">
<condition id="10178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9527" from="202" to="203">
<condition id="10179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9528" from="203" to="204">
<condition id="10180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9529" from="204" to="205">
<condition id="10181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9530" from="205" to="206">
<condition id="10182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9531" from="206" to="207">
<condition id="10183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9532" from="207" to="208">
<condition id="10184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9533" from="208" to="209">
<condition id="10185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9534" from="209" to="210">
<condition id="10186">
<or_exp><and_exp><literal name="tmp_7_0_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9535" from="209" to="218">
<condition id="10187">
<or_exp><and_exp><literal name="tmp_7_0_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9536" from="210" to="211">
<condition id="10188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9537" from="211" to="212">
<condition id="10189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9538" from="212" to="213">
<condition id="10190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9539" from="213" to="214">
<condition id="10191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9540" from="214" to="215">
<condition id="10192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9541" from="215" to="216">
<condition id="10193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9542" from="216" to="217">
<condition id="10194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9543" from="217" to="218">
<condition id="10195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9544" from="218" to="219">
<condition id="10196">
<or_exp><and_exp><literal name="tmp_7_0_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9545" from="218" to="227">
<condition id="10197">
<or_exp><and_exp><literal name="tmp_7_0_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9546" from="219" to="220">
<condition id="10198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9547" from="220" to="221">
<condition id="10199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9548" from="221" to="222">
<condition id="10200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9549" from="222" to="223">
<condition id="10201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9550" from="223" to="224">
<condition id="10202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9551" from="224" to="225">
<condition id="10203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9552" from="225" to="226">
<condition id="10204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9553" from="226" to="227">
<condition id="10205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9554" from="227" to="228">
<condition id="10206">
<or_exp><and_exp><literal name="tmp_7_0_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9555" from="227" to="236">
<condition id="10207">
<or_exp><and_exp><literal name="tmp_7_0_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9556" from="228" to="229">
<condition id="10208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9557" from="229" to="230">
<condition id="10209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9558" from="230" to="231">
<condition id="10210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9559" from="231" to="232">
<condition id="10211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9560" from="232" to="233">
<condition id="10212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9561" from="233" to="234">
<condition id="10213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9562" from="234" to="235">
<condition id="10214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9563" from="235" to="236">
<condition id="10215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9564" from="236" to="237">
<condition id="10216">
<or_exp><and_exp><literal name="tmp_7_0_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9565" from="236" to="245">
<condition id="10217">
<or_exp><and_exp><literal name="tmp_7_0_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9566" from="237" to="238">
<condition id="10218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9567" from="238" to="239">
<condition id="10219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9568" from="239" to="240">
<condition id="10220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9569" from="240" to="241">
<condition id="10221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9570" from="241" to="242">
<condition id="10222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9571" from="242" to="243">
<condition id="10223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9572" from="243" to="244">
<condition id="10224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9573" from="244" to="245">
<condition id="10225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9574" from="245" to="246">
<condition id="10226">
<or_exp><and_exp><literal name="tmp_7_0_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9575" from="245" to="254">
<condition id="10227">
<or_exp><and_exp><literal name="tmp_7_0_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9576" from="246" to="247">
<condition id="10228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9577" from="247" to="248">
<condition id="10229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9578" from="248" to="249">
<condition id="10230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9579" from="249" to="250">
<condition id="10231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9580" from="250" to="251">
<condition id="10232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9581" from="251" to="252">
<condition id="10233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9582" from="252" to="253">
<condition id="10234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9583" from="253" to="254">
<condition id="10235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9584" from="254" to="255">
<condition id="10236">
<or_exp><and_exp><literal name="tmp_7_0_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9585" from="254" to="263">
<condition id="10237">
<or_exp><and_exp><literal name="tmp_7_0_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9586" from="255" to="256">
<condition id="10238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9587" from="256" to="257">
<condition id="10239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9588" from="257" to="258">
<condition id="10240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9589" from="258" to="259">
<condition id="10241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9590" from="259" to="260">
<condition id="10242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9591" from="260" to="261">
<condition id="10243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9592" from="261" to="262">
<condition id="10244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9593" from="262" to="263">
<condition id="10245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9594" from="263" to="264">
<condition id="10246">
<or_exp><and_exp><literal name="tmp_7_0_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9595" from="263" to="272">
<condition id="10247">
<or_exp><and_exp><literal name="tmp_7_0_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9596" from="264" to="265">
<condition id="10248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9597" from="265" to="266">
<condition id="10249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9598" from="266" to="267">
<condition id="10250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9599" from="267" to="268">
<condition id="10251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9600" from="268" to="269">
<condition id="10252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9601" from="269" to="270">
<condition id="10253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9602" from="270" to="271">
<condition id="10254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9603" from="271" to="272">
<condition id="10255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9604" from="272" to="273">
<condition id="10256">
<or_exp><and_exp><literal name="tmp_7_0_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9605" from="272" to="281">
<condition id="10257">
<or_exp><and_exp><literal name="tmp_7_0_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9606" from="273" to="274">
<condition id="10258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9607" from="274" to="275">
<condition id="10259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9608" from="275" to="276">
<condition id="10260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9609" from="276" to="277">
<condition id="10261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9610" from="277" to="278">
<condition id="10262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9611" from="278" to="279">
<condition id="10263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9612" from="279" to="280">
<condition id="10264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9613" from="280" to="281">
<condition id="10265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9614" from="281" to="282">
<condition id="10266">
<or_exp><and_exp><literal name="tmp_7_0_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9615" from="281" to="290">
<condition id="10267">
<or_exp><and_exp><literal name="tmp_7_0_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9616" from="282" to="283">
<condition id="10268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9617" from="283" to="284">
<condition id="10269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9618" from="284" to="285">
<condition id="10270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9619" from="285" to="286">
<condition id="10271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9620" from="286" to="287">
<condition id="10272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9621" from="287" to="288">
<condition id="10273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9622" from="288" to="289">
<condition id="10274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9623" from="289" to="290">
<condition id="10275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9624" from="290" to="291">
<condition id="10276">
<or_exp><and_exp><literal name="tmp_7_0_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9625" from="290" to="299">
<condition id="10277">
<or_exp><and_exp><literal name="tmp_7_0_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9626" from="291" to="292">
<condition id="10278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9627" from="292" to="293">
<condition id="10279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9628" from="293" to="294">
<condition id="10280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9629" from="294" to="295">
<condition id="10281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9630" from="295" to="296">
<condition id="10282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9631" from="296" to="297">
<condition id="10283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9632" from="297" to="298">
<condition id="10284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9633" from="298" to="299">
<condition id="10285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9634" from="299" to="300">
<condition id="10286">
<or_exp><and_exp><literal name="tmp_7_0_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9635" from="299" to="308">
<condition id="10287">
<or_exp><and_exp><literal name="tmp_7_0_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9636" from="300" to="301">
<condition id="10288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9637" from="301" to="302">
<condition id="10289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9638" from="302" to="303">
<condition id="10290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9639" from="303" to="304">
<condition id="10291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9640" from="304" to="305">
<condition id="10292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9641" from="305" to="306">
<condition id="10293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9642" from="306" to="307">
<condition id="10294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9643" from="307" to="308">
<condition id="10295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9644" from="308" to="309">
<condition id="10296">
<or_exp><and_exp><literal name="tmp_7_0_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9645" from="308" to="317">
<condition id="10297">
<or_exp><and_exp><literal name="tmp_7_0_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9646" from="309" to="310">
<condition id="10298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9647" from="310" to="311">
<condition id="10299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9648" from="311" to="312">
<condition id="10300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9649" from="312" to="313">
<condition id="10301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9650" from="313" to="314">
<condition id="10302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9651" from="314" to="315">
<condition id="10303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9652" from="315" to="316">
<condition id="10304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9653" from="316" to="317">
<condition id="10305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9654" from="317" to="318">
<condition id="10306">
<or_exp><and_exp><literal name="tmp_7_0_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9655" from="317" to="326">
<condition id="10307">
<or_exp><and_exp><literal name="tmp_7_0_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9656" from="318" to="319">
<condition id="10308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9657" from="319" to="320">
<condition id="10309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9658" from="320" to="321">
<condition id="10310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9659" from="321" to="322">
<condition id="10311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9660" from="322" to="323">
<condition id="10312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9661" from="323" to="324">
<condition id="10313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9662" from="324" to="325">
<condition id="10314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9663" from="325" to="326">
<condition id="10315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9664" from="326" to="327">
<condition id="10316">
<or_exp><and_exp><literal name="tmp_7_0_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9665" from="326" to="335">
<condition id="10317">
<or_exp><and_exp><literal name="tmp_7_0_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9666" from="327" to="328">
<condition id="10318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9667" from="328" to="329">
<condition id="10319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9668" from="329" to="330">
<condition id="10320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9669" from="330" to="331">
<condition id="10321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9670" from="331" to="332">
<condition id="10322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9671" from="332" to="333">
<condition id="10323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9672" from="333" to="334">
<condition id="10324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9673" from="334" to="335">
<condition id="10325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9674" from="335" to="336">
<condition id="10326">
<or_exp><and_exp><literal name="tmp_7_0_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9675" from="335" to="344">
<condition id="10327">
<or_exp><and_exp><literal name="tmp_7_0_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9676" from="336" to="337">
<condition id="10328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9677" from="337" to="338">
<condition id="10329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9678" from="338" to="339">
<condition id="10330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9679" from="339" to="340">
<condition id="10331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9680" from="340" to="341">
<condition id="10332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9681" from="341" to="342">
<condition id="10333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9682" from="342" to="343">
<condition id="10334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9683" from="343" to="344">
<condition id="10335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9684" from="344" to="345">
<condition id="10336">
<or_exp><and_exp><literal name="tmp_7_0_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9685" from="344" to="353">
<condition id="10337">
<or_exp><and_exp><literal name="tmp_7_0_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9686" from="345" to="346">
<condition id="10338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9687" from="346" to="347">
<condition id="10339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9688" from="347" to="348">
<condition id="10340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9689" from="348" to="349">
<condition id="10341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9690" from="349" to="350">
<condition id="10342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9691" from="350" to="351">
<condition id="10343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9692" from="351" to="352">
<condition id="10344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9693" from="352" to="353">
<condition id="10345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9694" from="353" to="354">
<condition id="10346">
<or_exp><and_exp><literal name="tmp_7_0_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9695" from="353" to="362">
<condition id="10347">
<or_exp><and_exp><literal name="tmp_7_0_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9696" from="354" to="355">
<condition id="10348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9697" from="355" to="356">
<condition id="10349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9698" from="356" to="357">
<condition id="10350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9699" from="357" to="358">
<condition id="10351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9700" from="358" to="359">
<condition id="10352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9701" from="359" to="360">
<condition id="10353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9702" from="360" to="361">
<condition id="10354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9703" from="361" to="362">
<condition id="10355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9704" from="362" to="363">
<condition id="10356">
<or_exp><and_exp><literal name="tmp_7_0_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9705" from="362" to="371">
<condition id="10357">
<or_exp><and_exp><literal name="tmp_7_0_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9706" from="363" to="364">
<condition id="10358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9707" from="364" to="365">
<condition id="10359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9708" from="365" to="366">
<condition id="10360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9709" from="366" to="367">
<condition id="10361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9710" from="367" to="368">
<condition id="10362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9711" from="368" to="369">
<condition id="10363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9712" from="369" to="370">
<condition id="10364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9713" from="370" to="371">
<condition id="10365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9714" from="371" to="372">
<condition id="10366">
<or_exp><and_exp><literal name="tmp_7_0_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9715" from="371" to="380">
<condition id="10367">
<or_exp><and_exp><literal name="tmp_7_0_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9716" from="372" to="373">
<condition id="10368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9717" from="373" to="374">
<condition id="10369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9718" from="374" to="375">
<condition id="10370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9719" from="375" to="376">
<condition id="10371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9720" from="376" to="377">
<condition id="10372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9721" from="377" to="378">
<condition id="10373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9722" from="378" to="379">
<condition id="10374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9723" from="379" to="380">
<condition id="10375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9724" from="380" to="381">
<condition id="10376">
<or_exp><and_exp><literal name="tmp_7_0_41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9725" from="380" to="389">
<condition id="10377">
<or_exp><and_exp><literal name="tmp_7_0_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9726" from="381" to="382">
<condition id="10378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9727" from="382" to="383">
<condition id="10379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9728" from="383" to="384">
<condition id="10380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9729" from="384" to="385">
<condition id="10381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9730" from="385" to="386">
<condition id="10382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9731" from="386" to="387">
<condition id="10383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9732" from="387" to="388">
<condition id="10384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9733" from="388" to="389">
<condition id="10385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9734" from="389" to="390">
<condition id="10386">
<or_exp><and_exp><literal name="tmp_7_0_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9735" from="389" to="398">
<condition id="10387">
<or_exp><and_exp><literal name="tmp_7_0_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9736" from="390" to="391">
<condition id="10388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9737" from="391" to="392">
<condition id="10389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9738" from="392" to="393">
<condition id="10390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9739" from="393" to="394">
<condition id="10391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9740" from="394" to="395">
<condition id="10392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9741" from="395" to="396">
<condition id="10393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9742" from="396" to="397">
<condition id="10394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9743" from="397" to="398">
<condition id="10395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9744" from="398" to="399">
<condition id="10396">
<or_exp><and_exp><literal name="tmp_7_0_43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9745" from="398" to="407">
<condition id="10397">
<or_exp><and_exp><literal name="tmp_7_0_43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9746" from="399" to="400">
<condition id="10398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9747" from="400" to="401">
<condition id="10399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9748" from="401" to="402">
<condition id="10400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9749" from="402" to="403">
<condition id="10401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9750" from="403" to="404">
<condition id="10402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9751" from="404" to="405">
<condition id="10403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9752" from="405" to="406">
<condition id="10404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9753" from="406" to="407">
<condition id="10405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9754" from="407" to="408">
<condition id="10406">
<or_exp><and_exp><literal name="tmp_7_0_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9755" from="407" to="416">
<condition id="10407">
<or_exp><and_exp><literal name="tmp_7_0_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9756" from="408" to="409">
<condition id="10408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9757" from="409" to="410">
<condition id="10409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9758" from="410" to="411">
<condition id="10410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9759" from="411" to="412">
<condition id="10411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9760" from="412" to="413">
<condition id="10412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9761" from="413" to="414">
<condition id="10413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9762" from="414" to="415">
<condition id="10414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9763" from="415" to="416">
<condition id="10415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9764" from="416" to="417">
<condition id="10416">
<or_exp><and_exp><literal name="tmp_7_0_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9765" from="416" to="425">
<condition id="10417">
<or_exp><and_exp><literal name="tmp_7_0_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9766" from="417" to="418">
<condition id="10418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9767" from="418" to="419">
<condition id="10419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9768" from="419" to="420">
<condition id="10420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9769" from="420" to="421">
<condition id="10421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9770" from="421" to="422">
<condition id="10422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9771" from="422" to="423">
<condition id="10423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9772" from="423" to="424">
<condition id="10424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9773" from="424" to="425">
<condition id="10425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9774" from="425" to="426">
<condition id="10426">
<or_exp><and_exp><literal name="tmp_7_0_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9775" from="425" to="434">
<condition id="10427">
<or_exp><and_exp><literal name="tmp_7_0_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9776" from="426" to="427">
<condition id="10428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9777" from="427" to="428">
<condition id="10429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9778" from="428" to="429">
<condition id="10430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9779" from="429" to="430">
<condition id="10431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9780" from="430" to="431">
<condition id="10432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9781" from="431" to="432">
<condition id="10433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9782" from="432" to="433">
<condition id="10434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9783" from="433" to="434">
<condition id="10435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9784" from="434" to="435">
<condition id="10436">
<or_exp><and_exp><literal name="tmp_7_0_47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9785" from="434" to="443">
<condition id="10437">
<or_exp><and_exp><literal name="tmp_7_0_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9786" from="435" to="436">
<condition id="10438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9787" from="436" to="437">
<condition id="10439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9788" from="437" to="438">
<condition id="10440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9789" from="438" to="439">
<condition id="10441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9790" from="439" to="440">
<condition id="10442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9791" from="440" to="441">
<condition id="10443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9792" from="441" to="442">
<condition id="10444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9793" from="442" to="443">
<condition id="10445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9794" from="443" to="444">
<condition id="10446">
<or_exp><and_exp><literal name="tmp_7_0_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9795" from="443" to="452">
<condition id="10447">
<or_exp><and_exp><literal name="tmp_7_0_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9796" from="444" to="445">
<condition id="10448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9797" from="445" to="446">
<condition id="10449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9798" from="446" to="447">
<condition id="10450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9799" from="447" to="448">
<condition id="10451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9800" from="448" to="449">
<condition id="10452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9801" from="449" to="450">
<condition id="10453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9802" from="450" to="451">
<condition id="10454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9803" from="451" to="452">
<condition id="10455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9804" from="452" to="4">
<condition id="10457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9807" from="453" to="454">
<condition id="10461">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9808" from="453" to="461">
<condition id="10462">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10308" from="453" to="902">
<condition id="10963">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9810" from="454" to="455">
<condition id="10464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9811" from="455" to="456">
<condition id="10465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9812" from="456" to="457">
<condition id="10466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9813" from="457" to="458">
<condition id="10467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9814" from="458" to="459">
<condition id="10468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9815" from="459" to="460">
<condition id="10469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9816" from="460" to="461">
<condition id="10470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9817" from="461" to="462">
<condition id="10471">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9818" from="461" to="469">
<condition id="10472">
<or_exp><and_exp><literal name="tmp_7_1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9820" from="462" to="463">
<condition id="10474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9821" from="463" to="464">
<condition id="10475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9822" from="464" to="465">
<condition id="10476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9823" from="465" to="466">
<condition id="10477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9824" from="466" to="467">
<condition id="10478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9825" from="467" to="468">
<condition id="10479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9826" from="468" to="469">
<condition id="10480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9827" from="469" to="470">
<condition id="10481">
<or_exp><and_exp><literal name="tmp_7_1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9828" from="469" to="478">
<condition id="10482">
<or_exp><and_exp><literal name="tmp_7_1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9829" from="470" to="471">
<condition id="10483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9830" from="471" to="472">
<condition id="10484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9831" from="472" to="473">
<condition id="10485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9832" from="473" to="474">
<condition id="10486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9833" from="474" to="475">
<condition id="10487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9834" from="475" to="476">
<condition id="10488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9835" from="476" to="477">
<condition id="10489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9836" from="477" to="478">
<condition id="10490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9837" from="478" to="479">
<condition id="10491">
<or_exp><and_exp><literal name="tmp_7_1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9838" from="478" to="487">
<condition id="10492">
<or_exp><and_exp><literal name="tmp_7_1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9839" from="479" to="480">
<condition id="10493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9840" from="480" to="481">
<condition id="10494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9841" from="481" to="482">
<condition id="10495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9842" from="482" to="483">
<condition id="10496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9843" from="483" to="484">
<condition id="10497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9844" from="484" to="485">
<condition id="10498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9845" from="485" to="486">
<condition id="10499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9846" from="486" to="487">
<condition id="10500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9847" from="487" to="488">
<condition id="10501">
<or_exp><and_exp><literal name="tmp_7_1_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9848" from="487" to="496">
<condition id="10502">
<or_exp><and_exp><literal name="tmp_7_1_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9849" from="488" to="489">
<condition id="10503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9850" from="489" to="490">
<condition id="10504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9851" from="490" to="491">
<condition id="10505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9852" from="491" to="492">
<condition id="10506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9853" from="492" to="493">
<condition id="10507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9854" from="493" to="494">
<condition id="10508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9855" from="494" to="495">
<condition id="10509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9856" from="495" to="496">
<condition id="10510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9857" from="496" to="497">
<condition id="10511">
<or_exp><and_exp><literal name="tmp_7_1_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9858" from="496" to="505">
<condition id="10512">
<or_exp><and_exp><literal name="tmp_7_1_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9859" from="497" to="498">
<condition id="10513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9860" from="498" to="499">
<condition id="10514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9861" from="499" to="500">
<condition id="10515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9862" from="500" to="501">
<condition id="10516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9863" from="501" to="502">
<condition id="10517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9864" from="502" to="503">
<condition id="10518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9865" from="503" to="504">
<condition id="10519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9866" from="504" to="505">
<condition id="10520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9867" from="505" to="506">
<condition id="10521">
<or_exp><and_exp><literal name="tmp_7_1_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9868" from="505" to="514">
<condition id="10522">
<or_exp><and_exp><literal name="tmp_7_1_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9869" from="506" to="507">
<condition id="10523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9870" from="507" to="508">
<condition id="10524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9871" from="508" to="509">
<condition id="10525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9872" from="509" to="510">
<condition id="10526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9873" from="510" to="511">
<condition id="10527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9874" from="511" to="512">
<condition id="10528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9875" from="512" to="513">
<condition id="10529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9876" from="513" to="514">
<condition id="10530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9877" from="514" to="515">
<condition id="10531">
<or_exp><and_exp><literal name="tmp_7_1_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9878" from="514" to="523">
<condition id="10532">
<or_exp><and_exp><literal name="tmp_7_1_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9879" from="515" to="516">
<condition id="10533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9880" from="516" to="517">
<condition id="10534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9881" from="517" to="518">
<condition id="10535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9882" from="518" to="519">
<condition id="10536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9883" from="519" to="520">
<condition id="10537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9884" from="520" to="521">
<condition id="10538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9885" from="521" to="522">
<condition id="10539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9886" from="522" to="523">
<condition id="10540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9887" from="523" to="524">
<condition id="10541">
<or_exp><and_exp><literal name="tmp_7_1_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9888" from="523" to="532">
<condition id="10542">
<or_exp><and_exp><literal name="tmp_7_1_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9889" from="524" to="525">
<condition id="10543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9890" from="525" to="526">
<condition id="10544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9891" from="526" to="527">
<condition id="10545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9892" from="527" to="528">
<condition id="10546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9893" from="528" to="529">
<condition id="10547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9894" from="529" to="530">
<condition id="10548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9895" from="530" to="531">
<condition id="10549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9896" from="531" to="532">
<condition id="10550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9897" from="532" to="533">
<condition id="10551">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9898" from="532" to="541">
<condition id="10552">
<or_exp><and_exp><literal name="tmp_7_1_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9899" from="533" to="534">
<condition id="10553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9900" from="534" to="535">
<condition id="10554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9901" from="535" to="536">
<condition id="10555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9902" from="536" to="537">
<condition id="10556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9903" from="537" to="538">
<condition id="10557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9904" from="538" to="539">
<condition id="10558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9905" from="539" to="540">
<condition id="10559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9906" from="540" to="541">
<condition id="10560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9907" from="541" to="542">
<condition id="10561">
<or_exp><and_exp><literal name="tmp_7_1_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9908" from="541" to="550">
<condition id="10562">
<or_exp><and_exp><literal name="tmp_7_1_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9909" from="542" to="543">
<condition id="10563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9910" from="543" to="544">
<condition id="10564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9911" from="544" to="545">
<condition id="10565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9912" from="545" to="546">
<condition id="10566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9913" from="546" to="547">
<condition id="10567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9914" from="547" to="548">
<condition id="10568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9915" from="548" to="549">
<condition id="10569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9916" from="549" to="550">
<condition id="10570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9917" from="550" to="551">
<condition id="10571">
<or_exp><and_exp><literal name="tmp_7_1_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9918" from="550" to="559">
<condition id="10572">
<or_exp><and_exp><literal name="tmp_7_1_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9919" from="551" to="552">
<condition id="10573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9920" from="552" to="553">
<condition id="10574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9921" from="553" to="554">
<condition id="10575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9922" from="554" to="555">
<condition id="10576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9923" from="555" to="556">
<condition id="10577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9924" from="556" to="557">
<condition id="10578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9925" from="557" to="558">
<condition id="10579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9926" from="558" to="559">
<condition id="10580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9927" from="559" to="560">
<condition id="10581">
<or_exp><and_exp><literal name="tmp_7_1_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9928" from="559" to="568">
<condition id="10582">
<or_exp><and_exp><literal name="tmp_7_1_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9929" from="560" to="561">
<condition id="10583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9930" from="561" to="562">
<condition id="10584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9931" from="562" to="563">
<condition id="10585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9932" from="563" to="564">
<condition id="10586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9933" from="564" to="565">
<condition id="10587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9934" from="565" to="566">
<condition id="10588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9935" from="566" to="567">
<condition id="10589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9936" from="567" to="568">
<condition id="10590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9937" from="568" to="569">
<condition id="10591">
<or_exp><and_exp><literal name="tmp_7_1_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9938" from="568" to="577">
<condition id="10592">
<or_exp><and_exp><literal name="tmp_7_1_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9939" from="569" to="570">
<condition id="10593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9940" from="570" to="571">
<condition id="10594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9941" from="571" to="572">
<condition id="10595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9942" from="572" to="573">
<condition id="10596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9943" from="573" to="574">
<condition id="10597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9944" from="574" to="575">
<condition id="10598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9945" from="575" to="576">
<condition id="10599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9946" from="576" to="577">
<condition id="10600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9947" from="577" to="578">
<condition id="10601">
<or_exp><and_exp><literal name="tmp_7_1_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9948" from="577" to="586">
<condition id="10602">
<or_exp><and_exp><literal name="tmp_7_1_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9949" from="578" to="579">
<condition id="10603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9950" from="579" to="580">
<condition id="10604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9951" from="580" to="581">
<condition id="10605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9952" from="581" to="582">
<condition id="10606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9953" from="582" to="583">
<condition id="10607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9954" from="583" to="584">
<condition id="10608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9955" from="584" to="585">
<condition id="10609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9956" from="585" to="586">
<condition id="10610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9957" from="586" to="587">
<condition id="10611">
<or_exp><and_exp><literal name="tmp_7_1_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9958" from="586" to="595">
<condition id="10612">
<or_exp><and_exp><literal name="tmp_7_1_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9959" from="587" to="588">
<condition id="10613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9960" from="588" to="589">
<condition id="10614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9961" from="589" to="590">
<condition id="10615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9962" from="590" to="591">
<condition id="10616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9963" from="591" to="592">
<condition id="10617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9964" from="592" to="593">
<condition id="10618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9965" from="593" to="594">
<condition id="10619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9966" from="594" to="595">
<condition id="10620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9967" from="595" to="596">
<condition id="10621">
<or_exp><and_exp><literal name="tmp_7_1_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9968" from="595" to="604">
<condition id="10622">
<or_exp><and_exp><literal name="tmp_7_1_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9969" from="596" to="597">
<condition id="10623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9970" from="597" to="598">
<condition id="10624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9971" from="598" to="599">
<condition id="10625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9972" from="599" to="600">
<condition id="10626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9973" from="600" to="601">
<condition id="10627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9974" from="601" to="602">
<condition id="10628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9975" from="602" to="603">
<condition id="10629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9976" from="603" to="604">
<condition id="10630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9977" from="604" to="605">
<condition id="10631">
<or_exp><and_exp><literal name="tmp_7_1_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9978" from="604" to="613">
<condition id="10632">
<or_exp><and_exp><literal name="tmp_7_1_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9979" from="605" to="606">
<condition id="10633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9980" from="606" to="607">
<condition id="10634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9981" from="607" to="608">
<condition id="10635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9982" from="608" to="609">
<condition id="10636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9983" from="609" to="610">
<condition id="10637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9984" from="610" to="611">
<condition id="10638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9985" from="611" to="612">
<condition id="10639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9986" from="612" to="613">
<condition id="10640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9987" from="613" to="614">
<condition id="10641">
<or_exp><and_exp><literal name="tmp_7_1_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9988" from="613" to="622">
<condition id="10642">
<or_exp><and_exp><literal name="tmp_7_1_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9989" from="614" to="615">
<condition id="10643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9990" from="615" to="616">
<condition id="10644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9991" from="616" to="617">
<condition id="10645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9992" from="617" to="618">
<condition id="10646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9993" from="618" to="619">
<condition id="10647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9994" from="619" to="620">
<condition id="10648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9995" from="620" to="621">
<condition id="10649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9996" from="621" to="622">
<condition id="10650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9997" from="622" to="623">
<condition id="10651">
<or_exp><and_exp><literal name="tmp_7_1_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9998" from="622" to="631">
<condition id="10652">
<or_exp><and_exp><literal name="tmp_7_1_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="9999" from="623" to="624">
<condition id="10653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10000" from="624" to="625">
<condition id="10654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10001" from="625" to="626">
<condition id="10655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10002" from="626" to="627">
<condition id="10656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10003" from="627" to="628">
<condition id="10657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10004" from="628" to="629">
<condition id="10658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10005" from="629" to="630">
<condition id="10659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10006" from="630" to="631">
<condition id="10660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10007" from="631" to="632">
<condition id="10661">
<or_exp><and_exp><literal name="tmp_7_1_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10008" from="631" to="640">
<condition id="10662">
<or_exp><and_exp><literal name="tmp_7_1_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10009" from="632" to="633">
<condition id="10663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10010" from="633" to="634">
<condition id="10664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10011" from="634" to="635">
<condition id="10665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10012" from="635" to="636">
<condition id="10666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10013" from="636" to="637">
<condition id="10667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10014" from="637" to="638">
<condition id="10668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10015" from="638" to="639">
<condition id="10669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10016" from="639" to="640">
<condition id="10670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10017" from="640" to="641">
<condition id="10671">
<or_exp><and_exp><literal name="tmp_7_1_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10018" from="640" to="649">
<condition id="10672">
<or_exp><and_exp><literal name="tmp_7_1_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10019" from="641" to="642">
<condition id="10673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10020" from="642" to="643">
<condition id="10674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10021" from="643" to="644">
<condition id="10675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10022" from="644" to="645">
<condition id="10676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10023" from="645" to="646">
<condition id="10677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10024" from="646" to="647">
<condition id="10678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10025" from="647" to="648">
<condition id="10679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10026" from="648" to="649">
<condition id="10680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10027" from="649" to="650">
<condition id="10681">
<or_exp><and_exp><literal name="tmp_7_1_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10028" from="649" to="658">
<condition id="10682">
<or_exp><and_exp><literal name="tmp_7_1_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10029" from="650" to="651">
<condition id="10683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10030" from="651" to="652">
<condition id="10684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10031" from="652" to="653">
<condition id="10685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10032" from="653" to="654">
<condition id="10686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10033" from="654" to="655">
<condition id="10687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10034" from="655" to="656">
<condition id="10688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10035" from="656" to="657">
<condition id="10689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10036" from="657" to="658">
<condition id="10690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10037" from="658" to="659">
<condition id="10691">
<or_exp><and_exp><literal name="tmp_7_1_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10038" from="658" to="667">
<condition id="10692">
<or_exp><and_exp><literal name="tmp_7_1_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10039" from="659" to="660">
<condition id="10693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10040" from="660" to="661">
<condition id="10694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10041" from="661" to="662">
<condition id="10695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10042" from="662" to="663">
<condition id="10696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10043" from="663" to="664">
<condition id="10697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10044" from="664" to="665">
<condition id="10698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10045" from="665" to="666">
<condition id="10699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10046" from="666" to="667">
<condition id="10700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10047" from="667" to="668">
<condition id="10701">
<or_exp><and_exp><literal name="tmp_7_1_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10048" from="667" to="676">
<condition id="10702">
<or_exp><and_exp><literal name="tmp_7_1_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10049" from="668" to="669">
<condition id="10703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10050" from="669" to="670">
<condition id="10704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10051" from="670" to="671">
<condition id="10705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10052" from="671" to="672">
<condition id="10706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10053" from="672" to="673">
<condition id="10707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10054" from="673" to="674">
<condition id="10708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10055" from="674" to="675">
<condition id="10709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10056" from="675" to="676">
<condition id="10710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10057" from="676" to="677">
<condition id="10711">
<or_exp><and_exp><literal name="tmp_7_1_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10058" from="676" to="685">
<condition id="10712">
<or_exp><and_exp><literal name="tmp_7_1_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10059" from="677" to="678">
<condition id="10713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10060" from="678" to="679">
<condition id="10714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10061" from="679" to="680">
<condition id="10715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10062" from="680" to="681">
<condition id="10716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10063" from="681" to="682">
<condition id="10717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10064" from="682" to="683">
<condition id="10718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10065" from="683" to="684">
<condition id="10719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10066" from="684" to="685">
<condition id="10720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10067" from="685" to="686">
<condition id="10721">
<or_exp><and_exp><literal name="tmp_7_1_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10068" from="685" to="694">
<condition id="10722">
<or_exp><and_exp><literal name="tmp_7_1_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10069" from="686" to="687">
<condition id="10723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10070" from="687" to="688">
<condition id="10724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10071" from="688" to="689">
<condition id="10725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10072" from="689" to="690">
<condition id="10726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10073" from="690" to="691">
<condition id="10727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10074" from="691" to="692">
<condition id="10728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10075" from="692" to="693">
<condition id="10729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10076" from="693" to="694">
<condition id="10730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10077" from="694" to="695">
<condition id="10731">
<or_exp><and_exp><literal name="tmp_7_1_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10078" from="694" to="703">
<condition id="10732">
<or_exp><and_exp><literal name="tmp_7_1_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10079" from="695" to="696">
<condition id="10733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10080" from="696" to="697">
<condition id="10734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10081" from="697" to="698">
<condition id="10735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10082" from="698" to="699">
<condition id="10736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10083" from="699" to="700">
<condition id="10737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10084" from="700" to="701">
<condition id="10738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10085" from="701" to="702">
<condition id="10739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10086" from="702" to="703">
<condition id="10740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10087" from="703" to="704">
<condition id="10741">
<or_exp><and_exp><literal name="tmp_7_1_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10088" from="703" to="712">
<condition id="10742">
<or_exp><and_exp><literal name="tmp_7_1_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10089" from="704" to="705">
<condition id="10743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10090" from="705" to="706">
<condition id="10744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10091" from="706" to="707">
<condition id="10745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10092" from="707" to="708">
<condition id="10746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10093" from="708" to="709">
<condition id="10747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10094" from="709" to="710">
<condition id="10748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10095" from="710" to="711">
<condition id="10749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10096" from="711" to="712">
<condition id="10750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10097" from="712" to="713">
<condition id="10751">
<or_exp><and_exp><literal name="tmp_7_1_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10098" from="712" to="721">
<condition id="10752">
<or_exp><and_exp><literal name="tmp_7_1_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10099" from="713" to="714">
<condition id="10753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10100" from="714" to="715">
<condition id="10754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10101" from="715" to="716">
<condition id="10755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10102" from="716" to="717">
<condition id="10756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10103" from="717" to="718">
<condition id="10757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10104" from="718" to="719">
<condition id="10758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10105" from="719" to="720">
<condition id="10759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10106" from="720" to="721">
<condition id="10760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10107" from="721" to="722">
<condition id="10761">
<or_exp><and_exp><literal name="tmp_7_1_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10108" from="721" to="730">
<condition id="10762">
<or_exp><and_exp><literal name="tmp_7_1_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10109" from="722" to="723">
<condition id="10763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10110" from="723" to="724">
<condition id="10764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10111" from="724" to="725">
<condition id="10765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10112" from="725" to="726">
<condition id="10766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10113" from="726" to="727">
<condition id="10767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10114" from="727" to="728">
<condition id="10768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10115" from="728" to="729">
<condition id="10769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10116" from="729" to="730">
<condition id="10770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10117" from="730" to="731">
<condition id="10771">
<or_exp><and_exp><literal name="tmp_7_1_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10118" from="730" to="739">
<condition id="10772">
<or_exp><and_exp><literal name="tmp_7_1_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10119" from="731" to="732">
<condition id="10773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10120" from="732" to="733">
<condition id="10774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10121" from="733" to="734">
<condition id="10775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10122" from="734" to="735">
<condition id="10776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10123" from="735" to="736">
<condition id="10777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10124" from="736" to="737">
<condition id="10778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10125" from="737" to="738">
<condition id="10779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10126" from="738" to="739">
<condition id="10780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10127" from="739" to="740">
<condition id="10781">
<or_exp><and_exp><literal name="tmp_7_1_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10128" from="739" to="748">
<condition id="10782">
<or_exp><and_exp><literal name="tmp_7_1_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10129" from="740" to="741">
<condition id="10783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10130" from="741" to="742">
<condition id="10784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10131" from="742" to="743">
<condition id="10785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10132" from="743" to="744">
<condition id="10786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10133" from="744" to="745">
<condition id="10787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10134" from="745" to="746">
<condition id="10788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10135" from="746" to="747">
<condition id="10789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10136" from="747" to="748">
<condition id="10790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10137" from="748" to="749">
<condition id="10791">
<or_exp><and_exp><literal name="tmp_7_1_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10138" from="748" to="757">
<condition id="10792">
<or_exp><and_exp><literal name="tmp_7_1_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10139" from="749" to="750">
<condition id="10793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10140" from="750" to="751">
<condition id="10794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10141" from="751" to="752">
<condition id="10795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10142" from="752" to="753">
<condition id="10796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10143" from="753" to="754">
<condition id="10797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10144" from="754" to="755">
<condition id="10798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10145" from="755" to="756">
<condition id="10799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10146" from="756" to="757">
<condition id="10800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10147" from="757" to="758">
<condition id="10801">
<or_exp><and_exp><literal name="tmp_7_1_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10148" from="757" to="766">
<condition id="10802">
<or_exp><and_exp><literal name="tmp_7_1_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10149" from="758" to="759">
<condition id="10803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10150" from="759" to="760">
<condition id="10804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10151" from="760" to="761">
<condition id="10805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10152" from="761" to="762">
<condition id="10806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10153" from="762" to="763">
<condition id="10807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10154" from="763" to="764">
<condition id="10808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10155" from="764" to="765">
<condition id="10809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10156" from="765" to="766">
<condition id="10810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10157" from="766" to="767">
<condition id="10811">
<or_exp><and_exp><literal name="tmp_7_1_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10158" from="766" to="775">
<condition id="10812">
<or_exp><and_exp><literal name="tmp_7_1_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10159" from="767" to="768">
<condition id="10813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10160" from="768" to="769">
<condition id="10814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10161" from="769" to="770">
<condition id="10815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10162" from="770" to="771">
<condition id="10816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10163" from="771" to="772">
<condition id="10817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10164" from="772" to="773">
<condition id="10818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10165" from="773" to="774">
<condition id="10819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10166" from="774" to="775">
<condition id="10820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10167" from="775" to="776">
<condition id="10821">
<or_exp><and_exp><literal name="tmp_7_1_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10168" from="775" to="784">
<condition id="10822">
<or_exp><and_exp><literal name="tmp_7_1_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10169" from="776" to="777">
<condition id="10823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10170" from="777" to="778">
<condition id="10824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10171" from="778" to="779">
<condition id="10825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10172" from="779" to="780">
<condition id="10826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10173" from="780" to="781">
<condition id="10827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10174" from="781" to="782">
<condition id="10828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10175" from="782" to="783">
<condition id="10829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10176" from="783" to="784">
<condition id="10830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10177" from="784" to="785">
<condition id="10831">
<or_exp><and_exp><literal name="tmp_7_1_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10178" from="784" to="793">
<condition id="10832">
<or_exp><and_exp><literal name="tmp_7_1_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10179" from="785" to="786">
<condition id="10833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10180" from="786" to="787">
<condition id="10834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10181" from="787" to="788">
<condition id="10835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10182" from="788" to="789">
<condition id="10836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10183" from="789" to="790">
<condition id="10837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10184" from="790" to="791">
<condition id="10838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10185" from="791" to="792">
<condition id="10839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10186" from="792" to="793">
<condition id="10840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10187" from="793" to="794">
<condition id="10841">
<or_exp><and_exp><literal name="tmp_7_1_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10188" from="793" to="802">
<condition id="10842">
<or_exp><and_exp><literal name="tmp_7_1_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10189" from="794" to="795">
<condition id="10843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10190" from="795" to="796">
<condition id="10844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10191" from="796" to="797">
<condition id="10845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10192" from="797" to="798">
<condition id="10846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10193" from="798" to="799">
<condition id="10847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10194" from="799" to="800">
<condition id="10848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10195" from="800" to="801">
<condition id="10849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10196" from="801" to="802">
<condition id="10850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10197" from="802" to="803">
<condition id="10851">
<or_exp><and_exp><literal name="tmp_7_1_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10198" from="802" to="811">
<condition id="10852">
<or_exp><and_exp><literal name="tmp_7_1_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10199" from="803" to="804">
<condition id="10853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10200" from="804" to="805">
<condition id="10854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10201" from="805" to="806">
<condition id="10855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10202" from="806" to="807">
<condition id="10856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10203" from="807" to="808">
<condition id="10857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10204" from="808" to="809">
<condition id="10858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10205" from="809" to="810">
<condition id="10859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10206" from="810" to="811">
<condition id="10860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10207" from="811" to="812">
<condition id="10861">
<or_exp><and_exp><literal name="tmp_7_1_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10208" from="811" to="820">
<condition id="10862">
<or_exp><and_exp><literal name="tmp_7_1_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10209" from="812" to="813">
<condition id="10863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10210" from="813" to="814">
<condition id="10864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10211" from="814" to="815">
<condition id="10865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10212" from="815" to="816">
<condition id="10866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10213" from="816" to="817">
<condition id="10867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10214" from="817" to="818">
<condition id="10868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10215" from="818" to="819">
<condition id="10869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10216" from="819" to="820">
<condition id="10870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10217" from="820" to="821">
<condition id="10871">
<or_exp><and_exp><literal name="tmp_7_1_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10218" from="820" to="829">
<condition id="10872">
<or_exp><and_exp><literal name="tmp_7_1_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10219" from="821" to="822">
<condition id="10873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10220" from="822" to="823">
<condition id="10874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10221" from="823" to="824">
<condition id="10875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10222" from="824" to="825">
<condition id="10876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10223" from="825" to="826">
<condition id="10877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10224" from="826" to="827">
<condition id="10878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10225" from="827" to="828">
<condition id="10879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10226" from="828" to="829">
<condition id="10880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10227" from="829" to="830">
<condition id="10881">
<or_exp><and_exp><literal name="tmp_7_1_41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10228" from="829" to="838">
<condition id="10882">
<or_exp><and_exp><literal name="tmp_7_1_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10229" from="830" to="831">
<condition id="10883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10230" from="831" to="832">
<condition id="10884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10231" from="832" to="833">
<condition id="10885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10232" from="833" to="834">
<condition id="10886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10233" from="834" to="835">
<condition id="10887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10234" from="835" to="836">
<condition id="10888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10235" from="836" to="837">
<condition id="10889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10236" from="837" to="838">
<condition id="10890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10237" from="838" to="839">
<condition id="10891">
<or_exp><and_exp><literal name="tmp_7_1_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10238" from="838" to="847">
<condition id="10892">
<or_exp><and_exp><literal name="tmp_7_1_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10239" from="839" to="840">
<condition id="10893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10240" from="840" to="841">
<condition id="10894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10241" from="841" to="842">
<condition id="10895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10242" from="842" to="843">
<condition id="10896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10243" from="843" to="844">
<condition id="10897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10244" from="844" to="845">
<condition id="10898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10245" from="845" to="846">
<condition id="10899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10246" from="846" to="847">
<condition id="10900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10247" from="847" to="848">
<condition id="10901">
<or_exp><and_exp><literal name="tmp_7_1_43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10248" from="847" to="856">
<condition id="10902">
<or_exp><and_exp><literal name="tmp_7_1_43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10249" from="848" to="849">
<condition id="10903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10250" from="849" to="850">
<condition id="10904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10251" from="850" to="851">
<condition id="10905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10252" from="851" to="852">
<condition id="10906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10253" from="852" to="853">
<condition id="10907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10254" from="853" to="854">
<condition id="10908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10255" from="854" to="855">
<condition id="10909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10256" from="855" to="856">
<condition id="10910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10257" from="856" to="857">
<condition id="10911">
<or_exp><and_exp><literal name="tmp_7_1_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10258" from="856" to="865">
<condition id="10912">
<or_exp><and_exp><literal name="tmp_7_1_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10259" from="857" to="858">
<condition id="10913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10260" from="858" to="859">
<condition id="10914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10261" from="859" to="860">
<condition id="10915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10262" from="860" to="861">
<condition id="10916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10263" from="861" to="862">
<condition id="10917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10264" from="862" to="863">
<condition id="10918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10265" from="863" to="864">
<condition id="10919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10266" from="864" to="865">
<condition id="10920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10267" from="865" to="866">
<condition id="10921">
<or_exp><and_exp><literal name="tmp_7_1_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10268" from="865" to="874">
<condition id="10922">
<or_exp><and_exp><literal name="tmp_7_1_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10269" from="866" to="867">
<condition id="10923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10270" from="867" to="868">
<condition id="10924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10271" from="868" to="869">
<condition id="10925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10272" from="869" to="870">
<condition id="10926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10273" from="870" to="871">
<condition id="10927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10274" from="871" to="872">
<condition id="10928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10275" from="872" to="873">
<condition id="10929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10276" from="873" to="874">
<condition id="10930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10277" from="874" to="875">
<condition id="10931">
<or_exp><and_exp><literal name="tmp_7_1_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10278" from="874" to="883">
<condition id="10932">
<or_exp><and_exp><literal name="tmp_7_1_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10279" from="875" to="876">
<condition id="10933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10280" from="876" to="877">
<condition id="10934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10281" from="877" to="878">
<condition id="10935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10282" from="878" to="879">
<condition id="10936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10283" from="879" to="880">
<condition id="10937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10284" from="880" to="881">
<condition id="10938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10285" from="881" to="882">
<condition id="10939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10286" from="882" to="883">
<condition id="10940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10287" from="883" to="884">
<condition id="10941">
<or_exp><and_exp><literal name="tmp_7_1_47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10288" from="883" to="892">
<condition id="10942">
<or_exp><and_exp><literal name="tmp_7_1_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10289" from="884" to="885">
<condition id="10943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10290" from="885" to="886">
<condition id="10944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10291" from="886" to="887">
<condition id="10945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10292" from="887" to="888">
<condition id="10946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10293" from="888" to="889">
<condition id="10947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10294" from="889" to="890">
<condition id="10948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10295" from="890" to="891">
<condition id="10949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10296" from="891" to="892">
<condition id="10950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10297" from="892" to="893">
<condition id="10951">
<or_exp><and_exp><literal name="tmp_7_1_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10298" from="892" to="901">
<condition id="10952">
<or_exp><and_exp><literal name="tmp_7_1_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10299" from="893" to="894">
<condition id="10953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10300" from="894" to="895">
<condition id="10954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10301" from="895" to="896">
<condition id="10955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10302" from="896" to="897">
<condition id="10956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10303" from="897" to="898">
<condition id="10957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10304" from="898" to="899">
<condition id="10958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10305" from="899" to="900">
<condition id="10959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10306" from="900" to="901">
<condition id="10960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10307" from="901" to="453">
<condition id="10962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10310" from="902" to="903">
<condition id="10966">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10311" from="902" to="910">
<condition id="10967">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10811" from="902" to="1351">
<condition id="11468">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10313" from="903" to="904">
<condition id="10969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10314" from="904" to="905">
<condition id="10970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10315" from="905" to="906">
<condition id="10971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10316" from="906" to="907">
<condition id="10972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10317" from="907" to="908">
<condition id="10973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10318" from="908" to="909">
<condition id="10974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10319" from="909" to="910">
<condition id="10975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10320" from="910" to="911">
<condition id="10976">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10321" from="910" to="918">
<condition id="10977">
<or_exp><and_exp><literal name="tmp_7_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10323" from="911" to="912">
<condition id="10979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10324" from="912" to="913">
<condition id="10980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10325" from="913" to="914">
<condition id="10981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10326" from="914" to="915">
<condition id="10982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10327" from="915" to="916">
<condition id="10983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10328" from="916" to="917">
<condition id="10984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10329" from="917" to="918">
<condition id="10985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10330" from="918" to="919">
<condition id="10986">
<or_exp><and_exp><literal name="tmp_7_2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10331" from="918" to="927">
<condition id="10987">
<or_exp><and_exp><literal name="tmp_7_2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10332" from="919" to="920">
<condition id="10988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10333" from="920" to="921">
<condition id="10989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10334" from="921" to="922">
<condition id="10990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10335" from="922" to="923">
<condition id="10991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10336" from="923" to="924">
<condition id="10992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10337" from="924" to="925">
<condition id="10993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10338" from="925" to="926">
<condition id="10994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10339" from="926" to="927">
<condition id="10995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10340" from="927" to="928">
<condition id="10996">
<or_exp><and_exp><literal name="tmp_7_2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10341" from="927" to="936">
<condition id="10997">
<or_exp><and_exp><literal name="tmp_7_2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10342" from="928" to="929">
<condition id="10998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10343" from="929" to="930">
<condition id="10999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10344" from="930" to="931">
<condition id="11000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10345" from="931" to="932">
<condition id="11001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10346" from="932" to="933">
<condition id="11002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10347" from="933" to="934">
<condition id="11003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10348" from="934" to="935">
<condition id="11004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10349" from="935" to="936">
<condition id="11005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10350" from="936" to="937">
<condition id="11006">
<or_exp><and_exp><literal name="tmp_7_2_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10351" from="936" to="945">
<condition id="11007">
<or_exp><and_exp><literal name="tmp_7_2_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10352" from="937" to="938">
<condition id="11008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10353" from="938" to="939">
<condition id="11009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10354" from="939" to="940">
<condition id="11010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10355" from="940" to="941">
<condition id="11011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10356" from="941" to="942">
<condition id="11012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10357" from="942" to="943">
<condition id="11013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10358" from="943" to="944">
<condition id="11014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10359" from="944" to="945">
<condition id="11015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10360" from="945" to="946">
<condition id="11016">
<or_exp><and_exp><literal name="tmp_7_2_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10361" from="945" to="954">
<condition id="11017">
<or_exp><and_exp><literal name="tmp_7_2_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10362" from="946" to="947">
<condition id="11018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10363" from="947" to="948">
<condition id="11019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10364" from="948" to="949">
<condition id="11020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10365" from="949" to="950">
<condition id="11021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10366" from="950" to="951">
<condition id="11022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10367" from="951" to="952">
<condition id="11023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10368" from="952" to="953">
<condition id="11024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10369" from="953" to="954">
<condition id="11025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10370" from="954" to="955">
<condition id="11026">
<or_exp><and_exp><literal name="tmp_7_2_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10371" from="954" to="963">
<condition id="11027">
<or_exp><and_exp><literal name="tmp_7_2_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10372" from="955" to="956">
<condition id="11028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10373" from="956" to="957">
<condition id="11029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10374" from="957" to="958">
<condition id="11030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10375" from="958" to="959">
<condition id="11031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10376" from="959" to="960">
<condition id="11032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10377" from="960" to="961">
<condition id="11033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10378" from="961" to="962">
<condition id="11034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10379" from="962" to="963">
<condition id="11035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10380" from="963" to="964">
<condition id="11036">
<or_exp><and_exp><literal name="tmp_7_2_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10381" from="963" to="972">
<condition id="11037">
<or_exp><and_exp><literal name="tmp_7_2_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10382" from="964" to="965">
<condition id="11038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10383" from="965" to="966">
<condition id="11039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10384" from="966" to="967">
<condition id="11040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10385" from="967" to="968">
<condition id="11041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10386" from="968" to="969">
<condition id="11042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10387" from="969" to="970">
<condition id="11043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10388" from="970" to="971">
<condition id="11044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10389" from="971" to="972">
<condition id="11045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10390" from="972" to="973">
<condition id="11046">
<or_exp><and_exp><literal name="tmp_7_2_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10391" from="972" to="981">
<condition id="11047">
<or_exp><and_exp><literal name="tmp_7_2_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10392" from="973" to="974">
<condition id="11048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10393" from="974" to="975">
<condition id="11049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10394" from="975" to="976">
<condition id="11050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10395" from="976" to="977">
<condition id="11051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10396" from="977" to="978">
<condition id="11052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10397" from="978" to="979">
<condition id="11053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10398" from="979" to="980">
<condition id="11054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10399" from="980" to="981">
<condition id="11055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10400" from="981" to="982">
<condition id="11056">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10401" from="981" to="990">
<condition id="11057">
<or_exp><and_exp><literal name="tmp_7_2_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10402" from="982" to="983">
<condition id="11058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10403" from="983" to="984">
<condition id="11059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10404" from="984" to="985">
<condition id="11060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10405" from="985" to="986">
<condition id="11061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10406" from="986" to="987">
<condition id="11062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10407" from="987" to="988">
<condition id="11063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10408" from="988" to="989">
<condition id="11064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10409" from="989" to="990">
<condition id="11065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10410" from="990" to="991">
<condition id="11066">
<or_exp><and_exp><literal name="tmp_7_2_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10411" from="990" to="999">
<condition id="11067">
<or_exp><and_exp><literal name="tmp_7_2_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10412" from="991" to="992">
<condition id="11068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10413" from="992" to="993">
<condition id="11069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10414" from="993" to="994">
<condition id="11070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10415" from="994" to="995">
<condition id="11071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10416" from="995" to="996">
<condition id="11072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10417" from="996" to="997">
<condition id="11073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10418" from="997" to="998">
<condition id="11074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10419" from="998" to="999">
<condition id="11075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10420" from="999" to="1000">
<condition id="11076">
<or_exp><and_exp><literal name="tmp_7_2_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10421" from="999" to="1008">
<condition id="11077">
<or_exp><and_exp><literal name="tmp_7_2_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10422" from="1000" to="1001">
<condition id="11078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10423" from="1001" to="1002">
<condition id="11079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10424" from="1002" to="1003">
<condition id="11080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10425" from="1003" to="1004">
<condition id="11081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10426" from="1004" to="1005">
<condition id="11082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10427" from="1005" to="1006">
<condition id="11083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10428" from="1006" to="1007">
<condition id="11084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10429" from="1007" to="1008">
<condition id="11085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10430" from="1008" to="1009">
<condition id="11086">
<or_exp><and_exp><literal name="tmp_7_2_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10431" from="1008" to="1017">
<condition id="11087">
<or_exp><and_exp><literal name="tmp_7_2_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10432" from="1009" to="1010">
<condition id="11088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10433" from="1010" to="1011">
<condition id="11089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10434" from="1011" to="1012">
<condition id="11090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10435" from="1012" to="1013">
<condition id="11091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10436" from="1013" to="1014">
<condition id="11092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10437" from="1014" to="1015">
<condition id="11093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10438" from="1015" to="1016">
<condition id="11094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10439" from="1016" to="1017">
<condition id="11095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10440" from="1017" to="1018">
<condition id="11096">
<or_exp><and_exp><literal name="tmp_7_2_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10441" from="1017" to="1026">
<condition id="11097">
<or_exp><and_exp><literal name="tmp_7_2_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10442" from="1018" to="1019">
<condition id="11098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10443" from="1019" to="1020">
<condition id="11099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10444" from="1020" to="1021">
<condition id="11100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10445" from="1021" to="1022">
<condition id="11101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10446" from="1022" to="1023">
<condition id="11102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10447" from="1023" to="1024">
<condition id="11103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10448" from="1024" to="1025">
<condition id="11104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10449" from="1025" to="1026">
<condition id="11105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10450" from="1026" to="1027">
<condition id="11106">
<or_exp><and_exp><literal name="tmp_7_2_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10451" from="1026" to="1035">
<condition id="11107">
<or_exp><and_exp><literal name="tmp_7_2_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10452" from="1027" to="1028">
<condition id="11108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10453" from="1028" to="1029">
<condition id="11109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10454" from="1029" to="1030">
<condition id="11110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10455" from="1030" to="1031">
<condition id="11111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10456" from="1031" to="1032">
<condition id="11112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10457" from="1032" to="1033">
<condition id="11113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10458" from="1033" to="1034">
<condition id="11114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10459" from="1034" to="1035">
<condition id="11115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10460" from="1035" to="1036">
<condition id="11116">
<or_exp><and_exp><literal name="tmp_7_2_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10461" from="1035" to="1044">
<condition id="11117">
<or_exp><and_exp><literal name="tmp_7_2_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10462" from="1036" to="1037">
<condition id="11118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10463" from="1037" to="1038">
<condition id="11119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10464" from="1038" to="1039">
<condition id="11120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10465" from="1039" to="1040">
<condition id="11121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10466" from="1040" to="1041">
<condition id="11122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10467" from="1041" to="1042">
<condition id="11123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10468" from="1042" to="1043">
<condition id="11124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10469" from="1043" to="1044">
<condition id="11125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10470" from="1044" to="1045">
<condition id="11126">
<or_exp><and_exp><literal name="tmp_7_2_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10471" from="1044" to="1053">
<condition id="11127">
<or_exp><and_exp><literal name="tmp_7_2_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10472" from="1045" to="1046">
<condition id="11128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10473" from="1046" to="1047">
<condition id="11129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10474" from="1047" to="1048">
<condition id="11130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10475" from="1048" to="1049">
<condition id="11131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10476" from="1049" to="1050">
<condition id="11132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10477" from="1050" to="1051">
<condition id="11133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10478" from="1051" to="1052">
<condition id="11134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10479" from="1052" to="1053">
<condition id="11135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10480" from="1053" to="1054">
<condition id="11136">
<or_exp><and_exp><literal name="tmp_7_2_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10481" from="1053" to="1062">
<condition id="11137">
<or_exp><and_exp><literal name="tmp_7_2_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10482" from="1054" to="1055">
<condition id="11138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10483" from="1055" to="1056">
<condition id="11139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10484" from="1056" to="1057">
<condition id="11140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10485" from="1057" to="1058">
<condition id="11141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10486" from="1058" to="1059">
<condition id="11142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10487" from="1059" to="1060">
<condition id="11143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10488" from="1060" to="1061">
<condition id="11144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10489" from="1061" to="1062">
<condition id="11145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10490" from="1062" to="1063">
<condition id="11146">
<or_exp><and_exp><literal name="tmp_7_2_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10491" from="1062" to="1071">
<condition id="11147">
<or_exp><and_exp><literal name="tmp_7_2_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10492" from="1063" to="1064">
<condition id="11148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10493" from="1064" to="1065">
<condition id="11149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10494" from="1065" to="1066">
<condition id="11150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10495" from="1066" to="1067">
<condition id="11151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10496" from="1067" to="1068">
<condition id="11152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10497" from="1068" to="1069">
<condition id="11153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10498" from="1069" to="1070">
<condition id="11154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10499" from="1070" to="1071">
<condition id="11155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10500" from="1071" to="1072">
<condition id="11156">
<or_exp><and_exp><literal name="tmp_7_2_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10501" from="1071" to="1080">
<condition id="11157">
<or_exp><and_exp><literal name="tmp_7_2_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10502" from="1072" to="1073">
<condition id="11158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10503" from="1073" to="1074">
<condition id="11159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10504" from="1074" to="1075">
<condition id="11160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10505" from="1075" to="1076">
<condition id="11161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10506" from="1076" to="1077">
<condition id="11162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10507" from="1077" to="1078">
<condition id="11163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10508" from="1078" to="1079">
<condition id="11164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10509" from="1079" to="1080">
<condition id="11165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10510" from="1080" to="1081">
<condition id="11166">
<or_exp><and_exp><literal name="tmp_7_2_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10511" from="1080" to="1089">
<condition id="11167">
<or_exp><and_exp><literal name="tmp_7_2_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10512" from="1081" to="1082">
<condition id="11168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10513" from="1082" to="1083">
<condition id="11169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10514" from="1083" to="1084">
<condition id="11170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10515" from="1084" to="1085">
<condition id="11171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10516" from="1085" to="1086">
<condition id="11172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10517" from="1086" to="1087">
<condition id="11173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10518" from="1087" to="1088">
<condition id="11174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10519" from="1088" to="1089">
<condition id="11175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10520" from="1089" to="1090">
<condition id="11176">
<or_exp><and_exp><literal name="tmp_7_2_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10521" from="1089" to="1098">
<condition id="11177">
<or_exp><and_exp><literal name="tmp_7_2_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10522" from="1090" to="1091">
<condition id="11178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10523" from="1091" to="1092">
<condition id="11179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10524" from="1092" to="1093">
<condition id="11180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10525" from="1093" to="1094">
<condition id="11181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10526" from="1094" to="1095">
<condition id="11182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10527" from="1095" to="1096">
<condition id="11183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10528" from="1096" to="1097">
<condition id="11184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10529" from="1097" to="1098">
<condition id="11185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10530" from="1098" to="1099">
<condition id="11186">
<or_exp><and_exp><literal name="tmp_7_2_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10531" from="1098" to="1107">
<condition id="11187">
<or_exp><and_exp><literal name="tmp_7_2_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10532" from="1099" to="1100">
<condition id="11188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10533" from="1100" to="1101">
<condition id="11189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10534" from="1101" to="1102">
<condition id="11190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10535" from="1102" to="1103">
<condition id="11191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10536" from="1103" to="1104">
<condition id="11192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10537" from="1104" to="1105">
<condition id="11193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10538" from="1105" to="1106">
<condition id="11194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10539" from="1106" to="1107">
<condition id="11195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10540" from="1107" to="1108">
<condition id="11196">
<or_exp><and_exp><literal name="tmp_7_2_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10541" from="1107" to="1116">
<condition id="11197">
<or_exp><and_exp><literal name="tmp_7_2_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10542" from="1108" to="1109">
<condition id="11198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10543" from="1109" to="1110">
<condition id="11199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10544" from="1110" to="1111">
<condition id="11200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10545" from="1111" to="1112">
<condition id="11201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10546" from="1112" to="1113">
<condition id="11202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10547" from="1113" to="1114">
<condition id="11203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10548" from="1114" to="1115">
<condition id="11204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10549" from="1115" to="1116">
<condition id="11205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10550" from="1116" to="1117">
<condition id="11206">
<or_exp><and_exp><literal name="tmp_7_2_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10551" from="1116" to="1125">
<condition id="11207">
<or_exp><and_exp><literal name="tmp_7_2_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10552" from="1117" to="1118">
<condition id="11208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10553" from="1118" to="1119">
<condition id="11209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10554" from="1119" to="1120">
<condition id="11210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10555" from="1120" to="1121">
<condition id="11211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10556" from="1121" to="1122">
<condition id="11212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10557" from="1122" to="1123">
<condition id="11213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10558" from="1123" to="1124">
<condition id="11214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10559" from="1124" to="1125">
<condition id="11215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10560" from="1125" to="1126">
<condition id="11216">
<or_exp><and_exp><literal name="tmp_7_2_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10561" from="1125" to="1134">
<condition id="11217">
<or_exp><and_exp><literal name="tmp_7_2_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10562" from="1126" to="1127">
<condition id="11218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10563" from="1127" to="1128">
<condition id="11219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10564" from="1128" to="1129">
<condition id="11220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10565" from="1129" to="1130">
<condition id="11221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10566" from="1130" to="1131">
<condition id="11222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10567" from="1131" to="1132">
<condition id="11223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10568" from="1132" to="1133">
<condition id="11224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10569" from="1133" to="1134">
<condition id="11225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10570" from="1134" to="1135">
<condition id="11226">
<or_exp><and_exp><literal name="tmp_7_2_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10571" from="1134" to="1143">
<condition id="11227">
<or_exp><and_exp><literal name="tmp_7_2_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10572" from="1135" to="1136">
<condition id="11228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10573" from="1136" to="1137">
<condition id="11229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10574" from="1137" to="1138">
<condition id="11230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10575" from="1138" to="1139">
<condition id="11231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10576" from="1139" to="1140">
<condition id="11232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10577" from="1140" to="1141">
<condition id="11233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10578" from="1141" to="1142">
<condition id="11234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10579" from="1142" to="1143">
<condition id="11235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10580" from="1143" to="1144">
<condition id="11236">
<or_exp><and_exp><literal name="tmp_7_2_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10581" from="1143" to="1152">
<condition id="11237">
<or_exp><and_exp><literal name="tmp_7_2_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10582" from="1144" to="1145">
<condition id="11238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10583" from="1145" to="1146">
<condition id="11239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10584" from="1146" to="1147">
<condition id="11240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10585" from="1147" to="1148">
<condition id="11241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10586" from="1148" to="1149">
<condition id="11242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10587" from="1149" to="1150">
<condition id="11243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10588" from="1150" to="1151">
<condition id="11244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10589" from="1151" to="1152">
<condition id="11245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10590" from="1152" to="1153">
<condition id="11246">
<or_exp><and_exp><literal name="tmp_7_2_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10591" from="1152" to="1161">
<condition id="11247">
<or_exp><and_exp><literal name="tmp_7_2_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10592" from="1153" to="1154">
<condition id="11248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10593" from="1154" to="1155">
<condition id="11249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10594" from="1155" to="1156">
<condition id="11250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10595" from="1156" to="1157">
<condition id="11251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10596" from="1157" to="1158">
<condition id="11252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10597" from="1158" to="1159">
<condition id="11253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10598" from="1159" to="1160">
<condition id="11254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10599" from="1160" to="1161">
<condition id="11255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10600" from="1161" to="1162">
<condition id="11256">
<or_exp><and_exp><literal name="tmp_7_2_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10601" from="1161" to="1170">
<condition id="11257">
<or_exp><and_exp><literal name="tmp_7_2_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10602" from="1162" to="1163">
<condition id="11258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10603" from="1163" to="1164">
<condition id="11259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10604" from="1164" to="1165">
<condition id="11260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10605" from="1165" to="1166">
<condition id="11261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10606" from="1166" to="1167">
<condition id="11262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10607" from="1167" to="1168">
<condition id="11263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10608" from="1168" to="1169">
<condition id="11264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10609" from="1169" to="1170">
<condition id="11265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10610" from="1170" to="1171">
<condition id="11266">
<or_exp><and_exp><literal name="tmp_7_2_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10611" from="1170" to="1179">
<condition id="11267">
<or_exp><and_exp><literal name="tmp_7_2_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10612" from="1171" to="1172">
<condition id="11268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10613" from="1172" to="1173">
<condition id="11269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10614" from="1173" to="1174">
<condition id="11270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10615" from="1174" to="1175">
<condition id="11271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10616" from="1175" to="1176">
<condition id="11272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10617" from="1176" to="1177">
<condition id="11273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10618" from="1177" to="1178">
<condition id="11274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10619" from="1178" to="1179">
<condition id="11275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10620" from="1179" to="1180">
<condition id="11276">
<or_exp><and_exp><literal name="tmp_7_2_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10621" from="1179" to="1188">
<condition id="11277">
<or_exp><and_exp><literal name="tmp_7_2_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10622" from="1180" to="1181">
<condition id="11278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10623" from="1181" to="1182">
<condition id="11279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10624" from="1182" to="1183">
<condition id="11280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10625" from="1183" to="1184">
<condition id="11281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10626" from="1184" to="1185">
<condition id="11282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10627" from="1185" to="1186">
<condition id="11283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10628" from="1186" to="1187">
<condition id="11284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10629" from="1187" to="1188">
<condition id="11285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10630" from="1188" to="1189">
<condition id="11286">
<or_exp><and_exp><literal name="tmp_7_2_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10631" from="1188" to="1197">
<condition id="11287">
<or_exp><and_exp><literal name="tmp_7_2_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10632" from="1189" to="1190">
<condition id="11288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10633" from="1190" to="1191">
<condition id="11289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10634" from="1191" to="1192">
<condition id="11290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10635" from="1192" to="1193">
<condition id="11291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10636" from="1193" to="1194">
<condition id="11292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10637" from="1194" to="1195">
<condition id="11293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10638" from="1195" to="1196">
<condition id="11294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10639" from="1196" to="1197">
<condition id="11295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10640" from="1197" to="1198">
<condition id="11296">
<or_exp><and_exp><literal name="tmp_7_2_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10641" from="1197" to="1206">
<condition id="11297">
<or_exp><and_exp><literal name="tmp_7_2_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10642" from="1198" to="1199">
<condition id="11298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10643" from="1199" to="1200">
<condition id="11299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10644" from="1200" to="1201">
<condition id="11300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10645" from="1201" to="1202">
<condition id="11301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10646" from="1202" to="1203">
<condition id="11302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10647" from="1203" to="1204">
<condition id="11303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10648" from="1204" to="1205">
<condition id="11304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10649" from="1205" to="1206">
<condition id="11305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10650" from="1206" to="1207">
<condition id="11306">
<or_exp><and_exp><literal name="tmp_7_2_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10651" from="1206" to="1215">
<condition id="11307">
<or_exp><and_exp><literal name="tmp_7_2_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10652" from="1207" to="1208">
<condition id="11308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10653" from="1208" to="1209">
<condition id="11309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10654" from="1209" to="1210">
<condition id="11310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10655" from="1210" to="1211">
<condition id="11311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10656" from="1211" to="1212">
<condition id="11312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10657" from="1212" to="1213">
<condition id="11313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10658" from="1213" to="1214">
<condition id="11314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10659" from="1214" to="1215">
<condition id="11315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10660" from="1215" to="1216">
<condition id="11316">
<or_exp><and_exp><literal name="tmp_7_2_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10661" from="1215" to="1224">
<condition id="11317">
<or_exp><and_exp><literal name="tmp_7_2_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10662" from="1216" to="1217">
<condition id="11318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10663" from="1217" to="1218">
<condition id="11319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10664" from="1218" to="1219">
<condition id="11320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10665" from="1219" to="1220">
<condition id="11321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10666" from="1220" to="1221">
<condition id="11322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10667" from="1221" to="1222">
<condition id="11323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10668" from="1222" to="1223">
<condition id="11324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10669" from="1223" to="1224">
<condition id="11325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10670" from="1224" to="1225">
<condition id="11326">
<or_exp><and_exp><literal name="tmp_7_2_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10671" from="1224" to="1233">
<condition id="11327">
<or_exp><and_exp><literal name="tmp_7_2_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10672" from="1225" to="1226">
<condition id="11328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10673" from="1226" to="1227">
<condition id="11329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10674" from="1227" to="1228">
<condition id="11330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10675" from="1228" to="1229">
<condition id="11331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10676" from="1229" to="1230">
<condition id="11332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10677" from="1230" to="1231">
<condition id="11333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10678" from="1231" to="1232">
<condition id="11334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10679" from="1232" to="1233">
<condition id="11335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10680" from="1233" to="1234">
<condition id="11336">
<or_exp><and_exp><literal name="tmp_7_2_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10681" from="1233" to="1242">
<condition id="11337">
<or_exp><and_exp><literal name="tmp_7_2_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10682" from="1234" to="1235">
<condition id="11338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10683" from="1235" to="1236">
<condition id="11339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10684" from="1236" to="1237">
<condition id="11340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10685" from="1237" to="1238">
<condition id="11341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10686" from="1238" to="1239">
<condition id="11342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10687" from="1239" to="1240">
<condition id="11343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10688" from="1240" to="1241">
<condition id="11344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10689" from="1241" to="1242">
<condition id="11345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10690" from="1242" to="1243">
<condition id="11346">
<or_exp><and_exp><literal name="tmp_7_2_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10691" from="1242" to="1251">
<condition id="11347">
<or_exp><and_exp><literal name="tmp_7_2_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10692" from="1243" to="1244">
<condition id="11348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10693" from="1244" to="1245">
<condition id="11349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10694" from="1245" to="1246">
<condition id="11350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10695" from="1246" to="1247">
<condition id="11351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10696" from="1247" to="1248">
<condition id="11352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10697" from="1248" to="1249">
<condition id="11353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10698" from="1249" to="1250">
<condition id="11354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10699" from="1250" to="1251">
<condition id="11355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10700" from="1251" to="1252">
<condition id="11356">
<or_exp><and_exp><literal name="tmp_7_2_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10701" from="1251" to="1260">
<condition id="11357">
<or_exp><and_exp><literal name="tmp_7_2_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10702" from="1252" to="1253">
<condition id="11358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10703" from="1253" to="1254">
<condition id="11359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10704" from="1254" to="1255">
<condition id="11360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10705" from="1255" to="1256">
<condition id="11361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10706" from="1256" to="1257">
<condition id="11362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10707" from="1257" to="1258">
<condition id="11363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10708" from="1258" to="1259">
<condition id="11364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10709" from="1259" to="1260">
<condition id="11365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10710" from="1260" to="1261">
<condition id="11366">
<or_exp><and_exp><literal name="tmp_7_2_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10711" from="1260" to="1269">
<condition id="11367">
<or_exp><and_exp><literal name="tmp_7_2_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10712" from="1261" to="1262">
<condition id="11368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10713" from="1262" to="1263">
<condition id="11369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10714" from="1263" to="1264">
<condition id="11370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10715" from="1264" to="1265">
<condition id="11371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10716" from="1265" to="1266">
<condition id="11372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10717" from="1266" to="1267">
<condition id="11373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10718" from="1267" to="1268">
<condition id="11374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10719" from="1268" to="1269">
<condition id="11375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10720" from="1269" to="1270">
<condition id="11376">
<or_exp><and_exp><literal name="tmp_7_2_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10721" from="1269" to="1278">
<condition id="11377">
<or_exp><and_exp><literal name="tmp_7_2_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10722" from="1270" to="1271">
<condition id="11378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10723" from="1271" to="1272">
<condition id="11379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10724" from="1272" to="1273">
<condition id="11380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10725" from="1273" to="1274">
<condition id="11381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10726" from="1274" to="1275">
<condition id="11382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10727" from="1275" to="1276">
<condition id="11383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10728" from="1276" to="1277">
<condition id="11384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10729" from="1277" to="1278">
<condition id="11385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10730" from="1278" to="1279">
<condition id="11386">
<or_exp><and_exp><literal name="tmp_7_2_41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10731" from="1278" to="1287">
<condition id="11387">
<or_exp><and_exp><literal name="tmp_7_2_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10732" from="1279" to="1280">
<condition id="11388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10733" from="1280" to="1281">
<condition id="11389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10734" from="1281" to="1282">
<condition id="11390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10735" from="1282" to="1283">
<condition id="11391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10736" from="1283" to="1284">
<condition id="11392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10737" from="1284" to="1285">
<condition id="11393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10738" from="1285" to="1286">
<condition id="11394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10739" from="1286" to="1287">
<condition id="11395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10740" from="1287" to="1288">
<condition id="11396">
<or_exp><and_exp><literal name="tmp_7_2_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10741" from="1287" to="1296">
<condition id="11397">
<or_exp><and_exp><literal name="tmp_7_2_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10742" from="1288" to="1289">
<condition id="11398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10743" from="1289" to="1290">
<condition id="11399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10744" from="1290" to="1291">
<condition id="11400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10745" from="1291" to="1292">
<condition id="11401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10746" from="1292" to="1293">
<condition id="11402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10747" from="1293" to="1294">
<condition id="11403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10748" from="1294" to="1295">
<condition id="11404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10749" from="1295" to="1296">
<condition id="11405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10750" from="1296" to="1297">
<condition id="11406">
<or_exp><and_exp><literal name="tmp_7_2_43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10751" from="1296" to="1305">
<condition id="11407">
<or_exp><and_exp><literal name="tmp_7_2_43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10752" from="1297" to="1298">
<condition id="11408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10753" from="1298" to="1299">
<condition id="11409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10754" from="1299" to="1300">
<condition id="11410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10755" from="1300" to="1301">
<condition id="11411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10756" from="1301" to="1302">
<condition id="11412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10757" from="1302" to="1303">
<condition id="11413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10758" from="1303" to="1304">
<condition id="11414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10759" from="1304" to="1305">
<condition id="11415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10760" from="1305" to="1306">
<condition id="11416">
<or_exp><and_exp><literal name="tmp_7_2_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10761" from="1305" to="1314">
<condition id="11417">
<or_exp><and_exp><literal name="tmp_7_2_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10762" from="1306" to="1307">
<condition id="11418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10763" from="1307" to="1308">
<condition id="11419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10764" from="1308" to="1309">
<condition id="11420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10765" from="1309" to="1310">
<condition id="11421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10766" from="1310" to="1311">
<condition id="11422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10767" from="1311" to="1312">
<condition id="11423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10768" from="1312" to="1313">
<condition id="11424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10769" from="1313" to="1314">
<condition id="11425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10770" from="1314" to="1315">
<condition id="11426">
<or_exp><and_exp><literal name="tmp_7_2_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10771" from="1314" to="1323">
<condition id="11427">
<or_exp><and_exp><literal name="tmp_7_2_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10772" from="1315" to="1316">
<condition id="11428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10773" from="1316" to="1317">
<condition id="11429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10774" from="1317" to="1318">
<condition id="11430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10775" from="1318" to="1319">
<condition id="11431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10776" from="1319" to="1320">
<condition id="11432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10777" from="1320" to="1321">
<condition id="11433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10778" from="1321" to="1322">
<condition id="11434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10779" from="1322" to="1323">
<condition id="11435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10780" from="1323" to="1324">
<condition id="11436">
<or_exp><and_exp><literal name="tmp_7_2_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10781" from="1323" to="1332">
<condition id="11437">
<or_exp><and_exp><literal name="tmp_7_2_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10782" from="1324" to="1325">
<condition id="11438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10783" from="1325" to="1326">
<condition id="11439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10784" from="1326" to="1327">
<condition id="11440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10785" from="1327" to="1328">
<condition id="11441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10786" from="1328" to="1329">
<condition id="11442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10787" from="1329" to="1330">
<condition id="11443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10788" from="1330" to="1331">
<condition id="11444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10789" from="1331" to="1332">
<condition id="11445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10790" from="1332" to="1333">
<condition id="11446">
<or_exp><and_exp><literal name="tmp_7_2_47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10791" from="1332" to="1341">
<condition id="11447">
<or_exp><and_exp><literal name="tmp_7_2_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10792" from="1333" to="1334">
<condition id="11448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10793" from="1334" to="1335">
<condition id="11449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10794" from="1335" to="1336">
<condition id="11450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10795" from="1336" to="1337">
<condition id="11451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10796" from="1337" to="1338">
<condition id="11452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10797" from="1338" to="1339">
<condition id="11453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10798" from="1339" to="1340">
<condition id="11454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10799" from="1340" to="1341">
<condition id="11455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10800" from="1341" to="1342">
<condition id="11456">
<or_exp><and_exp><literal name="tmp_7_2_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10801" from="1341" to="1350">
<condition id="11457">
<or_exp><and_exp><literal name="tmp_7_2_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10802" from="1342" to="1343">
<condition id="11458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10803" from="1343" to="1344">
<condition id="11459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10804" from="1344" to="1345">
<condition id="11460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10805" from="1345" to="1346">
<condition id="11461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10806" from="1346" to="1347">
<condition id="11462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10807" from="1347" to="1348">
<condition id="11463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10808" from="1348" to="1349">
<condition id="11464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10809" from="1349" to="1350">
<condition id="11465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10810" from="1350" to="902">
<condition id="11467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10813" from="1351" to="1352">
<condition id="11471">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10814" from="1351" to="1359">
<condition id="11472">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11314" from="1351" to="1800">
<condition id="11973">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10816" from="1352" to="1353">
<condition id="11474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10817" from="1353" to="1354">
<condition id="11475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10818" from="1354" to="1355">
<condition id="11476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10819" from="1355" to="1356">
<condition id="11477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10820" from="1356" to="1357">
<condition id="11478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10821" from="1357" to="1358">
<condition id="11479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10822" from="1358" to="1359">
<condition id="11480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10823" from="1359" to="1360">
<condition id="11481">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10824" from="1359" to="1367">
<condition id="11482">
<or_exp><and_exp><literal name="tmp_7_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10826" from="1360" to="1361">
<condition id="11484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10827" from="1361" to="1362">
<condition id="11485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10828" from="1362" to="1363">
<condition id="11486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10829" from="1363" to="1364">
<condition id="11487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10830" from="1364" to="1365">
<condition id="11488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10831" from="1365" to="1366">
<condition id="11489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10832" from="1366" to="1367">
<condition id="11490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10833" from="1367" to="1368">
<condition id="11491">
<or_exp><and_exp><literal name="tmp_7_3_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10834" from="1367" to="1376">
<condition id="11492">
<or_exp><and_exp><literal name="tmp_7_3_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10835" from="1368" to="1369">
<condition id="11493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10836" from="1369" to="1370">
<condition id="11494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10837" from="1370" to="1371">
<condition id="11495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10838" from="1371" to="1372">
<condition id="11496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10839" from="1372" to="1373">
<condition id="11497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10840" from="1373" to="1374">
<condition id="11498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10841" from="1374" to="1375">
<condition id="11499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10842" from="1375" to="1376">
<condition id="11500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10843" from="1376" to="1377">
<condition id="11501">
<or_exp><and_exp><literal name="tmp_7_3_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10844" from="1376" to="1385">
<condition id="11502">
<or_exp><and_exp><literal name="tmp_7_3_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10845" from="1377" to="1378">
<condition id="11503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10846" from="1378" to="1379">
<condition id="11504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10847" from="1379" to="1380">
<condition id="11505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10848" from="1380" to="1381">
<condition id="11506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10849" from="1381" to="1382">
<condition id="11507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10850" from="1382" to="1383">
<condition id="11508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10851" from="1383" to="1384">
<condition id="11509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10852" from="1384" to="1385">
<condition id="11510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10853" from="1385" to="1386">
<condition id="11511">
<or_exp><and_exp><literal name="tmp_7_3_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10854" from="1385" to="1394">
<condition id="11512">
<or_exp><and_exp><literal name="tmp_7_3_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10855" from="1386" to="1387">
<condition id="11513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10856" from="1387" to="1388">
<condition id="11514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10857" from="1388" to="1389">
<condition id="11515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10858" from="1389" to="1390">
<condition id="11516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10859" from="1390" to="1391">
<condition id="11517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10860" from="1391" to="1392">
<condition id="11518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10861" from="1392" to="1393">
<condition id="11519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10862" from="1393" to="1394">
<condition id="11520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10863" from="1394" to="1395">
<condition id="11521">
<or_exp><and_exp><literal name="tmp_7_3_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10864" from="1394" to="1403">
<condition id="11522">
<or_exp><and_exp><literal name="tmp_7_3_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10865" from="1395" to="1396">
<condition id="11523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10866" from="1396" to="1397">
<condition id="11524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10867" from="1397" to="1398">
<condition id="11525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10868" from="1398" to="1399">
<condition id="11526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10869" from="1399" to="1400">
<condition id="11527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10870" from="1400" to="1401">
<condition id="11528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10871" from="1401" to="1402">
<condition id="11529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10872" from="1402" to="1403">
<condition id="11530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10873" from="1403" to="1404">
<condition id="11531">
<or_exp><and_exp><literal name="tmp_7_3_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10874" from="1403" to="1412">
<condition id="11532">
<or_exp><and_exp><literal name="tmp_7_3_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10875" from="1404" to="1405">
<condition id="11533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10876" from="1405" to="1406">
<condition id="11534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10877" from="1406" to="1407">
<condition id="11535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10878" from="1407" to="1408">
<condition id="11536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10879" from="1408" to="1409">
<condition id="11537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10880" from="1409" to="1410">
<condition id="11538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10881" from="1410" to="1411">
<condition id="11539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10882" from="1411" to="1412">
<condition id="11540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10883" from="1412" to="1413">
<condition id="11541">
<or_exp><and_exp><literal name="tmp_7_3_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10884" from="1412" to="1421">
<condition id="11542">
<or_exp><and_exp><literal name="tmp_7_3_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10885" from="1413" to="1414">
<condition id="11543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10886" from="1414" to="1415">
<condition id="11544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10887" from="1415" to="1416">
<condition id="11545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10888" from="1416" to="1417">
<condition id="11546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10889" from="1417" to="1418">
<condition id="11547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10890" from="1418" to="1419">
<condition id="11548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10891" from="1419" to="1420">
<condition id="11549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10892" from="1420" to="1421">
<condition id="11550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10893" from="1421" to="1422">
<condition id="11551">
<or_exp><and_exp><literal name="tmp_7_3_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10894" from="1421" to="1430">
<condition id="11552">
<or_exp><and_exp><literal name="tmp_7_3_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10895" from="1422" to="1423">
<condition id="11553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10896" from="1423" to="1424">
<condition id="11554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10897" from="1424" to="1425">
<condition id="11555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10898" from="1425" to="1426">
<condition id="11556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10899" from="1426" to="1427">
<condition id="11557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10900" from="1427" to="1428">
<condition id="11558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10901" from="1428" to="1429">
<condition id="11559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10902" from="1429" to="1430">
<condition id="11560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10903" from="1430" to="1431">
<condition id="11561">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10904" from="1430" to="1439">
<condition id="11562">
<or_exp><and_exp><literal name="tmp_7_3_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10905" from="1431" to="1432">
<condition id="11563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10906" from="1432" to="1433">
<condition id="11564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10907" from="1433" to="1434">
<condition id="11565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10908" from="1434" to="1435">
<condition id="11566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10909" from="1435" to="1436">
<condition id="11567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10910" from="1436" to="1437">
<condition id="11568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10911" from="1437" to="1438">
<condition id="11569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10912" from="1438" to="1439">
<condition id="11570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10913" from="1439" to="1440">
<condition id="11571">
<or_exp><and_exp><literal name="tmp_7_3_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10914" from="1439" to="1448">
<condition id="11572">
<or_exp><and_exp><literal name="tmp_7_3_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10915" from="1440" to="1441">
<condition id="11573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10916" from="1441" to="1442">
<condition id="11574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10917" from="1442" to="1443">
<condition id="11575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10918" from="1443" to="1444">
<condition id="11576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10919" from="1444" to="1445">
<condition id="11577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10920" from="1445" to="1446">
<condition id="11578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10921" from="1446" to="1447">
<condition id="11579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10922" from="1447" to="1448">
<condition id="11580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10923" from="1448" to="1449">
<condition id="11581">
<or_exp><and_exp><literal name="tmp_7_3_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10924" from="1448" to="1457">
<condition id="11582">
<or_exp><and_exp><literal name="tmp_7_3_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10925" from="1449" to="1450">
<condition id="11583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10926" from="1450" to="1451">
<condition id="11584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10927" from="1451" to="1452">
<condition id="11585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10928" from="1452" to="1453">
<condition id="11586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10929" from="1453" to="1454">
<condition id="11587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10930" from="1454" to="1455">
<condition id="11588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10931" from="1455" to="1456">
<condition id="11589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10932" from="1456" to="1457">
<condition id="11590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10933" from="1457" to="1458">
<condition id="11591">
<or_exp><and_exp><literal name="tmp_7_3_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10934" from="1457" to="1466">
<condition id="11592">
<or_exp><and_exp><literal name="tmp_7_3_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10935" from="1458" to="1459">
<condition id="11593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10936" from="1459" to="1460">
<condition id="11594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10937" from="1460" to="1461">
<condition id="11595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10938" from="1461" to="1462">
<condition id="11596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10939" from="1462" to="1463">
<condition id="11597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10940" from="1463" to="1464">
<condition id="11598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10941" from="1464" to="1465">
<condition id="11599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10942" from="1465" to="1466">
<condition id="11600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10943" from="1466" to="1467">
<condition id="11601">
<or_exp><and_exp><literal name="tmp_7_3_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10944" from="1466" to="1475">
<condition id="11602">
<or_exp><and_exp><literal name="tmp_7_3_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10945" from="1467" to="1468">
<condition id="11603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10946" from="1468" to="1469">
<condition id="11604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10947" from="1469" to="1470">
<condition id="11605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10948" from="1470" to="1471">
<condition id="11606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10949" from="1471" to="1472">
<condition id="11607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10950" from="1472" to="1473">
<condition id="11608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10951" from="1473" to="1474">
<condition id="11609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10952" from="1474" to="1475">
<condition id="11610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10953" from="1475" to="1476">
<condition id="11611">
<or_exp><and_exp><literal name="tmp_7_3_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10954" from="1475" to="1484">
<condition id="11612">
<or_exp><and_exp><literal name="tmp_7_3_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10955" from="1476" to="1477">
<condition id="11613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10956" from="1477" to="1478">
<condition id="11614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10957" from="1478" to="1479">
<condition id="11615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10958" from="1479" to="1480">
<condition id="11616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10959" from="1480" to="1481">
<condition id="11617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10960" from="1481" to="1482">
<condition id="11618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10961" from="1482" to="1483">
<condition id="11619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10962" from="1483" to="1484">
<condition id="11620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10963" from="1484" to="1485">
<condition id="11621">
<or_exp><and_exp><literal name="tmp_7_3_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10964" from="1484" to="1493">
<condition id="11622">
<or_exp><and_exp><literal name="tmp_7_3_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10965" from="1485" to="1486">
<condition id="11623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10966" from="1486" to="1487">
<condition id="11624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10967" from="1487" to="1488">
<condition id="11625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10968" from="1488" to="1489">
<condition id="11626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10969" from="1489" to="1490">
<condition id="11627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10970" from="1490" to="1491">
<condition id="11628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10971" from="1491" to="1492">
<condition id="11629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10972" from="1492" to="1493">
<condition id="11630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10973" from="1493" to="1494">
<condition id="11631">
<or_exp><and_exp><literal name="tmp_7_3_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10974" from="1493" to="1502">
<condition id="11632">
<or_exp><and_exp><literal name="tmp_7_3_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10975" from="1494" to="1495">
<condition id="11633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10976" from="1495" to="1496">
<condition id="11634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10977" from="1496" to="1497">
<condition id="11635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10978" from="1497" to="1498">
<condition id="11636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10979" from="1498" to="1499">
<condition id="11637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10980" from="1499" to="1500">
<condition id="11638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10981" from="1500" to="1501">
<condition id="11639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10982" from="1501" to="1502">
<condition id="11640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10983" from="1502" to="1503">
<condition id="11641">
<or_exp><and_exp><literal name="tmp_7_3_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10984" from="1502" to="1511">
<condition id="11642">
<or_exp><and_exp><literal name="tmp_7_3_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10985" from="1503" to="1504">
<condition id="11643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10986" from="1504" to="1505">
<condition id="11644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10987" from="1505" to="1506">
<condition id="11645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10988" from="1506" to="1507">
<condition id="11646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10989" from="1507" to="1508">
<condition id="11647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10990" from="1508" to="1509">
<condition id="11648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10991" from="1509" to="1510">
<condition id="11649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10992" from="1510" to="1511">
<condition id="11650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10993" from="1511" to="1512">
<condition id="11651">
<or_exp><and_exp><literal name="tmp_7_3_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10994" from="1511" to="1520">
<condition id="11652">
<or_exp><and_exp><literal name="tmp_7_3_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10995" from="1512" to="1513">
<condition id="11653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10996" from="1513" to="1514">
<condition id="11654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10997" from="1514" to="1515">
<condition id="11655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10998" from="1515" to="1516">
<condition id="11656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10999" from="1516" to="1517">
<condition id="11657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11000" from="1517" to="1518">
<condition id="11658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11001" from="1518" to="1519">
<condition id="11659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11002" from="1519" to="1520">
<condition id="11660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11003" from="1520" to="1521">
<condition id="11661">
<or_exp><and_exp><literal name="tmp_7_3_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11004" from="1520" to="1529">
<condition id="11662">
<or_exp><and_exp><literal name="tmp_7_3_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11005" from="1521" to="1522">
<condition id="11663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11006" from="1522" to="1523">
<condition id="11664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11007" from="1523" to="1524">
<condition id="11665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11008" from="1524" to="1525">
<condition id="11666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11009" from="1525" to="1526">
<condition id="11667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11010" from="1526" to="1527">
<condition id="11668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11011" from="1527" to="1528">
<condition id="11669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11012" from="1528" to="1529">
<condition id="11670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11013" from="1529" to="1530">
<condition id="11671">
<or_exp><and_exp><literal name="tmp_7_3_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11014" from="1529" to="1538">
<condition id="11672">
<or_exp><and_exp><literal name="tmp_7_3_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11015" from="1530" to="1531">
<condition id="11673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11016" from="1531" to="1532">
<condition id="11674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11017" from="1532" to="1533">
<condition id="11675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11018" from="1533" to="1534">
<condition id="11676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11019" from="1534" to="1535">
<condition id="11677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11020" from="1535" to="1536">
<condition id="11678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11021" from="1536" to="1537">
<condition id="11679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11022" from="1537" to="1538">
<condition id="11680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11023" from="1538" to="1539">
<condition id="11681">
<or_exp><and_exp><literal name="tmp_7_3_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11024" from="1538" to="1547">
<condition id="11682">
<or_exp><and_exp><literal name="tmp_7_3_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11025" from="1539" to="1540">
<condition id="11683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11026" from="1540" to="1541">
<condition id="11684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11027" from="1541" to="1542">
<condition id="11685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11028" from="1542" to="1543">
<condition id="11686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11029" from="1543" to="1544">
<condition id="11687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11030" from="1544" to="1545">
<condition id="11688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11031" from="1545" to="1546">
<condition id="11689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11032" from="1546" to="1547">
<condition id="11690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11033" from="1547" to="1548">
<condition id="11691">
<or_exp><and_exp><literal name="tmp_7_3_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11034" from="1547" to="1556">
<condition id="11692">
<or_exp><and_exp><literal name="tmp_7_3_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11035" from="1548" to="1549">
<condition id="11693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11036" from="1549" to="1550">
<condition id="11694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11037" from="1550" to="1551">
<condition id="11695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11038" from="1551" to="1552">
<condition id="11696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11039" from="1552" to="1553">
<condition id="11697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11040" from="1553" to="1554">
<condition id="11698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11041" from="1554" to="1555">
<condition id="11699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11042" from="1555" to="1556">
<condition id="11700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11043" from="1556" to="1557">
<condition id="11701">
<or_exp><and_exp><literal name="tmp_7_3_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11044" from="1556" to="1565">
<condition id="11702">
<or_exp><and_exp><literal name="tmp_7_3_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11045" from="1557" to="1558">
<condition id="11703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11046" from="1558" to="1559">
<condition id="11704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11047" from="1559" to="1560">
<condition id="11705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11048" from="1560" to="1561">
<condition id="11706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11049" from="1561" to="1562">
<condition id="11707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11050" from="1562" to="1563">
<condition id="11708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11051" from="1563" to="1564">
<condition id="11709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11052" from="1564" to="1565">
<condition id="11710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11053" from="1565" to="1566">
<condition id="11711">
<or_exp><and_exp><literal name="tmp_7_3_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11054" from="1565" to="1574">
<condition id="11712">
<or_exp><and_exp><literal name="tmp_7_3_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11055" from="1566" to="1567">
<condition id="11713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11056" from="1567" to="1568">
<condition id="11714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11057" from="1568" to="1569">
<condition id="11715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11058" from="1569" to="1570">
<condition id="11716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11059" from="1570" to="1571">
<condition id="11717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11060" from="1571" to="1572">
<condition id="11718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11061" from="1572" to="1573">
<condition id="11719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11062" from="1573" to="1574">
<condition id="11720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11063" from="1574" to="1575">
<condition id="11721">
<or_exp><and_exp><literal name="tmp_7_3_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11064" from="1574" to="1583">
<condition id="11722">
<or_exp><and_exp><literal name="tmp_7_3_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11065" from="1575" to="1576">
<condition id="11723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11066" from="1576" to="1577">
<condition id="11724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11067" from="1577" to="1578">
<condition id="11725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11068" from="1578" to="1579">
<condition id="11726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11069" from="1579" to="1580">
<condition id="11727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11070" from="1580" to="1581">
<condition id="11728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11071" from="1581" to="1582">
<condition id="11729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11072" from="1582" to="1583">
<condition id="11730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11073" from="1583" to="1584">
<condition id="11731">
<or_exp><and_exp><literal name="tmp_7_3_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11074" from="1583" to="1592">
<condition id="11732">
<or_exp><and_exp><literal name="tmp_7_3_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11075" from="1584" to="1585">
<condition id="11733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11076" from="1585" to="1586">
<condition id="11734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11077" from="1586" to="1587">
<condition id="11735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11078" from="1587" to="1588">
<condition id="11736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11079" from="1588" to="1589">
<condition id="11737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11080" from="1589" to="1590">
<condition id="11738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11081" from="1590" to="1591">
<condition id="11739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11082" from="1591" to="1592">
<condition id="11740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11083" from="1592" to="1593">
<condition id="11741">
<or_exp><and_exp><literal name="tmp_7_3_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11084" from="1592" to="1601">
<condition id="11742">
<or_exp><and_exp><literal name="tmp_7_3_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11085" from="1593" to="1594">
<condition id="11743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11086" from="1594" to="1595">
<condition id="11744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11087" from="1595" to="1596">
<condition id="11745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11088" from="1596" to="1597">
<condition id="11746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11089" from="1597" to="1598">
<condition id="11747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11090" from="1598" to="1599">
<condition id="11748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11091" from="1599" to="1600">
<condition id="11749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11092" from="1600" to="1601">
<condition id="11750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11093" from="1601" to="1602">
<condition id="11751">
<or_exp><and_exp><literal name="tmp_7_3_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11094" from="1601" to="1610">
<condition id="11752">
<or_exp><and_exp><literal name="tmp_7_3_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11095" from="1602" to="1603">
<condition id="11753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11096" from="1603" to="1604">
<condition id="11754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11097" from="1604" to="1605">
<condition id="11755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11098" from="1605" to="1606">
<condition id="11756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11099" from="1606" to="1607">
<condition id="11757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11100" from="1607" to="1608">
<condition id="11758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11101" from="1608" to="1609">
<condition id="11759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11102" from="1609" to="1610">
<condition id="11760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11103" from="1610" to="1611">
<condition id="11761">
<or_exp><and_exp><literal name="tmp_7_3_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11104" from="1610" to="1619">
<condition id="11762">
<or_exp><and_exp><literal name="tmp_7_3_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11105" from="1611" to="1612">
<condition id="11763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11106" from="1612" to="1613">
<condition id="11764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11107" from="1613" to="1614">
<condition id="11765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11108" from="1614" to="1615">
<condition id="11766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11109" from="1615" to="1616">
<condition id="11767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11110" from="1616" to="1617">
<condition id="11768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11111" from="1617" to="1618">
<condition id="11769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11112" from="1618" to="1619">
<condition id="11770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11113" from="1619" to="1620">
<condition id="11771">
<or_exp><and_exp><literal name="tmp_7_3_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11114" from="1619" to="1628">
<condition id="11772">
<or_exp><and_exp><literal name="tmp_7_3_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11115" from="1620" to="1621">
<condition id="11773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11116" from="1621" to="1622">
<condition id="11774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11117" from="1622" to="1623">
<condition id="11775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11118" from="1623" to="1624">
<condition id="11776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11119" from="1624" to="1625">
<condition id="11777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11120" from="1625" to="1626">
<condition id="11778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11121" from="1626" to="1627">
<condition id="11779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11122" from="1627" to="1628">
<condition id="11780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11123" from="1628" to="1629">
<condition id="11781">
<or_exp><and_exp><literal name="tmp_7_3_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11124" from="1628" to="1637">
<condition id="11782">
<or_exp><and_exp><literal name="tmp_7_3_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11125" from="1629" to="1630">
<condition id="11783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11126" from="1630" to="1631">
<condition id="11784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11127" from="1631" to="1632">
<condition id="11785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11128" from="1632" to="1633">
<condition id="11786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11129" from="1633" to="1634">
<condition id="11787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11130" from="1634" to="1635">
<condition id="11788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11131" from="1635" to="1636">
<condition id="11789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11132" from="1636" to="1637">
<condition id="11790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11133" from="1637" to="1638">
<condition id="11791">
<or_exp><and_exp><literal name="tmp_7_3_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11134" from="1637" to="1646">
<condition id="11792">
<or_exp><and_exp><literal name="tmp_7_3_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11135" from="1638" to="1639">
<condition id="11793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11136" from="1639" to="1640">
<condition id="11794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11137" from="1640" to="1641">
<condition id="11795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11138" from="1641" to="1642">
<condition id="11796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11139" from="1642" to="1643">
<condition id="11797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11140" from="1643" to="1644">
<condition id="11798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11141" from="1644" to="1645">
<condition id="11799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11142" from="1645" to="1646">
<condition id="11800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11143" from="1646" to="1647">
<condition id="11801">
<or_exp><and_exp><literal name="tmp_7_3_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11144" from="1646" to="1655">
<condition id="11802">
<or_exp><and_exp><literal name="tmp_7_3_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11145" from="1647" to="1648">
<condition id="11803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11146" from="1648" to="1649">
<condition id="11804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11147" from="1649" to="1650">
<condition id="11805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11148" from="1650" to="1651">
<condition id="11806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11149" from="1651" to="1652">
<condition id="11807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11150" from="1652" to="1653">
<condition id="11808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11151" from="1653" to="1654">
<condition id="11809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11152" from="1654" to="1655">
<condition id="11810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11153" from="1655" to="1656">
<condition id="11811">
<or_exp><and_exp><literal name="tmp_7_3_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11154" from="1655" to="1664">
<condition id="11812">
<or_exp><and_exp><literal name="tmp_7_3_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11155" from="1656" to="1657">
<condition id="11813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11156" from="1657" to="1658">
<condition id="11814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11157" from="1658" to="1659">
<condition id="11815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11158" from="1659" to="1660">
<condition id="11816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11159" from="1660" to="1661">
<condition id="11817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11160" from="1661" to="1662">
<condition id="11818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11161" from="1662" to="1663">
<condition id="11819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11162" from="1663" to="1664">
<condition id="11820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11163" from="1664" to="1665">
<condition id="11821">
<or_exp><and_exp><literal name="tmp_7_3_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11164" from="1664" to="1673">
<condition id="11822">
<or_exp><and_exp><literal name="tmp_7_3_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11165" from="1665" to="1666">
<condition id="11823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11166" from="1666" to="1667">
<condition id="11824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11167" from="1667" to="1668">
<condition id="11825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11168" from="1668" to="1669">
<condition id="11826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11169" from="1669" to="1670">
<condition id="11827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11170" from="1670" to="1671">
<condition id="11828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11171" from="1671" to="1672">
<condition id="11829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11172" from="1672" to="1673">
<condition id="11830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11173" from="1673" to="1674">
<condition id="11831">
<or_exp><and_exp><literal name="tmp_7_3_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11174" from="1673" to="1682">
<condition id="11832">
<or_exp><and_exp><literal name="tmp_7_3_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11175" from="1674" to="1675">
<condition id="11833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11176" from="1675" to="1676">
<condition id="11834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11177" from="1676" to="1677">
<condition id="11835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11178" from="1677" to="1678">
<condition id="11836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11179" from="1678" to="1679">
<condition id="11837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11180" from="1679" to="1680">
<condition id="11838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11181" from="1680" to="1681">
<condition id="11839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11182" from="1681" to="1682">
<condition id="11840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11183" from="1682" to="1683">
<condition id="11841">
<or_exp><and_exp><literal name="tmp_7_3_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11184" from="1682" to="1691">
<condition id="11842">
<or_exp><and_exp><literal name="tmp_7_3_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11185" from="1683" to="1684">
<condition id="11843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11186" from="1684" to="1685">
<condition id="11844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11187" from="1685" to="1686">
<condition id="11845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11188" from="1686" to="1687">
<condition id="11846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11189" from="1687" to="1688">
<condition id="11847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11190" from="1688" to="1689">
<condition id="11848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11191" from="1689" to="1690">
<condition id="11849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11192" from="1690" to="1691">
<condition id="11850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11193" from="1691" to="1692">
<condition id="11851">
<or_exp><and_exp><literal name="tmp_7_3_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11194" from="1691" to="1700">
<condition id="11852">
<or_exp><and_exp><literal name="tmp_7_3_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11195" from="1692" to="1693">
<condition id="11853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11196" from="1693" to="1694">
<condition id="11854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11197" from="1694" to="1695">
<condition id="11855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11198" from="1695" to="1696">
<condition id="11856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11199" from="1696" to="1697">
<condition id="11857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11200" from="1697" to="1698">
<condition id="11858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11201" from="1698" to="1699">
<condition id="11859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11202" from="1699" to="1700">
<condition id="11860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11203" from="1700" to="1701">
<condition id="11861">
<or_exp><and_exp><literal name="tmp_7_3_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11204" from="1700" to="1709">
<condition id="11862">
<or_exp><and_exp><literal name="tmp_7_3_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11205" from="1701" to="1702">
<condition id="11863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11206" from="1702" to="1703">
<condition id="11864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11207" from="1703" to="1704">
<condition id="11865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11208" from="1704" to="1705">
<condition id="11866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11209" from="1705" to="1706">
<condition id="11867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11210" from="1706" to="1707">
<condition id="11868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11211" from="1707" to="1708">
<condition id="11869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11212" from="1708" to="1709">
<condition id="11870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11213" from="1709" to="1710">
<condition id="11871">
<or_exp><and_exp><literal name="tmp_7_3_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11214" from="1709" to="1718">
<condition id="11872">
<or_exp><and_exp><literal name="tmp_7_3_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11215" from="1710" to="1711">
<condition id="11873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11216" from="1711" to="1712">
<condition id="11874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11217" from="1712" to="1713">
<condition id="11875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11218" from="1713" to="1714">
<condition id="11876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11219" from="1714" to="1715">
<condition id="11877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11220" from="1715" to="1716">
<condition id="11878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11221" from="1716" to="1717">
<condition id="11879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11222" from="1717" to="1718">
<condition id="11880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11223" from="1718" to="1719">
<condition id="11881">
<or_exp><and_exp><literal name="tmp_7_3_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11224" from="1718" to="1727">
<condition id="11882">
<or_exp><and_exp><literal name="tmp_7_3_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11225" from="1719" to="1720">
<condition id="11883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11226" from="1720" to="1721">
<condition id="11884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11227" from="1721" to="1722">
<condition id="11885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11228" from="1722" to="1723">
<condition id="11886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11229" from="1723" to="1724">
<condition id="11887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11230" from="1724" to="1725">
<condition id="11888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11231" from="1725" to="1726">
<condition id="11889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11232" from="1726" to="1727">
<condition id="11890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11233" from="1727" to="1728">
<condition id="11891">
<or_exp><and_exp><literal name="tmp_7_3_41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11234" from="1727" to="1736">
<condition id="11892">
<or_exp><and_exp><literal name="tmp_7_3_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11235" from="1728" to="1729">
<condition id="11893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11236" from="1729" to="1730">
<condition id="11894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11237" from="1730" to="1731">
<condition id="11895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11238" from="1731" to="1732">
<condition id="11896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11239" from="1732" to="1733">
<condition id="11897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11240" from="1733" to="1734">
<condition id="11898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11241" from="1734" to="1735">
<condition id="11899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11242" from="1735" to="1736">
<condition id="11900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11243" from="1736" to="1737">
<condition id="11901">
<or_exp><and_exp><literal name="tmp_7_3_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11244" from="1736" to="1745">
<condition id="11902">
<or_exp><and_exp><literal name="tmp_7_3_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11245" from="1737" to="1738">
<condition id="11903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11246" from="1738" to="1739">
<condition id="11904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11247" from="1739" to="1740">
<condition id="11905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11248" from="1740" to="1741">
<condition id="11906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11249" from="1741" to="1742">
<condition id="11907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11250" from="1742" to="1743">
<condition id="11908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11251" from="1743" to="1744">
<condition id="11909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11252" from="1744" to="1745">
<condition id="11910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11253" from="1745" to="1746">
<condition id="11911">
<or_exp><and_exp><literal name="tmp_7_3_43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11254" from="1745" to="1754">
<condition id="11912">
<or_exp><and_exp><literal name="tmp_7_3_43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11255" from="1746" to="1747">
<condition id="11913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11256" from="1747" to="1748">
<condition id="11914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11257" from="1748" to="1749">
<condition id="11915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11258" from="1749" to="1750">
<condition id="11916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11259" from="1750" to="1751">
<condition id="11917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11260" from="1751" to="1752">
<condition id="11918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11261" from="1752" to="1753">
<condition id="11919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11262" from="1753" to="1754">
<condition id="11920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11263" from="1754" to="1755">
<condition id="11921">
<or_exp><and_exp><literal name="tmp_7_3_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11264" from="1754" to="1763">
<condition id="11922">
<or_exp><and_exp><literal name="tmp_7_3_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11265" from="1755" to="1756">
<condition id="11923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11266" from="1756" to="1757">
<condition id="11924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11267" from="1757" to="1758">
<condition id="11925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11268" from="1758" to="1759">
<condition id="11926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11269" from="1759" to="1760">
<condition id="11927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11270" from="1760" to="1761">
<condition id="11928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11271" from="1761" to="1762">
<condition id="11929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11272" from="1762" to="1763">
<condition id="11930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11273" from="1763" to="1764">
<condition id="11931">
<or_exp><and_exp><literal name="tmp_7_3_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11274" from="1763" to="1772">
<condition id="11932">
<or_exp><and_exp><literal name="tmp_7_3_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11275" from="1764" to="1765">
<condition id="11933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11276" from="1765" to="1766">
<condition id="11934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11277" from="1766" to="1767">
<condition id="11935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11278" from="1767" to="1768">
<condition id="11936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11279" from="1768" to="1769">
<condition id="11937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11280" from="1769" to="1770">
<condition id="11938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11281" from="1770" to="1771">
<condition id="11939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11282" from="1771" to="1772">
<condition id="11940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11283" from="1772" to="1773">
<condition id="11941">
<or_exp><and_exp><literal name="tmp_7_3_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11284" from="1772" to="1781">
<condition id="11942">
<or_exp><and_exp><literal name="tmp_7_3_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11285" from="1773" to="1774">
<condition id="11943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11286" from="1774" to="1775">
<condition id="11944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11287" from="1775" to="1776">
<condition id="11945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11288" from="1776" to="1777">
<condition id="11946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11289" from="1777" to="1778">
<condition id="11947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11290" from="1778" to="1779">
<condition id="11948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11291" from="1779" to="1780">
<condition id="11949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11292" from="1780" to="1781">
<condition id="11950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11293" from="1781" to="1782">
<condition id="11951">
<or_exp><and_exp><literal name="tmp_7_3_47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11294" from="1781" to="1790">
<condition id="11952">
<or_exp><and_exp><literal name="tmp_7_3_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11295" from="1782" to="1783">
<condition id="11953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11296" from="1783" to="1784">
<condition id="11954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11297" from="1784" to="1785">
<condition id="11955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11298" from="1785" to="1786">
<condition id="11956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11299" from="1786" to="1787">
<condition id="11957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11300" from="1787" to="1788">
<condition id="11958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11301" from="1788" to="1789">
<condition id="11959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11302" from="1789" to="1790">
<condition id="11960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11303" from="1790" to="1791">
<condition id="11961">
<or_exp><and_exp><literal name="tmp_7_3_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11304" from="1790" to="1799">
<condition id="11962">
<or_exp><and_exp><literal name="tmp_7_3_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11305" from="1791" to="1792">
<condition id="11963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11306" from="1792" to="1793">
<condition id="11964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11307" from="1793" to="1794">
<condition id="11965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11308" from="1794" to="1795">
<condition id="11966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11309" from="1795" to="1796">
<condition id="11967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11310" from="1796" to="1797">
<condition id="11968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11311" from="1797" to="1798">
<condition id="11969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11312" from="1798" to="1799">
<condition id="11970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11313" from="1799" to="1351">
<condition id="11972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11316" from="1800" to="1801">
<condition id="11976">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11317" from="1800" to="1808">
<condition id="11977">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11817" from="1800" to="3">
<condition id="12479">
<or_exp><and_exp><literal name="tmp_9_4" val="0"/>
</and_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11319" from="1801" to="1802">
<condition id="11979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11320" from="1802" to="1803">
<condition id="11980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11321" from="1803" to="1804">
<condition id="11981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11322" from="1804" to="1805">
<condition id="11982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11323" from="1805" to="1806">
<condition id="11983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11324" from="1806" to="1807">
<condition id="11984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11325" from="1807" to="1808">
<condition id="11985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11326" from="1808" to="1809">
<condition id="11986">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11327" from="1808" to="1816">
<condition id="11987">
<or_exp><and_exp><literal name="tmp_7_4_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11329" from="1809" to="1810">
<condition id="11989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11330" from="1810" to="1811">
<condition id="11990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11331" from="1811" to="1812">
<condition id="11991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11332" from="1812" to="1813">
<condition id="11992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11333" from="1813" to="1814">
<condition id="11993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11334" from="1814" to="1815">
<condition id="11994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11335" from="1815" to="1816">
<condition id="11995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11336" from="1816" to="1817">
<condition id="11996">
<or_exp><and_exp><literal name="tmp_7_4_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11337" from="1816" to="1825">
<condition id="11997">
<or_exp><and_exp><literal name="tmp_7_4_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11338" from="1817" to="1818">
<condition id="11998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11339" from="1818" to="1819">
<condition id="11999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11340" from="1819" to="1820">
<condition id="12000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11341" from="1820" to="1821">
<condition id="12001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11342" from="1821" to="1822">
<condition id="12002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11343" from="1822" to="1823">
<condition id="12003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11344" from="1823" to="1824">
<condition id="12004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11345" from="1824" to="1825">
<condition id="12005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11346" from="1825" to="1826">
<condition id="12006">
<or_exp><and_exp><literal name="tmp_7_4_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11347" from="1825" to="1834">
<condition id="12007">
<or_exp><and_exp><literal name="tmp_7_4_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11348" from="1826" to="1827">
<condition id="12008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11349" from="1827" to="1828">
<condition id="12009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11350" from="1828" to="1829">
<condition id="12010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11351" from="1829" to="1830">
<condition id="12011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11352" from="1830" to="1831">
<condition id="12012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11353" from="1831" to="1832">
<condition id="12013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11354" from="1832" to="1833">
<condition id="12014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11355" from="1833" to="1834">
<condition id="12015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11356" from="1834" to="1835">
<condition id="12016">
<or_exp><and_exp><literal name="tmp_7_4_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11357" from="1834" to="1843">
<condition id="12017">
<or_exp><and_exp><literal name="tmp_7_4_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11358" from="1835" to="1836">
<condition id="12018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11359" from="1836" to="1837">
<condition id="12019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11360" from="1837" to="1838">
<condition id="12020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11361" from="1838" to="1839">
<condition id="12021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11362" from="1839" to="1840">
<condition id="12022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11363" from="1840" to="1841">
<condition id="12023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11364" from="1841" to="1842">
<condition id="12024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11365" from="1842" to="1843">
<condition id="12025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11366" from="1843" to="1844">
<condition id="12026">
<or_exp><and_exp><literal name="tmp_7_4_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11367" from="1843" to="1852">
<condition id="12027">
<or_exp><and_exp><literal name="tmp_7_4_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11368" from="1844" to="1845">
<condition id="12028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11369" from="1845" to="1846">
<condition id="12029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11370" from="1846" to="1847">
<condition id="12030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11371" from="1847" to="1848">
<condition id="12031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11372" from="1848" to="1849">
<condition id="12032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11373" from="1849" to="1850">
<condition id="12033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11374" from="1850" to="1851">
<condition id="12034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11375" from="1851" to="1852">
<condition id="12035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11376" from="1852" to="1853">
<condition id="12036">
<or_exp><and_exp><literal name="tmp_7_4_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11377" from="1852" to="1861">
<condition id="12037">
<or_exp><and_exp><literal name="tmp_7_4_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11378" from="1853" to="1854">
<condition id="12038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11379" from="1854" to="1855">
<condition id="12039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11380" from="1855" to="1856">
<condition id="12040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11381" from="1856" to="1857">
<condition id="12041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11382" from="1857" to="1858">
<condition id="12042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11383" from="1858" to="1859">
<condition id="12043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11384" from="1859" to="1860">
<condition id="12044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11385" from="1860" to="1861">
<condition id="12045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11386" from="1861" to="1862">
<condition id="12046">
<or_exp><and_exp><literal name="tmp_7_4_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11387" from="1861" to="1870">
<condition id="12047">
<or_exp><and_exp><literal name="tmp_7_4_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11388" from="1862" to="1863">
<condition id="12048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11389" from="1863" to="1864">
<condition id="12049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11390" from="1864" to="1865">
<condition id="12050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11391" from="1865" to="1866">
<condition id="12051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11392" from="1866" to="1867">
<condition id="12052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11393" from="1867" to="1868">
<condition id="12053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11394" from="1868" to="1869">
<condition id="12054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11395" from="1869" to="1870">
<condition id="12055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11396" from="1870" to="1871">
<condition id="12056">
<or_exp><and_exp><literal name="tmp_7_4_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11397" from="1870" to="1879">
<condition id="12057">
<or_exp><and_exp><literal name="tmp_7_4_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11398" from="1871" to="1872">
<condition id="12058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11399" from="1872" to="1873">
<condition id="12059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11400" from="1873" to="1874">
<condition id="12060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11401" from="1874" to="1875">
<condition id="12061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11402" from="1875" to="1876">
<condition id="12062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11403" from="1876" to="1877">
<condition id="12063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11404" from="1877" to="1878">
<condition id="12064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11405" from="1878" to="1879">
<condition id="12065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11406" from="1879" to="1880">
<condition id="12066">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11407" from="1879" to="1888">
<condition id="12067">
<or_exp><and_exp><literal name="tmp_7_4_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11408" from="1880" to="1881">
<condition id="12068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11409" from="1881" to="1882">
<condition id="12069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11410" from="1882" to="1883">
<condition id="12070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11411" from="1883" to="1884">
<condition id="12071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11412" from="1884" to="1885">
<condition id="12072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11413" from="1885" to="1886">
<condition id="12073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11414" from="1886" to="1887">
<condition id="12074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11415" from="1887" to="1888">
<condition id="12075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11416" from="1888" to="1889">
<condition id="12076">
<or_exp><and_exp><literal name="tmp_7_4_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11417" from="1888" to="1897">
<condition id="12077">
<or_exp><and_exp><literal name="tmp_7_4_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11418" from="1889" to="1890">
<condition id="12078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11419" from="1890" to="1891">
<condition id="12079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11420" from="1891" to="1892">
<condition id="12080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11421" from="1892" to="1893">
<condition id="12081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11422" from="1893" to="1894">
<condition id="12082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11423" from="1894" to="1895">
<condition id="12083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11424" from="1895" to="1896">
<condition id="12084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11425" from="1896" to="1897">
<condition id="12085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11426" from="1897" to="1898">
<condition id="12086">
<or_exp><and_exp><literal name="tmp_7_4_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11427" from="1897" to="1906">
<condition id="12087">
<or_exp><and_exp><literal name="tmp_7_4_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11428" from="1898" to="1899">
<condition id="12088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11429" from="1899" to="1900">
<condition id="12089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11430" from="1900" to="1901">
<condition id="12090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11431" from="1901" to="1902">
<condition id="12091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11432" from="1902" to="1903">
<condition id="12092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11433" from="1903" to="1904">
<condition id="12093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11434" from="1904" to="1905">
<condition id="12094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11435" from="1905" to="1906">
<condition id="12095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11436" from="1906" to="1907">
<condition id="12096">
<or_exp><and_exp><literal name="tmp_7_4_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11437" from="1906" to="1915">
<condition id="12097">
<or_exp><and_exp><literal name="tmp_7_4_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11438" from="1907" to="1908">
<condition id="12098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11439" from="1908" to="1909">
<condition id="12099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11440" from="1909" to="1910">
<condition id="12100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11441" from="1910" to="1911">
<condition id="12101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11442" from="1911" to="1912">
<condition id="12102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11443" from="1912" to="1913">
<condition id="12103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11444" from="1913" to="1914">
<condition id="12104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11445" from="1914" to="1915">
<condition id="12105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11446" from="1915" to="1916">
<condition id="12106">
<or_exp><and_exp><literal name="tmp_7_4_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11447" from="1915" to="1924">
<condition id="12107">
<or_exp><and_exp><literal name="tmp_7_4_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11448" from="1916" to="1917">
<condition id="12108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11449" from="1917" to="1918">
<condition id="12109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11450" from="1918" to="1919">
<condition id="12110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11451" from="1919" to="1920">
<condition id="12111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11452" from="1920" to="1921">
<condition id="12112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11453" from="1921" to="1922">
<condition id="12113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11454" from="1922" to="1923">
<condition id="12114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11455" from="1923" to="1924">
<condition id="12115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11456" from="1924" to="1925">
<condition id="12116">
<or_exp><and_exp><literal name="tmp_7_4_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11457" from="1924" to="1933">
<condition id="12117">
<or_exp><and_exp><literal name="tmp_7_4_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11458" from="1925" to="1926">
<condition id="12118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11459" from="1926" to="1927">
<condition id="12119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11460" from="1927" to="1928">
<condition id="12120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11461" from="1928" to="1929">
<condition id="12121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11462" from="1929" to="1930">
<condition id="12122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11463" from="1930" to="1931">
<condition id="12123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11464" from="1931" to="1932">
<condition id="12124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11465" from="1932" to="1933">
<condition id="12125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11466" from="1933" to="1934">
<condition id="12126">
<or_exp><and_exp><literal name="tmp_7_4_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11467" from="1933" to="1942">
<condition id="12127">
<or_exp><and_exp><literal name="tmp_7_4_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11468" from="1934" to="1935">
<condition id="12128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11469" from="1935" to="1936">
<condition id="12129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11470" from="1936" to="1937">
<condition id="12130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11471" from="1937" to="1938">
<condition id="12131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11472" from="1938" to="1939">
<condition id="12132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11473" from="1939" to="1940">
<condition id="12133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11474" from="1940" to="1941">
<condition id="12134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11475" from="1941" to="1942">
<condition id="12135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11476" from="1942" to="1943">
<condition id="12136">
<or_exp><and_exp><literal name="tmp_7_4_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11477" from="1942" to="1951">
<condition id="12137">
<or_exp><and_exp><literal name="tmp_7_4_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11478" from="1943" to="1944">
<condition id="12138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11479" from="1944" to="1945">
<condition id="12139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11480" from="1945" to="1946">
<condition id="12140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11481" from="1946" to="1947">
<condition id="12141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11482" from="1947" to="1948">
<condition id="12142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11483" from="1948" to="1949">
<condition id="12143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11484" from="1949" to="1950">
<condition id="12144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11485" from="1950" to="1951">
<condition id="12145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11486" from="1951" to="1952">
<condition id="12146">
<or_exp><and_exp><literal name="tmp_7_4_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11487" from="1951" to="1960">
<condition id="12147">
<or_exp><and_exp><literal name="tmp_7_4_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11488" from="1952" to="1953">
<condition id="12148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11489" from="1953" to="1954">
<condition id="12149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11490" from="1954" to="1955">
<condition id="12150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11491" from="1955" to="1956">
<condition id="12151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11492" from="1956" to="1957">
<condition id="12152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11493" from="1957" to="1958">
<condition id="12153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11494" from="1958" to="1959">
<condition id="12154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11495" from="1959" to="1960">
<condition id="12155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11496" from="1960" to="1961">
<condition id="12156">
<or_exp><and_exp><literal name="tmp_7_4_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11497" from="1960" to="1969">
<condition id="12157">
<or_exp><and_exp><literal name="tmp_7_4_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11498" from="1961" to="1962">
<condition id="12158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11499" from="1962" to="1963">
<condition id="12159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11500" from="1963" to="1964">
<condition id="12160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11501" from="1964" to="1965">
<condition id="12161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11502" from="1965" to="1966">
<condition id="12162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11503" from="1966" to="1967">
<condition id="12163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11504" from="1967" to="1968">
<condition id="12164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11505" from="1968" to="1969">
<condition id="12165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11506" from="1969" to="1970">
<condition id="12166">
<or_exp><and_exp><literal name="tmp_7_4_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11507" from="1969" to="1978">
<condition id="12167">
<or_exp><and_exp><literal name="tmp_7_4_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11508" from="1970" to="1971">
<condition id="12168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11509" from="1971" to="1972">
<condition id="12169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11510" from="1972" to="1973">
<condition id="12170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11511" from="1973" to="1974">
<condition id="12171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11512" from="1974" to="1975">
<condition id="12172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11513" from="1975" to="1976">
<condition id="12173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11514" from="1976" to="1977">
<condition id="12174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11515" from="1977" to="1978">
<condition id="12175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11516" from="1978" to="1979">
<condition id="12176">
<or_exp><and_exp><literal name="tmp_7_4_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11517" from="1978" to="1987">
<condition id="12177">
<or_exp><and_exp><literal name="tmp_7_4_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11518" from="1979" to="1980">
<condition id="12178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11519" from="1980" to="1981">
<condition id="12179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11520" from="1981" to="1982">
<condition id="12180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11521" from="1982" to="1983">
<condition id="12181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11522" from="1983" to="1984">
<condition id="12182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11523" from="1984" to="1985">
<condition id="12183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11524" from="1985" to="1986">
<condition id="12184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11525" from="1986" to="1987">
<condition id="12185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11526" from="1987" to="1988">
<condition id="12186">
<or_exp><and_exp><literal name="tmp_7_4_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11527" from="1987" to="1996">
<condition id="12187">
<or_exp><and_exp><literal name="tmp_7_4_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11528" from="1988" to="1989">
<condition id="12188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11529" from="1989" to="1990">
<condition id="12189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11530" from="1990" to="1991">
<condition id="12190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11531" from="1991" to="1992">
<condition id="12191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11532" from="1992" to="1993">
<condition id="12192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11533" from="1993" to="1994">
<condition id="12193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11534" from="1994" to="1995">
<condition id="12194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11535" from="1995" to="1996">
<condition id="12195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11536" from="1996" to="1997">
<condition id="12196">
<or_exp><and_exp><literal name="tmp_7_4_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11537" from="1996" to="2005">
<condition id="12197">
<or_exp><and_exp><literal name="tmp_7_4_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11538" from="1997" to="1998">
<condition id="12198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11539" from="1998" to="1999">
<condition id="12199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11540" from="1999" to="2000">
<condition id="12200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11541" from="2000" to="2001">
<condition id="12201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11542" from="2001" to="2002">
<condition id="12202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11543" from="2002" to="2003">
<condition id="12203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11544" from="2003" to="2004">
<condition id="12204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11545" from="2004" to="2005">
<condition id="12205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11546" from="2005" to="2006">
<condition id="12206">
<or_exp><and_exp><literal name="tmp_7_4_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11547" from="2005" to="2014">
<condition id="12207">
<or_exp><and_exp><literal name="tmp_7_4_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11548" from="2006" to="2007">
<condition id="12208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11549" from="2007" to="2008">
<condition id="12209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11550" from="2008" to="2009">
<condition id="12210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11551" from="2009" to="2010">
<condition id="12211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11552" from="2010" to="2011">
<condition id="12212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11553" from="2011" to="2012">
<condition id="12213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11554" from="2012" to="2013">
<condition id="12214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11555" from="2013" to="2014">
<condition id="12215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11556" from="2014" to="2015">
<condition id="12216">
<or_exp><and_exp><literal name="tmp_7_4_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11557" from="2014" to="2023">
<condition id="12217">
<or_exp><and_exp><literal name="tmp_7_4_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11558" from="2015" to="2016">
<condition id="12218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11559" from="2016" to="2017">
<condition id="12219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11560" from="2017" to="2018">
<condition id="12220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11561" from="2018" to="2019">
<condition id="12221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11562" from="2019" to="2020">
<condition id="12222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11563" from="2020" to="2021">
<condition id="12223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11564" from="2021" to="2022">
<condition id="12224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11565" from="2022" to="2023">
<condition id="12225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11566" from="2023" to="2024">
<condition id="12226">
<or_exp><and_exp><literal name="tmp_7_4_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11567" from="2023" to="2032">
<condition id="12227">
<or_exp><and_exp><literal name="tmp_7_4_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11568" from="2024" to="2025">
<condition id="12228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11569" from="2025" to="2026">
<condition id="12229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11570" from="2026" to="2027">
<condition id="12230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11571" from="2027" to="2028">
<condition id="12231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11572" from="2028" to="2029">
<condition id="12232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11573" from="2029" to="2030">
<condition id="12233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11574" from="2030" to="2031">
<condition id="12234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11575" from="2031" to="2032">
<condition id="12235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11576" from="2032" to="2033">
<condition id="12236">
<or_exp><and_exp><literal name="tmp_7_4_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11577" from="2032" to="2041">
<condition id="12237">
<or_exp><and_exp><literal name="tmp_7_4_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11578" from="2033" to="2034">
<condition id="12238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11579" from="2034" to="2035">
<condition id="12239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11580" from="2035" to="2036">
<condition id="12240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11581" from="2036" to="2037">
<condition id="12241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11582" from="2037" to="2038">
<condition id="12242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11583" from="2038" to="2039">
<condition id="12243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11584" from="2039" to="2040">
<condition id="12244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11585" from="2040" to="2041">
<condition id="12245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11586" from="2041" to="2042">
<condition id="12246">
<or_exp><and_exp><literal name="tmp_7_4_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11587" from="2041" to="2050">
<condition id="12247">
<or_exp><and_exp><literal name="tmp_7_4_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11588" from="2042" to="2043">
<condition id="12248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11589" from="2043" to="2044">
<condition id="12249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11590" from="2044" to="2045">
<condition id="12250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11591" from="2045" to="2046">
<condition id="12251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11592" from="2046" to="2047">
<condition id="12252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11593" from="2047" to="2048">
<condition id="12253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11594" from="2048" to="2049">
<condition id="12254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11595" from="2049" to="2050">
<condition id="12255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11596" from="2050" to="2051">
<condition id="12256">
<or_exp><and_exp><literal name="tmp_7_4_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11597" from="2050" to="2059">
<condition id="12257">
<or_exp><and_exp><literal name="tmp_7_4_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11598" from="2051" to="2052">
<condition id="12258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11599" from="2052" to="2053">
<condition id="12259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11600" from="2053" to="2054">
<condition id="12260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11601" from="2054" to="2055">
<condition id="12261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11602" from="2055" to="2056">
<condition id="12262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11603" from="2056" to="2057">
<condition id="12263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11604" from="2057" to="2058">
<condition id="12264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11605" from="2058" to="2059">
<condition id="12265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11606" from="2059" to="2060">
<condition id="12266">
<or_exp><and_exp><literal name="tmp_7_4_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11607" from="2059" to="2068">
<condition id="12267">
<or_exp><and_exp><literal name="tmp_7_4_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11608" from="2060" to="2061">
<condition id="12268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11609" from="2061" to="2062">
<condition id="12269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11610" from="2062" to="2063">
<condition id="12270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11611" from="2063" to="2064">
<condition id="12271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11612" from="2064" to="2065">
<condition id="12272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11613" from="2065" to="2066">
<condition id="12273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11614" from="2066" to="2067">
<condition id="12274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11615" from="2067" to="2068">
<condition id="12275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11616" from="2068" to="2069">
<condition id="12276">
<or_exp><and_exp><literal name="tmp_7_4_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11617" from="2068" to="2077">
<condition id="12277">
<or_exp><and_exp><literal name="tmp_7_4_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11618" from="2069" to="2070">
<condition id="12278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11619" from="2070" to="2071">
<condition id="12279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11620" from="2071" to="2072">
<condition id="12280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11621" from="2072" to="2073">
<condition id="12281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11622" from="2073" to="2074">
<condition id="12282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11623" from="2074" to="2075">
<condition id="12283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11624" from="2075" to="2076">
<condition id="12284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11625" from="2076" to="2077">
<condition id="12285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11626" from="2077" to="2078">
<condition id="12286">
<or_exp><and_exp><literal name="tmp_7_4_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11627" from="2077" to="2086">
<condition id="12287">
<or_exp><and_exp><literal name="tmp_7_4_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11628" from="2078" to="2079">
<condition id="12288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11629" from="2079" to="2080">
<condition id="12289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11630" from="2080" to="2081">
<condition id="12290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11631" from="2081" to="2082">
<condition id="12291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11632" from="2082" to="2083">
<condition id="12292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11633" from="2083" to="2084">
<condition id="12293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11634" from="2084" to="2085">
<condition id="12294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11635" from="2085" to="2086">
<condition id="12295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11636" from="2086" to="2087">
<condition id="12296">
<or_exp><and_exp><literal name="tmp_7_4_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11637" from="2086" to="2095">
<condition id="12297">
<or_exp><and_exp><literal name="tmp_7_4_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11638" from="2087" to="2088">
<condition id="12298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11639" from="2088" to="2089">
<condition id="12299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11640" from="2089" to="2090">
<condition id="12300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11641" from="2090" to="2091">
<condition id="12301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11642" from="2091" to="2092">
<condition id="12302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11643" from="2092" to="2093">
<condition id="12303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11644" from="2093" to="2094">
<condition id="12304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11645" from="2094" to="2095">
<condition id="12305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11646" from="2095" to="2096">
<condition id="12306">
<or_exp><and_exp><literal name="tmp_7_4_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11647" from="2095" to="2104">
<condition id="12307">
<or_exp><and_exp><literal name="tmp_7_4_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11648" from="2096" to="2097">
<condition id="12308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11649" from="2097" to="2098">
<condition id="12309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11650" from="2098" to="2099">
<condition id="12310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11651" from="2099" to="2100">
<condition id="12311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11652" from="2100" to="2101">
<condition id="12312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11653" from="2101" to="2102">
<condition id="12313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11654" from="2102" to="2103">
<condition id="12314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11655" from="2103" to="2104">
<condition id="12315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11656" from="2104" to="2105">
<condition id="12316">
<or_exp><and_exp><literal name="tmp_7_4_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11657" from="2104" to="2113">
<condition id="12317">
<or_exp><and_exp><literal name="tmp_7_4_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11658" from="2105" to="2106">
<condition id="12318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11659" from="2106" to="2107">
<condition id="12319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11660" from="2107" to="2108">
<condition id="12320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11661" from="2108" to="2109">
<condition id="12321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11662" from="2109" to="2110">
<condition id="12322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11663" from="2110" to="2111">
<condition id="12323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11664" from="2111" to="2112">
<condition id="12324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11665" from="2112" to="2113">
<condition id="12325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11666" from="2113" to="2114">
<condition id="12326">
<or_exp><and_exp><literal name="tmp_7_4_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11667" from="2113" to="2122">
<condition id="12327">
<or_exp><and_exp><literal name="tmp_7_4_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11668" from="2114" to="2115">
<condition id="12328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11669" from="2115" to="2116">
<condition id="12329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11670" from="2116" to="2117">
<condition id="12330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11671" from="2117" to="2118">
<condition id="12331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11672" from="2118" to="2119">
<condition id="12332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11673" from="2119" to="2120">
<condition id="12333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11674" from="2120" to="2121">
<condition id="12334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11675" from="2121" to="2122">
<condition id="12335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11676" from="2122" to="2123">
<condition id="12336">
<or_exp><and_exp><literal name="tmp_7_4_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11677" from="2122" to="2131">
<condition id="12337">
<or_exp><and_exp><literal name="tmp_7_4_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11678" from="2123" to="2124">
<condition id="12338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11679" from="2124" to="2125">
<condition id="12339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11680" from="2125" to="2126">
<condition id="12340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11681" from="2126" to="2127">
<condition id="12341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11682" from="2127" to="2128">
<condition id="12342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11683" from="2128" to="2129">
<condition id="12343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11684" from="2129" to="2130">
<condition id="12344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11685" from="2130" to="2131">
<condition id="12345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11686" from="2131" to="2132">
<condition id="12346">
<or_exp><and_exp><literal name="tmp_7_4_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11687" from="2131" to="2140">
<condition id="12347">
<or_exp><and_exp><literal name="tmp_7_4_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11688" from="2132" to="2133">
<condition id="12348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11689" from="2133" to="2134">
<condition id="12349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11690" from="2134" to="2135">
<condition id="12350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11691" from="2135" to="2136">
<condition id="12351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11692" from="2136" to="2137">
<condition id="12352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11693" from="2137" to="2138">
<condition id="12353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11694" from="2138" to="2139">
<condition id="12354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11695" from="2139" to="2140">
<condition id="12355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11696" from="2140" to="2141">
<condition id="12356">
<or_exp><and_exp><literal name="tmp_7_4_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11697" from="2140" to="2149">
<condition id="12357">
<or_exp><and_exp><literal name="tmp_7_4_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11698" from="2141" to="2142">
<condition id="12358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11699" from="2142" to="2143">
<condition id="12359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11700" from="2143" to="2144">
<condition id="12360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11701" from="2144" to="2145">
<condition id="12361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11702" from="2145" to="2146">
<condition id="12362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11703" from="2146" to="2147">
<condition id="12363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11704" from="2147" to="2148">
<condition id="12364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11705" from="2148" to="2149">
<condition id="12365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11706" from="2149" to="2150">
<condition id="12366">
<or_exp><and_exp><literal name="tmp_7_4_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11707" from="2149" to="2158">
<condition id="12367">
<or_exp><and_exp><literal name="tmp_7_4_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11708" from="2150" to="2151">
<condition id="12368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11709" from="2151" to="2152">
<condition id="12369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11710" from="2152" to="2153">
<condition id="12370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11711" from="2153" to="2154">
<condition id="12371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11712" from="2154" to="2155">
<condition id="12372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11713" from="2155" to="2156">
<condition id="12373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11714" from="2156" to="2157">
<condition id="12374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11715" from="2157" to="2158">
<condition id="12375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11716" from="2158" to="2159">
<condition id="12376">
<or_exp><and_exp><literal name="tmp_7_4_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11717" from="2158" to="2167">
<condition id="12377">
<or_exp><and_exp><literal name="tmp_7_4_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11718" from="2159" to="2160">
<condition id="12378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11719" from="2160" to="2161">
<condition id="12379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11720" from="2161" to="2162">
<condition id="12380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11721" from="2162" to="2163">
<condition id="12381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11722" from="2163" to="2164">
<condition id="12382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11723" from="2164" to="2165">
<condition id="12383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11724" from="2165" to="2166">
<condition id="12384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11725" from="2166" to="2167">
<condition id="12385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11726" from="2167" to="2168">
<condition id="12386">
<or_exp><and_exp><literal name="tmp_7_4_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11727" from="2167" to="2176">
<condition id="12387">
<or_exp><and_exp><literal name="tmp_7_4_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11728" from="2168" to="2169">
<condition id="12388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11729" from="2169" to="2170">
<condition id="12389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11730" from="2170" to="2171">
<condition id="12390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11731" from="2171" to="2172">
<condition id="12391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11732" from="2172" to="2173">
<condition id="12392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11733" from="2173" to="2174">
<condition id="12393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11734" from="2174" to="2175">
<condition id="12394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11735" from="2175" to="2176">
<condition id="12395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11736" from="2176" to="2177">
<condition id="12396">
<or_exp><and_exp><literal name="tmp_7_4_41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11737" from="2176" to="2185">
<condition id="12397">
<or_exp><and_exp><literal name="tmp_7_4_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11738" from="2177" to="2178">
<condition id="12398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11739" from="2178" to="2179">
<condition id="12399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11740" from="2179" to="2180">
<condition id="12400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11741" from="2180" to="2181">
<condition id="12401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11742" from="2181" to="2182">
<condition id="12402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11743" from="2182" to="2183">
<condition id="12403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11744" from="2183" to="2184">
<condition id="12404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11745" from="2184" to="2185">
<condition id="12405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11746" from="2185" to="2186">
<condition id="12406">
<or_exp><and_exp><literal name="tmp_7_4_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11747" from="2185" to="2194">
<condition id="12407">
<or_exp><and_exp><literal name="tmp_7_4_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11748" from="2186" to="2187">
<condition id="12408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11749" from="2187" to="2188">
<condition id="12409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11750" from="2188" to="2189">
<condition id="12410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11751" from="2189" to="2190">
<condition id="12411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11752" from="2190" to="2191">
<condition id="12412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11753" from="2191" to="2192">
<condition id="12413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11754" from="2192" to="2193">
<condition id="12414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11755" from="2193" to="2194">
<condition id="12415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11756" from="2194" to="2195">
<condition id="12416">
<or_exp><and_exp><literal name="tmp_7_4_43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11757" from="2194" to="2203">
<condition id="12417">
<or_exp><and_exp><literal name="tmp_7_4_43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11758" from="2195" to="2196">
<condition id="12418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11759" from="2196" to="2197">
<condition id="12419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11760" from="2197" to="2198">
<condition id="12420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11761" from="2198" to="2199">
<condition id="12421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11762" from="2199" to="2200">
<condition id="12422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11763" from="2200" to="2201">
<condition id="12423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11764" from="2201" to="2202">
<condition id="12424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11765" from="2202" to="2203">
<condition id="12425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11766" from="2203" to="2204">
<condition id="12426">
<or_exp><and_exp><literal name="tmp_7_4_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11767" from="2203" to="2212">
<condition id="12427">
<or_exp><and_exp><literal name="tmp_7_4_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11768" from="2204" to="2205">
<condition id="12428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11769" from="2205" to="2206">
<condition id="12429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11770" from="2206" to="2207">
<condition id="12430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11771" from="2207" to="2208">
<condition id="12431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11772" from="2208" to="2209">
<condition id="12432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11773" from="2209" to="2210">
<condition id="12433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11774" from="2210" to="2211">
<condition id="12434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11775" from="2211" to="2212">
<condition id="12435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11776" from="2212" to="2213">
<condition id="12436">
<or_exp><and_exp><literal name="tmp_7_4_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11777" from="2212" to="2221">
<condition id="12437">
<or_exp><and_exp><literal name="tmp_7_4_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11778" from="2213" to="2214">
<condition id="12438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11779" from="2214" to="2215">
<condition id="12439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11780" from="2215" to="2216">
<condition id="12440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11781" from="2216" to="2217">
<condition id="12441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11782" from="2217" to="2218">
<condition id="12442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11783" from="2218" to="2219">
<condition id="12443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11784" from="2219" to="2220">
<condition id="12444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11785" from="2220" to="2221">
<condition id="12445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11786" from="2221" to="2222">
<condition id="12446">
<or_exp><and_exp><literal name="tmp_7_4_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11787" from="2221" to="2230">
<condition id="12447">
<or_exp><and_exp><literal name="tmp_7_4_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11788" from="2222" to="2223">
<condition id="12448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11789" from="2223" to="2224">
<condition id="12449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11790" from="2224" to="2225">
<condition id="12450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11791" from="2225" to="2226">
<condition id="12451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11792" from="2226" to="2227">
<condition id="12452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11793" from="2227" to="2228">
<condition id="12453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11794" from="2228" to="2229">
<condition id="12454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11795" from="2229" to="2230">
<condition id="12455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11796" from="2230" to="2231">
<condition id="12456">
<or_exp><and_exp><literal name="tmp_7_4_47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11797" from="2230" to="2239">
<condition id="12457">
<or_exp><and_exp><literal name="tmp_7_4_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11798" from="2231" to="2232">
<condition id="12458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11799" from="2232" to="2233">
<condition id="12459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11800" from="2233" to="2234">
<condition id="12460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11801" from="2234" to="2235">
<condition id="12461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11802" from="2235" to="2236">
<condition id="12462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11803" from="2236" to="2237">
<condition id="12463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11804" from="2237" to="2238">
<condition id="12464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11805" from="2238" to="2239">
<condition id="12465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11806" from="2239" to="2240">
<condition id="12466">
<or_exp><and_exp><literal name="tmp_7_4_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11807" from="2239" to="2248">
<condition id="12467">
<or_exp><and_exp><literal name="tmp_7_4_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11808" from="2240" to="2241">
<condition id="12468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11809" from="2241" to="2242">
<condition id="12469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11810" from="2242" to="2243">
<condition id="12470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11811" from="2243" to="2244">
<condition id="12471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11812" from="2244" to="2245">
<condition id="12472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11813" from="2245" to="2246">
<condition id="12473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11814" from="2246" to="2247">
<condition id="12474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11815" from="2247" to="2248">
<condition id="12475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11816" from="2248" to="1800">
<condition id="12477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mA) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nA) nounwind, !map !20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mB) nounwind, !map !24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nB) nounwind, !map !28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mC) nounwind, !map !32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nC) nounwind, !map !36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %nC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nC) nounwind

]]></node>
<StgValue><ssdm name="nC_read"/></StgValue>
</operation>

<operation id="2260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %mC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mC) nounwind

]]></node>
<StgValue><ssdm name="mC_read"/></StgValue>
</operation>

<operation id="2261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %nB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nB) nounwind

]]></node>
<StgValue><ssdm name="nB_read"/></StgValue>
</operation>

<operation id="2262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %mB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mB) nounwind

]]></node>
<StgValue><ssdm name="mB_read"/></StgValue>
</operation>

<operation id="2263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %nA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nA) nounwind

]]></node>
<StgValue><ssdm name="nA_read"/></StgValue>
</operation>

<operation id="2264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %mA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mA) nounwind

]]></node>
<StgValue><ssdm name="mA_read"/></StgValue>
</operation>

<operation id="2265" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %tmp = icmp eq i8 %nA_read, %mB_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="2266" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %tmp_1 = icmp eq i8 %mA_read, %mC_read

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="2267" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %tmp_3 = icmp eq i8 %nB_read, %nC_read

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="2268" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp1 = and i1 %tmp_1, %tmp_3

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="2269" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %tmp_4 = and i1 %tmp1, %tmp

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21  br i1 %tmp_4, label %.preheader, label %.loopexit3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="2271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %i = phi i7 [ %i_1, %269 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="2272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:1  %phi_mul = phi i14 [ %next_mul, %269 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="2273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:2  %phi_mul1 = phi i14 [ %next_mul4, %269 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="2274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:3  %phi_mul2 = phi i14 [ %next_mul3, %269 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="2275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:4  %phi_mul3 = phi i14 [ %next_mul2, %269 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="2276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:5  %phi_mul4 = phi i14 [ %next_mul1, %269 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="phi_mul4"/></StgValue>
</operation>

<operation id="2277" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:6  %next_mul1 = add i14 %phi_mul4, 100

]]></node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="2278" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:7  %next_mul2 = add i14 %phi_mul3, 100

]]></node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="2279" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:8  %next_mul3 = add i14 %phi_mul2, 100

]]></node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="2280" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:9  %next_mul4 = add i14 %phi_mul1, 100

]]></node>
<StgValue><ssdm name="next_mul4"/></StgValue>
</operation>

<operation id="2281" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:10  %next_mul = add i14 %phi_mul, 100

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="2282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="7">
<![CDATA[
.preheader:11  %i_cast = zext i7 %i to i8

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="2283" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:12  %exitcond2 = icmp eq i7 %i, -28

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="2284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:13  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2285" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:14  %i_1 = add i7 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="2286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:15  br i1 %exitcond2, label %.loopexit3, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6906">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6906">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2289" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6906">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_5 = icmp ult i8 %i_cast, %mC_read

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6906">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6909">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5586" bw="0">
<![CDATA[
.loopexit3:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="2292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %j = phi i7 [ 0, %1 ], [ %j_1_4, %.loopexit.4 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="2293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="7">
<![CDATA[
:1  %j_cast = zext i7 %j to i8

]]></node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="2294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="2295" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond1 = icmp eq i7 %j, -28

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="2296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %269, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6912">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6912">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2299" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6912">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_2 = icmp ult i8 %j_cast, %nC_read

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="2300" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6912">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %tmp_9 = and i1 %tmp_5, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6912">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_9, label %56, label %.loopexit.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6913">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_trn_cast1 = zext i7 %j to i13

]]></node>
<StgValue><ssdm name="tmp_trn_cast1"/></StgValue>
</operation>

<operation id="2303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6913">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_trn_cast = zext i7 %j to i14

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="2304" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6913">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr8 = add i14 %tmp_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>

<operation id="2305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6913">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_6 = zext i14 %p_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6913">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="2307" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6913">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:5  store i32 0, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6913">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6915">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5583" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_7) nounwind

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="2310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6915">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5584" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="2311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6916">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %k = phi i7 [ 0, %56 ], [ %k_1_0_49, %._crit_edge.0.49 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="2312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6916">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="6" op_0_bw="7">
<![CDATA[
:1  %tmp_520 = trunc i7 %k to i6

]]></node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="2313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6916">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="7">
<![CDATA[
:2  %k_cast = zext i7 %k to i8

]]></node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="2314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6916">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="2315" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6916">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %exitcond = icmp eq i7 %k, -28

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="2316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6916">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %.loopexit.0, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6918">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2318" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6918">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_s = icmp ult i8 %k_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6918">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_s, label %6, label %._crit_edge.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6919">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_12_trn_cast1 = zext i7 %k to i13

]]></node>
<StgValue><ssdm name="tmp_12_trn_cast1"/></StgValue>
</operation>

<operation id="2321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6919">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_12_trn_cast = zext i7 %k to i14

]]></node>
<StgValue><ssdm name="tmp_12_trn_cast"/></StgValue>
</operation>

<operation id="2322" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6919">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr9 = add i14 %tmp_12_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr9"/></StgValue>
</operation>

<operation id="2323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6919">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_11 = zext i14 %p_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6919">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="2325" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6919">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load = load i32* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="2326" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6919">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr2 = mul i13 %tmp_12_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="2327" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6919">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr3 = add i13 %tmp_trn_cast1, %p_addr2

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="2328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6919">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_12 = zext i13 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6919">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="2330" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6919">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load = load i32* %B_addr, align 4

]]></node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="2331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6922">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1163" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit.0:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_8) nounwind

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="2332" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6922">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1164" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.0:1  %j_1 = add i7 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="2333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6922">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="8" op_0_bw="7">
<![CDATA[
.loopexit.0:2  %j_1_cast = zext i7 %j_1 to i8

]]></node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="2334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6922">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1166" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.loopexit.0:3  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2335" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6922">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1167" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.0:4  %tmp_8_1 = icmp ult i8 %j_1_cast, %nC_read

]]></node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="2336" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6922">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit.0:5  %tmp_9_1 = and i1 %tmp_5, %tmp_8_1

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="2337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6922">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.0:6  br i1 %tmp_9_1, label %109, label %.loopexit.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6923">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_9_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1171" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_1_trn_cast1 = zext i7 %j_1 to i13

]]></node>
<StgValue><ssdm name="tmp_1_trn_cast1"/></StgValue>
</operation>

<operation id="2339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6923">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_9_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1172" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_1_trn_cast = zext i7 %j_1 to i14

]]></node>
<StgValue><ssdm name="tmp_1_trn_cast"/></StgValue>
</operation>

<operation id="2340" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6923">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_9_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1173" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr = add i14 %tmp_1_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="2341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6923">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_9_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1174" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_18 = zext i14 %p_addr to i64

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="2342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6923">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_9_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1175" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %C_addr_1 = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="2343" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6923">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_9_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1176" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:5  store i32 0, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6923">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_9_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1177" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="2345" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load = load i32* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="2346" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load = load i32* %B_addr, align 4

]]></node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="2347" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_13 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="2348" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_13 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="2349" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_13 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="2350" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_13 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="2351" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_13 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="2352" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_13 = mul nsw i32 %B_load, %A_load

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="2353" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="2354" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6931">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="2355" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6931">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_15 = add nsw i32 %C_load, %tmp_13

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="2356" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6931">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_15, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6931">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0.0:0  %k_1_0_s = or i6 %tmp_520, 1

]]></node>
<StgValue><ssdm name="k_1_0_s"/></StgValue>
</operation>

<operation id="2359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0.0:1  %k_1_0_cast = zext i6 %k_1_0_s to i8

]]></node>
<StgValue><ssdm name="k_1_0_cast"/></StgValue>
</operation>

<operation id="2360" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0:2  %tmp_7_0_1 = icmp ult i8 %k_1_0_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="2361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.0:3  br i1 %tmp_7_0_1, label %7, label %._crit_edge.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6935">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_0_1_trn_cast1 = zext i6 %k_1_0_s to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_1_trn_cast1"/></StgValue>
</operation>

<operation id="2363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6935">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_0_1_trn_cast = zext i6 %k_1_0_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_1_trn_cast"/></StgValue>
</operation>

<operation id="2364" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6935">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr5 = add i14 %tmp_10_0_1_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>

<operation id="2365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6935">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_19 = zext i14 %p_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="2366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6935">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_1 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="2367" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6935">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_1 = load i32* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="2368" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6935">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr6 = mul i13 %tmp_10_0_1_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr6"/></StgValue>
</operation>

<operation id="2369" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6935">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr11 = add i13 %tmp_trn_cast1, %p_addr6

]]></node>
<StgValue><ssdm name="p_addr11"/></StgValue>
</operation>

<operation id="2370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6935">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_20 = zext i13 %p_addr11 to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="2371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6935">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_1 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="2372" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6935">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_1 = load i32* %B_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="2373" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_1 = load i32* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="2374" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_1 = load i32* %B_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="2375" st_id="14" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1

]]></node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="2376" st_id="15" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1

]]></node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="2377" st_id="16" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1

]]></node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="2378" st_id="17" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1

]]></node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="2379" st_id="18" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1

]]></node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="2380" st_id="19" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1

]]></node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="2381" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_1 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2382" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6943">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_1 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>

<operation id="2383" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6943">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_1 = add nsw i32 %C_load_1, %tmp_11_0_1

]]></node>
<StgValue><ssdm name="tmp_12_0_1"/></StgValue>
</operation>

<operation id="2384" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6943">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_1, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2385" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6943">
<or_exp><and_exp><literal name="tmp_7_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2386" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0.1:0  %k_1_0_1 = add i6 %tmp_520, 2

]]></node>
<StgValue><ssdm name="k_1_0_1"/></StgValue>
</operation>

<operation id="2387" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0.1:1  %k_1_0_1_cast = zext i6 %k_1_0_1 to i8

]]></node>
<StgValue><ssdm name="k_1_0_1_cast"/></StgValue>
</operation>

<operation id="2388" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.1:2  %tmp_7_0_2 = icmp ult i8 %k_1_0_1_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="2389" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.1:3  br i1 %tmp_7_0_2, label %8, label %._crit_edge.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="2390" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_0_2_trn_cast1 = zext i6 %k_1_0_1 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_2_trn_cast1"/></StgValue>
</operation>

<operation id="2391" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_0_2_trn_cast = zext i6 %k_1_0_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_2_trn_cast"/></StgValue>
</operation>

<operation id="2392" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr12 = add i14 %tmp_10_0_2_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr12"/></StgValue>
</operation>

<operation id="2393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_21 = zext i14 %p_addr12 to i64

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="2394" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_2 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="2395" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_2 = load i32* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="2396" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr14 = mul i13 %tmp_10_0_2_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr14"/></StgValue>
</operation>

<operation id="2397" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr15 = add i13 %tmp_trn_cast1, %p_addr14

]]></node>
<StgValue><ssdm name="p_addr15"/></StgValue>
</operation>

<operation id="2398" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_22 = zext i13 %p_addr15 to i64

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="2399" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_2 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="2400" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_2 = load i32* %B_addr_2, align 4

]]></node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="2401" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_2 = load i32* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="2402" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_2 = load i32* %B_addr_2, align 4

]]></node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="2403" st_id="23" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2

]]></node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="2404" st_id="24" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2

]]></node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="2405" st_id="25" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2

]]></node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="2406" st_id="26" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2

]]></node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="2407" st_id="27" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2

]]></node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="2408" st_id="28" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2

]]></node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="2409" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_2 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2410" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6955">
<or_exp><and_exp><literal name="tmp_7_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_2 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>

<operation id="2411" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6955">
<or_exp><and_exp><literal name="tmp_7_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_2 = add nsw i32 %C_load_2, %tmp_11_0_2

]]></node>
<StgValue><ssdm name="tmp_12_0_2"/></StgValue>
</operation>

<operation id="2412" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6955">
<or_exp><and_exp><literal name="tmp_7_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_2, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2413" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6955">
<or_exp><and_exp><literal name="tmp_7_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2414" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0.2:0  %k_1_0_2 = add i6 %tmp_520, 3

]]></node>
<StgValue><ssdm name="k_1_0_2"/></StgValue>
</operation>

<operation id="2415" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0.2:1  %k_1_0_2_cast = zext i6 %k_1_0_2 to i8

]]></node>
<StgValue><ssdm name="k_1_0_2_cast"/></StgValue>
</operation>

<operation id="2416" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.2:2  %tmp_7_0_3 = icmp ult i8 %k_1_0_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_3"/></StgValue>
</operation>

<operation id="2417" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.2:3  br i1 %tmp_7_0_3, label %9, label %._crit_edge.0.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2418" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_0_3_trn_cast1 = zext i6 %k_1_0_2 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_3_trn_cast1"/></StgValue>
</operation>

<operation id="2419" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_0_3_trn_cast = zext i6 %k_1_0_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_3_trn_cast"/></StgValue>
</operation>

<operation id="2420" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr23 = add i14 %tmp_10_0_3_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr23"/></StgValue>
</operation>

<operation id="2421" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_23 = zext i14 %p_addr23 to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="2422" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_4 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="2423" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_4 = load i32* %A_addr_4, align 4

]]></node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="2424" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr24 = mul i13 %tmp_10_0_3_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr24"/></StgValue>
</operation>

<operation id="2425" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr26 = add i13 %tmp_trn_cast1, %p_addr24

]]></node>
<StgValue><ssdm name="p_addr26"/></StgValue>
</operation>

<operation id="2426" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_24 = zext i13 %p_addr26 to i64

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="2427" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_4 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="B_addr_4"/></StgValue>
</operation>

<operation id="2428" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_4 = load i32* %B_addr_4, align 4

]]></node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2429" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_4 = load i32* %A_addr_4, align 4

]]></node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="2430" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_4 = load i32* %B_addr_4, align 4

]]></node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2431" st_id="32" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4

]]></node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2432" st_id="33" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4

]]></node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2433" st_id="34" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6963">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4

]]></node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2434" st_id="35" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4

]]></node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2435" st_id="36" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6965">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4

]]></node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2436" st_id="37" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4

]]></node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>

<operation id="2437" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_4 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2438" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6967">
<or_exp><and_exp><literal name="tmp_7_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_4 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_4"/></StgValue>
</operation>

<operation id="2439" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6967">
<or_exp><and_exp><literal name="tmp_7_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_3 = add nsw i32 %C_load_4, %tmp_11_0_3

]]></node>
<StgValue><ssdm name="tmp_12_0_3"/></StgValue>
</operation>

<operation id="2440" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6967">
<or_exp><and_exp><literal name="tmp_7_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_3, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2441" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6967">
<or_exp><and_exp><literal name="tmp_7_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2442" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0.3:0  %k_1_0_3 = add i6 %tmp_520, 4

]]></node>
<StgValue><ssdm name="k_1_0_3"/></StgValue>
</operation>

<operation id="2443" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0.3:1  %k_1_0_3_cast = zext i6 %k_1_0_3 to i8

]]></node>
<StgValue><ssdm name="k_1_0_3_cast"/></StgValue>
</operation>

<operation id="2444" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.3:2  %tmp_7_0_4 = icmp ult i8 %k_1_0_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_4"/></StgValue>
</operation>

<operation id="2445" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.3:3  br i1 %tmp_7_0_4, label %10, label %._crit_edge.0.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2446" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_0_4_trn_cast1 = zext i6 %k_1_0_3 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_4_trn_cast1"/></StgValue>
</operation>

<operation id="2447" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_0_4_trn_cast = zext i6 %k_1_0_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_4_trn_cast"/></StgValue>
</operation>

<operation id="2448" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr32 = add i14 %tmp_10_0_4_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr32"/></StgValue>
</operation>

<operation id="2449" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_27 = zext i14 %p_addr32 to i64

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="2450" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_6 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_27

]]></node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="2451" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_6 = load i32* %A_addr_6, align 4

]]></node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="2452" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr33 = mul i13 %tmp_10_0_4_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr33"/></StgValue>
</operation>

<operation id="2453" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr35 = add i13 %tmp_trn_cast1, %p_addr33

]]></node>
<StgValue><ssdm name="p_addr35"/></StgValue>
</operation>

<operation id="2454" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_28 = zext i13 %p_addr35 to i64

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="2455" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_6 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_28

]]></node>
<StgValue><ssdm name="B_addr_6"/></StgValue>
</operation>

<operation id="2456" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_6 = load i32* %B_addr_6, align 4

]]></node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="2457" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_6 = load i32* %A_addr_6, align 4

]]></node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="2458" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_6 = load i32* %B_addr_6, align 4

]]></node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="2459" st_id="41" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6

]]></node>
<StgValue><ssdm name="tmp_11_0_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="2460" st_id="42" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6

]]></node>
<StgValue><ssdm name="tmp_11_0_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2461" st_id="43" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6

]]></node>
<StgValue><ssdm name="tmp_11_0_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2462" st_id="44" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6

]]></node>
<StgValue><ssdm name="tmp_11_0_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2463" st_id="45" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6

]]></node>
<StgValue><ssdm name="tmp_11_0_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2464" st_id="46" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6

]]></node>
<StgValue><ssdm name="tmp_11_0_4"/></StgValue>
</operation>

<operation id="2465" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_6 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2466" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6979">
<or_exp><and_exp><literal name="tmp_7_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_6 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_6"/></StgValue>
</operation>

<operation id="2467" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6979">
<or_exp><and_exp><literal name="tmp_7_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_4 = add nsw i32 %C_load_6, %tmp_11_0_4

]]></node>
<StgValue><ssdm name="tmp_12_0_4"/></StgValue>
</operation>

<operation id="2468" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6979">
<or_exp><and_exp><literal name="tmp_7_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_4, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2469" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6979">
<or_exp><and_exp><literal name="tmp_7_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2470" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0.4:0  %k_1_0_4 = add i6 %tmp_520, 5

]]></node>
<StgValue><ssdm name="k_1_0_4"/></StgValue>
</operation>

<operation id="2471" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0.4:1  %k_1_0_4_cast = zext i6 %k_1_0_4 to i8

]]></node>
<StgValue><ssdm name="k_1_0_4_cast"/></StgValue>
</operation>

<operation id="2472" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.4:2  %tmp_7_0_5 = icmp ult i8 %k_1_0_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_5"/></StgValue>
</operation>

<operation id="2473" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.4:3  br i1 %tmp_7_0_5, label %11, label %._crit_edge.0.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2474" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_0_5_trn_cast1 = zext i6 %k_1_0_4 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_5_trn_cast1"/></StgValue>
</operation>

<operation id="2475" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_0_5_trn_cast = zext i6 %k_1_0_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_5_trn_cast"/></StgValue>
</operation>

<operation id="2476" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr41 = add i14 %tmp_10_0_5_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr41"/></StgValue>
</operation>

<operation id="2477" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_32 = zext i14 %p_addr41 to i64

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2478" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_8 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_32

]]></node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="2479" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_8 = load i32* %A_addr_8, align 4

]]></node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="2480" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr42 = mul i13 %tmp_10_0_5_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr42"/></StgValue>
</operation>

<operation id="2481" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr44 = add i13 %tmp_trn_cast1, %p_addr42

]]></node>
<StgValue><ssdm name="p_addr44"/></StgValue>
</operation>

<operation id="2482" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_33 = zext i13 %p_addr44 to i64

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="2483" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_8 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_33

]]></node>
<StgValue><ssdm name="B_addr_8"/></StgValue>
</operation>

<operation id="2484" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_8 = load i32* %B_addr_8, align 4

]]></node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2485" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_8 = load i32* %A_addr_8, align 4

]]></node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="2486" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_8 = load i32* %B_addr_8, align 4

]]></node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2487" st_id="50" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8

]]></node>
<StgValue><ssdm name="tmp_11_0_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2488" st_id="51" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8

]]></node>
<StgValue><ssdm name="tmp_11_0_5"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2489" st_id="52" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8

]]></node>
<StgValue><ssdm name="tmp_11_0_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2490" st_id="53" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8

]]></node>
<StgValue><ssdm name="tmp_11_0_5"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2491" st_id="54" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8

]]></node>
<StgValue><ssdm name="tmp_11_0_5"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2492" st_id="55" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8

]]></node>
<StgValue><ssdm name="tmp_11_0_5"/></StgValue>
</operation>

<operation id="2493" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_8 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_8"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2494" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6991">
<or_exp><and_exp><literal name="tmp_7_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_8 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_8"/></StgValue>
</operation>

<operation id="2495" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6991">
<or_exp><and_exp><literal name="tmp_7_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_5 = add nsw i32 %C_load_8, %tmp_11_0_5

]]></node>
<StgValue><ssdm name="tmp_12_0_5"/></StgValue>
</operation>

<operation id="2496" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6991">
<or_exp><and_exp><literal name="tmp_7_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_5, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2497" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6991">
<or_exp><and_exp><literal name="tmp_7_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2498" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0.5:0  %k_1_0_5 = add i6 %tmp_520, 6

]]></node>
<StgValue><ssdm name="k_1_0_5"/></StgValue>
</operation>

<operation id="2499" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0.5:1  %k_1_0_5_cast = zext i6 %k_1_0_5 to i8

]]></node>
<StgValue><ssdm name="k_1_0_5_cast"/></StgValue>
</operation>

<operation id="2500" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.5:2  %tmp_7_0_6 = icmp ult i8 %k_1_0_5_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_6"/></StgValue>
</operation>

<operation id="2501" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.5:3  br i1 %tmp_7_0_6, label %12, label %._crit_edge.0.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2502" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_0_6_trn_cast1 = zext i6 %k_1_0_5 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_6_trn_cast1"/></StgValue>
</operation>

<operation id="2503" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_0_6_trn_cast = zext i6 %k_1_0_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_6_trn_cast"/></StgValue>
</operation>

<operation id="2504" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr53 = add i14 %tmp_10_0_6_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr53"/></StgValue>
</operation>

<operation id="2505" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_36 = zext i14 %p_addr53 to i64

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2506" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_11 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="2507" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_11 = load i32* %A_addr_11, align 4

]]></node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="2508" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr54 = mul i13 %tmp_10_0_6_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr54"/></StgValue>
</operation>

<operation id="2509" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr56 = add i13 %tmp_trn_cast1, %p_addr54

]]></node>
<StgValue><ssdm name="p_addr56"/></StgValue>
</operation>

<operation id="2510" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_37 = zext i13 %p_addr56 to i64

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2511" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_11 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_37

]]></node>
<StgValue><ssdm name="B_addr_11"/></StgValue>
</operation>

<operation id="2512" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_11 = load i32* %B_addr_11, align 4

]]></node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2513" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_11 = load i32* %A_addr_11, align 4

]]></node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="2514" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_11 = load i32* %B_addr_11, align 4

]]></node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2515" st_id="59" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11

]]></node>
<StgValue><ssdm name="tmp_11_0_6"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2516" st_id="60" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11

]]></node>
<StgValue><ssdm name="tmp_11_0_6"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2517" st_id="61" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11

]]></node>
<StgValue><ssdm name="tmp_11_0_6"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2518" st_id="62" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11

]]></node>
<StgValue><ssdm name="tmp_11_0_6"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2519" st_id="63" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11

]]></node>
<StgValue><ssdm name="tmp_11_0_6"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2520" st_id="64" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11

]]></node>
<StgValue><ssdm name="tmp_11_0_6"/></StgValue>
</operation>

<operation id="2521" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_11 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_11"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2522" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7003">
<or_exp><and_exp><literal name="tmp_7_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_11 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_11"/></StgValue>
</operation>

<operation id="2523" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7003">
<or_exp><and_exp><literal name="tmp_7_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_6 = add nsw i32 %C_load_11, %tmp_11_0_6

]]></node>
<StgValue><ssdm name="tmp_12_0_6"/></StgValue>
</operation>

<operation id="2524" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7003">
<or_exp><and_exp><literal name="tmp_7_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_6, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2525" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7003">
<or_exp><and_exp><literal name="tmp_7_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2526" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0.6:0  %k_1_0_6 = add i6 %tmp_520, 7

]]></node>
<StgValue><ssdm name="k_1_0_6"/></StgValue>
</operation>

<operation id="2527" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0.6:1  %k_1_0_6_cast = zext i6 %k_1_0_6 to i8

]]></node>
<StgValue><ssdm name="k_1_0_6_cast"/></StgValue>
</operation>

<operation id="2528" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.6:2  %tmp_7_0_7 = icmp ult i8 %k_1_0_6_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_7"/></StgValue>
</operation>

<operation id="2529" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.6:3  br i1 %tmp_7_0_7, label %13, label %._crit_edge.0.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2530" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_0_7_trn_cast1 = zext i6 %k_1_0_6 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_7_trn_cast1"/></StgValue>
</operation>

<operation id="2531" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_0_7_trn_cast = zext i6 %k_1_0_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_7_trn_cast"/></StgValue>
</operation>

<operation id="2532" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr62 = add i14 %tmp_10_0_7_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr62"/></StgValue>
</operation>

<operation id="2533" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_40 = zext i14 %p_addr62 to i64

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="2534" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_14 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="2535" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_14 = load i32* %A_addr_14, align 4

]]></node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="2536" st_id="66" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr63 = mul i13 %tmp_10_0_7_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr63"/></StgValue>
</operation>

<operation id="2537" st_id="66" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr65 = add i13 %tmp_trn_cast1, %p_addr63

]]></node>
<StgValue><ssdm name="p_addr65"/></StgValue>
</operation>

<operation id="2538" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_41 = zext i13 %p_addr65 to i64

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2539" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_14 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="B_addr_14"/></StgValue>
</operation>

<operation id="2540" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_14 = load i32* %B_addr_14, align 4

]]></node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2541" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_14 = load i32* %A_addr_14, align 4

]]></node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="2542" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_14 = load i32* %B_addr_14, align 4

]]></node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2543" st_id="68" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14

]]></node>
<StgValue><ssdm name="tmp_11_0_7"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2544" st_id="69" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14

]]></node>
<StgValue><ssdm name="tmp_11_0_7"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2545" st_id="70" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14

]]></node>
<StgValue><ssdm name="tmp_11_0_7"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2546" st_id="71" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14

]]></node>
<StgValue><ssdm name="tmp_11_0_7"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2547" st_id="72" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14

]]></node>
<StgValue><ssdm name="tmp_11_0_7"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2548" st_id="73" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14

]]></node>
<StgValue><ssdm name="tmp_11_0_7"/></StgValue>
</operation>

<operation id="2549" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_14 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_14"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2550" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7015">
<or_exp><and_exp><literal name="tmp_7_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_14 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_14"/></StgValue>
</operation>

<operation id="2551" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7015">
<or_exp><and_exp><literal name="tmp_7_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_7 = add nsw i32 %C_load_14, %tmp_11_0_7

]]></node>
<StgValue><ssdm name="tmp_12_0_7"/></StgValue>
</operation>

<operation id="2552" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7015">
<or_exp><and_exp><literal name="tmp_7_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_7, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2553" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7015">
<or_exp><and_exp><literal name="tmp_7_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2554" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0.7:0  %k_1_0_7 = add i6 %tmp_520, 8

]]></node>
<StgValue><ssdm name="k_1_0_7"/></StgValue>
</operation>

<operation id="2555" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0.7:1  %k_1_0_7_cast = zext i6 %k_1_0_7 to i8

]]></node>
<StgValue><ssdm name="k_1_0_7_cast"/></StgValue>
</operation>

<operation id="2556" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.7:2  %tmp_7_0_8 = icmp ult i8 %k_1_0_7_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_8"/></StgValue>
</operation>

<operation id="2557" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.7:3  br i1 %tmp_7_0_8, label %14, label %._crit_edge.0.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2558" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_0_8_trn_cast1 = zext i6 %k_1_0_7 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_8_trn_cast1"/></StgValue>
</operation>

<operation id="2559" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_0_8_trn_cast = zext i6 %k_1_0_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_8_trn_cast"/></StgValue>
</operation>

<operation id="2560" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr75 = add i14 %tmp_10_0_8_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr75"/></StgValue>
</operation>

<operation id="2561" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_46 = zext i14 %p_addr75 to i64

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="2562" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_17 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_46

]]></node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="2563" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_17 = load i32* %A_addr_17, align 4

]]></node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="2564" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr77 = mul i13 %tmp_10_0_8_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr77"/></StgValue>
</operation>

<operation id="2565" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr78 = add i13 %tmp_trn_cast1, %p_addr77

]]></node>
<StgValue><ssdm name="p_addr78"/></StgValue>
</operation>

<operation id="2566" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_47 = zext i13 %p_addr78 to i64

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="2567" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_17 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="B_addr_17"/></StgValue>
</operation>

<operation id="2568" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_17 = load i32* %B_addr_17, align 4

]]></node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2569" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_17 = load i32* %A_addr_17, align 4

]]></node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="2570" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_17 = load i32* %B_addr_17, align 4

]]></node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2571" st_id="77" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17

]]></node>
<StgValue><ssdm name="tmp_11_0_8"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2572" st_id="78" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17

]]></node>
<StgValue><ssdm name="tmp_11_0_8"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2573" st_id="79" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7023">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17

]]></node>
<StgValue><ssdm name="tmp_11_0_8"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2574" st_id="80" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17

]]></node>
<StgValue><ssdm name="tmp_11_0_8"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2575" st_id="81" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7025">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17

]]></node>
<StgValue><ssdm name="tmp_11_0_8"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2576" st_id="82" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17

]]></node>
<StgValue><ssdm name="tmp_11_0_8"/></StgValue>
</operation>

<operation id="2577" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_17 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_17"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2578" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7027">
<or_exp><and_exp><literal name="tmp_7_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_17 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_17"/></StgValue>
</operation>

<operation id="2579" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7027">
<or_exp><and_exp><literal name="tmp_7_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_8 = add nsw i32 %C_load_17, %tmp_11_0_8

]]></node>
<StgValue><ssdm name="tmp_12_0_8"/></StgValue>
</operation>

<operation id="2580" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7027">
<or_exp><and_exp><literal name="tmp_7_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_8, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2581" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7027">
<or_exp><and_exp><literal name="tmp_7_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2582" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0.8:0  %k_1_0_8 = add i6 %tmp_520, 9

]]></node>
<StgValue><ssdm name="k_1_0_8"/></StgValue>
</operation>

<operation id="2583" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0.8:1  %k_1_0_8_cast = zext i6 %k_1_0_8 to i8

]]></node>
<StgValue><ssdm name="k_1_0_8_cast"/></StgValue>
</operation>

<operation id="2584" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.8:2  %tmp_7_0_9 = icmp ult i8 %k_1_0_8_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_9"/></StgValue>
</operation>

<operation id="2585" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.8:3  br i1 %tmp_7_0_9, label %15, label %._crit_edge.0.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2586" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_0_9_trn_cast1 = zext i6 %k_1_0_8 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_9_trn_cast1"/></StgValue>
</operation>

<operation id="2587" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_0_9_trn_cast = zext i6 %k_1_0_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_9_trn_cast"/></StgValue>
</operation>

<operation id="2588" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr90 = add i14 %tmp_10_0_9_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr90"/></StgValue>
</operation>

<operation id="2589" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_53 = zext i14 %p_addr90 to i64

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="2590" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_21 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_53

]]></node>
<StgValue><ssdm name="A_addr_21"/></StgValue>
</operation>

<operation id="2591" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_21 = load i32* %A_addr_21, align 4

]]></node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="2592" st_id="84" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr92 = mul i13 %tmp_10_0_9_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr92"/></StgValue>
</operation>

<operation id="2593" st_id="84" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr93 = add i13 %tmp_trn_cast1, %p_addr92

]]></node>
<StgValue><ssdm name="p_addr93"/></StgValue>
</operation>

<operation id="2594" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_54 = zext i13 %p_addr93 to i64

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="2595" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_21 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="B_addr_21"/></StgValue>
</operation>

<operation id="2596" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_21 = load i32* %B_addr_21, align 4

]]></node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2597" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_21 = load i32* %A_addr_21, align 4

]]></node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="2598" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_21 = load i32* %B_addr_21, align 4

]]></node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2599" st_id="86" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21

]]></node>
<StgValue><ssdm name="tmp_11_0_9"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2600" st_id="87" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21

]]></node>
<StgValue><ssdm name="tmp_11_0_9"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2601" st_id="88" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21

]]></node>
<StgValue><ssdm name="tmp_11_0_9"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2602" st_id="89" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21

]]></node>
<StgValue><ssdm name="tmp_11_0_9"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2603" st_id="90" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21

]]></node>
<StgValue><ssdm name="tmp_11_0_9"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2604" st_id="91" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21

]]></node>
<StgValue><ssdm name="tmp_11_0_9"/></StgValue>
</operation>

<operation id="2605" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_21 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_21"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2606" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7039">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_21 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_21"/></StgValue>
</operation>

<operation id="2607" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7039">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_9 = add nsw i32 %C_load_21, %tmp_11_0_9

]]></node>
<StgValue><ssdm name="tmp_12_0_9"/></StgValue>
</operation>

<operation id="2608" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7039">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_9, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2609" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7039">
<or_exp><and_exp><literal name="tmp_7_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2610" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0.9:0  %k_1_0_9 = add i6 %tmp_520, 10

]]></node>
<StgValue><ssdm name="k_1_0_9"/></StgValue>
</operation>

<operation id="2611" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0.9:1  %k_1_0_9_cast = zext i6 %k_1_0_9 to i8

]]></node>
<StgValue><ssdm name="k_1_0_9_cast"/></StgValue>
</operation>

<operation id="2612" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.9:2  %tmp_7_0_s = icmp ult i8 %k_1_0_9_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_s"/></StgValue>
</operation>

<operation id="2613" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.9:3  br i1 %tmp_7_0_s, label %16, label %._crit_edge.0.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2614" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_0_trn_cast1 = zext i6 %k_1_0_9 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_trn_cast1"/></StgValue>
</operation>

<operation id="2615" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_0_trn_cast = zext i6 %k_1_0_9 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_trn_cast"/></StgValue>
</operation>

<operation id="2616" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr104 = add i14 %tmp_10_0_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr104"/></StgValue>
</operation>

<operation id="2617" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_59 = zext i14 %p_addr104 to i64

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2618" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_25 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_59

]]></node>
<StgValue><ssdm name="A_addr_25"/></StgValue>
</operation>

<operation id="2619" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_25 = load i32* %A_addr_25, align 4

]]></node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="2620" st_id="93" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr105 = mul i13 %tmp_10_0_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr105"/></StgValue>
</operation>

<operation id="2621" st_id="93" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr107 = add i13 %tmp_trn_cast1, %p_addr105

]]></node>
<StgValue><ssdm name="p_addr107"/></StgValue>
</operation>

<operation id="2622" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_60 = zext i13 %p_addr107 to i64

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2623" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_25 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="B_addr_25"/></StgValue>
</operation>

<operation id="2624" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_25 = load i32* %B_addr_25, align 4

]]></node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2625" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_25 = load i32* %A_addr_25, align 4

]]></node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="2626" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_25 = load i32* %B_addr_25, align 4

]]></node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2627" st_id="95" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_s = mul nsw i32 %B_load_25, %A_load_25

]]></node>
<StgValue><ssdm name="tmp_11_0_s"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2628" st_id="96" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_s = mul nsw i32 %B_load_25, %A_load_25

]]></node>
<StgValue><ssdm name="tmp_11_0_s"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2629" st_id="97" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_s = mul nsw i32 %B_load_25, %A_load_25

]]></node>
<StgValue><ssdm name="tmp_11_0_s"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2630" st_id="98" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_s = mul nsw i32 %B_load_25, %A_load_25

]]></node>
<StgValue><ssdm name="tmp_11_0_s"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2631" st_id="99" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_s = mul nsw i32 %B_load_25, %A_load_25

]]></node>
<StgValue><ssdm name="tmp_11_0_s"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2632" st_id="100" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_s = mul nsw i32 %B_load_25, %A_load_25

]]></node>
<StgValue><ssdm name="tmp_11_0_s"/></StgValue>
</operation>

<operation id="2633" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_25 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_25"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2634" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7051">
<or_exp><and_exp><literal name="tmp_7_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_25 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_25"/></StgValue>
</operation>

<operation id="2635" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7051">
<or_exp><and_exp><literal name="tmp_7_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_s = add nsw i32 %C_load_25, %tmp_11_0_s

]]></node>
<StgValue><ssdm name="tmp_12_0_s"/></StgValue>
</operation>

<operation id="2636" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7051">
<or_exp><and_exp><literal name="tmp_7_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_s, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2637" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7051">
<or_exp><and_exp><literal name="tmp_7_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2638" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0.10:0  %k_1_0_10 = add i6 %tmp_520, 11

]]></node>
<StgValue><ssdm name="k_1_0_10"/></StgValue>
</operation>

<operation id="2639" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0.10:1  %k_1_0_10_cast = zext i6 %k_1_0_10 to i8

]]></node>
<StgValue><ssdm name="k_1_0_10_cast"/></StgValue>
</operation>

<operation id="2640" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.10:2  %tmp_7_0_10 = icmp ult i8 %k_1_0_10_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_10"/></StgValue>
</operation>

<operation id="2641" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.10:3  br i1 %tmp_7_0_10, label %17, label %._crit_edge.0.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2642" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_0_10_trn_cast1 = zext i6 %k_1_0_10 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_10_trn_cast1"/></StgValue>
</operation>

<operation id="2643" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_0_10_trn_cast = zext i6 %k_1_0_10 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_10_trn_cast"/></StgValue>
</operation>

<operation id="2644" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr117 = add i14 %tmp_10_0_10_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr117"/></StgValue>
</operation>

<operation id="2645" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_65 = zext i14 %p_addr117 to i64

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="2646" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_29 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="A_addr_29"/></StgValue>
</operation>

<operation id="2647" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_29 = load i32* %A_addr_29, align 4

]]></node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="2648" st_id="102" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr119 = mul i13 %tmp_10_0_10_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr119"/></StgValue>
</operation>

<operation id="2649" st_id="102" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr120 = add i13 %tmp_trn_cast1, %p_addr119

]]></node>
<StgValue><ssdm name="p_addr120"/></StgValue>
</operation>

<operation id="2650" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_66 = zext i13 %p_addr120 to i64

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="2651" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_29 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_66

]]></node>
<StgValue><ssdm name="B_addr_29"/></StgValue>
</operation>

<operation id="2652" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_29 = load i32* %B_addr_29, align 4

]]></node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2653" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_29 = load i32* %A_addr_29, align 4

]]></node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="2654" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_29 = load i32* %B_addr_29, align 4

]]></node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2655" st_id="104" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_10 = mul nsw i32 %B_load_29, %A_load_29

]]></node>
<StgValue><ssdm name="tmp_11_0_10"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2656" st_id="105" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_10 = mul nsw i32 %B_load_29, %A_load_29

]]></node>
<StgValue><ssdm name="tmp_11_0_10"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2657" st_id="106" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_10 = mul nsw i32 %B_load_29, %A_load_29

]]></node>
<StgValue><ssdm name="tmp_11_0_10"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2658" st_id="107" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_10 = mul nsw i32 %B_load_29, %A_load_29

]]></node>
<StgValue><ssdm name="tmp_11_0_10"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2659" st_id="108" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_10 = mul nsw i32 %B_load_29, %A_load_29

]]></node>
<StgValue><ssdm name="tmp_11_0_10"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2660" st_id="109" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_10 = mul nsw i32 %B_load_29, %A_load_29

]]></node>
<StgValue><ssdm name="tmp_11_0_10"/></StgValue>
</operation>

<operation id="2661" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_29 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_29"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2662" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7063">
<or_exp><and_exp><literal name="tmp_7_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_29 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_29"/></StgValue>
</operation>

<operation id="2663" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7063">
<or_exp><and_exp><literal name="tmp_7_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_10 = add nsw i32 %C_load_29, %tmp_11_0_10

]]></node>
<StgValue><ssdm name="tmp_12_0_10"/></StgValue>
</operation>

<operation id="2664" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7063">
<or_exp><and_exp><literal name="tmp_7_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_10, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2665" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7063">
<or_exp><and_exp><literal name="tmp_7_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2666" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0.11:0  %k_1_0_11 = add i6 %tmp_520, 12

]]></node>
<StgValue><ssdm name="k_1_0_11"/></StgValue>
</operation>

<operation id="2667" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0.11:1  %k_1_0_11_cast = zext i6 %k_1_0_11 to i8

]]></node>
<StgValue><ssdm name="k_1_0_11_cast"/></StgValue>
</operation>

<operation id="2668" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.11:2  %tmp_7_0_11 = icmp ult i8 %k_1_0_11_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_11"/></StgValue>
</operation>

<operation id="2669" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.11:3  br i1 %tmp_7_0_11, label %18, label %._crit_edge.0.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2670" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_0_11_trn_cast1 = zext i6 %k_1_0_11 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_11_trn_cast1"/></StgValue>
</operation>

<operation id="2671" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_0_11_trn_cast = zext i6 %k_1_0_11 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_11_trn_cast"/></StgValue>
</operation>

<operation id="2672" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr135 = add i14 %tmp_10_0_11_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr135"/></StgValue>
</operation>

<operation id="2673" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_73 = zext i14 %p_addr135 to i64

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="2674" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_34 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_73

]]></node>
<StgValue><ssdm name="A_addr_34"/></StgValue>
</operation>

<operation id="2675" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_34 = load i32* %A_addr_34, align 4

]]></node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="2676" st_id="111" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr137 = mul i13 %tmp_10_0_11_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr137"/></StgValue>
</operation>

<operation id="2677" st_id="111" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr138 = add i13 %tmp_trn_cast1, %p_addr137

]]></node>
<StgValue><ssdm name="p_addr138"/></StgValue>
</operation>

<operation id="2678" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_74 = zext i13 %p_addr138 to i64

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="2679" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_34 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_74

]]></node>
<StgValue><ssdm name="B_addr_34"/></StgValue>
</operation>

<operation id="2680" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_34 = load i32* %B_addr_34, align 4

]]></node>
<StgValue><ssdm name="B_load_34"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2681" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_34 = load i32* %A_addr_34, align 4

]]></node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="2682" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_34 = load i32* %B_addr_34, align 4

]]></node>
<StgValue><ssdm name="B_load_34"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2683" st_id="113" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_11 = mul nsw i32 %B_load_34, %A_load_34

]]></node>
<StgValue><ssdm name="tmp_11_0_11"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2684" st_id="114" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_11 = mul nsw i32 %B_load_34, %A_load_34

]]></node>
<StgValue><ssdm name="tmp_11_0_11"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2685" st_id="115" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_11 = mul nsw i32 %B_load_34, %A_load_34

]]></node>
<StgValue><ssdm name="tmp_11_0_11"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2686" st_id="116" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_11 = mul nsw i32 %B_load_34, %A_load_34

]]></node>
<StgValue><ssdm name="tmp_11_0_11"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2687" st_id="117" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_11 = mul nsw i32 %B_load_34, %A_load_34

]]></node>
<StgValue><ssdm name="tmp_11_0_11"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2688" st_id="118" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7074">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_11 = mul nsw i32 %B_load_34, %A_load_34

]]></node>
<StgValue><ssdm name="tmp_11_0_11"/></StgValue>
</operation>

<operation id="2689" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7074">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_34 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_34"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2690" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7075">
<or_exp><and_exp><literal name="tmp_7_0_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_34 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_34"/></StgValue>
</operation>

<operation id="2691" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7075">
<or_exp><and_exp><literal name="tmp_7_0_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_11 = add nsw i32 %C_load_34, %tmp_11_0_11

]]></node>
<StgValue><ssdm name="tmp_12_0_11"/></StgValue>
</operation>

<operation id="2692" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7075">
<or_exp><and_exp><literal name="tmp_7_0_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_11, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2693" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7075">
<or_exp><and_exp><literal name="tmp_7_0_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2694" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0.12:0  %k_1_0_12 = add i6 %tmp_520, 13

]]></node>
<StgValue><ssdm name="k_1_0_12"/></StgValue>
</operation>

<operation id="2695" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0.12:1  %k_1_0_12_cast = zext i6 %k_1_0_12 to i8

]]></node>
<StgValue><ssdm name="k_1_0_12_cast"/></StgValue>
</operation>

<operation id="2696" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.12:2  %tmp_7_0_12 = icmp ult i8 %k_1_0_12_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_12"/></StgValue>
</operation>

<operation id="2697" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.12:3  br i1 %tmp_7_0_12, label %19, label %._crit_edge.0.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2698" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_0_12_trn_cast1 = zext i6 %k_1_0_12 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_12_trn_cast1"/></StgValue>
</operation>

<operation id="2699" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_0_12_trn_cast = zext i6 %k_1_0_12 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_12_trn_cast"/></StgValue>
</operation>

<operation id="2700" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr155 = add i14 %tmp_10_0_12_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr155"/></StgValue>
</operation>

<operation id="2701" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_82 = zext i14 %p_addr155 to i64

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="2702" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_39 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_82

]]></node>
<StgValue><ssdm name="A_addr_39"/></StgValue>
</operation>

<operation id="2703" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_39 = load i32* %A_addr_39, align 4

]]></node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>

<operation id="2704" st_id="120" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr156 = mul i13 %tmp_10_0_12_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr156"/></StgValue>
</operation>

<operation id="2705" st_id="120" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr158 = add i13 %tmp_trn_cast1, %p_addr156

]]></node>
<StgValue><ssdm name="p_addr158"/></StgValue>
</operation>

<operation id="2706" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_83 = zext i13 %p_addr158 to i64

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="2707" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_39 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_83

]]></node>
<StgValue><ssdm name="B_addr_39"/></StgValue>
</operation>

<operation id="2708" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_39 = load i32* %B_addr_39, align 4

]]></node>
<StgValue><ssdm name="B_load_39"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2709" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_39 = load i32* %A_addr_39, align 4

]]></node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>

<operation id="2710" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_39 = load i32* %B_addr_39, align 4

]]></node>
<StgValue><ssdm name="B_load_39"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2711" st_id="122" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_12 = mul nsw i32 %B_load_39, %A_load_39

]]></node>
<StgValue><ssdm name="tmp_11_0_12"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2712" st_id="123" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_12 = mul nsw i32 %B_load_39, %A_load_39

]]></node>
<StgValue><ssdm name="tmp_11_0_12"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2713" st_id="124" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_12 = mul nsw i32 %B_load_39, %A_load_39

]]></node>
<StgValue><ssdm name="tmp_11_0_12"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2714" st_id="125" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_12 = mul nsw i32 %B_load_39, %A_load_39

]]></node>
<StgValue><ssdm name="tmp_11_0_12"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2715" st_id="126" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7085">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_12 = mul nsw i32 %B_load_39, %A_load_39

]]></node>
<StgValue><ssdm name="tmp_11_0_12"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2716" st_id="127" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_12 = mul nsw i32 %B_load_39, %A_load_39

]]></node>
<StgValue><ssdm name="tmp_11_0_12"/></StgValue>
</operation>

<operation id="2717" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_39 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_39"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2718" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7087">
<or_exp><and_exp><literal name="tmp_7_0_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_39 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_39"/></StgValue>
</operation>

<operation id="2719" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7087">
<or_exp><and_exp><literal name="tmp_7_0_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_12 = add nsw i32 %C_load_39, %tmp_11_0_12

]]></node>
<StgValue><ssdm name="tmp_12_0_12"/></StgValue>
</operation>

<operation id="2720" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7087">
<or_exp><and_exp><literal name="tmp_7_0_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_12, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2721" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7087">
<or_exp><and_exp><literal name="tmp_7_0_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2722" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.13:0  %k_1_0_13 = add i7 %k, 14

]]></node>
<StgValue><ssdm name="k_1_0_13"/></StgValue>
</operation>

<operation id="2723" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.13:1  %k_1_0_13_cast = zext i7 %k_1_0_13 to i8

]]></node>
<StgValue><ssdm name="k_1_0_13_cast"/></StgValue>
</operation>

<operation id="2724" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.13:2  %tmp_7_0_13 = icmp ult i8 %k_1_0_13_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_13"/></StgValue>
</operation>

<operation id="2725" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.13:3  br i1 %tmp_7_0_13, label %20, label %._crit_edge.0.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2726" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_13_trn_cast1 = zext i7 %k_1_0_13 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_13_trn_cast1"/></StgValue>
</operation>

<operation id="2727" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_13_trn_cast = zext i7 %k_1_0_13 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_13_trn_cast"/></StgValue>
</operation>

<operation id="2728" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr173 = add i14 %tmp_10_0_13_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr173"/></StgValue>
</operation>

<operation id="2729" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_90 = zext i14 %p_addr173 to i64

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="2730" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_44 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_90

]]></node>
<StgValue><ssdm name="A_addr_44"/></StgValue>
</operation>

<operation id="2731" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_44 = load i32* %A_addr_44, align 4

]]></node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="2732" st_id="129" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr174 = mul i13 %tmp_10_0_13_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr174"/></StgValue>
</operation>

<operation id="2733" st_id="129" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr176 = add i13 %tmp_trn_cast1, %p_addr174

]]></node>
<StgValue><ssdm name="p_addr176"/></StgValue>
</operation>

<operation id="2734" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_91 = zext i13 %p_addr176 to i64

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="2735" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_44 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_91

]]></node>
<StgValue><ssdm name="B_addr_44"/></StgValue>
</operation>

<operation id="2736" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_44 = load i32* %B_addr_44, align 4

]]></node>
<StgValue><ssdm name="B_load_44"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2737" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_44 = load i32* %A_addr_44, align 4

]]></node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="2738" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_44 = load i32* %B_addr_44, align 4

]]></node>
<StgValue><ssdm name="B_load_44"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2739" st_id="131" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_13 = mul nsw i32 %B_load_44, %A_load_44

]]></node>
<StgValue><ssdm name="tmp_11_0_13"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2740" st_id="132" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_13 = mul nsw i32 %B_load_44, %A_load_44

]]></node>
<StgValue><ssdm name="tmp_11_0_13"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2741" st_id="133" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7095">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_13 = mul nsw i32 %B_load_44, %A_load_44

]]></node>
<StgValue><ssdm name="tmp_11_0_13"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2742" st_id="134" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_13 = mul nsw i32 %B_load_44, %A_load_44

]]></node>
<StgValue><ssdm name="tmp_11_0_13"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2743" st_id="135" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_13 = mul nsw i32 %B_load_44, %A_load_44

]]></node>
<StgValue><ssdm name="tmp_11_0_13"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2744" st_id="136" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_13 = mul nsw i32 %B_load_44, %A_load_44

]]></node>
<StgValue><ssdm name="tmp_11_0_13"/></StgValue>
</operation>

<operation id="2745" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_44 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_44"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2746" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7099">
<or_exp><and_exp><literal name="tmp_7_0_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_44 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_44"/></StgValue>
</operation>

<operation id="2747" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7099">
<or_exp><and_exp><literal name="tmp_7_0_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_13 = add nsw i32 %C_load_44, %tmp_11_0_13

]]></node>
<StgValue><ssdm name="tmp_12_0_13"/></StgValue>
</operation>

<operation id="2748" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7099">
<or_exp><and_exp><literal name="tmp_7_0_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_13, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2749" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7099">
<or_exp><and_exp><literal name="tmp_7_0_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2750" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.14:0  %k_1_0_14 = add i7 %k, 15

]]></node>
<StgValue><ssdm name="k_1_0_14"/></StgValue>
</operation>

<operation id="2751" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.14:1  %k_1_0_14_cast = zext i7 %k_1_0_14 to i8

]]></node>
<StgValue><ssdm name="k_1_0_14_cast"/></StgValue>
</operation>

<operation id="2752" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.14:2  %tmp_7_0_14 = icmp ult i8 %k_1_0_14_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_14"/></StgValue>
</operation>

<operation id="2753" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.14:3  br i1 %tmp_7_0_14, label %21, label %._crit_edge.0.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2754" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_14_trn_cast1 = zext i7 %k_1_0_14 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_14_trn_cast1"/></StgValue>
</operation>

<operation id="2755" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_14_trn_cast = zext i7 %k_1_0_14 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_14_trn_cast"/></StgValue>
</operation>

<operation id="2756" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr191 = add i14 %tmp_10_0_14_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr191"/></StgValue>
</operation>

<operation id="2757" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_98 = zext i14 %p_addr191 to i64

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2758" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_49 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_98

]]></node>
<StgValue><ssdm name="A_addr_49"/></StgValue>
</operation>

<operation id="2759" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_49 = load i32* %A_addr_49, align 4

]]></node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>

<operation id="2760" st_id="138" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr192 = mul i13 %tmp_10_0_14_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr192"/></StgValue>
</operation>

<operation id="2761" st_id="138" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr194 = add i13 %tmp_trn_cast1, %p_addr192

]]></node>
<StgValue><ssdm name="p_addr194"/></StgValue>
</operation>

<operation id="2762" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_99 = zext i13 %p_addr194 to i64

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="2763" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_49 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_99

]]></node>
<StgValue><ssdm name="B_addr_49"/></StgValue>
</operation>

<operation id="2764" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_49 = load i32* %B_addr_49, align 4

]]></node>
<StgValue><ssdm name="B_load_49"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2765" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_49 = load i32* %A_addr_49, align 4

]]></node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>

<operation id="2766" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_49 = load i32* %B_addr_49, align 4

]]></node>
<StgValue><ssdm name="B_load_49"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2767" st_id="140" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_14 = mul nsw i32 %B_load_49, %A_load_49

]]></node>
<StgValue><ssdm name="tmp_11_0_14"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2768" st_id="141" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_14 = mul nsw i32 %B_load_49, %A_load_49

]]></node>
<StgValue><ssdm name="tmp_11_0_14"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2769" st_id="142" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_14 = mul nsw i32 %B_load_49, %A_load_49

]]></node>
<StgValue><ssdm name="tmp_11_0_14"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2770" st_id="143" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_14 = mul nsw i32 %B_load_49, %A_load_49

]]></node>
<StgValue><ssdm name="tmp_11_0_14"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2771" st_id="144" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_14 = mul nsw i32 %B_load_49, %A_load_49

]]></node>
<StgValue><ssdm name="tmp_11_0_14"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2772" st_id="145" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_14 = mul nsw i32 %B_load_49, %A_load_49

]]></node>
<StgValue><ssdm name="tmp_11_0_14"/></StgValue>
</operation>

<operation id="2773" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_49 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_49"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2774" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7111">
<or_exp><and_exp><literal name="tmp_7_0_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_49 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_49"/></StgValue>
</operation>

<operation id="2775" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7111">
<or_exp><and_exp><literal name="tmp_7_0_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_14 = add nsw i32 %C_load_49, %tmp_11_0_14

]]></node>
<StgValue><ssdm name="tmp_12_0_14"/></StgValue>
</operation>

<operation id="2776" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7111">
<or_exp><and_exp><literal name="tmp_7_0_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_14, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2777" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7111">
<or_exp><and_exp><literal name="tmp_7_0_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2778" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.15:0  %k_1_0_15 = add i7 %k, 16

]]></node>
<StgValue><ssdm name="k_1_0_15"/></StgValue>
</operation>

<operation id="2779" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.15:1  %k_1_0_15_cast = zext i7 %k_1_0_15 to i8

]]></node>
<StgValue><ssdm name="k_1_0_15_cast"/></StgValue>
</operation>

<operation id="2780" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.15:2  %tmp_7_0_15 = icmp ult i8 %k_1_0_15_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_15"/></StgValue>
</operation>

<operation id="2781" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.15:3  br i1 %tmp_7_0_15, label %22, label %._crit_edge.0.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2782" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_15_trn_cast1 = zext i7 %k_1_0_15 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_15_trn_cast1"/></StgValue>
</operation>

<operation id="2783" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_15_trn_cast = zext i7 %k_1_0_15 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_15_trn_cast"/></StgValue>
</operation>

<operation id="2784" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr212 = add i14 %tmp_10_0_15_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr212"/></StgValue>
</operation>

<operation id="2785" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_108 = zext i14 %p_addr212 to i64

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2786" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_54 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_108

]]></node>
<StgValue><ssdm name="A_addr_54"/></StgValue>
</operation>

<operation id="2787" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_54 = load i32* %A_addr_54, align 4

]]></node>
<StgValue><ssdm name="A_load_54"/></StgValue>
</operation>

<operation id="2788" st_id="147" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr213 = mul i13 %tmp_10_0_15_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr213"/></StgValue>
</operation>

<operation id="2789" st_id="147" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr215 = add i13 %tmp_trn_cast1, %p_addr213

]]></node>
<StgValue><ssdm name="p_addr215"/></StgValue>
</operation>

<operation id="2790" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_109 = zext i13 %p_addr215 to i64

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="2791" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_54 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_109

]]></node>
<StgValue><ssdm name="B_addr_54"/></StgValue>
</operation>

<operation id="2792" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_54 = load i32* %B_addr_54, align 4

]]></node>
<StgValue><ssdm name="B_load_54"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2793" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_54 = load i32* %A_addr_54, align 4

]]></node>
<StgValue><ssdm name="A_load_54"/></StgValue>
</operation>

<operation id="2794" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_54 = load i32* %B_addr_54, align 4

]]></node>
<StgValue><ssdm name="B_load_54"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2795" st_id="149" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_15 = mul nsw i32 %B_load_54, %A_load_54

]]></node>
<StgValue><ssdm name="tmp_11_0_15"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2796" st_id="150" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_15 = mul nsw i32 %B_load_54, %A_load_54

]]></node>
<StgValue><ssdm name="tmp_11_0_15"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2797" st_id="151" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_15 = mul nsw i32 %B_load_54, %A_load_54

]]></node>
<StgValue><ssdm name="tmp_11_0_15"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2798" st_id="152" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_15 = mul nsw i32 %B_load_54, %A_load_54

]]></node>
<StgValue><ssdm name="tmp_11_0_15"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2799" st_id="153" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_15 = mul nsw i32 %B_load_54, %A_load_54

]]></node>
<StgValue><ssdm name="tmp_11_0_15"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2800" st_id="154" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_15 = mul nsw i32 %B_load_54, %A_load_54

]]></node>
<StgValue><ssdm name="tmp_11_0_15"/></StgValue>
</operation>

<operation id="2801" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_54 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_54"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2802" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7123">
<or_exp><and_exp><literal name="tmp_7_0_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_54 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_54"/></StgValue>
</operation>

<operation id="2803" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7123">
<or_exp><and_exp><literal name="tmp_7_0_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_15 = add nsw i32 %C_load_54, %tmp_11_0_15

]]></node>
<StgValue><ssdm name="tmp_12_0_15"/></StgValue>
</operation>

<operation id="2804" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7123">
<or_exp><and_exp><literal name="tmp_7_0_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_15, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2805" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7123">
<or_exp><and_exp><literal name="tmp_7_0_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2806" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.16:0  %k_1_0_16 = add i7 %k, 17

]]></node>
<StgValue><ssdm name="k_1_0_16"/></StgValue>
</operation>

<operation id="2807" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.16:1  %k_1_0_16_cast = zext i7 %k_1_0_16 to i8

]]></node>
<StgValue><ssdm name="k_1_0_16_cast"/></StgValue>
</operation>

<operation id="2808" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.16:2  %tmp_7_0_16 = icmp ult i8 %k_1_0_16_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_16"/></StgValue>
</operation>

<operation id="2809" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.16:3  br i1 %tmp_7_0_16, label %23, label %._crit_edge.0.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2810" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_16_trn_cast1 = zext i7 %k_1_0_16 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_16_trn_cast1"/></StgValue>
</operation>

<operation id="2811" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_16_trn_cast = zext i7 %k_1_0_16 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_16_trn_cast"/></StgValue>
</operation>

<operation id="2812" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr233 = add i14 %tmp_10_0_16_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr233"/></StgValue>
</operation>

<operation id="2813" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_118 = zext i14 %p_addr233 to i64

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2814" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_59 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_118

]]></node>
<StgValue><ssdm name="A_addr_59"/></StgValue>
</operation>

<operation id="2815" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_59 = load i32* %A_addr_59, align 4

]]></node>
<StgValue><ssdm name="A_load_59"/></StgValue>
</operation>

<operation id="2816" st_id="156" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr234 = mul i13 %tmp_10_0_16_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr234"/></StgValue>
</operation>

<operation id="2817" st_id="156" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr236 = add i13 %tmp_trn_cast1, %p_addr234

]]></node>
<StgValue><ssdm name="p_addr236"/></StgValue>
</operation>

<operation id="2818" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_119 = zext i13 %p_addr236 to i64

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2819" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_59 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_119

]]></node>
<StgValue><ssdm name="B_addr_59"/></StgValue>
</operation>

<operation id="2820" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_59 = load i32* %B_addr_59, align 4

]]></node>
<StgValue><ssdm name="B_load_59"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2821" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_59 = load i32* %A_addr_59, align 4

]]></node>
<StgValue><ssdm name="A_load_59"/></StgValue>
</operation>

<operation id="2822" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_59 = load i32* %B_addr_59, align 4

]]></node>
<StgValue><ssdm name="B_load_59"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2823" st_id="158" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_16 = mul nsw i32 %B_load_59, %A_load_59

]]></node>
<StgValue><ssdm name="tmp_11_0_16"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2824" st_id="159" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_16 = mul nsw i32 %B_load_59, %A_load_59

]]></node>
<StgValue><ssdm name="tmp_11_0_16"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2825" st_id="160" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_16 = mul nsw i32 %B_load_59, %A_load_59

]]></node>
<StgValue><ssdm name="tmp_11_0_16"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2826" st_id="161" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_16 = mul nsw i32 %B_load_59, %A_load_59

]]></node>
<StgValue><ssdm name="tmp_11_0_16"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2827" st_id="162" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_16 = mul nsw i32 %B_load_59, %A_load_59

]]></node>
<StgValue><ssdm name="tmp_11_0_16"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2828" st_id="163" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_16 = mul nsw i32 %B_load_59, %A_load_59

]]></node>
<StgValue><ssdm name="tmp_11_0_16"/></StgValue>
</operation>

<operation id="2829" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_59 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_59"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2830" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7135">
<or_exp><and_exp><literal name="tmp_7_0_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_59 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_59"/></StgValue>
</operation>

<operation id="2831" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7135">
<or_exp><and_exp><literal name="tmp_7_0_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_16 = add nsw i32 %C_load_59, %tmp_11_0_16

]]></node>
<StgValue><ssdm name="tmp_12_0_16"/></StgValue>
</operation>

<operation id="2832" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7135">
<or_exp><and_exp><literal name="tmp_7_0_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_16, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2833" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7135">
<or_exp><and_exp><literal name="tmp_7_0_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2834" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.17:0  %k_1_0_17 = add i7 %k, 18

]]></node>
<StgValue><ssdm name="k_1_0_17"/></StgValue>
</operation>

<operation id="2835" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.17:1  %k_1_0_17_cast = zext i7 %k_1_0_17 to i8

]]></node>
<StgValue><ssdm name="k_1_0_17_cast"/></StgValue>
</operation>

<operation id="2836" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.17:2  %tmp_7_0_17 = icmp ult i8 %k_1_0_17_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_17"/></StgValue>
</operation>

<operation id="2837" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.17:3  br i1 %tmp_7_0_17, label %24, label %._crit_edge.0.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2838" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_17_trn_cast1 = zext i7 %k_1_0_17 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_17_trn_cast1"/></StgValue>
</operation>

<operation id="2839" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_17_trn_cast = zext i7 %k_1_0_17 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_17_trn_cast"/></StgValue>
</operation>

<operation id="2840" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr254 = add i14 %tmp_10_0_17_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr254"/></StgValue>
</operation>

<operation id="2841" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_128 = zext i14 %p_addr254 to i64

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="2842" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_64 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_128

]]></node>
<StgValue><ssdm name="A_addr_64"/></StgValue>
</operation>

<operation id="2843" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_64 = load i32* %A_addr_64, align 4

]]></node>
<StgValue><ssdm name="A_load_64"/></StgValue>
</operation>

<operation id="2844" st_id="165" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr255 = mul i13 %tmp_10_0_17_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr255"/></StgValue>
</operation>

<operation id="2845" st_id="165" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr257 = add i13 %tmp_trn_cast1, %p_addr255

]]></node>
<StgValue><ssdm name="p_addr257"/></StgValue>
</operation>

<operation id="2846" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_129 = zext i13 %p_addr257 to i64

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="2847" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_64 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_129

]]></node>
<StgValue><ssdm name="B_addr_64"/></StgValue>
</operation>

<operation id="2848" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_64 = load i32* %B_addr_64, align 4

]]></node>
<StgValue><ssdm name="B_load_64"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2849" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_64 = load i32* %A_addr_64, align 4

]]></node>
<StgValue><ssdm name="A_load_64"/></StgValue>
</operation>

<operation id="2850" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_64 = load i32* %B_addr_64, align 4

]]></node>
<StgValue><ssdm name="B_load_64"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2851" st_id="167" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_17 = mul nsw i32 %B_load_64, %A_load_64

]]></node>
<StgValue><ssdm name="tmp_11_0_17"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2852" st_id="168" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_17 = mul nsw i32 %B_load_64, %A_load_64

]]></node>
<StgValue><ssdm name="tmp_11_0_17"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2853" st_id="169" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_17 = mul nsw i32 %B_load_64, %A_load_64

]]></node>
<StgValue><ssdm name="tmp_11_0_17"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2854" st_id="170" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_17 = mul nsw i32 %B_load_64, %A_load_64

]]></node>
<StgValue><ssdm name="tmp_11_0_17"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2855" st_id="171" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_17 = mul nsw i32 %B_load_64, %A_load_64

]]></node>
<StgValue><ssdm name="tmp_11_0_17"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2856" st_id="172" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_17 = mul nsw i32 %B_load_64, %A_load_64

]]></node>
<StgValue><ssdm name="tmp_11_0_17"/></StgValue>
</operation>

<operation id="2857" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_64 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_64"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2858" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7147">
<or_exp><and_exp><literal name="tmp_7_0_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_64 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_64"/></StgValue>
</operation>

<operation id="2859" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7147">
<or_exp><and_exp><literal name="tmp_7_0_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_17 = add nsw i32 %C_load_64, %tmp_11_0_17

]]></node>
<StgValue><ssdm name="tmp_12_0_17"/></StgValue>
</operation>

<operation id="2860" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7147">
<or_exp><and_exp><literal name="tmp_7_0_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_17, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2861" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7147">
<or_exp><and_exp><literal name="tmp_7_0_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2862" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.18:0  %k_1_0_18 = add i7 %k, 19

]]></node>
<StgValue><ssdm name="k_1_0_18"/></StgValue>
</operation>

<operation id="2863" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.18:1  %k_1_0_18_cast = zext i7 %k_1_0_18 to i8

]]></node>
<StgValue><ssdm name="k_1_0_18_cast"/></StgValue>
</operation>

<operation id="2864" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.18:2  %tmp_7_0_18 = icmp ult i8 %k_1_0_18_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_18"/></StgValue>
</operation>

<operation id="2865" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.18:3  br i1 %tmp_7_0_18, label %25, label %._crit_edge.0.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2866" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_18_trn_cast1 = zext i7 %k_1_0_18 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_18_trn_cast1"/></StgValue>
</operation>

<operation id="2867" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_18_trn_cast = zext i7 %k_1_0_18 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_18_trn_cast"/></StgValue>
</operation>

<operation id="2868" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr275 = add i14 %tmp_10_0_18_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr275"/></StgValue>
</operation>

<operation id="2869" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_138 = zext i14 %p_addr275 to i64

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="2870" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_69 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_138

]]></node>
<StgValue><ssdm name="A_addr_69"/></StgValue>
</operation>

<operation id="2871" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_69 = load i32* %A_addr_69, align 4

]]></node>
<StgValue><ssdm name="A_load_69"/></StgValue>
</operation>

<operation id="2872" st_id="174" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr276 = mul i13 %tmp_10_0_18_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr276"/></StgValue>
</operation>

<operation id="2873" st_id="174" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr277 = add i13 %tmp_trn_cast1, %p_addr276

]]></node>
<StgValue><ssdm name="p_addr277"/></StgValue>
</operation>

<operation id="2874" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_139 = zext i13 %p_addr277 to i64

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="2875" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_69 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_139

]]></node>
<StgValue><ssdm name="B_addr_69"/></StgValue>
</operation>

<operation id="2876" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_69 = load i32* %B_addr_69, align 4

]]></node>
<StgValue><ssdm name="B_load_69"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2877" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_69 = load i32* %A_addr_69, align 4

]]></node>
<StgValue><ssdm name="A_load_69"/></StgValue>
</operation>

<operation id="2878" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_69 = load i32* %B_addr_69, align 4

]]></node>
<StgValue><ssdm name="B_load_69"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2879" st_id="176" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_18 = mul nsw i32 %B_load_69, %A_load_69

]]></node>
<StgValue><ssdm name="tmp_11_0_18"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2880" st_id="177" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_18 = mul nsw i32 %B_load_69, %A_load_69

]]></node>
<StgValue><ssdm name="tmp_11_0_18"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2881" st_id="178" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_18 = mul nsw i32 %B_load_69, %A_load_69

]]></node>
<StgValue><ssdm name="tmp_11_0_18"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2882" st_id="179" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_18 = mul nsw i32 %B_load_69, %A_load_69

]]></node>
<StgValue><ssdm name="tmp_11_0_18"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2883" st_id="180" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_18 = mul nsw i32 %B_load_69, %A_load_69

]]></node>
<StgValue><ssdm name="tmp_11_0_18"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2884" st_id="181" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_18 = mul nsw i32 %B_load_69, %A_load_69

]]></node>
<StgValue><ssdm name="tmp_11_0_18"/></StgValue>
</operation>

<operation id="2885" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_69 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_69"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2886" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7159">
<or_exp><and_exp><literal name="tmp_7_0_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_69 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_69"/></StgValue>
</operation>

<operation id="2887" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7159">
<or_exp><and_exp><literal name="tmp_7_0_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_18 = add nsw i32 %C_load_69, %tmp_11_0_18

]]></node>
<StgValue><ssdm name="tmp_12_0_18"/></StgValue>
</operation>

<operation id="2888" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7159">
<or_exp><and_exp><literal name="tmp_7_0_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_18, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2889" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7159">
<or_exp><and_exp><literal name="tmp_7_0_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2890" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.19:0  %k_1_0_19 = add i7 %k, 20

]]></node>
<StgValue><ssdm name="k_1_0_19"/></StgValue>
</operation>

<operation id="2891" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.19:1  %k_1_0_19_cast = zext i7 %k_1_0_19 to i8

]]></node>
<StgValue><ssdm name="k_1_0_19_cast"/></StgValue>
</operation>

<operation id="2892" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.19:2  %tmp_7_0_19 = icmp ult i8 %k_1_0_19_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_19"/></StgValue>
</operation>

<operation id="2893" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.19:3  br i1 %tmp_7_0_19, label %26, label %._crit_edge.0.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2894" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_19_trn_cast1 = zext i7 %k_1_0_19 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_19_trn_cast1"/></StgValue>
</operation>

<operation id="2895" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_19_trn_cast = zext i7 %k_1_0_19 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_19_trn_cast"/></StgValue>
</operation>

<operation id="2896" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr288 = add i14 %tmp_10_0_19_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr288"/></StgValue>
</operation>

<operation id="2897" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_148 = zext i14 %p_addr288 to i64

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2898" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_74 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_148

]]></node>
<StgValue><ssdm name="A_addr_74"/></StgValue>
</operation>

<operation id="2899" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_74 = load i32* %A_addr_74, align 4

]]></node>
<StgValue><ssdm name="A_load_74"/></StgValue>
</operation>

<operation id="2900" st_id="183" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr289 = mul i13 %tmp_10_0_19_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr289"/></StgValue>
</operation>

<operation id="2901" st_id="183" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr290 = add i13 %tmp_trn_cast1, %p_addr289

]]></node>
<StgValue><ssdm name="p_addr290"/></StgValue>
</operation>

<operation id="2902" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_149 = zext i13 %p_addr290 to i64

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2903" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_74 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_149

]]></node>
<StgValue><ssdm name="B_addr_74"/></StgValue>
</operation>

<operation id="2904" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_74 = load i32* %B_addr_74, align 4

]]></node>
<StgValue><ssdm name="B_load_74"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2905" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_74 = load i32* %A_addr_74, align 4

]]></node>
<StgValue><ssdm name="A_load_74"/></StgValue>
</operation>

<operation id="2906" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_74 = load i32* %B_addr_74, align 4

]]></node>
<StgValue><ssdm name="B_load_74"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2907" st_id="185" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_19 = mul nsw i32 %B_load_74, %A_load_74

]]></node>
<StgValue><ssdm name="tmp_11_0_19"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2908" st_id="186" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_19 = mul nsw i32 %B_load_74, %A_load_74

]]></node>
<StgValue><ssdm name="tmp_11_0_19"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2909" st_id="187" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_19 = mul nsw i32 %B_load_74, %A_load_74

]]></node>
<StgValue><ssdm name="tmp_11_0_19"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2910" st_id="188" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_19 = mul nsw i32 %B_load_74, %A_load_74

]]></node>
<StgValue><ssdm name="tmp_11_0_19"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2911" st_id="189" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_19 = mul nsw i32 %B_load_74, %A_load_74

]]></node>
<StgValue><ssdm name="tmp_11_0_19"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2912" st_id="190" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_19 = mul nsw i32 %B_load_74, %A_load_74

]]></node>
<StgValue><ssdm name="tmp_11_0_19"/></StgValue>
</operation>

<operation id="2913" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_74 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_74"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2914" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7171">
<or_exp><and_exp><literal name="tmp_7_0_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_74 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_74"/></StgValue>
</operation>

<operation id="2915" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7171">
<or_exp><and_exp><literal name="tmp_7_0_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_19 = add nsw i32 %C_load_74, %tmp_11_0_19

]]></node>
<StgValue><ssdm name="tmp_12_0_19"/></StgValue>
</operation>

<operation id="2916" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7171">
<or_exp><and_exp><literal name="tmp_7_0_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_19, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2917" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7171">
<or_exp><and_exp><literal name="tmp_7_0_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2918" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.20:0  %k_1_0_20 = add i7 %k, 21

]]></node>
<StgValue><ssdm name="k_1_0_20"/></StgValue>
</operation>

<operation id="2919" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.20:1  %k_1_0_20_cast = zext i7 %k_1_0_20 to i8

]]></node>
<StgValue><ssdm name="k_1_0_20_cast"/></StgValue>
</operation>

<operation id="2920" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.20:2  %tmp_7_0_20 = icmp ult i8 %k_1_0_20_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_20"/></StgValue>
</operation>

<operation id="2921" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.20:3  br i1 %tmp_7_0_20, label %27, label %._crit_edge.0.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2922" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_20_trn_cast1 = zext i7 %k_1_0_20 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_20_trn_cast1"/></StgValue>
</operation>

<operation id="2923" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_20_trn_cast = zext i7 %k_1_0_20 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_20_trn_cast"/></StgValue>
</operation>

<operation id="2924" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr302 = add i14 %tmp_10_0_20_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr302"/></StgValue>
</operation>

<operation id="2925" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_158 = zext i14 %p_addr302 to i64

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2926" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_79 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_158

]]></node>
<StgValue><ssdm name="A_addr_79"/></StgValue>
</operation>

<operation id="2927" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_79 = load i32* %A_addr_79, align 4

]]></node>
<StgValue><ssdm name="A_load_79"/></StgValue>
</operation>

<operation id="2928" st_id="192" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr303 = mul i13 %tmp_10_0_20_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr303"/></StgValue>
</operation>

<operation id="2929" st_id="192" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr305 = add i13 %tmp_trn_cast1, %p_addr303

]]></node>
<StgValue><ssdm name="p_addr305"/></StgValue>
</operation>

<operation id="2930" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_159 = zext i13 %p_addr305 to i64

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2931" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_79 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_159

]]></node>
<StgValue><ssdm name="B_addr_79"/></StgValue>
</operation>

<operation id="2932" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_79 = load i32* %B_addr_79, align 4

]]></node>
<StgValue><ssdm name="B_load_79"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2933" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_79 = load i32* %A_addr_79, align 4

]]></node>
<StgValue><ssdm name="A_load_79"/></StgValue>
</operation>

<operation id="2934" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_79 = load i32* %B_addr_79, align 4

]]></node>
<StgValue><ssdm name="B_load_79"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2935" st_id="194" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_20 = mul nsw i32 %B_load_79, %A_load_79

]]></node>
<StgValue><ssdm name="tmp_11_0_20"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2936" st_id="195" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_20 = mul nsw i32 %B_load_79, %A_load_79

]]></node>
<StgValue><ssdm name="tmp_11_0_20"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2937" st_id="196" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_20 = mul nsw i32 %B_load_79, %A_load_79

]]></node>
<StgValue><ssdm name="tmp_11_0_20"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2938" st_id="197" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_20 = mul nsw i32 %B_load_79, %A_load_79

]]></node>
<StgValue><ssdm name="tmp_11_0_20"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2939" st_id="198" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_20 = mul nsw i32 %B_load_79, %A_load_79

]]></node>
<StgValue><ssdm name="tmp_11_0_20"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2940" st_id="199" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_20 = mul nsw i32 %B_load_79, %A_load_79

]]></node>
<StgValue><ssdm name="tmp_11_0_20"/></StgValue>
</operation>

<operation id="2941" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_79 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_79"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2942" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7183">
<or_exp><and_exp><literal name="tmp_7_0_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_79 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_79"/></StgValue>
</operation>

<operation id="2943" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7183">
<or_exp><and_exp><literal name="tmp_7_0_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_20 = add nsw i32 %C_load_79, %tmp_11_0_20

]]></node>
<StgValue><ssdm name="tmp_12_0_20"/></StgValue>
</operation>

<operation id="2944" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7183">
<or_exp><and_exp><literal name="tmp_7_0_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_20, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2945" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7183">
<or_exp><and_exp><literal name="tmp_7_0_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2946" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.21:0  %k_1_0_21 = add i7 %k, 22

]]></node>
<StgValue><ssdm name="k_1_0_21"/></StgValue>
</operation>

<operation id="2947" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.21:1  %k_1_0_21_cast = zext i7 %k_1_0_21 to i8

]]></node>
<StgValue><ssdm name="k_1_0_21_cast"/></StgValue>
</operation>

<operation id="2948" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.21:2  %tmp_7_0_21 = icmp ult i8 %k_1_0_21_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_21"/></StgValue>
</operation>

<operation id="2949" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.21:3  br i1 %tmp_7_0_21, label %28, label %._crit_edge.0.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2950" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_21_trn_cast1 = zext i7 %k_1_0_21 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_21_trn_cast1"/></StgValue>
</operation>

<operation id="2951" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_21_trn_cast = zext i7 %k_1_0_21 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_21_trn_cast"/></StgValue>
</operation>

<operation id="2952" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr321 = add i14 %tmp_10_0_21_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr321"/></StgValue>
</operation>

<operation id="2953" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_168 = zext i14 %p_addr321 to i64

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2954" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="574" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_84 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_168

]]></node>
<StgValue><ssdm name="A_addr_84"/></StgValue>
</operation>

<operation id="2955" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_84 = load i32* %A_addr_84, align 4

]]></node>
<StgValue><ssdm name="A_load_84"/></StgValue>
</operation>

<operation id="2956" st_id="201" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr323 = mul i13 %tmp_10_0_21_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr323"/></StgValue>
</operation>

<operation id="2957" st_id="201" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr324 = add i13 %tmp_trn_cast1, %p_addr323

]]></node>
<StgValue><ssdm name="p_addr324"/></StgValue>
</operation>

<operation id="2958" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_169 = zext i13 %p_addr324 to i64

]]></node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2959" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_84 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_169

]]></node>
<StgValue><ssdm name="B_addr_84"/></StgValue>
</operation>

<operation id="2960" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_84 = load i32* %B_addr_84, align 4

]]></node>
<StgValue><ssdm name="B_load_84"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2961" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_84 = load i32* %A_addr_84, align 4

]]></node>
<StgValue><ssdm name="A_load_84"/></StgValue>
</operation>

<operation id="2962" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_84 = load i32* %B_addr_84, align 4

]]></node>
<StgValue><ssdm name="B_load_84"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2963" st_id="203" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_21 = mul nsw i32 %B_load_84, %A_load_84

]]></node>
<StgValue><ssdm name="tmp_11_0_21"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2964" st_id="204" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_21 = mul nsw i32 %B_load_84, %A_load_84

]]></node>
<StgValue><ssdm name="tmp_11_0_21"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2965" st_id="205" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_21 = mul nsw i32 %B_load_84, %A_load_84

]]></node>
<StgValue><ssdm name="tmp_11_0_21"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2966" st_id="206" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_21 = mul nsw i32 %B_load_84, %A_load_84

]]></node>
<StgValue><ssdm name="tmp_11_0_21"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2967" st_id="207" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_21 = mul nsw i32 %B_load_84, %A_load_84

]]></node>
<StgValue><ssdm name="tmp_11_0_21"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2968" st_id="208" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_21 = mul nsw i32 %B_load_84, %A_load_84

]]></node>
<StgValue><ssdm name="tmp_11_0_21"/></StgValue>
</operation>

<operation id="2969" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_84 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_84"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2970" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7195">
<or_exp><and_exp><literal name="tmp_7_0_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_84 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_84"/></StgValue>
</operation>

<operation id="2971" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7195">
<or_exp><and_exp><literal name="tmp_7_0_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_21 = add nsw i32 %C_load_84, %tmp_11_0_21

]]></node>
<StgValue><ssdm name="tmp_12_0_21"/></StgValue>
</operation>

<operation id="2972" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7195">
<or_exp><and_exp><literal name="tmp_7_0_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_21, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2973" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7195">
<or_exp><and_exp><literal name="tmp_7_0_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2974" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.22:0  %k_1_0_22 = add i7 %k, 23

]]></node>
<StgValue><ssdm name="k_1_0_22"/></StgValue>
</operation>

<operation id="2975" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.22:1  %k_1_0_22_cast = zext i7 %k_1_0_22 to i8

]]></node>
<StgValue><ssdm name="k_1_0_22_cast"/></StgValue>
</operation>

<operation id="2976" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.22:2  %tmp_7_0_22 = icmp ult i8 %k_1_0_22_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_22"/></StgValue>
</operation>

<operation id="2977" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.22:3  br i1 %tmp_7_0_22, label %29, label %._crit_edge.0.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2978" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_22_trn_cast1 = zext i7 %k_1_0_22 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_22_trn_cast1"/></StgValue>
</operation>

<operation id="2979" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_22_trn_cast = zext i7 %k_1_0_22 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_22_trn_cast"/></StgValue>
</operation>

<operation id="2980" st_id="210" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr341 = add i14 %tmp_10_0_22_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr341"/></StgValue>
</operation>

<operation id="2981" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_178 = zext i14 %p_addr341 to i64

]]></node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2982" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_89 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_178

]]></node>
<StgValue><ssdm name="A_addr_89"/></StgValue>
</operation>

<operation id="2983" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_89 = load i32* %A_addr_89, align 4

]]></node>
<StgValue><ssdm name="A_load_89"/></StgValue>
</operation>

<operation id="2984" st_id="210" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr342 = mul i13 %tmp_10_0_22_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr342"/></StgValue>
</operation>

<operation id="2985" st_id="210" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr344 = add i13 %tmp_trn_cast1, %p_addr342

]]></node>
<StgValue><ssdm name="p_addr344"/></StgValue>
</operation>

<operation id="2986" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_179 = zext i13 %p_addr344 to i64

]]></node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2987" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_89 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_179

]]></node>
<StgValue><ssdm name="B_addr_89"/></StgValue>
</operation>

<operation id="2988" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_89 = load i32* %B_addr_89, align 4

]]></node>
<StgValue><ssdm name="B_load_89"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2989" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_89 = load i32* %A_addr_89, align 4

]]></node>
<StgValue><ssdm name="A_load_89"/></StgValue>
</operation>

<operation id="2990" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_89 = load i32* %B_addr_89, align 4

]]></node>
<StgValue><ssdm name="B_load_89"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2991" st_id="212" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_22 = mul nsw i32 %B_load_89, %A_load_89

]]></node>
<StgValue><ssdm name="tmp_11_0_22"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2992" st_id="213" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_22 = mul nsw i32 %B_load_89, %A_load_89

]]></node>
<StgValue><ssdm name="tmp_11_0_22"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2993" st_id="214" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_22 = mul nsw i32 %B_load_89, %A_load_89

]]></node>
<StgValue><ssdm name="tmp_11_0_22"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2994" st_id="215" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_22 = mul nsw i32 %B_load_89, %A_load_89

]]></node>
<StgValue><ssdm name="tmp_11_0_22"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2995" st_id="216" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_22 = mul nsw i32 %B_load_89, %A_load_89

]]></node>
<StgValue><ssdm name="tmp_11_0_22"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2996" st_id="217" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_22 = mul nsw i32 %B_load_89, %A_load_89

]]></node>
<StgValue><ssdm name="tmp_11_0_22"/></StgValue>
</operation>

<operation id="2997" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_89 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_89"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2998" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7207">
<or_exp><and_exp><literal name="tmp_7_0_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_89 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_89"/></StgValue>
</operation>

<operation id="2999" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7207">
<or_exp><and_exp><literal name="tmp_7_0_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_22 = add nsw i32 %C_load_89, %tmp_11_0_22

]]></node>
<StgValue><ssdm name="tmp_12_0_22"/></StgValue>
</operation>

<operation id="3000" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7207">
<or_exp><and_exp><literal name="tmp_7_0_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_22, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3001" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7207">
<or_exp><and_exp><literal name="tmp_7_0_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3002" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.23:0  %k_1_0_23 = add i7 %k, 24

]]></node>
<StgValue><ssdm name="k_1_0_23"/></StgValue>
</operation>

<operation id="3003" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.23:1  %k_1_0_23_cast = zext i7 %k_1_0_23 to i8

]]></node>
<StgValue><ssdm name="k_1_0_23_cast"/></StgValue>
</operation>

<operation id="3004" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.23:2  %tmp_7_0_23 = icmp ult i8 %k_1_0_23_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_23"/></StgValue>
</operation>

<operation id="3005" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.23:3  br i1 %tmp_7_0_23, label %30, label %._crit_edge.0.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="3006" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_23_trn_cast1 = zext i7 %k_1_0_23 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_23_trn_cast1"/></StgValue>
</operation>

<operation id="3007" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_23_trn_cast = zext i7 %k_1_0_23 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_23_trn_cast"/></StgValue>
</operation>

<operation id="3008" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr360 = add i14 %tmp_10_0_23_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr360"/></StgValue>
</operation>

<operation id="3009" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_188 = zext i14 %p_addr360 to i64

]]></node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="3010" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_94 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_188

]]></node>
<StgValue><ssdm name="A_addr_94"/></StgValue>
</operation>

<operation id="3011" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_94 = load i32* %A_addr_94, align 4

]]></node>
<StgValue><ssdm name="A_load_94"/></StgValue>
</operation>

<operation id="3012" st_id="219" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr362 = mul i13 %tmp_10_0_23_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr362"/></StgValue>
</operation>

<operation id="3013" st_id="219" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr363 = add i13 %tmp_trn_cast1, %p_addr362

]]></node>
<StgValue><ssdm name="p_addr363"/></StgValue>
</operation>

<operation id="3014" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_189 = zext i13 %p_addr363 to i64

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="3015" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_94 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_189

]]></node>
<StgValue><ssdm name="B_addr_94"/></StgValue>
</operation>

<operation id="3016" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_94 = load i32* %B_addr_94, align 4

]]></node>
<StgValue><ssdm name="B_load_94"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="3017" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_94 = load i32* %A_addr_94, align 4

]]></node>
<StgValue><ssdm name="A_load_94"/></StgValue>
</operation>

<operation id="3018" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_94 = load i32* %B_addr_94, align 4

]]></node>
<StgValue><ssdm name="B_load_94"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="3019" st_id="221" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_23 = mul nsw i32 %B_load_94, %A_load_94

]]></node>
<StgValue><ssdm name="tmp_11_0_23"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="3020" st_id="222" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_23 = mul nsw i32 %B_load_94, %A_load_94

]]></node>
<StgValue><ssdm name="tmp_11_0_23"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="3021" st_id="223" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_23 = mul nsw i32 %B_load_94, %A_load_94

]]></node>
<StgValue><ssdm name="tmp_11_0_23"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="3022" st_id="224" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_23 = mul nsw i32 %B_load_94, %A_load_94

]]></node>
<StgValue><ssdm name="tmp_11_0_23"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="3023" st_id="225" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_23 = mul nsw i32 %B_load_94, %A_load_94

]]></node>
<StgValue><ssdm name="tmp_11_0_23"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="3024" st_id="226" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_23 = mul nsw i32 %B_load_94, %A_load_94

]]></node>
<StgValue><ssdm name="tmp_11_0_23"/></StgValue>
</operation>

<operation id="3025" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_94 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_94"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="3026" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7219">
<or_exp><and_exp><literal name="tmp_7_0_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_94 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_94"/></StgValue>
</operation>

<operation id="3027" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7219">
<or_exp><and_exp><literal name="tmp_7_0_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_23 = add nsw i32 %C_load_94, %tmp_11_0_23

]]></node>
<StgValue><ssdm name="tmp_12_0_23"/></StgValue>
</operation>

<operation id="3028" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7219">
<or_exp><and_exp><literal name="tmp_7_0_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_23, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3029" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7219">
<or_exp><and_exp><literal name="tmp_7_0_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3030" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.24:0  %k_1_0_24 = add i7 %k, 25

]]></node>
<StgValue><ssdm name="k_1_0_24"/></StgValue>
</operation>

<operation id="3031" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.24:1  %k_1_0_24_cast = zext i7 %k_1_0_24 to i8

]]></node>
<StgValue><ssdm name="k_1_0_24_cast"/></StgValue>
</operation>

<operation id="3032" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.24:2  %tmp_7_0_24 = icmp ult i8 %k_1_0_24_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_24"/></StgValue>
</operation>

<operation id="3033" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.24:3  br i1 %tmp_7_0_24, label %31, label %._crit_edge.0.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="3034" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_24_trn_cast1 = zext i7 %k_1_0_24 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_24_trn_cast1"/></StgValue>
</operation>

<operation id="3035" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_24_trn_cast = zext i7 %k_1_0_24 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_24_trn_cast"/></StgValue>
</operation>

<operation id="3036" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr380 = add i14 %tmp_10_0_24_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr380"/></StgValue>
</operation>

<operation id="3037" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_198 = zext i14 %p_addr380 to i64

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="3038" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_99 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_198

]]></node>
<StgValue><ssdm name="A_addr_99"/></StgValue>
</operation>

<operation id="3039" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_99 = load i32* %A_addr_99, align 4

]]></node>
<StgValue><ssdm name="A_load_99"/></StgValue>
</operation>

<operation id="3040" st_id="228" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr381 = mul i13 %tmp_10_0_24_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr381"/></StgValue>
</operation>

<operation id="3041" st_id="228" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr383 = add i13 %tmp_trn_cast1, %p_addr381

]]></node>
<StgValue><ssdm name="p_addr383"/></StgValue>
</operation>

<operation id="3042" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_199 = zext i13 %p_addr383 to i64

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="3043" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_99 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_199

]]></node>
<StgValue><ssdm name="B_addr_99"/></StgValue>
</operation>

<operation id="3044" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_99 = load i32* %B_addr_99, align 4

]]></node>
<StgValue><ssdm name="B_load_99"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="3045" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_99 = load i32* %A_addr_99, align 4

]]></node>
<StgValue><ssdm name="A_load_99"/></StgValue>
</operation>

<operation id="3046" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_99 = load i32* %B_addr_99, align 4

]]></node>
<StgValue><ssdm name="B_load_99"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="3047" st_id="230" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_24 = mul nsw i32 %B_load_99, %A_load_99

]]></node>
<StgValue><ssdm name="tmp_11_0_24"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="3048" st_id="231" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_24 = mul nsw i32 %B_load_99, %A_load_99

]]></node>
<StgValue><ssdm name="tmp_11_0_24"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="3049" st_id="232" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_24 = mul nsw i32 %B_load_99, %A_load_99

]]></node>
<StgValue><ssdm name="tmp_11_0_24"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="3050" st_id="233" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_24 = mul nsw i32 %B_load_99, %A_load_99

]]></node>
<StgValue><ssdm name="tmp_11_0_24"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="3051" st_id="234" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_24 = mul nsw i32 %B_load_99, %A_load_99

]]></node>
<StgValue><ssdm name="tmp_11_0_24"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="3052" st_id="235" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_24 = mul nsw i32 %B_load_99, %A_load_99

]]></node>
<StgValue><ssdm name="tmp_11_0_24"/></StgValue>
</operation>

<operation id="3053" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_99 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_99"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="3054" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7231">
<or_exp><and_exp><literal name="tmp_7_0_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_99 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_99"/></StgValue>
</operation>

<operation id="3055" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7231">
<or_exp><and_exp><literal name="tmp_7_0_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_24 = add nsw i32 %C_load_99, %tmp_11_0_24

]]></node>
<StgValue><ssdm name="tmp_12_0_24"/></StgValue>
</operation>

<operation id="3056" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7231">
<or_exp><and_exp><literal name="tmp_7_0_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_24, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3057" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7231">
<or_exp><and_exp><literal name="tmp_7_0_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3058" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.25:0  %k_1_0_25 = add i7 %k, 26

]]></node>
<StgValue><ssdm name="k_1_0_25"/></StgValue>
</operation>

<operation id="3059" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.25:1  %k_1_0_25_cast = zext i7 %k_1_0_25 to i8

]]></node>
<StgValue><ssdm name="k_1_0_25_cast"/></StgValue>
</operation>

<operation id="3060" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.25:2  %tmp_7_0_25 = icmp ult i8 %k_1_0_25_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_25"/></StgValue>
</operation>

<operation id="3061" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.25:3  br i1 %tmp_7_0_25, label %32, label %._crit_edge.0.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="3062" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="658" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_25_trn_cast1 = zext i7 %k_1_0_25 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_25_trn_cast1"/></StgValue>
</operation>

<operation id="3063" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_25_trn_cast = zext i7 %k_1_0_25 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_25_trn_cast"/></StgValue>
</operation>

<operation id="3064" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr397 = add i14 %tmp_10_0_25_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr397"/></StgValue>
</operation>

<operation id="3065" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_208 = zext i14 %p_addr397 to i64

]]></node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="3066" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_104 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_208

]]></node>
<StgValue><ssdm name="A_addr_104"/></StgValue>
</operation>

<operation id="3067" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_104 = load i32* %A_addr_104, align 4

]]></node>
<StgValue><ssdm name="A_load_104"/></StgValue>
</operation>

<operation id="3068" st_id="237" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr398 = mul i13 %tmp_10_0_25_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr398"/></StgValue>
</operation>

<operation id="3069" st_id="237" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr399 = add i13 %tmp_trn_cast1, %p_addr398

]]></node>
<StgValue><ssdm name="p_addr399"/></StgValue>
</operation>

<operation id="3070" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_209 = zext i13 %p_addr399 to i64

]]></node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="3071" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_104 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_209

]]></node>
<StgValue><ssdm name="B_addr_104"/></StgValue>
</operation>

<operation id="3072" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_104 = load i32* %B_addr_104, align 4

]]></node>
<StgValue><ssdm name="B_load_104"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="3073" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_104 = load i32* %A_addr_104, align 4

]]></node>
<StgValue><ssdm name="A_load_104"/></StgValue>
</operation>

<operation id="3074" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_104 = load i32* %B_addr_104, align 4

]]></node>
<StgValue><ssdm name="B_load_104"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="3075" st_id="239" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_25 = mul nsw i32 %B_load_104, %A_load_104

]]></node>
<StgValue><ssdm name="tmp_11_0_25"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="3076" st_id="240" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_25 = mul nsw i32 %B_load_104, %A_load_104

]]></node>
<StgValue><ssdm name="tmp_11_0_25"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="3077" st_id="241" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_25 = mul nsw i32 %B_load_104, %A_load_104

]]></node>
<StgValue><ssdm name="tmp_11_0_25"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="3078" st_id="242" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_25 = mul nsw i32 %B_load_104, %A_load_104

]]></node>
<StgValue><ssdm name="tmp_11_0_25"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="3079" st_id="243" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_25 = mul nsw i32 %B_load_104, %A_load_104

]]></node>
<StgValue><ssdm name="tmp_11_0_25"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="3080" st_id="244" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_25 = mul nsw i32 %B_load_104, %A_load_104

]]></node>
<StgValue><ssdm name="tmp_11_0_25"/></StgValue>
</operation>

<operation id="3081" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_104 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_104"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="3082" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7243">
<or_exp><and_exp><literal name="tmp_7_0_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_104 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_104"/></StgValue>
</operation>

<operation id="3083" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7243">
<or_exp><and_exp><literal name="tmp_7_0_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_25 = add nsw i32 %C_load_104, %tmp_11_0_25

]]></node>
<StgValue><ssdm name="tmp_12_0_25"/></StgValue>
</operation>

<operation id="3084" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7243">
<or_exp><and_exp><literal name="tmp_7_0_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_25, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3085" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7243">
<or_exp><and_exp><literal name="tmp_7_0_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3086" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.26:0  %k_1_0_26 = add i7 %k, 27

]]></node>
<StgValue><ssdm name="k_1_0_26"/></StgValue>
</operation>

<operation id="3087" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.26:1  %k_1_0_26_cast = zext i7 %k_1_0_26 to i8

]]></node>
<StgValue><ssdm name="k_1_0_26_cast"/></StgValue>
</operation>

<operation id="3088" st_id="245" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.26:2  %tmp_7_0_26 = icmp ult i8 %k_1_0_26_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_26"/></StgValue>
</operation>

<operation id="3089" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.26:3  br i1 %tmp_7_0_26, label %33, label %._crit_edge.0.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="3090" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_26_trn_cast1 = zext i7 %k_1_0_26 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_26_trn_cast1"/></StgValue>
</operation>

<operation id="3091" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_26_trn_cast = zext i7 %k_1_0_26 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_26_trn_cast"/></StgValue>
</operation>

<operation id="3092" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr409 = add i14 %tmp_10_0_26_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr409"/></StgValue>
</operation>

<operation id="3093" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_218 = zext i14 %p_addr409 to i64

]]></node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="3094" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_109 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_218

]]></node>
<StgValue><ssdm name="A_addr_109"/></StgValue>
</operation>

<operation id="3095" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_109 = load i32* %A_addr_109, align 4

]]></node>
<StgValue><ssdm name="A_load_109"/></StgValue>
</operation>

<operation id="3096" st_id="246" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr410 = mul i13 %tmp_10_0_26_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr410"/></StgValue>
</operation>

<operation id="3097" st_id="246" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr411 = add i13 %tmp_trn_cast1, %p_addr410

]]></node>
<StgValue><ssdm name="p_addr411"/></StgValue>
</operation>

<operation id="3098" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_219 = zext i13 %p_addr411 to i64

]]></node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="3099" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_109 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_219

]]></node>
<StgValue><ssdm name="B_addr_109"/></StgValue>
</operation>

<operation id="3100" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_109 = load i32* %B_addr_109, align 4

]]></node>
<StgValue><ssdm name="B_load_109"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="3101" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_109 = load i32* %A_addr_109, align 4

]]></node>
<StgValue><ssdm name="A_load_109"/></StgValue>
</operation>

<operation id="3102" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_109 = load i32* %B_addr_109, align 4

]]></node>
<StgValue><ssdm name="B_load_109"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="3103" st_id="248" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_26 = mul nsw i32 %B_load_109, %A_load_109

]]></node>
<StgValue><ssdm name="tmp_11_0_26"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="3104" st_id="249" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_26 = mul nsw i32 %B_load_109, %A_load_109

]]></node>
<StgValue><ssdm name="tmp_11_0_26"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="3105" st_id="250" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_26 = mul nsw i32 %B_load_109, %A_load_109

]]></node>
<StgValue><ssdm name="tmp_11_0_26"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="3106" st_id="251" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_26 = mul nsw i32 %B_load_109, %A_load_109

]]></node>
<StgValue><ssdm name="tmp_11_0_26"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="3107" st_id="252" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_26 = mul nsw i32 %B_load_109, %A_load_109

]]></node>
<StgValue><ssdm name="tmp_11_0_26"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="3108" st_id="253" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_26 = mul nsw i32 %B_load_109, %A_load_109

]]></node>
<StgValue><ssdm name="tmp_11_0_26"/></StgValue>
</operation>

<operation id="3109" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_109 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_109"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="3110" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7255">
<or_exp><and_exp><literal name="tmp_7_0_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_109 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_109"/></StgValue>
</operation>

<operation id="3111" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7255">
<or_exp><and_exp><literal name="tmp_7_0_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_26 = add nsw i32 %C_load_109, %tmp_11_0_26

]]></node>
<StgValue><ssdm name="tmp_12_0_26"/></StgValue>
</operation>

<operation id="3112" st_id="254" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7255">
<or_exp><and_exp><literal name="tmp_7_0_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_26, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3113" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7255">
<or_exp><and_exp><literal name="tmp_7_0_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3114" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.27:0  %k_1_0_27 = add i7 %k, 28

]]></node>
<StgValue><ssdm name="k_1_0_27"/></StgValue>
</operation>

<operation id="3115" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.27:1  %k_1_0_27_cast = zext i7 %k_1_0_27 to i8

]]></node>
<StgValue><ssdm name="k_1_0_27_cast"/></StgValue>
</operation>

<operation id="3116" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.27:2  %tmp_7_0_27 = icmp ult i8 %k_1_0_27_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_27"/></StgValue>
</operation>

<operation id="3117" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.27:3  br i1 %tmp_7_0_27, label %34, label %._crit_edge.0.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="3118" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_0_27_trn_cast1 = zext i7 %k_1_0_27 to i13

]]></node>
<StgValue><ssdm name="tmp_10_0_27_trn_cast1"/></StgValue>
</operation>

<operation id="3119" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_0_27_trn_cast = zext i7 %k_1_0_27 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_27_trn_cast"/></StgValue>
</operation>

<operation id="3120" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr421 = add i14 %tmp_10_0_27_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr421"/></StgValue>
</operation>

<operation id="3121" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_228 = zext i14 %p_addr421 to i64

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="3122" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_114 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_228

]]></node>
<StgValue><ssdm name="A_addr_114"/></StgValue>
</operation>

<operation id="3123" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_114 = load i32* %A_addr_114, align 4

]]></node>
<StgValue><ssdm name="A_load_114"/></StgValue>
</operation>

<operation id="3124" st_id="255" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr422 = mul i13 %tmp_10_0_27_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr422"/></StgValue>
</operation>

<operation id="3125" st_id="255" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr423 = add i13 %tmp_trn_cast1, %p_addr422

]]></node>
<StgValue><ssdm name="p_addr423"/></StgValue>
</operation>

<operation id="3126" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_229 = zext i13 %p_addr423 to i64

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="3127" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_114 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_229

]]></node>
<StgValue><ssdm name="B_addr_114"/></StgValue>
</operation>

<operation id="3128" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_114 = load i32* %B_addr_114, align 4

]]></node>
<StgValue><ssdm name="B_load_114"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="3129" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_114 = load i32* %A_addr_114, align 4

]]></node>
<StgValue><ssdm name="A_load_114"/></StgValue>
</operation>

<operation id="3130" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_114 = load i32* %B_addr_114, align 4

]]></node>
<StgValue><ssdm name="B_load_114"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="3131" st_id="257" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_27 = mul nsw i32 %B_load_114, %A_load_114

]]></node>
<StgValue><ssdm name="tmp_11_0_27"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="3132" st_id="258" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_27 = mul nsw i32 %B_load_114, %A_load_114

]]></node>
<StgValue><ssdm name="tmp_11_0_27"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="3133" st_id="259" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_27 = mul nsw i32 %B_load_114, %A_load_114

]]></node>
<StgValue><ssdm name="tmp_11_0_27"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="3134" st_id="260" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_27 = mul nsw i32 %B_load_114, %A_load_114

]]></node>
<StgValue><ssdm name="tmp_11_0_27"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="3135" st_id="261" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_27 = mul nsw i32 %B_load_114, %A_load_114

]]></node>
<StgValue><ssdm name="tmp_11_0_27"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="3136" st_id="262" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_27 = mul nsw i32 %B_load_114, %A_load_114

]]></node>
<StgValue><ssdm name="tmp_11_0_27"/></StgValue>
</operation>

<operation id="3137" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="714" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_114 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_114"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="3138" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7267">
<or_exp><and_exp><literal name="tmp_7_0_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_114 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_114"/></StgValue>
</operation>

<operation id="3139" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7267">
<or_exp><and_exp><literal name="tmp_7_0_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_27 = add nsw i32 %C_load_114, %tmp_11_0_27

]]></node>
<StgValue><ssdm name="tmp_12_0_27"/></StgValue>
</operation>

<operation id="3140" st_id="263" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7267">
<or_exp><and_exp><literal name="tmp_7_0_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_27, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3141" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7267">
<or_exp><and_exp><literal name="tmp_7_0_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3142" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.28:0  %k_1_0_28 = add i8 %k_cast, 29

]]></node>
<StgValue><ssdm name="k_1_0_28"/></StgValue>
</operation>

<operation id="3143" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.28:1  %tmp_7_0_28 = icmp ult i8 %k_1_0_28, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_28"/></StgValue>
</operation>

<operation id="3144" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.28:2  br i1 %tmp_7_0_28, label %35, label %._crit_edge.0.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="3145" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_28_trn_cast1 = zext i8 %k_1_0_28 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_28_trn_cast1"/></StgValue>
</operation>

<operation id="3146" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_28_trn_cast = zext i8 %k_1_0_28 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_28_trn_cast"/></StgValue>
</operation>

<operation id="3147" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr433 = add i14 %tmp_10_0_28_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr433"/></StgValue>
</operation>

<operation id="3148" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_238 = zext i14 %p_addr433 to i64

]]></node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="3149" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_119 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_238

]]></node>
<StgValue><ssdm name="A_addr_119"/></StgValue>
</operation>

<operation id="3150" st_id="264" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_119 = load i32* %A_addr_119, align 4

]]></node>
<StgValue><ssdm name="A_load_119"/></StgValue>
</operation>

<operation id="3151" st_id="264" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr434 = mul i14 %tmp_10_0_28_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr434"/></StgValue>
</operation>

<operation id="3152" st_id="264" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr435 = add i14 %tmp_trn_cast, %p_addr434

]]></node>
<StgValue><ssdm name="p_addr435"/></StgValue>
</operation>

<operation id="3153" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_239 = zext i14 %p_addr435 to i64

]]></node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="3154" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_119 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_239

]]></node>
<StgValue><ssdm name="B_addr_119"/></StgValue>
</operation>

<operation id="3155" st_id="264" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_119 = load i32* %B_addr_119, align 4

]]></node>
<StgValue><ssdm name="B_load_119"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="3156" st_id="265" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_119 = load i32* %A_addr_119, align 4

]]></node>
<StgValue><ssdm name="A_load_119"/></StgValue>
</operation>

<operation id="3157" st_id="265" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_119 = load i32* %B_addr_119, align 4

]]></node>
<StgValue><ssdm name="B_load_119"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="3158" st_id="266" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_28 = mul nsw i32 %B_load_119, %A_load_119

]]></node>
<StgValue><ssdm name="tmp_11_0_28"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="3159" st_id="267" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_28 = mul nsw i32 %B_load_119, %A_load_119

]]></node>
<StgValue><ssdm name="tmp_11_0_28"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="3160" st_id="268" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_28 = mul nsw i32 %B_load_119, %A_load_119

]]></node>
<StgValue><ssdm name="tmp_11_0_28"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="3161" st_id="269" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_28 = mul nsw i32 %B_load_119, %A_load_119

]]></node>
<StgValue><ssdm name="tmp_11_0_28"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="3162" st_id="270" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_28 = mul nsw i32 %B_load_119, %A_load_119

]]></node>
<StgValue><ssdm name="tmp_11_0_28"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="3163" st_id="271" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_28 = mul nsw i32 %B_load_119, %A_load_119

]]></node>
<StgValue><ssdm name="tmp_11_0_28"/></StgValue>
</operation>

<operation id="3164" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_119 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_119"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="3165" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7279">
<or_exp><and_exp><literal name="tmp_7_0_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_119 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_119"/></StgValue>
</operation>

<operation id="3166" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7279">
<or_exp><and_exp><literal name="tmp_7_0_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_28 = add nsw i32 %C_load_119, %tmp_11_0_28

]]></node>
<StgValue><ssdm name="tmp_12_0_28"/></StgValue>
</operation>

<operation id="3167" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7279">
<or_exp><and_exp><literal name="tmp_7_0_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_28, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3168" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7279">
<or_exp><and_exp><literal name="tmp_7_0_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3169" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.29:0  %k_1_0_29 = add i8 %k_cast, 30

]]></node>
<StgValue><ssdm name="k_1_0_29"/></StgValue>
</operation>

<operation id="3170" st_id="272" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.29:1  %tmp_7_0_29 = icmp ult i8 %k_1_0_29, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_29"/></StgValue>
</operation>

<operation id="3171" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.29:2  br i1 %tmp_7_0_29, label %36, label %._crit_edge.0.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="3172" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_29_trn_cast1 = zext i8 %k_1_0_29 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_29_trn_cast1"/></StgValue>
</operation>

<operation id="3173" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_29_trn_cast = zext i8 %k_1_0_29 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_29_trn_cast"/></StgValue>
</operation>

<operation id="3174" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr445 = add i14 %tmp_10_0_29_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr445"/></StgValue>
</operation>

<operation id="3175" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_248 = zext i14 %p_addr445 to i64

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="3176" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_124 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_248

]]></node>
<StgValue><ssdm name="A_addr_124"/></StgValue>
</operation>

<operation id="3177" st_id="273" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_124 = load i32* %A_addr_124, align 4

]]></node>
<StgValue><ssdm name="A_load_124"/></StgValue>
</operation>

<operation id="3178" st_id="273" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr446 = mul i14 %tmp_10_0_29_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr446"/></StgValue>
</operation>

<operation id="3179" st_id="273" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr447 = add i14 %tmp_trn_cast, %p_addr446

]]></node>
<StgValue><ssdm name="p_addr447"/></StgValue>
</operation>

<operation id="3180" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_249 = zext i14 %p_addr447 to i64

]]></node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="3181" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_124 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_249

]]></node>
<StgValue><ssdm name="B_addr_124"/></StgValue>
</operation>

<operation id="3182" st_id="273" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_124 = load i32* %B_addr_124, align 4

]]></node>
<StgValue><ssdm name="B_load_124"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="3183" st_id="274" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_124 = load i32* %A_addr_124, align 4

]]></node>
<StgValue><ssdm name="A_load_124"/></StgValue>
</operation>

<operation id="3184" st_id="274" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_124 = load i32* %B_addr_124, align 4

]]></node>
<StgValue><ssdm name="B_load_124"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="3185" st_id="275" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_29 = mul nsw i32 %B_load_124, %A_load_124

]]></node>
<StgValue><ssdm name="tmp_11_0_29"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="3186" st_id="276" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_29 = mul nsw i32 %B_load_124, %A_load_124

]]></node>
<StgValue><ssdm name="tmp_11_0_29"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="3187" st_id="277" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_29 = mul nsw i32 %B_load_124, %A_load_124

]]></node>
<StgValue><ssdm name="tmp_11_0_29"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="3188" st_id="278" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_29 = mul nsw i32 %B_load_124, %A_load_124

]]></node>
<StgValue><ssdm name="tmp_11_0_29"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="3189" st_id="279" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_29 = mul nsw i32 %B_load_124, %A_load_124

]]></node>
<StgValue><ssdm name="tmp_11_0_29"/></StgValue>
</operation>

<operation id="3190" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_124 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_124"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="3191" st_id="280" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_29 = mul nsw i32 %B_load_124, %A_load_124

]]></node>
<StgValue><ssdm name="tmp_11_0_29"/></StgValue>
</operation>

<operation id="3192" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_124 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_124"/></StgValue>
</operation>

<operation id="3193" st_id="280" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_29 = add nsw i32 %C_load_124, %tmp_11_0_29

]]></node>
<StgValue><ssdm name="tmp_12_0_29"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="3194" st_id="281" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7291">
<or_exp><and_exp><literal name="tmp_7_0_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_29, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3195" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7291">
<or_exp><and_exp><literal name="tmp_7_0_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3196" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.30:0  %k_1_0_30 = add i8 %k_cast, 31

]]></node>
<StgValue><ssdm name="k_1_0_30"/></StgValue>
</operation>

<operation id="3197" st_id="281" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.30:1  %tmp_7_0_30 = icmp ult i8 %k_1_0_30, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_30"/></StgValue>
</operation>

<operation id="3198" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.30:2  br i1 %tmp_7_0_30, label %37, label %._crit_edge.0.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="3199" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_30_trn_cast1 = zext i8 %k_1_0_30 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_30_trn_cast1"/></StgValue>
</operation>

<operation id="3200" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_30_trn_cast = zext i8 %k_1_0_30 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_30_trn_cast"/></StgValue>
</operation>

<operation id="3201" st_id="282" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr461 = add i14 %tmp_10_0_30_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr461"/></StgValue>
</operation>

<operation id="3202" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="768" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_258 = zext i14 %p_addr461 to i64

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="3203" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_129 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_258

]]></node>
<StgValue><ssdm name="A_addr_129"/></StgValue>
</operation>

<operation id="3204" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_129 = load i32* %A_addr_129, align 4

]]></node>
<StgValue><ssdm name="A_load_129"/></StgValue>
</operation>

<operation id="3205" st_id="282" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr462 = mul i14 %tmp_10_0_30_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr462"/></StgValue>
</operation>

<operation id="3206" st_id="282" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr464 = add i14 %tmp_trn_cast, %p_addr462

]]></node>
<StgValue><ssdm name="p_addr464"/></StgValue>
</operation>

<operation id="3207" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_259 = zext i14 %p_addr464 to i64

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="3208" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_129 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_259

]]></node>
<StgValue><ssdm name="B_addr_129"/></StgValue>
</operation>

<operation id="3209" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_129 = load i32* %B_addr_129, align 4

]]></node>
<StgValue><ssdm name="B_load_129"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="3210" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_129 = load i32* %A_addr_129, align 4

]]></node>
<StgValue><ssdm name="A_load_129"/></StgValue>
</operation>

<operation id="3211" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_129 = load i32* %B_addr_129, align 4

]]></node>
<StgValue><ssdm name="B_load_129"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="3212" st_id="284" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_30 = mul nsw i32 %B_load_129, %A_load_129

]]></node>
<StgValue><ssdm name="tmp_11_0_30"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="3213" st_id="285" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_30 = mul nsw i32 %B_load_129, %A_load_129

]]></node>
<StgValue><ssdm name="tmp_11_0_30"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="3214" st_id="286" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_30 = mul nsw i32 %B_load_129, %A_load_129

]]></node>
<StgValue><ssdm name="tmp_11_0_30"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="3215" st_id="287" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_30 = mul nsw i32 %B_load_129, %A_load_129

]]></node>
<StgValue><ssdm name="tmp_11_0_30"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="3216" st_id="288" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_30 = mul nsw i32 %B_load_129, %A_load_129

]]></node>
<StgValue><ssdm name="tmp_11_0_30"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="3217" st_id="289" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_30 = mul nsw i32 %B_load_129, %A_load_129

]]></node>
<StgValue><ssdm name="tmp_11_0_30"/></StgValue>
</operation>

<operation id="3218" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_129 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_129"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="3219" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7303">
<or_exp><and_exp><literal name="tmp_7_0_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_129 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_129"/></StgValue>
</operation>

<operation id="3220" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7303">
<or_exp><and_exp><literal name="tmp_7_0_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_30 = add nsw i32 %C_load_129, %tmp_11_0_30

]]></node>
<StgValue><ssdm name="tmp_12_0_30"/></StgValue>
</operation>

<operation id="3221" st_id="290" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7303">
<or_exp><and_exp><literal name="tmp_7_0_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_30, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3222" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7303">
<or_exp><and_exp><literal name="tmp_7_0_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3223" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.31:0  %k_1_0_31 = add i8 %k_cast, 32

]]></node>
<StgValue><ssdm name="k_1_0_31"/></StgValue>
</operation>

<operation id="3224" st_id="290" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.31:1  %tmp_7_0_31 = icmp ult i8 %k_1_0_31, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_31"/></StgValue>
</operation>

<operation id="3225" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.31:2  br i1 %tmp_7_0_31, label %38, label %._crit_edge.0.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="3226" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="786" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_31_trn_cast1 = zext i8 %k_1_0_31 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_31_trn_cast1"/></StgValue>
</operation>

<operation id="3227" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_31_trn_cast = zext i8 %k_1_0_31 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_31_trn_cast"/></StgValue>
</operation>

<operation id="3228" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr479 = add i14 %tmp_10_0_31_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr479"/></StgValue>
</operation>

<operation id="3229" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="789" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_268 = zext i14 %p_addr479 to i64

]]></node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="3230" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="790" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_134 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_268

]]></node>
<StgValue><ssdm name="A_addr_134"/></StgValue>
</operation>

<operation id="3231" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_134 = load i32* %A_addr_134, align 4

]]></node>
<StgValue><ssdm name="A_load_134"/></StgValue>
</operation>

<operation id="3232" st_id="291" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr480 = mul i14 %tmp_10_0_31_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr480"/></StgValue>
</operation>

<operation id="3233" st_id="291" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr482 = add i14 %tmp_trn_cast, %p_addr480

]]></node>
<StgValue><ssdm name="p_addr482"/></StgValue>
</operation>

<operation id="3234" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_269 = zext i14 %p_addr482 to i64

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="3235" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_134 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_269

]]></node>
<StgValue><ssdm name="B_addr_134"/></StgValue>
</operation>

<operation id="3236" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_134 = load i32* %B_addr_134, align 4

]]></node>
<StgValue><ssdm name="B_load_134"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="3237" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_134 = load i32* %A_addr_134, align 4

]]></node>
<StgValue><ssdm name="A_load_134"/></StgValue>
</operation>

<operation id="3238" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_134 = load i32* %B_addr_134, align 4

]]></node>
<StgValue><ssdm name="B_load_134"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="3239" st_id="293" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_31 = mul nsw i32 %B_load_134, %A_load_134

]]></node>
<StgValue><ssdm name="tmp_11_0_31"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="3240" st_id="294" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_31 = mul nsw i32 %B_load_134, %A_load_134

]]></node>
<StgValue><ssdm name="tmp_11_0_31"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="3241" st_id="295" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_31 = mul nsw i32 %B_load_134, %A_load_134

]]></node>
<StgValue><ssdm name="tmp_11_0_31"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="3242" st_id="296" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_31 = mul nsw i32 %B_load_134, %A_load_134

]]></node>
<StgValue><ssdm name="tmp_11_0_31"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="3243" st_id="297" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_31 = mul nsw i32 %B_load_134, %A_load_134

]]></node>
<StgValue><ssdm name="tmp_11_0_31"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="3244" st_id="298" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_31 = mul nsw i32 %B_load_134, %A_load_134

]]></node>
<StgValue><ssdm name="tmp_11_0_31"/></StgValue>
</operation>

<operation id="3245" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_134 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_134"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="3246" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7315">
<or_exp><and_exp><literal name="tmp_7_0_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_134 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_134"/></StgValue>
</operation>

<operation id="3247" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7315">
<or_exp><and_exp><literal name="tmp_7_0_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_31 = add nsw i32 %C_load_134, %tmp_11_0_31

]]></node>
<StgValue><ssdm name="tmp_12_0_31"/></StgValue>
</operation>

<operation id="3248" st_id="299" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7315">
<or_exp><and_exp><literal name="tmp_7_0_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_31, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3249" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7315">
<or_exp><and_exp><literal name="tmp_7_0_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3250" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.32:0  %k_1_0_32 = add i8 %k_cast, 33

]]></node>
<StgValue><ssdm name="k_1_0_32"/></StgValue>
</operation>

<operation id="3251" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.32:1  %tmp_7_0_32 = icmp ult i8 %k_1_0_32, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_32"/></StgValue>
</operation>

<operation id="3252" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.32:2  br i1 %tmp_7_0_32, label %39, label %._crit_edge.0.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="3253" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_32_trn_cast1 = zext i8 %k_1_0_32 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_32_trn_cast1"/></StgValue>
</operation>

<operation id="3254" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_32_trn_cast = zext i8 %k_1_0_32 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_32_trn_cast"/></StgValue>
</operation>

<operation id="3255" st_id="300" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr497 = add i14 %tmp_10_0_32_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr497"/></StgValue>
</operation>

<operation id="3256" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_278 = zext i14 %p_addr497 to i64

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="3257" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="811" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_139 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_278

]]></node>
<StgValue><ssdm name="A_addr_139"/></StgValue>
</operation>

<operation id="3258" st_id="300" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_139 = load i32* %A_addr_139, align 4

]]></node>
<StgValue><ssdm name="A_load_139"/></StgValue>
</operation>

<operation id="3259" st_id="300" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr498 = mul i14 %tmp_10_0_32_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr498"/></StgValue>
</operation>

<operation id="3260" st_id="300" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr500 = add i14 %tmp_trn_cast, %p_addr498

]]></node>
<StgValue><ssdm name="p_addr500"/></StgValue>
</operation>

<operation id="3261" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_279 = zext i14 %p_addr500 to i64

]]></node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="3262" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_139 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_279

]]></node>
<StgValue><ssdm name="B_addr_139"/></StgValue>
</operation>

<operation id="3263" st_id="300" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_139 = load i32* %B_addr_139, align 4

]]></node>
<StgValue><ssdm name="B_load_139"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="3264" st_id="301" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_139 = load i32* %A_addr_139, align 4

]]></node>
<StgValue><ssdm name="A_load_139"/></StgValue>
</operation>

<operation id="3265" st_id="301" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_139 = load i32* %B_addr_139, align 4

]]></node>
<StgValue><ssdm name="B_load_139"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="3266" st_id="302" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_32 = mul nsw i32 %B_load_139, %A_load_139

]]></node>
<StgValue><ssdm name="tmp_11_0_32"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="3267" st_id="303" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_32 = mul nsw i32 %B_load_139, %A_load_139

]]></node>
<StgValue><ssdm name="tmp_11_0_32"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="3268" st_id="304" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_32 = mul nsw i32 %B_load_139, %A_load_139

]]></node>
<StgValue><ssdm name="tmp_11_0_32"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="3269" st_id="305" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_32 = mul nsw i32 %B_load_139, %A_load_139

]]></node>
<StgValue><ssdm name="tmp_11_0_32"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="3270" st_id="306" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_32 = mul nsw i32 %B_load_139, %A_load_139

]]></node>
<StgValue><ssdm name="tmp_11_0_32"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="3271" st_id="307" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_32 = mul nsw i32 %B_load_139, %A_load_139

]]></node>
<StgValue><ssdm name="tmp_11_0_32"/></StgValue>
</operation>

<operation id="3272" st_id="307" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_139 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_139"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="3273" st_id="308" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7327">
<or_exp><and_exp><literal name="tmp_7_0_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_139 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_139"/></StgValue>
</operation>

<operation id="3274" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7327">
<or_exp><and_exp><literal name="tmp_7_0_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_32 = add nsw i32 %C_load_139, %tmp_11_0_32

]]></node>
<StgValue><ssdm name="tmp_12_0_32"/></StgValue>
</operation>

<operation id="3275" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7327">
<or_exp><and_exp><literal name="tmp_7_0_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_32, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3276" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7327">
<or_exp><and_exp><literal name="tmp_7_0_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3277" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.33:0  %k_1_0_33 = add i8 %k_cast, 34

]]></node>
<StgValue><ssdm name="k_1_0_33"/></StgValue>
</operation>

<operation id="3278" st_id="308" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.33:1  %tmp_7_0_33 = icmp ult i8 %k_1_0_33, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_33"/></StgValue>
</operation>

<operation id="3279" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.33:2  br i1 %tmp_7_0_33, label %40, label %._crit_edge.0.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="3280" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_33_trn_cast1 = zext i8 %k_1_0_33 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_33_trn_cast1"/></StgValue>
</operation>

<operation id="3281" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_33_trn_cast = zext i8 %k_1_0_33 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_33_trn_cast"/></StgValue>
</operation>

<operation id="3282" st_id="309" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr512 = add i14 %tmp_10_0_33_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr512"/></StgValue>
</operation>

<operation id="3283" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_288 = zext i14 %p_addr512 to i64

]]></node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="3284" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="832" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_144 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_288

]]></node>
<StgValue><ssdm name="A_addr_144"/></StgValue>
</operation>

<operation id="3285" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_144 = load i32* %A_addr_144, align 4

]]></node>
<StgValue><ssdm name="A_load_144"/></StgValue>
</operation>

<operation id="3286" st_id="309" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr513 = mul i14 %tmp_10_0_33_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr513"/></StgValue>
</operation>

<operation id="3287" st_id="309" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr514 = add i14 %tmp_trn_cast, %p_addr513

]]></node>
<StgValue><ssdm name="p_addr514"/></StgValue>
</operation>

<operation id="3288" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_289 = zext i14 %p_addr514 to i64

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="3289" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_144 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_289

]]></node>
<StgValue><ssdm name="B_addr_144"/></StgValue>
</operation>

<operation id="3290" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_144 = load i32* %B_addr_144, align 4

]]></node>
<StgValue><ssdm name="B_load_144"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="3291" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_144 = load i32* %A_addr_144, align 4

]]></node>
<StgValue><ssdm name="A_load_144"/></StgValue>
</operation>

<operation id="3292" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_144 = load i32* %B_addr_144, align 4

]]></node>
<StgValue><ssdm name="B_load_144"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="3293" st_id="311" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_33 = mul nsw i32 %B_load_144, %A_load_144

]]></node>
<StgValue><ssdm name="tmp_11_0_33"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="3294" st_id="312" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_33 = mul nsw i32 %B_load_144, %A_load_144

]]></node>
<StgValue><ssdm name="tmp_11_0_33"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="3295" st_id="313" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_33 = mul nsw i32 %B_load_144, %A_load_144

]]></node>
<StgValue><ssdm name="tmp_11_0_33"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="3296" st_id="314" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_33 = mul nsw i32 %B_load_144, %A_load_144

]]></node>
<StgValue><ssdm name="tmp_11_0_33"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="3297" st_id="315" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_33 = mul nsw i32 %B_load_144, %A_load_144

]]></node>
<StgValue><ssdm name="tmp_11_0_33"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="3298" st_id="316" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_33 = mul nsw i32 %B_load_144, %A_load_144

]]></node>
<StgValue><ssdm name="tmp_11_0_33"/></StgValue>
</operation>

<operation id="3299" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_144 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_144"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="3300" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7339">
<or_exp><and_exp><literal name="tmp_7_0_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_144 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_144"/></StgValue>
</operation>

<operation id="3301" st_id="317" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7339">
<or_exp><and_exp><literal name="tmp_7_0_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_33 = add nsw i32 %C_load_144, %tmp_11_0_33

]]></node>
<StgValue><ssdm name="tmp_12_0_33"/></StgValue>
</operation>

<operation id="3302" st_id="317" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7339">
<or_exp><and_exp><literal name="tmp_7_0_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_33, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3303" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7339">
<or_exp><and_exp><literal name="tmp_7_0_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3304" st_id="317" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.34:0  %k_1_0_34 = add i8 %k_cast, 35

]]></node>
<StgValue><ssdm name="k_1_0_34"/></StgValue>
</operation>

<operation id="3305" st_id="317" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="846" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.34:1  %tmp_7_0_34 = icmp ult i8 %k_1_0_34, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_34"/></StgValue>
</operation>

<operation id="3306" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="847" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.34:2  br i1 %tmp_7_0_34, label %41, label %._crit_edge.0.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="3307" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_34_trn_cast1 = zext i8 %k_1_0_34 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_34_trn_cast1"/></StgValue>
</operation>

<operation id="3308" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_34_trn_cast = zext i8 %k_1_0_34 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_34_trn_cast"/></StgValue>
</operation>

<operation id="3309" st_id="318" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr523 = add i14 %tmp_10_0_34_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr523"/></StgValue>
</operation>

<operation id="3310" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="852" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_298 = zext i14 %p_addr523 to i64

]]></node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="3311" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_149 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_298

]]></node>
<StgValue><ssdm name="A_addr_149"/></StgValue>
</operation>

<operation id="3312" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_149 = load i32* %A_addr_149, align 4

]]></node>
<StgValue><ssdm name="A_load_149"/></StgValue>
</operation>

<operation id="3313" st_id="318" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr524 = mul i14 %tmp_10_0_34_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr524"/></StgValue>
</operation>

<operation id="3314" st_id="318" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr525 = add i14 %tmp_trn_cast, %p_addr524

]]></node>
<StgValue><ssdm name="p_addr525"/></StgValue>
</operation>

<operation id="3315" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_299 = zext i14 %p_addr525 to i64

]]></node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="3316" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_149 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_299

]]></node>
<StgValue><ssdm name="B_addr_149"/></StgValue>
</operation>

<operation id="3317" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_149 = load i32* %B_addr_149, align 4

]]></node>
<StgValue><ssdm name="B_load_149"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="3318" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_149 = load i32* %A_addr_149, align 4

]]></node>
<StgValue><ssdm name="A_load_149"/></StgValue>
</operation>

<operation id="3319" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_149 = load i32* %B_addr_149, align 4

]]></node>
<StgValue><ssdm name="B_load_149"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="3320" st_id="320" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_34 = mul nsw i32 %B_load_149, %A_load_149

]]></node>
<StgValue><ssdm name="tmp_11_0_34"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="3321" st_id="321" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_34 = mul nsw i32 %B_load_149, %A_load_149

]]></node>
<StgValue><ssdm name="tmp_11_0_34"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="3322" st_id="322" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_34 = mul nsw i32 %B_load_149, %A_load_149

]]></node>
<StgValue><ssdm name="tmp_11_0_34"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="3323" st_id="323" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_34 = mul nsw i32 %B_load_149, %A_load_149

]]></node>
<StgValue><ssdm name="tmp_11_0_34"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="3324" st_id="324" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_34 = mul nsw i32 %B_load_149, %A_load_149

]]></node>
<StgValue><ssdm name="tmp_11_0_34"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="3325" st_id="325" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_34 = mul nsw i32 %B_load_149, %A_load_149

]]></node>
<StgValue><ssdm name="tmp_11_0_34"/></StgValue>
</operation>

<operation id="3326" st_id="325" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_149 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_149"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="3327" st_id="326" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7351">
<or_exp><and_exp><literal name="tmp_7_0_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_149 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_149"/></StgValue>
</operation>

<operation id="3328" st_id="326" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7351">
<or_exp><and_exp><literal name="tmp_7_0_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_34 = add nsw i32 %C_load_149, %tmp_11_0_34

]]></node>
<StgValue><ssdm name="tmp_12_0_34"/></StgValue>
</operation>

<operation id="3329" st_id="326" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7351">
<or_exp><and_exp><literal name="tmp_7_0_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_34, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3330" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7351">
<or_exp><and_exp><literal name="tmp_7_0_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3331" st_id="326" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.35:0  %k_1_0_35 = add i8 %k_cast, 36

]]></node>
<StgValue><ssdm name="k_1_0_35"/></StgValue>
</operation>

<operation id="3332" st_id="326" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.35:1  %tmp_7_0_35 = icmp ult i8 %k_1_0_35, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_35"/></StgValue>
</operation>

<operation id="3333" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="868" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.35:2  br i1 %tmp_7_0_35, label %42, label %._crit_edge.0.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="3334" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="870" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_35_trn_cast1 = zext i8 %k_1_0_35 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_35_trn_cast1"/></StgValue>
</operation>

<operation id="3335" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_35_trn_cast = zext i8 %k_1_0_35 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_35_trn_cast"/></StgValue>
</operation>

<operation id="3336" st_id="327" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="872" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr534 = add i14 %tmp_10_0_35_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr534"/></StgValue>
</operation>

<operation id="3337" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_308 = zext i14 %p_addr534 to i64

]]></node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="3338" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="874" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_154 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_308

]]></node>
<StgValue><ssdm name="A_addr_154"/></StgValue>
</operation>

<operation id="3339" st_id="327" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_154 = load i32* %A_addr_154, align 4

]]></node>
<StgValue><ssdm name="A_load_154"/></StgValue>
</operation>

<operation id="3340" st_id="327" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr535 = mul i14 %tmp_10_0_35_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr535"/></StgValue>
</operation>

<operation id="3341" st_id="327" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr536 = add i14 %tmp_trn_cast, %p_addr535

]]></node>
<StgValue><ssdm name="p_addr536"/></StgValue>
</operation>

<operation id="3342" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="878" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_309 = zext i14 %p_addr536 to i64

]]></node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="3343" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_154 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_309

]]></node>
<StgValue><ssdm name="B_addr_154"/></StgValue>
</operation>

<operation id="3344" st_id="327" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_154 = load i32* %B_addr_154, align 4

]]></node>
<StgValue><ssdm name="B_load_154"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="3345" st_id="328" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_154 = load i32* %A_addr_154, align 4

]]></node>
<StgValue><ssdm name="A_load_154"/></StgValue>
</operation>

<operation id="3346" st_id="328" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_154 = load i32* %B_addr_154, align 4

]]></node>
<StgValue><ssdm name="B_load_154"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="3347" st_id="329" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_35 = mul nsw i32 %B_load_154, %A_load_154

]]></node>
<StgValue><ssdm name="tmp_11_0_35"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="3348" st_id="330" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_35 = mul nsw i32 %B_load_154, %A_load_154

]]></node>
<StgValue><ssdm name="tmp_11_0_35"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="3349" st_id="331" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_35 = mul nsw i32 %B_load_154, %A_load_154

]]></node>
<StgValue><ssdm name="tmp_11_0_35"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="3350" st_id="332" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_35 = mul nsw i32 %B_load_154, %A_load_154

]]></node>
<StgValue><ssdm name="tmp_11_0_35"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="3351" st_id="333" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_35 = mul nsw i32 %B_load_154, %A_load_154

]]></node>
<StgValue><ssdm name="tmp_11_0_35"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="3352" st_id="334" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_35 = mul nsw i32 %B_load_154, %A_load_154

]]></node>
<StgValue><ssdm name="tmp_11_0_35"/></StgValue>
</operation>

<operation id="3353" st_id="334" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_154 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_154"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="3354" st_id="335" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7363">
<or_exp><and_exp><literal name="tmp_7_0_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_154 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_154"/></StgValue>
</operation>

<operation id="3355" st_id="335" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7363">
<or_exp><and_exp><literal name="tmp_7_0_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_35 = add nsw i32 %C_load_154, %tmp_11_0_35

]]></node>
<StgValue><ssdm name="tmp_12_0_35"/></StgValue>
</operation>

<operation id="3356" st_id="335" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7363">
<or_exp><and_exp><literal name="tmp_7_0_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_35, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3357" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7363">
<or_exp><and_exp><literal name="tmp_7_0_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3358" st_id="335" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.36:0  %k_1_0_36 = add i8 %k_cast, 37

]]></node>
<StgValue><ssdm name="k_1_0_36"/></StgValue>
</operation>

<operation id="3359" st_id="335" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.36:1  %tmp_7_0_36 = icmp ult i8 %k_1_0_36, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_36"/></StgValue>
</operation>

<operation id="3360" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.36:2  br i1 %tmp_7_0_36, label %43, label %._crit_edge.0.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="3361" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_36_trn_cast1 = zext i8 %k_1_0_36 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_36_trn_cast1"/></StgValue>
</operation>

<operation id="3362" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_36_trn_cast = zext i8 %k_1_0_36 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_36_trn_cast"/></StgValue>
</operation>

<operation id="3363" st_id="336" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr545 = add i14 %tmp_10_0_36_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr545"/></StgValue>
</operation>

<operation id="3364" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_318 = zext i14 %p_addr545 to i64

]]></node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="3365" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_159 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_318

]]></node>
<StgValue><ssdm name="A_addr_159"/></StgValue>
</operation>

<operation id="3366" st_id="336" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_159 = load i32* %A_addr_159, align 4

]]></node>
<StgValue><ssdm name="A_load_159"/></StgValue>
</operation>

<operation id="3367" st_id="336" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr546 = mul i14 %tmp_10_0_36_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr546"/></StgValue>
</operation>

<operation id="3368" st_id="336" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr547 = add i14 %tmp_trn_cast, %p_addr546

]]></node>
<StgValue><ssdm name="p_addr547"/></StgValue>
</operation>

<operation id="3369" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_319 = zext i14 %p_addr547 to i64

]]></node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="3370" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_159 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_319

]]></node>
<StgValue><ssdm name="B_addr_159"/></StgValue>
</operation>

<operation id="3371" st_id="336" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_159 = load i32* %B_addr_159, align 4

]]></node>
<StgValue><ssdm name="B_load_159"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="3372" st_id="337" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_159 = load i32* %A_addr_159, align 4

]]></node>
<StgValue><ssdm name="A_load_159"/></StgValue>
</operation>

<operation id="3373" st_id="337" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_159 = load i32* %B_addr_159, align 4

]]></node>
<StgValue><ssdm name="B_load_159"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="3374" st_id="338" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_36 = mul nsw i32 %B_load_159, %A_load_159

]]></node>
<StgValue><ssdm name="tmp_11_0_36"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="3375" st_id="339" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_36 = mul nsw i32 %B_load_159, %A_load_159

]]></node>
<StgValue><ssdm name="tmp_11_0_36"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="3376" st_id="340" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_36 = mul nsw i32 %B_load_159, %A_load_159

]]></node>
<StgValue><ssdm name="tmp_11_0_36"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="3377" st_id="341" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_36 = mul nsw i32 %B_load_159, %A_load_159

]]></node>
<StgValue><ssdm name="tmp_11_0_36"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="3378" st_id="342" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_36 = mul nsw i32 %B_load_159, %A_load_159

]]></node>
<StgValue><ssdm name="tmp_11_0_36"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="3379" st_id="343" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_36 = mul nsw i32 %B_load_159, %A_load_159

]]></node>
<StgValue><ssdm name="tmp_11_0_36"/></StgValue>
</operation>

<operation id="3380" st_id="343" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_159 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_159"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="3381" st_id="344" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7375">
<or_exp><and_exp><literal name="tmp_7_0_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_159 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_159"/></StgValue>
</operation>

<operation id="3382" st_id="344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7375">
<or_exp><and_exp><literal name="tmp_7_0_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_36 = add nsw i32 %C_load_159, %tmp_11_0_36

]]></node>
<StgValue><ssdm name="tmp_12_0_36"/></StgValue>
</operation>

<operation id="3383" st_id="344" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7375">
<or_exp><and_exp><literal name="tmp_7_0_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_36, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3384" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7375">
<or_exp><and_exp><literal name="tmp_7_0_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="906" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3385" st_id="344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.37:0  %k_1_0_37 = add i8 %k_cast, 38

]]></node>
<StgValue><ssdm name="k_1_0_37"/></StgValue>
</operation>

<operation id="3386" st_id="344" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.37:1  %tmp_7_0_37 = icmp ult i8 %k_1_0_37, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_37"/></StgValue>
</operation>

<operation id="3387" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.37:2  br i1 %tmp_7_0_37, label %44, label %._crit_edge.0.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="3388" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_37_trn_cast1 = zext i8 %k_1_0_37 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_37_trn_cast1"/></StgValue>
</operation>

<operation id="3389" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_37_trn_cast = zext i8 %k_1_0_37 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_37_trn_cast"/></StgValue>
</operation>

<operation id="3390" st_id="345" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr556 = add i14 %tmp_10_0_37_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr556"/></StgValue>
</operation>

<operation id="3391" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_328 = zext i14 %p_addr556 to i64

]]></node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="3392" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_164 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_328

]]></node>
<StgValue><ssdm name="A_addr_164"/></StgValue>
</operation>

<operation id="3393" st_id="345" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_164 = load i32* %A_addr_164, align 4

]]></node>
<StgValue><ssdm name="A_load_164"/></StgValue>
</operation>

<operation id="3394" st_id="345" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr557 = mul i14 %tmp_10_0_37_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr557"/></StgValue>
</operation>

<operation id="3395" st_id="345" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr558 = add i14 %tmp_trn_cast, %p_addr557

]]></node>
<StgValue><ssdm name="p_addr558"/></StgValue>
</operation>

<operation id="3396" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_329 = zext i14 %p_addr558 to i64

]]></node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="3397" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_164 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_329

]]></node>
<StgValue><ssdm name="B_addr_164"/></StgValue>
</operation>

<operation id="3398" st_id="345" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_164 = load i32* %B_addr_164, align 4

]]></node>
<StgValue><ssdm name="B_load_164"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="3399" st_id="346" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_164 = load i32* %A_addr_164, align 4

]]></node>
<StgValue><ssdm name="A_load_164"/></StgValue>
</operation>

<operation id="3400" st_id="346" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_164 = load i32* %B_addr_164, align 4

]]></node>
<StgValue><ssdm name="B_load_164"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="3401" st_id="347" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_37 = mul nsw i32 %B_load_164, %A_load_164

]]></node>
<StgValue><ssdm name="tmp_11_0_37"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="3402" st_id="348" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_37 = mul nsw i32 %B_load_164, %A_load_164

]]></node>
<StgValue><ssdm name="tmp_11_0_37"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="3403" st_id="349" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_37 = mul nsw i32 %B_load_164, %A_load_164

]]></node>
<StgValue><ssdm name="tmp_11_0_37"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="3404" st_id="350" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_37 = mul nsw i32 %B_load_164, %A_load_164

]]></node>
<StgValue><ssdm name="tmp_11_0_37"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="3405" st_id="351" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_37 = mul nsw i32 %B_load_164, %A_load_164

]]></node>
<StgValue><ssdm name="tmp_11_0_37"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="3406" st_id="352" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_37 = mul nsw i32 %B_load_164, %A_load_164

]]></node>
<StgValue><ssdm name="tmp_11_0_37"/></StgValue>
</operation>

<operation id="3407" st_id="352" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_164 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_164"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="3408" st_id="353" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7387">
<or_exp><and_exp><literal name="tmp_7_0_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_164 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_164"/></StgValue>
</operation>

<operation id="3409" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7387">
<or_exp><and_exp><literal name="tmp_7_0_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_37 = add nsw i32 %C_load_164, %tmp_11_0_37

]]></node>
<StgValue><ssdm name="tmp_12_0_37"/></StgValue>
</operation>

<operation id="3410" st_id="353" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7387">
<or_exp><and_exp><literal name="tmp_7_0_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_37, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3411" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7387">
<or_exp><and_exp><literal name="tmp_7_0_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3412" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.38:0  %k_1_0_38 = add i8 %k_cast, 39

]]></node>
<StgValue><ssdm name="k_1_0_38"/></StgValue>
</operation>

<operation id="3413" st_id="353" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.38:1  %tmp_7_0_38 = icmp ult i8 %k_1_0_38, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_38"/></StgValue>
</operation>

<operation id="3414" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.38:2  br i1 %tmp_7_0_38, label %45, label %._crit_edge.0.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="3415" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_38_trn_cast1 = zext i8 %k_1_0_38 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_38_trn_cast1"/></StgValue>
</operation>

<operation id="3416" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_38_trn_cast = zext i8 %k_1_0_38 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_38_trn_cast"/></StgValue>
</operation>

<operation id="3417" st_id="354" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr567 = add i14 %tmp_10_0_38_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr567"/></StgValue>
</operation>

<operation id="3418" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_338 = zext i14 %p_addr567 to i64

]]></node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="3419" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_169 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_338

]]></node>
<StgValue><ssdm name="A_addr_169"/></StgValue>
</operation>

<operation id="3420" st_id="354" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_169 = load i32* %A_addr_169, align 4

]]></node>
<StgValue><ssdm name="A_load_169"/></StgValue>
</operation>

<operation id="3421" st_id="354" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr568 = mul i14 %tmp_10_0_38_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr568"/></StgValue>
</operation>

<operation id="3422" st_id="354" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr569 = add i14 %tmp_trn_cast, %p_addr568

]]></node>
<StgValue><ssdm name="p_addr569"/></StgValue>
</operation>

<operation id="3423" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_339 = zext i14 %p_addr569 to i64

]]></node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="3424" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_169 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_339

]]></node>
<StgValue><ssdm name="B_addr_169"/></StgValue>
</operation>

<operation id="3425" st_id="354" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_169 = load i32* %B_addr_169, align 4

]]></node>
<StgValue><ssdm name="B_load_169"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="3426" st_id="355" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_169 = load i32* %A_addr_169, align 4

]]></node>
<StgValue><ssdm name="A_load_169"/></StgValue>
</operation>

<operation id="3427" st_id="355" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_169 = load i32* %B_addr_169, align 4

]]></node>
<StgValue><ssdm name="B_load_169"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="3428" st_id="356" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_38 = mul nsw i32 %B_load_169, %A_load_169

]]></node>
<StgValue><ssdm name="tmp_11_0_38"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="3429" st_id="357" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_38 = mul nsw i32 %B_load_169, %A_load_169

]]></node>
<StgValue><ssdm name="tmp_11_0_38"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="3430" st_id="358" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_38 = mul nsw i32 %B_load_169, %A_load_169

]]></node>
<StgValue><ssdm name="tmp_11_0_38"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="3431" st_id="359" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_38 = mul nsw i32 %B_load_169, %A_load_169

]]></node>
<StgValue><ssdm name="tmp_11_0_38"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="3432" st_id="360" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_38 = mul nsw i32 %B_load_169, %A_load_169

]]></node>
<StgValue><ssdm name="tmp_11_0_38"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="3433" st_id="361" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_38 = mul nsw i32 %B_load_169, %A_load_169

]]></node>
<StgValue><ssdm name="tmp_11_0_38"/></StgValue>
</operation>

<operation id="3434" st_id="361" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_169 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_169"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="3435" st_id="362" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7399">
<or_exp><and_exp><literal name="tmp_7_0_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_169 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_169"/></StgValue>
</operation>

<operation id="3436" st_id="362" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7399">
<or_exp><and_exp><literal name="tmp_7_0_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_38 = add nsw i32 %C_load_169, %tmp_11_0_38

]]></node>
<StgValue><ssdm name="tmp_12_0_38"/></StgValue>
</operation>

<operation id="3437" st_id="362" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7399">
<or_exp><and_exp><literal name="tmp_7_0_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_38, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3438" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7399">
<or_exp><and_exp><literal name="tmp_7_0_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3439" st_id="362" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="950" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.39:0  %k_1_0_39 = add i8 %k_cast, 40

]]></node>
<StgValue><ssdm name="k_1_0_39"/></StgValue>
</operation>

<operation id="3440" st_id="362" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.39:1  %tmp_7_0_39 = icmp ult i8 %k_1_0_39, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_39"/></StgValue>
</operation>

<operation id="3441" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="952" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.39:2  br i1 %tmp_7_0_39, label %46, label %._crit_edge.0.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="3442" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_39_trn_cast1 = zext i8 %k_1_0_39 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_39_trn_cast1"/></StgValue>
</operation>

<operation id="3443" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_39_trn_cast = zext i8 %k_1_0_39 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_39_trn_cast"/></StgValue>
</operation>

<operation id="3444" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr578 = add i14 %tmp_10_0_39_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr578"/></StgValue>
</operation>

<operation id="3445" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_348 = zext i14 %p_addr578 to i64

]]></node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="3446" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_174 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_348

]]></node>
<StgValue><ssdm name="A_addr_174"/></StgValue>
</operation>

<operation id="3447" st_id="363" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_174 = load i32* %A_addr_174, align 4

]]></node>
<StgValue><ssdm name="A_load_174"/></StgValue>
</operation>

<operation id="3448" st_id="363" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr579 = mul i14 %tmp_10_0_39_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr579"/></StgValue>
</operation>

<operation id="3449" st_id="363" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr580 = add i14 %tmp_trn_cast, %p_addr579

]]></node>
<StgValue><ssdm name="p_addr580"/></StgValue>
</operation>

<operation id="3450" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_349 = zext i14 %p_addr580 to i64

]]></node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="3451" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_174 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_349

]]></node>
<StgValue><ssdm name="B_addr_174"/></StgValue>
</operation>

<operation id="3452" st_id="363" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_174 = load i32* %B_addr_174, align 4

]]></node>
<StgValue><ssdm name="B_load_174"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="3453" st_id="364" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_174 = load i32* %A_addr_174, align 4

]]></node>
<StgValue><ssdm name="A_load_174"/></StgValue>
</operation>

<operation id="3454" st_id="364" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_174 = load i32* %B_addr_174, align 4

]]></node>
<StgValue><ssdm name="B_load_174"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="3455" st_id="365" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_39 = mul nsw i32 %B_load_174, %A_load_174

]]></node>
<StgValue><ssdm name="tmp_11_0_39"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="3456" st_id="366" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_39 = mul nsw i32 %B_load_174, %A_load_174

]]></node>
<StgValue><ssdm name="tmp_11_0_39"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="3457" st_id="367" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_39 = mul nsw i32 %B_load_174, %A_load_174

]]></node>
<StgValue><ssdm name="tmp_11_0_39"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="3458" st_id="368" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_39 = mul nsw i32 %B_load_174, %A_load_174

]]></node>
<StgValue><ssdm name="tmp_11_0_39"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="3459" st_id="369" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_39 = mul nsw i32 %B_load_174, %A_load_174

]]></node>
<StgValue><ssdm name="tmp_11_0_39"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="3460" st_id="370" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_39 = mul nsw i32 %B_load_174, %A_load_174

]]></node>
<StgValue><ssdm name="tmp_11_0_39"/></StgValue>
</operation>

<operation id="3461" st_id="370" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_174 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_174"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="3462" st_id="371" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7411">
<or_exp><and_exp><literal name="tmp_7_0_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_174 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_174"/></StgValue>
</operation>

<operation id="3463" st_id="371" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7411">
<or_exp><and_exp><literal name="tmp_7_0_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_39 = add nsw i32 %C_load_174, %tmp_11_0_39

]]></node>
<StgValue><ssdm name="tmp_12_0_39"/></StgValue>
</operation>

<operation id="3464" st_id="371" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7411">
<or_exp><and_exp><literal name="tmp_7_0_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_39, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3465" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7411">
<or_exp><and_exp><literal name="tmp_7_0_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="969" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3466" st_id="371" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.40:0  %k_1_0_40 = add i8 %k_cast, 41

]]></node>
<StgValue><ssdm name="k_1_0_40"/></StgValue>
</operation>

<operation id="3467" st_id="371" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.40:1  %tmp_7_0_40 = icmp ult i8 %k_1_0_40, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_40"/></StgValue>
</operation>

<operation id="3468" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.40:2  br i1 %tmp_7_0_40, label %47, label %._crit_edge.0.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="3469" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_40_trn_cast1 = zext i8 %k_1_0_40 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_40_trn_cast1"/></StgValue>
</operation>

<operation id="3470" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="976" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_40_trn_cast = zext i8 %k_1_0_40 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_40_trn_cast"/></StgValue>
</operation>

<operation id="3471" st_id="372" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="977" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr589 = add i14 %tmp_10_0_40_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr589"/></StgValue>
</operation>

<operation id="3472" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="978" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_358 = zext i14 %p_addr589 to i64

]]></node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="3473" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="979" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_179 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_358

]]></node>
<StgValue><ssdm name="A_addr_179"/></StgValue>
</operation>

<operation id="3474" st_id="372" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_179 = load i32* %A_addr_179, align 4

]]></node>
<StgValue><ssdm name="A_load_179"/></StgValue>
</operation>

<operation id="3475" st_id="372" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr590 = mul i14 %tmp_10_0_40_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr590"/></StgValue>
</operation>

<operation id="3476" st_id="372" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr591 = add i14 %tmp_trn_cast, %p_addr590

]]></node>
<StgValue><ssdm name="p_addr591"/></StgValue>
</operation>

<operation id="3477" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_359 = zext i14 %p_addr591 to i64

]]></node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="3478" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="984" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_179 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_359

]]></node>
<StgValue><ssdm name="B_addr_179"/></StgValue>
</operation>

<operation id="3479" st_id="372" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_179 = load i32* %B_addr_179, align 4

]]></node>
<StgValue><ssdm name="B_load_179"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="3480" st_id="373" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_179 = load i32* %A_addr_179, align 4

]]></node>
<StgValue><ssdm name="A_load_179"/></StgValue>
</operation>

<operation id="3481" st_id="373" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_179 = load i32* %B_addr_179, align 4

]]></node>
<StgValue><ssdm name="B_load_179"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="3482" st_id="374" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_40 = mul nsw i32 %B_load_179, %A_load_179

]]></node>
<StgValue><ssdm name="tmp_11_0_40"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="3483" st_id="375" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_40 = mul nsw i32 %B_load_179, %A_load_179

]]></node>
<StgValue><ssdm name="tmp_11_0_40"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="3484" st_id="376" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_40 = mul nsw i32 %B_load_179, %A_load_179

]]></node>
<StgValue><ssdm name="tmp_11_0_40"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="3485" st_id="377" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_40 = mul nsw i32 %B_load_179, %A_load_179

]]></node>
<StgValue><ssdm name="tmp_11_0_40"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="3486" st_id="378" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_40 = mul nsw i32 %B_load_179, %A_load_179

]]></node>
<StgValue><ssdm name="tmp_11_0_40"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="3487" st_id="379" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_40 = mul nsw i32 %B_load_179, %A_load_179

]]></node>
<StgValue><ssdm name="tmp_11_0_40"/></StgValue>
</operation>

<operation id="3488" st_id="379" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_179 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_179"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="3489" st_id="380" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7423">
<or_exp><and_exp><literal name="tmp_7_0_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_179 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_179"/></StgValue>
</operation>

<operation id="3490" st_id="380" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7423">
<or_exp><and_exp><literal name="tmp_7_0_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_40 = add nsw i32 %C_load_179, %tmp_11_0_40

]]></node>
<StgValue><ssdm name="tmp_12_0_40"/></StgValue>
</operation>

<operation id="3491" st_id="380" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7423">
<or_exp><and_exp><literal name="tmp_7_0_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_40, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3492" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7423">
<or_exp><and_exp><literal name="tmp_7_0_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3493" st_id="380" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.41:0  %k_1_0_41 = add i8 %k_cast, 42

]]></node>
<StgValue><ssdm name="k_1_0_41"/></StgValue>
</operation>

<operation id="3494" st_id="380" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.41:1  %tmp_7_0_41 = icmp ult i8 %k_1_0_41, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_41"/></StgValue>
</operation>

<operation id="3495" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.41:2  br i1 %tmp_7_0_41, label %48, label %._crit_edge.0.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="3496" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="996" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_41_trn_cast1 = zext i8 %k_1_0_41 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_41_trn_cast1"/></StgValue>
</operation>

<operation id="3497" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_41_trn_cast = zext i8 %k_1_0_41 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_41_trn_cast"/></StgValue>
</operation>

<operation id="3498" st_id="381" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr600 = add i14 %tmp_10_0_41_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr600"/></StgValue>
</operation>

<operation id="3499" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_368 = zext i14 %p_addr600 to i64

]]></node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="3500" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_184 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_368

]]></node>
<StgValue><ssdm name="A_addr_184"/></StgValue>
</operation>

<operation id="3501" st_id="381" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_184 = load i32* %A_addr_184, align 4

]]></node>
<StgValue><ssdm name="A_load_184"/></StgValue>
</operation>

<operation id="3502" st_id="381" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr602 = mul i14 %tmp_10_0_41_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr602"/></StgValue>
</operation>

<operation id="3503" st_id="381" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr603 = add i14 %tmp_trn_cast, %p_addr602

]]></node>
<StgValue><ssdm name="p_addr603"/></StgValue>
</operation>

<operation id="3504" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_369 = zext i14 %p_addr603 to i64

]]></node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="3505" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_184 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_369

]]></node>
<StgValue><ssdm name="B_addr_184"/></StgValue>
</operation>

<operation id="3506" st_id="381" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_184 = load i32* %B_addr_184, align 4

]]></node>
<StgValue><ssdm name="B_load_184"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="3507" st_id="382" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_184 = load i32* %A_addr_184, align 4

]]></node>
<StgValue><ssdm name="A_load_184"/></StgValue>
</operation>

<operation id="3508" st_id="382" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_184 = load i32* %B_addr_184, align 4

]]></node>
<StgValue><ssdm name="B_load_184"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="3509" st_id="383" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_41 = mul nsw i32 %B_load_184, %A_load_184

]]></node>
<StgValue><ssdm name="tmp_11_0_41"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="3510" st_id="384" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_41 = mul nsw i32 %B_load_184, %A_load_184

]]></node>
<StgValue><ssdm name="tmp_11_0_41"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="3511" st_id="385" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_41 = mul nsw i32 %B_load_184, %A_load_184

]]></node>
<StgValue><ssdm name="tmp_11_0_41"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="3512" st_id="386" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_41 = mul nsw i32 %B_load_184, %A_load_184

]]></node>
<StgValue><ssdm name="tmp_11_0_41"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="3513" st_id="387" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_41 = mul nsw i32 %B_load_184, %A_load_184

]]></node>
<StgValue><ssdm name="tmp_11_0_41"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="3514" st_id="388" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_41 = mul nsw i32 %B_load_184, %A_load_184

]]></node>
<StgValue><ssdm name="tmp_11_0_41"/></StgValue>
</operation>

<operation id="3515" st_id="388" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_184 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_184"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="3516" st_id="389" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7435">
<or_exp><and_exp><literal name="tmp_7_0_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_184 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_184"/></StgValue>
</operation>

<operation id="3517" st_id="389" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7435">
<or_exp><and_exp><literal name="tmp_7_0_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_41 = add nsw i32 %C_load_184, %tmp_11_0_41

]]></node>
<StgValue><ssdm name="tmp_12_0_41"/></StgValue>
</operation>

<operation id="3518" st_id="389" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7435">
<or_exp><and_exp><literal name="tmp_7_0_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_41, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3519" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7435">
<or_exp><and_exp><literal name="tmp_7_0_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3520" st_id="389" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.42:0  %k_1_0_42 = add i8 %k_cast, 43

]]></node>
<StgValue><ssdm name="k_1_0_42"/></StgValue>
</operation>

<operation id="3521" st_id="389" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.42:1  %tmp_7_0_42 = icmp ult i8 %k_1_0_42, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_42"/></StgValue>
</operation>

<operation id="3522" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.42:2  br i1 %tmp_7_0_42, label %49, label %._crit_edge.0.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="3523" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_42_trn_cast1 = zext i8 %k_1_0_42 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_42_trn_cast1"/></StgValue>
</operation>

<operation id="3524" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_42_trn_cast = zext i8 %k_1_0_42 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_42_trn_cast"/></StgValue>
</operation>

<operation id="3525" st_id="390" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr617 = add i14 %tmp_10_0_42_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr617"/></StgValue>
</operation>

<operation id="3526" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_378 = zext i14 %p_addr617 to i64

]]></node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="3527" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_189 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_378

]]></node>
<StgValue><ssdm name="A_addr_189"/></StgValue>
</operation>

<operation id="3528" st_id="390" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_189 = load i32* %A_addr_189, align 4

]]></node>
<StgValue><ssdm name="A_load_189"/></StgValue>
</operation>

<operation id="3529" st_id="390" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr618 = mul i14 %tmp_10_0_42_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr618"/></StgValue>
</operation>

<operation id="3530" st_id="390" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr619 = add i14 %tmp_trn_cast, %p_addr618

]]></node>
<StgValue><ssdm name="p_addr619"/></StgValue>
</operation>

<operation id="3531" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_379 = zext i14 %p_addr619 to i64

]]></node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="3532" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1026" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_189 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_379

]]></node>
<StgValue><ssdm name="B_addr_189"/></StgValue>
</operation>

<operation id="3533" st_id="390" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_189 = load i32* %B_addr_189, align 4

]]></node>
<StgValue><ssdm name="B_load_189"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="3534" st_id="391" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_189 = load i32* %A_addr_189, align 4

]]></node>
<StgValue><ssdm name="A_load_189"/></StgValue>
</operation>

<operation id="3535" st_id="391" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_189 = load i32* %B_addr_189, align 4

]]></node>
<StgValue><ssdm name="B_load_189"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="3536" st_id="392" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_42 = mul nsw i32 %B_load_189, %A_load_189

]]></node>
<StgValue><ssdm name="tmp_11_0_42"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="3537" st_id="393" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_42 = mul nsw i32 %B_load_189, %A_load_189

]]></node>
<StgValue><ssdm name="tmp_11_0_42"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="3538" st_id="394" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_42 = mul nsw i32 %B_load_189, %A_load_189

]]></node>
<StgValue><ssdm name="tmp_11_0_42"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="3539" st_id="395" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_42 = mul nsw i32 %B_load_189, %A_load_189

]]></node>
<StgValue><ssdm name="tmp_11_0_42"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="3540" st_id="396" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_42 = mul nsw i32 %B_load_189, %A_load_189

]]></node>
<StgValue><ssdm name="tmp_11_0_42"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="3541" st_id="397" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_42 = mul nsw i32 %B_load_189, %A_load_189

]]></node>
<StgValue><ssdm name="tmp_11_0_42"/></StgValue>
</operation>

<operation id="3542" st_id="397" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_189 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_189"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="3543" st_id="398" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7447">
<or_exp><and_exp><literal name="tmp_7_0_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_189 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_189"/></StgValue>
</operation>

<operation id="3544" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7447">
<or_exp><and_exp><literal name="tmp_7_0_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_42 = add nsw i32 %C_load_189, %tmp_11_0_42

]]></node>
<StgValue><ssdm name="tmp_12_0_42"/></StgValue>
</operation>

<operation id="3545" st_id="398" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7447">
<or_exp><and_exp><literal name="tmp_7_0_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1031" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_42, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3546" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7447">
<or_exp><and_exp><literal name="tmp_7_0_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1032" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3547" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.43:0  %k_1_0_43 = add i8 %k_cast, 44

]]></node>
<StgValue><ssdm name="k_1_0_43"/></StgValue>
</operation>

<operation id="3548" st_id="398" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.43:1  %tmp_7_0_43 = icmp ult i8 %k_1_0_43, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_43"/></StgValue>
</operation>

<operation id="3549" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.43:2  br i1 %tmp_7_0_43, label %50, label %._crit_edge.0.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="3550" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_43_trn_cast1 = zext i8 %k_1_0_43 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_43_trn_cast1"/></StgValue>
</operation>

<operation id="3551" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_43_trn_cast = zext i8 %k_1_0_43 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_43_trn_cast"/></StgValue>
</operation>

<operation id="3552" st_id="399" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr616 = add i14 %tmp_10_0_43_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr616"/></StgValue>
</operation>

<operation id="3553" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_388 = zext i14 %p_addr616 to i64

]]></node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="3554" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_194 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_388

]]></node>
<StgValue><ssdm name="A_addr_194"/></StgValue>
</operation>

<operation id="3555" st_id="399" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_194 = load i32* %A_addr_194, align 4

]]></node>
<StgValue><ssdm name="A_load_194"/></StgValue>
</operation>

<operation id="3556" st_id="399" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1044" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr628 = mul i14 %tmp_10_0_43_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr628"/></StgValue>
</operation>

<operation id="3557" st_id="399" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr629 = add i14 %tmp_trn_cast, %p_addr628

]]></node>
<StgValue><ssdm name="p_addr629"/></StgValue>
</operation>

<operation id="3558" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_389 = zext i14 %p_addr629 to i64

]]></node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="3559" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_194 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_389

]]></node>
<StgValue><ssdm name="B_addr_194"/></StgValue>
</operation>

<operation id="3560" st_id="399" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_194 = load i32* %B_addr_194, align 4

]]></node>
<StgValue><ssdm name="B_load_194"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="3561" st_id="400" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_194 = load i32* %A_addr_194, align 4

]]></node>
<StgValue><ssdm name="A_load_194"/></StgValue>
</operation>

<operation id="3562" st_id="400" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_194 = load i32* %B_addr_194, align 4

]]></node>
<StgValue><ssdm name="B_load_194"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="3563" st_id="401" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_43 = mul nsw i32 %B_load_194, %A_load_194

]]></node>
<StgValue><ssdm name="tmp_11_0_43"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="3564" st_id="402" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_43 = mul nsw i32 %B_load_194, %A_load_194

]]></node>
<StgValue><ssdm name="tmp_11_0_43"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="3565" st_id="403" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_43 = mul nsw i32 %B_load_194, %A_load_194

]]></node>
<StgValue><ssdm name="tmp_11_0_43"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="3566" st_id="404" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_43 = mul nsw i32 %B_load_194, %A_load_194

]]></node>
<StgValue><ssdm name="tmp_11_0_43"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="3567" st_id="405" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_43 = mul nsw i32 %B_load_194, %A_load_194

]]></node>
<StgValue><ssdm name="tmp_11_0_43"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="3568" st_id="406" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_43 = mul nsw i32 %B_load_194, %A_load_194

]]></node>
<StgValue><ssdm name="tmp_11_0_43"/></StgValue>
</operation>

<operation id="3569" st_id="406" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1050" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_194 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_194"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="3570" st_id="407" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7459">
<or_exp><and_exp><literal name="tmp_7_0_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1050" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_194 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_194"/></StgValue>
</operation>

<operation id="3571" st_id="407" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7459">
<or_exp><and_exp><literal name="tmp_7_0_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_43 = add nsw i32 %C_load_194, %tmp_11_0_43

]]></node>
<StgValue><ssdm name="tmp_12_0_43"/></StgValue>
</operation>

<operation id="3572" st_id="407" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7459">
<or_exp><and_exp><literal name="tmp_7_0_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1052" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_43, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3573" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7459">
<or_exp><and_exp><literal name="tmp_7_0_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1053" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3574" st_id="407" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1055" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.44:0  %k_1_0_44 = add i8 %k_cast, 45

]]></node>
<StgValue><ssdm name="k_1_0_44"/></StgValue>
</operation>

<operation id="3575" st_id="407" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.44:1  %tmp_7_0_44 = icmp ult i8 %k_1_0_44, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_44"/></StgValue>
</operation>

<operation id="3576" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1057" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.44:2  br i1 %tmp_7_0_44, label %51, label %._crit_edge.0.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="3577" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_44_trn_cast1 = zext i8 %k_1_0_44 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_44_trn_cast1"/></StgValue>
</operation>

<operation id="3578" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_44_trn_cast = zext i8 %k_1_0_44 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_44_trn_cast"/></StgValue>
</operation>

<operation id="3579" st_id="408" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr613 = add i14 %tmp_10_0_44_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr613"/></StgValue>
</operation>

<operation id="3580" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1062" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_398 = zext i14 %p_addr613 to i64

]]></node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="3581" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_199 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_398

]]></node>
<StgValue><ssdm name="A_addr_199"/></StgValue>
</operation>

<operation id="3582" st_id="408" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_199 = load i32* %A_addr_199, align 4

]]></node>
<StgValue><ssdm name="A_load_199"/></StgValue>
</operation>

<operation id="3583" st_id="408" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr638 = mul i14 %tmp_10_0_44_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr638"/></StgValue>
</operation>

<operation id="3584" st_id="408" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr639 = add i14 %tmp_trn_cast, %p_addr638

]]></node>
<StgValue><ssdm name="p_addr639"/></StgValue>
</operation>

<operation id="3585" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1067" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_399 = zext i14 %p_addr639 to i64

]]></node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="3586" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1068" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_199 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_399

]]></node>
<StgValue><ssdm name="B_addr_199"/></StgValue>
</operation>

<operation id="3587" st_id="408" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_199 = load i32* %B_addr_199, align 4

]]></node>
<StgValue><ssdm name="B_load_199"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="3588" st_id="409" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_199 = load i32* %A_addr_199, align 4

]]></node>
<StgValue><ssdm name="A_load_199"/></StgValue>
</operation>

<operation id="3589" st_id="409" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_199 = load i32* %B_addr_199, align 4

]]></node>
<StgValue><ssdm name="B_load_199"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="3590" st_id="410" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_44 = mul nsw i32 %B_load_199, %A_load_199

]]></node>
<StgValue><ssdm name="tmp_11_0_44"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="3591" st_id="411" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_44 = mul nsw i32 %B_load_199, %A_load_199

]]></node>
<StgValue><ssdm name="tmp_11_0_44"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="3592" st_id="412" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_44 = mul nsw i32 %B_load_199, %A_load_199

]]></node>
<StgValue><ssdm name="tmp_11_0_44"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="3593" st_id="413" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_44 = mul nsw i32 %B_load_199, %A_load_199

]]></node>
<StgValue><ssdm name="tmp_11_0_44"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="3594" st_id="414" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_44 = mul nsw i32 %B_load_199, %A_load_199

]]></node>
<StgValue><ssdm name="tmp_11_0_44"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="3595" st_id="415" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_44 = mul nsw i32 %B_load_199, %A_load_199

]]></node>
<StgValue><ssdm name="tmp_11_0_44"/></StgValue>
</operation>

<operation id="3596" st_id="415" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_199 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_199"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="3597" st_id="416" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7471">
<or_exp><and_exp><literal name="tmp_7_0_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_199 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_199"/></StgValue>
</operation>

<operation id="3598" st_id="416" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7471">
<or_exp><and_exp><literal name="tmp_7_0_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_44 = add nsw i32 %C_load_199, %tmp_11_0_44

]]></node>
<StgValue><ssdm name="tmp_12_0_44"/></StgValue>
</operation>

<operation id="3599" st_id="416" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7471">
<or_exp><and_exp><literal name="tmp_7_0_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1073" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_44, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3600" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7471">
<or_exp><and_exp><literal name="tmp_7_0_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3601" st_id="416" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1076" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.45:0  %k_1_0_45 = add i8 %k_cast, 46

]]></node>
<StgValue><ssdm name="k_1_0_45"/></StgValue>
</operation>

<operation id="3602" st_id="416" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.45:1  %tmp_7_0_45 = icmp ult i8 %k_1_0_45, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_45"/></StgValue>
</operation>

<operation id="3603" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1078" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.45:2  br i1 %tmp_7_0_45, label %52, label %._crit_edge.0.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="3604" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_45_trn_cast1 = zext i8 %k_1_0_45 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_45_trn_cast1"/></StgValue>
</operation>

<operation id="3605" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1081" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_45_trn_cast = zext i8 %k_1_0_45 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_45_trn_cast"/></StgValue>
</operation>

<operation id="3606" st_id="417" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr610 = add i14 %tmp_10_0_45_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr610"/></StgValue>
</operation>

<operation id="3607" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_408 = zext i14 %p_addr610 to i64

]]></node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="3608" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1084" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_204 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_408

]]></node>
<StgValue><ssdm name="A_addr_204"/></StgValue>
</operation>

<operation id="3609" st_id="417" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_204 = load i32* %A_addr_204, align 4

]]></node>
<StgValue><ssdm name="A_load_204"/></StgValue>
</operation>

<operation id="3610" st_id="417" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1086" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr648 = mul i14 %tmp_10_0_45_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr648"/></StgValue>
</operation>

<operation id="3611" st_id="417" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr649 = add i14 %tmp_trn_cast, %p_addr648

]]></node>
<StgValue><ssdm name="p_addr649"/></StgValue>
</operation>

<operation id="3612" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_409 = zext i14 %p_addr649 to i64

]]></node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="3613" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_204 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_409

]]></node>
<StgValue><ssdm name="B_addr_204"/></StgValue>
</operation>

<operation id="3614" st_id="417" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1090" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_204 = load i32* %B_addr_204, align 4

]]></node>
<StgValue><ssdm name="B_load_204"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="3615" st_id="418" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_204 = load i32* %A_addr_204, align 4

]]></node>
<StgValue><ssdm name="A_load_204"/></StgValue>
</operation>

<operation id="3616" st_id="418" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1090" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_204 = load i32* %B_addr_204, align 4

]]></node>
<StgValue><ssdm name="B_load_204"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="3617" st_id="419" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_45 = mul nsw i32 %B_load_204, %A_load_204

]]></node>
<StgValue><ssdm name="tmp_11_0_45"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="3618" st_id="420" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_45 = mul nsw i32 %B_load_204, %A_load_204

]]></node>
<StgValue><ssdm name="tmp_11_0_45"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="3619" st_id="421" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_45 = mul nsw i32 %B_load_204, %A_load_204

]]></node>
<StgValue><ssdm name="tmp_11_0_45"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="3620" st_id="422" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_45 = mul nsw i32 %B_load_204, %A_load_204

]]></node>
<StgValue><ssdm name="tmp_11_0_45"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="3621" st_id="423" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_45 = mul nsw i32 %B_load_204, %A_load_204

]]></node>
<StgValue><ssdm name="tmp_11_0_45"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="3622" st_id="424" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_45 = mul nsw i32 %B_load_204, %A_load_204

]]></node>
<StgValue><ssdm name="tmp_11_0_45"/></StgValue>
</operation>

<operation id="3623" st_id="424" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1092" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_204 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_204"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="3624" st_id="425" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7483">
<or_exp><and_exp><literal name="tmp_7_0_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_204 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_204"/></StgValue>
</operation>

<operation id="3625" st_id="425" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7483">
<or_exp><and_exp><literal name="tmp_7_0_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_45 = add nsw i32 %C_load_204, %tmp_11_0_45

]]></node>
<StgValue><ssdm name="tmp_12_0_45"/></StgValue>
</operation>

<operation id="3626" st_id="425" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7483">
<or_exp><and_exp><literal name="tmp_7_0_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_45, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3627" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7483">
<or_exp><and_exp><literal name="tmp_7_0_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1095" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3628" st_id="425" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1097" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.46:0  %k_1_0_46 = add i8 %k_cast, 47

]]></node>
<StgValue><ssdm name="k_1_0_46"/></StgValue>
</operation>

<operation id="3629" st_id="425" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1098" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.46:1  %tmp_7_0_46 = icmp ult i8 %k_1_0_46, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_46"/></StgValue>
</operation>

<operation id="3630" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1099" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.46:2  br i1 %tmp_7_0_46, label %53, label %._crit_edge.0.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="3631" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_46_trn_cast1 = zext i8 %k_1_0_46 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_46_trn_cast1"/></StgValue>
</operation>

<operation id="3632" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_46_trn_cast = zext i8 %k_1_0_46 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_46_trn_cast"/></StgValue>
</operation>

<operation id="3633" st_id="426" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1103" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr607 = add i14 %tmp_10_0_46_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr607"/></StgValue>
</operation>

<operation id="3634" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_418 = zext i14 %p_addr607 to i64

]]></node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="3635" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1105" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_209 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_418

]]></node>
<StgValue><ssdm name="A_addr_209"/></StgValue>
</operation>

<operation id="3636" st_id="426" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1106" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_209 = load i32* %A_addr_209, align 4

]]></node>
<StgValue><ssdm name="A_load_209"/></StgValue>
</operation>

<operation id="3637" st_id="426" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr658 = mul i14 %tmp_10_0_46_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr658"/></StgValue>
</operation>

<operation id="3638" st_id="426" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1108" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr659 = add i14 %tmp_trn_cast, %p_addr658

]]></node>
<StgValue><ssdm name="p_addr659"/></StgValue>
</operation>

<operation id="3639" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_419 = zext i14 %p_addr659 to i64

]]></node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="3640" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1110" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_209 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_419

]]></node>
<StgValue><ssdm name="B_addr_209"/></StgValue>
</operation>

<operation id="3641" st_id="426" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1111" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_209 = load i32* %B_addr_209, align 4

]]></node>
<StgValue><ssdm name="B_load_209"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="3642" st_id="427" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1106" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_209 = load i32* %A_addr_209, align 4

]]></node>
<StgValue><ssdm name="A_load_209"/></StgValue>
</operation>

<operation id="3643" st_id="427" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1111" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_209 = load i32* %B_addr_209, align 4

]]></node>
<StgValue><ssdm name="B_load_209"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="3644" st_id="428" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_46 = mul nsw i32 %B_load_209, %A_load_209

]]></node>
<StgValue><ssdm name="tmp_11_0_46"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="3645" st_id="429" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_46 = mul nsw i32 %B_load_209, %A_load_209

]]></node>
<StgValue><ssdm name="tmp_11_0_46"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="3646" st_id="430" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_46 = mul nsw i32 %B_load_209, %A_load_209

]]></node>
<StgValue><ssdm name="tmp_11_0_46"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="3647" st_id="431" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_46 = mul nsw i32 %B_load_209, %A_load_209

]]></node>
<StgValue><ssdm name="tmp_11_0_46"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="3648" st_id="432" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_46 = mul nsw i32 %B_load_209, %A_load_209

]]></node>
<StgValue><ssdm name="tmp_11_0_46"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="3649" st_id="433" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_46 = mul nsw i32 %B_load_209, %A_load_209

]]></node>
<StgValue><ssdm name="tmp_11_0_46"/></StgValue>
</operation>

<operation id="3650" st_id="433" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_209 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_209"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="3651" st_id="434" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7495">
<or_exp><and_exp><literal name="tmp_7_0_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_209 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_209"/></StgValue>
</operation>

<operation id="3652" st_id="434" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7495">
<or_exp><and_exp><literal name="tmp_7_0_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_46 = add nsw i32 %C_load_209, %tmp_11_0_46

]]></node>
<StgValue><ssdm name="tmp_12_0_46"/></StgValue>
</operation>

<operation id="3653" st_id="434" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7495">
<or_exp><and_exp><literal name="tmp_7_0_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1115" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_46, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3654" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7495">
<or_exp><and_exp><literal name="tmp_7_0_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1116" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3655" st_id="434" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.47:0  %k_1_0_47 = add i8 %k_cast, 48

]]></node>
<StgValue><ssdm name="k_1_0_47"/></StgValue>
</operation>

<operation id="3656" st_id="434" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.47:1  %tmp_7_0_47 = icmp ult i8 %k_1_0_47, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_47"/></StgValue>
</operation>

<operation id="3657" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.47:2  br i1 %tmp_7_0_47, label %54, label %._crit_edge.0.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="3658" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1122" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_47_trn_cast1 = zext i8 %k_1_0_47 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_47_trn_cast1"/></StgValue>
</operation>

<operation id="3659" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1123" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_47_trn_cast = zext i8 %k_1_0_47 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_47_trn_cast"/></StgValue>
</operation>

<operation id="3660" st_id="435" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1124" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr604 = add i14 %tmp_10_0_47_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr604"/></StgValue>
</operation>

<operation id="3661" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_428 = zext i14 %p_addr604 to i64

]]></node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="3662" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1126" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_214 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_428

]]></node>
<StgValue><ssdm name="A_addr_214"/></StgValue>
</operation>

<operation id="3663" st_id="435" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_214 = load i32* %A_addr_214, align 4

]]></node>
<StgValue><ssdm name="A_load_214"/></StgValue>
</operation>

<operation id="3664" st_id="435" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr668 = mul i14 %tmp_10_0_47_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr668"/></StgValue>
</operation>

<operation id="3665" st_id="435" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1129" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr669 = add i14 %tmp_trn_cast, %p_addr668

]]></node>
<StgValue><ssdm name="p_addr669"/></StgValue>
</operation>

<operation id="3666" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_429 = zext i14 %p_addr669 to i64

]]></node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="3667" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_214 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_429

]]></node>
<StgValue><ssdm name="B_addr_214"/></StgValue>
</operation>

<operation id="3668" st_id="435" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_214 = load i32* %B_addr_214, align 4

]]></node>
<StgValue><ssdm name="B_load_214"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="3669" st_id="436" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_214 = load i32* %A_addr_214, align 4

]]></node>
<StgValue><ssdm name="A_load_214"/></StgValue>
</operation>

<operation id="3670" st_id="436" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_214 = load i32* %B_addr_214, align 4

]]></node>
<StgValue><ssdm name="B_load_214"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="3671" st_id="437" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_47 = mul nsw i32 %B_load_214, %A_load_214

]]></node>
<StgValue><ssdm name="tmp_11_0_47"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="3672" st_id="438" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_47 = mul nsw i32 %B_load_214, %A_load_214

]]></node>
<StgValue><ssdm name="tmp_11_0_47"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="3673" st_id="439" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_47 = mul nsw i32 %B_load_214, %A_load_214

]]></node>
<StgValue><ssdm name="tmp_11_0_47"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="3674" st_id="440" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_47 = mul nsw i32 %B_load_214, %A_load_214

]]></node>
<StgValue><ssdm name="tmp_11_0_47"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="3675" st_id="441" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_47 = mul nsw i32 %B_load_214, %A_load_214

]]></node>
<StgValue><ssdm name="tmp_11_0_47"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="3676" st_id="442" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_47 = mul nsw i32 %B_load_214, %A_load_214

]]></node>
<StgValue><ssdm name="tmp_11_0_47"/></StgValue>
</operation>

<operation id="3677" st_id="442" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1134" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_214 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_214"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="3678" st_id="443" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7507">
<or_exp><and_exp><literal name="tmp_7_0_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1134" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_214 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_214"/></StgValue>
</operation>

<operation id="3679" st_id="443" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7507">
<or_exp><and_exp><literal name="tmp_7_0_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_47 = add nsw i32 %C_load_214, %tmp_11_0_47

]]></node>
<StgValue><ssdm name="tmp_12_0_47"/></StgValue>
</operation>

<operation id="3680" st_id="443" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7507">
<or_exp><and_exp><literal name="tmp_7_0_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1136" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_47, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3681" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7507">
<or_exp><and_exp><literal name="tmp_7_0_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1137" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3682" st_id="443" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.48:0  %k_1_0_48 = add i8 %k_cast, 49

]]></node>
<StgValue><ssdm name="k_1_0_48"/></StgValue>
</operation>

<operation id="3683" st_id="443" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.48:1  %tmp_7_0_48 = icmp ult i8 %k_1_0_48, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_0_48"/></StgValue>
</operation>

<operation id="3684" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.48:2  br i1 %tmp_7_0_48, label %55, label %._crit_edge.0.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="3685" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_0_48_trn_cast1 = zext i8 %k_1_0_48 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_48_trn_cast1"/></StgValue>
</operation>

<operation id="3686" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1144" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_0_48_trn_cast = zext i8 %k_1_0_48 to i14

]]></node>
<StgValue><ssdm name="tmp_10_0_48_trn_cast"/></StgValue>
</operation>

<operation id="3687" st_id="444" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr601 = add i14 %tmp_10_0_48_trn_cast, %phi_mul

]]></node>
<StgValue><ssdm name="p_addr601"/></StgValue>
</operation>

<operation id="3688" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1146" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_438 = zext i14 %p_addr601 to i64

]]></node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="3689" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1147" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_219 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_438

]]></node>
<StgValue><ssdm name="A_addr_219"/></StgValue>
</operation>

<operation id="3690" st_id="444" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_219 = load i32* %A_addr_219, align 4

]]></node>
<StgValue><ssdm name="A_load_219"/></StgValue>
</operation>

<operation id="3691" st_id="444" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr678 = mul i14 %tmp_10_0_48_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr678"/></StgValue>
</operation>

<operation id="3692" st_id="444" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1150" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr679 = add i14 %tmp_trn_cast, %p_addr678

]]></node>
<StgValue><ssdm name="p_addr679"/></StgValue>
</operation>

<operation id="3693" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_439 = zext i14 %p_addr679 to i64

]]></node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="3694" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_219 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_439

]]></node>
<StgValue><ssdm name="B_addr_219"/></StgValue>
</operation>

<operation id="3695" st_id="444" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_219 = load i32* %B_addr_219, align 4

]]></node>
<StgValue><ssdm name="B_load_219"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="3696" st_id="445" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_219 = load i32* %A_addr_219, align 4

]]></node>
<StgValue><ssdm name="A_load_219"/></StgValue>
</operation>

<operation id="3697" st_id="445" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_219 = load i32* %B_addr_219, align 4

]]></node>
<StgValue><ssdm name="B_load_219"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="3698" st_id="446" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_48 = mul nsw i32 %B_load_219, %A_load_219

]]></node>
<StgValue><ssdm name="tmp_11_0_48"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="3699" st_id="447" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_48 = mul nsw i32 %B_load_219, %A_load_219

]]></node>
<StgValue><ssdm name="tmp_11_0_48"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="3700" st_id="448" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_48 = mul nsw i32 %B_load_219, %A_load_219

]]></node>
<StgValue><ssdm name="tmp_11_0_48"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="3701" st_id="449" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_48 = mul nsw i32 %B_load_219, %A_load_219

]]></node>
<StgValue><ssdm name="tmp_11_0_48"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="3702" st_id="450" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_48 = mul nsw i32 %B_load_219, %A_load_219

]]></node>
<StgValue><ssdm name="tmp_11_0_48"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="3703" st_id="451" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_0_48 = mul nsw i32 %B_load_219, %A_load_219

]]></node>
<StgValue><ssdm name="tmp_11_0_48"/></StgValue>
</operation>

<operation id="3704" st_id="451" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_219 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_219"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="3705" st_id="452" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7519">
<or_exp><and_exp><literal name="tmp_7_0_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1155" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_219 = load i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name="C_load_219"/></StgValue>
</operation>

<operation id="3706" st_id="452" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7519">
<or_exp><and_exp><literal name="tmp_7_0_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_0_48 = add nsw i32 %C_load_219, %tmp_11_0_48

]]></node>
<StgValue><ssdm name="tmp_12_0_48"/></StgValue>
</operation>

<operation id="3707" st_id="452" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7519">
<or_exp><and_exp><literal name="tmp_7_0_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1157" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_0_48, i32* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3708" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7519">
<or_exp><and_exp><literal name="tmp_7_0_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1158" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3709" st_id="452" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1160" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0.49:0  %k_1_0_49 = add i7 %k, 50

]]></node>
<StgValue><ssdm name="k_1_0_49"/></StgValue>
</operation>

<operation id="3710" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.49:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="3711" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7523">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1179" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %k_s = phi i7 [ 0, %109 ], [ %k_1_1_49, %._crit_edge.1.49 ]

]]></node>
<StgValue><ssdm name="k_s"/></StgValue>
</operation>

<operation id="3712" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7523">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1180" bw="6" op_0_bw="7">
<![CDATA[
:1  %tmp_521 = trunc i7 %k_s to i6

]]></node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="3713" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7523">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="8" op_0_bw="7">
<![CDATA[
:2  %k_cast_6 = zext i7 %k_s to i8

]]></node>
<StgValue><ssdm name="k_cast_6"/></StgValue>
</operation>

<operation id="3714" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7523">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="3715" st_id="453" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7523">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1183" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %exitcond_1 = icmp eq i7 %k_s, -28

]]></node>
<StgValue><ssdm name="exitcond_1"/></StgValue>
</operation>

<operation id="3716" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7523">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1, label %.loopexit.1, label %58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3717" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7525">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1186" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3718" st_id="453" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7525">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_7_1 = icmp ult i8 %k_cast_6, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="3719" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7525">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_7_1, label %59, label %._crit_edge.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3720" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7526">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1190" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_trn_cast1 = zext i7 %k_s to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_trn_cast1"/></StgValue>
</operation>

<operation id="3721" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7526">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1191" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_trn_cast = zext i7 %k_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_trn_cast"/></StgValue>
</operation>

<operation id="3722" st_id="453" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7526">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1192" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr18 = add i14 %tmp_10_1_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr18"/></StgValue>
</operation>

<operation id="3723" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7526">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1193" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_25 = zext i14 %p_addr18 to i64

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="3724" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7526">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_3 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="3725" st_id="453" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7526">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1195" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_3 = load i32* %A_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="3726" st_id="453" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7526">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1196" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr20 = mul i13 %tmp_10_1_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr20"/></StgValue>
</operation>

<operation id="3727" st_id="453" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7526">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1197" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr21 = add i13 %tmp_1_trn_cast1, %p_addr20

]]></node>
<StgValue><ssdm name="p_addr21"/></StgValue>
</operation>

<operation id="3728" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7526">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1198" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_26 = zext i13 %p_addr21 to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="3729" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7526">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_3 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="3730" st_id="453" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7526">
<or_exp><and_exp><literal name="tmp_9_1" val="1"/>
<literal name="exitcond_1" val="0"/>
<literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_3 = load i32* %B_addr_3, align 4

]]></node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="3731" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7529">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2267" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit.1:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_10) nounwind

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="3732" st_id="453" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7529">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2268" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.1:1  %j_1_1 = add i7 %j, 2

]]></node>
<StgValue><ssdm name="j_1_1"/></StgValue>
</operation>

<operation id="3733" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7529">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2269" bw="8" op_0_bw="7">
<![CDATA[
.loopexit.1:2  %j_1_1_cast = zext i7 %j_1_1 to i8

]]></node>
<StgValue><ssdm name="j_1_1_cast"/></StgValue>
</operation>

<operation id="3734" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7529">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2270" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.loopexit.1:3  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3735" st_id="453" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7529">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2271" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.1:4  %tmp_8_2 = icmp ult i8 %j_1_1_cast, %nC_read

]]></node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="3736" st_id="453" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7529">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit.1:5  %tmp_9_2 = and i1 %tmp_5, %tmp_8_2

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="3737" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7529">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.1:6  br i1 %tmp_9_2, label %162, label %.loopexit.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3738" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7530">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
<literal name="tmp_9_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2275" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_2_trn_cast1 = zext i7 %j_1_1 to i13

]]></node>
<StgValue><ssdm name="tmp_2_trn_cast1"/></StgValue>
</operation>

<operation id="3739" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7530">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
<literal name="tmp_9_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2276" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_2_trn_cast = zext i7 %j_1_1 to i14

]]></node>
<StgValue><ssdm name="tmp_2_trn_cast"/></StgValue>
</operation>

<operation id="3740" st_id="453" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7530">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
<literal name="tmp_9_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr17 = add i14 %tmp_2_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr17"/></StgValue>
</operation>

<operation id="3741" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7530">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
<literal name="tmp_9_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2278" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_29 = zext i14 %p_addr17 to i64

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="3742" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7530">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
<literal name="tmp_9_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %C_addr_2 = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_29

]]></node>
<StgValue><ssdm name="C_addr_2"/></StgValue>
</operation>

<operation id="3743" st_id="453" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7530">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
<literal name="tmp_9_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2280" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:5  store i32 0, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3744" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7530">
<or_exp><and_exp><literal name="tmp_9_1" val="0"/>
<literal name="tmp_9_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
<literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2281" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="3745" st_id="454" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1195" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_3 = load i32* %A_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="3746" st_id="454" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_3 = load i32* %B_addr_3, align 4

]]></node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="3747" st_id="455" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="3748" st_id="456" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="3749" st_id="457" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="3750" st_id="458" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="3751" st_id="459" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="3752" st_id="460" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="3753" st_id="460" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1202" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_3 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="3754" st_id="461" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7538">
<or_exp><and_exp><literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1202" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_3 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>

<operation id="3755" st_id="461" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7538">
<or_exp><and_exp><literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1 = add nsw i32 %C_load_3, %tmp_11_1

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="3756" st_id="461" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7538">
<or_exp><and_exp><literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1204" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3757" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7538">
<or_exp><and_exp><literal name="tmp_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1205" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3758" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1207" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.1.0:0  %k_1_1_s = or i6 %tmp_521, 1

]]></node>
<StgValue><ssdm name="k_1_1_s"/></StgValue>
</operation>

<operation id="3759" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1208" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.1.0:1  %k_1_1_cast = zext i6 %k_1_1_s to i8

]]></node>
<StgValue><ssdm name="k_1_1_cast"/></StgValue>
</operation>

<operation id="3760" st_id="461" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1209" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0:2  %tmp_7_1_1 = icmp ult i8 %k_1_1_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_1"/></StgValue>
</operation>

<operation id="3761" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.0:3  br i1 %tmp_7_1_1, label %60, label %._crit_edge.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3762" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7542">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1212" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_1_1_trn_cast1 = zext i6 %k_1_1_s to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_1_trn_cast1"/></StgValue>
</operation>

<operation id="3763" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7542">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1213" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_1_1_trn_cast = zext i6 %k_1_1_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_1_trn_cast"/></StgValue>
</operation>

<operation id="3764" st_id="461" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7542">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1214" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr27 = add i14 %tmp_10_1_1_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr27"/></StgValue>
</operation>

<operation id="3765" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7542">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1215" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_30 = zext i14 %p_addr27 to i64

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="3766" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7542">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_5 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_30

]]></node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="3767" st_id="461" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7542">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_5 = load i32* %A_addr_5, align 4

]]></node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="3768" st_id="461" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7542">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1218" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr29 = mul i13 %tmp_10_1_1_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr29"/></StgValue>
</operation>

<operation id="3769" st_id="461" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7542">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1219" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr30 = add i13 %tmp_1_trn_cast1, %p_addr29

]]></node>
<StgValue><ssdm name="p_addr30"/></StgValue>
</operation>

<operation id="3770" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7542">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_31 = zext i13 %p_addr30 to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="3771" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7542">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1221" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_5 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="B_addr_5"/></StgValue>
</operation>

<operation id="3772" st_id="461" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7542">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1222" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_5 = load i32* %B_addr_5, align 4

]]></node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="3773" st_id="462" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_5 = load i32* %A_addr_5, align 4

]]></node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="3774" st_id="462" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_5 = load i32* %B_addr_5, align 4

]]></node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="3775" st_id="463" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5

]]></node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="3776" st_id="464" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5

]]></node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="3777" st_id="465" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5

]]></node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="3778" st_id="466" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5

]]></node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="3779" st_id="467" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5

]]></node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="3780" st_id="468" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5

]]></node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="3781" st_id="468" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_5 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_5"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="3782" st_id="469" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7550">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_5 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_5"/></StgValue>
</operation>

<operation id="3783" st_id="469" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7550">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_1 = add nsw i32 %C_load_5, %tmp_11_1_1

]]></node>
<StgValue><ssdm name="tmp_12_1_1"/></StgValue>
</operation>

<operation id="3784" st_id="469" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7550">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1226" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_1, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3785" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7550">
<or_exp><and_exp><literal name="tmp_7_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1227" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3786" st_id="469" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.1.1:0  %k_1_1_1 = add i6 %tmp_521, 2

]]></node>
<StgValue><ssdm name="k_1_1_1"/></StgValue>
</operation>

<operation id="3787" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1230" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.1.1:1  %k_1_1_1_cast = zext i6 %k_1_1_1 to i8

]]></node>
<StgValue><ssdm name="k_1_1_1_cast"/></StgValue>
</operation>

<operation id="3788" st_id="469" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1231" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.1:2  %tmp_7_1_2 = icmp ult i8 %k_1_1_1_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_2"/></StgValue>
</operation>

<operation id="3789" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.1:3  br i1 %tmp_7_1_2, label %61, label %._crit_edge.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="3790" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1234" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_1_2_trn_cast1 = zext i6 %k_1_1_1 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_2_trn_cast1"/></StgValue>
</operation>

<operation id="3791" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_1_2_trn_cast = zext i6 %k_1_1_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_2_trn_cast"/></StgValue>
</operation>

<operation id="3792" st_id="470" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1236" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr36 = add i14 %tmp_10_1_2_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr36"/></StgValue>
</operation>

<operation id="3793" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1237" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_34 = zext i14 %p_addr36 to i64

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="3794" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_7 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_34

]]></node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="3795" st_id="470" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1239" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_7 = load i32* %A_addr_7, align 4

]]></node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="3796" st_id="470" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr38 = mul i13 %tmp_10_1_2_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr38"/></StgValue>
</operation>

<operation id="3797" st_id="470" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr39 = add i13 %tmp_1_trn_cast1, %p_addr38

]]></node>
<StgValue><ssdm name="p_addr39"/></StgValue>
</operation>

<operation id="3798" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1242" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_35 = zext i13 %p_addr39 to i64

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="3799" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1243" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_7 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_35

]]></node>
<StgValue><ssdm name="B_addr_7"/></StgValue>
</operation>

<operation id="3800" st_id="470" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1244" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_7 = load i32* %B_addr_7, align 4

]]></node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="3801" st_id="471" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1239" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_7 = load i32* %A_addr_7, align 4

]]></node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="3802" st_id="471" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1244" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_7 = load i32* %B_addr_7, align 4

]]></node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="3803" st_id="472" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7

]]></node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="3804" st_id="473" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7

]]></node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="3805" st_id="474" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7

]]></node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="3806" st_id="475" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7

]]></node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="3807" st_id="476" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7

]]></node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="3808" st_id="477" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7

]]></node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="3809" st_id="477" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1246" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_7 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_7"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="3810" st_id="478" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7562">
<or_exp><and_exp><literal name="tmp_7_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_7 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_7"/></StgValue>
</operation>

<operation id="3811" st_id="478" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7562">
<or_exp><and_exp><literal name="tmp_7_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_2 = add nsw i32 %C_load_7, %tmp_11_1_2

]]></node>
<StgValue><ssdm name="tmp_12_1_2"/></StgValue>
</operation>

<operation id="3812" st_id="478" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7562">
<or_exp><and_exp><literal name="tmp_7_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1248" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_2, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3813" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7562">
<or_exp><and_exp><literal name="tmp_7_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1249" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3814" st_id="478" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1251" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.1.2:0  %k_1_1_2 = add i6 %tmp_521, 3

]]></node>
<StgValue><ssdm name="k_1_1_2"/></StgValue>
</operation>

<operation id="3815" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1252" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.1.2:1  %k_1_1_2_cast = zext i6 %k_1_1_2 to i8

]]></node>
<StgValue><ssdm name="k_1_1_2_cast"/></StgValue>
</operation>

<operation id="3816" st_id="478" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.2:2  %tmp_7_1_3 = icmp ult i8 %k_1_1_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_3"/></StgValue>
</operation>

<operation id="3817" st_id="478" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.2:3  br i1 %tmp_7_1_3, label %62, label %._crit_edge.1.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="3818" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1256" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_1_3_trn_cast1 = zext i6 %k_1_1_2 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_3_trn_cast1"/></StgValue>
</operation>

<operation id="3819" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1257" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_1_3_trn_cast = zext i6 %k_1_1_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_3_trn_cast"/></StgValue>
</operation>

<operation id="3820" st_id="479" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1258" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr51 = add i14 %tmp_10_1_3_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr51"/></StgValue>
</operation>

<operation id="3821" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_38 = zext i14 %p_addr51 to i64

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="3822" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1260" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_10 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_38

]]></node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="3823" st_id="479" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_10 = load i32* %A_addr_10, align 4

]]></node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="3824" st_id="479" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1262" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr57 = mul i13 %tmp_10_1_3_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr57"/></StgValue>
</operation>

<operation id="3825" st_id="479" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1263" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr59 = add i13 %tmp_1_trn_cast1, %p_addr57

]]></node>
<StgValue><ssdm name="p_addr59"/></StgValue>
</operation>

<operation id="3826" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1264" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_39 = zext i13 %p_addr59 to i64

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="3827" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_10 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_39

]]></node>
<StgValue><ssdm name="B_addr_10"/></StgValue>
</operation>

<operation id="3828" st_id="479" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1266" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_10 = load i32* %B_addr_10, align 4

]]></node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="3829" st_id="480" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_10 = load i32* %A_addr_10, align 4

]]></node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="3830" st_id="480" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1266" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_10 = load i32* %B_addr_10, align 4

]]></node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="3831" st_id="481" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10

]]></node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="3832" st_id="482" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10

]]></node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="3833" st_id="483" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10

]]></node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="3834" st_id="484" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10

]]></node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="3835" st_id="485" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10

]]></node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="3836" st_id="486" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10

]]></node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>

<operation id="3837" st_id="486" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_10 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_10"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="3838" st_id="487" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7574">
<or_exp><and_exp><literal name="tmp_7_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_10 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_10"/></StgValue>
</operation>

<operation id="3839" st_id="487" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7574">
<or_exp><and_exp><literal name="tmp_7_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_3 = add nsw i32 %C_load_10, %tmp_11_1_3

]]></node>
<StgValue><ssdm name="tmp_12_1_3"/></StgValue>
</operation>

<operation id="3840" st_id="487" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7574">
<or_exp><and_exp><literal name="tmp_7_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1270" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_3, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3841" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7574">
<or_exp><and_exp><literal name="tmp_7_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1271" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3842" st_id="487" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1273" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.1.3:0  %k_1_1_3 = add i6 %tmp_521, 4

]]></node>
<StgValue><ssdm name="k_1_1_3"/></StgValue>
</operation>

<operation id="3843" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.1.3:1  %k_1_1_3_cast = zext i6 %k_1_1_3 to i8

]]></node>
<StgValue><ssdm name="k_1_1_3_cast"/></StgValue>
</operation>

<operation id="3844" st_id="487" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1275" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.3:2  %tmp_7_1_4 = icmp ult i8 %k_1_1_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_4"/></StgValue>
</operation>

<operation id="3845" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.3:3  br i1 %tmp_7_1_4, label %63, label %._crit_edge.1.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="3846" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_1_4_trn_cast1 = zext i6 %k_1_1_3 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_4_trn_cast1"/></StgValue>
</operation>

<operation id="3847" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1279" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_1_4_trn_cast = zext i6 %k_1_1_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_4_trn_cast"/></StgValue>
</operation>

<operation id="3848" st_id="488" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1280" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr69 = add i14 %tmp_10_1_4_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr69"/></StgValue>
</operation>

<operation id="3849" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1281" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_44 = zext i14 %p_addr69 to i64

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="3850" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1282" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_13 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_44

]]></node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="3851" st_id="488" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_13 = load i32* %A_addr_13, align 4

]]></node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="3852" st_id="488" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1284" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr71 = mul i13 %tmp_10_1_4_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr71"/></StgValue>
</operation>

<operation id="3853" st_id="488" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1285" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr72 = add i13 %tmp_1_trn_cast1, %p_addr71

]]></node>
<StgValue><ssdm name="p_addr72"/></StgValue>
</operation>

<operation id="3854" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1286" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_45 = zext i13 %p_addr72 to i64

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="3855" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1287" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_13 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="B_addr_13"/></StgValue>
</operation>

<operation id="3856" st_id="488" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1288" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_13 = load i32* %B_addr_13, align 4

]]></node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="3857" st_id="489" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_13 = load i32* %A_addr_13, align 4

]]></node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="3858" st_id="489" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1288" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_13 = load i32* %B_addr_13, align 4

]]></node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="3859" st_id="490" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13

]]></node>
<StgValue><ssdm name="tmp_11_1_4"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="3860" st_id="491" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13

]]></node>
<StgValue><ssdm name="tmp_11_1_4"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="3861" st_id="492" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13

]]></node>
<StgValue><ssdm name="tmp_11_1_4"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="3862" st_id="493" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13

]]></node>
<StgValue><ssdm name="tmp_11_1_4"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="3863" st_id="494" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13

]]></node>
<StgValue><ssdm name="tmp_11_1_4"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="3864" st_id="495" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13

]]></node>
<StgValue><ssdm name="tmp_11_1_4"/></StgValue>
</operation>

<operation id="3865" st_id="495" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_13 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_13"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="3866" st_id="496" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7586">
<or_exp><and_exp><literal name="tmp_7_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1290" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_13 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_13"/></StgValue>
</operation>

<operation id="3867" st_id="496" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7586">
<or_exp><and_exp><literal name="tmp_7_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_4 = add nsw i32 %C_load_13, %tmp_11_1_4

]]></node>
<StgValue><ssdm name="tmp_12_1_4"/></StgValue>
</operation>

<operation id="3868" st_id="496" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7586">
<or_exp><and_exp><literal name="tmp_7_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1292" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_4, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3869" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7586">
<or_exp><and_exp><literal name="tmp_7_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1293" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3870" st_id="496" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1295" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.1.4:0  %k_1_1_4 = add i6 %tmp_521, 5

]]></node>
<StgValue><ssdm name="k_1_1_4"/></StgValue>
</operation>

<operation id="3871" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.1.4:1  %k_1_1_4_cast = zext i6 %k_1_1_4 to i8

]]></node>
<StgValue><ssdm name="k_1_1_4_cast"/></StgValue>
</operation>

<operation id="3872" st_id="496" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.4:2  %tmp_7_1_5 = icmp ult i8 %k_1_1_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_5"/></StgValue>
</operation>

<operation id="3873" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.4:3  br i1 %tmp_7_1_5, label %64, label %._crit_edge.1.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="3874" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1300" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_1_5_trn_cast1 = zext i6 %k_1_1_4 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_5_trn_cast1"/></StgValue>
</operation>

<operation id="3875" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1301" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_1_5_trn_cast = zext i6 %k_1_1_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_5_trn_cast"/></StgValue>
</operation>

<operation id="3876" st_id="497" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1302" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr83 = add i14 %tmp_10_1_5_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr83"/></StgValue>
</operation>

<operation id="3877" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1303" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_51 = zext i14 %p_addr83 to i64

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="3878" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_16 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_51

]]></node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="3879" st_id="497" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1305" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_16 = load i32* %A_addr_16, align 4

]]></node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="3880" st_id="497" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1306" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr84 = mul i13 %tmp_10_1_5_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr84"/></StgValue>
</operation>

<operation id="3881" st_id="497" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1307" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr86 = add i13 %tmp_1_trn_cast1, %p_addr84

]]></node>
<StgValue><ssdm name="p_addr86"/></StgValue>
</operation>

<operation id="3882" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1308" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_52 = zext i13 %p_addr86 to i64

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="3883" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1309" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_16 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_52

]]></node>
<StgValue><ssdm name="B_addr_16"/></StgValue>
</operation>

<operation id="3884" st_id="497" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1310" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_16 = load i32* %B_addr_16, align 4

]]></node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="3885" st_id="498" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1305" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_16 = load i32* %A_addr_16, align 4

]]></node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="3886" st_id="498" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1310" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_16 = load i32* %B_addr_16, align 4

]]></node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="3887" st_id="499" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16

]]></node>
<StgValue><ssdm name="tmp_11_1_5"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="3888" st_id="500" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16

]]></node>
<StgValue><ssdm name="tmp_11_1_5"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="3889" st_id="501" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16

]]></node>
<StgValue><ssdm name="tmp_11_1_5"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="3890" st_id="502" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16

]]></node>
<StgValue><ssdm name="tmp_11_1_5"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="3891" st_id="503" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16

]]></node>
<StgValue><ssdm name="tmp_11_1_5"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="3892" st_id="504" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16

]]></node>
<StgValue><ssdm name="tmp_11_1_5"/></StgValue>
</operation>

<operation id="3893" st_id="504" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1312" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_16 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_16"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="3894" st_id="505" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7598">
<or_exp><and_exp><literal name="tmp_7_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1312" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_16 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_16"/></StgValue>
</operation>

<operation id="3895" st_id="505" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7598">
<or_exp><and_exp><literal name="tmp_7_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_5 = add nsw i32 %C_load_16, %tmp_11_1_5

]]></node>
<StgValue><ssdm name="tmp_12_1_5"/></StgValue>
</operation>

<operation id="3896" st_id="505" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7598">
<or_exp><and_exp><literal name="tmp_7_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1314" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_5, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3897" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7598">
<or_exp><and_exp><literal name="tmp_7_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1315" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3898" st_id="505" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1317" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.1.5:0  %k_1_1_5 = add i6 %tmp_521, 6

]]></node>
<StgValue><ssdm name="k_1_1_5"/></StgValue>
</operation>

<operation id="3899" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.1.5:1  %k_1_1_5_cast = zext i6 %k_1_1_5 to i8

]]></node>
<StgValue><ssdm name="k_1_1_5_cast"/></StgValue>
</operation>

<operation id="3900" st_id="505" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.5:2  %tmp_7_1_6 = icmp ult i8 %k_1_1_5_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_6"/></StgValue>
</operation>

<operation id="3901" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.5:3  br i1 %tmp_7_1_6, label %65, label %._crit_edge.1.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="3902" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1322" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_1_6_trn_cast1 = zext i6 %k_1_1_5 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_6_trn_cast1"/></StgValue>
</operation>

<operation id="3903" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1323" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_1_6_trn_cast = zext i6 %k_1_1_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_6_trn_cast"/></StgValue>
</operation>

<operation id="3904" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1324" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr99 = add i14 %tmp_10_1_6_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr99"/></StgValue>
</operation>

<operation id="3905" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_57 = zext i14 %p_addr99 to i64

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="3906" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1326" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_20 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="A_addr_20"/></StgValue>
</operation>

<operation id="3907" st_id="506" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1327" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_20 = load i32* %A_addr_20, align 4

]]></node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="3908" st_id="506" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1328" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr101 = mul i13 %tmp_10_1_6_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr101"/></StgValue>
</operation>

<operation id="3909" st_id="506" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1329" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr102 = add i13 %tmp_1_trn_cast1, %p_addr101

]]></node>
<StgValue><ssdm name="p_addr102"/></StgValue>
</operation>

<operation id="3910" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1330" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_58 = zext i13 %p_addr102 to i64

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="3911" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1331" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_20 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="B_addr_20"/></StgValue>
</operation>

<operation id="3912" st_id="506" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1332" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_20 = load i32* %B_addr_20, align 4

]]></node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="3913" st_id="507" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1327" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_20 = load i32* %A_addr_20, align 4

]]></node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="3914" st_id="507" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1332" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_20 = load i32* %B_addr_20, align 4

]]></node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="3915" st_id="508" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20

]]></node>
<StgValue><ssdm name="tmp_11_1_6"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="3916" st_id="509" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20

]]></node>
<StgValue><ssdm name="tmp_11_1_6"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="3917" st_id="510" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20

]]></node>
<StgValue><ssdm name="tmp_11_1_6"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="3918" st_id="511" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20

]]></node>
<StgValue><ssdm name="tmp_11_1_6"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="3919" st_id="512" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20

]]></node>
<StgValue><ssdm name="tmp_11_1_6"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="3920" st_id="513" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20

]]></node>
<StgValue><ssdm name="tmp_11_1_6"/></StgValue>
</operation>

<operation id="3921" st_id="513" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1334" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_20 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_20"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="3922" st_id="514" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7610">
<or_exp><and_exp><literal name="tmp_7_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1334" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_20 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_20"/></StgValue>
</operation>

<operation id="3923" st_id="514" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7610">
<or_exp><and_exp><literal name="tmp_7_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_6 = add nsw i32 %C_load_20, %tmp_11_1_6

]]></node>
<StgValue><ssdm name="tmp_12_1_6"/></StgValue>
</operation>

<operation id="3924" st_id="514" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7610">
<or_exp><and_exp><literal name="tmp_7_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1336" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_6, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3925" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7610">
<or_exp><and_exp><literal name="tmp_7_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3926" st_id="514" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.1.6:0  %k_1_1_6 = add i6 %tmp_521, 7

]]></node>
<StgValue><ssdm name="k_1_1_6"/></StgValue>
</operation>

<operation id="3927" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1340" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.1.6:1  %k_1_1_6_cast = zext i6 %k_1_1_6 to i8

]]></node>
<StgValue><ssdm name="k_1_1_6_cast"/></StgValue>
</operation>

<operation id="3928" st_id="514" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1341" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.6:2  %tmp_7_1_7 = icmp ult i8 %k_1_1_6_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_7"/></StgValue>
</operation>

<operation id="3929" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.6:3  br i1 %tmp_7_1_7, label %66, label %._crit_edge.1.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="3930" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_1_7_trn_cast1 = zext i6 %k_1_1_6 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_7_trn_cast1"/></StgValue>
</operation>

<operation id="3931" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1345" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_1_7_trn_cast = zext i6 %k_1_1_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_7_trn_cast"/></StgValue>
</operation>

<operation id="3932" st_id="515" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1346" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr113 = add i14 %tmp_10_1_7_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr113"/></StgValue>
</operation>

<operation id="3933" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1347" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_63 = zext i14 %p_addr113 to i64

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="3934" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1348" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_24 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_63

]]></node>
<StgValue><ssdm name="A_addr_24"/></StgValue>
</operation>

<operation id="3935" st_id="515" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1349" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_24 = load i32* %A_addr_24, align 4

]]></node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="3936" st_id="515" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1350" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr114 = mul i13 %tmp_10_1_7_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr114"/></StgValue>
</operation>

<operation id="3937" st_id="515" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1351" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr116 = add i13 %tmp_1_trn_cast1, %p_addr114

]]></node>
<StgValue><ssdm name="p_addr116"/></StgValue>
</operation>

<operation id="3938" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1352" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_64 = zext i13 %p_addr116 to i64

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="3939" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_24 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_64

]]></node>
<StgValue><ssdm name="B_addr_24"/></StgValue>
</operation>

<operation id="3940" st_id="515" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1354" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_24 = load i32* %B_addr_24, align 4

]]></node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="3941" st_id="516" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1349" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_24 = load i32* %A_addr_24, align 4

]]></node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="3942" st_id="516" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1354" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_24 = load i32* %B_addr_24, align 4

]]></node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="3943" st_id="517" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24

]]></node>
<StgValue><ssdm name="tmp_11_1_7"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="3944" st_id="518" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24

]]></node>
<StgValue><ssdm name="tmp_11_1_7"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="3945" st_id="519" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24

]]></node>
<StgValue><ssdm name="tmp_11_1_7"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="3946" st_id="520" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24

]]></node>
<StgValue><ssdm name="tmp_11_1_7"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="3947" st_id="521" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24

]]></node>
<StgValue><ssdm name="tmp_11_1_7"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="3948" st_id="522" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24

]]></node>
<StgValue><ssdm name="tmp_11_1_7"/></StgValue>
</operation>

<operation id="3949" st_id="522" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1356" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_24 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_24"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="3950" st_id="523" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7622">
<or_exp><and_exp><literal name="tmp_7_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1356" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_24 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_24"/></StgValue>
</operation>

<operation id="3951" st_id="523" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7622">
<or_exp><and_exp><literal name="tmp_7_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_7 = add nsw i32 %C_load_24, %tmp_11_1_7

]]></node>
<StgValue><ssdm name="tmp_12_1_7"/></StgValue>
</operation>

<operation id="3952" st_id="523" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7622">
<or_exp><and_exp><literal name="tmp_7_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_7, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3953" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7622">
<or_exp><and_exp><literal name="tmp_7_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1359" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3954" st_id="523" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1361" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.1.7:0  %k_1_1_7 = add i6 %tmp_521, 8

]]></node>
<StgValue><ssdm name="k_1_1_7"/></StgValue>
</operation>

<operation id="3955" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1362" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.1.7:1  %k_1_1_7_cast = zext i6 %k_1_1_7 to i8

]]></node>
<StgValue><ssdm name="k_1_1_7_cast"/></StgValue>
</operation>

<operation id="3956" st_id="523" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1363" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.7:2  %tmp_7_1_8 = icmp ult i8 %k_1_1_7_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_8"/></StgValue>
</operation>

<operation id="3957" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.7:3  br i1 %tmp_7_1_8, label %67, label %._crit_edge.1.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="3958" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1366" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_1_8_trn_cast1 = zext i6 %k_1_1_7 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_8_trn_cast1"/></StgValue>
</operation>

<operation id="3959" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_1_8_trn_cast = zext i6 %k_1_1_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_8_trn_cast"/></StgValue>
</operation>

<operation id="3960" st_id="524" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr131 = add i14 %tmp_10_1_8_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr131"/></StgValue>
</operation>

<operation id="3961" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1369" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_71 = zext i14 %p_addr131 to i64

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="3962" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1370" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_28 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_71

]]></node>
<StgValue><ssdm name="A_addr_28"/></StgValue>
</operation>

<operation id="3963" st_id="524" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1371" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_28 = load i32* %A_addr_28, align 4

]]></node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="3964" st_id="524" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1372" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr132 = mul i13 %tmp_10_1_8_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr132"/></StgValue>
</operation>

<operation id="3965" st_id="524" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1373" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr134 = add i13 %tmp_1_trn_cast1, %p_addr132

]]></node>
<StgValue><ssdm name="p_addr134"/></StgValue>
</operation>

<operation id="3966" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1374" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_72 = zext i13 %p_addr134 to i64

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="3967" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1375" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_28 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_72

]]></node>
<StgValue><ssdm name="B_addr_28"/></StgValue>
</operation>

<operation id="3968" st_id="524" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_28 = load i32* %B_addr_28, align 4

]]></node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="3969" st_id="525" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1371" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_28 = load i32* %A_addr_28, align 4

]]></node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="3970" st_id="525" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_28 = load i32* %B_addr_28, align 4

]]></node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="3971" st_id="526" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_8 = mul nsw i32 %B_load_28, %A_load_28

]]></node>
<StgValue><ssdm name="tmp_11_1_8"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="3972" st_id="527" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_8 = mul nsw i32 %B_load_28, %A_load_28

]]></node>
<StgValue><ssdm name="tmp_11_1_8"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="3973" st_id="528" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_8 = mul nsw i32 %B_load_28, %A_load_28

]]></node>
<StgValue><ssdm name="tmp_11_1_8"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="3974" st_id="529" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_8 = mul nsw i32 %B_load_28, %A_load_28

]]></node>
<StgValue><ssdm name="tmp_11_1_8"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="3975" st_id="530" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_8 = mul nsw i32 %B_load_28, %A_load_28

]]></node>
<StgValue><ssdm name="tmp_11_1_8"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="3976" st_id="531" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_8 = mul nsw i32 %B_load_28, %A_load_28

]]></node>
<StgValue><ssdm name="tmp_11_1_8"/></StgValue>
</operation>

<operation id="3977" st_id="531" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1378" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_28 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_28"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="3978" st_id="532" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7634">
<or_exp><and_exp><literal name="tmp_7_1_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1378" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_28 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_28"/></StgValue>
</operation>

<operation id="3979" st_id="532" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7634">
<or_exp><and_exp><literal name="tmp_7_1_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_8 = add nsw i32 %C_load_28, %tmp_11_1_8

]]></node>
<StgValue><ssdm name="tmp_12_1_8"/></StgValue>
</operation>

<operation id="3980" st_id="532" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7634">
<or_exp><and_exp><literal name="tmp_7_1_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1380" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_8, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3981" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7634">
<or_exp><and_exp><literal name="tmp_7_1_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1381" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3982" st_id="532" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1383" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.1.8:0  %k_1_1_8 = add i6 %tmp_521, 9

]]></node>
<StgValue><ssdm name="k_1_1_8"/></StgValue>
</operation>

<operation id="3983" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1384" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.1.8:1  %k_1_1_8_cast = zext i6 %k_1_1_8 to i8

]]></node>
<StgValue><ssdm name="k_1_1_8_cast"/></StgValue>
</operation>

<operation id="3984" st_id="532" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1385" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.8:2  %tmp_7_1_9 = icmp ult i8 %k_1_1_8_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_9"/></StgValue>
</operation>

<operation id="3985" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.8:3  br i1 %tmp_7_1_9, label %68, label %._crit_edge.1.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="3986" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1388" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_1_9_trn_cast1 = zext i6 %k_1_1_8 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_9_trn_cast1"/></StgValue>
</operation>

<operation id="3987" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1389" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_1_9_trn_cast = zext i6 %k_1_1_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_9_trn_cast"/></StgValue>
</operation>

<operation id="3988" st_id="533" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1390" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr150 = add i14 %tmp_10_1_9_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr150"/></StgValue>
</operation>

<operation id="3989" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1391" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_80 = zext i14 %p_addr150 to i64

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="3990" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_33 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_80

]]></node>
<StgValue><ssdm name="A_addr_33"/></StgValue>
</operation>

<operation id="3991" st_id="533" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_33 = load i32* %A_addr_33, align 4

]]></node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>

<operation id="3992" st_id="533" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1394" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr152 = mul i13 %tmp_10_1_9_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr152"/></StgValue>
</operation>

<operation id="3993" st_id="533" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1395" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr153 = add i13 %tmp_1_trn_cast1, %p_addr152

]]></node>
<StgValue><ssdm name="p_addr153"/></StgValue>
</operation>

<operation id="3994" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1396" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_81 = zext i13 %p_addr153 to i64

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="3995" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1397" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_33 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_81

]]></node>
<StgValue><ssdm name="B_addr_33"/></StgValue>
</operation>

<operation id="3996" st_id="533" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_33 = load i32* %B_addr_33, align 4

]]></node>
<StgValue><ssdm name="B_load_33"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="3997" st_id="534" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_33 = load i32* %A_addr_33, align 4

]]></node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>

<operation id="3998" st_id="534" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_33 = load i32* %B_addr_33, align 4

]]></node>
<StgValue><ssdm name="B_load_33"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="3999" st_id="535" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_9 = mul nsw i32 %B_load_33, %A_load_33

]]></node>
<StgValue><ssdm name="tmp_11_1_9"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="4000" st_id="536" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_9 = mul nsw i32 %B_load_33, %A_load_33

]]></node>
<StgValue><ssdm name="tmp_11_1_9"/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="4001" st_id="537" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_9 = mul nsw i32 %B_load_33, %A_load_33

]]></node>
<StgValue><ssdm name="tmp_11_1_9"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="4002" st_id="538" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_9 = mul nsw i32 %B_load_33, %A_load_33

]]></node>
<StgValue><ssdm name="tmp_11_1_9"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="4003" st_id="539" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_9 = mul nsw i32 %B_load_33, %A_load_33

]]></node>
<StgValue><ssdm name="tmp_11_1_9"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="4004" st_id="540" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_9 = mul nsw i32 %B_load_33, %A_load_33

]]></node>
<StgValue><ssdm name="tmp_11_1_9"/></StgValue>
</operation>

<operation id="4005" st_id="540" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1400" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_33 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_33"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="4006" st_id="541" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7646">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1400" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_33 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_33"/></StgValue>
</operation>

<operation id="4007" st_id="541" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7646">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_9 = add nsw i32 %C_load_33, %tmp_11_1_9

]]></node>
<StgValue><ssdm name="tmp_12_1_9"/></StgValue>
</operation>

<operation id="4008" st_id="541" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7646">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1402" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_9, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4009" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7646">
<or_exp><and_exp><literal name="tmp_7_1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1403" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4010" st_id="541" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1405" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.1.9:0  %k_1_1_9 = add i6 %tmp_521, 10

]]></node>
<StgValue><ssdm name="k_1_1_9"/></StgValue>
</operation>

<operation id="4011" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1406" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.1.9:1  %k_1_1_9_cast = zext i6 %k_1_1_9 to i8

]]></node>
<StgValue><ssdm name="k_1_1_9_cast"/></StgValue>
</operation>

<operation id="4012" st_id="541" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1407" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.9:2  %tmp_7_1_s = icmp ult i8 %k_1_1_9_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_s"/></StgValue>
</operation>

<operation id="4013" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.9:3  br i1 %tmp_7_1_s, label %69, label %._crit_edge.1.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="4014" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1410" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_1_trn_cast1_8 = zext i6 %k_1_1_9 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_trn_cast1_8"/></StgValue>
</operation>

<operation id="4015" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1411" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_1_trn_cast_9 = zext i6 %k_1_1_9 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_trn_cast_9"/></StgValue>
</operation>

<operation id="4016" st_id="542" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1412" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr168 = add i14 %tmp_10_1_trn_cast_9, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr168"/></StgValue>
</operation>

<operation id="4017" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1413" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_88 = zext i14 %p_addr168 to i64

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="4018" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1414" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_38 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_88

]]></node>
<StgValue><ssdm name="A_addr_38"/></StgValue>
</operation>

<operation id="4019" st_id="542" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_38 = load i32* %A_addr_38, align 4

]]></node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="4020" st_id="542" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr170 = mul i13 %tmp_10_1_trn_cast1_8, 100

]]></node>
<StgValue><ssdm name="p_addr170"/></StgValue>
</operation>

<operation id="4021" st_id="542" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1417" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr171 = add i13 %tmp_1_trn_cast1, %p_addr170

]]></node>
<StgValue><ssdm name="p_addr171"/></StgValue>
</operation>

<operation id="4022" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1418" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_89 = zext i13 %p_addr171 to i64

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="4023" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_38 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_89

]]></node>
<StgValue><ssdm name="B_addr_38"/></StgValue>
</operation>

<operation id="4024" st_id="542" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1420" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_38 = load i32* %B_addr_38, align 4

]]></node>
<StgValue><ssdm name="B_load_38"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="4025" st_id="543" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_38 = load i32* %A_addr_38, align 4

]]></node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="4026" st_id="543" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1420" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_38 = load i32* %B_addr_38, align 4

]]></node>
<StgValue><ssdm name="B_load_38"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="4027" st_id="544" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_s = mul nsw i32 %B_load_38, %A_load_38

]]></node>
<StgValue><ssdm name="tmp_11_1_s"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="4028" st_id="545" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_s = mul nsw i32 %B_load_38, %A_load_38

]]></node>
<StgValue><ssdm name="tmp_11_1_s"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="4029" st_id="546" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_s = mul nsw i32 %B_load_38, %A_load_38

]]></node>
<StgValue><ssdm name="tmp_11_1_s"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="4030" st_id="547" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_s = mul nsw i32 %B_load_38, %A_load_38

]]></node>
<StgValue><ssdm name="tmp_11_1_s"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="4031" st_id="548" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_s = mul nsw i32 %B_load_38, %A_load_38

]]></node>
<StgValue><ssdm name="tmp_11_1_s"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="4032" st_id="549" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_s = mul nsw i32 %B_load_38, %A_load_38

]]></node>
<StgValue><ssdm name="tmp_11_1_s"/></StgValue>
</operation>

<operation id="4033" st_id="549" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_38 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_38"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="4034" st_id="550" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7658">
<or_exp><and_exp><literal name="tmp_7_1_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_38 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_38"/></StgValue>
</operation>

<operation id="4035" st_id="550" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7658">
<or_exp><and_exp><literal name="tmp_7_1_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_s = add nsw i32 %C_load_38, %tmp_11_1_s

]]></node>
<StgValue><ssdm name="tmp_12_1_s"/></StgValue>
</operation>

<operation id="4036" st_id="550" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7658">
<or_exp><and_exp><literal name="tmp_7_1_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1424" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_s, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4037" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7658">
<or_exp><and_exp><literal name="tmp_7_1_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1425" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4038" st_id="550" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1427" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.1.10:0  %k_1_1_10 = add i6 %tmp_521, 11

]]></node>
<StgValue><ssdm name="k_1_1_10"/></StgValue>
</operation>

<operation id="4039" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1428" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.1.10:1  %k_1_1_10_cast = zext i6 %k_1_1_10 to i8

]]></node>
<StgValue><ssdm name="k_1_1_10_cast"/></StgValue>
</operation>

<operation id="4040" st_id="550" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1429" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.10:2  %tmp_7_1_10 = icmp ult i8 %k_1_1_10_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_10"/></StgValue>
</operation>

<operation id="4041" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.10:3  br i1 %tmp_7_1_10, label %70, label %._crit_edge.1.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="4042" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_1_10_trn_cast1 = zext i6 %k_1_1_10 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_10_trn_cast1"/></StgValue>
</operation>

<operation id="4043" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1433" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_1_10_trn_cast = zext i6 %k_1_1_10 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_10_trn_cast"/></StgValue>
</operation>

<operation id="4044" st_id="551" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1434" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr186 = add i14 %tmp_10_1_10_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr186"/></StgValue>
</operation>

<operation id="4045" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1435" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_96 = zext i14 %p_addr186 to i64

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="4046" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1436" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_43 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_96

]]></node>
<StgValue><ssdm name="A_addr_43"/></StgValue>
</operation>

<operation id="4047" st_id="551" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1437" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_43 = load i32* %A_addr_43, align 4

]]></node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>

<operation id="4048" st_id="551" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1438" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr188 = mul i13 %tmp_10_1_10_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr188"/></StgValue>
</operation>

<operation id="4049" st_id="551" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1439" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr189 = add i13 %tmp_1_trn_cast1, %p_addr188

]]></node>
<StgValue><ssdm name="p_addr189"/></StgValue>
</operation>

<operation id="4050" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1440" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_97 = zext i13 %p_addr189 to i64

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="4051" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1441" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_43 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_97

]]></node>
<StgValue><ssdm name="B_addr_43"/></StgValue>
</operation>

<operation id="4052" st_id="551" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1442" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_43 = load i32* %B_addr_43, align 4

]]></node>
<StgValue><ssdm name="B_load_43"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="4053" st_id="552" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1437" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_43 = load i32* %A_addr_43, align 4

]]></node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>

<operation id="4054" st_id="552" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1442" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_43 = load i32* %B_addr_43, align 4

]]></node>
<StgValue><ssdm name="B_load_43"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="4055" st_id="553" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_10 = mul nsw i32 %B_load_43, %A_load_43

]]></node>
<StgValue><ssdm name="tmp_11_1_10"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="4056" st_id="554" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_10 = mul nsw i32 %B_load_43, %A_load_43

]]></node>
<StgValue><ssdm name="tmp_11_1_10"/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="4057" st_id="555" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_10 = mul nsw i32 %B_load_43, %A_load_43

]]></node>
<StgValue><ssdm name="tmp_11_1_10"/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="4058" st_id="556" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_10 = mul nsw i32 %B_load_43, %A_load_43

]]></node>
<StgValue><ssdm name="tmp_11_1_10"/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="4059" st_id="557" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_10 = mul nsw i32 %B_load_43, %A_load_43

]]></node>
<StgValue><ssdm name="tmp_11_1_10"/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="4060" st_id="558" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_10 = mul nsw i32 %B_load_43, %A_load_43

]]></node>
<StgValue><ssdm name="tmp_11_1_10"/></StgValue>
</operation>

<operation id="4061" st_id="558" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1444" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_43 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_43"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="4062" st_id="559" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7670">
<or_exp><and_exp><literal name="tmp_7_1_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1444" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_43 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_43"/></StgValue>
</operation>

<operation id="4063" st_id="559" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7670">
<or_exp><and_exp><literal name="tmp_7_1_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_10 = add nsw i32 %C_load_43, %tmp_11_1_10

]]></node>
<StgValue><ssdm name="tmp_12_1_10"/></StgValue>
</operation>

<operation id="4064" st_id="559" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7670">
<or_exp><and_exp><literal name="tmp_7_1_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1446" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_10, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4065" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7670">
<or_exp><and_exp><literal name="tmp_7_1_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1447" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4066" st_id="559" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1449" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.1.11:0  %k_1_1_11 = add i6 %tmp_521, 12

]]></node>
<StgValue><ssdm name="k_1_1_11"/></StgValue>
</operation>

<operation id="4067" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1450" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.1.11:1  %k_1_1_11_cast = zext i6 %k_1_1_11 to i8

]]></node>
<StgValue><ssdm name="k_1_1_11_cast"/></StgValue>
</operation>

<operation id="4068" st_id="559" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1451" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.11:2  %tmp_7_1_11 = icmp ult i8 %k_1_1_11_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_11"/></StgValue>
</operation>

<operation id="4069" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.11:3  br i1 %tmp_7_1_11, label %71, label %._crit_edge.1.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="4070" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1454" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_1_11_trn_cast1 = zext i6 %k_1_1_11 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_11_trn_cast1"/></StgValue>
</operation>

<operation id="4071" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1455" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_1_11_trn_cast = zext i6 %k_1_1_11 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_11_trn_cast"/></StgValue>
</operation>

<operation id="4072" st_id="560" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1456" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr207 = add i14 %tmp_10_1_11_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr207"/></StgValue>
</operation>

<operation id="4073" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1457" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_106 = zext i14 %p_addr207 to i64

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="4074" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1458" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_48 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_106

]]></node>
<StgValue><ssdm name="A_addr_48"/></StgValue>
</operation>

<operation id="4075" st_id="560" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1459" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_48 = load i32* %A_addr_48, align 4

]]></node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="4076" st_id="560" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1460" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr209 = mul i13 %tmp_10_1_11_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr209"/></StgValue>
</operation>

<operation id="4077" st_id="560" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1461" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr210 = add i13 %tmp_1_trn_cast1, %p_addr209

]]></node>
<StgValue><ssdm name="p_addr210"/></StgValue>
</operation>

<operation id="4078" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1462" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_107 = zext i13 %p_addr210 to i64

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="4079" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1463" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_48 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_107

]]></node>
<StgValue><ssdm name="B_addr_48"/></StgValue>
</operation>

<operation id="4080" st_id="560" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1464" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_48 = load i32* %B_addr_48, align 4

]]></node>
<StgValue><ssdm name="B_load_48"/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="4081" st_id="561" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1459" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_48 = load i32* %A_addr_48, align 4

]]></node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="4082" st_id="561" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1464" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_48 = load i32* %B_addr_48, align 4

]]></node>
<StgValue><ssdm name="B_load_48"/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="4083" st_id="562" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_11 = mul nsw i32 %B_load_48, %A_load_48

]]></node>
<StgValue><ssdm name="tmp_11_1_11"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="4084" st_id="563" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_11 = mul nsw i32 %B_load_48, %A_load_48

]]></node>
<StgValue><ssdm name="tmp_11_1_11"/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="4085" st_id="564" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_11 = mul nsw i32 %B_load_48, %A_load_48

]]></node>
<StgValue><ssdm name="tmp_11_1_11"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="4086" st_id="565" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_11 = mul nsw i32 %B_load_48, %A_load_48

]]></node>
<StgValue><ssdm name="tmp_11_1_11"/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="4087" st_id="566" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_11 = mul nsw i32 %B_load_48, %A_load_48

]]></node>
<StgValue><ssdm name="tmp_11_1_11"/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="4088" st_id="567" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_11 = mul nsw i32 %B_load_48, %A_load_48

]]></node>
<StgValue><ssdm name="tmp_11_1_11"/></StgValue>
</operation>

<operation id="4089" st_id="567" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1466" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_48 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_48"/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="4090" st_id="568" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7682">
<or_exp><and_exp><literal name="tmp_7_1_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1466" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_48 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_48"/></StgValue>
</operation>

<operation id="4091" st_id="568" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7682">
<or_exp><and_exp><literal name="tmp_7_1_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_11 = add nsw i32 %C_load_48, %tmp_11_1_11

]]></node>
<StgValue><ssdm name="tmp_12_1_11"/></StgValue>
</operation>

<operation id="4092" st_id="568" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7682">
<or_exp><and_exp><literal name="tmp_7_1_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_11, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4093" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7682">
<or_exp><and_exp><literal name="tmp_7_1_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1469" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4094" st_id="568" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.1.12:0  %k_1_1_12 = add i6 %tmp_521, 13

]]></node>
<StgValue><ssdm name="k_1_1_12"/></StgValue>
</operation>

<operation id="4095" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1472" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.1.12:1  %k_1_1_12_cast = zext i6 %k_1_1_12 to i8

]]></node>
<StgValue><ssdm name="k_1_1_12_cast"/></StgValue>
</operation>

<operation id="4096" st_id="568" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1473" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.12:2  %tmp_7_1_12 = icmp ult i8 %k_1_1_12_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_12"/></StgValue>
</operation>

<operation id="4097" st_id="568" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.12:3  br i1 %tmp_7_1_12, label %72, label %._crit_edge.1.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="4098" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1476" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_1_12_trn_cast1 = zext i6 %k_1_1_12 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_12_trn_cast1"/></StgValue>
</operation>

<operation id="4099" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1477" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_1_12_trn_cast = zext i6 %k_1_1_12 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_12_trn_cast"/></StgValue>
</operation>

<operation id="4100" st_id="569" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1478" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr228 = add i14 %tmp_10_1_12_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr228"/></StgValue>
</operation>

<operation id="4101" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_116 = zext i14 %p_addr228 to i64

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="4102" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1480" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_53 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_116

]]></node>
<StgValue><ssdm name="A_addr_53"/></StgValue>
</operation>

<operation id="4103" st_id="569" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1481" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_53 = load i32* %A_addr_53, align 4

]]></node>
<StgValue><ssdm name="A_load_53"/></StgValue>
</operation>

<operation id="4104" st_id="569" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1482" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr230 = mul i13 %tmp_10_1_12_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr230"/></StgValue>
</operation>

<operation id="4105" st_id="569" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1483" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr231 = add i13 %tmp_1_trn_cast1, %p_addr230

]]></node>
<StgValue><ssdm name="p_addr231"/></StgValue>
</operation>

<operation id="4106" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1484" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_117 = zext i13 %p_addr231 to i64

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="4107" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1485" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_53 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_117

]]></node>
<StgValue><ssdm name="B_addr_53"/></StgValue>
</operation>

<operation id="4108" st_id="569" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1486" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_53 = load i32* %B_addr_53, align 4

]]></node>
<StgValue><ssdm name="B_load_53"/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="4109" st_id="570" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1481" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_53 = load i32* %A_addr_53, align 4

]]></node>
<StgValue><ssdm name="A_load_53"/></StgValue>
</operation>

<operation id="4110" st_id="570" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1486" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_53 = load i32* %B_addr_53, align 4

]]></node>
<StgValue><ssdm name="B_load_53"/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="4111" st_id="571" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_12 = mul nsw i32 %B_load_53, %A_load_53

]]></node>
<StgValue><ssdm name="tmp_11_1_12"/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="4112" st_id="572" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_12 = mul nsw i32 %B_load_53, %A_load_53

]]></node>
<StgValue><ssdm name="tmp_11_1_12"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="4113" st_id="573" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_12 = mul nsw i32 %B_load_53, %A_load_53

]]></node>
<StgValue><ssdm name="tmp_11_1_12"/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="4114" st_id="574" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_12 = mul nsw i32 %B_load_53, %A_load_53

]]></node>
<StgValue><ssdm name="tmp_11_1_12"/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="4115" st_id="575" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_12 = mul nsw i32 %B_load_53, %A_load_53

]]></node>
<StgValue><ssdm name="tmp_11_1_12"/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="4116" st_id="576" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_12 = mul nsw i32 %B_load_53, %A_load_53

]]></node>
<StgValue><ssdm name="tmp_11_1_12"/></StgValue>
</operation>

<operation id="4117" st_id="576" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_53 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_53"/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="4118" st_id="577" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7694">
<or_exp><and_exp><literal name="tmp_7_1_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_53 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_53"/></StgValue>
</operation>

<operation id="4119" st_id="577" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7694">
<or_exp><and_exp><literal name="tmp_7_1_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_12 = add nsw i32 %C_load_53, %tmp_11_1_12

]]></node>
<StgValue><ssdm name="tmp_12_1_12"/></StgValue>
</operation>

<operation id="4120" st_id="577" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7694">
<or_exp><and_exp><literal name="tmp_7_1_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1490" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_12, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4121" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7694">
<or_exp><and_exp><literal name="tmp_7_1_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1491" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4122" st_id="577" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1493" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.13:0  %k_1_1_13 = add i7 %k_s, 14

]]></node>
<StgValue><ssdm name="k_1_1_13"/></StgValue>
</operation>

<operation id="4123" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1494" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.13:1  %k_1_1_13_cast = zext i7 %k_1_1_13 to i8

]]></node>
<StgValue><ssdm name="k_1_1_13_cast"/></StgValue>
</operation>

<operation id="4124" st_id="577" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1495" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.13:2  %tmp_7_1_13 = icmp ult i8 %k_1_1_13_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_13"/></StgValue>
</operation>

<operation id="4125" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.13:3  br i1 %tmp_7_1_13, label %73, label %._crit_edge.1.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="4126" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1498" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_13_trn_cast1 = zext i7 %k_1_1_13 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_13_trn_cast1"/></StgValue>
</operation>

<operation id="4127" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_13_trn_cast = zext i7 %k_1_1_13 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_13_trn_cast"/></StgValue>
</operation>

<operation id="4128" st_id="578" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1500" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr249 = add i14 %tmp_10_1_13_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr249"/></StgValue>
</operation>

<operation id="4129" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_126 = zext i14 %p_addr249 to i64

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="4130" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1502" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_58 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_126

]]></node>
<StgValue><ssdm name="A_addr_58"/></StgValue>
</operation>

<operation id="4131" st_id="578" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_58 = load i32* %A_addr_58, align 4

]]></node>
<StgValue><ssdm name="A_load_58"/></StgValue>
</operation>

<operation id="4132" st_id="578" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1504" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr251 = mul i13 %tmp_10_1_13_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr251"/></StgValue>
</operation>

<operation id="4133" st_id="578" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr252 = add i13 %tmp_1_trn_cast1, %p_addr251

]]></node>
<StgValue><ssdm name="p_addr252"/></StgValue>
</operation>

<operation id="4134" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1506" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_127 = zext i13 %p_addr252 to i64

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="4135" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1507" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_58 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_127

]]></node>
<StgValue><ssdm name="B_addr_58"/></StgValue>
</operation>

<operation id="4136" st_id="578" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1508" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_58 = load i32* %B_addr_58, align 4

]]></node>
<StgValue><ssdm name="B_load_58"/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="4137" st_id="579" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_58 = load i32* %A_addr_58, align 4

]]></node>
<StgValue><ssdm name="A_load_58"/></StgValue>
</operation>

<operation id="4138" st_id="579" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1508" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_58 = load i32* %B_addr_58, align 4

]]></node>
<StgValue><ssdm name="B_load_58"/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="4139" st_id="580" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_13 = mul nsw i32 %B_load_58, %A_load_58

]]></node>
<StgValue><ssdm name="tmp_11_1_13"/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="4140" st_id="581" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_13 = mul nsw i32 %B_load_58, %A_load_58

]]></node>
<StgValue><ssdm name="tmp_11_1_13"/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="4141" st_id="582" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_13 = mul nsw i32 %B_load_58, %A_load_58

]]></node>
<StgValue><ssdm name="tmp_11_1_13"/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="4142" st_id="583" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_13 = mul nsw i32 %B_load_58, %A_load_58

]]></node>
<StgValue><ssdm name="tmp_11_1_13"/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="4143" st_id="584" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_13 = mul nsw i32 %B_load_58, %A_load_58

]]></node>
<StgValue><ssdm name="tmp_11_1_13"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="4144" st_id="585" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_13 = mul nsw i32 %B_load_58, %A_load_58

]]></node>
<StgValue><ssdm name="tmp_11_1_13"/></StgValue>
</operation>

<operation id="4145" st_id="585" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1510" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_58 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_58"/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="4146" st_id="586" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7706">
<or_exp><and_exp><literal name="tmp_7_1_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1510" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_58 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_58"/></StgValue>
</operation>

<operation id="4147" st_id="586" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7706">
<or_exp><and_exp><literal name="tmp_7_1_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_13 = add nsw i32 %C_load_58, %tmp_11_1_13

]]></node>
<StgValue><ssdm name="tmp_12_1_13"/></StgValue>
</operation>

<operation id="4148" st_id="586" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7706">
<or_exp><and_exp><literal name="tmp_7_1_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1512" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_13, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4149" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7706">
<or_exp><and_exp><literal name="tmp_7_1_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1513" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4150" st_id="586" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1515" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.14:0  %k_1_1_14 = add i7 %k_s, 15

]]></node>
<StgValue><ssdm name="k_1_1_14"/></StgValue>
</operation>

<operation id="4151" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1516" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.14:1  %k_1_1_14_cast = zext i7 %k_1_1_14 to i8

]]></node>
<StgValue><ssdm name="k_1_1_14_cast"/></StgValue>
</operation>

<operation id="4152" st_id="586" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1517" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.14:2  %tmp_7_1_14 = icmp ult i8 %k_1_1_14_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_14"/></StgValue>
</operation>

<operation id="4153" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.14:3  br i1 %tmp_7_1_14, label %74, label %._crit_edge.1.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="4154" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1520" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_14_trn_cast1 = zext i7 %k_1_1_14 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_14_trn_cast1"/></StgValue>
</operation>

<operation id="4155" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1521" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_14_trn_cast = zext i7 %k_1_1_14 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_14_trn_cast"/></StgValue>
</operation>

<operation id="4156" st_id="587" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1522" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr270 = add i14 %tmp_10_1_14_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr270"/></StgValue>
</operation>

<operation id="4157" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1523" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_136 = zext i14 %p_addr270 to i64

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="4158" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1524" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_63 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_136

]]></node>
<StgValue><ssdm name="A_addr_63"/></StgValue>
</operation>

<operation id="4159" st_id="587" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1525" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_63 = load i32* %A_addr_63, align 4

]]></node>
<StgValue><ssdm name="A_load_63"/></StgValue>
</operation>

<operation id="4160" st_id="587" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1526" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr272 = mul i13 %tmp_10_1_14_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr272"/></StgValue>
</operation>

<operation id="4161" st_id="587" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1527" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr273 = add i13 %tmp_1_trn_cast1, %p_addr272

]]></node>
<StgValue><ssdm name="p_addr273"/></StgValue>
</operation>

<operation id="4162" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1528" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_137 = zext i13 %p_addr273 to i64

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="4163" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1529" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_63 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_137

]]></node>
<StgValue><ssdm name="B_addr_63"/></StgValue>
</operation>

<operation id="4164" st_id="587" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1530" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_63 = load i32* %B_addr_63, align 4

]]></node>
<StgValue><ssdm name="B_load_63"/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="4165" st_id="588" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1525" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_63 = load i32* %A_addr_63, align 4

]]></node>
<StgValue><ssdm name="A_load_63"/></StgValue>
</operation>

<operation id="4166" st_id="588" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1530" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_63 = load i32* %B_addr_63, align 4

]]></node>
<StgValue><ssdm name="B_load_63"/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="4167" st_id="589" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_14 = mul nsw i32 %B_load_63, %A_load_63

]]></node>
<StgValue><ssdm name="tmp_11_1_14"/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="4168" st_id="590" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_14 = mul nsw i32 %B_load_63, %A_load_63

]]></node>
<StgValue><ssdm name="tmp_11_1_14"/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="4169" st_id="591" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_14 = mul nsw i32 %B_load_63, %A_load_63

]]></node>
<StgValue><ssdm name="tmp_11_1_14"/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="4170" st_id="592" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_14 = mul nsw i32 %B_load_63, %A_load_63

]]></node>
<StgValue><ssdm name="tmp_11_1_14"/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="4171" st_id="593" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_14 = mul nsw i32 %B_load_63, %A_load_63

]]></node>
<StgValue><ssdm name="tmp_11_1_14"/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="4172" st_id="594" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_14 = mul nsw i32 %B_load_63, %A_load_63

]]></node>
<StgValue><ssdm name="tmp_11_1_14"/></StgValue>
</operation>

<operation id="4173" st_id="594" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1532" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_63 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_63"/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="4174" st_id="595" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7718">
<or_exp><and_exp><literal name="tmp_7_1_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1532" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_63 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_63"/></StgValue>
</operation>

<operation id="4175" st_id="595" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7718">
<or_exp><and_exp><literal name="tmp_7_1_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_14 = add nsw i32 %C_load_63, %tmp_11_1_14

]]></node>
<StgValue><ssdm name="tmp_12_1_14"/></StgValue>
</operation>

<operation id="4176" st_id="595" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7718">
<or_exp><and_exp><literal name="tmp_7_1_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1534" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_14, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4177" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7718">
<or_exp><and_exp><literal name="tmp_7_1_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1535" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4178" st_id="595" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1537" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.15:0  %k_1_1_15 = add i7 %k_s, 16

]]></node>
<StgValue><ssdm name="k_1_1_15"/></StgValue>
</operation>

<operation id="4179" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1538" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.15:1  %k_1_1_15_cast = zext i7 %k_1_1_15 to i8

]]></node>
<StgValue><ssdm name="k_1_1_15_cast"/></StgValue>
</operation>

<operation id="4180" st_id="595" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1539" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.15:2  %tmp_7_1_15 = icmp ult i8 %k_1_1_15_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_15"/></StgValue>
</operation>

<operation id="4181" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1540" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.15:3  br i1 %tmp_7_1_15, label %75, label %._crit_edge.1.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="4182" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1542" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_15_trn_cast1 = zext i7 %k_1_1_15 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_15_trn_cast1"/></StgValue>
</operation>

<operation id="4183" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1543" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_15_trn_cast = zext i7 %k_1_1_15 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_15_trn_cast"/></StgValue>
</operation>

<operation id="4184" st_id="596" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1544" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr285 = add i14 %tmp_10_1_15_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr285"/></StgValue>
</operation>

<operation id="4185" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_146 = zext i14 %p_addr285 to i64

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="4186" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1546" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_68 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_146

]]></node>
<StgValue><ssdm name="A_addr_68"/></StgValue>
</operation>

<operation id="4187" st_id="596" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_68 = load i32* %A_addr_68, align 4

]]></node>
<StgValue><ssdm name="A_load_68"/></StgValue>
</operation>

<operation id="4188" st_id="596" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1548" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr286 = mul i13 %tmp_10_1_15_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr286"/></StgValue>
</operation>

<operation id="4189" st_id="596" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1549" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr287 = add i13 %tmp_1_trn_cast1, %p_addr286

]]></node>
<StgValue><ssdm name="p_addr287"/></StgValue>
</operation>

<operation id="4190" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1550" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_147 = zext i13 %p_addr287 to i64

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="4191" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1551" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_68 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_147

]]></node>
<StgValue><ssdm name="B_addr_68"/></StgValue>
</operation>

<operation id="4192" st_id="596" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1552" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_68 = load i32* %B_addr_68, align 4

]]></node>
<StgValue><ssdm name="B_load_68"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="4193" st_id="597" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_68 = load i32* %A_addr_68, align 4

]]></node>
<StgValue><ssdm name="A_load_68"/></StgValue>
</operation>

<operation id="4194" st_id="597" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1552" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_68 = load i32* %B_addr_68, align 4

]]></node>
<StgValue><ssdm name="B_load_68"/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="4195" st_id="598" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_15 = mul nsw i32 %B_load_68, %A_load_68

]]></node>
<StgValue><ssdm name="tmp_11_1_15"/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="4196" st_id="599" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_15 = mul nsw i32 %B_load_68, %A_load_68

]]></node>
<StgValue><ssdm name="tmp_11_1_15"/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="4197" st_id="600" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_15 = mul nsw i32 %B_load_68, %A_load_68

]]></node>
<StgValue><ssdm name="tmp_11_1_15"/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="4198" st_id="601" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_15 = mul nsw i32 %B_load_68, %A_load_68

]]></node>
<StgValue><ssdm name="tmp_11_1_15"/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="4199" st_id="602" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_15 = mul nsw i32 %B_load_68, %A_load_68

]]></node>
<StgValue><ssdm name="tmp_11_1_15"/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="4200" st_id="603" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_15 = mul nsw i32 %B_load_68, %A_load_68

]]></node>
<StgValue><ssdm name="tmp_11_1_15"/></StgValue>
</operation>

<operation id="4201" st_id="603" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1554" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_68 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_68"/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="4202" st_id="604" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7730">
<or_exp><and_exp><literal name="tmp_7_1_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1554" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_68 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_68"/></StgValue>
</operation>

<operation id="4203" st_id="604" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7730">
<or_exp><and_exp><literal name="tmp_7_1_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_15 = add nsw i32 %C_load_68, %tmp_11_1_15

]]></node>
<StgValue><ssdm name="tmp_12_1_15"/></StgValue>
</operation>

<operation id="4204" st_id="604" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7730">
<or_exp><and_exp><literal name="tmp_7_1_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1556" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_15, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4205" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7730">
<or_exp><and_exp><literal name="tmp_7_1_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1557" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4206" st_id="604" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1559" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.16:0  %k_1_1_16 = add i7 %k_s, 17

]]></node>
<StgValue><ssdm name="k_1_1_16"/></StgValue>
</operation>

<operation id="4207" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1560" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.16:1  %k_1_1_16_cast = zext i7 %k_1_1_16 to i8

]]></node>
<StgValue><ssdm name="k_1_1_16_cast"/></StgValue>
</operation>

<operation id="4208" st_id="604" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1561" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.16:2  %tmp_7_1_16 = icmp ult i8 %k_1_1_16_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_16"/></StgValue>
</operation>

<operation id="4209" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.16:3  br i1 %tmp_7_1_16, label %76, label %._crit_edge.1.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="4210" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1564" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_16_trn_cast1 = zext i7 %k_1_1_16 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_16_trn_cast1"/></StgValue>
</operation>

<operation id="4211" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1565" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_16_trn_cast = zext i7 %k_1_1_16 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_16_trn_cast"/></StgValue>
</operation>

<operation id="4212" st_id="605" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1566" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr298 = add i14 %tmp_10_1_16_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr298"/></StgValue>
</operation>

<operation id="4213" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1567" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_156 = zext i14 %p_addr298 to i64

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="4214" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1568" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_73 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_156

]]></node>
<StgValue><ssdm name="A_addr_73"/></StgValue>
</operation>

<operation id="4215" st_id="605" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1569" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_73 = load i32* %A_addr_73, align 4

]]></node>
<StgValue><ssdm name="A_load_73"/></StgValue>
</operation>

<operation id="4216" st_id="605" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1570" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr299 = mul i13 %tmp_10_1_16_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr299"/></StgValue>
</operation>

<operation id="4217" st_id="605" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1571" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr300 = add i13 %tmp_1_trn_cast1, %p_addr299

]]></node>
<StgValue><ssdm name="p_addr300"/></StgValue>
</operation>

<operation id="4218" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1572" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_157 = zext i13 %p_addr300 to i64

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="4219" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1573" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_73 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_157

]]></node>
<StgValue><ssdm name="B_addr_73"/></StgValue>
</operation>

<operation id="4220" st_id="605" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1574" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_73 = load i32* %B_addr_73, align 4

]]></node>
<StgValue><ssdm name="B_load_73"/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="4221" st_id="606" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1569" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_73 = load i32* %A_addr_73, align 4

]]></node>
<StgValue><ssdm name="A_load_73"/></StgValue>
</operation>

<operation id="4222" st_id="606" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1574" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_73 = load i32* %B_addr_73, align 4

]]></node>
<StgValue><ssdm name="B_load_73"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="4223" st_id="607" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_16 = mul nsw i32 %B_load_73, %A_load_73

]]></node>
<StgValue><ssdm name="tmp_11_1_16"/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="4224" st_id="608" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_16 = mul nsw i32 %B_load_73, %A_load_73

]]></node>
<StgValue><ssdm name="tmp_11_1_16"/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="4225" st_id="609" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_16 = mul nsw i32 %B_load_73, %A_load_73

]]></node>
<StgValue><ssdm name="tmp_11_1_16"/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="4226" st_id="610" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_16 = mul nsw i32 %B_load_73, %A_load_73

]]></node>
<StgValue><ssdm name="tmp_11_1_16"/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="4227" st_id="611" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_16 = mul nsw i32 %B_load_73, %A_load_73

]]></node>
<StgValue><ssdm name="tmp_11_1_16"/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="4228" st_id="612" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_16 = mul nsw i32 %B_load_73, %A_load_73

]]></node>
<StgValue><ssdm name="tmp_11_1_16"/></StgValue>
</operation>

<operation id="4229" st_id="612" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1576" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_73 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_73"/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="4230" st_id="613" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7742">
<or_exp><and_exp><literal name="tmp_7_1_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1576" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_73 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_73"/></StgValue>
</operation>

<operation id="4231" st_id="613" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7742">
<or_exp><and_exp><literal name="tmp_7_1_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_16 = add nsw i32 %C_load_73, %tmp_11_1_16

]]></node>
<StgValue><ssdm name="tmp_12_1_16"/></StgValue>
</operation>

<operation id="4232" st_id="613" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7742">
<or_exp><and_exp><literal name="tmp_7_1_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1578" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_16, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4233" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7742">
<or_exp><and_exp><literal name="tmp_7_1_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4234" st_id="613" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1581" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.17:0  %k_1_1_17 = add i7 %k_s, 18

]]></node>
<StgValue><ssdm name="k_1_1_17"/></StgValue>
</operation>

<operation id="4235" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1582" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.17:1  %k_1_1_17_cast = zext i7 %k_1_1_17 to i8

]]></node>
<StgValue><ssdm name="k_1_1_17_cast"/></StgValue>
</operation>

<operation id="4236" st_id="613" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1583" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.17:2  %tmp_7_1_17 = icmp ult i8 %k_1_1_17_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_17"/></StgValue>
</operation>

<operation id="4237" st_id="613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.17:3  br i1 %tmp_7_1_17, label %77, label %._crit_edge.1.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="614" st_id="614">

<operation id="4238" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_17_trn_cast1 = zext i7 %k_1_1_17 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_17_trn_cast1"/></StgValue>
</operation>

<operation id="4239" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1587" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_17_trn_cast = zext i7 %k_1_1_17 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_17_trn_cast"/></StgValue>
</operation>

<operation id="4240" st_id="614" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1588" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr317 = add i14 %tmp_10_1_17_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr317"/></StgValue>
</operation>

<operation id="4241" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1589" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_166 = zext i14 %p_addr317 to i64

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="4242" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1590" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_78 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_166

]]></node>
<StgValue><ssdm name="A_addr_78"/></StgValue>
</operation>

<operation id="4243" st_id="614" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_78 = load i32* %A_addr_78, align 4

]]></node>
<StgValue><ssdm name="A_load_78"/></StgValue>
</operation>

<operation id="4244" st_id="614" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1592" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr318 = mul i13 %tmp_10_1_17_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr318"/></StgValue>
</operation>

<operation id="4245" st_id="614" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1593" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr320 = add i13 %tmp_1_trn_cast1, %p_addr318

]]></node>
<StgValue><ssdm name="p_addr320"/></StgValue>
</operation>

<operation id="4246" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1594" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_167 = zext i13 %p_addr320 to i64

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="4247" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1595" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_78 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_167

]]></node>
<StgValue><ssdm name="B_addr_78"/></StgValue>
</operation>

<operation id="4248" st_id="614" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1596" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_78 = load i32* %B_addr_78, align 4

]]></node>
<StgValue><ssdm name="B_load_78"/></StgValue>
</operation>
</state>

<state id="615" st_id="615">

<operation id="4249" st_id="615" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_78 = load i32* %A_addr_78, align 4

]]></node>
<StgValue><ssdm name="A_load_78"/></StgValue>
</operation>

<operation id="4250" st_id="615" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1596" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_78 = load i32* %B_addr_78, align 4

]]></node>
<StgValue><ssdm name="B_load_78"/></StgValue>
</operation>
</state>

<state id="616" st_id="616">

<operation id="4251" st_id="616" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_17 = mul nsw i32 %B_load_78, %A_load_78

]]></node>
<StgValue><ssdm name="tmp_11_1_17"/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="4252" st_id="617" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_17 = mul nsw i32 %B_load_78, %A_load_78

]]></node>
<StgValue><ssdm name="tmp_11_1_17"/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="4253" st_id="618" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_17 = mul nsw i32 %B_load_78, %A_load_78

]]></node>
<StgValue><ssdm name="tmp_11_1_17"/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="4254" st_id="619" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_17 = mul nsw i32 %B_load_78, %A_load_78

]]></node>
<StgValue><ssdm name="tmp_11_1_17"/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="4255" st_id="620" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_17 = mul nsw i32 %B_load_78, %A_load_78

]]></node>
<StgValue><ssdm name="tmp_11_1_17"/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="4256" st_id="621" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_17 = mul nsw i32 %B_load_78, %A_load_78

]]></node>
<StgValue><ssdm name="tmp_11_1_17"/></StgValue>
</operation>

<operation id="4257" st_id="621" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1598" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_78 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_78"/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="4258" st_id="622" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7754">
<or_exp><and_exp><literal name="tmp_7_1_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1598" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_78 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_78"/></StgValue>
</operation>

<operation id="4259" st_id="622" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7754">
<or_exp><and_exp><literal name="tmp_7_1_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_17 = add nsw i32 %C_load_78, %tmp_11_1_17

]]></node>
<StgValue><ssdm name="tmp_12_1_17"/></StgValue>
</operation>

<operation id="4260" st_id="622" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7754">
<or_exp><and_exp><literal name="tmp_7_1_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1600" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_17, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4261" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7754">
<or_exp><and_exp><literal name="tmp_7_1_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1601" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4262" st_id="622" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1603" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.18:0  %k_1_1_18 = add i7 %k_s, 19

]]></node>
<StgValue><ssdm name="k_1_1_18"/></StgValue>
</operation>

<operation id="4263" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1604" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.18:1  %k_1_1_18_cast = zext i7 %k_1_1_18 to i8

]]></node>
<StgValue><ssdm name="k_1_1_18_cast"/></StgValue>
</operation>

<operation id="4264" st_id="622" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1605" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.18:2  %tmp_7_1_18 = icmp ult i8 %k_1_1_18_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_18"/></StgValue>
</operation>

<operation id="4265" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1606" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.18:3  br i1 %tmp_7_1_18, label %78, label %._crit_edge.1.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="4266" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1608" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_18_trn_cast1 = zext i7 %k_1_1_18 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_18_trn_cast1"/></StgValue>
</operation>

<operation id="4267" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1609" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_18_trn_cast = zext i7 %k_1_1_18 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_18_trn_cast"/></StgValue>
</operation>

<operation id="4268" st_id="623" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1610" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr336 = add i14 %tmp_10_1_18_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr336"/></StgValue>
</operation>

<operation id="4269" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1611" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_176 = zext i14 %p_addr336 to i64

]]></node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="4270" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1612" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_83 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_176

]]></node>
<StgValue><ssdm name="A_addr_83"/></StgValue>
</operation>

<operation id="4271" st_id="623" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1613" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_83 = load i32* %A_addr_83, align 4

]]></node>
<StgValue><ssdm name="A_load_83"/></StgValue>
</operation>

<operation id="4272" st_id="623" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1614" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr338 = mul i13 %tmp_10_1_18_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr338"/></StgValue>
</operation>

<operation id="4273" st_id="623" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1615" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr339 = add i13 %tmp_1_trn_cast1, %p_addr338

]]></node>
<StgValue><ssdm name="p_addr339"/></StgValue>
</operation>

<operation id="4274" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1616" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_177 = zext i13 %p_addr339 to i64

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="4275" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1617" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_83 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_177

]]></node>
<StgValue><ssdm name="B_addr_83"/></StgValue>
</operation>

<operation id="4276" st_id="623" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1618" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_83 = load i32* %B_addr_83, align 4

]]></node>
<StgValue><ssdm name="B_load_83"/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="4277" st_id="624" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1613" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_83 = load i32* %A_addr_83, align 4

]]></node>
<StgValue><ssdm name="A_load_83"/></StgValue>
</operation>

<operation id="4278" st_id="624" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1618" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_83 = load i32* %B_addr_83, align 4

]]></node>
<StgValue><ssdm name="B_load_83"/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="4279" st_id="625" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_18 = mul nsw i32 %B_load_83, %A_load_83

]]></node>
<StgValue><ssdm name="tmp_11_1_18"/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="4280" st_id="626" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_18 = mul nsw i32 %B_load_83, %A_load_83

]]></node>
<StgValue><ssdm name="tmp_11_1_18"/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="4281" st_id="627" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_18 = mul nsw i32 %B_load_83, %A_load_83

]]></node>
<StgValue><ssdm name="tmp_11_1_18"/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="4282" st_id="628" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_18 = mul nsw i32 %B_load_83, %A_load_83

]]></node>
<StgValue><ssdm name="tmp_11_1_18"/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="4283" st_id="629" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_18 = mul nsw i32 %B_load_83, %A_load_83

]]></node>
<StgValue><ssdm name="tmp_11_1_18"/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="4284" st_id="630" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_18 = mul nsw i32 %B_load_83, %A_load_83

]]></node>
<StgValue><ssdm name="tmp_11_1_18"/></StgValue>
</operation>

<operation id="4285" st_id="630" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1620" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_83 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_83"/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="4286" st_id="631" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7766">
<or_exp><and_exp><literal name="tmp_7_1_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1620" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_83 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_83"/></StgValue>
</operation>

<operation id="4287" st_id="631" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7766">
<or_exp><and_exp><literal name="tmp_7_1_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_18 = add nsw i32 %C_load_83, %tmp_11_1_18

]]></node>
<StgValue><ssdm name="tmp_12_1_18"/></StgValue>
</operation>

<operation id="4288" st_id="631" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7766">
<or_exp><and_exp><literal name="tmp_7_1_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1622" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_18, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4289" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7766">
<or_exp><and_exp><literal name="tmp_7_1_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1623" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4290" st_id="631" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1625" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.19:0  %k_1_1_19 = add i7 %k_s, 20

]]></node>
<StgValue><ssdm name="k_1_1_19"/></StgValue>
</operation>

<operation id="4291" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.19:1  %k_1_1_19_cast = zext i7 %k_1_1_19 to i8

]]></node>
<StgValue><ssdm name="k_1_1_19_cast"/></StgValue>
</operation>

<operation id="4292" st_id="631" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1627" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.19:2  %tmp_7_1_19 = icmp ult i8 %k_1_1_19_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_19"/></StgValue>
</operation>

<operation id="4293" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.19:3  br i1 %tmp_7_1_19, label %79, label %._crit_edge.1.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="4294" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1630" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_19_trn_cast1 = zext i7 %k_1_1_19 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_19_trn_cast1"/></StgValue>
</operation>

<operation id="4295" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1631" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_19_trn_cast = zext i7 %k_1_1_19 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_19_trn_cast"/></StgValue>
</operation>

<operation id="4296" st_id="632" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1632" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr356 = add i14 %tmp_10_1_19_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr356"/></StgValue>
</operation>

<operation id="4297" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1633" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_186 = zext i14 %p_addr356 to i64

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="4298" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1634" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_88 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_186

]]></node>
<StgValue><ssdm name="A_addr_88"/></StgValue>
</operation>

<operation id="4299" st_id="632" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1635" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_88 = load i32* %A_addr_88, align 4

]]></node>
<StgValue><ssdm name="A_load_88"/></StgValue>
</operation>

<operation id="4300" st_id="632" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1636" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr357 = mul i13 %tmp_10_1_19_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr357"/></StgValue>
</operation>

<operation id="4301" st_id="632" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1637" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr359 = add i13 %tmp_1_trn_cast1, %p_addr357

]]></node>
<StgValue><ssdm name="p_addr359"/></StgValue>
</operation>

<operation id="4302" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1638" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_187 = zext i13 %p_addr359 to i64

]]></node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="4303" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1639" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_88 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_187

]]></node>
<StgValue><ssdm name="B_addr_88"/></StgValue>
</operation>

<operation id="4304" st_id="632" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1640" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_88 = load i32* %B_addr_88, align 4

]]></node>
<StgValue><ssdm name="B_load_88"/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="4305" st_id="633" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1635" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_88 = load i32* %A_addr_88, align 4

]]></node>
<StgValue><ssdm name="A_load_88"/></StgValue>
</operation>

<operation id="4306" st_id="633" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1640" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_88 = load i32* %B_addr_88, align 4

]]></node>
<StgValue><ssdm name="B_load_88"/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="4307" st_id="634" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_19 = mul nsw i32 %B_load_88, %A_load_88

]]></node>
<StgValue><ssdm name="tmp_11_1_19"/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="4308" st_id="635" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_19 = mul nsw i32 %B_load_88, %A_load_88

]]></node>
<StgValue><ssdm name="tmp_11_1_19"/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="4309" st_id="636" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_19 = mul nsw i32 %B_load_88, %A_load_88

]]></node>
<StgValue><ssdm name="tmp_11_1_19"/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="4310" st_id="637" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_19 = mul nsw i32 %B_load_88, %A_load_88

]]></node>
<StgValue><ssdm name="tmp_11_1_19"/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="4311" st_id="638" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_19 = mul nsw i32 %B_load_88, %A_load_88

]]></node>
<StgValue><ssdm name="tmp_11_1_19"/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="4312" st_id="639" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_19 = mul nsw i32 %B_load_88, %A_load_88

]]></node>
<StgValue><ssdm name="tmp_11_1_19"/></StgValue>
</operation>

<operation id="4313" st_id="639" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1642" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_88 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_88"/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="4314" st_id="640" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7778">
<or_exp><and_exp><literal name="tmp_7_1_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1642" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_88 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_88"/></StgValue>
</operation>

<operation id="4315" st_id="640" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7778">
<or_exp><and_exp><literal name="tmp_7_1_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_19 = add nsw i32 %C_load_88, %tmp_11_1_19

]]></node>
<StgValue><ssdm name="tmp_12_1_19"/></StgValue>
</operation>

<operation id="4316" st_id="640" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7778">
<or_exp><and_exp><literal name="tmp_7_1_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1644" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_19, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4317" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7778">
<or_exp><and_exp><literal name="tmp_7_1_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1645" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4318" st_id="640" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1647" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.20:0  %k_1_1_20 = add i7 %k_s, 21

]]></node>
<StgValue><ssdm name="k_1_1_20"/></StgValue>
</operation>

<operation id="4319" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1648" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.20:1  %k_1_1_20_cast = zext i7 %k_1_1_20 to i8

]]></node>
<StgValue><ssdm name="k_1_1_20_cast"/></StgValue>
</operation>

<operation id="4320" st_id="640" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1649" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.20:2  %tmp_7_1_20 = icmp ult i8 %k_1_1_20_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_20"/></StgValue>
</operation>

<operation id="4321" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.20:3  br i1 %tmp_7_1_20, label %80, label %._crit_edge.1.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="4322" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1652" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_20_trn_cast1 = zext i7 %k_1_1_20 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_20_trn_cast1"/></StgValue>
</operation>

<operation id="4323" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1653" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_20_trn_cast = zext i7 %k_1_1_20 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_20_trn_cast"/></StgValue>
</operation>

<operation id="4324" st_id="641" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr375 = add i14 %tmp_10_1_20_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr375"/></StgValue>
</operation>

<operation id="4325" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1655" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_196 = zext i14 %p_addr375 to i64

]]></node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="4326" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1656" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_93 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_196

]]></node>
<StgValue><ssdm name="A_addr_93"/></StgValue>
</operation>

<operation id="4327" st_id="641" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1657" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_93 = load i32* %A_addr_93, align 4

]]></node>
<StgValue><ssdm name="A_load_93"/></StgValue>
</operation>

<operation id="4328" st_id="641" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1658" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr377 = mul i13 %tmp_10_1_20_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr377"/></StgValue>
</operation>

<operation id="4329" st_id="641" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1659" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr378 = add i13 %tmp_1_trn_cast1, %p_addr377

]]></node>
<StgValue><ssdm name="p_addr378"/></StgValue>
</operation>

<operation id="4330" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1660" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_197 = zext i13 %p_addr378 to i64

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="4331" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1661" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_93 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_197

]]></node>
<StgValue><ssdm name="B_addr_93"/></StgValue>
</operation>

<operation id="4332" st_id="641" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1662" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_93 = load i32* %B_addr_93, align 4

]]></node>
<StgValue><ssdm name="B_load_93"/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="4333" st_id="642" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1657" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_93 = load i32* %A_addr_93, align 4

]]></node>
<StgValue><ssdm name="A_load_93"/></StgValue>
</operation>

<operation id="4334" st_id="642" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1662" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_93 = load i32* %B_addr_93, align 4

]]></node>
<StgValue><ssdm name="B_load_93"/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="4335" st_id="643" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_20 = mul nsw i32 %B_load_93, %A_load_93

]]></node>
<StgValue><ssdm name="tmp_11_1_20"/></StgValue>
</operation>
</state>

<state id="644" st_id="644">

<operation id="4336" st_id="644" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_20 = mul nsw i32 %B_load_93, %A_load_93

]]></node>
<StgValue><ssdm name="tmp_11_1_20"/></StgValue>
</operation>
</state>

<state id="645" st_id="645">

<operation id="4337" st_id="645" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_20 = mul nsw i32 %B_load_93, %A_load_93

]]></node>
<StgValue><ssdm name="tmp_11_1_20"/></StgValue>
</operation>
</state>

<state id="646" st_id="646">

<operation id="4338" st_id="646" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_20 = mul nsw i32 %B_load_93, %A_load_93

]]></node>
<StgValue><ssdm name="tmp_11_1_20"/></StgValue>
</operation>
</state>

<state id="647" st_id="647">

<operation id="4339" st_id="647" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_20 = mul nsw i32 %B_load_93, %A_load_93

]]></node>
<StgValue><ssdm name="tmp_11_1_20"/></StgValue>
</operation>
</state>

<state id="648" st_id="648">

<operation id="4340" st_id="648" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_20 = mul nsw i32 %B_load_93, %A_load_93

]]></node>
<StgValue><ssdm name="tmp_11_1_20"/></StgValue>
</operation>

<operation id="4341" st_id="648" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1664" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_93 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_93"/></StgValue>
</operation>
</state>

<state id="649" st_id="649">

<operation id="4342" st_id="649" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7790">
<or_exp><and_exp><literal name="tmp_7_1_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1664" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_93 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_93"/></StgValue>
</operation>

<operation id="4343" st_id="649" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7790">
<or_exp><and_exp><literal name="tmp_7_1_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_20 = add nsw i32 %C_load_93, %tmp_11_1_20

]]></node>
<StgValue><ssdm name="tmp_12_1_20"/></StgValue>
</operation>

<operation id="4344" st_id="649" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7790">
<or_exp><and_exp><literal name="tmp_7_1_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1666" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_20, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4345" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7790">
<or_exp><and_exp><literal name="tmp_7_1_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1667" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4346" st_id="649" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1669" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.21:0  %k_1_1_21 = add i7 %k_s, 22

]]></node>
<StgValue><ssdm name="k_1_1_21"/></StgValue>
</operation>

<operation id="4347" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1670" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.21:1  %k_1_1_21_cast = zext i7 %k_1_1_21 to i8

]]></node>
<StgValue><ssdm name="k_1_1_21_cast"/></StgValue>
</operation>

<operation id="4348" st_id="649" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1671" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.21:2  %tmp_7_1_21 = icmp ult i8 %k_1_1_21_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_21"/></StgValue>
</operation>

<operation id="4349" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.21:3  br i1 %tmp_7_1_21, label %81, label %._crit_edge.1.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="650" st_id="650">

<operation id="4350" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1674" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_21_trn_cast1 = zext i7 %k_1_1_21 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_21_trn_cast1"/></StgValue>
</operation>

<operation id="4351" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1675" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_21_trn_cast = zext i7 %k_1_1_21 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_21_trn_cast"/></StgValue>
</operation>

<operation id="4352" st_id="650" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1676" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr394 = add i14 %tmp_10_1_21_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr394"/></StgValue>
</operation>

<operation id="4353" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1677" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_206 = zext i14 %p_addr394 to i64

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="4354" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1678" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_98 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_206

]]></node>
<StgValue><ssdm name="A_addr_98"/></StgValue>
</operation>

<operation id="4355" st_id="650" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1679" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_98 = load i32* %A_addr_98, align 4

]]></node>
<StgValue><ssdm name="A_load_98"/></StgValue>
</operation>

<operation id="4356" st_id="650" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1680" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr395 = mul i13 %tmp_10_1_21_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr395"/></StgValue>
</operation>

<operation id="4357" st_id="650" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1681" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr396 = add i13 %tmp_1_trn_cast1, %p_addr395

]]></node>
<StgValue><ssdm name="p_addr396"/></StgValue>
</operation>

<operation id="4358" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1682" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_207 = zext i13 %p_addr396 to i64

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="4359" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1683" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_98 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_207

]]></node>
<StgValue><ssdm name="B_addr_98"/></StgValue>
</operation>

<operation id="4360" st_id="650" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1684" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_98 = load i32* %B_addr_98, align 4

]]></node>
<StgValue><ssdm name="B_load_98"/></StgValue>
</operation>
</state>

<state id="651" st_id="651">

<operation id="4361" st_id="651" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1679" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_98 = load i32* %A_addr_98, align 4

]]></node>
<StgValue><ssdm name="A_load_98"/></StgValue>
</operation>

<operation id="4362" st_id="651" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1684" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_98 = load i32* %B_addr_98, align 4

]]></node>
<StgValue><ssdm name="B_load_98"/></StgValue>
</operation>
</state>

<state id="652" st_id="652">

<operation id="4363" st_id="652" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_21 = mul nsw i32 %B_load_98, %A_load_98

]]></node>
<StgValue><ssdm name="tmp_11_1_21"/></StgValue>
</operation>
</state>

<state id="653" st_id="653">

<operation id="4364" st_id="653" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_21 = mul nsw i32 %B_load_98, %A_load_98

]]></node>
<StgValue><ssdm name="tmp_11_1_21"/></StgValue>
</operation>
</state>

<state id="654" st_id="654">

<operation id="4365" st_id="654" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_21 = mul nsw i32 %B_load_98, %A_load_98

]]></node>
<StgValue><ssdm name="tmp_11_1_21"/></StgValue>
</operation>
</state>

<state id="655" st_id="655">

<operation id="4366" st_id="655" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_21 = mul nsw i32 %B_load_98, %A_load_98

]]></node>
<StgValue><ssdm name="tmp_11_1_21"/></StgValue>
</operation>
</state>

<state id="656" st_id="656">

<operation id="4367" st_id="656" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_21 = mul nsw i32 %B_load_98, %A_load_98

]]></node>
<StgValue><ssdm name="tmp_11_1_21"/></StgValue>
</operation>
</state>

<state id="657" st_id="657">

<operation id="4368" st_id="657" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_21 = mul nsw i32 %B_load_98, %A_load_98

]]></node>
<StgValue><ssdm name="tmp_11_1_21"/></StgValue>
</operation>

<operation id="4369" st_id="657" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1686" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_98 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_98"/></StgValue>
</operation>
</state>

<state id="658" st_id="658">

<operation id="4370" st_id="658" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7802">
<or_exp><and_exp><literal name="tmp_7_1_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1686" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_98 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_98"/></StgValue>
</operation>

<operation id="4371" st_id="658" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7802">
<or_exp><and_exp><literal name="tmp_7_1_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_21 = add nsw i32 %C_load_98, %tmp_11_1_21

]]></node>
<StgValue><ssdm name="tmp_12_1_21"/></StgValue>
</operation>

<operation id="4372" st_id="658" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7802">
<or_exp><and_exp><literal name="tmp_7_1_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1688" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_21, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4373" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7802">
<or_exp><and_exp><literal name="tmp_7_1_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1689" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4374" st_id="658" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1691" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.22:0  %k_1_1_22 = add i7 %k_s, 23

]]></node>
<StgValue><ssdm name="k_1_1_22"/></StgValue>
</operation>

<operation id="4375" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1692" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.22:1  %k_1_1_22_cast = zext i7 %k_1_1_22 to i8

]]></node>
<StgValue><ssdm name="k_1_1_22_cast"/></StgValue>
</operation>

<operation id="4376" st_id="658" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1693" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.22:2  %tmp_7_1_22 = icmp ult i8 %k_1_1_22_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_22"/></StgValue>
</operation>

<operation id="4377" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1694" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.22:3  br i1 %tmp_7_1_22, label %82, label %._crit_edge.1.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="659" st_id="659">

<operation id="4378" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1696" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_22_trn_cast1 = zext i7 %k_1_1_22 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_22_trn_cast1"/></StgValue>
</operation>

<operation id="4379" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1697" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_22_trn_cast = zext i7 %k_1_1_22 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_22_trn_cast"/></StgValue>
</operation>

<operation id="4380" st_id="659" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1698" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr406 = add i14 %tmp_10_1_22_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr406"/></StgValue>
</operation>

<operation id="4381" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1699" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_216 = zext i14 %p_addr406 to i64

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="4382" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1700" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_103 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_216

]]></node>
<StgValue><ssdm name="A_addr_103"/></StgValue>
</operation>

<operation id="4383" st_id="659" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1701" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_103 = load i32* %A_addr_103, align 4

]]></node>
<StgValue><ssdm name="A_load_103"/></StgValue>
</operation>

<operation id="4384" st_id="659" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1702" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr407 = mul i13 %tmp_10_1_22_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr407"/></StgValue>
</operation>

<operation id="4385" st_id="659" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1703" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr408 = add i13 %tmp_1_trn_cast1, %p_addr407

]]></node>
<StgValue><ssdm name="p_addr408"/></StgValue>
</operation>

<operation id="4386" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1704" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_217 = zext i13 %p_addr408 to i64

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="4387" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1705" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_103 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_217

]]></node>
<StgValue><ssdm name="B_addr_103"/></StgValue>
</operation>

<operation id="4388" st_id="659" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1706" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_103 = load i32* %B_addr_103, align 4

]]></node>
<StgValue><ssdm name="B_load_103"/></StgValue>
</operation>
</state>

<state id="660" st_id="660">

<operation id="4389" st_id="660" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1701" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_103 = load i32* %A_addr_103, align 4

]]></node>
<StgValue><ssdm name="A_load_103"/></StgValue>
</operation>

<operation id="4390" st_id="660" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1706" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_103 = load i32* %B_addr_103, align 4

]]></node>
<StgValue><ssdm name="B_load_103"/></StgValue>
</operation>
</state>

<state id="661" st_id="661">

<operation id="4391" st_id="661" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_22 = mul nsw i32 %B_load_103, %A_load_103

]]></node>
<StgValue><ssdm name="tmp_11_1_22"/></StgValue>
</operation>
</state>

<state id="662" st_id="662">

<operation id="4392" st_id="662" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_22 = mul nsw i32 %B_load_103, %A_load_103

]]></node>
<StgValue><ssdm name="tmp_11_1_22"/></StgValue>
</operation>
</state>

<state id="663" st_id="663">

<operation id="4393" st_id="663" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_22 = mul nsw i32 %B_load_103, %A_load_103

]]></node>
<StgValue><ssdm name="tmp_11_1_22"/></StgValue>
</operation>
</state>

<state id="664" st_id="664">

<operation id="4394" st_id="664" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_22 = mul nsw i32 %B_load_103, %A_load_103

]]></node>
<StgValue><ssdm name="tmp_11_1_22"/></StgValue>
</operation>
</state>

<state id="665" st_id="665">

<operation id="4395" st_id="665" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_22 = mul nsw i32 %B_load_103, %A_load_103

]]></node>
<StgValue><ssdm name="tmp_11_1_22"/></StgValue>
</operation>
</state>

<state id="666" st_id="666">

<operation id="4396" st_id="666" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_22 = mul nsw i32 %B_load_103, %A_load_103

]]></node>
<StgValue><ssdm name="tmp_11_1_22"/></StgValue>
</operation>

<operation id="4397" st_id="666" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1708" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_103 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_103"/></StgValue>
</operation>
</state>

<state id="667" st_id="667">

<operation id="4398" st_id="667" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7814">
<or_exp><and_exp><literal name="tmp_7_1_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1708" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_103 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_103"/></StgValue>
</operation>

<operation id="4399" st_id="667" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7814">
<or_exp><and_exp><literal name="tmp_7_1_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_22 = add nsw i32 %C_load_103, %tmp_11_1_22

]]></node>
<StgValue><ssdm name="tmp_12_1_22"/></StgValue>
</operation>

<operation id="4400" st_id="667" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7814">
<or_exp><and_exp><literal name="tmp_7_1_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1710" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_22, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4401" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7814">
<or_exp><and_exp><literal name="tmp_7_1_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1711" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4402" st_id="667" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1713" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.23:0  %k_1_1_23 = add i7 %k_s, 24

]]></node>
<StgValue><ssdm name="k_1_1_23"/></StgValue>
</operation>

<operation id="4403" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1714" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.23:1  %k_1_1_23_cast = zext i7 %k_1_1_23 to i8

]]></node>
<StgValue><ssdm name="k_1_1_23_cast"/></StgValue>
</operation>

<operation id="4404" st_id="667" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1715" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.23:2  %tmp_7_1_23 = icmp ult i8 %k_1_1_23_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_23"/></StgValue>
</operation>

<operation id="4405" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.23:3  br i1 %tmp_7_1_23, label %83, label %._crit_edge.1.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="668" st_id="668">

<operation id="4406" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1718" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_23_trn_cast1 = zext i7 %k_1_1_23 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_23_trn_cast1"/></StgValue>
</operation>

<operation id="4407" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1719" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_23_trn_cast = zext i7 %k_1_1_23 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_23_trn_cast"/></StgValue>
</operation>

<operation id="4408" st_id="668" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1720" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr418 = add i14 %tmp_10_1_23_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr418"/></StgValue>
</operation>

<operation id="4409" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1721" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_226 = zext i14 %p_addr418 to i64

]]></node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="4410" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1722" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_108 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_226

]]></node>
<StgValue><ssdm name="A_addr_108"/></StgValue>
</operation>

<operation id="4411" st_id="668" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1723" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_108 = load i32* %A_addr_108, align 4

]]></node>
<StgValue><ssdm name="A_load_108"/></StgValue>
</operation>

<operation id="4412" st_id="668" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1724" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr419 = mul i13 %tmp_10_1_23_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr419"/></StgValue>
</operation>

<operation id="4413" st_id="668" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1725" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr420 = add i13 %tmp_1_trn_cast1, %p_addr419

]]></node>
<StgValue><ssdm name="p_addr420"/></StgValue>
</operation>

<operation id="4414" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1726" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_227 = zext i13 %p_addr420 to i64

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="4415" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1727" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_108 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_227

]]></node>
<StgValue><ssdm name="B_addr_108"/></StgValue>
</operation>

<operation id="4416" st_id="668" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1728" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_108 = load i32* %B_addr_108, align 4

]]></node>
<StgValue><ssdm name="B_load_108"/></StgValue>
</operation>
</state>

<state id="669" st_id="669">

<operation id="4417" st_id="669" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1723" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_108 = load i32* %A_addr_108, align 4

]]></node>
<StgValue><ssdm name="A_load_108"/></StgValue>
</operation>

<operation id="4418" st_id="669" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1728" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_108 = load i32* %B_addr_108, align 4

]]></node>
<StgValue><ssdm name="B_load_108"/></StgValue>
</operation>
</state>

<state id="670" st_id="670">

<operation id="4419" st_id="670" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_23 = mul nsw i32 %B_load_108, %A_load_108

]]></node>
<StgValue><ssdm name="tmp_11_1_23"/></StgValue>
</operation>
</state>

<state id="671" st_id="671">

<operation id="4420" st_id="671" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_23 = mul nsw i32 %B_load_108, %A_load_108

]]></node>
<StgValue><ssdm name="tmp_11_1_23"/></StgValue>
</operation>
</state>

<state id="672" st_id="672">

<operation id="4421" st_id="672" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_23 = mul nsw i32 %B_load_108, %A_load_108

]]></node>
<StgValue><ssdm name="tmp_11_1_23"/></StgValue>
</operation>
</state>

<state id="673" st_id="673">

<operation id="4422" st_id="673" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_23 = mul nsw i32 %B_load_108, %A_load_108

]]></node>
<StgValue><ssdm name="tmp_11_1_23"/></StgValue>
</operation>
</state>

<state id="674" st_id="674">

<operation id="4423" st_id="674" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_23 = mul nsw i32 %B_load_108, %A_load_108

]]></node>
<StgValue><ssdm name="tmp_11_1_23"/></StgValue>
</operation>
</state>

<state id="675" st_id="675">

<operation id="4424" st_id="675" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_23 = mul nsw i32 %B_load_108, %A_load_108

]]></node>
<StgValue><ssdm name="tmp_11_1_23"/></StgValue>
</operation>

<operation id="4425" st_id="675" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1730" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_108 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_108"/></StgValue>
</operation>
</state>

<state id="676" st_id="676">

<operation id="4426" st_id="676" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7826">
<or_exp><and_exp><literal name="tmp_7_1_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1730" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_108 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_108"/></StgValue>
</operation>

<operation id="4427" st_id="676" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7826">
<or_exp><and_exp><literal name="tmp_7_1_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_23 = add nsw i32 %C_load_108, %tmp_11_1_23

]]></node>
<StgValue><ssdm name="tmp_12_1_23"/></StgValue>
</operation>

<operation id="4428" st_id="676" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7826">
<or_exp><and_exp><literal name="tmp_7_1_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1732" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_23, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4429" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7826">
<or_exp><and_exp><literal name="tmp_7_1_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1733" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4430" st_id="676" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1735" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.24:0  %k_1_1_24 = add i7 %k_s, 25

]]></node>
<StgValue><ssdm name="k_1_1_24"/></StgValue>
</operation>

<operation id="4431" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1736" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.24:1  %k_1_1_24_cast = zext i7 %k_1_1_24 to i8

]]></node>
<StgValue><ssdm name="k_1_1_24_cast"/></StgValue>
</operation>

<operation id="4432" st_id="676" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1737" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.24:2  %tmp_7_1_24 = icmp ult i8 %k_1_1_24_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_24"/></StgValue>
</operation>

<operation id="4433" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1738" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.24:3  br i1 %tmp_7_1_24, label %84, label %._crit_edge.1.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="677" st_id="677">

<operation id="4434" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1740" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_24_trn_cast1 = zext i7 %k_1_1_24 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_24_trn_cast1"/></StgValue>
</operation>

<operation id="4435" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1741" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_24_trn_cast = zext i7 %k_1_1_24 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_24_trn_cast"/></StgValue>
</operation>

<operation id="4436" st_id="677" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1742" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr430 = add i14 %tmp_10_1_24_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr430"/></StgValue>
</operation>

<operation id="4437" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1743" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_236 = zext i14 %p_addr430 to i64

]]></node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="4438" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_113 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_236

]]></node>
<StgValue><ssdm name="A_addr_113"/></StgValue>
</operation>

<operation id="4439" st_id="677" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1745" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_113 = load i32* %A_addr_113, align 4

]]></node>
<StgValue><ssdm name="A_load_113"/></StgValue>
</operation>

<operation id="4440" st_id="677" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1746" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr431 = mul i13 %tmp_10_1_24_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr431"/></StgValue>
</operation>

<operation id="4441" st_id="677" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1747" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr432 = add i13 %tmp_1_trn_cast1, %p_addr431

]]></node>
<StgValue><ssdm name="p_addr432"/></StgValue>
</operation>

<operation id="4442" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1748" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_237 = zext i13 %p_addr432 to i64

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="4443" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1749" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_113 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_237

]]></node>
<StgValue><ssdm name="B_addr_113"/></StgValue>
</operation>

<operation id="4444" st_id="677" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1750" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_113 = load i32* %B_addr_113, align 4

]]></node>
<StgValue><ssdm name="B_load_113"/></StgValue>
</operation>
</state>

<state id="678" st_id="678">

<operation id="4445" st_id="678" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1745" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_113 = load i32* %A_addr_113, align 4

]]></node>
<StgValue><ssdm name="A_load_113"/></StgValue>
</operation>

<operation id="4446" st_id="678" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1750" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_113 = load i32* %B_addr_113, align 4

]]></node>
<StgValue><ssdm name="B_load_113"/></StgValue>
</operation>
</state>

<state id="679" st_id="679">

<operation id="4447" st_id="679" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_24 = mul nsw i32 %B_load_113, %A_load_113

]]></node>
<StgValue><ssdm name="tmp_11_1_24"/></StgValue>
</operation>
</state>

<state id="680" st_id="680">

<operation id="4448" st_id="680" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_24 = mul nsw i32 %B_load_113, %A_load_113

]]></node>
<StgValue><ssdm name="tmp_11_1_24"/></StgValue>
</operation>
</state>

<state id="681" st_id="681">

<operation id="4449" st_id="681" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_24 = mul nsw i32 %B_load_113, %A_load_113

]]></node>
<StgValue><ssdm name="tmp_11_1_24"/></StgValue>
</operation>
</state>

<state id="682" st_id="682">

<operation id="4450" st_id="682" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_24 = mul nsw i32 %B_load_113, %A_load_113

]]></node>
<StgValue><ssdm name="tmp_11_1_24"/></StgValue>
</operation>
</state>

<state id="683" st_id="683">

<operation id="4451" st_id="683" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_24 = mul nsw i32 %B_load_113, %A_load_113

]]></node>
<StgValue><ssdm name="tmp_11_1_24"/></StgValue>
</operation>
</state>

<state id="684" st_id="684">

<operation id="4452" st_id="684" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_24 = mul nsw i32 %B_load_113, %A_load_113

]]></node>
<StgValue><ssdm name="tmp_11_1_24"/></StgValue>
</operation>

<operation id="4453" st_id="684" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1752" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_113 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_113"/></StgValue>
</operation>
</state>

<state id="685" st_id="685">

<operation id="4454" st_id="685" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7838">
<or_exp><and_exp><literal name="tmp_7_1_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1752" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_113 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_113"/></StgValue>
</operation>

<operation id="4455" st_id="685" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7838">
<or_exp><and_exp><literal name="tmp_7_1_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_24 = add nsw i32 %C_load_113, %tmp_11_1_24

]]></node>
<StgValue><ssdm name="tmp_12_1_24"/></StgValue>
</operation>

<operation id="4456" st_id="685" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7838">
<or_exp><and_exp><literal name="tmp_7_1_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1754" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_24, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4457" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7838">
<or_exp><and_exp><literal name="tmp_7_1_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1755" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4458" st_id="685" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1757" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.25:0  %k_1_1_25 = add i7 %k_s, 26

]]></node>
<StgValue><ssdm name="k_1_1_25"/></StgValue>
</operation>

<operation id="4459" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1758" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.25:1  %k_1_1_25_cast = zext i7 %k_1_1_25 to i8

]]></node>
<StgValue><ssdm name="k_1_1_25_cast"/></StgValue>
</operation>

<operation id="4460" st_id="685" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1759" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.25:2  %tmp_7_1_25 = icmp ult i8 %k_1_1_25_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_25"/></StgValue>
</operation>

<operation id="4461" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.25:3  br i1 %tmp_7_1_25, label %85, label %._crit_edge.1.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="686" st_id="686">

<operation id="4462" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1762" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_25_trn_cast1 = zext i7 %k_1_1_25 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_25_trn_cast1"/></StgValue>
</operation>

<operation id="4463" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1763" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_25_trn_cast = zext i7 %k_1_1_25 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_25_trn_cast"/></StgValue>
</operation>

<operation id="4464" st_id="686" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1764" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr442 = add i14 %tmp_10_1_25_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr442"/></StgValue>
</operation>

<operation id="4465" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1765" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_246 = zext i14 %p_addr442 to i64

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="4466" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1766" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_118 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_246

]]></node>
<StgValue><ssdm name="A_addr_118"/></StgValue>
</operation>

<operation id="4467" st_id="686" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1767" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_118 = load i32* %A_addr_118, align 4

]]></node>
<StgValue><ssdm name="A_load_118"/></StgValue>
</operation>

<operation id="4468" st_id="686" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1768" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr443 = mul i13 %tmp_10_1_25_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr443"/></StgValue>
</operation>

<operation id="4469" st_id="686" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1769" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr444 = add i13 %tmp_1_trn_cast1, %p_addr443

]]></node>
<StgValue><ssdm name="p_addr444"/></StgValue>
</operation>

<operation id="4470" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1770" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_247 = zext i13 %p_addr444 to i64

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="4471" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1771" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_118 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_247

]]></node>
<StgValue><ssdm name="B_addr_118"/></StgValue>
</operation>

<operation id="4472" st_id="686" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1772" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_118 = load i32* %B_addr_118, align 4

]]></node>
<StgValue><ssdm name="B_load_118"/></StgValue>
</operation>
</state>

<state id="687" st_id="687">

<operation id="4473" st_id="687" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1767" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_118 = load i32* %A_addr_118, align 4

]]></node>
<StgValue><ssdm name="A_load_118"/></StgValue>
</operation>

<operation id="4474" st_id="687" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1772" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_118 = load i32* %B_addr_118, align 4

]]></node>
<StgValue><ssdm name="B_load_118"/></StgValue>
</operation>
</state>

<state id="688" st_id="688">

<operation id="4475" st_id="688" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_25 = mul nsw i32 %B_load_118, %A_load_118

]]></node>
<StgValue><ssdm name="tmp_11_1_25"/></StgValue>
</operation>
</state>

<state id="689" st_id="689">

<operation id="4476" st_id="689" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_25 = mul nsw i32 %B_load_118, %A_load_118

]]></node>
<StgValue><ssdm name="tmp_11_1_25"/></StgValue>
</operation>
</state>

<state id="690" st_id="690">

<operation id="4477" st_id="690" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_25 = mul nsw i32 %B_load_118, %A_load_118

]]></node>
<StgValue><ssdm name="tmp_11_1_25"/></StgValue>
</operation>
</state>

<state id="691" st_id="691">

<operation id="4478" st_id="691" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_25 = mul nsw i32 %B_load_118, %A_load_118

]]></node>
<StgValue><ssdm name="tmp_11_1_25"/></StgValue>
</operation>
</state>

<state id="692" st_id="692">

<operation id="4479" st_id="692" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_25 = mul nsw i32 %B_load_118, %A_load_118

]]></node>
<StgValue><ssdm name="tmp_11_1_25"/></StgValue>
</operation>
</state>

<state id="693" st_id="693">

<operation id="4480" st_id="693" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_25 = mul nsw i32 %B_load_118, %A_load_118

]]></node>
<StgValue><ssdm name="tmp_11_1_25"/></StgValue>
</operation>

<operation id="4481" st_id="693" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1774" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_118 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_118"/></StgValue>
</operation>
</state>

<state id="694" st_id="694">

<operation id="4482" st_id="694" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7850">
<or_exp><and_exp><literal name="tmp_7_1_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1774" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_118 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_118"/></StgValue>
</operation>

<operation id="4483" st_id="694" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7850">
<or_exp><and_exp><literal name="tmp_7_1_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_25 = add nsw i32 %C_load_118, %tmp_11_1_25

]]></node>
<StgValue><ssdm name="tmp_12_1_25"/></StgValue>
</operation>

<operation id="4484" st_id="694" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7850">
<or_exp><and_exp><literal name="tmp_7_1_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1776" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_25, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4485" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7850">
<or_exp><and_exp><literal name="tmp_7_1_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1777" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4486" st_id="694" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1779" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.26:0  %k_1_1_26 = add i7 %k_s, 27

]]></node>
<StgValue><ssdm name="k_1_1_26"/></StgValue>
</operation>

<operation id="4487" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.26:1  %k_1_1_26_cast = zext i7 %k_1_1_26 to i8

]]></node>
<StgValue><ssdm name="k_1_1_26_cast"/></StgValue>
</operation>

<operation id="4488" st_id="694" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1781" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.26:2  %tmp_7_1_26 = icmp ult i8 %k_1_1_26_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_26"/></StgValue>
</operation>

<operation id="4489" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.26:3  br i1 %tmp_7_1_26, label %86, label %._crit_edge.1.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="695" st_id="695">

<operation id="4490" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1784" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_26_trn_cast1 = zext i7 %k_1_1_26 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_26_trn_cast1"/></StgValue>
</operation>

<operation id="4491" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1785" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_26_trn_cast = zext i7 %k_1_1_26 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_26_trn_cast"/></StgValue>
</operation>

<operation id="4492" st_id="695" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1786" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr456 = add i14 %tmp_10_1_26_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr456"/></StgValue>
</operation>

<operation id="4493" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1787" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_256 = zext i14 %p_addr456 to i64

]]></node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="4494" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1788" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_123 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_256

]]></node>
<StgValue><ssdm name="A_addr_123"/></StgValue>
</operation>

<operation id="4495" st_id="695" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1789" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_123 = load i32* %A_addr_123, align 4

]]></node>
<StgValue><ssdm name="A_load_123"/></StgValue>
</operation>

<operation id="4496" st_id="695" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1790" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr458 = mul i13 %tmp_10_1_26_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr458"/></StgValue>
</operation>

<operation id="4497" st_id="695" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1791" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr459 = add i13 %tmp_1_trn_cast1, %p_addr458

]]></node>
<StgValue><ssdm name="p_addr459"/></StgValue>
</operation>

<operation id="4498" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1792" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_257 = zext i13 %p_addr459 to i64

]]></node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="4499" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1793" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_123 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_257

]]></node>
<StgValue><ssdm name="B_addr_123"/></StgValue>
</operation>

<operation id="4500" st_id="695" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1794" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_123 = load i32* %B_addr_123, align 4

]]></node>
<StgValue><ssdm name="B_load_123"/></StgValue>
</operation>
</state>

<state id="696" st_id="696">

<operation id="4501" st_id="696" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1789" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_123 = load i32* %A_addr_123, align 4

]]></node>
<StgValue><ssdm name="A_load_123"/></StgValue>
</operation>

<operation id="4502" st_id="696" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1794" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_123 = load i32* %B_addr_123, align 4

]]></node>
<StgValue><ssdm name="B_load_123"/></StgValue>
</operation>
</state>

<state id="697" st_id="697">

<operation id="4503" st_id="697" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_26 = mul nsw i32 %B_load_123, %A_load_123

]]></node>
<StgValue><ssdm name="tmp_11_1_26"/></StgValue>
</operation>
</state>

<state id="698" st_id="698">

<operation id="4504" st_id="698" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_26 = mul nsw i32 %B_load_123, %A_load_123

]]></node>
<StgValue><ssdm name="tmp_11_1_26"/></StgValue>
</operation>
</state>

<state id="699" st_id="699">

<operation id="4505" st_id="699" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7858">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_26 = mul nsw i32 %B_load_123, %A_load_123

]]></node>
<StgValue><ssdm name="tmp_11_1_26"/></StgValue>
</operation>
</state>

<state id="700" st_id="700">

<operation id="4506" st_id="700" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_26 = mul nsw i32 %B_load_123, %A_load_123

]]></node>
<StgValue><ssdm name="tmp_11_1_26"/></StgValue>
</operation>
</state>

<state id="701" st_id="701">

<operation id="4507" st_id="701" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_26 = mul nsw i32 %B_load_123, %A_load_123

]]></node>
<StgValue><ssdm name="tmp_11_1_26"/></StgValue>
</operation>
</state>

<state id="702" st_id="702">

<operation id="4508" st_id="702" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_26 = mul nsw i32 %B_load_123, %A_load_123

]]></node>
<StgValue><ssdm name="tmp_11_1_26"/></StgValue>
</operation>

<operation id="4509" st_id="702" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1796" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_123 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_123"/></StgValue>
</operation>
</state>

<state id="703" st_id="703">

<operation id="4510" st_id="703" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7862">
<or_exp><and_exp><literal name="tmp_7_1_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1796" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_123 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_123"/></StgValue>
</operation>

<operation id="4511" st_id="703" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7862">
<or_exp><and_exp><literal name="tmp_7_1_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_26 = add nsw i32 %C_load_123, %tmp_11_1_26

]]></node>
<StgValue><ssdm name="tmp_12_1_26"/></StgValue>
</operation>

<operation id="4512" st_id="703" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7862">
<or_exp><and_exp><literal name="tmp_7_1_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1798" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_26, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4513" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7862">
<or_exp><and_exp><literal name="tmp_7_1_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1799" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4514" st_id="703" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1801" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.27:0  %k_1_1_27 = add i7 %k_s, 28

]]></node>
<StgValue><ssdm name="k_1_1_27"/></StgValue>
</operation>

<operation id="4515" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1802" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1.27:1  %k_1_1_27_cast = zext i7 %k_1_1_27 to i8

]]></node>
<StgValue><ssdm name="k_1_1_27_cast"/></StgValue>
</operation>

<operation id="4516" st_id="703" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1803" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.27:2  %tmp_7_1_27 = icmp ult i8 %k_1_1_27_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_27"/></StgValue>
</operation>

<operation id="4517" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1804" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.27:3  br i1 %tmp_7_1_27, label %87, label %._crit_edge.1.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="704" st_id="704">

<operation id="4518" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1806" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_1_27_trn_cast1 = zext i7 %k_1_1_27 to i13

]]></node>
<StgValue><ssdm name="tmp_10_1_27_trn_cast1"/></StgValue>
</operation>

<operation id="4519" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1807" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_1_27_trn_cast = zext i7 %k_1_1_27 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_27_trn_cast"/></StgValue>
</operation>

<operation id="4520" st_id="704" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1808" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr474 = add i14 %tmp_10_1_27_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr474"/></StgValue>
</operation>

<operation id="4521" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1809" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_266 = zext i14 %p_addr474 to i64

]]></node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="4522" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1810" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_128 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_266

]]></node>
<StgValue><ssdm name="A_addr_128"/></StgValue>
</operation>

<operation id="4523" st_id="704" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1811" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_128 = load i32* %A_addr_128, align 4

]]></node>
<StgValue><ssdm name="A_load_128"/></StgValue>
</operation>

<operation id="4524" st_id="704" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1812" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr476 = mul i13 %tmp_10_1_27_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr476"/></StgValue>
</operation>

<operation id="4525" st_id="704" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1813" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr477 = add i13 %tmp_1_trn_cast1, %p_addr476

]]></node>
<StgValue><ssdm name="p_addr477"/></StgValue>
</operation>

<operation id="4526" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1814" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_267 = zext i13 %p_addr477 to i64

]]></node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="4527" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1815" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_128 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_267

]]></node>
<StgValue><ssdm name="B_addr_128"/></StgValue>
</operation>

<operation id="4528" st_id="704" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1816" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_128 = load i32* %B_addr_128, align 4

]]></node>
<StgValue><ssdm name="B_load_128"/></StgValue>
</operation>
</state>

<state id="705" st_id="705">

<operation id="4529" st_id="705" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1811" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_128 = load i32* %A_addr_128, align 4

]]></node>
<StgValue><ssdm name="A_load_128"/></StgValue>
</operation>

<operation id="4530" st_id="705" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1816" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_128 = load i32* %B_addr_128, align 4

]]></node>
<StgValue><ssdm name="B_load_128"/></StgValue>
</operation>
</state>

<state id="706" st_id="706">

<operation id="4531" st_id="706" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_27 = mul nsw i32 %B_load_128, %A_load_128

]]></node>
<StgValue><ssdm name="tmp_11_1_27"/></StgValue>
</operation>
</state>

<state id="707" st_id="707">

<operation id="4532" st_id="707" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_27 = mul nsw i32 %B_load_128, %A_load_128

]]></node>
<StgValue><ssdm name="tmp_11_1_27"/></StgValue>
</operation>
</state>

<state id="708" st_id="708">

<operation id="4533" st_id="708" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_27 = mul nsw i32 %B_load_128, %A_load_128

]]></node>
<StgValue><ssdm name="tmp_11_1_27"/></StgValue>
</operation>
</state>

<state id="709" st_id="709">

<operation id="4534" st_id="709" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_27 = mul nsw i32 %B_load_128, %A_load_128

]]></node>
<StgValue><ssdm name="tmp_11_1_27"/></StgValue>
</operation>
</state>

<state id="710" st_id="710">

<operation id="4535" st_id="710" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_27 = mul nsw i32 %B_load_128, %A_load_128

]]></node>
<StgValue><ssdm name="tmp_11_1_27"/></StgValue>
</operation>
</state>

<state id="711" st_id="711">

<operation id="4536" st_id="711" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_27 = mul nsw i32 %B_load_128, %A_load_128

]]></node>
<StgValue><ssdm name="tmp_11_1_27"/></StgValue>
</operation>

<operation id="4537" st_id="711" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1818" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_128 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_128"/></StgValue>
</operation>
</state>

<state id="712" st_id="712">

<operation id="4538" st_id="712" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7874">
<or_exp><and_exp><literal name="tmp_7_1_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1818" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_128 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_128"/></StgValue>
</operation>

<operation id="4539" st_id="712" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7874">
<or_exp><and_exp><literal name="tmp_7_1_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_27 = add nsw i32 %C_load_128, %tmp_11_1_27

]]></node>
<StgValue><ssdm name="tmp_12_1_27"/></StgValue>
</operation>

<operation id="4540" st_id="712" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7874">
<or_exp><and_exp><literal name="tmp_7_1_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1820" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_27, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4541" st_id="712" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7874">
<or_exp><and_exp><literal name="tmp_7_1_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1821" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4542" st_id="712" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.28:0  %k_1_1_28 = add i8 %k_cast_6, 29

]]></node>
<StgValue><ssdm name="k_1_1_28"/></StgValue>
</operation>

<operation id="4543" st_id="712" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1824" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.28:1  %tmp_7_1_28 = icmp ult i8 %k_1_1_28, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_28"/></StgValue>
</operation>

<operation id="4544" st_id="712" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1825" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.28:2  br i1 %tmp_7_1_28, label %88, label %._crit_edge.1.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="713" st_id="713">

<operation id="4545" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1827" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_28_trn_cast1 = zext i8 %k_1_1_28 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_28_trn_cast1"/></StgValue>
</operation>

<operation id="4546" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1828" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_28_trn_cast = zext i8 %k_1_1_28 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_28_trn_cast"/></StgValue>
</operation>

<operation id="4547" st_id="713" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1829" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr492 = add i14 %tmp_10_1_28_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr492"/></StgValue>
</operation>

<operation id="4548" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1830" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_276 = zext i14 %p_addr492 to i64

]]></node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="4549" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1831" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_133 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_276

]]></node>
<StgValue><ssdm name="A_addr_133"/></StgValue>
</operation>

<operation id="4550" st_id="713" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1832" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_133 = load i32* %A_addr_133, align 4

]]></node>
<StgValue><ssdm name="A_load_133"/></StgValue>
</operation>

<operation id="4551" st_id="713" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1833" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr494 = mul i14 %tmp_10_1_28_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr494"/></StgValue>
</operation>

<operation id="4552" st_id="713" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1834" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr495 = add i14 %tmp_1_trn_cast, %p_addr494

]]></node>
<StgValue><ssdm name="p_addr495"/></StgValue>
</operation>

<operation id="4553" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1835" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_277 = zext i14 %p_addr495 to i64

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="4554" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1836" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_133 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_277

]]></node>
<StgValue><ssdm name="B_addr_133"/></StgValue>
</operation>

<operation id="4555" st_id="713" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1837" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_133 = load i32* %B_addr_133, align 4

]]></node>
<StgValue><ssdm name="B_load_133"/></StgValue>
</operation>
</state>

<state id="714" st_id="714">

<operation id="4556" st_id="714" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1832" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_133 = load i32* %A_addr_133, align 4

]]></node>
<StgValue><ssdm name="A_load_133"/></StgValue>
</operation>

<operation id="4557" st_id="714" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1837" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_133 = load i32* %B_addr_133, align 4

]]></node>
<StgValue><ssdm name="B_load_133"/></StgValue>
</operation>
</state>

<state id="715" st_id="715">

<operation id="4558" st_id="715" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_28 = mul nsw i32 %B_load_133, %A_load_133

]]></node>
<StgValue><ssdm name="tmp_11_1_28"/></StgValue>
</operation>
</state>

<state id="716" st_id="716">

<operation id="4559" st_id="716" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_28 = mul nsw i32 %B_load_133, %A_load_133

]]></node>
<StgValue><ssdm name="tmp_11_1_28"/></StgValue>
</operation>
</state>

<state id="717" st_id="717">

<operation id="4560" st_id="717" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_28 = mul nsw i32 %B_load_133, %A_load_133

]]></node>
<StgValue><ssdm name="tmp_11_1_28"/></StgValue>
</operation>
</state>

<state id="718" st_id="718">

<operation id="4561" st_id="718" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7883">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_28 = mul nsw i32 %B_load_133, %A_load_133

]]></node>
<StgValue><ssdm name="tmp_11_1_28"/></StgValue>
</operation>
</state>

<state id="719" st_id="719">

<operation id="4562" st_id="719" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_28 = mul nsw i32 %B_load_133, %A_load_133

]]></node>
<StgValue><ssdm name="tmp_11_1_28"/></StgValue>
</operation>
</state>

<state id="720" st_id="720">

<operation id="4563" st_id="720" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_28 = mul nsw i32 %B_load_133, %A_load_133

]]></node>
<StgValue><ssdm name="tmp_11_1_28"/></StgValue>
</operation>

<operation id="4564" st_id="720" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1839" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_133 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_133"/></StgValue>
</operation>
</state>

<state id="721" st_id="721">

<operation id="4565" st_id="721" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7886">
<or_exp><and_exp><literal name="tmp_7_1_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1839" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_133 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_133"/></StgValue>
</operation>

<operation id="4566" st_id="721" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7886">
<or_exp><and_exp><literal name="tmp_7_1_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_28 = add nsw i32 %C_load_133, %tmp_11_1_28

]]></node>
<StgValue><ssdm name="tmp_12_1_28"/></StgValue>
</operation>

<operation id="4567" st_id="721" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7886">
<or_exp><and_exp><literal name="tmp_7_1_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1841" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_28, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4568" st_id="721" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7886">
<or_exp><and_exp><literal name="tmp_7_1_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1842" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4569" st_id="721" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1844" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.29:0  %k_1_1_29 = add i8 %k_cast_6, 30

]]></node>
<StgValue><ssdm name="k_1_1_29"/></StgValue>
</operation>

<operation id="4570" st_id="721" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1845" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.29:1  %tmp_7_1_29 = icmp ult i8 %k_1_1_29, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_29"/></StgValue>
</operation>

<operation id="4571" st_id="721" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1846" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.29:2  br i1 %tmp_7_1_29, label %89, label %._crit_edge.1.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="722" st_id="722">

<operation id="4572" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1848" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_29_trn_cast1 = zext i8 %k_1_1_29 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_29_trn_cast1"/></StgValue>
</operation>

<operation id="4573" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1849" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_29_trn_cast = zext i8 %k_1_1_29 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_29_trn_cast"/></StgValue>
</operation>

<operation id="4574" st_id="722" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1850" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr508 = add i14 %tmp_10_1_29_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr508"/></StgValue>
</operation>

<operation id="4575" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1851" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_286 = zext i14 %p_addr508 to i64

]]></node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="4576" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1852" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_138 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_286

]]></node>
<StgValue><ssdm name="A_addr_138"/></StgValue>
</operation>

<operation id="4577" st_id="722" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1853" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_138 = load i32* %A_addr_138, align 4

]]></node>
<StgValue><ssdm name="A_load_138"/></StgValue>
</operation>

<operation id="4578" st_id="722" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1854" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr510 = mul i14 %tmp_10_1_29_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr510"/></StgValue>
</operation>

<operation id="4579" st_id="722" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1855" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr511 = add i14 %tmp_1_trn_cast, %p_addr510

]]></node>
<StgValue><ssdm name="p_addr511"/></StgValue>
</operation>

<operation id="4580" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1856" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_287 = zext i14 %p_addr511 to i64

]]></node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="4581" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1857" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_138 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_287

]]></node>
<StgValue><ssdm name="B_addr_138"/></StgValue>
</operation>

<operation id="4582" st_id="722" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1858" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_138 = load i32* %B_addr_138, align 4

]]></node>
<StgValue><ssdm name="B_load_138"/></StgValue>
</operation>
</state>

<state id="723" st_id="723">

<operation id="4583" st_id="723" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1853" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_138 = load i32* %A_addr_138, align 4

]]></node>
<StgValue><ssdm name="A_load_138"/></StgValue>
</operation>

<operation id="4584" st_id="723" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1858" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_138 = load i32* %B_addr_138, align 4

]]></node>
<StgValue><ssdm name="B_load_138"/></StgValue>
</operation>
</state>

<state id="724" st_id="724">

<operation id="4585" st_id="724" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_29 = mul nsw i32 %B_load_138, %A_load_138

]]></node>
<StgValue><ssdm name="tmp_11_1_29"/></StgValue>
</operation>
</state>

<state id="725" st_id="725">

<operation id="4586" st_id="725" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_29 = mul nsw i32 %B_load_138, %A_load_138

]]></node>
<StgValue><ssdm name="tmp_11_1_29"/></StgValue>
</operation>
</state>

<state id="726" st_id="726">

<operation id="4587" st_id="726" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_29 = mul nsw i32 %B_load_138, %A_load_138

]]></node>
<StgValue><ssdm name="tmp_11_1_29"/></StgValue>
</operation>
</state>

<state id="727" st_id="727">

<operation id="4588" st_id="727" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_29 = mul nsw i32 %B_load_138, %A_load_138

]]></node>
<StgValue><ssdm name="tmp_11_1_29"/></StgValue>
</operation>
</state>

<state id="728" st_id="728">

<operation id="4589" st_id="728" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_29 = mul nsw i32 %B_load_138, %A_load_138

]]></node>
<StgValue><ssdm name="tmp_11_1_29"/></StgValue>
</operation>
</state>

<state id="729" st_id="729">

<operation id="4590" st_id="729" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_29 = mul nsw i32 %B_load_138, %A_load_138

]]></node>
<StgValue><ssdm name="tmp_11_1_29"/></StgValue>
</operation>

<operation id="4591" st_id="729" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1860" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_138 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_138"/></StgValue>
</operation>
</state>

<state id="730" st_id="730">

<operation id="4592" st_id="730" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7898">
<or_exp><and_exp><literal name="tmp_7_1_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1860" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_138 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_138"/></StgValue>
</operation>

<operation id="4593" st_id="730" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7898">
<or_exp><and_exp><literal name="tmp_7_1_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_29 = add nsw i32 %C_load_138, %tmp_11_1_29

]]></node>
<StgValue><ssdm name="tmp_12_1_29"/></StgValue>
</operation>

<operation id="4594" st_id="730" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7898">
<or_exp><and_exp><literal name="tmp_7_1_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1862" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_29, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4595" st_id="730" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7898">
<or_exp><and_exp><literal name="tmp_7_1_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1863" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4596" st_id="730" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1865" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.30:0  %k_1_1_30 = add i8 %k_cast_6, 31

]]></node>
<StgValue><ssdm name="k_1_1_30"/></StgValue>
</operation>

<operation id="4597" st_id="730" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1866" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.30:1  %tmp_7_1_30 = icmp ult i8 %k_1_1_30, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_30"/></StgValue>
</operation>

<operation id="4598" st_id="730" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.30:2  br i1 %tmp_7_1_30, label %90, label %._crit_edge.1.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="731" st_id="731">

<operation id="4599" st_id="731" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1869" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_30_trn_cast1 = zext i8 %k_1_1_30 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_30_trn_cast1"/></StgValue>
</operation>

<operation id="4600" st_id="731" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1870" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_30_trn_cast = zext i8 %k_1_1_30 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_30_trn_cast"/></StgValue>
</operation>

<operation id="4601" st_id="731" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1871" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr505 = add i14 %tmp_10_1_30_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr505"/></StgValue>
</operation>

<operation id="4602" st_id="731" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1872" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_296 = zext i14 %p_addr505 to i64

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="4603" st_id="731" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1873" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_143 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_296

]]></node>
<StgValue><ssdm name="A_addr_143"/></StgValue>
</operation>

<operation id="4604" st_id="731" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1874" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_143 = load i32* %A_addr_143, align 4

]]></node>
<StgValue><ssdm name="A_load_143"/></StgValue>
</operation>

<operation id="4605" st_id="731" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1875" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr521 = mul i14 %tmp_10_1_30_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr521"/></StgValue>
</operation>

<operation id="4606" st_id="731" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1876" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr522 = add i14 %tmp_1_trn_cast, %p_addr521

]]></node>
<StgValue><ssdm name="p_addr522"/></StgValue>
</operation>

<operation id="4607" st_id="731" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1877" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_297 = zext i14 %p_addr522 to i64

]]></node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="4608" st_id="731" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1878" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_143 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_297

]]></node>
<StgValue><ssdm name="B_addr_143"/></StgValue>
</operation>

<operation id="4609" st_id="731" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1879" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_143 = load i32* %B_addr_143, align 4

]]></node>
<StgValue><ssdm name="B_load_143"/></StgValue>
</operation>
</state>

<state id="732" st_id="732">

<operation id="4610" st_id="732" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1874" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_143 = load i32* %A_addr_143, align 4

]]></node>
<StgValue><ssdm name="A_load_143"/></StgValue>
</operation>

<operation id="4611" st_id="732" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1879" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_143 = load i32* %B_addr_143, align 4

]]></node>
<StgValue><ssdm name="B_load_143"/></StgValue>
</operation>
</state>

<state id="733" st_id="733">

<operation id="4612" st_id="733" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_30 = mul nsw i32 %B_load_143, %A_load_143

]]></node>
<StgValue><ssdm name="tmp_11_1_30"/></StgValue>
</operation>
</state>

<state id="734" st_id="734">

<operation id="4613" st_id="734" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_30 = mul nsw i32 %B_load_143, %A_load_143

]]></node>
<StgValue><ssdm name="tmp_11_1_30"/></StgValue>
</operation>
</state>

<state id="735" st_id="735">

<operation id="4614" st_id="735" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_30 = mul nsw i32 %B_load_143, %A_load_143

]]></node>
<StgValue><ssdm name="tmp_11_1_30"/></StgValue>
</operation>
</state>

<state id="736" st_id="736">

<operation id="4615" st_id="736" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_30 = mul nsw i32 %B_load_143, %A_load_143

]]></node>
<StgValue><ssdm name="tmp_11_1_30"/></StgValue>
</operation>
</state>

<state id="737" st_id="737">

<operation id="4616" st_id="737" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_30 = mul nsw i32 %B_load_143, %A_load_143

]]></node>
<StgValue><ssdm name="tmp_11_1_30"/></StgValue>
</operation>
</state>

<state id="738" st_id="738">

<operation id="4617" st_id="738" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_30 = mul nsw i32 %B_load_143, %A_load_143

]]></node>
<StgValue><ssdm name="tmp_11_1_30"/></StgValue>
</operation>

<operation id="4618" st_id="738" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1881" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_143 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_143"/></StgValue>
</operation>
</state>

<state id="739" st_id="739">

<operation id="4619" st_id="739" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7910">
<or_exp><and_exp><literal name="tmp_7_1_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1881" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_143 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_143"/></StgValue>
</operation>

<operation id="4620" st_id="739" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7910">
<or_exp><and_exp><literal name="tmp_7_1_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_30 = add nsw i32 %C_load_143, %tmp_11_1_30

]]></node>
<StgValue><ssdm name="tmp_12_1_30"/></StgValue>
</operation>

<operation id="4621" st_id="739" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7910">
<or_exp><and_exp><literal name="tmp_7_1_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1883" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_30, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4622" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7910">
<or_exp><and_exp><literal name="tmp_7_1_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1884" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4623" st_id="739" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7913">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1886" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.31:0  %k_1_1_31 = add i8 %k_cast_6, 32

]]></node>
<StgValue><ssdm name="k_1_1_31"/></StgValue>
</operation>

<operation id="4624" st_id="739" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7913">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1887" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.31:1  %tmp_7_1_31 = icmp ult i8 %k_1_1_31, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_31"/></StgValue>
</operation>

<operation id="4625" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7913">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1888" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.31:2  br i1 %tmp_7_1_31, label %91, label %._crit_edge.1.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="740" st_id="740">

<operation id="4626" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1890" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_31_trn_cast1 = zext i8 %k_1_1_31 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_31_trn_cast1"/></StgValue>
</operation>

<operation id="4627" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1891" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_31_trn_cast = zext i8 %k_1_1_31 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_31_trn_cast"/></StgValue>
</operation>

<operation id="4628" st_id="740" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1892" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr502 = add i14 %tmp_10_1_31_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr502"/></StgValue>
</operation>

<operation id="4629" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1893" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_306 = zext i14 %p_addr502 to i64

]]></node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="4630" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1894" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_148 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_306

]]></node>
<StgValue><ssdm name="A_addr_148"/></StgValue>
</operation>

<operation id="4631" st_id="740" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1895" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_148 = load i32* %A_addr_148, align 4

]]></node>
<StgValue><ssdm name="A_load_148"/></StgValue>
</operation>

<operation id="4632" st_id="740" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1896" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr532 = mul i14 %tmp_10_1_31_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr532"/></StgValue>
</operation>

<operation id="4633" st_id="740" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1897" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr533 = add i14 %tmp_1_trn_cast, %p_addr532

]]></node>
<StgValue><ssdm name="p_addr533"/></StgValue>
</operation>

<operation id="4634" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1898" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_307 = zext i14 %p_addr533 to i64

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="4635" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1899" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_148 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_307

]]></node>
<StgValue><ssdm name="B_addr_148"/></StgValue>
</operation>

<operation id="4636" st_id="740" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1900" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_148 = load i32* %B_addr_148, align 4

]]></node>
<StgValue><ssdm name="B_load_148"/></StgValue>
</operation>
</state>

<state id="741" st_id="741">

<operation id="4637" st_id="741" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1895" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_148 = load i32* %A_addr_148, align 4

]]></node>
<StgValue><ssdm name="A_load_148"/></StgValue>
</operation>

<operation id="4638" st_id="741" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1900" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_148 = load i32* %B_addr_148, align 4

]]></node>
<StgValue><ssdm name="B_load_148"/></StgValue>
</operation>
</state>

<state id="742" st_id="742">

<operation id="4639" st_id="742" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_31 = mul nsw i32 %B_load_148, %A_load_148

]]></node>
<StgValue><ssdm name="tmp_11_1_31"/></StgValue>
</operation>
</state>

<state id="743" st_id="743">

<operation id="4640" st_id="743" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_31 = mul nsw i32 %B_load_148, %A_load_148

]]></node>
<StgValue><ssdm name="tmp_11_1_31"/></StgValue>
</operation>
</state>

<state id="744" st_id="744">

<operation id="4641" st_id="744" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_31 = mul nsw i32 %B_load_148, %A_load_148

]]></node>
<StgValue><ssdm name="tmp_11_1_31"/></StgValue>
</operation>
</state>

<state id="745" st_id="745">

<operation id="4642" st_id="745" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_31 = mul nsw i32 %B_load_148, %A_load_148

]]></node>
<StgValue><ssdm name="tmp_11_1_31"/></StgValue>
</operation>
</state>

<state id="746" st_id="746">

<operation id="4643" st_id="746" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7920">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_31 = mul nsw i32 %B_load_148, %A_load_148

]]></node>
<StgValue><ssdm name="tmp_11_1_31"/></StgValue>
</operation>
</state>

<state id="747" st_id="747">

<operation id="4644" st_id="747" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_31 = mul nsw i32 %B_load_148, %A_load_148

]]></node>
<StgValue><ssdm name="tmp_11_1_31"/></StgValue>
</operation>

<operation id="4645" st_id="747" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1902" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_148 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_148"/></StgValue>
</operation>
</state>

<state id="748" st_id="748">

<operation id="4646" st_id="748" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7922">
<or_exp><and_exp><literal name="tmp_7_1_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1902" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_148 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_148"/></StgValue>
</operation>

<operation id="4647" st_id="748" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7922">
<or_exp><and_exp><literal name="tmp_7_1_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_31 = add nsw i32 %C_load_148, %tmp_11_1_31

]]></node>
<StgValue><ssdm name="tmp_12_1_31"/></StgValue>
</operation>

<operation id="4648" st_id="748" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7922">
<or_exp><and_exp><literal name="tmp_7_1_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1904" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_31, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4649" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7922">
<or_exp><and_exp><literal name="tmp_7_1_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1905" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4650" st_id="748" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1907" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.32:0  %k_1_1_32 = add i8 %k_cast_6, 33

]]></node>
<StgValue><ssdm name="k_1_1_32"/></StgValue>
</operation>

<operation id="4651" st_id="748" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1908" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.32:1  %tmp_7_1_32 = icmp ult i8 %k_1_1_32, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_32"/></StgValue>
</operation>

<operation id="4652" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1909" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.32:2  br i1 %tmp_7_1_32, label %92, label %._crit_edge.1.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="749" st_id="749">

<operation id="4653" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1911" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_32_trn_cast1 = zext i8 %k_1_1_32 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_32_trn_cast1"/></StgValue>
</operation>

<operation id="4654" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1912" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_32_trn_cast = zext i8 %k_1_1_32 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_32_trn_cast"/></StgValue>
</operation>

<operation id="4655" st_id="749" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1913" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr499 = add i14 %tmp_10_1_32_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr499"/></StgValue>
</operation>

<operation id="4656" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1914" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_316 = zext i14 %p_addr499 to i64

]]></node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="4657" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1915" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_153 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_316

]]></node>
<StgValue><ssdm name="A_addr_153"/></StgValue>
</operation>

<operation id="4658" st_id="749" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1916" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_153 = load i32* %A_addr_153, align 4

]]></node>
<StgValue><ssdm name="A_load_153"/></StgValue>
</operation>

<operation id="4659" st_id="749" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1917" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr543 = mul i14 %tmp_10_1_32_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr543"/></StgValue>
</operation>

<operation id="4660" st_id="749" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1918" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr544 = add i14 %tmp_1_trn_cast, %p_addr543

]]></node>
<StgValue><ssdm name="p_addr544"/></StgValue>
</operation>

<operation id="4661" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1919" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_317 = zext i14 %p_addr544 to i64

]]></node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="4662" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1920" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_153 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_317

]]></node>
<StgValue><ssdm name="B_addr_153"/></StgValue>
</operation>

<operation id="4663" st_id="749" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1921" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_153 = load i32* %B_addr_153, align 4

]]></node>
<StgValue><ssdm name="B_load_153"/></StgValue>
</operation>
</state>

<state id="750" st_id="750">

<operation id="4664" st_id="750" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1916" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_153 = load i32* %A_addr_153, align 4

]]></node>
<StgValue><ssdm name="A_load_153"/></StgValue>
</operation>

<operation id="4665" st_id="750" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1921" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_153 = load i32* %B_addr_153, align 4

]]></node>
<StgValue><ssdm name="B_load_153"/></StgValue>
</operation>
</state>

<state id="751" st_id="751">

<operation id="4666" st_id="751" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_32 = mul nsw i32 %B_load_153, %A_load_153

]]></node>
<StgValue><ssdm name="tmp_11_1_32"/></StgValue>
</operation>
</state>

<state id="752" st_id="752">

<operation id="4667" st_id="752" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_32 = mul nsw i32 %B_load_153, %A_load_153

]]></node>
<StgValue><ssdm name="tmp_11_1_32"/></StgValue>
</operation>
</state>

<state id="753" st_id="753">

<operation id="4668" st_id="753" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_32 = mul nsw i32 %B_load_153, %A_load_153

]]></node>
<StgValue><ssdm name="tmp_11_1_32"/></StgValue>
</operation>
</state>

<state id="754" st_id="754">

<operation id="4669" st_id="754" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_32 = mul nsw i32 %B_load_153, %A_load_153

]]></node>
<StgValue><ssdm name="tmp_11_1_32"/></StgValue>
</operation>
</state>

<state id="755" st_id="755">

<operation id="4670" st_id="755" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_32 = mul nsw i32 %B_load_153, %A_load_153

]]></node>
<StgValue><ssdm name="tmp_11_1_32"/></StgValue>
</operation>
</state>

<state id="756" st_id="756">

<operation id="4671" st_id="756" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7933">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_32 = mul nsw i32 %B_load_153, %A_load_153

]]></node>
<StgValue><ssdm name="tmp_11_1_32"/></StgValue>
</operation>

<operation id="4672" st_id="756" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7933">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_153 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_153"/></StgValue>
</operation>
</state>

<state id="757" st_id="757">

<operation id="4673" st_id="757" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7934">
<or_exp><and_exp><literal name="tmp_7_1_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1923" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_153 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_153"/></StgValue>
</operation>

<operation id="4674" st_id="757" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7934">
<or_exp><and_exp><literal name="tmp_7_1_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_32 = add nsw i32 %C_load_153, %tmp_11_1_32

]]></node>
<StgValue><ssdm name="tmp_12_1_32"/></StgValue>
</operation>

<operation id="4675" st_id="757" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7934">
<or_exp><and_exp><literal name="tmp_7_1_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1925" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_32, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4676" st_id="757" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7934">
<or_exp><and_exp><literal name="tmp_7_1_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1926" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4677" st_id="757" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1928" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.33:0  %k_1_1_33 = add i8 %k_cast_6, 34

]]></node>
<StgValue><ssdm name="k_1_1_33"/></StgValue>
</operation>

<operation id="4678" st_id="757" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1929" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.33:1  %tmp_7_1_33 = icmp ult i8 %k_1_1_33, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_33"/></StgValue>
</operation>

<operation id="4679" st_id="757" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1930" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.33:2  br i1 %tmp_7_1_33, label %93, label %._crit_edge.1.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="758" st_id="758">

<operation id="4680" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1932" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_33_trn_cast1 = zext i8 %k_1_1_33 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_33_trn_cast1"/></StgValue>
</operation>

<operation id="4681" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1933" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_33_trn_cast = zext i8 %k_1_1_33 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_33_trn_cast"/></StgValue>
</operation>

<operation id="4682" st_id="758" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1934" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr496 = add i14 %tmp_10_1_33_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr496"/></StgValue>
</operation>

<operation id="4683" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1935" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_326 = zext i14 %p_addr496 to i64

]]></node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="4684" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1936" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_158 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_326

]]></node>
<StgValue><ssdm name="A_addr_158"/></StgValue>
</operation>

<operation id="4685" st_id="758" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1937" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_158 = load i32* %A_addr_158, align 4

]]></node>
<StgValue><ssdm name="A_load_158"/></StgValue>
</operation>

<operation id="4686" st_id="758" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1938" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr554 = mul i14 %tmp_10_1_33_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr554"/></StgValue>
</operation>

<operation id="4687" st_id="758" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1939" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr555 = add i14 %tmp_1_trn_cast, %p_addr554

]]></node>
<StgValue><ssdm name="p_addr555"/></StgValue>
</operation>

<operation id="4688" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1940" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_327 = zext i14 %p_addr555 to i64

]]></node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="4689" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1941" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_158 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_327

]]></node>
<StgValue><ssdm name="B_addr_158"/></StgValue>
</operation>

<operation id="4690" st_id="758" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1942" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_158 = load i32* %B_addr_158, align 4

]]></node>
<StgValue><ssdm name="B_load_158"/></StgValue>
</operation>
</state>

<state id="759" st_id="759">

<operation id="4691" st_id="759" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1937" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_158 = load i32* %A_addr_158, align 4

]]></node>
<StgValue><ssdm name="A_load_158"/></StgValue>
</operation>

<operation id="4692" st_id="759" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1942" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_158 = load i32* %B_addr_158, align 4

]]></node>
<StgValue><ssdm name="B_load_158"/></StgValue>
</operation>
</state>

<state id="760" st_id="760">

<operation id="4693" st_id="760" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_33 = mul nsw i32 %B_load_158, %A_load_158

]]></node>
<StgValue><ssdm name="tmp_11_1_33"/></StgValue>
</operation>
</state>

<state id="761" st_id="761">

<operation id="4694" st_id="761" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_33 = mul nsw i32 %B_load_158, %A_load_158

]]></node>
<StgValue><ssdm name="tmp_11_1_33"/></StgValue>
</operation>
</state>

<state id="762" st_id="762">

<operation id="4695" st_id="762" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_33 = mul nsw i32 %B_load_158, %A_load_158

]]></node>
<StgValue><ssdm name="tmp_11_1_33"/></StgValue>
</operation>
</state>

<state id="763" st_id="763">

<operation id="4696" st_id="763" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_33 = mul nsw i32 %B_load_158, %A_load_158

]]></node>
<StgValue><ssdm name="tmp_11_1_33"/></StgValue>
</operation>
</state>

<state id="764" st_id="764">

<operation id="4697" st_id="764" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_33 = mul nsw i32 %B_load_158, %A_load_158

]]></node>
<StgValue><ssdm name="tmp_11_1_33"/></StgValue>
</operation>
</state>

<state id="765" st_id="765">

<operation id="4698" st_id="765" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7945">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_33 = mul nsw i32 %B_load_158, %A_load_158

]]></node>
<StgValue><ssdm name="tmp_11_1_33"/></StgValue>
</operation>

<operation id="4699" st_id="765" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7945">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1944" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_158 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_158"/></StgValue>
</operation>
</state>

<state id="766" st_id="766">

<operation id="4700" st_id="766" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7946">
<or_exp><and_exp><literal name="tmp_7_1_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1944" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_158 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_158"/></StgValue>
</operation>

<operation id="4701" st_id="766" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7946">
<or_exp><and_exp><literal name="tmp_7_1_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_33 = add nsw i32 %C_load_158, %tmp_11_1_33

]]></node>
<StgValue><ssdm name="tmp_12_1_33"/></StgValue>
</operation>

<operation id="4702" st_id="766" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7946">
<or_exp><and_exp><literal name="tmp_7_1_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1946" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_33, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4703" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7946">
<or_exp><and_exp><literal name="tmp_7_1_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1947" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4704" st_id="766" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1949" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.34:0  %k_1_1_34 = add i8 %k_cast_6, 35

]]></node>
<StgValue><ssdm name="k_1_1_34"/></StgValue>
</operation>

<operation id="4705" st_id="766" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.34:1  %tmp_7_1_34 = icmp ult i8 %k_1_1_34, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_34"/></StgValue>
</operation>

<operation id="4706" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1951" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.34:2  br i1 %tmp_7_1_34, label %94, label %._crit_edge.1.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="767" st_id="767">

<operation id="4707" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1953" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_34_trn_cast1 = zext i8 %k_1_1_34 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_34_trn_cast1"/></StgValue>
</operation>

<operation id="4708" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1954" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_34_trn_cast = zext i8 %k_1_1_34 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_34_trn_cast"/></StgValue>
</operation>

<operation id="4709" st_id="767" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1955" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr493 = add i14 %tmp_10_1_34_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr493"/></StgValue>
</operation>

<operation id="4710" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1956" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_336 = zext i14 %p_addr493 to i64

]]></node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="4711" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1957" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_163 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_336

]]></node>
<StgValue><ssdm name="A_addr_163"/></StgValue>
</operation>

<operation id="4712" st_id="767" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1958" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_163 = load i32* %A_addr_163, align 4

]]></node>
<StgValue><ssdm name="A_load_163"/></StgValue>
</operation>

<operation id="4713" st_id="767" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1959" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr565 = mul i14 %tmp_10_1_34_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr565"/></StgValue>
</operation>

<operation id="4714" st_id="767" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1960" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr566 = add i14 %tmp_1_trn_cast, %p_addr565

]]></node>
<StgValue><ssdm name="p_addr566"/></StgValue>
</operation>

<operation id="4715" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1961" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_337 = zext i14 %p_addr566 to i64

]]></node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="4716" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1962" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_163 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_337

]]></node>
<StgValue><ssdm name="B_addr_163"/></StgValue>
</operation>

<operation id="4717" st_id="767" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1963" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_163 = load i32* %B_addr_163, align 4

]]></node>
<StgValue><ssdm name="B_load_163"/></StgValue>
</operation>
</state>

<state id="768" st_id="768">

<operation id="4718" st_id="768" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1958" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_163 = load i32* %A_addr_163, align 4

]]></node>
<StgValue><ssdm name="A_load_163"/></StgValue>
</operation>

<operation id="4719" st_id="768" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1963" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_163 = load i32* %B_addr_163, align 4

]]></node>
<StgValue><ssdm name="B_load_163"/></StgValue>
</operation>
</state>

<state id="769" st_id="769">

<operation id="4720" st_id="769" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_34 = mul nsw i32 %B_load_163, %A_load_163

]]></node>
<StgValue><ssdm name="tmp_11_1_34"/></StgValue>
</operation>
</state>

<state id="770" st_id="770">

<operation id="4721" st_id="770" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_34 = mul nsw i32 %B_load_163, %A_load_163

]]></node>
<StgValue><ssdm name="tmp_11_1_34"/></StgValue>
</operation>
</state>

<state id="771" st_id="771">

<operation id="4722" st_id="771" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_34 = mul nsw i32 %B_load_163, %A_load_163

]]></node>
<StgValue><ssdm name="tmp_11_1_34"/></StgValue>
</operation>
</state>

<state id="772" st_id="772">

<operation id="4723" st_id="772" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_34 = mul nsw i32 %B_load_163, %A_load_163

]]></node>
<StgValue><ssdm name="tmp_11_1_34"/></StgValue>
</operation>
</state>

<state id="773" st_id="773">

<operation id="4724" st_id="773" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7956">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_34 = mul nsw i32 %B_load_163, %A_load_163

]]></node>
<StgValue><ssdm name="tmp_11_1_34"/></StgValue>
</operation>
</state>

<state id="774" st_id="774">

<operation id="4725" st_id="774" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_34 = mul nsw i32 %B_load_163, %A_load_163

]]></node>
<StgValue><ssdm name="tmp_11_1_34"/></StgValue>
</operation>

<operation id="4726" st_id="774" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1965" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_163 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_163"/></StgValue>
</operation>
</state>

<state id="775" st_id="775">

<operation id="4727" st_id="775" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7958">
<or_exp><and_exp><literal name="tmp_7_1_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1965" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_163 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_163"/></StgValue>
</operation>

<operation id="4728" st_id="775" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7958">
<or_exp><and_exp><literal name="tmp_7_1_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_34 = add nsw i32 %C_load_163, %tmp_11_1_34

]]></node>
<StgValue><ssdm name="tmp_12_1_34"/></StgValue>
</operation>

<operation id="4729" st_id="775" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7958">
<or_exp><and_exp><literal name="tmp_7_1_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1967" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_34, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4730" st_id="775" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7958">
<or_exp><and_exp><literal name="tmp_7_1_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1968" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4731" st_id="775" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1970" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.35:0  %k_1_1_35 = add i8 %k_cast_6, 36

]]></node>
<StgValue><ssdm name="k_1_1_35"/></StgValue>
</operation>

<operation id="4732" st_id="775" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1971" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.35:1  %tmp_7_1_35 = icmp ult i8 %k_1_1_35, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_35"/></StgValue>
</operation>

<operation id="4733" st_id="775" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1972" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.35:2  br i1 %tmp_7_1_35, label %95, label %._crit_edge.1.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="776" st_id="776">

<operation id="4734" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1974" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_35_trn_cast1 = zext i8 %k_1_1_35 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_35_trn_cast1"/></StgValue>
</operation>

<operation id="4735" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1975" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_35_trn_cast = zext i8 %k_1_1_35 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_35_trn_cast"/></StgValue>
</operation>

<operation id="4736" st_id="776" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1976" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr490 = add i14 %tmp_10_1_35_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr490"/></StgValue>
</operation>

<operation id="4737" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1977" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_346 = zext i14 %p_addr490 to i64

]]></node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="4738" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1978" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_168 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_346

]]></node>
<StgValue><ssdm name="A_addr_168"/></StgValue>
</operation>

<operation id="4739" st_id="776" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1979" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_168 = load i32* %A_addr_168, align 4

]]></node>
<StgValue><ssdm name="A_load_168"/></StgValue>
</operation>

<operation id="4740" st_id="776" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1980" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr576 = mul i14 %tmp_10_1_35_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr576"/></StgValue>
</operation>

<operation id="4741" st_id="776" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1981" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr577 = add i14 %tmp_1_trn_cast, %p_addr576

]]></node>
<StgValue><ssdm name="p_addr577"/></StgValue>
</operation>

<operation id="4742" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1982" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_347 = zext i14 %p_addr577 to i64

]]></node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="4743" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1983" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_168 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_347

]]></node>
<StgValue><ssdm name="B_addr_168"/></StgValue>
</operation>

<operation id="4744" st_id="776" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_168 = load i32* %B_addr_168, align 4

]]></node>
<StgValue><ssdm name="B_load_168"/></StgValue>
</operation>
</state>

<state id="777" st_id="777">

<operation id="4745" st_id="777" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7963">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1979" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_168 = load i32* %A_addr_168, align 4

]]></node>
<StgValue><ssdm name="A_load_168"/></StgValue>
</operation>

<operation id="4746" st_id="777" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7963">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_168 = load i32* %B_addr_168, align 4

]]></node>
<StgValue><ssdm name="B_load_168"/></StgValue>
</operation>
</state>

<state id="778" st_id="778">

<operation id="4747" st_id="778" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_35 = mul nsw i32 %B_load_168, %A_load_168

]]></node>
<StgValue><ssdm name="tmp_11_1_35"/></StgValue>
</operation>
</state>

<state id="779" st_id="779">

<operation id="4748" st_id="779" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7965">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_35 = mul nsw i32 %B_load_168, %A_load_168

]]></node>
<StgValue><ssdm name="tmp_11_1_35"/></StgValue>
</operation>
</state>

<state id="780" st_id="780">

<operation id="4749" st_id="780" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_35 = mul nsw i32 %B_load_168, %A_load_168

]]></node>
<StgValue><ssdm name="tmp_11_1_35"/></StgValue>
</operation>
</state>

<state id="781" st_id="781">

<operation id="4750" st_id="781" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_35 = mul nsw i32 %B_load_168, %A_load_168

]]></node>
<StgValue><ssdm name="tmp_11_1_35"/></StgValue>
</operation>
</state>

<state id="782" st_id="782">

<operation id="4751" st_id="782" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_35 = mul nsw i32 %B_load_168, %A_load_168

]]></node>
<StgValue><ssdm name="tmp_11_1_35"/></StgValue>
</operation>
</state>

<state id="783" st_id="783">

<operation id="4752" st_id="783" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_35 = mul nsw i32 %B_load_168, %A_load_168

]]></node>
<StgValue><ssdm name="tmp_11_1_35"/></StgValue>
</operation>

<operation id="4753" st_id="783" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1986" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_168 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_168"/></StgValue>
</operation>
</state>

<state id="784" st_id="784">

<operation id="4754" st_id="784" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7970">
<or_exp><and_exp><literal name="tmp_7_1_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1986" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_168 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_168"/></StgValue>
</operation>

<operation id="4755" st_id="784" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7970">
<or_exp><and_exp><literal name="tmp_7_1_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_35 = add nsw i32 %C_load_168, %tmp_11_1_35

]]></node>
<StgValue><ssdm name="tmp_12_1_35"/></StgValue>
</operation>

<operation id="4756" st_id="784" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7970">
<or_exp><and_exp><literal name="tmp_7_1_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1988" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_35, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4757" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7970">
<or_exp><and_exp><literal name="tmp_7_1_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1989" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4758" st_id="784" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1991" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.36:0  %k_1_1_36 = add i8 %k_cast_6, 37

]]></node>
<StgValue><ssdm name="k_1_1_36"/></StgValue>
</operation>

<operation id="4759" st_id="784" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1992" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.36:1  %tmp_7_1_36 = icmp ult i8 %k_1_1_36, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_36"/></StgValue>
</operation>

<operation id="4760" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1993" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.36:2  br i1 %tmp_7_1_36, label %96, label %._crit_edge.1.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="785" st_id="785">

<operation id="4761" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_36_trn_cast1 = zext i8 %k_1_1_36 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_36_trn_cast1"/></StgValue>
</operation>

<operation id="4762" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1996" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_36_trn_cast = zext i8 %k_1_1_36 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_36_trn_cast"/></StgValue>
</operation>

<operation id="4763" st_id="785" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1997" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr487 = add i14 %tmp_10_1_36_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr487"/></StgValue>
</operation>

<operation id="4764" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1998" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_356 = zext i14 %p_addr487 to i64

]]></node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="4765" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1999" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_173 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_356

]]></node>
<StgValue><ssdm name="A_addr_173"/></StgValue>
</operation>

<operation id="4766" st_id="785" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2000" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_173 = load i32* %A_addr_173, align 4

]]></node>
<StgValue><ssdm name="A_load_173"/></StgValue>
</operation>

<operation id="4767" st_id="785" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2001" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr587 = mul i14 %tmp_10_1_36_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr587"/></StgValue>
</operation>

<operation id="4768" st_id="785" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2002" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr588 = add i14 %tmp_1_trn_cast, %p_addr587

]]></node>
<StgValue><ssdm name="p_addr588"/></StgValue>
</operation>

<operation id="4769" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2003" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_357 = zext i14 %p_addr588 to i64

]]></node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="4770" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2004" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_173 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_357

]]></node>
<StgValue><ssdm name="B_addr_173"/></StgValue>
</operation>

<operation id="4771" st_id="785" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2005" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_173 = load i32* %B_addr_173, align 4

]]></node>
<StgValue><ssdm name="B_load_173"/></StgValue>
</operation>
</state>

<state id="786" st_id="786">

<operation id="4772" st_id="786" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2000" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_173 = load i32* %A_addr_173, align 4

]]></node>
<StgValue><ssdm name="A_load_173"/></StgValue>
</operation>

<operation id="4773" st_id="786" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2005" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_173 = load i32* %B_addr_173, align 4

]]></node>
<StgValue><ssdm name="B_load_173"/></StgValue>
</operation>
</state>

<state id="787" st_id="787">

<operation id="4774" st_id="787" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_36 = mul nsw i32 %B_load_173, %A_load_173

]]></node>
<StgValue><ssdm name="tmp_11_1_36"/></StgValue>
</operation>
</state>

<state id="788" st_id="788">

<operation id="4775" st_id="788" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_36 = mul nsw i32 %B_load_173, %A_load_173

]]></node>
<StgValue><ssdm name="tmp_11_1_36"/></StgValue>
</operation>
</state>

<state id="789" st_id="789">

<operation id="4776" st_id="789" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_36 = mul nsw i32 %B_load_173, %A_load_173

]]></node>
<StgValue><ssdm name="tmp_11_1_36"/></StgValue>
</operation>
</state>

<state id="790" st_id="790">

<operation id="4777" st_id="790" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_36 = mul nsw i32 %B_load_173, %A_load_173

]]></node>
<StgValue><ssdm name="tmp_11_1_36"/></StgValue>
</operation>
</state>

<state id="791" st_id="791">

<operation id="4778" st_id="791" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7980">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_36 = mul nsw i32 %B_load_173, %A_load_173

]]></node>
<StgValue><ssdm name="tmp_11_1_36"/></StgValue>
</operation>
</state>

<state id="792" st_id="792">

<operation id="4779" st_id="792" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_36 = mul nsw i32 %B_load_173, %A_load_173

]]></node>
<StgValue><ssdm name="tmp_11_1_36"/></StgValue>
</operation>

<operation id="4780" st_id="792" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2007" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_173 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_173"/></StgValue>
</operation>
</state>

<state id="793" st_id="793">

<operation id="4781" st_id="793" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7982">
<or_exp><and_exp><literal name="tmp_7_1_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2007" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_173 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_173"/></StgValue>
</operation>

<operation id="4782" st_id="793" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7982">
<or_exp><and_exp><literal name="tmp_7_1_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_36 = add nsw i32 %C_load_173, %tmp_11_1_36

]]></node>
<StgValue><ssdm name="tmp_12_1_36"/></StgValue>
</operation>

<operation id="4783" st_id="793" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7982">
<or_exp><and_exp><literal name="tmp_7_1_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2009" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_36, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4784" st_id="793" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7982">
<or_exp><and_exp><literal name="tmp_7_1_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2010" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4785" st_id="793" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2012" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.37:0  %k_1_1_37 = add i8 %k_cast_6, 38

]]></node>
<StgValue><ssdm name="k_1_1_37"/></StgValue>
</operation>

<operation id="4786" st_id="793" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2013" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.37:1  %tmp_7_1_37 = icmp ult i8 %k_1_1_37, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_37"/></StgValue>
</operation>

<operation id="4787" st_id="793" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2014" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.37:2  br i1 %tmp_7_1_37, label %97, label %._crit_edge.1.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="794" st_id="794">

<operation id="4788" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2016" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_37_trn_cast1 = zext i8 %k_1_1_37 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_37_trn_cast1"/></StgValue>
</operation>

<operation id="4789" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2017" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_37_trn_cast = zext i8 %k_1_1_37 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_37_trn_cast"/></StgValue>
</operation>

<operation id="4790" st_id="794" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2018" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr484 = add i14 %tmp_10_1_37_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr484"/></StgValue>
</operation>

<operation id="4791" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_366 = zext i14 %p_addr484 to i64

]]></node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="4792" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2020" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_178 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_366

]]></node>
<StgValue><ssdm name="A_addr_178"/></StgValue>
</operation>

<operation id="4793" st_id="794" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2021" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_178 = load i32* %A_addr_178, align 4

]]></node>
<StgValue><ssdm name="A_load_178"/></StgValue>
</operation>

<operation id="4794" st_id="794" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2022" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr598 = mul i14 %tmp_10_1_37_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr598"/></StgValue>
</operation>

<operation id="4795" st_id="794" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2023" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr599 = add i14 %tmp_1_trn_cast, %p_addr598

]]></node>
<StgValue><ssdm name="p_addr599"/></StgValue>
</operation>

<operation id="4796" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2024" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_367 = zext i14 %p_addr599 to i64

]]></node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="4797" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2025" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_178 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_367

]]></node>
<StgValue><ssdm name="B_addr_178"/></StgValue>
</operation>

<operation id="4798" st_id="794" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2026" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_178 = load i32* %B_addr_178, align 4

]]></node>
<StgValue><ssdm name="B_load_178"/></StgValue>
</operation>
</state>

<state id="795" st_id="795">

<operation id="4799" st_id="795" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2021" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_178 = load i32* %A_addr_178, align 4

]]></node>
<StgValue><ssdm name="A_load_178"/></StgValue>
</operation>

<operation id="4800" st_id="795" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2026" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_178 = load i32* %B_addr_178, align 4

]]></node>
<StgValue><ssdm name="B_load_178"/></StgValue>
</operation>
</state>

<state id="796" st_id="796">

<operation id="4801" st_id="796" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_37 = mul nsw i32 %B_load_178, %A_load_178

]]></node>
<StgValue><ssdm name="tmp_11_1_37"/></StgValue>
</operation>
</state>

<state id="797" st_id="797">

<operation id="4802" st_id="797" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_37 = mul nsw i32 %B_load_178, %A_load_178

]]></node>
<StgValue><ssdm name="tmp_11_1_37"/></StgValue>
</operation>
</state>

<state id="798" st_id="798">

<operation id="4803" st_id="798" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_37 = mul nsw i32 %B_load_178, %A_load_178

]]></node>
<StgValue><ssdm name="tmp_11_1_37"/></StgValue>
</operation>
</state>

<state id="799" st_id="799">

<operation id="4804" st_id="799" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_37 = mul nsw i32 %B_load_178, %A_load_178

]]></node>
<StgValue><ssdm name="tmp_11_1_37"/></StgValue>
</operation>
</state>

<state id="800" st_id="800">

<operation id="4805" st_id="800" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_37 = mul nsw i32 %B_load_178, %A_load_178

]]></node>
<StgValue><ssdm name="tmp_11_1_37"/></StgValue>
</operation>
</state>

<state id="801" st_id="801">

<operation id="4806" st_id="801" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_37 = mul nsw i32 %B_load_178, %A_load_178

]]></node>
<StgValue><ssdm name="tmp_11_1_37"/></StgValue>
</operation>

<operation id="4807" st_id="801" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2028" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_178 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_178"/></StgValue>
</operation>
</state>

<state id="802" st_id="802">

<operation id="4808" st_id="802" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7994">
<or_exp><and_exp><literal name="tmp_7_1_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2028" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_178 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_178"/></StgValue>
</operation>

<operation id="4809" st_id="802" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7994">
<or_exp><and_exp><literal name="tmp_7_1_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_37 = add nsw i32 %C_load_178, %tmp_11_1_37

]]></node>
<StgValue><ssdm name="tmp_12_1_37"/></StgValue>
</operation>

<operation id="4810" st_id="802" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7994">
<or_exp><and_exp><literal name="tmp_7_1_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2030" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_37, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4811" st_id="802" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7994">
<or_exp><and_exp><literal name="tmp_7_1_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2031" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4812" st_id="802" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2033" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.38:0  %k_1_1_38 = add i8 %k_cast_6, 39

]]></node>
<StgValue><ssdm name="k_1_1_38"/></StgValue>
</operation>

<operation id="4813" st_id="802" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2034" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.38:1  %tmp_7_1_38 = icmp ult i8 %k_1_1_38, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_38"/></StgValue>
</operation>

<operation id="4814" st_id="802" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2035" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.38:2  br i1 %tmp_7_1_38, label %98, label %._crit_edge.1.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="803" st_id="803">

<operation id="4815" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2037" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_38_trn_cast1 = zext i8 %k_1_1_38 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_38_trn_cast1"/></StgValue>
</operation>

<operation id="4816" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2038" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_38_trn_cast = zext i8 %k_1_1_38 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_38_trn_cast"/></StgValue>
</operation>

<operation id="4817" st_id="803" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2039" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr481 = add i14 %tmp_10_1_38_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr481"/></StgValue>
</operation>

<operation id="4818" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2040" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_376 = zext i14 %p_addr481 to i64

]]></node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="4819" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2041" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_183 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_376

]]></node>
<StgValue><ssdm name="A_addr_183"/></StgValue>
</operation>

<operation id="4820" st_id="803" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2042" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_183 = load i32* %A_addr_183, align 4

]]></node>
<StgValue><ssdm name="A_load_183"/></StgValue>
</operation>

<operation id="4821" st_id="803" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2043" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr614 = mul i14 %tmp_10_1_38_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr614"/></StgValue>
</operation>

<operation id="4822" st_id="803" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2044" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr615 = add i14 %tmp_1_trn_cast, %p_addr614

]]></node>
<StgValue><ssdm name="p_addr615"/></StgValue>
</operation>

<operation id="4823" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2045" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_377 = zext i14 %p_addr615 to i64

]]></node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="4824" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2046" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_183 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_377

]]></node>
<StgValue><ssdm name="B_addr_183"/></StgValue>
</operation>

<operation id="4825" st_id="803" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2047" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_183 = load i32* %B_addr_183, align 4

]]></node>
<StgValue><ssdm name="B_load_183"/></StgValue>
</operation>
</state>

<state id="804" st_id="804">

<operation id="4826" st_id="804" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2042" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_183 = load i32* %A_addr_183, align 4

]]></node>
<StgValue><ssdm name="A_load_183"/></StgValue>
</operation>

<operation id="4827" st_id="804" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2047" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_183 = load i32* %B_addr_183, align 4

]]></node>
<StgValue><ssdm name="B_load_183"/></StgValue>
</operation>
</state>

<state id="805" st_id="805">

<operation id="4828" st_id="805" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_38 = mul nsw i32 %B_load_183, %A_load_183

]]></node>
<StgValue><ssdm name="tmp_11_1_38"/></StgValue>
</operation>
</state>

<state id="806" st_id="806">

<operation id="4829" st_id="806" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_38 = mul nsw i32 %B_load_183, %A_load_183

]]></node>
<StgValue><ssdm name="tmp_11_1_38"/></StgValue>
</operation>
</state>

<state id="807" st_id="807">

<operation id="4830" st_id="807" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_38 = mul nsw i32 %B_load_183, %A_load_183

]]></node>
<StgValue><ssdm name="tmp_11_1_38"/></StgValue>
</operation>
</state>

<state id="808" st_id="808">

<operation id="4831" st_id="808" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_38 = mul nsw i32 %B_load_183, %A_load_183

]]></node>
<StgValue><ssdm name="tmp_11_1_38"/></StgValue>
</operation>
</state>

<state id="809" st_id="809">

<operation id="4832" st_id="809" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_38 = mul nsw i32 %B_load_183, %A_load_183

]]></node>
<StgValue><ssdm name="tmp_11_1_38"/></StgValue>
</operation>
</state>

<state id="810" st_id="810">

<operation id="4833" st_id="810" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_38 = mul nsw i32 %B_load_183, %A_load_183

]]></node>
<StgValue><ssdm name="tmp_11_1_38"/></StgValue>
</operation>

<operation id="4834" st_id="810" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2049" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_183 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_183"/></StgValue>
</operation>
</state>

<state id="811" st_id="811">

<operation id="4835" st_id="811" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8006">
<or_exp><and_exp><literal name="tmp_7_1_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2049" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_183 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_183"/></StgValue>
</operation>

<operation id="4836" st_id="811" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8006">
<or_exp><and_exp><literal name="tmp_7_1_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_38 = add nsw i32 %C_load_183, %tmp_11_1_38

]]></node>
<StgValue><ssdm name="tmp_12_1_38"/></StgValue>
</operation>

<operation id="4837" st_id="811" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8006">
<or_exp><and_exp><literal name="tmp_7_1_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2051" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_38, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4838" st_id="811" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8006">
<or_exp><and_exp><literal name="tmp_7_1_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2052" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4839" st_id="811" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2054" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.39:0  %k_1_1_39 = add i8 %k_cast_6, 40

]]></node>
<StgValue><ssdm name="k_1_1_39"/></StgValue>
</operation>

<operation id="4840" st_id="811" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2055" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.39:1  %tmp_7_1_39 = icmp ult i8 %k_1_1_39, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_39"/></StgValue>
</operation>

<operation id="4841" st_id="811" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2056" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.39:2  br i1 %tmp_7_1_39, label %99, label %._crit_edge.1.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="812" st_id="812">

<operation id="4842" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2058" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_39_trn_cast1 = zext i8 %k_1_1_39 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_39_trn_cast1"/></StgValue>
</operation>

<operation id="4843" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2059" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_39_trn_cast = zext i8 %k_1_1_39 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_39_trn_cast"/></StgValue>
</operation>

<operation id="4844" st_id="812" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2060" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr478 = add i14 %tmp_10_1_39_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr478"/></StgValue>
</operation>

<operation id="4845" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2061" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_386 = zext i14 %p_addr478 to i64

]]></node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="4846" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2062" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_188 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_386

]]></node>
<StgValue><ssdm name="A_addr_188"/></StgValue>
</operation>

<operation id="4847" st_id="812" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2063" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_188 = load i32* %A_addr_188, align 4

]]></node>
<StgValue><ssdm name="A_load_188"/></StgValue>
</operation>

<operation id="4848" st_id="812" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2064" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr626 = mul i14 %tmp_10_1_39_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr626"/></StgValue>
</operation>

<operation id="4849" st_id="812" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2065" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr627 = add i14 %tmp_1_trn_cast, %p_addr626

]]></node>
<StgValue><ssdm name="p_addr627"/></StgValue>
</operation>

<operation id="4850" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2066" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_387 = zext i14 %p_addr627 to i64

]]></node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="4851" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2067" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_188 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_387

]]></node>
<StgValue><ssdm name="B_addr_188"/></StgValue>
</operation>

<operation id="4852" st_id="812" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2068" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_188 = load i32* %B_addr_188, align 4

]]></node>
<StgValue><ssdm name="B_load_188"/></StgValue>
</operation>
</state>

<state id="813" st_id="813">

<operation id="4853" st_id="813" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2063" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_188 = load i32* %A_addr_188, align 4

]]></node>
<StgValue><ssdm name="A_load_188"/></StgValue>
</operation>

<operation id="4854" st_id="813" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2068" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_188 = load i32* %B_addr_188, align 4

]]></node>
<StgValue><ssdm name="B_load_188"/></StgValue>
</operation>
</state>

<state id="814" st_id="814">

<operation id="4855" st_id="814" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_39 = mul nsw i32 %B_load_188, %A_load_188

]]></node>
<StgValue><ssdm name="tmp_11_1_39"/></StgValue>
</operation>
</state>

<state id="815" st_id="815">

<operation id="4856" st_id="815" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_39 = mul nsw i32 %B_load_188, %A_load_188

]]></node>
<StgValue><ssdm name="tmp_11_1_39"/></StgValue>
</operation>
</state>

<state id="816" st_id="816">

<operation id="4857" st_id="816" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_39 = mul nsw i32 %B_load_188, %A_load_188

]]></node>
<StgValue><ssdm name="tmp_11_1_39"/></StgValue>
</operation>
</state>

<state id="817" st_id="817">

<operation id="4858" st_id="817" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_39 = mul nsw i32 %B_load_188, %A_load_188

]]></node>
<StgValue><ssdm name="tmp_11_1_39"/></StgValue>
</operation>
</state>

<state id="818" st_id="818">

<operation id="4859" st_id="818" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_39 = mul nsw i32 %B_load_188, %A_load_188

]]></node>
<StgValue><ssdm name="tmp_11_1_39"/></StgValue>
</operation>
</state>

<state id="819" st_id="819">

<operation id="4860" st_id="819" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_39 = mul nsw i32 %B_load_188, %A_load_188

]]></node>
<StgValue><ssdm name="tmp_11_1_39"/></StgValue>
</operation>

<operation id="4861" st_id="819" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2070" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_188 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_188"/></StgValue>
</operation>
</state>

<state id="820" st_id="820">

<operation id="4862" st_id="820" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8018">
<or_exp><and_exp><literal name="tmp_7_1_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2070" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_188 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_188"/></StgValue>
</operation>

<operation id="4863" st_id="820" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8018">
<or_exp><and_exp><literal name="tmp_7_1_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_39 = add nsw i32 %C_load_188, %tmp_11_1_39

]]></node>
<StgValue><ssdm name="tmp_12_1_39"/></StgValue>
</operation>

<operation id="4864" st_id="820" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8018">
<or_exp><and_exp><literal name="tmp_7_1_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2072" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_39, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4865" st_id="820" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8018">
<or_exp><and_exp><literal name="tmp_7_1_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2073" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4866" st_id="820" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2075" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.40:0  %k_1_1_40 = add i8 %k_cast_6, 41

]]></node>
<StgValue><ssdm name="k_1_1_40"/></StgValue>
</operation>

<operation id="4867" st_id="820" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2076" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.40:1  %tmp_7_1_40 = icmp ult i8 %k_1_1_40, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_40"/></StgValue>
</operation>

<operation id="4868" st_id="820" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2077" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.40:2  br i1 %tmp_7_1_40, label %100, label %._crit_edge.1.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="821" st_id="821">

<operation id="4869" st_id="821" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2079" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_40_trn_cast1 = zext i8 %k_1_1_40 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_40_trn_cast1"/></StgValue>
</operation>

<operation id="4870" st_id="821" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2080" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_40_trn_cast = zext i8 %k_1_1_40 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_40_trn_cast"/></StgValue>
</operation>

<operation id="4871" st_id="821" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2081" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr475 = add i14 %tmp_10_1_40_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr475"/></StgValue>
</operation>

<operation id="4872" st_id="821" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2082" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_396 = zext i14 %p_addr475 to i64

]]></node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="4873" st_id="821" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2083" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_193 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_396

]]></node>
<StgValue><ssdm name="A_addr_193"/></StgValue>
</operation>

<operation id="4874" st_id="821" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2084" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_193 = load i32* %A_addr_193, align 4

]]></node>
<StgValue><ssdm name="A_load_193"/></StgValue>
</operation>

<operation id="4875" st_id="821" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2085" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr636 = mul i14 %tmp_10_1_40_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr636"/></StgValue>
</operation>

<operation id="4876" st_id="821" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2086" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr637 = add i14 %tmp_1_trn_cast, %p_addr636

]]></node>
<StgValue><ssdm name="p_addr637"/></StgValue>
</operation>

<operation id="4877" st_id="821" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2087" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_397 = zext i14 %p_addr637 to i64

]]></node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="4878" st_id="821" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2088" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_193 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_397

]]></node>
<StgValue><ssdm name="B_addr_193"/></StgValue>
</operation>

<operation id="4879" st_id="821" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2089" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_193 = load i32* %B_addr_193, align 4

]]></node>
<StgValue><ssdm name="B_load_193"/></StgValue>
</operation>
</state>

<state id="822" st_id="822">

<operation id="4880" st_id="822" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8023">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2084" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_193 = load i32* %A_addr_193, align 4

]]></node>
<StgValue><ssdm name="A_load_193"/></StgValue>
</operation>

<operation id="4881" st_id="822" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8023">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2089" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_193 = load i32* %B_addr_193, align 4

]]></node>
<StgValue><ssdm name="B_load_193"/></StgValue>
</operation>
</state>

<state id="823" st_id="823">

<operation id="4882" st_id="823" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_40 = mul nsw i32 %B_load_193, %A_load_193

]]></node>
<StgValue><ssdm name="tmp_11_1_40"/></StgValue>
</operation>
</state>

<state id="824" st_id="824">

<operation id="4883" st_id="824" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8025">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_40 = mul nsw i32 %B_load_193, %A_load_193

]]></node>
<StgValue><ssdm name="tmp_11_1_40"/></StgValue>
</operation>
</state>

<state id="825" st_id="825">

<operation id="4884" st_id="825" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_40 = mul nsw i32 %B_load_193, %A_load_193

]]></node>
<StgValue><ssdm name="tmp_11_1_40"/></StgValue>
</operation>
</state>

<state id="826" st_id="826">

<operation id="4885" st_id="826" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_40 = mul nsw i32 %B_load_193, %A_load_193

]]></node>
<StgValue><ssdm name="tmp_11_1_40"/></StgValue>
</operation>
</state>

<state id="827" st_id="827">

<operation id="4886" st_id="827" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8028">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_40 = mul nsw i32 %B_load_193, %A_load_193

]]></node>
<StgValue><ssdm name="tmp_11_1_40"/></StgValue>
</operation>
</state>

<state id="828" st_id="828">

<operation id="4887" st_id="828" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8029">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_40 = mul nsw i32 %B_load_193, %A_load_193

]]></node>
<StgValue><ssdm name="tmp_11_1_40"/></StgValue>
</operation>

<operation id="4888" st_id="828" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8029">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2091" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_193 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_193"/></StgValue>
</operation>
</state>

<state id="829" st_id="829">

<operation id="4889" st_id="829" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8030">
<or_exp><and_exp><literal name="tmp_7_1_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2091" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_193 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_193"/></StgValue>
</operation>

<operation id="4890" st_id="829" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8030">
<or_exp><and_exp><literal name="tmp_7_1_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_40 = add nsw i32 %C_load_193, %tmp_11_1_40

]]></node>
<StgValue><ssdm name="tmp_12_1_40"/></StgValue>
</operation>

<operation id="4891" st_id="829" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8030">
<or_exp><and_exp><literal name="tmp_7_1_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2093" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_40, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4892" st_id="829" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8030">
<or_exp><and_exp><literal name="tmp_7_1_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2094" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4893" st_id="829" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2096" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.41:0  %k_1_1_41 = add i8 %k_cast_6, 42

]]></node>
<StgValue><ssdm name="k_1_1_41"/></StgValue>
</operation>

<operation id="4894" st_id="829" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2097" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.41:1  %tmp_7_1_41 = icmp ult i8 %k_1_1_41, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_41"/></StgValue>
</operation>

<operation id="4895" st_id="829" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2098" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.41:2  br i1 %tmp_7_1_41, label %101, label %._crit_edge.1.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="830" st_id="830">

<operation id="4896" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2100" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_41_trn_cast1 = zext i8 %k_1_1_41 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_41_trn_cast1"/></StgValue>
</operation>

<operation id="4897" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2101" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_41_trn_cast = zext i8 %k_1_1_41 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_41_trn_cast"/></StgValue>
</operation>

<operation id="4898" st_id="830" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2102" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr472 = add i14 %tmp_10_1_41_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr472"/></StgValue>
</operation>

<operation id="4899" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2103" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_406 = zext i14 %p_addr472 to i64

]]></node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="4900" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2104" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_198 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_406

]]></node>
<StgValue><ssdm name="A_addr_198"/></StgValue>
</operation>

<operation id="4901" st_id="830" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2105" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_198 = load i32* %A_addr_198, align 4

]]></node>
<StgValue><ssdm name="A_load_198"/></StgValue>
</operation>

<operation id="4902" st_id="830" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2106" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr646 = mul i14 %tmp_10_1_41_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr646"/></StgValue>
</operation>

<operation id="4903" st_id="830" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr647 = add i14 %tmp_1_trn_cast, %p_addr646

]]></node>
<StgValue><ssdm name="p_addr647"/></StgValue>
</operation>

<operation id="4904" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2108" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_407 = zext i14 %p_addr647 to i64

]]></node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="4905" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2109" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_198 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_407

]]></node>
<StgValue><ssdm name="B_addr_198"/></StgValue>
</operation>

<operation id="4906" st_id="830" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2110" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_198 = load i32* %B_addr_198, align 4

]]></node>
<StgValue><ssdm name="B_load_198"/></StgValue>
</operation>
</state>

<state id="831" st_id="831">

<operation id="4907" st_id="831" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2105" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_198 = load i32* %A_addr_198, align 4

]]></node>
<StgValue><ssdm name="A_load_198"/></StgValue>
</operation>

<operation id="4908" st_id="831" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2110" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_198 = load i32* %B_addr_198, align 4

]]></node>
<StgValue><ssdm name="B_load_198"/></StgValue>
</operation>
</state>

<state id="832" st_id="832">

<operation id="4909" st_id="832" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_41 = mul nsw i32 %B_load_198, %A_load_198

]]></node>
<StgValue><ssdm name="tmp_11_1_41"/></StgValue>
</operation>
</state>

<state id="833" st_id="833">

<operation id="4910" st_id="833" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_41 = mul nsw i32 %B_load_198, %A_load_198

]]></node>
<StgValue><ssdm name="tmp_11_1_41"/></StgValue>
</operation>
</state>

<state id="834" st_id="834">

<operation id="4911" st_id="834" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_41 = mul nsw i32 %B_load_198, %A_load_198

]]></node>
<StgValue><ssdm name="tmp_11_1_41"/></StgValue>
</operation>
</state>

<state id="835" st_id="835">

<operation id="4912" st_id="835" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8039">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_41 = mul nsw i32 %B_load_198, %A_load_198

]]></node>
<StgValue><ssdm name="tmp_11_1_41"/></StgValue>
</operation>
</state>

<state id="836" st_id="836">

<operation id="4913" st_id="836" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_41 = mul nsw i32 %B_load_198, %A_load_198

]]></node>
<StgValue><ssdm name="tmp_11_1_41"/></StgValue>
</operation>
</state>

<state id="837" st_id="837">

<operation id="4914" st_id="837" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_41 = mul nsw i32 %B_load_198, %A_load_198

]]></node>
<StgValue><ssdm name="tmp_11_1_41"/></StgValue>
</operation>

<operation id="4915" st_id="837" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2112" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_198 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_198"/></StgValue>
</operation>
</state>

<state id="838" st_id="838">

<operation id="4916" st_id="838" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8042">
<or_exp><and_exp><literal name="tmp_7_1_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2112" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_198 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_198"/></StgValue>
</operation>

<operation id="4917" st_id="838" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8042">
<or_exp><and_exp><literal name="tmp_7_1_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_41 = add nsw i32 %C_load_198, %tmp_11_1_41

]]></node>
<StgValue><ssdm name="tmp_12_1_41"/></StgValue>
</operation>

<operation id="4918" st_id="838" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8042">
<or_exp><and_exp><literal name="tmp_7_1_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2114" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_41, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4919" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8042">
<or_exp><and_exp><literal name="tmp_7_1_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2115" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4920" st_id="838" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.42:0  %k_1_1_42 = add i8 %k_cast_6, 43

]]></node>
<StgValue><ssdm name="k_1_1_42"/></StgValue>
</operation>

<operation id="4921" st_id="838" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2118" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.42:1  %tmp_7_1_42 = icmp ult i8 %k_1_1_42, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_42"/></StgValue>
</operation>

<operation id="4922" st_id="838" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.42:2  br i1 %tmp_7_1_42, label %102, label %._crit_edge.1.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="839" st_id="839">

<operation id="4923" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2121" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_42_trn_cast1 = zext i8 %k_1_1_42 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_42_trn_cast1"/></StgValue>
</operation>

<operation id="4924" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2122" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_42_trn_cast = zext i8 %k_1_1_42 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_42_trn_cast"/></StgValue>
</operation>

<operation id="4925" st_id="839" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2123" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr469 = add i14 %tmp_10_1_42_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr469"/></StgValue>
</operation>

<operation id="4926" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2124" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_416 = zext i14 %p_addr469 to i64

]]></node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="4927" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2125" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_203 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_416

]]></node>
<StgValue><ssdm name="A_addr_203"/></StgValue>
</operation>

<operation id="4928" st_id="839" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2126" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_203 = load i32* %A_addr_203, align 4

]]></node>
<StgValue><ssdm name="A_load_203"/></StgValue>
</operation>

<operation id="4929" st_id="839" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr656 = mul i14 %tmp_10_1_42_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr656"/></StgValue>
</operation>

<operation id="4930" st_id="839" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr657 = add i14 %tmp_1_trn_cast, %p_addr656

]]></node>
<StgValue><ssdm name="p_addr657"/></StgValue>
</operation>

<operation id="4931" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2129" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_417 = zext i14 %p_addr657 to i64

]]></node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="4932" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2130" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_203 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_417

]]></node>
<StgValue><ssdm name="B_addr_203"/></StgValue>
</operation>

<operation id="4933" st_id="839" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2131" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_203 = load i32* %B_addr_203, align 4

]]></node>
<StgValue><ssdm name="B_load_203"/></StgValue>
</operation>
</state>

<state id="840" st_id="840">

<operation id="4934" st_id="840" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2126" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_203 = load i32* %A_addr_203, align 4

]]></node>
<StgValue><ssdm name="A_load_203"/></StgValue>
</operation>

<operation id="4935" st_id="840" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2131" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_203 = load i32* %B_addr_203, align 4

]]></node>
<StgValue><ssdm name="B_load_203"/></StgValue>
</operation>
</state>

<state id="841" st_id="841">

<operation id="4936" st_id="841" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_42 = mul nsw i32 %B_load_203, %A_load_203

]]></node>
<StgValue><ssdm name="tmp_11_1_42"/></StgValue>
</operation>
</state>

<state id="842" st_id="842">

<operation id="4937" st_id="842" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_42 = mul nsw i32 %B_load_203, %A_load_203

]]></node>
<StgValue><ssdm name="tmp_11_1_42"/></StgValue>
</operation>
</state>

<state id="843" st_id="843">

<operation id="4938" st_id="843" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_42 = mul nsw i32 %B_load_203, %A_load_203

]]></node>
<StgValue><ssdm name="tmp_11_1_42"/></StgValue>
</operation>
</state>

<state id="844" st_id="844">

<operation id="4939" st_id="844" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_42 = mul nsw i32 %B_load_203, %A_load_203

]]></node>
<StgValue><ssdm name="tmp_11_1_42"/></StgValue>
</operation>
</state>

<state id="845" st_id="845">

<operation id="4940" st_id="845" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_42 = mul nsw i32 %B_load_203, %A_load_203

]]></node>
<StgValue><ssdm name="tmp_11_1_42"/></StgValue>
</operation>
</state>

<state id="846" st_id="846">

<operation id="4941" st_id="846" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_42 = mul nsw i32 %B_load_203, %A_load_203

]]></node>
<StgValue><ssdm name="tmp_11_1_42"/></StgValue>
</operation>

<operation id="4942" st_id="846" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8053">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2133" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_203 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_203"/></StgValue>
</operation>
</state>

<state id="847" st_id="847">

<operation id="4943" st_id="847" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8054">
<or_exp><and_exp><literal name="tmp_7_1_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2133" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_203 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_203"/></StgValue>
</operation>

<operation id="4944" st_id="847" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8054">
<or_exp><and_exp><literal name="tmp_7_1_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_42 = add nsw i32 %C_load_203, %tmp_11_1_42

]]></node>
<StgValue><ssdm name="tmp_12_1_42"/></StgValue>
</operation>

<operation id="4945" st_id="847" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8054">
<or_exp><and_exp><literal name="tmp_7_1_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2135" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_42, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4946" st_id="847" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8054">
<or_exp><and_exp><literal name="tmp_7_1_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2136" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4947" st_id="847" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.43:0  %k_1_1_43 = add i8 %k_cast_6, 44

]]></node>
<StgValue><ssdm name="k_1_1_43"/></StgValue>
</operation>

<operation id="4948" st_id="847" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2139" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.43:1  %tmp_7_1_43 = icmp ult i8 %k_1_1_43, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_43"/></StgValue>
</operation>

<operation id="4949" st_id="847" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.43:2  br i1 %tmp_7_1_43, label %103, label %._crit_edge.1.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="848" st_id="848">

<operation id="4950" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2142" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_43_trn_cast1 = zext i8 %k_1_1_43 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_43_trn_cast1"/></StgValue>
</operation>

<operation id="4951" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2143" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_43_trn_cast = zext i8 %k_1_1_43 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_43_trn_cast"/></StgValue>
</operation>

<operation id="4952" st_id="848" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2144" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr466 = add i14 %tmp_10_1_43_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr466"/></StgValue>
</operation>

<operation id="4953" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2145" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_426 = zext i14 %p_addr466 to i64

]]></node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="4954" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2146" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_208 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_426

]]></node>
<StgValue><ssdm name="A_addr_208"/></StgValue>
</operation>

<operation id="4955" st_id="848" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2147" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_208 = load i32* %A_addr_208, align 4

]]></node>
<StgValue><ssdm name="A_load_208"/></StgValue>
</operation>

<operation id="4956" st_id="848" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr666 = mul i14 %tmp_10_1_43_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr666"/></StgValue>
</operation>

<operation id="4957" st_id="848" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2149" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr667 = add i14 %tmp_1_trn_cast, %p_addr666

]]></node>
<StgValue><ssdm name="p_addr667"/></StgValue>
</operation>

<operation id="4958" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2150" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_427 = zext i14 %p_addr667 to i64

]]></node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="4959" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2151" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_208 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_427

]]></node>
<StgValue><ssdm name="B_addr_208"/></StgValue>
</operation>

<operation id="4960" st_id="848" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2152" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_208 = load i32* %B_addr_208, align 4

]]></node>
<StgValue><ssdm name="B_load_208"/></StgValue>
</operation>
</state>

<state id="849" st_id="849">

<operation id="4961" st_id="849" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2147" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_208 = load i32* %A_addr_208, align 4

]]></node>
<StgValue><ssdm name="A_load_208"/></StgValue>
</operation>

<operation id="4962" st_id="849" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2152" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_208 = load i32* %B_addr_208, align 4

]]></node>
<StgValue><ssdm name="B_load_208"/></StgValue>
</operation>
</state>

<state id="850" st_id="850">

<operation id="4963" st_id="850" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_43 = mul nsw i32 %B_load_208, %A_load_208

]]></node>
<StgValue><ssdm name="tmp_11_1_43"/></StgValue>
</operation>
</state>

<state id="851" st_id="851">

<operation id="4964" st_id="851" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_43 = mul nsw i32 %B_load_208, %A_load_208

]]></node>
<StgValue><ssdm name="tmp_11_1_43"/></StgValue>
</operation>
</state>

<state id="852" st_id="852">

<operation id="4965" st_id="852" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_43 = mul nsw i32 %B_load_208, %A_load_208

]]></node>
<StgValue><ssdm name="tmp_11_1_43"/></StgValue>
</operation>
</state>

<state id="853" st_id="853">

<operation id="4966" st_id="853" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_43 = mul nsw i32 %B_load_208, %A_load_208

]]></node>
<StgValue><ssdm name="tmp_11_1_43"/></StgValue>
</operation>
</state>

<state id="854" st_id="854">

<operation id="4967" st_id="854" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_43 = mul nsw i32 %B_load_208, %A_load_208

]]></node>
<StgValue><ssdm name="tmp_11_1_43"/></StgValue>
</operation>
</state>

<state id="855" st_id="855">

<operation id="4968" st_id="855" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_43 = mul nsw i32 %B_load_208, %A_load_208

]]></node>
<StgValue><ssdm name="tmp_11_1_43"/></StgValue>
</operation>

<operation id="4969" st_id="855" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2154" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_208 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_208"/></StgValue>
</operation>
</state>

<state id="856" st_id="856">

<operation id="4970" st_id="856" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8066">
<or_exp><and_exp><literal name="tmp_7_1_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2154" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_208 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_208"/></StgValue>
</operation>

<operation id="4971" st_id="856" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8066">
<or_exp><and_exp><literal name="tmp_7_1_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_43 = add nsw i32 %C_load_208, %tmp_11_1_43

]]></node>
<StgValue><ssdm name="tmp_12_1_43"/></StgValue>
</operation>

<operation id="4972" st_id="856" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8066">
<or_exp><and_exp><literal name="tmp_7_1_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2156" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_43, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4973" st_id="856" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8066">
<or_exp><and_exp><literal name="tmp_7_1_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2157" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4974" st_id="856" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.44:0  %k_1_1_44 = add i8 %k_cast_6, 45

]]></node>
<StgValue><ssdm name="k_1_1_44"/></StgValue>
</operation>

<operation id="4975" st_id="856" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.44:1  %tmp_7_1_44 = icmp ult i8 %k_1_1_44, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_44"/></StgValue>
</operation>

<operation id="4976" st_id="856" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.44:2  br i1 %tmp_7_1_44, label %104, label %._crit_edge.1.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="857" st_id="857">

<operation id="4977" st_id="857" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2163" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_44_trn_cast1 = zext i8 %k_1_1_44 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_44_trn_cast1"/></StgValue>
</operation>

<operation id="4978" st_id="857" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2164" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_44_trn_cast = zext i8 %k_1_1_44 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_44_trn_cast"/></StgValue>
</operation>

<operation id="4979" st_id="857" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2165" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr463 = add i14 %tmp_10_1_44_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr463"/></StgValue>
</operation>

<operation id="4980" st_id="857" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2166" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_436 = zext i14 %p_addr463 to i64

]]></node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="4981" st_id="857" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2167" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_213 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_436

]]></node>
<StgValue><ssdm name="A_addr_213"/></StgValue>
</operation>

<operation id="4982" st_id="857" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2168" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_213 = load i32* %A_addr_213, align 4

]]></node>
<StgValue><ssdm name="A_load_213"/></StgValue>
</operation>

<operation id="4983" st_id="857" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr676 = mul i14 %tmp_10_1_44_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr676"/></StgValue>
</operation>

<operation id="4984" st_id="857" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2170" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr677 = add i14 %tmp_1_trn_cast, %p_addr676

]]></node>
<StgValue><ssdm name="p_addr677"/></StgValue>
</operation>

<operation id="4985" st_id="857" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2171" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_437 = zext i14 %p_addr677 to i64

]]></node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="4986" st_id="857" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2172" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_213 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_437

]]></node>
<StgValue><ssdm name="B_addr_213"/></StgValue>
</operation>

<operation id="4987" st_id="857" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2173" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_213 = load i32* %B_addr_213, align 4

]]></node>
<StgValue><ssdm name="B_load_213"/></StgValue>
</operation>
</state>

<state id="858" st_id="858">

<operation id="4988" st_id="858" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2168" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_213 = load i32* %A_addr_213, align 4

]]></node>
<StgValue><ssdm name="A_load_213"/></StgValue>
</operation>

<operation id="4989" st_id="858" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2173" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_213 = load i32* %B_addr_213, align 4

]]></node>
<StgValue><ssdm name="B_load_213"/></StgValue>
</operation>
</state>

<state id="859" st_id="859">

<operation id="4990" st_id="859" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_44 = mul nsw i32 %B_load_213, %A_load_213

]]></node>
<StgValue><ssdm name="tmp_11_1_44"/></StgValue>
</operation>
</state>

<state id="860" st_id="860">

<operation id="4991" st_id="860" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_44 = mul nsw i32 %B_load_213, %A_load_213

]]></node>
<StgValue><ssdm name="tmp_11_1_44"/></StgValue>
</operation>
</state>

<state id="861" st_id="861">

<operation id="4992" st_id="861" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8074">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_44 = mul nsw i32 %B_load_213, %A_load_213

]]></node>
<StgValue><ssdm name="tmp_11_1_44"/></StgValue>
</operation>
</state>

<state id="862" st_id="862">

<operation id="4993" st_id="862" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8075">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_44 = mul nsw i32 %B_load_213, %A_load_213

]]></node>
<StgValue><ssdm name="tmp_11_1_44"/></StgValue>
</operation>
</state>

<state id="863" st_id="863">

<operation id="4994" st_id="863" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_44 = mul nsw i32 %B_load_213, %A_load_213

]]></node>
<StgValue><ssdm name="tmp_11_1_44"/></StgValue>
</operation>
</state>

<state id="864" st_id="864">

<operation id="4995" st_id="864" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_44 = mul nsw i32 %B_load_213, %A_load_213

]]></node>
<StgValue><ssdm name="tmp_11_1_44"/></StgValue>
</operation>

<operation id="4996" st_id="864" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2175" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_213 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_213"/></StgValue>
</operation>
</state>

<state id="865" st_id="865">

<operation id="4997" st_id="865" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8078">
<or_exp><and_exp><literal name="tmp_7_1_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2175" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_213 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_213"/></StgValue>
</operation>

<operation id="4998" st_id="865" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8078">
<or_exp><and_exp><literal name="tmp_7_1_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_44 = add nsw i32 %C_load_213, %tmp_11_1_44

]]></node>
<StgValue><ssdm name="tmp_12_1_44"/></StgValue>
</operation>

<operation id="4999" st_id="865" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8078">
<or_exp><and_exp><literal name="tmp_7_1_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2177" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_44, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5000" st_id="865" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8078">
<or_exp><and_exp><literal name="tmp_7_1_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2178" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5001" st_id="865" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.45:0  %k_1_1_45 = add i8 %k_cast_6, 46

]]></node>
<StgValue><ssdm name="k_1_1_45"/></StgValue>
</operation>

<operation id="5002" st_id="865" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2181" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.45:1  %tmp_7_1_45 = icmp ult i8 %k_1_1_45, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_45"/></StgValue>
</operation>

<operation id="5003" st_id="865" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.45:2  br i1 %tmp_7_1_45, label %105, label %._crit_edge.1.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="866" st_id="866">

<operation id="5004" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2184" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_45_trn_cast1 = zext i8 %k_1_1_45 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_45_trn_cast1"/></StgValue>
</operation>

<operation id="5005" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2185" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_45_trn_cast = zext i8 %k_1_1_45 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_45_trn_cast"/></StgValue>
</operation>

<operation id="5006" st_id="866" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2186" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr460 = add i14 %tmp_10_1_45_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr460"/></StgValue>
</operation>

<operation id="5007" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2187" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_446 = zext i14 %p_addr460 to i64

]]></node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="5008" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2188" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_218 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_446

]]></node>
<StgValue><ssdm name="A_addr_218"/></StgValue>
</operation>

<operation id="5009" st_id="866" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2189" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_218 = load i32* %A_addr_218, align 4

]]></node>
<StgValue><ssdm name="A_load_218"/></StgValue>
</operation>

<operation id="5010" st_id="866" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2190" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr686 = mul i14 %tmp_10_1_45_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr686"/></StgValue>
</operation>

<operation id="5011" st_id="866" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2191" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr687 = add i14 %tmp_1_trn_cast, %p_addr686

]]></node>
<StgValue><ssdm name="p_addr687"/></StgValue>
</operation>

<operation id="5012" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2192" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_447 = zext i14 %p_addr687 to i64

]]></node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="5013" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2193" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_218 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_447

]]></node>
<StgValue><ssdm name="B_addr_218"/></StgValue>
</operation>

<operation id="5014" st_id="866" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2194" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_218 = load i32* %B_addr_218, align 4

]]></node>
<StgValue><ssdm name="B_load_218"/></StgValue>
</operation>
</state>

<state id="867" st_id="867">

<operation id="5015" st_id="867" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2189" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_218 = load i32* %A_addr_218, align 4

]]></node>
<StgValue><ssdm name="A_load_218"/></StgValue>
</operation>

<operation id="5016" st_id="867" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2194" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_218 = load i32* %B_addr_218, align 4

]]></node>
<StgValue><ssdm name="B_load_218"/></StgValue>
</operation>
</state>

<state id="868" st_id="868">

<operation id="5017" st_id="868" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_45 = mul nsw i32 %B_load_218, %A_load_218

]]></node>
<StgValue><ssdm name="tmp_11_1_45"/></StgValue>
</operation>
</state>

<state id="869" st_id="869">

<operation id="5018" st_id="869" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8085">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_45 = mul nsw i32 %B_load_218, %A_load_218

]]></node>
<StgValue><ssdm name="tmp_11_1_45"/></StgValue>
</operation>
</state>

<state id="870" st_id="870">

<operation id="5019" st_id="870" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_45 = mul nsw i32 %B_load_218, %A_load_218

]]></node>
<StgValue><ssdm name="tmp_11_1_45"/></StgValue>
</operation>
</state>

<state id="871" st_id="871">

<operation id="5020" st_id="871" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_45 = mul nsw i32 %B_load_218, %A_load_218

]]></node>
<StgValue><ssdm name="tmp_11_1_45"/></StgValue>
</operation>
</state>

<state id="872" st_id="872">

<operation id="5021" st_id="872" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_45 = mul nsw i32 %B_load_218, %A_load_218

]]></node>
<StgValue><ssdm name="tmp_11_1_45"/></StgValue>
</operation>
</state>

<state id="873" st_id="873">

<operation id="5022" st_id="873" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_45 = mul nsw i32 %B_load_218, %A_load_218

]]></node>
<StgValue><ssdm name="tmp_11_1_45"/></StgValue>
</operation>

<operation id="5023" st_id="873" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2196" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_218 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_218"/></StgValue>
</operation>
</state>

<state id="874" st_id="874">

<operation id="5024" st_id="874" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8090">
<or_exp><and_exp><literal name="tmp_7_1_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2196" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_218 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_218"/></StgValue>
</operation>

<operation id="5025" st_id="874" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8090">
<or_exp><and_exp><literal name="tmp_7_1_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_45 = add nsw i32 %C_load_218, %tmp_11_1_45

]]></node>
<StgValue><ssdm name="tmp_12_1_45"/></StgValue>
</operation>

<operation id="5026" st_id="874" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8090">
<or_exp><and_exp><literal name="tmp_7_1_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2198" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_45, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5027" st_id="874" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8090">
<or_exp><and_exp><literal name="tmp_7_1_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2199" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5028" st_id="874" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.46:0  %k_1_1_46 = add i8 %k_cast_6, 47

]]></node>
<StgValue><ssdm name="k_1_1_46"/></StgValue>
</operation>

<operation id="5029" st_id="874" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2202" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.46:1  %tmp_7_1_46 = icmp ult i8 %k_1_1_46, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_46"/></StgValue>
</operation>

<operation id="5030" st_id="874" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.46:2  br i1 %tmp_7_1_46, label %106, label %._crit_edge.1.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="875" st_id="875">

<operation id="5031" st_id="875" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2205" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_46_trn_cast1 = zext i8 %k_1_1_46 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_46_trn_cast1"/></StgValue>
</operation>

<operation id="5032" st_id="875" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2206" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_46_trn_cast = zext i8 %k_1_1_46 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_46_trn_cast"/></StgValue>
</operation>

<operation id="5033" st_id="875" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2207" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr457 = add i14 %tmp_10_1_46_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr457"/></StgValue>
</operation>

<operation id="5034" st_id="875" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2208" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_454 = zext i14 %p_addr457 to i64

]]></node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="5035" st_id="875" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2209" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_223 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_454

]]></node>
<StgValue><ssdm name="A_addr_223"/></StgValue>
</operation>

<operation id="5036" st_id="875" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2210" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_223 = load i32* %A_addr_223, align 4

]]></node>
<StgValue><ssdm name="A_load_223"/></StgValue>
</operation>

<operation id="5037" st_id="875" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2211" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr694 = mul i14 %tmp_10_1_46_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr694"/></StgValue>
</operation>

<operation id="5038" st_id="875" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2212" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr695 = add i14 %tmp_1_trn_cast, %p_addr694

]]></node>
<StgValue><ssdm name="p_addr695"/></StgValue>
</operation>

<operation id="5039" st_id="875" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2213" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_455 = zext i14 %p_addr695 to i64

]]></node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="5040" st_id="875" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2214" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_223 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_455

]]></node>
<StgValue><ssdm name="B_addr_223"/></StgValue>
</operation>

<operation id="5041" st_id="875" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2215" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_223 = load i32* %B_addr_223, align 4

]]></node>
<StgValue><ssdm name="B_load_223"/></StgValue>
</operation>
</state>

<state id="876" st_id="876">

<operation id="5042" st_id="876" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8095">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2210" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_223 = load i32* %A_addr_223, align 4

]]></node>
<StgValue><ssdm name="A_load_223"/></StgValue>
</operation>

<operation id="5043" st_id="876" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8095">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2215" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_223 = load i32* %B_addr_223, align 4

]]></node>
<StgValue><ssdm name="B_load_223"/></StgValue>
</operation>
</state>

<state id="877" st_id="877">

<operation id="5044" st_id="877" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_46 = mul nsw i32 %B_load_223, %A_load_223

]]></node>
<StgValue><ssdm name="tmp_11_1_46"/></StgValue>
</operation>
</state>

<state id="878" st_id="878">

<operation id="5045" st_id="878" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_46 = mul nsw i32 %B_load_223, %A_load_223

]]></node>
<StgValue><ssdm name="tmp_11_1_46"/></StgValue>
</operation>
</state>

<state id="879" st_id="879">

<operation id="5046" st_id="879" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_46 = mul nsw i32 %B_load_223, %A_load_223

]]></node>
<StgValue><ssdm name="tmp_11_1_46"/></StgValue>
</operation>
</state>

<state id="880" st_id="880">

<operation id="5047" st_id="880" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_46 = mul nsw i32 %B_load_223, %A_load_223

]]></node>
<StgValue><ssdm name="tmp_11_1_46"/></StgValue>
</operation>
</state>

<state id="881" st_id="881">

<operation id="5048" st_id="881" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_46 = mul nsw i32 %B_load_223, %A_load_223

]]></node>
<StgValue><ssdm name="tmp_11_1_46"/></StgValue>
</operation>
</state>

<state id="882" st_id="882">

<operation id="5049" st_id="882" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_46 = mul nsw i32 %B_load_223, %A_load_223

]]></node>
<StgValue><ssdm name="tmp_11_1_46"/></StgValue>
</operation>

<operation id="5050" st_id="882" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2217" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_223 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_223"/></StgValue>
</operation>
</state>

<state id="883" st_id="883">

<operation id="5051" st_id="883" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8102">
<or_exp><and_exp><literal name="tmp_7_1_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2217" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_223 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_223"/></StgValue>
</operation>

<operation id="5052" st_id="883" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8102">
<or_exp><and_exp><literal name="tmp_7_1_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_46 = add nsw i32 %C_load_223, %tmp_11_1_46

]]></node>
<StgValue><ssdm name="tmp_12_1_46"/></StgValue>
</operation>

<operation id="5053" st_id="883" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8102">
<or_exp><and_exp><literal name="tmp_7_1_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2219" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_46, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5054" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8102">
<or_exp><and_exp><literal name="tmp_7_1_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2220" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5055" st_id="883" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.47:0  %k_1_1_47 = add i8 %k_cast_6, 48

]]></node>
<StgValue><ssdm name="k_1_1_47"/></StgValue>
</operation>

<operation id="5056" st_id="883" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2223" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.47:1  %tmp_7_1_47 = icmp ult i8 %k_1_1_47, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_47"/></StgValue>
</operation>

<operation id="5057" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.47:2  br i1 %tmp_7_1_47, label %107, label %._crit_edge.1.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="884" st_id="884">

<operation id="5058" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2226" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_47_trn_cast1 = zext i8 %k_1_1_47 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_47_trn_cast1"/></StgValue>
</operation>

<operation id="5059" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2227" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_47_trn_cast = zext i8 %k_1_1_47 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_47_trn_cast"/></StgValue>
</operation>

<operation id="5060" st_id="884" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2228" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr454 = add i14 %tmp_10_1_47_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr454"/></StgValue>
</operation>

<operation id="5061" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2229" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_462 = zext i14 %p_addr454 to i64

]]></node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="5062" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2230" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_227 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_462

]]></node>
<StgValue><ssdm name="A_addr_227"/></StgValue>
</operation>

<operation id="5063" st_id="884" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2231" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_227 = load i32* %A_addr_227, align 4

]]></node>
<StgValue><ssdm name="A_load_227"/></StgValue>
</operation>

<operation id="5064" st_id="884" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2232" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr702 = mul i14 %tmp_10_1_47_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr702"/></StgValue>
</operation>

<operation id="5065" st_id="884" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2233" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr703 = add i14 %tmp_1_trn_cast, %p_addr702

]]></node>
<StgValue><ssdm name="p_addr703"/></StgValue>
</operation>

<operation id="5066" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2234" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_463 = zext i14 %p_addr703 to i64

]]></node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="5067" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2235" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_227 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_463

]]></node>
<StgValue><ssdm name="B_addr_227"/></StgValue>
</operation>

<operation id="5068" st_id="884" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2236" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_227 = load i32* %B_addr_227, align 4

]]></node>
<StgValue><ssdm name="B_load_227"/></StgValue>
</operation>
</state>

<state id="885" st_id="885">

<operation id="5069" st_id="885" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2231" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_227 = load i32* %A_addr_227, align 4

]]></node>
<StgValue><ssdm name="A_load_227"/></StgValue>
</operation>

<operation id="5070" st_id="885" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2236" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_227 = load i32* %B_addr_227, align 4

]]></node>
<StgValue><ssdm name="B_load_227"/></StgValue>
</operation>
</state>

<state id="886" st_id="886">

<operation id="5071" st_id="886" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_47 = mul nsw i32 %B_load_227, %A_load_227

]]></node>
<StgValue><ssdm name="tmp_11_1_47"/></StgValue>
</operation>
</state>

<state id="887" st_id="887">

<operation id="5072" st_id="887" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_47 = mul nsw i32 %B_load_227, %A_load_227

]]></node>
<StgValue><ssdm name="tmp_11_1_47"/></StgValue>
</operation>
</state>

<state id="888" st_id="888">

<operation id="5073" st_id="888" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_47 = mul nsw i32 %B_load_227, %A_load_227

]]></node>
<StgValue><ssdm name="tmp_11_1_47"/></StgValue>
</operation>
</state>

<state id="889" st_id="889">

<operation id="5074" st_id="889" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_47 = mul nsw i32 %B_load_227, %A_load_227

]]></node>
<StgValue><ssdm name="tmp_11_1_47"/></StgValue>
</operation>
</state>

<state id="890" st_id="890">

<operation id="5075" st_id="890" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_47 = mul nsw i32 %B_load_227, %A_load_227

]]></node>
<StgValue><ssdm name="tmp_11_1_47"/></StgValue>
</operation>
</state>

<state id="891" st_id="891">

<operation id="5076" st_id="891" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_47 = mul nsw i32 %B_load_227, %A_load_227

]]></node>
<StgValue><ssdm name="tmp_11_1_47"/></StgValue>
</operation>

<operation id="5077" st_id="891" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2238" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_227 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_227"/></StgValue>
</operation>
</state>

<state id="892" st_id="892">

<operation id="5078" st_id="892" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8114">
<or_exp><and_exp><literal name="tmp_7_1_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2238" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_227 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_227"/></StgValue>
</operation>

<operation id="5079" st_id="892" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8114">
<or_exp><and_exp><literal name="tmp_7_1_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_47 = add nsw i32 %C_load_227, %tmp_11_1_47

]]></node>
<StgValue><ssdm name="tmp_12_1_47"/></StgValue>
</operation>

<operation id="5080" st_id="892" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8114">
<or_exp><and_exp><literal name="tmp_7_1_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2240" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_47, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5081" st_id="892" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8114">
<or_exp><and_exp><literal name="tmp_7_1_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2241" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5082" st_id="892" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.48:0  %k_1_1_48 = add i8 %k_cast_6, 49

]]></node>
<StgValue><ssdm name="k_1_1_48"/></StgValue>
</operation>

<operation id="5083" st_id="892" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2244" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.48:1  %tmp_7_1_48 = icmp ult i8 %k_1_1_48, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_1_48"/></StgValue>
</operation>

<operation id="5084" st_id="892" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.48:2  br i1 %tmp_7_1_48, label %108, label %._crit_edge.1.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="893" st_id="893">

<operation id="5085" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2247" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_1_48_trn_cast1 = zext i8 %k_1_1_48 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_48_trn_cast1"/></StgValue>
</operation>

<operation id="5086" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2248" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_1_48_trn_cast = zext i8 %k_1_1_48 to i14

]]></node>
<StgValue><ssdm name="tmp_10_1_48_trn_cast"/></StgValue>
</operation>

<operation id="5087" st_id="893" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2249" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr451 = add i14 %tmp_10_1_48_trn_cast, %phi_mul1

]]></node>
<StgValue><ssdm name="p_addr451"/></StgValue>
</operation>

<operation id="5088" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2250" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_470 = zext i14 %p_addr451 to i64

]]></node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="5089" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2251" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_231 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_470

]]></node>
<StgValue><ssdm name="A_addr_231"/></StgValue>
</operation>

<operation id="5090" st_id="893" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2252" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_231 = load i32* %A_addr_231, align 4

]]></node>
<StgValue><ssdm name="A_load_231"/></StgValue>
</operation>

<operation id="5091" st_id="893" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2253" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr710 = mul i14 %tmp_10_1_48_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr710"/></StgValue>
</operation>

<operation id="5092" st_id="893" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2254" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr711 = add i14 %tmp_1_trn_cast, %p_addr710

]]></node>
<StgValue><ssdm name="p_addr711"/></StgValue>
</operation>

<operation id="5093" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2255" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_471 = zext i14 %p_addr711 to i64

]]></node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="5094" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2256" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_231 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_471

]]></node>
<StgValue><ssdm name="B_addr_231"/></StgValue>
</operation>

<operation id="5095" st_id="893" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2257" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_231 = load i32* %B_addr_231, align 4

]]></node>
<StgValue><ssdm name="B_load_231"/></StgValue>
</operation>
</state>

<state id="894" st_id="894">

<operation id="5096" st_id="894" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2252" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_231 = load i32* %A_addr_231, align 4

]]></node>
<StgValue><ssdm name="A_load_231"/></StgValue>
</operation>

<operation id="5097" st_id="894" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2257" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_231 = load i32* %B_addr_231, align 4

]]></node>
<StgValue><ssdm name="B_load_231"/></StgValue>
</operation>
</state>

<state id="895" st_id="895">

<operation id="5098" st_id="895" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_48 = mul nsw i32 %B_load_231, %A_load_231

]]></node>
<StgValue><ssdm name="tmp_11_1_48"/></StgValue>
</operation>
</state>

<state id="896" st_id="896">

<operation id="5099" st_id="896" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_48 = mul nsw i32 %B_load_231, %A_load_231

]]></node>
<StgValue><ssdm name="tmp_11_1_48"/></StgValue>
</operation>
</state>

<state id="897" st_id="897">

<operation id="5100" st_id="897" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_48 = mul nsw i32 %B_load_231, %A_load_231

]]></node>
<StgValue><ssdm name="tmp_11_1_48"/></StgValue>
</operation>
</state>

<state id="898" st_id="898">

<operation id="5101" st_id="898" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_48 = mul nsw i32 %B_load_231, %A_load_231

]]></node>
<StgValue><ssdm name="tmp_11_1_48"/></StgValue>
</operation>
</state>

<state id="899" st_id="899">

<operation id="5102" st_id="899" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_48 = mul nsw i32 %B_load_231, %A_load_231

]]></node>
<StgValue><ssdm name="tmp_11_1_48"/></StgValue>
</operation>
</state>

<state id="900" st_id="900">

<operation id="5103" st_id="900" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_1_48 = mul nsw i32 %B_load_231, %A_load_231

]]></node>
<StgValue><ssdm name="tmp_11_1_48"/></StgValue>
</operation>

<operation id="5104" st_id="900" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2259" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_231 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_231"/></StgValue>
</operation>
</state>

<state id="901" st_id="901">

<operation id="5105" st_id="901" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8126">
<or_exp><and_exp><literal name="tmp_7_1_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2259" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_231 = load i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name="C_load_231"/></StgValue>
</operation>

<operation id="5106" st_id="901" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8126">
<or_exp><and_exp><literal name="tmp_7_1_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_1_48 = add nsw i32 %C_load_231, %tmp_11_1_48

]]></node>
<StgValue><ssdm name="tmp_12_1_48"/></StgValue>
</operation>

<operation id="5107" st_id="901" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8126">
<or_exp><and_exp><literal name="tmp_7_1_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2261" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_1_48, i32* %C_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5108" st_id="901" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8126">
<or_exp><and_exp><literal name="tmp_7_1_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2262" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5109" st_id="901" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2264" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1.49:0  %k_1_1_49 = add i7 %k_s, 50

]]></node>
<StgValue><ssdm name="k_1_1_49"/></StgValue>
</operation>

<operation id="5110" st_id="901" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2265" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.1.49:1  br label %57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="902" st_id="902">

<operation id="5111" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8130">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2283" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %k_2 = phi i7 [ 0, %162 ], [ %k_1_2_49, %._crit_edge.2.49 ]

]]></node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="5112" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8130">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2284" bw="6" op_0_bw="7">
<![CDATA[
:1  %tmp_522 = trunc i7 %k_2 to i6

]]></node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="5113" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8130">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="8" op_0_bw="7">
<![CDATA[
:2  %k_2_cast = zext i7 %k_2 to i8

]]></node>
<StgValue><ssdm name="k_2_cast"/></StgValue>
</operation>

<operation id="5114" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8130">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2286" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="5115" st_id="902" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8130">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2287" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %exitcond_2 = icmp eq i7 %k_2, -28

]]></node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="5116" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8130">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2, label %.loopexit.2, label %111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5117" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8132">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2290" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5118" st_id="902" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8132">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2291" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_7_2 = icmp ult i8 %k_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="5119" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8132">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_7_2, label %112, label %._crit_edge.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5120" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8133">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2294" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_trn_cast1 = zext i7 %k_2 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_trn_cast1"/></StgValue>
</operation>

<operation id="5121" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8133">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2295" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_trn_cast = zext i7 %k_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_trn_cast"/></StgValue>
</operation>

<operation id="5122" st_id="902" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8133">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2296" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr47 = add i14 %tmp_10_2_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr47"/></StgValue>
</operation>

<operation id="5123" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8133">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_42 = zext i14 %p_addr47 to i64

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="5124" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8133">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2298" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_9 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="5125" st_id="902" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8133">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2299" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_9 = load i32* %A_addr_9, align 4

]]></node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="5126" st_id="902" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8133">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2300" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr48 = mul i13 %tmp_10_2_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr48"/></StgValue>
</operation>

<operation id="5127" st_id="902" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8133">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2301" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr50 = add i13 %tmp_2_trn_cast1, %p_addr48

]]></node>
<StgValue><ssdm name="p_addr50"/></StgValue>
</operation>

<operation id="5128" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8133">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2302" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_43 = zext i13 %p_addr50 to i64

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="5129" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8133">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2303" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_9 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="B_addr_9"/></StgValue>
</operation>

<operation id="5130" st_id="902" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8133">
<or_exp><and_exp><literal name="tmp_9_2" val="1"/>
<literal name="exitcond_2" val="0"/>
<literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2304" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_9 = load i32* %B_addr_9, align 4

]]></node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>

<operation id="5131" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8136">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3371" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit.2:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_14) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="5132" st_id="902" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8136">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3372" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.2:1  %j_1_2 = add i7 %j, 3

]]></node>
<StgValue><ssdm name="j_1_2"/></StgValue>
</operation>

<operation id="5133" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8136">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3373" bw="8" op_0_bw="7">
<![CDATA[
.loopexit.2:2  %j_1_2_cast = zext i7 %j_1_2 to i8

]]></node>
<StgValue><ssdm name="j_1_2_cast"/></StgValue>
</operation>

<operation id="5134" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8136">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3374" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.loopexit.2:3  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="5135" st_id="902" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8136">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3375" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.2:4  %tmp_8_3 = icmp ult i8 %j_1_2_cast, %nC_read

]]></node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="5136" st_id="902" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8136">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit.2:5  %tmp_9_3 = and i1 %tmp_5, %tmp_8_3

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="5137" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8136">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.2:6  br i1 %tmp_9_3, label %215, label %.loopexit.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5138" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8137">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
<literal name="tmp_9_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3379" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_3_trn_cast1 = zext i7 %j_1_2 to i13

]]></node>
<StgValue><ssdm name="tmp_3_trn_cast1"/></StgValue>
</operation>

<operation id="5139" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8137">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
<literal name="tmp_9_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3380" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_3_trn_cast = zext i7 %j_1_2 to i14

]]></node>
<StgValue><ssdm name="tmp_3_trn_cast"/></StgValue>
</operation>

<operation id="5140" st_id="902" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8137">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
<literal name="tmp_9_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3381" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr45 = add i14 %tmp_3_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr45"/></StgValue>
</operation>

<operation id="5141" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8137">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
<literal name="tmp_9_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3382" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_48 = zext i14 %p_addr45 to i64

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="5142" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8137">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
<literal name="tmp_9_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3383" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %C_addr_3 = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_48

]]></node>
<StgValue><ssdm name="C_addr_3"/></StgValue>
</operation>

<operation id="5143" st_id="902" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8137">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
<literal name="tmp_9_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3384" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:5  store i32 0, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5144" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8137">
<or_exp><and_exp><literal name="tmp_9_2" val="0"/>
<literal name="tmp_9_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
<literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3385" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="903" st_id="903">

<operation id="5145" st_id="903" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2299" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_9 = load i32* %A_addr_9, align 4

]]></node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="5146" st_id="903" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2304" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_9 = load i32* %B_addr_9, align 4

]]></node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>
</state>

<state id="904" st_id="904">

<operation id="5147" st_id="904" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>
</state>

<state id="905" st_id="905">

<operation id="5148" st_id="905" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>
</state>

<state id="906" st_id="906">

<operation id="5149" st_id="906" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>
</state>

<state id="907" st_id="907">

<operation id="5150" st_id="907" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>
</state>

<state id="908" st_id="908">

<operation id="5151" st_id="908" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>
</state>

<state id="909" st_id="909">

<operation id="5152" st_id="909" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="5153" st_id="909" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2306" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_9 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_9"/></StgValue>
</operation>
</state>

<state id="910" st_id="910">

<operation id="5154" st_id="910" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8145">
<or_exp><and_exp><literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2306" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_9 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_9"/></StgValue>
</operation>

<operation id="5155" st_id="910" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8145">
<or_exp><and_exp><literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2 = add nsw i32 %C_load_9, %tmp_11_2

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="5156" st_id="910" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8145">
<or_exp><and_exp><literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2308" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5157" st_id="910" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8145">
<or_exp><and_exp><literal name="tmp_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2309" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5158" st_id="910" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2311" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.2.0:0  %k_1_2_s = or i6 %tmp_522, 1

]]></node>
<StgValue><ssdm name="k_1_2_s"/></StgValue>
</operation>

<operation id="5159" st_id="910" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2312" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.2.0:1  %k_1_2_cast = zext i6 %k_1_2_s to i8

]]></node>
<StgValue><ssdm name="k_1_2_cast"/></StgValue>
</operation>

<operation id="5160" st_id="910" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2313" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.0:2  %tmp_7_2_1 = icmp ult i8 %k_1_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_1"/></StgValue>
</operation>

<operation id="5161" st_id="910" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.0:3  br i1 %tmp_7_2_1, label %113, label %._crit_edge.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5162" st_id="910" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8149">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2316" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_2_1_trn_cast1 = zext i6 %k_1_2_s to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_1_trn_cast1"/></StgValue>
</operation>

<operation id="5163" st_id="910" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8149">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2317" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_2_1_trn_cast = zext i6 %k_1_2_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_1_trn_cast"/></StgValue>
</operation>

<operation id="5164" st_id="910" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8149">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2318" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr60 = add i14 %tmp_10_2_1_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr60"/></StgValue>
</operation>

<operation id="5165" st_id="910" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8149">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_49 = zext i14 %p_addr60 to i64

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="5166" st_id="910" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8149">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2320" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_12 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_49

]]></node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="5167" st_id="910" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8149">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2321" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_12 = load i32* %A_addr_12, align 4

]]></node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="5168" st_id="910" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8149">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2322" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr66 = mul i13 %tmp_10_2_1_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr66"/></StgValue>
</operation>

<operation id="5169" st_id="910" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8149">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2323" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr68 = add i13 %tmp_2_trn_cast1, %p_addr66

]]></node>
<StgValue><ssdm name="p_addr68"/></StgValue>
</operation>

<operation id="5170" st_id="910" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8149">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2324" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_50 = zext i13 %p_addr68 to i64

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="5171" st_id="910" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8149">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_12 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_50

]]></node>
<StgValue><ssdm name="B_addr_12"/></StgValue>
</operation>

<operation id="5172" st_id="910" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8149">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2326" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_12 = load i32* %B_addr_12, align 4

]]></node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>
</state>

<state id="911" st_id="911">

<operation id="5173" st_id="911" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2321" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_12 = load i32* %A_addr_12, align 4

]]></node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="5174" st_id="911" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2326" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_12 = load i32* %B_addr_12, align 4

]]></node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>
</state>

<state id="912" st_id="912">

<operation id="5175" st_id="912" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12

]]></node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>
</state>

<state id="913" st_id="913">

<operation id="5176" st_id="913" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12

]]></node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>
</state>

<state id="914" st_id="914">

<operation id="5177" st_id="914" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12

]]></node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>
</state>

<state id="915" st_id="915">

<operation id="5178" st_id="915" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12

]]></node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>
</state>

<state id="916" st_id="916">

<operation id="5179" st_id="916" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12

]]></node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>
</state>

<state id="917" st_id="917">

<operation id="5180" st_id="917" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12

]]></node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="5181" st_id="917" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2328" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_12 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_12"/></StgValue>
</operation>
</state>

<state id="918" st_id="918">

<operation id="5182" st_id="918" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8157">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2328" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_12 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_12"/></StgValue>
</operation>

<operation id="5183" st_id="918" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8157">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_1 = add nsw i32 %C_load_12, %tmp_11_2_1

]]></node>
<StgValue><ssdm name="tmp_12_2_1"/></StgValue>
</operation>

<operation id="5184" st_id="918" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8157">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2330" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_1, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5185" st_id="918" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8157">
<or_exp><and_exp><literal name="tmp_7_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2331" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5186" st_id="918" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2333" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.2.1:0  %k_1_2_1 = add i6 %tmp_522, 2

]]></node>
<StgValue><ssdm name="k_1_2_1"/></StgValue>
</operation>

<operation id="5187" st_id="918" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2334" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.2.1:1  %k_1_2_1_cast = zext i6 %k_1_2_1 to i8

]]></node>
<StgValue><ssdm name="k_1_2_1_cast"/></StgValue>
</operation>

<operation id="5188" st_id="918" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2335" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.1:2  %tmp_7_2_2 = icmp ult i8 %k_1_2_1_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_2"/></StgValue>
</operation>

<operation id="5189" st_id="918" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.1:3  br i1 %tmp_7_2_2, label %114, label %._crit_edge.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="919" st_id="919">

<operation id="5190" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2338" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_2_2_trn_cast1 = zext i6 %k_1_2_1 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_2_trn_cast1"/></StgValue>
</operation>

<operation id="5191" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2339" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_2_2_trn_cast = zext i6 %k_1_2_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_2_trn_cast"/></StgValue>
</operation>

<operation id="5192" st_id="919" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2340" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr74 = add i14 %tmp_10_2_2_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr74"/></StgValue>
</operation>

<operation id="5193" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2341" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_55 = zext i14 %p_addr74 to i64

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="5194" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2342" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_15 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_55

]]></node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="5195" st_id="919" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2343" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_15 = load i32* %A_addr_15, align 4

]]></node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="5196" st_id="919" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2344" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr80 = mul i13 %tmp_10_2_2_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr80"/></StgValue>
</operation>

<operation id="5197" st_id="919" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2345" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr81 = add i13 %tmp_2_trn_cast1, %p_addr80

]]></node>
<StgValue><ssdm name="p_addr81"/></StgValue>
</operation>

<operation id="5198" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2346" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_56 = zext i13 %p_addr81 to i64

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="5199" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2347" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_15 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_56

]]></node>
<StgValue><ssdm name="B_addr_15"/></StgValue>
</operation>

<operation id="5200" st_id="919" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2348" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_15 = load i32* %B_addr_15, align 4

]]></node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>
</state>

<state id="920" st_id="920">

<operation id="5201" st_id="920" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2343" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_15 = load i32* %A_addr_15, align 4

]]></node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="5202" st_id="920" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2348" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_15 = load i32* %B_addr_15, align 4

]]></node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>
</state>

<state id="921" st_id="921">

<operation id="5203" st_id="921" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15

]]></node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>
</state>

<state id="922" st_id="922">

<operation id="5204" st_id="922" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15

]]></node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>
</state>

<state id="923" st_id="923">

<operation id="5205" st_id="923" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15

]]></node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>
</state>

<state id="924" st_id="924">

<operation id="5206" st_id="924" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15

]]></node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>
</state>

<state id="925" st_id="925">

<operation id="5207" st_id="925" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15

]]></node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>
</state>

<state id="926" st_id="926">

<operation id="5208" st_id="926" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15

]]></node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="5209" st_id="926" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2350" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_15 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_15"/></StgValue>
</operation>
</state>

<state id="927" st_id="927">

<operation id="5210" st_id="927" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8169">
<or_exp><and_exp><literal name="tmp_7_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2350" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_15 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_15"/></StgValue>
</operation>

<operation id="5211" st_id="927" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8169">
<or_exp><and_exp><literal name="tmp_7_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_2 = add nsw i32 %C_load_15, %tmp_11_2_2

]]></node>
<StgValue><ssdm name="tmp_12_2_2"/></StgValue>
</operation>

<operation id="5212" st_id="927" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8169">
<or_exp><and_exp><literal name="tmp_7_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2352" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_2, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5213" st_id="927" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8169">
<or_exp><and_exp><literal name="tmp_7_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2353" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5214" st_id="927" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2355" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.2.2:0  %k_1_2_2 = add i6 %tmp_522, 3

]]></node>
<StgValue><ssdm name="k_1_2_2"/></StgValue>
</operation>

<operation id="5215" st_id="927" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2356" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.2.2:1  %k_1_2_2_cast = zext i6 %k_1_2_2 to i8

]]></node>
<StgValue><ssdm name="k_1_2_2_cast"/></StgValue>
</operation>

<operation id="5216" st_id="927" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2357" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.2:2  %tmp_7_2_3 = icmp ult i8 %k_1_2_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_3"/></StgValue>
</operation>

<operation id="5217" st_id="927" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.2:3  br i1 %tmp_7_2_3, label %115, label %._crit_edge.2.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="928" st_id="928">

<operation id="5218" st_id="928" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2360" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_2_3_trn_cast1 = zext i6 %k_1_2_2 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_3_trn_cast1"/></StgValue>
</operation>

<operation id="5219" st_id="928" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2361" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_2_3_trn_cast = zext i6 %k_1_2_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_3_trn_cast"/></StgValue>
</operation>

<operation id="5220" st_id="928" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2362" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr98 = add i14 %tmp_10_2_3_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr98"/></StgValue>
</operation>

<operation id="5221" st_id="928" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2363" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_61 = zext i14 %p_addr98 to i64

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="5222" st_id="928" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2364" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_19 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_61

]]></node>
<StgValue><ssdm name="A_addr_19"/></StgValue>
</operation>

<operation id="5223" st_id="928" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2365" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_19 = load i32* %A_addr_19, align 4

]]></node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="5224" st_id="928" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2366" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr108 = mul i13 %tmp_10_2_3_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr108"/></StgValue>
</operation>

<operation id="5225" st_id="928" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2367" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr110 = add i13 %tmp_2_trn_cast1, %p_addr108

]]></node>
<StgValue><ssdm name="p_addr110"/></StgValue>
</operation>

<operation id="5226" st_id="928" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2368" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_62 = zext i13 %p_addr110 to i64

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="5227" st_id="928" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2369" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_19 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_62

]]></node>
<StgValue><ssdm name="B_addr_19"/></StgValue>
</operation>

<operation id="5228" st_id="928" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2370" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_19 = load i32* %B_addr_19, align 4

]]></node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>
</state>

<state id="929" st_id="929">

<operation id="5229" st_id="929" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2365" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_19 = load i32* %A_addr_19, align 4

]]></node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="5230" st_id="929" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2370" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_19 = load i32* %B_addr_19, align 4

]]></node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>
</state>

<state id="930" st_id="930">

<operation id="5231" st_id="930" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19

]]></node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>
</state>

<state id="931" st_id="931">

<operation id="5232" st_id="931" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19

]]></node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>
</state>

<state id="932" st_id="932">

<operation id="5233" st_id="932" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19

]]></node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>
</state>

<state id="933" st_id="933">

<operation id="5234" st_id="933" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19

]]></node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>
</state>

<state id="934" st_id="934">

<operation id="5235" st_id="934" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19

]]></node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>
</state>

<state id="935" st_id="935">

<operation id="5236" st_id="935" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19

]]></node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>

<operation id="5237" st_id="935" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2372" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_19 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_19"/></StgValue>
</operation>
</state>

<state id="936" st_id="936">

<operation id="5238" st_id="936" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8181">
<or_exp><and_exp><literal name="tmp_7_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2372" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_19 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_19"/></StgValue>
</operation>

<operation id="5239" st_id="936" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8181">
<or_exp><and_exp><literal name="tmp_7_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_3 = add nsw i32 %C_load_19, %tmp_11_2_3

]]></node>
<StgValue><ssdm name="tmp_12_2_3"/></StgValue>
</operation>

<operation id="5240" st_id="936" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8181">
<or_exp><and_exp><literal name="tmp_7_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2374" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_3, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5241" st_id="936" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8181">
<or_exp><and_exp><literal name="tmp_7_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2375" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5242" st_id="936" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2377" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.2.3:0  %k_1_2_3 = add i6 %tmp_522, 4

]]></node>
<StgValue><ssdm name="k_1_2_3"/></StgValue>
</operation>

<operation id="5243" st_id="936" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2378" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.2.3:1  %k_1_2_3_cast = zext i6 %k_1_2_3 to i8

]]></node>
<StgValue><ssdm name="k_1_2_3_cast"/></StgValue>
</operation>

<operation id="5244" st_id="936" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2379" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.3:2  %tmp_7_2_4 = icmp ult i8 %k_1_2_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_4"/></StgValue>
</operation>

<operation id="5245" st_id="936" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.3:3  br i1 %tmp_7_2_4, label %116, label %._crit_edge.2.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="937" st_id="937">

<operation id="5246" st_id="937" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2382" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_2_4_trn_cast1 = zext i6 %k_1_2_3 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_4_trn_cast1"/></StgValue>
</operation>

<operation id="5247" st_id="937" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2383" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_2_4_trn_cast = zext i6 %k_1_2_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_4_trn_cast"/></StgValue>
</operation>

<operation id="5248" st_id="937" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2384" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr125 = add i14 %tmp_10_2_4_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr125"/></StgValue>
</operation>

<operation id="5249" st_id="937" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2385" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_69 = zext i14 %p_addr125 to i64

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="5250" st_id="937" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2386" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_23 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_69

]]></node>
<StgValue><ssdm name="A_addr_23"/></StgValue>
</operation>

<operation id="5251" st_id="937" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2387" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_23 = load i32* %A_addr_23, align 4

]]></node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="5252" st_id="937" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2388" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr126 = mul i13 %tmp_10_2_4_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr126"/></StgValue>
</operation>

<operation id="5253" st_id="937" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2389" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr128 = add i13 %tmp_2_trn_cast1, %p_addr126

]]></node>
<StgValue><ssdm name="p_addr128"/></StgValue>
</operation>

<operation id="5254" st_id="937" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2390" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_70 = zext i13 %p_addr128 to i64

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="5255" st_id="937" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2391" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_23 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_70

]]></node>
<StgValue><ssdm name="B_addr_23"/></StgValue>
</operation>

<operation id="5256" st_id="937" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2392" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_23 = load i32* %B_addr_23, align 4

]]></node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>
</state>

<state id="938" st_id="938">

<operation id="5257" st_id="938" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2387" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_23 = load i32* %A_addr_23, align 4

]]></node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="5258" st_id="938" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2392" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_23 = load i32* %B_addr_23, align 4

]]></node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>
</state>

<state id="939" st_id="939">

<operation id="5259" st_id="939" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23

]]></node>
<StgValue><ssdm name="tmp_11_2_4"/></StgValue>
</operation>
</state>

<state id="940" st_id="940">

<operation id="5260" st_id="940" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23

]]></node>
<StgValue><ssdm name="tmp_11_2_4"/></StgValue>
</operation>
</state>

<state id="941" st_id="941">

<operation id="5261" st_id="941" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23

]]></node>
<StgValue><ssdm name="tmp_11_2_4"/></StgValue>
</operation>
</state>

<state id="942" st_id="942">

<operation id="5262" st_id="942" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23

]]></node>
<StgValue><ssdm name="tmp_11_2_4"/></StgValue>
</operation>
</state>

<state id="943" st_id="943">

<operation id="5263" st_id="943" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23

]]></node>
<StgValue><ssdm name="tmp_11_2_4"/></StgValue>
</operation>
</state>

<state id="944" st_id="944">

<operation id="5264" st_id="944" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23

]]></node>
<StgValue><ssdm name="tmp_11_2_4"/></StgValue>
</operation>

<operation id="5265" st_id="944" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2394" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_23 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_23"/></StgValue>
</operation>
</state>

<state id="945" st_id="945">

<operation id="5266" st_id="945" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8193">
<or_exp><and_exp><literal name="tmp_7_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2394" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_23 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_23"/></StgValue>
</operation>

<operation id="5267" st_id="945" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8193">
<or_exp><and_exp><literal name="tmp_7_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_4 = add nsw i32 %C_load_23, %tmp_11_2_4

]]></node>
<StgValue><ssdm name="tmp_12_2_4"/></StgValue>
</operation>

<operation id="5268" st_id="945" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8193">
<or_exp><and_exp><literal name="tmp_7_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2396" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_4, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5269" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8193">
<or_exp><and_exp><literal name="tmp_7_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2397" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5270" st_id="945" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2399" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.2.4:0  %k_1_2_4 = add i6 %tmp_522, 5

]]></node>
<StgValue><ssdm name="k_1_2_4"/></StgValue>
</operation>

<operation id="5271" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2400" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.2.4:1  %k_1_2_4_cast = zext i6 %k_1_2_4 to i8

]]></node>
<StgValue><ssdm name="k_1_2_4_cast"/></StgValue>
</operation>

<operation id="5272" st_id="945" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2401" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.4:2  %tmp_7_2_5 = icmp ult i8 %k_1_2_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_5"/></StgValue>
</operation>

<operation id="5273" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.4:3  br i1 %tmp_7_2_5, label %117, label %._crit_edge.2.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="946" st_id="946">

<operation id="5274" st_id="946" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2404" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_2_5_trn_cast1 = zext i6 %k_1_2_4 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_5_trn_cast1"/></StgValue>
</operation>

<operation id="5275" st_id="946" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2405" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_2_5_trn_cast = zext i6 %k_1_2_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_5_trn_cast"/></StgValue>
</operation>

<operation id="5276" st_id="946" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2406" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr143 = add i14 %tmp_10_2_5_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr143"/></StgValue>
</operation>

<operation id="5277" st_id="946" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2407" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_78 = zext i14 %p_addr143 to i64

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="5278" st_id="946" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2408" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_27 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_78

]]></node>
<StgValue><ssdm name="A_addr_27"/></StgValue>
</operation>

<operation id="5279" st_id="946" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2409" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_27 = load i32* %A_addr_27, align 4

]]></node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="5280" st_id="946" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2410" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr144 = mul i13 %tmp_10_2_5_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr144"/></StgValue>
</operation>

<operation id="5281" st_id="946" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2411" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr146 = add i13 %tmp_2_trn_cast1, %p_addr144

]]></node>
<StgValue><ssdm name="p_addr146"/></StgValue>
</operation>

<operation id="5282" st_id="946" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2412" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_79 = zext i13 %p_addr146 to i64

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="5283" st_id="946" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2413" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_27 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_79

]]></node>
<StgValue><ssdm name="B_addr_27"/></StgValue>
</operation>

<operation id="5284" st_id="946" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2414" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_27 = load i32* %B_addr_27, align 4

]]></node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>
</state>

<state id="947" st_id="947">

<operation id="5285" st_id="947" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2409" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_27 = load i32* %A_addr_27, align 4

]]></node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="5286" st_id="947" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2414" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_27 = load i32* %B_addr_27, align 4

]]></node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>
</state>

<state id="948" st_id="948">

<operation id="5287" st_id="948" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_5 = mul nsw i32 %B_load_27, %A_load_27

]]></node>
<StgValue><ssdm name="tmp_11_2_5"/></StgValue>
</operation>
</state>

<state id="949" st_id="949">

<operation id="5288" st_id="949" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_5 = mul nsw i32 %B_load_27, %A_load_27

]]></node>
<StgValue><ssdm name="tmp_11_2_5"/></StgValue>
</operation>
</state>

<state id="950" st_id="950">

<operation id="5289" st_id="950" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_5 = mul nsw i32 %B_load_27, %A_load_27

]]></node>
<StgValue><ssdm name="tmp_11_2_5"/></StgValue>
</operation>
</state>

<state id="951" st_id="951">

<operation id="5290" st_id="951" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_5 = mul nsw i32 %B_load_27, %A_load_27

]]></node>
<StgValue><ssdm name="tmp_11_2_5"/></StgValue>
</operation>
</state>

<state id="952" st_id="952">

<operation id="5291" st_id="952" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_5 = mul nsw i32 %B_load_27, %A_load_27

]]></node>
<StgValue><ssdm name="tmp_11_2_5"/></StgValue>
</operation>
</state>

<state id="953" st_id="953">

<operation id="5292" st_id="953" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_5 = mul nsw i32 %B_load_27, %A_load_27

]]></node>
<StgValue><ssdm name="tmp_11_2_5"/></StgValue>
</operation>

<operation id="5293" st_id="953" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2416" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_27 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_27"/></StgValue>
</operation>
</state>

<state id="954" st_id="954">

<operation id="5294" st_id="954" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8205">
<or_exp><and_exp><literal name="tmp_7_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2416" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_27 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_27"/></StgValue>
</operation>

<operation id="5295" st_id="954" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8205">
<or_exp><and_exp><literal name="tmp_7_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_5 = add nsw i32 %C_load_27, %tmp_11_2_5

]]></node>
<StgValue><ssdm name="tmp_12_2_5"/></StgValue>
</operation>

<operation id="5296" st_id="954" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8205">
<or_exp><and_exp><literal name="tmp_7_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2418" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_5, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5297" st_id="954" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8205">
<or_exp><and_exp><literal name="tmp_7_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2419" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5298" st_id="954" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2421" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.2.5:0  %k_1_2_5 = add i6 %tmp_522, 6

]]></node>
<StgValue><ssdm name="k_1_2_5"/></StgValue>
</operation>

<operation id="5299" st_id="954" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2422" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.2.5:1  %k_1_2_5_cast = zext i6 %k_1_2_5 to i8

]]></node>
<StgValue><ssdm name="k_1_2_5_cast"/></StgValue>
</operation>

<operation id="5300" st_id="954" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2423" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.5:2  %tmp_7_2_6 = icmp ult i8 %k_1_2_5_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_6"/></StgValue>
</operation>

<operation id="5301" st_id="954" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.5:3  br i1 %tmp_7_2_6, label %118, label %._crit_edge.2.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="955" st_id="955">

<operation id="5302" st_id="955" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2426" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_2_6_trn_cast1 = zext i6 %k_1_2_5 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_6_trn_cast1"/></StgValue>
</operation>

<operation id="5303" st_id="955" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2427" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_2_6_trn_cast = zext i6 %k_1_2_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_6_trn_cast"/></StgValue>
</operation>

<operation id="5304" st_id="955" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2428" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr164 = add i14 %tmp_10_2_6_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr164"/></StgValue>
</operation>

<operation id="5305" st_id="955" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2429" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_86 = zext i14 %p_addr164 to i64

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="5306" st_id="955" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2430" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_32 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_86

]]></node>
<StgValue><ssdm name="A_addr_32"/></StgValue>
</operation>

<operation id="5307" st_id="955" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2431" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_32 = load i32* %A_addr_32, align 4

]]></node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="5308" st_id="955" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2432" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr165 = mul i13 %tmp_10_2_6_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr165"/></StgValue>
</operation>

<operation id="5309" st_id="955" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2433" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr167 = add i13 %tmp_2_trn_cast1, %p_addr165

]]></node>
<StgValue><ssdm name="p_addr167"/></StgValue>
</operation>

<operation id="5310" st_id="955" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2434" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_87 = zext i13 %p_addr167 to i64

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="5311" st_id="955" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2435" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_32 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_87

]]></node>
<StgValue><ssdm name="B_addr_32"/></StgValue>
</operation>

<operation id="5312" st_id="955" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2436" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_32 = load i32* %B_addr_32, align 4

]]></node>
<StgValue><ssdm name="B_load_32"/></StgValue>
</operation>
</state>

<state id="956" st_id="956">

<operation id="5313" st_id="956" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2431" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_32 = load i32* %A_addr_32, align 4

]]></node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="5314" st_id="956" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2436" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_32 = load i32* %B_addr_32, align 4

]]></node>
<StgValue><ssdm name="B_load_32"/></StgValue>
</operation>
</state>

<state id="957" st_id="957">

<operation id="5315" st_id="957" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_6 = mul nsw i32 %B_load_32, %A_load_32

]]></node>
<StgValue><ssdm name="tmp_11_2_6"/></StgValue>
</operation>
</state>

<state id="958" st_id="958">

<operation id="5316" st_id="958" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_6 = mul nsw i32 %B_load_32, %A_load_32

]]></node>
<StgValue><ssdm name="tmp_11_2_6"/></StgValue>
</operation>
</state>

<state id="959" st_id="959">

<operation id="5317" st_id="959" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_6 = mul nsw i32 %B_load_32, %A_load_32

]]></node>
<StgValue><ssdm name="tmp_11_2_6"/></StgValue>
</operation>
</state>

<state id="960" st_id="960">

<operation id="5318" st_id="960" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_6 = mul nsw i32 %B_load_32, %A_load_32

]]></node>
<StgValue><ssdm name="tmp_11_2_6"/></StgValue>
</operation>
</state>

<state id="961" st_id="961">

<operation id="5319" st_id="961" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_6 = mul nsw i32 %B_load_32, %A_load_32

]]></node>
<StgValue><ssdm name="tmp_11_2_6"/></StgValue>
</operation>
</state>

<state id="962" st_id="962">

<operation id="5320" st_id="962" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_6 = mul nsw i32 %B_load_32, %A_load_32

]]></node>
<StgValue><ssdm name="tmp_11_2_6"/></StgValue>
</operation>

<operation id="5321" st_id="962" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2438" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_32 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_32"/></StgValue>
</operation>
</state>

<state id="963" st_id="963">

<operation id="5322" st_id="963" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8217">
<or_exp><and_exp><literal name="tmp_7_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2438" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_32 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_32"/></StgValue>
</operation>

<operation id="5323" st_id="963" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8217">
<or_exp><and_exp><literal name="tmp_7_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_6 = add nsw i32 %C_load_32, %tmp_11_2_6

]]></node>
<StgValue><ssdm name="tmp_12_2_6"/></StgValue>
</operation>

<operation id="5324" st_id="963" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8217">
<or_exp><and_exp><literal name="tmp_7_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2440" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_6, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5325" st_id="963" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8217">
<or_exp><and_exp><literal name="tmp_7_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2441" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5326" st_id="963" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2443" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.2.6:0  %k_1_2_6 = add i6 %tmp_522, 7

]]></node>
<StgValue><ssdm name="k_1_2_6"/></StgValue>
</operation>

<operation id="5327" st_id="963" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2444" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.2.6:1  %k_1_2_6_cast = zext i6 %k_1_2_6 to i8

]]></node>
<StgValue><ssdm name="k_1_2_6_cast"/></StgValue>
</operation>

<operation id="5328" st_id="963" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2445" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.6:2  %tmp_7_2_7 = icmp ult i8 %k_1_2_6_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_7"/></StgValue>
</operation>

<operation id="5329" st_id="963" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.6:3  br i1 %tmp_7_2_7, label %119, label %._crit_edge.2.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="964" st_id="964">

<operation id="5330" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2448" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_2_7_trn_cast1 = zext i6 %k_1_2_6 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_7_trn_cast1"/></StgValue>
</operation>

<operation id="5331" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2449" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_2_7_trn_cast = zext i6 %k_1_2_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_7_trn_cast"/></StgValue>
</operation>

<operation id="5332" st_id="964" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2450" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr182 = add i14 %tmp_10_2_7_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr182"/></StgValue>
</operation>

<operation id="5333" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2451" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_94 = zext i14 %p_addr182 to i64

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="5334" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2452" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_37 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_94

]]></node>
<StgValue><ssdm name="A_addr_37"/></StgValue>
</operation>

<operation id="5335" st_id="964" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2453" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_37 = load i32* %A_addr_37, align 4

]]></node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>

<operation id="5336" st_id="964" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2454" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr183 = mul i13 %tmp_10_2_7_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr183"/></StgValue>
</operation>

<operation id="5337" st_id="964" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2455" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr185 = add i13 %tmp_2_trn_cast1, %p_addr183

]]></node>
<StgValue><ssdm name="p_addr185"/></StgValue>
</operation>

<operation id="5338" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2456" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_95 = zext i13 %p_addr185 to i64

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="5339" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2457" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_37 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="B_addr_37"/></StgValue>
</operation>

<operation id="5340" st_id="964" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2458" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_37 = load i32* %B_addr_37, align 4

]]></node>
<StgValue><ssdm name="B_load_37"/></StgValue>
</operation>
</state>

<state id="965" st_id="965">

<operation id="5341" st_id="965" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2453" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_37 = load i32* %A_addr_37, align 4

]]></node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>

<operation id="5342" st_id="965" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2458" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_37 = load i32* %B_addr_37, align 4

]]></node>
<StgValue><ssdm name="B_load_37"/></StgValue>
</operation>
</state>

<state id="966" st_id="966">

<operation id="5343" st_id="966" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_7 = mul nsw i32 %B_load_37, %A_load_37

]]></node>
<StgValue><ssdm name="tmp_11_2_7"/></StgValue>
</operation>
</state>

<state id="967" st_id="967">

<operation id="5344" st_id="967" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_7 = mul nsw i32 %B_load_37, %A_load_37

]]></node>
<StgValue><ssdm name="tmp_11_2_7"/></StgValue>
</operation>
</state>

<state id="968" st_id="968">

<operation id="5345" st_id="968" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_7 = mul nsw i32 %B_load_37, %A_load_37

]]></node>
<StgValue><ssdm name="tmp_11_2_7"/></StgValue>
</operation>
</state>

<state id="969" st_id="969">

<operation id="5346" st_id="969" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_7 = mul nsw i32 %B_load_37, %A_load_37

]]></node>
<StgValue><ssdm name="tmp_11_2_7"/></StgValue>
</operation>
</state>

<state id="970" st_id="970">

<operation id="5347" st_id="970" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_7 = mul nsw i32 %B_load_37, %A_load_37

]]></node>
<StgValue><ssdm name="tmp_11_2_7"/></StgValue>
</operation>
</state>

<state id="971" st_id="971">

<operation id="5348" st_id="971" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_7 = mul nsw i32 %B_load_37, %A_load_37

]]></node>
<StgValue><ssdm name="tmp_11_2_7"/></StgValue>
</operation>

<operation id="5349" st_id="971" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2460" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_37 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_37"/></StgValue>
</operation>
</state>

<state id="972" st_id="972">

<operation id="5350" st_id="972" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8229">
<or_exp><and_exp><literal name="tmp_7_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2460" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_37 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_37"/></StgValue>
</operation>

<operation id="5351" st_id="972" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8229">
<or_exp><and_exp><literal name="tmp_7_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_7 = add nsw i32 %C_load_37, %tmp_11_2_7

]]></node>
<StgValue><ssdm name="tmp_12_2_7"/></StgValue>
</operation>

<operation id="5352" st_id="972" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8229">
<or_exp><and_exp><literal name="tmp_7_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2462" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_7, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5353" st_id="972" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8229">
<or_exp><and_exp><literal name="tmp_7_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2463" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5354" st_id="972" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2465" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.2.7:0  %k_1_2_7 = add i6 %tmp_522, 8

]]></node>
<StgValue><ssdm name="k_1_2_7"/></StgValue>
</operation>

<operation id="5355" st_id="972" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2466" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.2.7:1  %k_1_2_7_cast = zext i6 %k_1_2_7 to i8

]]></node>
<StgValue><ssdm name="k_1_2_7_cast"/></StgValue>
</operation>

<operation id="5356" st_id="972" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2467" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.7:2  %tmp_7_2_8 = icmp ult i8 %k_1_2_7_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_8"/></StgValue>
</operation>

<operation id="5357" st_id="972" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.7:3  br i1 %tmp_7_2_8, label %120, label %._crit_edge.2.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="973" st_id="973">

<operation id="5358" st_id="973" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2470" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_2_8_trn_cast1 = zext i6 %k_1_2_7 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_8_trn_cast1"/></StgValue>
</operation>

<operation id="5359" st_id="973" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2471" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_2_8_trn_cast = zext i6 %k_1_2_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_8_trn_cast"/></StgValue>
</operation>

<operation id="5360" st_id="973" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2472" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr203 = add i14 %tmp_10_2_8_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr203"/></StgValue>
</operation>

<operation id="5361" st_id="973" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2473" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_104 = zext i14 %p_addr203 to i64

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="5362" st_id="973" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2474" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_42 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_104

]]></node>
<StgValue><ssdm name="A_addr_42"/></StgValue>
</operation>

<operation id="5363" st_id="973" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2475" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_42 = load i32* %A_addr_42, align 4

]]></node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="5364" st_id="973" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2476" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr204 = mul i13 %tmp_10_2_8_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr204"/></StgValue>
</operation>

<operation id="5365" st_id="973" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2477" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr206 = add i13 %tmp_2_trn_cast1, %p_addr204

]]></node>
<StgValue><ssdm name="p_addr206"/></StgValue>
</operation>

<operation id="5366" st_id="973" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2478" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_105 = zext i13 %p_addr206 to i64

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="5367" st_id="973" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2479" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_42 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_105

]]></node>
<StgValue><ssdm name="B_addr_42"/></StgValue>
</operation>

<operation id="5368" st_id="973" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2480" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_42 = load i32* %B_addr_42, align 4

]]></node>
<StgValue><ssdm name="B_load_42"/></StgValue>
</operation>
</state>

<state id="974" st_id="974">

<operation id="5369" st_id="974" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2475" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_42 = load i32* %A_addr_42, align 4

]]></node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="5370" st_id="974" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2480" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_42 = load i32* %B_addr_42, align 4

]]></node>
<StgValue><ssdm name="B_load_42"/></StgValue>
</operation>
</state>

<state id="975" st_id="975">

<operation id="5371" st_id="975" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_8 = mul nsw i32 %B_load_42, %A_load_42

]]></node>
<StgValue><ssdm name="tmp_11_2_8"/></StgValue>
</operation>
</state>

<state id="976" st_id="976">

<operation id="5372" st_id="976" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_8 = mul nsw i32 %B_load_42, %A_load_42

]]></node>
<StgValue><ssdm name="tmp_11_2_8"/></StgValue>
</operation>
</state>

<state id="977" st_id="977">

<operation id="5373" st_id="977" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_8 = mul nsw i32 %B_load_42, %A_load_42

]]></node>
<StgValue><ssdm name="tmp_11_2_8"/></StgValue>
</operation>
</state>

<state id="978" st_id="978">

<operation id="5374" st_id="978" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_8 = mul nsw i32 %B_load_42, %A_load_42

]]></node>
<StgValue><ssdm name="tmp_11_2_8"/></StgValue>
</operation>
</state>

<state id="979" st_id="979">

<operation id="5375" st_id="979" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_8 = mul nsw i32 %B_load_42, %A_load_42

]]></node>
<StgValue><ssdm name="tmp_11_2_8"/></StgValue>
</operation>
</state>

<state id="980" st_id="980">

<operation id="5376" st_id="980" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_8 = mul nsw i32 %B_load_42, %A_load_42

]]></node>
<StgValue><ssdm name="tmp_11_2_8"/></StgValue>
</operation>

<operation id="5377" st_id="980" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2482" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_42 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_42"/></StgValue>
</operation>
</state>

<state id="981" st_id="981">

<operation id="5378" st_id="981" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8241">
<or_exp><and_exp><literal name="tmp_7_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_42 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_42"/></StgValue>
</operation>

<operation id="5379" st_id="981" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8241">
<or_exp><and_exp><literal name="tmp_7_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_8 = add nsw i32 %C_load_42, %tmp_11_2_8

]]></node>
<StgValue><ssdm name="tmp_12_2_8"/></StgValue>
</operation>

<operation id="5380" st_id="981" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8241">
<or_exp><and_exp><literal name="tmp_7_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2484" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_8, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5381" st_id="981" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8241">
<or_exp><and_exp><literal name="tmp_7_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2485" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5382" st_id="981" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2487" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.2.8:0  %k_1_2_8 = add i6 %tmp_522, 9

]]></node>
<StgValue><ssdm name="k_1_2_8"/></StgValue>
</operation>

<operation id="5383" st_id="981" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2488" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.2.8:1  %k_1_2_8_cast = zext i6 %k_1_2_8 to i8

]]></node>
<StgValue><ssdm name="k_1_2_8_cast"/></StgValue>
</operation>

<operation id="5384" st_id="981" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2489" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.8:2  %tmp_7_2_9 = icmp ult i8 %k_1_2_8_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_9"/></StgValue>
</operation>

<operation id="5385" st_id="981" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.8:3  br i1 %tmp_7_2_9, label %121, label %._crit_edge.2.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="982" st_id="982">

<operation id="5386" st_id="982" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2492" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_2_9_trn_cast1 = zext i6 %k_1_2_8 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_9_trn_cast1"/></StgValue>
</operation>

<operation id="5387" st_id="982" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2493" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_2_9_trn_cast = zext i6 %k_1_2_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_9_trn_cast"/></StgValue>
</operation>

<operation id="5388" st_id="982" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2494" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr224 = add i14 %tmp_10_2_9_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr224"/></StgValue>
</operation>

<operation id="5389" st_id="982" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2495" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_114 = zext i14 %p_addr224 to i64

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="5390" st_id="982" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2496" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_47 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_114

]]></node>
<StgValue><ssdm name="A_addr_47"/></StgValue>
</operation>

<operation id="5391" st_id="982" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2497" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_47 = load i32* %A_addr_47, align 4

]]></node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>

<operation id="5392" st_id="982" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2498" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr225 = mul i13 %tmp_10_2_9_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr225"/></StgValue>
</operation>

<operation id="5393" st_id="982" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2499" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr227 = add i13 %tmp_2_trn_cast1, %p_addr225

]]></node>
<StgValue><ssdm name="p_addr227"/></StgValue>
</operation>

<operation id="5394" st_id="982" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2500" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_115 = zext i13 %p_addr227 to i64

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="5395" st_id="982" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2501" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_47 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_115

]]></node>
<StgValue><ssdm name="B_addr_47"/></StgValue>
</operation>

<operation id="5396" st_id="982" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2502" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_47 = load i32* %B_addr_47, align 4

]]></node>
<StgValue><ssdm name="B_load_47"/></StgValue>
</operation>
</state>

<state id="983" st_id="983">

<operation id="5397" st_id="983" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2497" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_47 = load i32* %A_addr_47, align 4

]]></node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>

<operation id="5398" st_id="983" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2502" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_47 = load i32* %B_addr_47, align 4

]]></node>
<StgValue><ssdm name="B_load_47"/></StgValue>
</operation>
</state>

<state id="984" st_id="984">

<operation id="5399" st_id="984" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_9 = mul nsw i32 %B_load_47, %A_load_47

]]></node>
<StgValue><ssdm name="tmp_11_2_9"/></StgValue>
</operation>
</state>

<state id="985" st_id="985">

<operation id="5400" st_id="985" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_9 = mul nsw i32 %B_load_47, %A_load_47

]]></node>
<StgValue><ssdm name="tmp_11_2_9"/></StgValue>
</operation>
</state>

<state id="986" st_id="986">

<operation id="5401" st_id="986" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_9 = mul nsw i32 %B_load_47, %A_load_47

]]></node>
<StgValue><ssdm name="tmp_11_2_9"/></StgValue>
</operation>
</state>

<state id="987" st_id="987">

<operation id="5402" st_id="987" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_9 = mul nsw i32 %B_load_47, %A_load_47

]]></node>
<StgValue><ssdm name="tmp_11_2_9"/></StgValue>
</operation>
</state>

<state id="988" st_id="988">

<operation id="5403" st_id="988" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_9 = mul nsw i32 %B_load_47, %A_load_47

]]></node>
<StgValue><ssdm name="tmp_11_2_9"/></StgValue>
</operation>
</state>

<state id="989" st_id="989">

<operation id="5404" st_id="989" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_9 = mul nsw i32 %B_load_47, %A_load_47

]]></node>
<StgValue><ssdm name="tmp_11_2_9"/></StgValue>
</operation>

<operation id="5405" st_id="989" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2504" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_47 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_47"/></StgValue>
</operation>
</state>

<state id="990" st_id="990">

<operation id="5406" st_id="990" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8253">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2504" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_47 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_47"/></StgValue>
</operation>

<operation id="5407" st_id="990" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8253">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_9 = add nsw i32 %C_load_47, %tmp_11_2_9

]]></node>
<StgValue><ssdm name="tmp_12_2_9"/></StgValue>
</operation>

<operation id="5408" st_id="990" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8253">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2506" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_9, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5409" st_id="990" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8253">
<or_exp><and_exp><literal name="tmp_7_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2507" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5410" st_id="990" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2509" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.2.9:0  %k_1_2_9 = add i6 %tmp_522, 10

]]></node>
<StgValue><ssdm name="k_1_2_9"/></StgValue>
</operation>

<operation id="5411" st_id="990" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2510" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.2.9:1  %k_1_2_9_cast = zext i6 %k_1_2_9 to i8

]]></node>
<StgValue><ssdm name="k_1_2_9_cast"/></StgValue>
</operation>

<operation id="5412" st_id="990" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2511" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.9:2  %tmp_7_2_s = icmp ult i8 %k_1_2_9_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_s"/></StgValue>
</operation>

<operation id="5413" st_id="990" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.9:3  br i1 %tmp_7_2_s, label %122, label %._crit_edge.2.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="991" st_id="991">

<operation id="5414" st_id="991" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2514" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_2_trn_cast1_12 = zext i6 %k_1_2_9 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_trn_cast1_12"/></StgValue>
</operation>

<operation id="5415" st_id="991" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2515" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_2_trn_cast_13 = zext i6 %k_1_2_9 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_trn_cast_13"/></StgValue>
</operation>

<operation id="5416" st_id="991" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2516" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr245 = add i14 %tmp_10_2_trn_cast_13, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr245"/></StgValue>
</operation>

<operation id="5417" st_id="991" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2517" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_124 = zext i14 %p_addr245 to i64

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="5418" st_id="991" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2518" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_52 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_124

]]></node>
<StgValue><ssdm name="A_addr_52"/></StgValue>
</operation>

<operation id="5419" st_id="991" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2519" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_52 = load i32* %A_addr_52, align 4

]]></node>
<StgValue><ssdm name="A_load_52"/></StgValue>
</operation>

<operation id="5420" st_id="991" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2520" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr246 = mul i13 %tmp_10_2_trn_cast1_12, 100

]]></node>
<StgValue><ssdm name="p_addr246"/></StgValue>
</operation>

<operation id="5421" st_id="991" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2521" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr248 = add i13 %tmp_2_trn_cast1, %p_addr246

]]></node>
<StgValue><ssdm name="p_addr248"/></StgValue>
</operation>

<operation id="5422" st_id="991" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2522" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_125 = zext i13 %p_addr248 to i64

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="5423" st_id="991" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2523" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_52 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_125

]]></node>
<StgValue><ssdm name="B_addr_52"/></StgValue>
</operation>

<operation id="5424" st_id="991" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2524" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_52 = load i32* %B_addr_52, align 4

]]></node>
<StgValue><ssdm name="B_load_52"/></StgValue>
</operation>
</state>

<state id="992" st_id="992">

<operation id="5425" st_id="992" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2519" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_52 = load i32* %A_addr_52, align 4

]]></node>
<StgValue><ssdm name="A_load_52"/></StgValue>
</operation>

<operation id="5426" st_id="992" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2524" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_52 = load i32* %B_addr_52, align 4

]]></node>
<StgValue><ssdm name="B_load_52"/></StgValue>
</operation>
</state>

<state id="993" st_id="993">

<operation id="5427" st_id="993" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_s = mul nsw i32 %B_load_52, %A_load_52

]]></node>
<StgValue><ssdm name="tmp_11_2_s"/></StgValue>
</operation>
</state>

<state id="994" st_id="994">

<operation id="5428" st_id="994" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_s = mul nsw i32 %B_load_52, %A_load_52

]]></node>
<StgValue><ssdm name="tmp_11_2_s"/></StgValue>
</operation>
</state>

<state id="995" st_id="995">

<operation id="5429" st_id="995" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_s = mul nsw i32 %B_load_52, %A_load_52

]]></node>
<StgValue><ssdm name="tmp_11_2_s"/></StgValue>
</operation>
</state>

<state id="996" st_id="996">

<operation id="5430" st_id="996" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_s = mul nsw i32 %B_load_52, %A_load_52

]]></node>
<StgValue><ssdm name="tmp_11_2_s"/></StgValue>
</operation>
</state>

<state id="997" st_id="997">

<operation id="5431" st_id="997" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_s = mul nsw i32 %B_load_52, %A_load_52

]]></node>
<StgValue><ssdm name="tmp_11_2_s"/></StgValue>
</operation>
</state>

<state id="998" st_id="998">

<operation id="5432" st_id="998" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_s = mul nsw i32 %B_load_52, %A_load_52

]]></node>
<StgValue><ssdm name="tmp_11_2_s"/></StgValue>
</operation>

<operation id="5433" st_id="998" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2526" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_52 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_52"/></StgValue>
</operation>
</state>

<state id="999" st_id="999">

<operation id="5434" st_id="999" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8265">
<or_exp><and_exp><literal name="tmp_7_2_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2526" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_52 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_52"/></StgValue>
</operation>

<operation id="5435" st_id="999" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8265">
<or_exp><and_exp><literal name="tmp_7_2_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_s = add nsw i32 %C_load_52, %tmp_11_2_s

]]></node>
<StgValue><ssdm name="tmp_12_2_s"/></StgValue>
</operation>

<operation id="5436" st_id="999" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8265">
<or_exp><and_exp><literal name="tmp_7_2_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2528" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_s, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5437" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8265">
<or_exp><and_exp><literal name="tmp_7_2_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2529" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5438" st_id="999" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2531" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.2.10:0  %k_1_2_10 = add i6 %tmp_522, 11

]]></node>
<StgValue><ssdm name="k_1_2_10"/></StgValue>
</operation>

<operation id="5439" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2532" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.2.10:1  %k_1_2_10_cast = zext i6 %k_1_2_10 to i8

]]></node>
<StgValue><ssdm name="k_1_2_10_cast"/></StgValue>
</operation>

<operation id="5440" st_id="999" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2533" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.10:2  %tmp_7_2_10 = icmp ult i8 %k_1_2_10_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_10"/></StgValue>
</operation>

<operation id="5441" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2534" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.10:3  br i1 %tmp_7_2_10, label %123, label %._crit_edge.2.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1000" st_id="1000">

<operation id="5442" st_id="1000" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2536" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_2_10_trn_cast1 = zext i6 %k_1_2_10 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_10_trn_cast1"/></StgValue>
</operation>

<operation id="5443" st_id="1000" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2537" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_2_10_trn_cast = zext i6 %k_1_2_10 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_10_trn_cast"/></StgValue>
</operation>

<operation id="5444" st_id="1000" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2538" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr266 = add i14 %tmp_10_2_10_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr266"/></StgValue>
</operation>

<operation id="5445" st_id="1000" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2539" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_134 = zext i14 %p_addr266 to i64

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="5446" st_id="1000" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2540" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_57 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_134

]]></node>
<StgValue><ssdm name="A_addr_57"/></StgValue>
</operation>

<operation id="5447" st_id="1000" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2541" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_57 = load i32* %A_addr_57, align 4

]]></node>
<StgValue><ssdm name="A_load_57"/></StgValue>
</operation>

<operation id="5448" st_id="1000" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2542" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr267 = mul i13 %tmp_10_2_10_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr267"/></StgValue>
</operation>

<operation id="5449" st_id="1000" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2543" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr269 = add i13 %tmp_2_trn_cast1, %p_addr267

]]></node>
<StgValue><ssdm name="p_addr269"/></StgValue>
</operation>

<operation id="5450" st_id="1000" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2544" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_135 = zext i13 %p_addr269 to i64

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="5451" st_id="1000" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2545" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_57 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_135

]]></node>
<StgValue><ssdm name="B_addr_57"/></StgValue>
</operation>

<operation id="5452" st_id="1000" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2546" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_57 = load i32* %B_addr_57, align 4

]]></node>
<StgValue><ssdm name="B_load_57"/></StgValue>
</operation>
</state>

<state id="1001" st_id="1001">

<operation id="5453" st_id="1001" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2541" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_57 = load i32* %A_addr_57, align 4

]]></node>
<StgValue><ssdm name="A_load_57"/></StgValue>
</operation>

<operation id="5454" st_id="1001" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2546" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_57 = load i32* %B_addr_57, align 4

]]></node>
<StgValue><ssdm name="B_load_57"/></StgValue>
</operation>
</state>

<state id="1002" st_id="1002">

<operation id="5455" st_id="1002" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_10 = mul nsw i32 %B_load_57, %A_load_57

]]></node>
<StgValue><ssdm name="tmp_11_2_10"/></StgValue>
</operation>
</state>

<state id="1003" st_id="1003">

<operation id="5456" st_id="1003" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_10 = mul nsw i32 %B_load_57, %A_load_57

]]></node>
<StgValue><ssdm name="tmp_11_2_10"/></StgValue>
</operation>
</state>

<state id="1004" st_id="1004">

<operation id="5457" st_id="1004" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_10 = mul nsw i32 %B_load_57, %A_load_57

]]></node>
<StgValue><ssdm name="tmp_11_2_10"/></StgValue>
</operation>
</state>

<state id="1005" st_id="1005">

<operation id="5458" st_id="1005" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_10 = mul nsw i32 %B_load_57, %A_load_57

]]></node>
<StgValue><ssdm name="tmp_11_2_10"/></StgValue>
</operation>
</state>

<state id="1006" st_id="1006">

<operation id="5459" st_id="1006" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_10 = mul nsw i32 %B_load_57, %A_load_57

]]></node>
<StgValue><ssdm name="tmp_11_2_10"/></StgValue>
</operation>
</state>

<state id="1007" st_id="1007">

<operation id="5460" st_id="1007" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_10 = mul nsw i32 %B_load_57, %A_load_57

]]></node>
<StgValue><ssdm name="tmp_11_2_10"/></StgValue>
</operation>

<operation id="5461" st_id="1007" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2548" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_57 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_57"/></StgValue>
</operation>
</state>

<state id="1008" st_id="1008">

<operation id="5462" st_id="1008" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8277">
<or_exp><and_exp><literal name="tmp_7_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2548" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_57 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_57"/></StgValue>
</operation>

<operation id="5463" st_id="1008" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8277">
<or_exp><and_exp><literal name="tmp_7_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_10 = add nsw i32 %C_load_57, %tmp_11_2_10

]]></node>
<StgValue><ssdm name="tmp_12_2_10"/></StgValue>
</operation>

<operation id="5464" st_id="1008" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8277">
<or_exp><and_exp><literal name="tmp_7_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2550" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_10, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5465" st_id="1008" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8277">
<or_exp><and_exp><literal name="tmp_7_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2551" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5466" st_id="1008" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2553" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.2.11:0  %k_1_2_11 = add i6 %tmp_522, 12

]]></node>
<StgValue><ssdm name="k_1_2_11"/></StgValue>
</operation>

<operation id="5467" st_id="1008" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2554" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.2.11:1  %k_1_2_11_cast = zext i6 %k_1_2_11 to i8

]]></node>
<StgValue><ssdm name="k_1_2_11_cast"/></StgValue>
</operation>

<operation id="5468" st_id="1008" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2555" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.11:2  %tmp_7_2_11 = icmp ult i8 %k_1_2_11_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_11"/></StgValue>
</operation>

<operation id="5469" st_id="1008" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.11:3  br i1 %tmp_7_2_11, label %124, label %._crit_edge.2.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1009" st_id="1009">

<operation id="5470" st_id="1009" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2558" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_2_11_trn_cast1 = zext i6 %k_1_2_11 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_11_trn_cast1"/></StgValue>
</operation>

<operation id="5471" st_id="1009" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2559" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_2_11_trn_cast = zext i6 %k_1_2_11 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_11_trn_cast"/></StgValue>
</operation>

<operation id="5472" st_id="1009" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2560" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr282 = add i14 %tmp_10_2_11_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr282"/></StgValue>
</operation>

<operation id="5473" st_id="1009" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2561" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_144 = zext i14 %p_addr282 to i64

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="5474" st_id="1009" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2562" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_62 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_144

]]></node>
<StgValue><ssdm name="A_addr_62"/></StgValue>
</operation>

<operation id="5475" st_id="1009" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2563" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_62 = load i32* %A_addr_62, align 4

]]></node>
<StgValue><ssdm name="A_load_62"/></StgValue>
</operation>

<operation id="5476" st_id="1009" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2564" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr283 = mul i13 %tmp_10_2_11_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr283"/></StgValue>
</operation>

<operation id="5477" st_id="1009" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2565" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr284 = add i13 %tmp_2_trn_cast1, %p_addr283

]]></node>
<StgValue><ssdm name="p_addr284"/></StgValue>
</operation>

<operation id="5478" st_id="1009" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2566" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_145 = zext i13 %p_addr284 to i64

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="5479" st_id="1009" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2567" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_62 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_145

]]></node>
<StgValue><ssdm name="B_addr_62"/></StgValue>
</operation>

<operation id="5480" st_id="1009" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2568" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_62 = load i32* %B_addr_62, align 4

]]></node>
<StgValue><ssdm name="B_load_62"/></StgValue>
</operation>
</state>

<state id="1010" st_id="1010">

<operation id="5481" st_id="1010" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2563" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_62 = load i32* %A_addr_62, align 4

]]></node>
<StgValue><ssdm name="A_load_62"/></StgValue>
</operation>

<operation id="5482" st_id="1010" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2568" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_62 = load i32* %B_addr_62, align 4

]]></node>
<StgValue><ssdm name="B_load_62"/></StgValue>
</operation>
</state>

<state id="1011" st_id="1011">

<operation id="5483" st_id="1011" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_11 = mul nsw i32 %B_load_62, %A_load_62

]]></node>
<StgValue><ssdm name="tmp_11_2_11"/></StgValue>
</operation>
</state>

<state id="1012" st_id="1012">

<operation id="5484" st_id="1012" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_11 = mul nsw i32 %B_load_62, %A_load_62

]]></node>
<StgValue><ssdm name="tmp_11_2_11"/></StgValue>
</operation>
</state>

<state id="1013" st_id="1013">

<operation id="5485" st_id="1013" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_11 = mul nsw i32 %B_load_62, %A_load_62

]]></node>
<StgValue><ssdm name="tmp_11_2_11"/></StgValue>
</operation>
</state>

<state id="1014" st_id="1014">

<operation id="5486" st_id="1014" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_11 = mul nsw i32 %B_load_62, %A_load_62

]]></node>
<StgValue><ssdm name="tmp_11_2_11"/></StgValue>
</operation>
</state>

<state id="1015" st_id="1015">

<operation id="5487" st_id="1015" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_11 = mul nsw i32 %B_load_62, %A_load_62

]]></node>
<StgValue><ssdm name="tmp_11_2_11"/></StgValue>
</operation>
</state>

<state id="1016" st_id="1016">

<operation id="5488" st_id="1016" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_11 = mul nsw i32 %B_load_62, %A_load_62

]]></node>
<StgValue><ssdm name="tmp_11_2_11"/></StgValue>
</operation>

<operation id="5489" st_id="1016" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2570" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_62 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_62"/></StgValue>
</operation>
</state>

<state id="1017" st_id="1017">

<operation id="5490" st_id="1017" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8289">
<or_exp><and_exp><literal name="tmp_7_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2570" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_62 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_62"/></StgValue>
</operation>

<operation id="5491" st_id="1017" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8289">
<or_exp><and_exp><literal name="tmp_7_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_11 = add nsw i32 %C_load_62, %tmp_11_2_11

]]></node>
<StgValue><ssdm name="tmp_12_2_11"/></StgValue>
</operation>

<operation id="5492" st_id="1017" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8289">
<or_exp><and_exp><literal name="tmp_7_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2572" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_11, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5493" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8289">
<or_exp><and_exp><literal name="tmp_7_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5494" st_id="1017" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2575" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.2.12:0  %k_1_2_12 = add i6 %tmp_522, 13

]]></node>
<StgValue><ssdm name="k_1_2_12"/></StgValue>
</operation>

<operation id="5495" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2576" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.2.12:1  %k_1_2_12_cast = zext i6 %k_1_2_12 to i8

]]></node>
<StgValue><ssdm name="k_1_2_12_cast"/></StgValue>
</operation>

<operation id="5496" st_id="1017" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2577" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.12:2  %tmp_7_2_12 = icmp ult i8 %k_1_2_12_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_12"/></StgValue>
</operation>

<operation id="5497" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.12:3  br i1 %tmp_7_2_12, label %125, label %._crit_edge.2.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1018" st_id="1018">

<operation id="5498" st_id="1018" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2580" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_2_12_trn_cast1 = zext i6 %k_1_2_12 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_12_trn_cast1"/></StgValue>
</operation>

<operation id="5499" st_id="1018" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2581" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_2_12_trn_cast = zext i6 %k_1_2_12 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_12_trn_cast"/></StgValue>
</operation>

<operation id="5500" st_id="1018" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2582" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr295 = add i14 %tmp_10_2_12_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr295"/></StgValue>
</operation>

<operation id="5501" st_id="1018" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2583" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_154 = zext i14 %p_addr295 to i64

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="5502" st_id="1018" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2584" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_67 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_154

]]></node>
<StgValue><ssdm name="A_addr_67"/></StgValue>
</operation>

<operation id="5503" st_id="1018" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2585" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_67 = load i32* %A_addr_67, align 4

]]></node>
<StgValue><ssdm name="A_load_67"/></StgValue>
</operation>

<operation id="5504" st_id="1018" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2586" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr296 = mul i13 %tmp_10_2_12_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr296"/></StgValue>
</operation>

<operation id="5505" st_id="1018" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr297 = add i13 %tmp_2_trn_cast1, %p_addr296

]]></node>
<StgValue><ssdm name="p_addr297"/></StgValue>
</operation>

<operation id="5506" st_id="1018" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2588" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_155 = zext i13 %p_addr297 to i64

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="5507" st_id="1018" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2589" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_67 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_155

]]></node>
<StgValue><ssdm name="B_addr_67"/></StgValue>
</operation>

<operation id="5508" st_id="1018" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2590" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_67 = load i32* %B_addr_67, align 4

]]></node>
<StgValue><ssdm name="B_load_67"/></StgValue>
</operation>
</state>

<state id="1019" st_id="1019">

<operation id="5509" st_id="1019" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2585" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_67 = load i32* %A_addr_67, align 4

]]></node>
<StgValue><ssdm name="A_load_67"/></StgValue>
</operation>

<operation id="5510" st_id="1019" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2590" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_67 = load i32* %B_addr_67, align 4

]]></node>
<StgValue><ssdm name="B_load_67"/></StgValue>
</operation>
</state>

<state id="1020" st_id="1020">

<operation id="5511" st_id="1020" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_12 = mul nsw i32 %B_load_67, %A_load_67

]]></node>
<StgValue><ssdm name="tmp_11_2_12"/></StgValue>
</operation>
</state>

<state id="1021" st_id="1021">

<operation id="5512" st_id="1021" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_12 = mul nsw i32 %B_load_67, %A_load_67

]]></node>
<StgValue><ssdm name="tmp_11_2_12"/></StgValue>
</operation>
</state>

<state id="1022" st_id="1022">

<operation id="5513" st_id="1022" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_12 = mul nsw i32 %B_load_67, %A_load_67

]]></node>
<StgValue><ssdm name="tmp_11_2_12"/></StgValue>
</operation>
</state>

<state id="1023" st_id="1023">

<operation id="5514" st_id="1023" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_12 = mul nsw i32 %B_load_67, %A_load_67

]]></node>
<StgValue><ssdm name="tmp_11_2_12"/></StgValue>
</operation>
</state>

<state id="1024" st_id="1024">

<operation id="5515" st_id="1024" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_12 = mul nsw i32 %B_load_67, %A_load_67

]]></node>
<StgValue><ssdm name="tmp_11_2_12"/></StgValue>
</operation>
</state>

<state id="1025" st_id="1025">

<operation id="5516" st_id="1025" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_12 = mul nsw i32 %B_load_67, %A_load_67

]]></node>
<StgValue><ssdm name="tmp_11_2_12"/></StgValue>
</operation>

<operation id="5517" st_id="1025" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2592" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_67 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_67"/></StgValue>
</operation>
</state>

<state id="1026" st_id="1026">

<operation id="5518" st_id="1026" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8301">
<or_exp><and_exp><literal name="tmp_7_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2592" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_67 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_67"/></StgValue>
</operation>

<operation id="5519" st_id="1026" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8301">
<or_exp><and_exp><literal name="tmp_7_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_12 = add nsw i32 %C_load_67, %tmp_11_2_12

]]></node>
<StgValue><ssdm name="tmp_12_2_12"/></StgValue>
</operation>

<operation id="5520" st_id="1026" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8301">
<or_exp><and_exp><literal name="tmp_7_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2594" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_12, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5521" st_id="1026" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8301">
<or_exp><and_exp><literal name="tmp_7_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2595" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5522" st_id="1026" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2597" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.13:0  %k_1_2_13 = add i7 %k_2, 14

]]></node>
<StgValue><ssdm name="k_1_2_13"/></StgValue>
</operation>

<operation id="5523" st_id="1026" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2598" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.13:1  %k_1_2_13_cast = zext i7 %k_1_2_13 to i8

]]></node>
<StgValue><ssdm name="k_1_2_13_cast"/></StgValue>
</operation>

<operation id="5524" st_id="1026" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2599" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.13:2  %tmp_7_2_13 = icmp ult i8 %k_1_2_13_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_13"/></StgValue>
</operation>

<operation id="5525" st_id="1026" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2600" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.13:3  br i1 %tmp_7_2_13, label %126, label %._crit_edge.2.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1027" st_id="1027">

<operation id="5526" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2602" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_13_trn_cast1 = zext i7 %k_1_2_13 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_13_trn_cast1"/></StgValue>
</operation>

<operation id="5527" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2603" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_13_trn_cast = zext i7 %k_1_2_13 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_13_trn_cast"/></StgValue>
</operation>

<operation id="5528" st_id="1027" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2604" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr312 = add i14 %tmp_10_2_13_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr312"/></StgValue>
</operation>

<operation id="5529" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2605" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_164 = zext i14 %p_addr312 to i64

]]></node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="5530" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2606" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_72 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_164

]]></node>
<StgValue><ssdm name="A_addr_72"/></StgValue>
</operation>

<operation id="5531" st_id="1027" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2607" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_72 = load i32* %A_addr_72, align 4

]]></node>
<StgValue><ssdm name="A_load_72"/></StgValue>
</operation>

<operation id="5532" st_id="1027" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2608" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr314 = mul i13 %tmp_10_2_13_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr314"/></StgValue>
</operation>

<operation id="5533" st_id="1027" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2609" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr315 = add i13 %tmp_2_trn_cast1, %p_addr314

]]></node>
<StgValue><ssdm name="p_addr315"/></StgValue>
</operation>

<operation id="5534" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2610" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_165 = zext i13 %p_addr315 to i64

]]></node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="5535" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2611" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_72 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_165

]]></node>
<StgValue><ssdm name="B_addr_72"/></StgValue>
</operation>

<operation id="5536" st_id="1027" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2612" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_72 = load i32* %B_addr_72, align 4

]]></node>
<StgValue><ssdm name="B_load_72"/></StgValue>
</operation>
</state>

<state id="1028" st_id="1028">

<operation id="5537" st_id="1028" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2607" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_72 = load i32* %A_addr_72, align 4

]]></node>
<StgValue><ssdm name="A_load_72"/></StgValue>
</operation>

<operation id="5538" st_id="1028" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2612" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_72 = load i32* %B_addr_72, align 4

]]></node>
<StgValue><ssdm name="B_load_72"/></StgValue>
</operation>
</state>

<state id="1029" st_id="1029">

<operation id="5539" st_id="1029" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_13 = mul nsw i32 %B_load_72, %A_load_72

]]></node>
<StgValue><ssdm name="tmp_11_2_13"/></StgValue>
</operation>
</state>

<state id="1030" st_id="1030">

<operation id="5540" st_id="1030" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_13 = mul nsw i32 %B_load_72, %A_load_72

]]></node>
<StgValue><ssdm name="tmp_11_2_13"/></StgValue>
</operation>
</state>

<state id="1031" st_id="1031">

<operation id="5541" st_id="1031" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_13 = mul nsw i32 %B_load_72, %A_load_72

]]></node>
<StgValue><ssdm name="tmp_11_2_13"/></StgValue>
</operation>
</state>

<state id="1032" st_id="1032">

<operation id="5542" st_id="1032" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_13 = mul nsw i32 %B_load_72, %A_load_72

]]></node>
<StgValue><ssdm name="tmp_11_2_13"/></StgValue>
</operation>
</state>

<state id="1033" st_id="1033">

<operation id="5543" st_id="1033" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_13 = mul nsw i32 %B_load_72, %A_load_72

]]></node>
<StgValue><ssdm name="tmp_11_2_13"/></StgValue>
</operation>
</state>

<state id="1034" st_id="1034">

<operation id="5544" st_id="1034" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_13 = mul nsw i32 %B_load_72, %A_load_72

]]></node>
<StgValue><ssdm name="tmp_11_2_13"/></StgValue>
</operation>

<operation id="5545" st_id="1034" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2614" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_72 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_72"/></StgValue>
</operation>
</state>

<state id="1035" st_id="1035">

<operation id="5546" st_id="1035" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8313">
<or_exp><and_exp><literal name="tmp_7_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2614" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_72 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_72"/></StgValue>
</operation>

<operation id="5547" st_id="1035" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8313">
<or_exp><and_exp><literal name="tmp_7_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_13 = add nsw i32 %C_load_72, %tmp_11_2_13

]]></node>
<StgValue><ssdm name="tmp_12_2_13"/></StgValue>
</operation>

<operation id="5548" st_id="1035" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8313">
<or_exp><and_exp><literal name="tmp_7_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2616" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_13, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5549" st_id="1035" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8313">
<or_exp><and_exp><literal name="tmp_7_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2617" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5550" st_id="1035" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2619" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.14:0  %k_1_2_14 = add i7 %k_2, 15

]]></node>
<StgValue><ssdm name="k_1_2_14"/></StgValue>
</operation>

<operation id="5551" st_id="1035" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2620" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.14:1  %k_1_2_14_cast = zext i7 %k_1_2_14 to i8

]]></node>
<StgValue><ssdm name="k_1_2_14_cast"/></StgValue>
</operation>

<operation id="5552" st_id="1035" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2621" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.14:2  %tmp_7_2_14 = icmp ult i8 %k_1_2_14_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_14"/></StgValue>
</operation>

<operation id="5553" st_id="1035" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2622" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.14:3  br i1 %tmp_7_2_14, label %127, label %._crit_edge.2.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1036" st_id="1036">

<operation id="5554" st_id="1036" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2624" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_14_trn_cast1 = zext i7 %k_1_2_14 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_14_trn_cast1"/></StgValue>
</operation>

<operation id="5555" st_id="1036" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2625" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_14_trn_cast = zext i7 %k_1_2_14 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_14_trn_cast"/></StgValue>
</operation>

<operation id="5556" st_id="1036" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2626" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr332 = add i14 %tmp_10_2_14_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr332"/></StgValue>
</operation>

<operation id="5557" st_id="1036" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2627" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_174 = zext i14 %p_addr332 to i64

]]></node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="5558" st_id="1036" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2628" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_77 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_174

]]></node>
<StgValue><ssdm name="A_addr_77"/></StgValue>
</operation>

<operation id="5559" st_id="1036" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2629" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_77 = load i32* %A_addr_77, align 4

]]></node>
<StgValue><ssdm name="A_load_77"/></StgValue>
</operation>

<operation id="5560" st_id="1036" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2630" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr333 = mul i13 %tmp_10_2_14_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr333"/></StgValue>
</operation>

<operation id="5561" st_id="1036" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2631" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr335 = add i13 %tmp_2_trn_cast1, %p_addr333

]]></node>
<StgValue><ssdm name="p_addr335"/></StgValue>
</operation>

<operation id="5562" st_id="1036" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2632" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_175 = zext i13 %p_addr335 to i64

]]></node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="5563" st_id="1036" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2633" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_77 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_175

]]></node>
<StgValue><ssdm name="B_addr_77"/></StgValue>
</operation>

<operation id="5564" st_id="1036" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2634" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_77 = load i32* %B_addr_77, align 4

]]></node>
<StgValue><ssdm name="B_load_77"/></StgValue>
</operation>
</state>

<state id="1037" st_id="1037">

<operation id="5565" st_id="1037" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2629" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_77 = load i32* %A_addr_77, align 4

]]></node>
<StgValue><ssdm name="A_load_77"/></StgValue>
</operation>

<operation id="5566" st_id="1037" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2634" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_77 = load i32* %B_addr_77, align 4

]]></node>
<StgValue><ssdm name="B_load_77"/></StgValue>
</operation>
</state>

<state id="1038" st_id="1038">

<operation id="5567" st_id="1038" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_14 = mul nsw i32 %B_load_77, %A_load_77

]]></node>
<StgValue><ssdm name="tmp_11_2_14"/></StgValue>
</operation>
</state>

<state id="1039" st_id="1039">

<operation id="5568" st_id="1039" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_14 = mul nsw i32 %B_load_77, %A_load_77

]]></node>
<StgValue><ssdm name="tmp_11_2_14"/></StgValue>
</operation>
</state>

<state id="1040" st_id="1040">

<operation id="5569" st_id="1040" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_14 = mul nsw i32 %B_load_77, %A_load_77

]]></node>
<StgValue><ssdm name="tmp_11_2_14"/></StgValue>
</operation>
</state>

<state id="1041" st_id="1041">

<operation id="5570" st_id="1041" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_14 = mul nsw i32 %B_load_77, %A_load_77

]]></node>
<StgValue><ssdm name="tmp_11_2_14"/></StgValue>
</operation>
</state>

<state id="1042" st_id="1042">

<operation id="5571" st_id="1042" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_14 = mul nsw i32 %B_load_77, %A_load_77

]]></node>
<StgValue><ssdm name="tmp_11_2_14"/></StgValue>
</operation>
</state>

<state id="1043" st_id="1043">

<operation id="5572" st_id="1043" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_14 = mul nsw i32 %B_load_77, %A_load_77

]]></node>
<StgValue><ssdm name="tmp_11_2_14"/></StgValue>
</operation>

<operation id="5573" st_id="1043" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2636" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_77 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_77"/></StgValue>
</operation>
</state>

<state id="1044" st_id="1044">

<operation id="5574" st_id="1044" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8325">
<or_exp><and_exp><literal name="tmp_7_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2636" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_77 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_77"/></StgValue>
</operation>

<operation id="5575" st_id="1044" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8325">
<or_exp><and_exp><literal name="tmp_7_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_14 = add nsw i32 %C_load_77, %tmp_11_2_14

]]></node>
<StgValue><ssdm name="tmp_12_2_14"/></StgValue>
</operation>

<operation id="5576" st_id="1044" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8325">
<or_exp><and_exp><literal name="tmp_7_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2638" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_14, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5577" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8325">
<or_exp><and_exp><literal name="tmp_7_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2639" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5578" st_id="1044" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2641" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.15:0  %k_1_2_15 = add i7 %k_2, 16

]]></node>
<StgValue><ssdm name="k_1_2_15"/></StgValue>
</operation>

<operation id="5579" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2642" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.15:1  %k_1_2_15_cast = zext i7 %k_1_2_15 to i8

]]></node>
<StgValue><ssdm name="k_1_2_15_cast"/></StgValue>
</operation>

<operation id="5580" st_id="1044" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2643" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.15:2  %tmp_7_2_15 = icmp ult i8 %k_1_2_15_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_15"/></StgValue>
</operation>

<operation id="5581" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2644" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.15:3  br i1 %tmp_7_2_15, label %128, label %._crit_edge.2.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1045" st_id="1045">

<operation id="5582" st_id="1045" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2646" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_15_trn_cast1 = zext i7 %k_1_2_15 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_15_trn_cast1"/></StgValue>
</operation>

<operation id="5583" st_id="1045" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2647" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_15_trn_cast = zext i7 %k_1_2_15 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_15_trn_cast"/></StgValue>
</operation>

<operation id="5584" st_id="1045" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2648" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr351 = add i14 %tmp_10_2_15_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr351"/></StgValue>
</operation>

<operation id="5585" st_id="1045" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2649" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_184 = zext i14 %p_addr351 to i64

]]></node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="5586" st_id="1045" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2650" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_82 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_184

]]></node>
<StgValue><ssdm name="A_addr_82"/></StgValue>
</operation>

<operation id="5587" st_id="1045" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2651" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_82 = load i32* %A_addr_82, align 4

]]></node>
<StgValue><ssdm name="A_load_82"/></StgValue>
</operation>

<operation id="5588" st_id="1045" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2652" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr353 = mul i13 %tmp_10_2_15_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr353"/></StgValue>
</operation>

<operation id="5589" st_id="1045" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2653" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr354 = add i13 %tmp_2_trn_cast1, %p_addr353

]]></node>
<StgValue><ssdm name="p_addr354"/></StgValue>
</operation>

<operation id="5590" st_id="1045" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2654" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_185 = zext i13 %p_addr354 to i64

]]></node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="5591" st_id="1045" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2655" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_82 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_185

]]></node>
<StgValue><ssdm name="B_addr_82"/></StgValue>
</operation>

<operation id="5592" st_id="1045" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2656" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_82 = load i32* %B_addr_82, align 4

]]></node>
<StgValue><ssdm name="B_load_82"/></StgValue>
</operation>
</state>

<state id="1046" st_id="1046">

<operation id="5593" st_id="1046" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2651" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_82 = load i32* %A_addr_82, align 4

]]></node>
<StgValue><ssdm name="A_load_82"/></StgValue>
</operation>

<operation id="5594" st_id="1046" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2656" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_82 = load i32* %B_addr_82, align 4

]]></node>
<StgValue><ssdm name="B_load_82"/></StgValue>
</operation>
</state>

<state id="1047" st_id="1047">

<operation id="5595" st_id="1047" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_15 = mul nsw i32 %B_load_82, %A_load_82

]]></node>
<StgValue><ssdm name="tmp_11_2_15"/></StgValue>
</operation>
</state>

<state id="1048" st_id="1048">

<operation id="5596" st_id="1048" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_15 = mul nsw i32 %B_load_82, %A_load_82

]]></node>
<StgValue><ssdm name="tmp_11_2_15"/></StgValue>
</operation>
</state>

<state id="1049" st_id="1049">

<operation id="5597" st_id="1049" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_15 = mul nsw i32 %B_load_82, %A_load_82

]]></node>
<StgValue><ssdm name="tmp_11_2_15"/></StgValue>
</operation>
</state>

<state id="1050" st_id="1050">

<operation id="5598" st_id="1050" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_15 = mul nsw i32 %B_load_82, %A_load_82

]]></node>
<StgValue><ssdm name="tmp_11_2_15"/></StgValue>
</operation>
</state>

<state id="1051" st_id="1051">

<operation id="5599" st_id="1051" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_15 = mul nsw i32 %B_load_82, %A_load_82

]]></node>
<StgValue><ssdm name="tmp_11_2_15"/></StgValue>
</operation>
</state>

<state id="1052" st_id="1052">

<operation id="5600" st_id="1052" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_15 = mul nsw i32 %B_load_82, %A_load_82

]]></node>
<StgValue><ssdm name="tmp_11_2_15"/></StgValue>
</operation>

<operation id="5601" st_id="1052" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2658" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_82 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_82"/></StgValue>
</operation>
</state>

<state id="1053" st_id="1053">

<operation id="5602" st_id="1053" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8337">
<or_exp><and_exp><literal name="tmp_7_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2658" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_82 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_82"/></StgValue>
</operation>

<operation id="5603" st_id="1053" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8337">
<or_exp><and_exp><literal name="tmp_7_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_15 = add nsw i32 %C_load_82, %tmp_11_2_15

]]></node>
<StgValue><ssdm name="tmp_12_2_15"/></StgValue>
</operation>

<operation id="5604" st_id="1053" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8337">
<or_exp><and_exp><literal name="tmp_7_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2660" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_15, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5605" st_id="1053" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8337">
<or_exp><and_exp><literal name="tmp_7_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2661" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5606" st_id="1053" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2663" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.16:0  %k_1_2_16 = add i7 %k_2, 17

]]></node>
<StgValue><ssdm name="k_1_2_16"/></StgValue>
</operation>

<operation id="5607" st_id="1053" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2664" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.16:1  %k_1_2_16_cast = zext i7 %k_1_2_16 to i8

]]></node>
<StgValue><ssdm name="k_1_2_16_cast"/></StgValue>
</operation>

<operation id="5608" st_id="1053" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2665" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.16:2  %tmp_7_2_16 = icmp ult i8 %k_1_2_16_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_16"/></StgValue>
</operation>

<operation id="5609" st_id="1053" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.16:3  br i1 %tmp_7_2_16, label %129, label %._crit_edge.2.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1054" st_id="1054">

<operation id="5610" st_id="1054" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2668" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_16_trn_cast1 = zext i7 %k_1_2_16 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_16_trn_cast1"/></StgValue>
</operation>

<operation id="5611" st_id="1054" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2669" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_16_trn_cast = zext i7 %k_1_2_16 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_16_trn_cast"/></StgValue>
</operation>

<operation id="5612" st_id="1054" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2670" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr371 = add i14 %tmp_10_2_16_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr371"/></StgValue>
</operation>

<operation id="5613" st_id="1054" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2671" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_194 = zext i14 %p_addr371 to i64

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="5614" st_id="1054" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2672" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_87 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_194

]]></node>
<StgValue><ssdm name="A_addr_87"/></StgValue>
</operation>

<operation id="5615" st_id="1054" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2673" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_87 = load i32* %A_addr_87, align 4

]]></node>
<StgValue><ssdm name="A_load_87"/></StgValue>
</operation>

<operation id="5616" st_id="1054" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2674" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr372 = mul i13 %tmp_10_2_16_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr372"/></StgValue>
</operation>

<operation id="5617" st_id="1054" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2675" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr374 = add i13 %tmp_2_trn_cast1, %p_addr372

]]></node>
<StgValue><ssdm name="p_addr374"/></StgValue>
</operation>

<operation id="5618" st_id="1054" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2676" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_195 = zext i13 %p_addr374 to i64

]]></node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="5619" st_id="1054" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2677" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_87 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_195

]]></node>
<StgValue><ssdm name="B_addr_87"/></StgValue>
</operation>

<operation id="5620" st_id="1054" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2678" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_87 = load i32* %B_addr_87, align 4

]]></node>
<StgValue><ssdm name="B_load_87"/></StgValue>
</operation>
</state>

<state id="1055" st_id="1055">

<operation id="5621" st_id="1055" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2673" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_87 = load i32* %A_addr_87, align 4

]]></node>
<StgValue><ssdm name="A_load_87"/></StgValue>
</operation>

<operation id="5622" st_id="1055" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2678" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_87 = load i32* %B_addr_87, align 4

]]></node>
<StgValue><ssdm name="B_load_87"/></StgValue>
</operation>
</state>

<state id="1056" st_id="1056">

<operation id="5623" st_id="1056" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_16 = mul nsw i32 %B_load_87, %A_load_87

]]></node>
<StgValue><ssdm name="tmp_11_2_16"/></StgValue>
</operation>
</state>

<state id="1057" st_id="1057">

<operation id="5624" st_id="1057" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_16 = mul nsw i32 %B_load_87, %A_load_87

]]></node>
<StgValue><ssdm name="tmp_11_2_16"/></StgValue>
</operation>
</state>

<state id="1058" st_id="1058">

<operation id="5625" st_id="1058" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_16 = mul nsw i32 %B_load_87, %A_load_87

]]></node>
<StgValue><ssdm name="tmp_11_2_16"/></StgValue>
</operation>
</state>

<state id="1059" st_id="1059">

<operation id="5626" st_id="1059" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_16 = mul nsw i32 %B_load_87, %A_load_87

]]></node>
<StgValue><ssdm name="tmp_11_2_16"/></StgValue>
</operation>
</state>

<state id="1060" st_id="1060">

<operation id="5627" st_id="1060" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_16 = mul nsw i32 %B_load_87, %A_load_87

]]></node>
<StgValue><ssdm name="tmp_11_2_16"/></StgValue>
</operation>
</state>

<state id="1061" st_id="1061">

<operation id="5628" st_id="1061" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_16 = mul nsw i32 %B_load_87, %A_load_87

]]></node>
<StgValue><ssdm name="tmp_11_2_16"/></StgValue>
</operation>

<operation id="5629" st_id="1061" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2680" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_87 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_87"/></StgValue>
</operation>
</state>

<state id="1062" st_id="1062">

<operation id="5630" st_id="1062" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8349">
<or_exp><and_exp><literal name="tmp_7_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2680" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_87 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_87"/></StgValue>
</operation>

<operation id="5631" st_id="1062" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8349">
<or_exp><and_exp><literal name="tmp_7_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_16 = add nsw i32 %C_load_87, %tmp_11_2_16

]]></node>
<StgValue><ssdm name="tmp_12_2_16"/></StgValue>
</operation>

<operation id="5632" st_id="1062" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8349">
<or_exp><and_exp><literal name="tmp_7_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2682" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_16, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5633" st_id="1062" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8349">
<or_exp><and_exp><literal name="tmp_7_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2683" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5634" st_id="1062" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2685" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.17:0  %k_1_2_17 = add i7 %k_2, 18

]]></node>
<StgValue><ssdm name="k_1_2_17"/></StgValue>
</operation>

<operation id="5635" st_id="1062" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2686" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.17:1  %k_1_2_17_cast = zext i7 %k_1_2_17 to i8

]]></node>
<StgValue><ssdm name="k_1_2_17_cast"/></StgValue>
</operation>

<operation id="5636" st_id="1062" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2687" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.17:2  %tmp_7_2_17 = icmp ult i8 %k_1_2_17_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_17"/></StgValue>
</operation>

<operation id="5637" st_id="1062" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.17:3  br i1 %tmp_7_2_17, label %130, label %._crit_edge.2.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1063" st_id="1063">

<operation id="5638" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2690" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_17_trn_cast1 = zext i7 %k_1_2_17 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_17_trn_cast1"/></StgValue>
</operation>

<operation id="5639" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2691" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_17_trn_cast = zext i7 %k_1_2_17 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_17_trn_cast"/></StgValue>
</operation>

<operation id="5640" st_id="1063" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2692" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr390 = add i14 %tmp_10_2_17_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr390"/></StgValue>
</operation>

<operation id="5641" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2693" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_204 = zext i14 %p_addr390 to i64

]]></node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="5642" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2694" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_92 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_204

]]></node>
<StgValue><ssdm name="A_addr_92"/></StgValue>
</operation>

<operation id="5643" st_id="1063" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2695" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_92 = load i32* %A_addr_92, align 4

]]></node>
<StgValue><ssdm name="A_load_92"/></StgValue>
</operation>

<operation id="5644" st_id="1063" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2696" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr392 = mul i13 %tmp_10_2_17_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr392"/></StgValue>
</operation>

<operation id="5645" st_id="1063" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2697" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr393 = add i13 %tmp_2_trn_cast1, %p_addr392

]]></node>
<StgValue><ssdm name="p_addr393"/></StgValue>
</operation>

<operation id="5646" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2698" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_205 = zext i13 %p_addr393 to i64

]]></node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="5647" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2699" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_92 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_205

]]></node>
<StgValue><ssdm name="B_addr_92"/></StgValue>
</operation>

<operation id="5648" st_id="1063" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2700" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_92 = load i32* %B_addr_92, align 4

]]></node>
<StgValue><ssdm name="B_load_92"/></StgValue>
</operation>
</state>

<state id="1064" st_id="1064">

<operation id="5649" st_id="1064" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2695" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_92 = load i32* %A_addr_92, align 4

]]></node>
<StgValue><ssdm name="A_load_92"/></StgValue>
</operation>

<operation id="5650" st_id="1064" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2700" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_92 = load i32* %B_addr_92, align 4

]]></node>
<StgValue><ssdm name="B_load_92"/></StgValue>
</operation>
</state>

<state id="1065" st_id="1065">

<operation id="5651" st_id="1065" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_17 = mul nsw i32 %B_load_92, %A_load_92

]]></node>
<StgValue><ssdm name="tmp_11_2_17"/></StgValue>
</operation>
</state>

<state id="1066" st_id="1066">

<operation id="5652" st_id="1066" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_17 = mul nsw i32 %B_load_92, %A_load_92

]]></node>
<StgValue><ssdm name="tmp_11_2_17"/></StgValue>
</operation>
</state>

<state id="1067" st_id="1067">

<operation id="5653" st_id="1067" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_17 = mul nsw i32 %B_load_92, %A_load_92

]]></node>
<StgValue><ssdm name="tmp_11_2_17"/></StgValue>
</operation>
</state>

<state id="1068" st_id="1068">

<operation id="5654" st_id="1068" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_17 = mul nsw i32 %B_load_92, %A_load_92

]]></node>
<StgValue><ssdm name="tmp_11_2_17"/></StgValue>
</operation>
</state>

<state id="1069" st_id="1069">

<operation id="5655" st_id="1069" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_17 = mul nsw i32 %B_load_92, %A_load_92

]]></node>
<StgValue><ssdm name="tmp_11_2_17"/></StgValue>
</operation>
</state>

<state id="1070" st_id="1070">

<operation id="5656" st_id="1070" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_17 = mul nsw i32 %B_load_92, %A_load_92

]]></node>
<StgValue><ssdm name="tmp_11_2_17"/></StgValue>
</operation>

<operation id="5657" st_id="1070" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2702" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_92 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_92"/></StgValue>
</operation>
</state>

<state id="1071" st_id="1071">

<operation id="5658" st_id="1071" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8361">
<or_exp><and_exp><literal name="tmp_7_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2702" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_92 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_92"/></StgValue>
</operation>

<operation id="5659" st_id="1071" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8361">
<or_exp><and_exp><literal name="tmp_7_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_17 = add nsw i32 %C_load_92, %tmp_11_2_17

]]></node>
<StgValue><ssdm name="tmp_12_2_17"/></StgValue>
</operation>

<operation id="5660" st_id="1071" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8361">
<or_exp><and_exp><literal name="tmp_7_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2704" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_17, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5661" st_id="1071" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8361">
<or_exp><and_exp><literal name="tmp_7_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2705" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5662" st_id="1071" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2707" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.18:0  %k_1_2_18 = add i7 %k_2, 19

]]></node>
<StgValue><ssdm name="k_1_2_18"/></StgValue>
</operation>

<operation id="5663" st_id="1071" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2708" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.18:1  %k_1_2_18_cast = zext i7 %k_1_2_18 to i8

]]></node>
<StgValue><ssdm name="k_1_2_18_cast"/></StgValue>
</operation>

<operation id="5664" st_id="1071" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2709" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.18:2  %tmp_7_2_18 = icmp ult i8 %k_1_2_18_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_18"/></StgValue>
</operation>

<operation id="5665" st_id="1071" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2710" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.18:3  br i1 %tmp_7_2_18, label %131, label %._crit_edge.2.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1072" st_id="1072">

<operation id="5666" st_id="1072" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2712" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_18_trn_cast1 = zext i7 %k_1_2_18 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_18_trn_cast1"/></StgValue>
</operation>

<operation id="5667" st_id="1072" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2713" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_18_trn_cast = zext i7 %k_1_2_18 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_18_trn_cast"/></StgValue>
</operation>

<operation id="5668" st_id="1072" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2714" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr391 = add i14 %tmp_10_2_18_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr391"/></StgValue>
</operation>

<operation id="5669" st_id="1072" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2715" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_214 = zext i14 %p_addr391 to i64

]]></node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="5670" st_id="1072" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2716" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_97 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_214

]]></node>
<StgValue><ssdm name="A_addr_97"/></StgValue>
</operation>

<operation id="5671" st_id="1072" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2717" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_97 = load i32* %A_addr_97, align 4

]]></node>
<StgValue><ssdm name="A_load_97"/></StgValue>
</operation>

<operation id="5672" st_id="1072" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2718" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr404 = mul i13 %tmp_10_2_18_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr404"/></StgValue>
</operation>

<operation id="5673" st_id="1072" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2719" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr405 = add i13 %tmp_2_trn_cast1, %p_addr404

]]></node>
<StgValue><ssdm name="p_addr405"/></StgValue>
</operation>

<operation id="5674" st_id="1072" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2720" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_215 = zext i13 %p_addr405 to i64

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="5675" st_id="1072" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2721" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_97 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_215

]]></node>
<StgValue><ssdm name="B_addr_97"/></StgValue>
</operation>

<operation id="5676" st_id="1072" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2722" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_97 = load i32* %B_addr_97, align 4

]]></node>
<StgValue><ssdm name="B_load_97"/></StgValue>
</operation>
</state>

<state id="1073" st_id="1073">

<operation id="5677" st_id="1073" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2717" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_97 = load i32* %A_addr_97, align 4

]]></node>
<StgValue><ssdm name="A_load_97"/></StgValue>
</operation>

<operation id="5678" st_id="1073" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2722" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_97 = load i32* %B_addr_97, align 4

]]></node>
<StgValue><ssdm name="B_load_97"/></StgValue>
</operation>
</state>

<state id="1074" st_id="1074">

<operation id="5679" st_id="1074" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_18 = mul nsw i32 %B_load_97, %A_load_97

]]></node>
<StgValue><ssdm name="tmp_11_2_18"/></StgValue>
</operation>
</state>

<state id="1075" st_id="1075">

<operation id="5680" st_id="1075" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_18 = mul nsw i32 %B_load_97, %A_load_97

]]></node>
<StgValue><ssdm name="tmp_11_2_18"/></StgValue>
</operation>
</state>

<state id="1076" st_id="1076">

<operation id="5681" st_id="1076" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_18 = mul nsw i32 %B_load_97, %A_load_97

]]></node>
<StgValue><ssdm name="tmp_11_2_18"/></StgValue>
</operation>
</state>

<state id="1077" st_id="1077">

<operation id="5682" st_id="1077" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_18 = mul nsw i32 %B_load_97, %A_load_97

]]></node>
<StgValue><ssdm name="tmp_11_2_18"/></StgValue>
</operation>
</state>

<state id="1078" st_id="1078">

<operation id="5683" st_id="1078" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_18 = mul nsw i32 %B_load_97, %A_load_97

]]></node>
<StgValue><ssdm name="tmp_11_2_18"/></StgValue>
</operation>
</state>

<state id="1079" st_id="1079">

<operation id="5684" st_id="1079" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_18 = mul nsw i32 %B_load_97, %A_load_97

]]></node>
<StgValue><ssdm name="tmp_11_2_18"/></StgValue>
</operation>

<operation id="5685" st_id="1079" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2724" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_97 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_97"/></StgValue>
</operation>
</state>

<state id="1080" st_id="1080">

<operation id="5686" st_id="1080" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8373">
<or_exp><and_exp><literal name="tmp_7_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2724" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_97 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_97"/></StgValue>
</operation>

<operation id="5687" st_id="1080" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8373">
<or_exp><and_exp><literal name="tmp_7_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_18 = add nsw i32 %C_load_97, %tmp_11_2_18

]]></node>
<StgValue><ssdm name="tmp_12_2_18"/></StgValue>
</operation>

<operation id="5688" st_id="1080" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8373">
<or_exp><and_exp><literal name="tmp_7_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2726" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_18, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5689" st_id="1080" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8373">
<or_exp><and_exp><literal name="tmp_7_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2727" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5690" st_id="1080" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2729" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.19:0  %k_1_2_19 = add i7 %k_2, 20

]]></node>
<StgValue><ssdm name="k_1_2_19"/></StgValue>
</operation>

<operation id="5691" st_id="1080" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2730" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.19:1  %k_1_2_19_cast = zext i7 %k_1_2_19 to i8

]]></node>
<StgValue><ssdm name="k_1_2_19_cast"/></StgValue>
</operation>

<operation id="5692" st_id="1080" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2731" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.19:2  %tmp_7_2_19 = icmp ult i8 %k_1_2_19_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_19"/></StgValue>
</operation>

<operation id="5693" st_id="1080" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2732" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.19:3  br i1 %tmp_7_2_19, label %132, label %._crit_edge.2.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1081" st_id="1081">

<operation id="5694" st_id="1081" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2734" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_19_trn_cast1 = zext i7 %k_1_2_19 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_19_trn_cast1"/></StgValue>
</operation>

<operation id="5695" st_id="1081" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2735" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_19_trn_cast = zext i7 %k_1_2_19 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_19_trn_cast"/></StgValue>
</operation>

<operation id="5696" st_id="1081" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2736" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr388 = add i14 %tmp_10_2_19_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr388"/></StgValue>
</operation>

<operation id="5697" st_id="1081" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2737" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_224 = zext i14 %p_addr388 to i64

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="5698" st_id="1081" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2738" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_102 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_224

]]></node>
<StgValue><ssdm name="A_addr_102"/></StgValue>
</operation>

<operation id="5699" st_id="1081" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2739" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_102 = load i32* %A_addr_102, align 4

]]></node>
<StgValue><ssdm name="A_load_102"/></StgValue>
</operation>

<operation id="5700" st_id="1081" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2740" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr416 = mul i13 %tmp_10_2_19_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr416"/></StgValue>
</operation>

<operation id="5701" st_id="1081" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2741" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr417 = add i13 %tmp_2_trn_cast1, %p_addr416

]]></node>
<StgValue><ssdm name="p_addr417"/></StgValue>
</operation>

<operation id="5702" st_id="1081" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2742" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_225 = zext i13 %p_addr417 to i64

]]></node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="5703" st_id="1081" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2743" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_102 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_225

]]></node>
<StgValue><ssdm name="B_addr_102"/></StgValue>
</operation>

<operation id="5704" st_id="1081" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2744" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_102 = load i32* %B_addr_102, align 4

]]></node>
<StgValue><ssdm name="B_load_102"/></StgValue>
</operation>
</state>

<state id="1082" st_id="1082">

<operation id="5705" st_id="1082" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2739" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_102 = load i32* %A_addr_102, align 4

]]></node>
<StgValue><ssdm name="A_load_102"/></StgValue>
</operation>

<operation id="5706" st_id="1082" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2744" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_102 = load i32* %B_addr_102, align 4

]]></node>
<StgValue><ssdm name="B_load_102"/></StgValue>
</operation>
</state>

<state id="1083" st_id="1083">

<operation id="5707" st_id="1083" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_19 = mul nsw i32 %B_load_102, %A_load_102

]]></node>
<StgValue><ssdm name="tmp_11_2_19"/></StgValue>
</operation>
</state>

<state id="1084" st_id="1084">

<operation id="5708" st_id="1084" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_19 = mul nsw i32 %B_load_102, %A_load_102

]]></node>
<StgValue><ssdm name="tmp_11_2_19"/></StgValue>
</operation>
</state>

<state id="1085" st_id="1085">

<operation id="5709" st_id="1085" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_19 = mul nsw i32 %B_load_102, %A_load_102

]]></node>
<StgValue><ssdm name="tmp_11_2_19"/></StgValue>
</operation>
</state>

<state id="1086" st_id="1086">

<operation id="5710" st_id="1086" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_19 = mul nsw i32 %B_load_102, %A_load_102

]]></node>
<StgValue><ssdm name="tmp_11_2_19"/></StgValue>
</operation>
</state>

<state id="1087" st_id="1087">

<operation id="5711" st_id="1087" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_19 = mul nsw i32 %B_load_102, %A_load_102

]]></node>
<StgValue><ssdm name="tmp_11_2_19"/></StgValue>
</operation>
</state>

<state id="1088" st_id="1088">

<operation id="5712" st_id="1088" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_19 = mul nsw i32 %B_load_102, %A_load_102

]]></node>
<StgValue><ssdm name="tmp_11_2_19"/></StgValue>
</operation>

<operation id="5713" st_id="1088" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2746" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_102 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_102"/></StgValue>
</operation>
</state>

<state id="1089" st_id="1089">

<operation id="5714" st_id="1089" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8385">
<or_exp><and_exp><literal name="tmp_7_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2746" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_102 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_102"/></StgValue>
</operation>

<operation id="5715" st_id="1089" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8385">
<or_exp><and_exp><literal name="tmp_7_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_19 = add nsw i32 %C_load_102, %tmp_11_2_19

]]></node>
<StgValue><ssdm name="tmp_12_2_19"/></StgValue>
</operation>

<operation id="5716" st_id="1089" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8385">
<or_exp><and_exp><literal name="tmp_7_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2748" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_19, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5717" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8385">
<or_exp><and_exp><literal name="tmp_7_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2749" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5718" st_id="1089" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2751" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.20:0  %k_1_2_20 = add i7 %k_2, 21

]]></node>
<StgValue><ssdm name="k_1_2_20"/></StgValue>
</operation>

<operation id="5719" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2752" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.20:1  %k_1_2_20_cast = zext i7 %k_1_2_20 to i8

]]></node>
<StgValue><ssdm name="k_1_2_20_cast"/></StgValue>
</operation>

<operation id="5720" st_id="1089" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2753" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.20:2  %tmp_7_2_20 = icmp ult i8 %k_1_2_20_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_20"/></StgValue>
</operation>

<operation id="5721" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2754" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.20:3  br i1 %tmp_7_2_20, label %133, label %._crit_edge.2.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1090" st_id="1090">

<operation id="5722" st_id="1090" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2756" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_20_trn_cast1 = zext i7 %k_1_2_20 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_20_trn_cast1"/></StgValue>
</operation>

<operation id="5723" st_id="1090" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2757" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_20_trn_cast = zext i7 %k_1_2_20 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_20_trn_cast"/></StgValue>
</operation>

<operation id="5724" st_id="1090" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2758" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr385 = add i14 %tmp_10_2_20_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr385"/></StgValue>
</operation>

<operation id="5725" st_id="1090" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2759" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_234 = zext i14 %p_addr385 to i64

]]></node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="5726" st_id="1090" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2760" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_107 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_234

]]></node>
<StgValue><ssdm name="A_addr_107"/></StgValue>
</operation>

<operation id="5727" st_id="1090" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2761" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_107 = load i32* %A_addr_107, align 4

]]></node>
<StgValue><ssdm name="A_load_107"/></StgValue>
</operation>

<operation id="5728" st_id="1090" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2762" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr428 = mul i13 %tmp_10_2_20_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr428"/></StgValue>
</operation>

<operation id="5729" st_id="1090" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2763" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr429 = add i13 %tmp_2_trn_cast1, %p_addr428

]]></node>
<StgValue><ssdm name="p_addr429"/></StgValue>
</operation>

<operation id="5730" st_id="1090" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2764" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_235 = zext i13 %p_addr429 to i64

]]></node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="5731" st_id="1090" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2765" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_107 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_235

]]></node>
<StgValue><ssdm name="B_addr_107"/></StgValue>
</operation>

<operation id="5732" st_id="1090" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2766" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_107 = load i32* %B_addr_107, align 4

]]></node>
<StgValue><ssdm name="B_load_107"/></StgValue>
</operation>
</state>

<state id="1091" st_id="1091">

<operation id="5733" st_id="1091" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2761" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_107 = load i32* %A_addr_107, align 4

]]></node>
<StgValue><ssdm name="A_load_107"/></StgValue>
</operation>

<operation id="5734" st_id="1091" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2766" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_107 = load i32* %B_addr_107, align 4

]]></node>
<StgValue><ssdm name="B_load_107"/></StgValue>
</operation>
</state>

<state id="1092" st_id="1092">

<operation id="5735" st_id="1092" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_20 = mul nsw i32 %B_load_107, %A_load_107

]]></node>
<StgValue><ssdm name="tmp_11_2_20"/></StgValue>
</operation>
</state>

<state id="1093" st_id="1093">

<operation id="5736" st_id="1093" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_20 = mul nsw i32 %B_load_107, %A_load_107

]]></node>
<StgValue><ssdm name="tmp_11_2_20"/></StgValue>
</operation>
</state>

<state id="1094" st_id="1094">

<operation id="5737" st_id="1094" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_20 = mul nsw i32 %B_load_107, %A_load_107

]]></node>
<StgValue><ssdm name="tmp_11_2_20"/></StgValue>
</operation>
</state>

<state id="1095" st_id="1095">

<operation id="5738" st_id="1095" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_20 = mul nsw i32 %B_load_107, %A_load_107

]]></node>
<StgValue><ssdm name="tmp_11_2_20"/></StgValue>
</operation>
</state>

<state id="1096" st_id="1096">

<operation id="5739" st_id="1096" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_20 = mul nsw i32 %B_load_107, %A_load_107

]]></node>
<StgValue><ssdm name="tmp_11_2_20"/></StgValue>
</operation>
</state>

<state id="1097" st_id="1097">

<operation id="5740" st_id="1097" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_20 = mul nsw i32 %B_load_107, %A_load_107

]]></node>
<StgValue><ssdm name="tmp_11_2_20"/></StgValue>
</operation>

<operation id="5741" st_id="1097" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2768" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_107 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_107"/></StgValue>
</operation>
</state>

<state id="1098" st_id="1098">

<operation id="5742" st_id="1098" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8397">
<or_exp><and_exp><literal name="tmp_7_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2768" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_107 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_107"/></StgValue>
</operation>

<operation id="5743" st_id="1098" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8397">
<or_exp><and_exp><literal name="tmp_7_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_20 = add nsw i32 %C_load_107, %tmp_11_2_20

]]></node>
<StgValue><ssdm name="tmp_12_2_20"/></StgValue>
</operation>

<operation id="5744" st_id="1098" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8397">
<or_exp><and_exp><literal name="tmp_7_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2770" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_20, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5745" st_id="1098" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8397">
<or_exp><and_exp><literal name="tmp_7_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2771" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5746" st_id="1098" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2773" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.21:0  %k_1_2_21 = add i7 %k_2, 22

]]></node>
<StgValue><ssdm name="k_1_2_21"/></StgValue>
</operation>

<operation id="5747" st_id="1098" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2774" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.21:1  %k_1_2_21_cast = zext i7 %k_1_2_21 to i8

]]></node>
<StgValue><ssdm name="k_1_2_21_cast"/></StgValue>
</operation>

<operation id="5748" st_id="1098" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2775" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.21:2  %tmp_7_2_21 = icmp ult i8 %k_1_2_21_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_21"/></StgValue>
</operation>

<operation id="5749" st_id="1098" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.21:3  br i1 %tmp_7_2_21, label %134, label %._crit_edge.2.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1099" st_id="1099">

<operation id="5750" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2778" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_21_trn_cast1 = zext i7 %k_1_2_21 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_21_trn_cast1"/></StgValue>
</operation>

<operation id="5751" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2779" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_21_trn_cast = zext i7 %k_1_2_21 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_21_trn_cast"/></StgValue>
</operation>

<operation id="5752" st_id="1099" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2780" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr382 = add i14 %tmp_10_2_21_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr382"/></StgValue>
</operation>

<operation id="5753" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2781" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_244 = zext i14 %p_addr382 to i64

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="5754" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2782" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_112 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_244

]]></node>
<StgValue><ssdm name="A_addr_112"/></StgValue>
</operation>

<operation id="5755" st_id="1099" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2783" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_112 = load i32* %A_addr_112, align 4

]]></node>
<StgValue><ssdm name="A_load_112"/></StgValue>
</operation>

<operation id="5756" st_id="1099" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2784" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr440 = mul i13 %tmp_10_2_21_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr440"/></StgValue>
</operation>

<operation id="5757" st_id="1099" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2785" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr441 = add i13 %tmp_2_trn_cast1, %p_addr440

]]></node>
<StgValue><ssdm name="p_addr441"/></StgValue>
</operation>

<operation id="5758" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2786" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_245 = zext i13 %p_addr441 to i64

]]></node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="5759" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2787" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_112 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_245

]]></node>
<StgValue><ssdm name="B_addr_112"/></StgValue>
</operation>

<operation id="5760" st_id="1099" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2788" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_112 = load i32* %B_addr_112, align 4

]]></node>
<StgValue><ssdm name="B_load_112"/></StgValue>
</operation>
</state>

<state id="1100" st_id="1100">

<operation id="5761" st_id="1100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2783" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_112 = load i32* %A_addr_112, align 4

]]></node>
<StgValue><ssdm name="A_load_112"/></StgValue>
</operation>

<operation id="5762" st_id="1100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2788" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_112 = load i32* %B_addr_112, align 4

]]></node>
<StgValue><ssdm name="B_load_112"/></StgValue>
</operation>
</state>

<state id="1101" st_id="1101">

<operation id="5763" st_id="1101" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_21 = mul nsw i32 %B_load_112, %A_load_112

]]></node>
<StgValue><ssdm name="tmp_11_2_21"/></StgValue>
</operation>
</state>

<state id="1102" st_id="1102">

<operation id="5764" st_id="1102" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_21 = mul nsw i32 %B_load_112, %A_load_112

]]></node>
<StgValue><ssdm name="tmp_11_2_21"/></StgValue>
</operation>
</state>

<state id="1103" st_id="1103">

<operation id="5765" st_id="1103" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_21 = mul nsw i32 %B_load_112, %A_load_112

]]></node>
<StgValue><ssdm name="tmp_11_2_21"/></StgValue>
</operation>
</state>

<state id="1104" st_id="1104">

<operation id="5766" st_id="1104" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_21 = mul nsw i32 %B_load_112, %A_load_112

]]></node>
<StgValue><ssdm name="tmp_11_2_21"/></StgValue>
</operation>
</state>

<state id="1105" st_id="1105">

<operation id="5767" st_id="1105" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_21 = mul nsw i32 %B_load_112, %A_load_112

]]></node>
<StgValue><ssdm name="tmp_11_2_21"/></StgValue>
</operation>
</state>

<state id="1106" st_id="1106">

<operation id="5768" st_id="1106" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_21 = mul nsw i32 %B_load_112, %A_load_112

]]></node>
<StgValue><ssdm name="tmp_11_2_21"/></StgValue>
</operation>

<operation id="5769" st_id="1106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2790" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_112 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_112"/></StgValue>
</operation>
</state>

<state id="1107" st_id="1107">

<operation id="5770" st_id="1107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8409">
<or_exp><and_exp><literal name="tmp_7_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2790" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_112 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_112"/></StgValue>
</operation>

<operation id="5771" st_id="1107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8409">
<or_exp><and_exp><literal name="tmp_7_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_21 = add nsw i32 %C_load_112, %tmp_11_2_21

]]></node>
<StgValue><ssdm name="tmp_12_2_21"/></StgValue>
</operation>

<operation id="5772" st_id="1107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8409">
<or_exp><and_exp><literal name="tmp_7_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2792" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_21, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5773" st_id="1107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8409">
<or_exp><and_exp><literal name="tmp_7_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2793" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5774" st_id="1107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2795" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.22:0  %k_1_2_22 = add i7 %k_2, 23

]]></node>
<StgValue><ssdm name="k_1_2_22"/></StgValue>
</operation>

<operation id="5775" st_id="1107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2796" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.22:1  %k_1_2_22_cast = zext i7 %k_1_2_22 to i8

]]></node>
<StgValue><ssdm name="k_1_2_22_cast"/></StgValue>
</operation>

<operation id="5776" st_id="1107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2797" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.22:2  %tmp_7_2_22 = icmp ult i8 %k_1_2_22_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_22"/></StgValue>
</operation>

<operation id="5777" st_id="1107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2798" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.22:3  br i1 %tmp_7_2_22, label %135, label %._crit_edge.2.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1108" st_id="1108">

<operation id="5778" st_id="1108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2800" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_22_trn_cast1 = zext i7 %k_1_2_22 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_22_trn_cast1"/></StgValue>
</operation>

<operation id="5779" st_id="1108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2801" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_22_trn_cast = zext i7 %k_1_2_22 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_22_trn_cast"/></StgValue>
</operation>

<operation id="5780" st_id="1108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2802" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr379 = add i14 %tmp_10_2_22_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr379"/></StgValue>
</operation>

<operation id="5781" st_id="1108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2803" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_254 = zext i14 %p_addr379 to i64

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="5782" st_id="1108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2804" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_117 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_254

]]></node>
<StgValue><ssdm name="A_addr_117"/></StgValue>
</operation>

<operation id="5783" st_id="1108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2805" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_117 = load i32* %A_addr_117, align 4

]]></node>
<StgValue><ssdm name="A_load_117"/></StgValue>
</operation>

<operation id="5784" st_id="1108" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2806" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr453 = mul i13 %tmp_10_2_22_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr453"/></StgValue>
</operation>

<operation id="5785" st_id="1108" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2807" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr455 = add i13 %tmp_2_trn_cast1, %p_addr453

]]></node>
<StgValue><ssdm name="p_addr455"/></StgValue>
</operation>

<operation id="5786" st_id="1108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2808" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_255 = zext i13 %p_addr455 to i64

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="5787" st_id="1108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2809" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_117 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_255

]]></node>
<StgValue><ssdm name="B_addr_117"/></StgValue>
</operation>

<operation id="5788" st_id="1108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2810" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_117 = load i32* %B_addr_117, align 4

]]></node>
<StgValue><ssdm name="B_load_117"/></StgValue>
</operation>
</state>

<state id="1109" st_id="1109">

<operation id="5789" st_id="1109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2805" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_117 = load i32* %A_addr_117, align 4

]]></node>
<StgValue><ssdm name="A_load_117"/></StgValue>
</operation>

<operation id="5790" st_id="1109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2810" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_117 = load i32* %B_addr_117, align 4

]]></node>
<StgValue><ssdm name="B_load_117"/></StgValue>
</operation>
</state>

<state id="1110" st_id="1110">

<operation id="5791" st_id="1110" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_22 = mul nsw i32 %B_load_117, %A_load_117

]]></node>
<StgValue><ssdm name="tmp_11_2_22"/></StgValue>
</operation>
</state>

<state id="1111" st_id="1111">

<operation id="5792" st_id="1111" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_22 = mul nsw i32 %B_load_117, %A_load_117

]]></node>
<StgValue><ssdm name="tmp_11_2_22"/></StgValue>
</operation>
</state>

<state id="1112" st_id="1112">

<operation id="5793" st_id="1112" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_22 = mul nsw i32 %B_load_117, %A_load_117

]]></node>
<StgValue><ssdm name="tmp_11_2_22"/></StgValue>
</operation>
</state>

<state id="1113" st_id="1113">

<operation id="5794" st_id="1113" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_22 = mul nsw i32 %B_load_117, %A_load_117

]]></node>
<StgValue><ssdm name="tmp_11_2_22"/></StgValue>
</operation>
</state>

<state id="1114" st_id="1114">

<operation id="5795" st_id="1114" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_22 = mul nsw i32 %B_load_117, %A_load_117

]]></node>
<StgValue><ssdm name="tmp_11_2_22"/></StgValue>
</operation>
</state>

<state id="1115" st_id="1115">

<operation id="5796" st_id="1115" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_22 = mul nsw i32 %B_load_117, %A_load_117

]]></node>
<StgValue><ssdm name="tmp_11_2_22"/></StgValue>
</operation>

<operation id="5797" st_id="1115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2812" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_117 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_117"/></StgValue>
</operation>
</state>

<state id="1116" st_id="1116">

<operation id="5798" st_id="1116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8421">
<or_exp><and_exp><literal name="tmp_7_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2812" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_117 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_117"/></StgValue>
</operation>

<operation id="5799" st_id="1116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8421">
<or_exp><and_exp><literal name="tmp_7_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_22 = add nsw i32 %C_load_117, %tmp_11_2_22

]]></node>
<StgValue><ssdm name="tmp_12_2_22"/></StgValue>
</operation>

<operation id="5800" st_id="1116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8421">
<or_exp><and_exp><literal name="tmp_7_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2814" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_22, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5801" st_id="1116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8421">
<or_exp><and_exp><literal name="tmp_7_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2815" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5802" st_id="1116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2817" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.23:0  %k_1_2_23 = add i7 %k_2, 24

]]></node>
<StgValue><ssdm name="k_1_2_23"/></StgValue>
</operation>

<operation id="5803" st_id="1116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2818" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.23:1  %k_1_2_23_cast = zext i7 %k_1_2_23 to i8

]]></node>
<StgValue><ssdm name="k_1_2_23_cast"/></StgValue>
</operation>

<operation id="5804" st_id="1116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2819" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.23:2  %tmp_7_2_23 = icmp ult i8 %k_1_2_23_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_23"/></StgValue>
</operation>

<operation id="5805" st_id="1116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2820" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.23:3  br i1 %tmp_7_2_23, label %136, label %._crit_edge.2.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1117" st_id="1117">

<operation id="5806" st_id="1117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2822" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_23_trn_cast1 = zext i7 %k_1_2_23 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_23_trn_cast1"/></StgValue>
</operation>

<operation id="5807" st_id="1117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2823" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_23_trn_cast = zext i7 %k_1_2_23 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_23_trn_cast"/></StgValue>
</operation>

<operation id="5808" st_id="1117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2824" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr376 = add i14 %tmp_10_2_23_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr376"/></StgValue>
</operation>

<operation id="5809" st_id="1117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2825" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_264 = zext i14 %p_addr376 to i64

]]></node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="5810" st_id="1117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2826" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_122 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_264

]]></node>
<StgValue><ssdm name="A_addr_122"/></StgValue>
</operation>

<operation id="5811" st_id="1117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2827" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_122 = load i32* %A_addr_122, align 4

]]></node>
<StgValue><ssdm name="A_load_122"/></StgValue>
</operation>

<operation id="5812" st_id="1117" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2828" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr471 = mul i13 %tmp_10_2_23_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr471"/></StgValue>
</operation>

<operation id="5813" st_id="1117" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2829" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr473 = add i13 %tmp_2_trn_cast1, %p_addr471

]]></node>
<StgValue><ssdm name="p_addr473"/></StgValue>
</operation>

<operation id="5814" st_id="1117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2830" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_265 = zext i13 %p_addr473 to i64

]]></node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="5815" st_id="1117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2831" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_122 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_265

]]></node>
<StgValue><ssdm name="B_addr_122"/></StgValue>
</operation>

<operation id="5816" st_id="1117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2832" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_122 = load i32* %B_addr_122, align 4

]]></node>
<StgValue><ssdm name="B_load_122"/></StgValue>
</operation>
</state>

<state id="1118" st_id="1118">

<operation id="5817" st_id="1118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2827" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_122 = load i32* %A_addr_122, align 4

]]></node>
<StgValue><ssdm name="A_load_122"/></StgValue>
</operation>

<operation id="5818" st_id="1118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2832" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_122 = load i32* %B_addr_122, align 4

]]></node>
<StgValue><ssdm name="B_load_122"/></StgValue>
</operation>
</state>

<state id="1119" st_id="1119">

<operation id="5819" st_id="1119" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_23 = mul nsw i32 %B_load_122, %A_load_122

]]></node>
<StgValue><ssdm name="tmp_11_2_23"/></StgValue>
</operation>
</state>

<state id="1120" st_id="1120">

<operation id="5820" st_id="1120" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_23 = mul nsw i32 %B_load_122, %A_load_122

]]></node>
<StgValue><ssdm name="tmp_11_2_23"/></StgValue>
</operation>
</state>

<state id="1121" st_id="1121">

<operation id="5821" st_id="1121" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_23 = mul nsw i32 %B_load_122, %A_load_122

]]></node>
<StgValue><ssdm name="tmp_11_2_23"/></StgValue>
</operation>
</state>

<state id="1122" st_id="1122">

<operation id="5822" st_id="1122" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_23 = mul nsw i32 %B_load_122, %A_load_122

]]></node>
<StgValue><ssdm name="tmp_11_2_23"/></StgValue>
</operation>
</state>

<state id="1123" st_id="1123">

<operation id="5823" st_id="1123" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_23 = mul nsw i32 %B_load_122, %A_load_122

]]></node>
<StgValue><ssdm name="tmp_11_2_23"/></StgValue>
</operation>
</state>

<state id="1124" st_id="1124">

<operation id="5824" st_id="1124" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_23 = mul nsw i32 %B_load_122, %A_load_122

]]></node>
<StgValue><ssdm name="tmp_11_2_23"/></StgValue>
</operation>

<operation id="5825" st_id="1124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2834" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_122 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_122"/></StgValue>
</operation>
</state>

<state id="1125" st_id="1125">

<operation id="5826" st_id="1125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8433">
<or_exp><and_exp><literal name="tmp_7_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2834" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_122 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_122"/></StgValue>
</operation>

<operation id="5827" st_id="1125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8433">
<or_exp><and_exp><literal name="tmp_7_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_23 = add nsw i32 %C_load_122, %tmp_11_2_23

]]></node>
<StgValue><ssdm name="tmp_12_2_23"/></StgValue>
</operation>

<operation id="5828" st_id="1125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8433">
<or_exp><and_exp><literal name="tmp_7_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2836" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_23, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5829" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8433">
<or_exp><and_exp><literal name="tmp_7_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2837" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5830" st_id="1125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2839" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.24:0  %k_1_2_24 = add i7 %k_2, 25

]]></node>
<StgValue><ssdm name="k_1_2_24"/></StgValue>
</operation>

<operation id="5831" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2840" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.24:1  %k_1_2_24_cast = zext i7 %k_1_2_24 to i8

]]></node>
<StgValue><ssdm name="k_1_2_24_cast"/></StgValue>
</operation>

<operation id="5832" st_id="1125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2841" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.24:2  %tmp_7_2_24 = icmp ult i8 %k_1_2_24_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_24"/></StgValue>
</operation>

<operation id="5833" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.24:3  br i1 %tmp_7_2_24, label %137, label %._crit_edge.2.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1126" st_id="1126">

<operation id="5834" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2844" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_24_trn_cast1 = zext i7 %k_1_2_24 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_24_trn_cast1"/></StgValue>
</operation>

<operation id="5835" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2845" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_24_trn_cast = zext i7 %k_1_2_24 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_24_trn_cast"/></StgValue>
</operation>

<operation id="5836" st_id="1126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2846" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr373 = add i14 %tmp_10_2_24_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr373"/></StgValue>
</operation>

<operation id="5837" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2847" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_274 = zext i14 %p_addr373 to i64

]]></node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="5838" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2848" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_127 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_274

]]></node>
<StgValue><ssdm name="A_addr_127"/></StgValue>
</operation>

<operation id="5839" st_id="1126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2849" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_127 = load i32* %A_addr_127, align 4

]]></node>
<StgValue><ssdm name="A_load_127"/></StgValue>
</operation>

<operation id="5840" st_id="1126" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2850" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr489 = mul i13 %tmp_10_2_24_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr489"/></StgValue>
</operation>

<operation id="5841" st_id="1126" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2851" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr491 = add i13 %tmp_2_trn_cast1, %p_addr489

]]></node>
<StgValue><ssdm name="p_addr491"/></StgValue>
</operation>

<operation id="5842" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2852" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_275 = zext i13 %p_addr491 to i64

]]></node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="5843" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2853" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_127 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_275

]]></node>
<StgValue><ssdm name="B_addr_127"/></StgValue>
</operation>

<operation id="5844" st_id="1126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2854" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_127 = load i32* %B_addr_127, align 4

]]></node>
<StgValue><ssdm name="B_load_127"/></StgValue>
</operation>
</state>

<state id="1127" st_id="1127">

<operation id="5845" st_id="1127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2849" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_127 = load i32* %A_addr_127, align 4

]]></node>
<StgValue><ssdm name="A_load_127"/></StgValue>
</operation>

<operation id="5846" st_id="1127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2854" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_127 = load i32* %B_addr_127, align 4

]]></node>
<StgValue><ssdm name="B_load_127"/></StgValue>
</operation>
</state>

<state id="1128" st_id="1128">

<operation id="5847" st_id="1128" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_24 = mul nsw i32 %B_load_127, %A_load_127

]]></node>
<StgValue><ssdm name="tmp_11_2_24"/></StgValue>
</operation>
</state>

<state id="1129" st_id="1129">

<operation id="5848" st_id="1129" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_24 = mul nsw i32 %B_load_127, %A_load_127

]]></node>
<StgValue><ssdm name="tmp_11_2_24"/></StgValue>
</operation>
</state>

<state id="1130" st_id="1130">

<operation id="5849" st_id="1130" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_24 = mul nsw i32 %B_load_127, %A_load_127

]]></node>
<StgValue><ssdm name="tmp_11_2_24"/></StgValue>
</operation>
</state>

<state id="1131" st_id="1131">

<operation id="5850" st_id="1131" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_24 = mul nsw i32 %B_load_127, %A_load_127

]]></node>
<StgValue><ssdm name="tmp_11_2_24"/></StgValue>
</operation>
</state>

<state id="1132" st_id="1132">

<operation id="5851" st_id="1132" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_24 = mul nsw i32 %B_load_127, %A_load_127

]]></node>
<StgValue><ssdm name="tmp_11_2_24"/></StgValue>
</operation>

<operation id="5852" st_id="1132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2856" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_127 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_127"/></StgValue>
</operation>
</state>

<state id="1133" st_id="1133">

<operation id="5853" st_id="1133" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_24 = mul nsw i32 %B_load_127, %A_load_127

]]></node>
<StgValue><ssdm name="tmp_11_2_24"/></StgValue>
</operation>

<operation id="5854" st_id="1133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2856" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_127 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_127"/></StgValue>
</operation>

<operation id="5855" st_id="1133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_24 = add nsw i32 %C_load_127, %tmp_11_2_24

]]></node>
<StgValue><ssdm name="tmp_12_2_24"/></StgValue>
</operation>
</state>

<state id="1134" st_id="1134">

<operation id="5856" st_id="1134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8445">
<or_exp><and_exp><literal name="tmp_7_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2858" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_24, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5857" st_id="1134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8445">
<or_exp><and_exp><literal name="tmp_7_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2859" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5858" st_id="1134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2861" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.25:0  %k_1_2_25 = add i7 %k_2, 26

]]></node>
<StgValue><ssdm name="k_1_2_25"/></StgValue>
</operation>

<operation id="5859" st_id="1134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2862" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.25:1  %k_1_2_25_cast = zext i7 %k_1_2_25 to i8

]]></node>
<StgValue><ssdm name="k_1_2_25_cast"/></StgValue>
</operation>

<operation id="5860" st_id="1134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2863" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.25:2  %tmp_7_2_25 = icmp ult i8 %k_1_2_25_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_25"/></StgValue>
</operation>

<operation id="5861" st_id="1134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2864" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.25:3  br i1 %tmp_7_2_25, label %138, label %._crit_edge.2.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1135" st_id="1135">

<operation id="5862" st_id="1135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2866" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_25_trn_cast1 = zext i7 %k_1_2_25 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_25_trn_cast1"/></StgValue>
</operation>

<operation id="5863" st_id="1135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2867" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_25_trn_cast = zext i7 %k_1_2_25 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_25_trn_cast"/></StgValue>
</operation>

<operation id="5864" st_id="1135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2868" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr370 = add i14 %tmp_10_2_25_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr370"/></StgValue>
</operation>

<operation id="5865" st_id="1135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2869" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_284 = zext i14 %p_addr370 to i64

]]></node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="5866" st_id="1135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2870" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_132 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_284

]]></node>
<StgValue><ssdm name="A_addr_132"/></StgValue>
</operation>

<operation id="5867" st_id="1135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2871" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_132 = load i32* %A_addr_132, align 4

]]></node>
<StgValue><ssdm name="A_load_132"/></StgValue>
</operation>

<operation id="5868" st_id="1135" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2872" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr507 = mul i13 %tmp_10_2_25_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr507"/></StgValue>
</operation>

<operation id="5869" st_id="1135" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2873" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr509 = add i13 %tmp_2_trn_cast1, %p_addr507

]]></node>
<StgValue><ssdm name="p_addr509"/></StgValue>
</operation>

<operation id="5870" st_id="1135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2874" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_285 = zext i13 %p_addr509 to i64

]]></node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="5871" st_id="1135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2875" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_132 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_285

]]></node>
<StgValue><ssdm name="B_addr_132"/></StgValue>
</operation>

<operation id="5872" st_id="1135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2876" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_132 = load i32* %B_addr_132, align 4

]]></node>
<StgValue><ssdm name="B_load_132"/></StgValue>
</operation>
</state>

<state id="1136" st_id="1136">

<operation id="5873" st_id="1136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2871" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_132 = load i32* %A_addr_132, align 4

]]></node>
<StgValue><ssdm name="A_load_132"/></StgValue>
</operation>

<operation id="5874" st_id="1136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2876" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_132 = load i32* %B_addr_132, align 4

]]></node>
<StgValue><ssdm name="B_load_132"/></StgValue>
</operation>
</state>

<state id="1137" st_id="1137">

<operation id="5875" st_id="1137" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_25 = mul nsw i32 %B_load_132, %A_load_132

]]></node>
<StgValue><ssdm name="tmp_11_2_25"/></StgValue>
</operation>
</state>

<state id="1138" st_id="1138">

<operation id="5876" st_id="1138" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_25 = mul nsw i32 %B_load_132, %A_load_132

]]></node>
<StgValue><ssdm name="tmp_11_2_25"/></StgValue>
</operation>
</state>

<state id="1139" st_id="1139">

<operation id="5877" st_id="1139" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_25 = mul nsw i32 %B_load_132, %A_load_132

]]></node>
<StgValue><ssdm name="tmp_11_2_25"/></StgValue>
</operation>
</state>

<state id="1140" st_id="1140">

<operation id="5878" st_id="1140" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_25 = mul nsw i32 %B_load_132, %A_load_132

]]></node>
<StgValue><ssdm name="tmp_11_2_25"/></StgValue>
</operation>
</state>

<state id="1141" st_id="1141">

<operation id="5879" st_id="1141" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_25 = mul nsw i32 %B_load_132, %A_load_132

]]></node>
<StgValue><ssdm name="tmp_11_2_25"/></StgValue>
</operation>
</state>

<state id="1142" st_id="1142">

<operation id="5880" st_id="1142" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_25 = mul nsw i32 %B_load_132, %A_load_132

]]></node>
<StgValue><ssdm name="tmp_11_2_25"/></StgValue>
</operation>

<operation id="5881" st_id="1142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2878" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_132 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_132"/></StgValue>
</operation>
</state>

<state id="1143" st_id="1143">

<operation id="5882" st_id="1143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8457">
<or_exp><and_exp><literal name="tmp_7_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2878" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_132 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_132"/></StgValue>
</operation>

<operation id="5883" st_id="1143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8457">
<or_exp><and_exp><literal name="tmp_7_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_25 = add nsw i32 %C_load_132, %tmp_11_2_25

]]></node>
<StgValue><ssdm name="tmp_12_2_25"/></StgValue>
</operation>

<operation id="5884" st_id="1143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8457">
<or_exp><and_exp><literal name="tmp_7_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2880" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_25, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5885" st_id="1143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8457">
<or_exp><and_exp><literal name="tmp_7_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2881" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5886" st_id="1143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2883" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.26:0  %k_1_2_26 = add i7 %k_2, 27

]]></node>
<StgValue><ssdm name="k_1_2_26"/></StgValue>
</operation>

<operation id="5887" st_id="1143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2884" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.26:1  %k_1_2_26_cast = zext i7 %k_1_2_26 to i8

]]></node>
<StgValue><ssdm name="k_1_2_26_cast"/></StgValue>
</operation>

<operation id="5888" st_id="1143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2885" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.26:2  %tmp_7_2_26 = icmp ult i8 %k_1_2_26_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_26"/></StgValue>
</operation>

<operation id="5889" st_id="1143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2886" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.26:3  br i1 %tmp_7_2_26, label %139, label %._crit_edge.2.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1144" st_id="1144">

<operation id="5890" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2888" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_26_trn_cast1 = zext i7 %k_1_2_26 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_26_trn_cast1"/></StgValue>
</operation>

<operation id="5891" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2889" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_26_trn_cast = zext i7 %k_1_2_26 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_26_trn_cast"/></StgValue>
</operation>

<operation id="5892" st_id="1144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2890" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr367 = add i14 %tmp_10_2_26_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr367"/></StgValue>
</operation>

<operation id="5893" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2891" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_294 = zext i14 %p_addr367 to i64

]]></node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="5894" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2892" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_137 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_294

]]></node>
<StgValue><ssdm name="A_addr_137"/></StgValue>
</operation>

<operation id="5895" st_id="1144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2893" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_137 = load i32* %A_addr_137, align 4

]]></node>
<StgValue><ssdm name="A_load_137"/></StgValue>
</operation>

<operation id="5896" st_id="1144" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2894" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr519 = mul i13 %tmp_10_2_26_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr519"/></StgValue>
</operation>

<operation id="5897" st_id="1144" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2895" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr520 = add i13 %tmp_2_trn_cast1, %p_addr519

]]></node>
<StgValue><ssdm name="p_addr520"/></StgValue>
</operation>

<operation id="5898" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2896" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_295 = zext i13 %p_addr520 to i64

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="5899" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2897" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_137 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_295

]]></node>
<StgValue><ssdm name="B_addr_137"/></StgValue>
</operation>

<operation id="5900" st_id="1144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2898" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_137 = load i32* %B_addr_137, align 4

]]></node>
<StgValue><ssdm name="B_load_137"/></StgValue>
</operation>
</state>

<state id="1145" st_id="1145">

<operation id="5901" st_id="1145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2893" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_137 = load i32* %A_addr_137, align 4

]]></node>
<StgValue><ssdm name="A_load_137"/></StgValue>
</operation>

<operation id="5902" st_id="1145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2898" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_137 = load i32* %B_addr_137, align 4

]]></node>
<StgValue><ssdm name="B_load_137"/></StgValue>
</operation>
</state>

<state id="1146" st_id="1146">

<operation id="5903" st_id="1146" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_26 = mul nsw i32 %B_load_137, %A_load_137

]]></node>
<StgValue><ssdm name="tmp_11_2_26"/></StgValue>
</operation>
</state>

<state id="1147" st_id="1147">

<operation id="5904" st_id="1147" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_26 = mul nsw i32 %B_load_137, %A_load_137

]]></node>
<StgValue><ssdm name="tmp_11_2_26"/></StgValue>
</operation>
</state>

<state id="1148" st_id="1148">

<operation id="5905" st_id="1148" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_26 = mul nsw i32 %B_load_137, %A_load_137

]]></node>
<StgValue><ssdm name="tmp_11_2_26"/></StgValue>
</operation>
</state>

<state id="1149" st_id="1149">

<operation id="5906" st_id="1149" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_26 = mul nsw i32 %B_load_137, %A_load_137

]]></node>
<StgValue><ssdm name="tmp_11_2_26"/></StgValue>
</operation>
</state>

<state id="1150" st_id="1150">

<operation id="5907" st_id="1150" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_26 = mul nsw i32 %B_load_137, %A_load_137

]]></node>
<StgValue><ssdm name="tmp_11_2_26"/></StgValue>
</operation>
</state>

<state id="1151" st_id="1151">

<operation id="5908" st_id="1151" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_26 = mul nsw i32 %B_load_137, %A_load_137

]]></node>
<StgValue><ssdm name="tmp_11_2_26"/></StgValue>
</operation>

<operation id="5909" st_id="1151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2900" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_137 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_137"/></StgValue>
</operation>
</state>

<state id="1152" st_id="1152">

<operation id="5910" st_id="1152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8469">
<or_exp><and_exp><literal name="tmp_7_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2900" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_137 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_137"/></StgValue>
</operation>

<operation id="5911" st_id="1152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8469">
<or_exp><and_exp><literal name="tmp_7_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_26 = add nsw i32 %C_load_137, %tmp_11_2_26

]]></node>
<StgValue><ssdm name="tmp_12_2_26"/></StgValue>
</operation>

<operation id="5912" st_id="1152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8469">
<or_exp><and_exp><literal name="tmp_7_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2902" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_26, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5913" st_id="1152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8469">
<or_exp><and_exp><literal name="tmp_7_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2903" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5914" st_id="1152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2905" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.27:0  %k_1_2_27 = add i7 %k_2, 28

]]></node>
<StgValue><ssdm name="k_1_2_27"/></StgValue>
</operation>

<operation id="5915" st_id="1152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2906" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2.27:1  %k_1_2_27_cast = zext i7 %k_1_2_27 to i8

]]></node>
<StgValue><ssdm name="k_1_2_27_cast"/></StgValue>
</operation>

<operation id="5916" st_id="1152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2907" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.27:2  %tmp_7_2_27 = icmp ult i8 %k_1_2_27_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_27"/></StgValue>
</operation>

<operation id="5917" st_id="1152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2908" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.27:3  br i1 %tmp_7_2_27, label %140, label %._crit_edge.2.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1153" st_id="1153">

<operation id="5918" st_id="1153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2910" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_2_27_trn_cast1 = zext i7 %k_1_2_27 to i13

]]></node>
<StgValue><ssdm name="tmp_10_2_27_trn_cast1"/></StgValue>
</operation>

<operation id="5919" st_id="1153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2911" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_2_27_trn_cast = zext i7 %k_1_2_27 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_27_trn_cast"/></StgValue>
</operation>

<operation id="5920" st_id="1153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2912" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr364 = add i14 %tmp_10_2_27_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr364"/></StgValue>
</operation>

<operation id="5921" st_id="1153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2913" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_304 = zext i14 %p_addr364 to i64

]]></node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="5922" st_id="1153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2914" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_142 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_304

]]></node>
<StgValue><ssdm name="A_addr_142"/></StgValue>
</operation>

<operation id="5923" st_id="1153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2915" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_142 = load i32* %A_addr_142, align 4

]]></node>
<StgValue><ssdm name="A_load_142"/></StgValue>
</operation>

<operation id="5924" st_id="1153" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2916" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr530 = mul i13 %tmp_10_2_27_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr530"/></StgValue>
</operation>

<operation id="5925" st_id="1153" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2917" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr531 = add i13 %tmp_2_trn_cast1, %p_addr530

]]></node>
<StgValue><ssdm name="p_addr531"/></StgValue>
</operation>

<operation id="5926" st_id="1153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2918" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_305 = zext i13 %p_addr531 to i64

]]></node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="5927" st_id="1153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2919" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_142 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_305

]]></node>
<StgValue><ssdm name="B_addr_142"/></StgValue>
</operation>

<operation id="5928" st_id="1153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2920" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_142 = load i32* %B_addr_142, align 4

]]></node>
<StgValue><ssdm name="B_load_142"/></StgValue>
</operation>
</state>

<state id="1154" st_id="1154">

<operation id="5929" st_id="1154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2915" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_142 = load i32* %A_addr_142, align 4

]]></node>
<StgValue><ssdm name="A_load_142"/></StgValue>
</operation>

<operation id="5930" st_id="1154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2920" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_142 = load i32* %B_addr_142, align 4

]]></node>
<StgValue><ssdm name="B_load_142"/></StgValue>
</operation>
</state>

<state id="1155" st_id="1155">

<operation id="5931" st_id="1155" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_27 = mul nsw i32 %B_load_142, %A_load_142

]]></node>
<StgValue><ssdm name="tmp_11_2_27"/></StgValue>
</operation>
</state>

<state id="1156" st_id="1156">

<operation id="5932" st_id="1156" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_27 = mul nsw i32 %B_load_142, %A_load_142

]]></node>
<StgValue><ssdm name="tmp_11_2_27"/></StgValue>
</operation>
</state>

<state id="1157" st_id="1157">

<operation id="5933" st_id="1157" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_27 = mul nsw i32 %B_load_142, %A_load_142

]]></node>
<StgValue><ssdm name="tmp_11_2_27"/></StgValue>
</operation>
</state>

<state id="1158" st_id="1158">

<operation id="5934" st_id="1158" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_27 = mul nsw i32 %B_load_142, %A_load_142

]]></node>
<StgValue><ssdm name="tmp_11_2_27"/></StgValue>
</operation>
</state>

<state id="1159" st_id="1159">

<operation id="5935" st_id="1159" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_27 = mul nsw i32 %B_load_142, %A_load_142

]]></node>
<StgValue><ssdm name="tmp_11_2_27"/></StgValue>
</operation>
</state>

<state id="1160" st_id="1160">

<operation id="5936" st_id="1160" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_27 = mul nsw i32 %B_load_142, %A_load_142

]]></node>
<StgValue><ssdm name="tmp_11_2_27"/></StgValue>
</operation>

<operation id="5937" st_id="1160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2922" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_142 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_142"/></StgValue>
</operation>
</state>

<state id="1161" st_id="1161">

<operation id="5938" st_id="1161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8481">
<or_exp><and_exp><literal name="tmp_7_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2922" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_142 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_142"/></StgValue>
</operation>

<operation id="5939" st_id="1161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8481">
<or_exp><and_exp><literal name="tmp_7_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_27 = add nsw i32 %C_load_142, %tmp_11_2_27

]]></node>
<StgValue><ssdm name="tmp_12_2_27"/></StgValue>
</operation>

<operation id="5940" st_id="1161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8481">
<or_exp><and_exp><literal name="tmp_7_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2924" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_27, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5941" st_id="1161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8481">
<or_exp><and_exp><literal name="tmp_7_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2925" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5942" st_id="1161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2927" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.28:0  %k_1_2_28 = add i8 %k_2_cast, 29

]]></node>
<StgValue><ssdm name="k_1_2_28"/></StgValue>
</operation>

<operation id="5943" st_id="1161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2928" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.28:1  %tmp_7_2_28 = icmp ult i8 %k_1_2_28, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_28"/></StgValue>
</operation>

<operation id="5944" st_id="1161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2929" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.28:2  br i1 %tmp_7_2_28, label %141, label %._crit_edge.2.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1162" st_id="1162">

<operation id="5945" st_id="1162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2931" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_28_trn_cast1 = zext i8 %k_1_2_28 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_28_trn_cast1"/></StgValue>
</operation>

<operation id="5946" st_id="1162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2932" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_28_trn_cast = zext i8 %k_1_2_28 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_28_trn_cast"/></StgValue>
</operation>

<operation id="5947" st_id="1162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2933" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr361 = add i14 %tmp_10_2_28_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr361"/></StgValue>
</operation>

<operation id="5948" st_id="1162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2934" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_314 = zext i14 %p_addr361 to i64

]]></node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="5949" st_id="1162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2935" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_147 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_314

]]></node>
<StgValue><ssdm name="A_addr_147"/></StgValue>
</operation>

<operation id="5950" st_id="1162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2936" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_147 = load i32* %A_addr_147, align 4

]]></node>
<StgValue><ssdm name="A_load_147"/></StgValue>
</operation>

<operation id="5951" st_id="1162" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2937" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr541 = mul i14 %tmp_10_2_28_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr541"/></StgValue>
</operation>

<operation id="5952" st_id="1162" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2938" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr542 = add i14 %tmp_2_trn_cast, %p_addr541

]]></node>
<StgValue><ssdm name="p_addr542"/></StgValue>
</operation>

<operation id="5953" st_id="1162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2939" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_315 = zext i14 %p_addr542 to i64

]]></node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="5954" st_id="1162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2940" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_147 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_315

]]></node>
<StgValue><ssdm name="B_addr_147"/></StgValue>
</operation>

<operation id="5955" st_id="1162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2941" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_147 = load i32* %B_addr_147, align 4

]]></node>
<StgValue><ssdm name="B_load_147"/></StgValue>
</operation>
</state>

<state id="1163" st_id="1163">

<operation id="5956" st_id="1163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2936" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_147 = load i32* %A_addr_147, align 4

]]></node>
<StgValue><ssdm name="A_load_147"/></StgValue>
</operation>

<operation id="5957" st_id="1163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2941" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_147 = load i32* %B_addr_147, align 4

]]></node>
<StgValue><ssdm name="B_load_147"/></StgValue>
</operation>
</state>

<state id="1164" st_id="1164">

<operation id="5958" st_id="1164" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_28 = mul nsw i32 %B_load_147, %A_load_147

]]></node>
<StgValue><ssdm name="tmp_11_2_28"/></StgValue>
</operation>
</state>

<state id="1165" st_id="1165">

<operation id="5959" st_id="1165" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_28 = mul nsw i32 %B_load_147, %A_load_147

]]></node>
<StgValue><ssdm name="tmp_11_2_28"/></StgValue>
</operation>
</state>

<state id="1166" st_id="1166">

<operation id="5960" st_id="1166" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_28 = mul nsw i32 %B_load_147, %A_load_147

]]></node>
<StgValue><ssdm name="tmp_11_2_28"/></StgValue>
</operation>
</state>

<state id="1167" st_id="1167">

<operation id="5961" st_id="1167" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_28 = mul nsw i32 %B_load_147, %A_load_147

]]></node>
<StgValue><ssdm name="tmp_11_2_28"/></StgValue>
</operation>
</state>

<state id="1168" st_id="1168">

<operation id="5962" st_id="1168" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_28 = mul nsw i32 %B_load_147, %A_load_147

]]></node>
<StgValue><ssdm name="tmp_11_2_28"/></StgValue>
</operation>
</state>

<state id="1169" st_id="1169">

<operation id="5963" st_id="1169" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_28 = mul nsw i32 %B_load_147, %A_load_147

]]></node>
<StgValue><ssdm name="tmp_11_2_28"/></StgValue>
</operation>

<operation id="5964" st_id="1169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2943" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_147 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_147"/></StgValue>
</operation>
</state>

<state id="1170" st_id="1170">

<operation id="5965" st_id="1170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8493">
<or_exp><and_exp><literal name="tmp_7_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2943" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_147 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_147"/></StgValue>
</operation>

<operation id="5966" st_id="1170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8493">
<or_exp><and_exp><literal name="tmp_7_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_28 = add nsw i32 %C_load_147, %tmp_11_2_28

]]></node>
<StgValue><ssdm name="tmp_12_2_28"/></StgValue>
</operation>

<operation id="5967" st_id="1170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8493">
<or_exp><and_exp><literal name="tmp_7_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2945" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_28, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5968" st_id="1170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8493">
<or_exp><and_exp><literal name="tmp_7_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2946" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5969" st_id="1170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2948" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.29:0  %k_1_2_29 = add i8 %k_2_cast, 30

]]></node>
<StgValue><ssdm name="k_1_2_29"/></StgValue>
</operation>

<operation id="5970" st_id="1170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2949" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.29:1  %tmp_7_2_29 = icmp ult i8 %k_1_2_29, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_29"/></StgValue>
</operation>

<operation id="5971" st_id="1170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2950" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.29:2  br i1 %tmp_7_2_29, label %142, label %._crit_edge.2.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1171" st_id="1171">

<operation id="5972" st_id="1171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2952" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_29_trn_cast1 = zext i8 %k_1_2_29 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_29_trn_cast1"/></StgValue>
</operation>

<operation id="5973" st_id="1171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2953" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_29_trn_cast = zext i8 %k_1_2_29 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_29_trn_cast"/></StgValue>
</operation>

<operation id="5974" st_id="1171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2954" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr358 = add i14 %tmp_10_2_29_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr358"/></StgValue>
</operation>

<operation id="5975" st_id="1171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2955" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_324 = zext i14 %p_addr358 to i64

]]></node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="5976" st_id="1171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2956" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_152 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_324

]]></node>
<StgValue><ssdm name="A_addr_152"/></StgValue>
</operation>

<operation id="5977" st_id="1171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2957" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_152 = load i32* %A_addr_152, align 4

]]></node>
<StgValue><ssdm name="A_load_152"/></StgValue>
</operation>

<operation id="5978" st_id="1171" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2958" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr552 = mul i14 %tmp_10_2_29_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr552"/></StgValue>
</operation>

<operation id="5979" st_id="1171" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2959" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr553 = add i14 %tmp_2_trn_cast, %p_addr552

]]></node>
<StgValue><ssdm name="p_addr553"/></StgValue>
</operation>

<operation id="5980" st_id="1171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2960" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_325 = zext i14 %p_addr553 to i64

]]></node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="5981" st_id="1171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2961" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_152 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_325

]]></node>
<StgValue><ssdm name="B_addr_152"/></StgValue>
</operation>

<operation id="5982" st_id="1171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2962" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_152 = load i32* %B_addr_152, align 4

]]></node>
<StgValue><ssdm name="B_load_152"/></StgValue>
</operation>
</state>

<state id="1172" st_id="1172">

<operation id="5983" st_id="1172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2957" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_152 = load i32* %A_addr_152, align 4

]]></node>
<StgValue><ssdm name="A_load_152"/></StgValue>
</operation>

<operation id="5984" st_id="1172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2962" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_152 = load i32* %B_addr_152, align 4

]]></node>
<StgValue><ssdm name="B_load_152"/></StgValue>
</operation>
</state>

<state id="1173" st_id="1173">

<operation id="5985" st_id="1173" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_29 = mul nsw i32 %B_load_152, %A_load_152

]]></node>
<StgValue><ssdm name="tmp_11_2_29"/></StgValue>
</operation>
</state>

<state id="1174" st_id="1174">

<operation id="5986" st_id="1174" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_29 = mul nsw i32 %B_load_152, %A_load_152

]]></node>
<StgValue><ssdm name="tmp_11_2_29"/></StgValue>
</operation>
</state>

<state id="1175" st_id="1175">

<operation id="5987" st_id="1175" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_29 = mul nsw i32 %B_load_152, %A_load_152

]]></node>
<StgValue><ssdm name="tmp_11_2_29"/></StgValue>
</operation>
</state>

<state id="1176" st_id="1176">

<operation id="5988" st_id="1176" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_29 = mul nsw i32 %B_load_152, %A_load_152

]]></node>
<StgValue><ssdm name="tmp_11_2_29"/></StgValue>
</operation>
</state>

<state id="1177" st_id="1177">

<operation id="5989" st_id="1177" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_29 = mul nsw i32 %B_load_152, %A_load_152

]]></node>
<StgValue><ssdm name="tmp_11_2_29"/></StgValue>
</operation>
</state>

<state id="1178" st_id="1178">

<operation id="5990" st_id="1178" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_29 = mul nsw i32 %B_load_152, %A_load_152

]]></node>
<StgValue><ssdm name="tmp_11_2_29"/></StgValue>
</operation>

<operation id="5991" st_id="1178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2964" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_152 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_152"/></StgValue>
</operation>
</state>

<state id="1179" st_id="1179">

<operation id="5992" st_id="1179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8505">
<or_exp><and_exp><literal name="tmp_7_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2964" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_152 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_152"/></StgValue>
</operation>

<operation id="5993" st_id="1179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8505">
<or_exp><and_exp><literal name="tmp_7_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_29 = add nsw i32 %C_load_152, %tmp_11_2_29

]]></node>
<StgValue><ssdm name="tmp_12_2_29"/></StgValue>
</operation>

<operation id="5994" st_id="1179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8505">
<or_exp><and_exp><literal name="tmp_7_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2966" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_29, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5995" st_id="1179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8505">
<or_exp><and_exp><literal name="tmp_7_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2967" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5996" st_id="1179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2969" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.30:0  %k_1_2_30 = add i8 %k_2_cast, 31

]]></node>
<StgValue><ssdm name="k_1_2_30"/></StgValue>
</operation>

<operation id="5997" st_id="1179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2970" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.30:1  %tmp_7_2_30 = icmp ult i8 %k_1_2_30, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_30"/></StgValue>
</operation>

<operation id="5998" st_id="1179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2971" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.30:2  br i1 %tmp_7_2_30, label %143, label %._crit_edge.2.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1180" st_id="1180">

<operation id="5999" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2973" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_30_trn_cast1 = zext i8 %k_1_2_30 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_30_trn_cast1"/></StgValue>
</operation>

<operation id="6000" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2974" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_30_trn_cast = zext i8 %k_1_2_30 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_30_trn_cast"/></StgValue>
</operation>

<operation id="6001" st_id="1180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2975" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr355 = add i14 %tmp_10_2_30_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr355"/></StgValue>
</operation>

<operation id="6002" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2976" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_334 = zext i14 %p_addr355 to i64

]]></node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="6003" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2977" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_157 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_334

]]></node>
<StgValue><ssdm name="A_addr_157"/></StgValue>
</operation>

<operation id="6004" st_id="1180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2978" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_157 = load i32* %A_addr_157, align 4

]]></node>
<StgValue><ssdm name="A_load_157"/></StgValue>
</operation>

<operation id="6005" st_id="1180" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2979" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr563 = mul i14 %tmp_10_2_30_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr563"/></StgValue>
</operation>

<operation id="6006" st_id="1180" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2980" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr564 = add i14 %tmp_2_trn_cast, %p_addr563

]]></node>
<StgValue><ssdm name="p_addr564"/></StgValue>
</operation>

<operation id="6007" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2981" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_335 = zext i14 %p_addr564 to i64

]]></node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="6008" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2982" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_157 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_335

]]></node>
<StgValue><ssdm name="B_addr_157"/></StgValue>
</operation>

<operation id="6009" st_id="1180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2983" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_157 = load i32* %B_addr_157, align 4

]]></node>
<StgValue><ssdm name="B_load_157"/></StgValue>
</operation>
</state>

<state id="1181" st_id="1181">

<operation id="6010" st_id="1181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2978" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_157 = load i32* %A_addr_157, align 4

]]></node>
<StgValue><ssdm name="A_load_157"/></StgValue>
</operation>

<operation id="6011" st_id="1181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2983" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_157 = load i32* %B_addr_157, align 4

]]></node>
<StgValue><ssdm name="B_load_157"/></StgValue>
</operation>
</state>

<state id="1182" st_id="1182">

<operation id="6012" st_id="1182" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_30 = mul nsw i32 %B_load_157, %A_load_157

]]></node>
<StgValue><ssdm name="tmp_11_2_30"/></StgValue>
</operation>
</state>

<state id="1183" st_id="1183">

<operation id="6013" st_id="1183" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_30 = mul nsw i32 %B_load_157, %A_load_157

]]></node>
<StgValue><ssdm name="tmp_11_2_30"/></StgValue>
</operation>
</state>

<state id="1184" st_id="1184">

<operation id="6014" st_id="1184" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_30 = mul nsw i32 %B_load_157, %A_load_157

]]></node>
<StgValue><ssdm name="tmp_11_2_30"/></StgValue>
</operation>
</state>

<state id="1185" st_id="1185">

<operation id="6015" st_id="1185" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_30 = mul nsw i32 %B_load_157, %A_load_157

]]></node>
<StgValue><ssdm name="tmp_11_2_30"/></StgValue>
</operation>
</state>

<state id="1186" st_id="1186">

<operation id="6016" st_id="1186" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_30 = mul nsw i32 %B_load_157, %A_load_157

]]></node>
<StgValue><ssdm name="tmp_11_2_30"/></StgValue>
</operation>
</state>

<state id="1187" st_id="1187">

<operation id="6017" st_id="1187" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_30 = mul nsw i32 %B_load_157, %A_load_157

]]></node>
<StgValue><ssdm name="tmp_11_2_30"/></StgValue>
</operation>

<operation id="6018" st_id="1187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2985" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_157 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_157"/></StgValue>
</operation>
</state>

<state id="1188" st_id="1188">

<operation id="6019" st_id="1188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8517">
<or_exp><and_exp><literal name="tmp_7_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2985" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_157 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_157"/></StgValue>
</operation>

<operation id="6020" st_id="1188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8517">
<or_exp><and_exp><literal name="tmp_7_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_30 = add nsw i32 %C_load_157, %tmp_11_2_30

]]></node>
<StgValue><ssdm name="tmp_12_2_30"/></StgValue>
</operation>

<operation id="6021" st_id="1188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8517">
<or_exp><and_exp><literal name="tmp_7_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2987" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_30, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6022" st_id="1188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8517">
<or_exp><and_exp><literal name="tmp_7_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2988" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6023" st_id="1188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2990" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.31:0  %k_1_2_31 = add i8 %k_2_cast, 32

]]></node>
<StgValue><ssdm name="k_1_2_31"/></StgValue>
</operation>

<operation id="6024" st_id="1188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2991" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.31:1  %tmp_7_2_31 = icmp ult i8 %k_1_2_31, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_31"/></StgValue>
</operation>

<operation id="6025" st_id="1188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2992" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.31:2  br i1 %tmp_7_2_31, label %144, label %._crit_edge.2.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1189" st_id="1189">

<operation id="6026" st_id="1189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2994" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_31_trn_cast1 = zext i8 %k_1_2_31 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_31_trn_cast1"/></StgValue>
</operation>

<operation id="6027" st_id="1189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2995" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_31_trn_cast = zext i8 %k_1_2_31 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_31_trn_cast"/></StgValue>
</operation>

<operation id="6028" st_id="1189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2996" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr352 = add i14 %tmp_10_2_31_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr352"/></StgValue>
</operation>

<operation id="6029" st_id="1189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2997" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_344 = zext i14 %p_addr352 to i64

]]></node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="6030" st_id="1189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2998" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_162 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_344

]]></node>
<StgValue><ssdm name="A_addr_162"/></StgValue>
</operation>

<operation id="6031" st_id="1189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2999" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_162 = load i32* %A_addr_162, align 4

]]></node>
<StgValue><ssdm name="A_load_162"/></StgValue>
</operation>

<operation id="6032" st_id="1189" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3000" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr574 = mul i14 %tmp_10_2_31_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr574"/></StgValue>
</operation>

<operation id="6033" st_id="1189" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3001" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr575 = add i14 %tmp_2_trn_cast, %p_addr574

]]></node>
<StgValue><ssdm name="p_addr575"/></StgValue>
</operation>

<operation id="6034" st_id="1189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3002" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_345 = zext i14 %p_addr575 to i64

]]></node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="6035" st_id="1189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3003" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_162 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_345

]]></node>
<StgValue><ssdm name="B_addr_162"/></StgValue>
</operation>

<operation id="6036" st_id="1189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3004" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_162 = load i32* %B_addr_162, align 4

]]></node>
<StgValue><ssdm name="B_load_162"/></StgValue>
</operation>
</state>

<state id="1190" st_id="1190">

<operation id="6037" st_id="1190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2999" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_162 = load i32* %A_addr_162, align 4

]]></node>
<StgValue><ssdm name="A_load_162"/></StgValue>
</operation>

<operation id="6038" st_id="1190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3004" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_162 = load i32* %B_addr_162, align 4

]]></node>
<StgValue><ssdm name="B_load_162"/></StgValue>
</operation>
</state>

<state id="1191" st_id="1191">

<operation id="6039" st_id="1191" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_31 = mul nsw i32 %B_load_162, %A_load_162

]]></node>
<StgValue><ssdm name="tmp_11_2_31"/></StgValue>
</operation>
</state>

<state id="1192" st_id="1192">

<operation id="6040" st_id="1192" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_31 = mul nsw i32 %B_load_162, %A_load_162

]]></node>
<StgValue><ssdm name="tmp_11_2_31"/></StgValue>
</operation>
</state>

<state id="1193" st_id="1193">

<operation id="6041" st_id="1193" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_31 = mul nsw i32 %B_load_162, %A_load_162

]]></node>
<StgValue><ssdm name="tmp_11_2_31"/></StgValue>
</operation>
</state>

<state id="1194" st_id="1194">

<operation id="6042" st_id="1194" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_31 = mul nsw i32 %B_load_162, %A_load_162

]]></node>
<StgValue><ssdm name="tmp_11_2_31"/></StgValue>
</operation>
</state>

<state id="1195" st_id="1195">

<operation id="6043" st_id="1195" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_31 = mul nsw i32 %B_load_162, %A_load_162

]]></node>
<StgValue><ssdm name="tmp_11_2_31"/></StgValue>
</operation>
</state>

<state id="1196" st_id="1196">

<operation id="6044" st_id="1196" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_31 = mul nsw i32 %B_load_162, %A_load_162

]]></node>
<StgValue><ssdm name="tmp_11_2_31"/></StgValue>
</operation>

<operation id="6045" st_id="1196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3006" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_162 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_162"/></StgValue>
</operation>
</state>

<state id="1197" st_id="1197">

<operation id="6046" st_id="1197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8529">
<or_exp><and_exp><literal name="tmp_7_2_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3006" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_162 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_162"/></StgValue>
</operation>

<operation id="6047" st_id="1197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8529">
<or_exp><and_exp><literal name="tmp_7_2_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_31 = add nsw i32 %C_load_162, %tmp_11_2_31

]]></node>
<StgValue><ssdm name="tmp_12_2_31"/></StgValue>
</operation>

<operation id="6048" st_id="1197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8529">
<or_exp><and_exp><literal name="tmp_7_2_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3008" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_31, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6049" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8529">
<or_exp><and_exp><literal name="tmp_7_2_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3009" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6050" st_id="1197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3011" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.32:0  %k_1_2_32 = add i8 %k_2_cast, 33

]]></node>
<StgValue><ssdm name="k_1_2_32"/></StgValue>
</operation>

<operation id="6051" st_id="1197" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3012" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.32:1  %tmp_7_2_32 = icmp ult i8 %k_1_2_32, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_32"/></StgValue>
</operation>

<operation id="6052" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3013" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.32:2  br i1 %tmp_7_2_32, label %145, label %._crit_edge.2.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1198" st_id="1198">

<operation id="6053" st_id="1198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3015" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_32_trn_cast1 = zext i8 %k_1_2_32 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_32_trn_cast1"/></StgValue>
</operation>

<operation id="6054" st_id="1198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3016" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_32_trn_cast = zext i8 %k_1_2_32 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_32_trn_cast"/></StgValue>
</operation>

<operation id="6055" st_id="1198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3017" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr349 = add i14 %tmp_10_2_32_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr349"/></StgValue>
</operation>

<operation id="6056" st_id="1198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3018" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_354 = zext i14 %p_addr349 to i64

]]></node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="6057" st_id="1198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3019" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_167 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_354

]]></node>
<StgValue><ssdm name="A_addr_167"/></StgValue>
</operation>

<operation id="6058" st_id="1198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3020" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_167 = load i32* %A_addr_167, align 4

]]></node>
<StgValue><ssdm name="A_load_167"/></StgValue>
</operation>

<operation id="6059" st_id="1198" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3021" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr585 = mul i14 %tmp_10_2_32_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr585"/></StgValue>
</operation>

<operation id="6060" st_id="1198" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3022" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr586 = add i14 %tmp_2_trn_cast, %p_addr585

]]></node>
<StgValue><ssdm name="p_addr586"/></StgValue>
</operation>

<operation id="6061" st_id="1198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3023" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_355 = zext i14 %p_addr586 to i64

]]></node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="6062" st_id="1198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3024" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_167 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_355

]]></node>
<StgValue><ssdm name="B_addr_167"/></StgValue>
</operation>

<operation id="6063" st_id="1198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3025" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_167 = load i32* %B_addr_167, align 4

]]></node>
<StgValue><ssdm name="B_load_167"/></StgValue>
</operation>
</state>

<state id="1199" st_id="1199">

<operation id="6064" st_id="1199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3020" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_167 = load i32* %A_addr_167, align 4

]]></node>
<StgValue><ssdm name="A_load_167"/></StgValue>
</operation>

<operation id="6065" st_id="1199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3025" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_167 = load i32* %B_addr_167, align 4

]]></node>
<StgValue><ssdm name="B_load_167"/></StgValue>
</operation>
</state>

<state id="1200" st_id="1200">

<operation id="6066" st_id="1200" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_32 = mul nsw i32 %B_load_167, %A_load_167

]]></node>
<StgValue><ssdm name="tmp_11_2_32"/></StgValue>
</operation>
</state>

<state id="1201" st_id="1201">

<operation id="6067" st_id="1201" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_32 = mul nsw i32 %B_load_167, %A_load_167

]]></node>
<StgValue><ssdm name="tmp_11_2_32"/></StgValue>
</operation>
</state>

<state id="1202" st_id="1202">

<operation id="6068" st_id="1202" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_32 = mul nsw i32 %B_load_167, %A_load_167

]]></node>
<StgValue><ssdm name="tmp_11_2_32"/></StgValue>
</operation>
</state>

<state id="1203" st_id="1203">

<operation id="6069" st_id="1203" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_32 = mul nsw i32 %B_load_167, %A_load_167

]]></node>
<StgValue><ssdm name="tmp_11_2_32"/></StgValue>
</operation>
</state>

<state id="1204" st_id="1204">

<operation id="6070" st_id="1204" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_32 = mul nsw i32 %B_load_167, %A_load_167

]]></node>
<StgValue><ssdm name="tmp_11_2_32"/></StgValue>
</operation>
</state>

<state id="1205" st_id="1205">

<operation id="6071" st_id="1205" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_32 = mul nsw i32 %B_load_167, %A_load_167

]]></node>
<StgValue><ssdm name="tmp_11_2_32"/></StgValue>
</operation>

<operation id="6072" st_id="1205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3027" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_167 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_167"/></StgValue>
</operation>
</state>

<state id="1206" st_id="1206">

<operation id="6073" st_id="1206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8541">
<or_exp><and_exp><literal name="tmp_7_2_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3027" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_167 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_167"/></StgValue>
</operation>

<operation id="6074" st_id="1206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8541">
<or_exp><and_exp><literal name="tmp_7_2_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_32 = add nsw i32 %C_load_167, %tmp_11_2_32

]]></node>
<StgValue><ssdm name="tmp_12_2_32"/></StgValue>
</operation>

<operation id="6075" st_id="1206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8541">
<or_exp><and_exp><literal name="tmp_7_2_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3029" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_32, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6076" st_id="1206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8541">
<or_exp><and_exp><literal name="tmp_7_2_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3030" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6077" st_id="1206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3032" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.33:0  %k_1_2_33 = add i8 %k_2_cast, 34

]]></node>
<StgValue><ssdm name="k_1_2_33"/></StgValue>
</operation>

<operation id="6078" st_id="1206" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3033" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.33:1  %tmp_7_2_33 = icmp ult i8 %k_1_2_33, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_33"/></StgValue>
</operation>

<operation id="6079" st_id="1206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3034" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.33:2  br i1 %tmp_7_2_33, label %146, label %._crit_edge.2.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1207" st_id="1207">

<operation id="6080" st_id="1207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3036" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_33_trn_cast1 = zext i8 %k_1_2_33 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_33_trn_cast1"/></StgValue>
</operation>

<operation id="6081" st_id="1207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3037" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_33_trn_cast = zext i8 %k_1_2_33 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_33_trn_cast"/></StgValue>
</operation>

<operation id="6082" st_id="1207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3038" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr346 = add i14 %tmp_10_2_33_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr346"/></StgValue>
</operation>

<operation id="6083" st_id="1207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3039" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_364 = zext i14 %p_addr346 to i64

]]></node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="6084" st_id="1207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3040" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_172 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_364

]]></node>
<StgValue><ssdm name="A_addr_172"/></StgValue>
</operation>

<operation id="6085" st_id="1207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3041" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_172 = load i32* %A_addr_172, align 4

]]></node>
<StgValue><ssdm name="A_load_172"/></StgValue>
</operation>

<operation id="6086" st_id="1207" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3042" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr596 = mul i14 %tmp_10_2_33_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr596"/></StgValue>
</operation>

<operation id="6087" st_id="1207" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3043" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr597 = add i14 %tmp_2_trn_cast, %p_addr596

]]></node>
<StgValue><ssdm name="p_addr597"/></StgValue>
</operation>

<operation id="6088" st_id="1207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3044" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_365 = zext i14 %p_addr597 to i64

]]></node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="6089" st_id="1207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3045" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_172 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_365

]]></node>
<StgValue><ssdm name="B_addr_172"/></StgValue>
</operation>

<operation id="6090" st_id="1207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3046" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_172 = load i32* %B_addr_172, align 4

]]></node>
<StgValue><ssdm name="B_load_172"/></StgValue>
</operation>
</state>

<state id="1208" st_id="1208">

<operation id="6091" st_id="1208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3041" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_172 = load i32* %A_addr_172, align 4

]]></node>
<StgValue><ssdm name="A_load_172"/></StgValue>
</operation>

<operation id="6092" st_id="1208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3046" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_172 = load i32* %B_addr_172, align 4

]]></node>
<StgValue><ssdm name="B_load_172"/></StgValue>
</operation>
</state>

<state id="1209" st_id="1209">

<operation id="6093" st_id="1209" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_33 = mul nsw i32 %B_load_172, %A_load_172

]]></node>
<StgValue><ssdm name="tmp_11_2_33"/></StgValue>
</operation>
</state>

<state id="1210" st_id="1210">

<operation id="6094" st_id="1210" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_33 = mul nsw i32 %B_load_172, %A_load_172

]]></node>
<StgValue><ssdm name="tmp_11_2_33"/></StgValue>
</operation>
</state>

<state id="1211" st_id="1211">

<operation id="6095" st_id="1211" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_33 = mul nsw i32 %B_load_172, %A_load_172

]]></node>
<StgValue><ssdm name="tmp_11_2_33"/></StgValue>
</operation>
</state>

<state id="1212" st_id="1212">

<operation id="6096" st_id="1212" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_33 = mul nsw i32 %B_load_172, %A_load_172

]]></node>
<StgValue><ssdm name="tmp_11_2_33"/></StgValue>
</operation>
</state>

<state id="1213" st_id="1213">

<operation id="6097" st_id="1213" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_33 = mul nsw i32 %B_load_172, %A_load_172

]]></node>
<StgValue><ssdm name="tmp_11_2_33"/></StgValue>
</operation>
</state>

<state id="1214" st_id="1214">

<operation id="6098" st_id="1214" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_33 = mul nsw i32 %B_load_172, %A_load_172

]]></node>
<StgValue><ssdm name="tmp_11_2_33"/></StgValue>
</operation>

<operation id="6099" st_id="1214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3048" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_172 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_172"/></StgValue>
</operation>
</state>

<state id="1215" st_id="1215">

<operation id="6100" st_id="1215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8553">
<or_exp><and_exp><literal name="tmp_7_2_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3048" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_172 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_172"/></StgValue>
</operation>

<operation id="6101" st_id="1215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8553">
<or_exp><and_exp><literal name="tmp_7_2_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_33 = add nsw i32 %C_load_172, %tmp_11_2_33

]]></node>
<StgValue><ssdm name="tmp_12_2_33"/></StgValue>
</operation>

<operation id="6102" st_id="1215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8553">
<or_exp><and_exp><literal name="tmp_7_2_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3050" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_33, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6103" st_id="1215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8553">
<or_exp><and_exp><literal name="tmp_7_2_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3051" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6104" st_id="1215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3053" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.34:0  %k_1_2_34 = add i8 %k_2_cast, 35

]]></node>
<StgValue><ssdm name="k_1_2_34"/></StgValue>
</operation>

<operation id="6105" st_id="1215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3054" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.34:1  %tmp_7_2_34 = icmp ult i8 %k_1_2_34, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_34"/></StgValue>
</operation>

<operation id="6106" st_id="1215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3055" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.34:2  br i1 %tmp_7_2_34, label %147, label %._crit_edge.2.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1216" st_id="1216">

<operation id="6107" st_id="1216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3057" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_34_trn_cast1 = zext i8 %k_1_2_34 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_34_trn_cast1"/></StgValue>
</operation>

<operation id="6108" st_id="1216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3058" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_34_trn_cast = zext i8 %k_1_2_34 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_34_trn_cast"/></StgValue>
</operation>

<operation id="6109" st_id="1216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3059" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr343 = add i14 %tmp_10_2_34_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr343"/></StgValue>
</operation>

<operation id="6110" st_id="1216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3060" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_374 = zext i14 %p_addr343 to i64

]]></node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="6111" st_id="1216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3061" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_177 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_374

]]></node>
<StgValue><ssdm name="A_addr_177"/></StgValue>
</operation>

<operation id="6112" st_id="1216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3062" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_177 = load i32* %A_addr_177, align 4

]]></node>
<StgValue><ssdm name="A_load_177"/></StgValue>
</operation>

<operation id="6113" st_id="1216" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3063" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr611 = mul i14 %tmp_10_2_34_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr611"/></StgValue>
</operation>

<operation id="6114" st_id="1216" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3064" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr612 = add i14 %tmp_2_trn_cast, %p_addr611

]]></node>
<StgValue><ssdm name="p_addr612"/></StgValue>
</operation>

<operation id="6115" st_id="1216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3065" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_375 = zext i14 %p_addr612 to i64

]]></node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="6116" st_id="1216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3066" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_177 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_375

]]></node>
<StgValue><ssdm name="B_addr_177"/></StgValue>
</operation>

<operation id="6117" st_id="1216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3067" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_177 = load i32* %B_addr_177, align 4

]]></node>
<StgValue><ssdm name="B_load_177"/></StgValue>
</operation>
</state>

<state id="1217" st_id="1217">

<operation id="6118" st_id="1217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3062" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_177 = load i32* %A_addr_177, align 4

]]></node>
<StgValue><ssdm name="A_load_177"/></StgValue>
</operation>

<operation id="6119" st_id="1217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3067" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_177 = load i32* %B_addr_177, align 4

]]></node>
<StgValue><ssdm name="B_load_177"/></StgValue>
</operation>
</state>

<state id="1218" st_id="1218">

<operation id="6120" st_id="1218" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_34 = mul nsw i32 %B_load_177, %A_load_177

]]></node>
<StgValue><ssdm name="tmp_11_2_34"/></StgValue>
</operation>
</state>

<state id="1219" st_id="1219">

<operation id="6121" st_id="1219" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_34 = mul nsw i32 %B_load_177, %A_load_177

]]></node>
<StgValue><ssdm name="tmp_11_2_34"/></StgValue>
</operation>
</state>

<state id="1220" st_id="1220">

<operation id="6122" st_id="1220" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_34 = mul nsw i32 %B_load_177, %A_load_177

]]></node>
<StgValue><ssdm name="tmp_11_2_34"/></StgValue>
</operation>
</state>

<state id="1221" st_id="1221">

<operation id="6123" st_id="1221" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_34 = mul nsw i32 %B_load_177, %A_load_177

]]></node>
<StgValue><ssdm name="tmp_11_2_34"/></StgValue>
</operation>
</state>

<state id="1222" st_id="1222">

<operation id="6124" st_id="1222" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_34 = mul nsw i32 %B_load_177, %A_load_177

]]></node>
<StgValue><ssdm name="tmp_11_2_34"/></StgValue>
</operation>
</state>

<state id="1223" st_id="1223">

<operation id="6125" st_id="1223" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_34 = mul nsw i32 %B_load_177, %A_load_177

]]></node>
<StgValue><ssdm name="tmp_11_2_34"/></StgValue>
</operation>

<operation id="6126" st_id="1223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3069" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_177 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_177"/></StgValue>
</operation>
</state>

<state id="1224" st_id="1224">

<operation id="6127" st_id="1224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8565">
<or_exp><and_exp><literal name="tmp_7_2_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3069" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_177 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_177"/></StgValue>
</operation>

<operation id="6128" st_id="1224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8565">
<or_exp><and_exp><literal name="tmp_7_2_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_34 = add nsw i32 %C_load_177, %tmp_11_2_34

]]></node>
<StgValue><ssdm name="tmp_12_2_34"/></StgValue>
</operation>

<operation id="6129" st_id="1224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8565">
<or_exp><and_exp><literal name="tmp_7_2_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3071" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_34, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6130" st_id="1224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8565">
<or_exp><and_exp><literal name="tmp_7_2_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3072" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6131" st_id="1224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3074" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.35:0  %k_1_2_35 = add i8 %k_2_cast, 36

]]></node>
<StgValue><ssdm name="k_1_2_35"/></StgValue>
</operation>

<operation id="6132" st_id="1224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3075" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.35:1  %tmp_7_2_35 = icmp ult i8 %k_1_2_35, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_35"/></StgValue>
</operation>

<operation id="6133" st_id="1224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3076" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.35:2  br i1 %tmp_7_2_35, label %148, label %._crit_edge.2.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1225" st_id="1225">

<operation id="6134" st_id="1225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3078" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_35_trn_cast1 = zext i8 %k_1_2_35 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_35_trn_cast1"/></StgValue>
</operation>

<operation id="6135" st_id="1225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3079" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_35_trn_cast = zext i8 %k_1_2_35 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_35_trn_cast"/></StgValue>
</operation>

<operation id="6136" st_id="1225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3080" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr340 = add i14 %tmp_10_2_35_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr340"/></StgValue>
</operation>

<operation id="6137" st_id="1225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3081" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_384 = zext i14 %p_addr340 to i64

]]></node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="6138" st_id="1225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3082" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_182 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_384

]]></node>
<StgValue><ssdm name="A_addr_182"/></StgValue>
</operation>

<operation id="6139" st_id="1225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3083" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_182 = load i32* %A_addr_182, align 4

]]></node>
<StgValue><ssdm name="A_load_182"/></StgValue>
</operation>

<operation id="6140" st_id="1225" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3084" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr624 = mul i14 %tmp_10_2_35_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr624"/></StgValue>
</operation>

<operation id="6141" st_id="1225" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3085" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr625 = add i14 %tmp_2_trn_cast, %p_addr624

]]></node>
<StgValue><ssdm name="p_addr625"/></StgValue>
</operation>

<operation id="6142" st_id="1225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3086" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_385 = zext i14 %p_addr625 to i64

]]></node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="6143" st_id="1225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3087" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_182 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_385

]]></node>
<StgValue><ssdm name="B_addr_182"/></StgValue>
</operation>

<operation id="6144" st_id="1225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3088" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_182 = load i32* %B_addr_182, align 4

]]></node>
<StgValue><ssdm name="B_load_182"/></StgValue>
</operation>
</state>

<state id="1226" st_id="1226">

<operation id="6145" st_id="1226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3083" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_182 = load i32* %A_addr_182, align 4

]]></node>
<StgValue><ssdm name="A_load_182"/></StgValue>
</operation>

<operation id="6146" st_id="1226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3088" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_182 = load i32* %B_addr_182, align 4

]]></node>
<StgValue><ssdm name="B_load_182"/></StgValue>
</operation>
</state>

<state id="1227" st_id="1227">

<operation id="6147" st_id="1227" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_35 = mul nsw i32 %B_load_182, %A_load_182

]]></node>
<StgValue><ssdm name="tmp_11_2_35"/></StgValue>
</operation>
</state>

<state id="1228" st_id="1228">

<operation id="6148" st_id="1228" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_35 = mul nsw i32 %B_load_182, %A_load_182

]]></node>
<StgValue><ssdm name="tmp_11_2_35"/></StgValue>
</operation>
</state>

<state id="1229" st_id="1229">

<operation id="6149" st_id="1229" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_35 = mul nsw i32 %B_load_182, %A_load_182

]]></node>
<StgValue><ssdm name="tmp_11_2_35"/></StgValue>
</operation>
</state>

<state id="1230" st_id="1230">

<operation id="6150" st_id="1230" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_35 = mul nsw i32 %B_load_182, %A_load_182

]]></node>
<StgValue><ssdm name="tmp_11_2_35"/></StgValue>
</operation>
</state>

<state id="1231" st_id="1231">

<operation id="6151" st_id="1231" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_35 = mul nsw i32 %B_load_182, %A_load_182

]]></node>
<StgValue><ssdm name="tmp_11_2_35"/></StgValue>
</operation>
</state>

<state id="1232" st_id="1232">

<operation id="6152" st_id="1232" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_35 = mul nsw i32 %B_load_182, %A_load_182

]]></node>
<StgValue><ssdm name="tmp_11_2_35"/></StgValue>
</operation>

<operation id="6153" st_id="1232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3090" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_182 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_182"/></StgValue>
</operation>
</state>

<state id="1233" st_id="1233">

<operation id="6154" st_id="1233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8577">
<or_exp><and_exp><literal name="tmp_7_2_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3090" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_182 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_182"/></StgValue>
</operation>

<operation id="6155" st_id="1233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8577">
<or_exp><and_exp><literal name="tmp_7_2_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_35 = add nsw i32 %C_load_182, %tmp_11_2_35

]]></node>
<StgValue><ssdm name="tmp_12_2_35"/></StgValue>
</operation>

<operation id="6156" st_id="1233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8577">
<or_exp><and_exp><literal name="tmp_7_2_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3092" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_35, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6157" st_id="1233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8577">
<or_exp><and_exp><literal name="tmp_7_2_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3093" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6158" st_id="1233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3095" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.36:0  %k_1_2_36 = add i8 %k_2_cast, 37

]]></node>
<StgValue><ssdm name="k_1_2_36"/></StgValue>
</operation>

<operation id="6159" st_id="1233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3096" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.36:1  %tmp_7_2_36 = icmp ult i8 %k_1_2_36, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_36"/></StgValue>
</operation>

<operation id="6160" st_id="1233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3097" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.36:2  br i1 %tmp_7_2_36, label %149, label %._crit_edge.2.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1234" st_id="1234">

<operation id="6161" st_id="1234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3099" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_36_trn_cast1 = zext i8 %k_1_2_36 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_36_trn_cast1"/></StgValue>
</operation>

<operation id="6162" st_id="1234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3100" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_36_trn_cast = zext i8 %k_1_2_36 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_36_trn_cast"/></StgValue>
</operation>

<operation id="6163" st_id="1234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr337 = add i14 %tmp_10_2_36_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr337"/></StgValue>
</operation>

<operation id="6164" st_id="1234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3102" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_394 = zext i14 %p_addr337 to i64

]]></node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="6165" st_id="1234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3103" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_187 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_394

]]></node>
<StgValue><ssdm name="A_addr_187"/></StgValue>
</operation>

<operation id="6166" st_id="1234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3104" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_187 = load i32* %A_addr_187, align 4

]]></node>
<StgValue><ssdm name="A_load_187"/></StgValue>
</operation>

<operation id="6167" st_id="1234" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3105" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr634 = mul i14 %tmp_10_2_36_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr634"/></StgValue>
</operation>

<operation id="6168" st_id="1234" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3106" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr635 = add i14 %tmp_2_trn_cast, %p_addr634

]]></node>
<StgValue><ssdm name="p_addr635"/></StgValue>
</operation>

<operation id="6169" st_id="1234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3107" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_395 = zext i14 %p_addr635 to i64

]]></node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="6170" st_id="1234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3108" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_187 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_395

]]></node>
<StgValue><ssdm name="B_addr_187"/></StgValue>
</operation>

<operation id="6171" st_id="1234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3109" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_187 = load i32* %B_addr_187, align 4

]]></node>
<StgValue><ssdm name="B_load_187"/></StgValue>
</operation>
</state>

<state id="1235" st_id="1235">

<operation id="6172" st_id="1235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3104" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_187 = load i32* %A_addr_187, align 4

]]></node>
<StgValue><ssdm name="A_load_187"/></StgValue>
</operation>

<operation id="6173" st_id="1235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3109" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_187 = load i32* %B_addr_187, align 4

]]></node>
<StgValue><ssdm name="B_load_187"/></StgValue>
</operation>
</state>

<state id="1236" st_id="1236">

<operation id="6174" st_id="1236" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_36 = mul nsw i32 %B_load_187, %A_load_187

]]></node>
<StgValue><ssdm name="tmp_11_2_36"/></StgValue>
</operation>
</state>

<state id="1237" st_id="1237">

<operation id="6175" st_id="1237" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_36 = mul nsw i32 %B_load_187, %A_load_187

]]></node>
<StgValue><ssdm name="tmp_11_2_36"/></StgValue>
</operation>
</state>

<state id="1238" st_id="1238">

<operation id="6176" st_id="1238" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_36 = mul nsw i32 %B_load_187, %A_load_187

]]></node>
<StgValue><ssdm name="tmp_11_2_36"/></StgValue>
</operation>
</state>

<state id="1239" st_id="1239">

<operation id="6177" st_id="1239" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_36 = mul nsw i32 %B_load_187, %A_load_187

]]></node>
<StgValue><ssdm name="tmp_11_2_36"/></StgValue>
</operation>
</state>

<state id="1240" st_id="1240">

<operation id="6178" st_id="1240" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_36 = mul nsw i32 %B_load_187, %A_load_187

]]></node>
<StgValue><ssdm name="tmp_11_2_36"/></StgValue>
</operation>
</state>

<state id="1241" st_id="1241">

<operation id="6179" st_id="1241" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_36 = mul nsw i32 %B_load_187, %A_load_187

]]></node>
<StgValue><ssdm name="tmp_11_2_36"/></StgValue>
</operation>

<operation id="6180" st_id="1241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3111" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_187 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_187"/></StgValue>
</operation>
</state>

<state id="1242" st_id="1242">

<operation id="6181" st_id="1242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8589">
<or_exp><and_exp><literal name="tmp_7_2_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3111" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_187 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_187"/></StgValue>
</operation>

<operation id="6182" st_id="1242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8589">
<or_exp><and_exp><literal name="tmp_7_2_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_36 = add nsw i32 %C_load_187, %tmp_11_2_36

]]></node>
<StgValue><ssdm name="tmp_12_2_36"/></StgValue>
</operation>

<operation id="6183" st_id="1242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8589">
<or_exp><and_exp><literal name="tmp_7_2_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3113" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_36, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6184" st_id="1242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8589">
<or_exp><and_exp><literal name="tmp_7_2_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3114" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6185" st_id="1242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.37:0  %k_1_2_37 = add i8 %k_2_cast, 38

]]></node>
<StgValue><ssdm name="k_1_2_37"/></StgValue>
</operation>

<operation id="6186" st_id="1242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3117" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.37:1  %tmp_7_2_37 = icmp ult i8 %k_1_2_37, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_37"/></StgValue>
</operation>

<operation id="6187" st_id="1242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.37:2  br i1 %tmp_7_2_37, label %150, label %._crit_edge.2.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1243" st_id="1243">

<operation id="6188" st_id="1243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3120" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_37_trn_cast1 = zext i8 %k_1_2_37 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_37_trn_cast1"/></StgValue>
</operation>

<operation id="6189" st_id="1243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3121" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_37_trn_cast = zext i8 %k_1_2_37 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_37_trn_cast"/></StgValue>
</operation>

<operation id="6190" st_id="1243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr334 = add i14 %tmp_10_2_37_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr334"/></StgValue>
</operation>

<operation id="6191" st_id="1243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3123" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_404 = zext i14 %p_addr334 to i64

]]></node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="6192" st_id="1243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3124" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_192 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_404

]]></node>
<StgValue><ssdm name="A_addr_192"/></StgValue>
</operation>

<operation id="6193" st_id="1243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3125" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_192 = load i32* %A_addr_192, align 4

]]></node>
<StgValue><ssdm name="A_load_192"/></StgValue>
</operation>

<operation id="6194" st_id="1243" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3126" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr644 = mul i14 %tmp_10_2_37_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr644"/></StgValue>
</operation>

<operation id="6195" st_id="1243" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr645 = add i14 %tmp_2_trn_cast, %p_addr644

]]></node>
<StgValue><ssdm name="p_addr645"/></StgValue>
</operation>

<operation id="6196" st_id="1243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3128" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_405 = zext i14 %p_addr645 to i64

]]></node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="6197" st_id="1243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3129" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_192 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_405

]]></node>
<StgValue><ssdm name="B_addr_192"/></StgValue>
</operation>

<operation id="6198" st_id="1243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3130" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_192 = load i32* %B_addr_192, align 4

]]></node>
<StgValue><ssdm name="B_load_192"/></StgValue>
</operation>
</state>

<state id="1244" st_id="1244">

<operation id="6199" st_id="1244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3125" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_192 = load i32* %A_addr_192, align 4

]]></node>
<StgValue><ssdm name="A_load_192"/></StgValue>
</operation>

<operation id="6200" st_id="1244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3130" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_192 = load i32* %B_addr_192, align 4

]]></node>
<StgValue><ssdm name="B_load_192"/></StgValue>
</operation>
</state>

<state id="1245" st_id="1245">

<operation id="6201" st_id="1245" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_37 = mul nsw i32 %B_load_192, %A_load_192

]]></node>
<StgValue><ssdm name="tmp_11_2_37"/></StgValue>
</operation>
</state>

<state id="1246" st_id="1246">

<operation id="6202" st_id="1246" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_37 = mul nsw i32 %B_load_192, %A_load_192

]]></node>
<StgValue><ssdm name="tmp_11_2_37"/></StgValue>
</operation>
</state>

<state id="1247" st_id="1247">

<operation id="6203" st_id="1247" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_37 = mul nsw i32 %B_load_192, %A_load_192

]]></node>
<StgValue><ssdm name="tmp_11_2_37"/></StgValue>
</operation>
</state>

<state id="1248" st_id="1248">

<operation id="6204" st_id="1248" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_37 = mul nsw i32 %B_load_192, %A_load_192

]]></node>
<StgValue><ssdm name="tmp_11_2_37"/></StgValue>
</operation>
</state>

<state id="1249" st_id="1249">

<operation id="6205" st_id="1249" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_37 = mul nsw i32 %B_load_192, %A_load_192

]]></node>
<StgValue><ssdm name="tmp_11_2_37"/></StgValue>
</operation>
</state>

<state id="1250" st_id="1250">

<operation id="6206" st_id="1250" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_37 = mul nsw i32 %B_load_192, %A_load_192

]]></node>
<StgValue><ssdm name="tmp_11_2_37"/></StgValue>
</operation>

<operation id="6207" st_id="1250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3132" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_192 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_192"/></StgValue>
</operation>
</state>

<state id="1251" st_id="1251">

<operation id="6208" st_id="1251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8601">
<or_exp><and_exp><literal name="tmp_7_2_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3132" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_192 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_192"/></StgValue>
</operation>

<operation id="6209" st_id="1251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8601">
<or_exp><and_exp><literal name="tmp_7_2_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_37 = add nsw i32 %C_load_192, %tmp_11_2_37

]]></node>
<StgValue><ssdm name="tmp_12_2_37"/></StgValue>
</operation>

<operation id="6210" st_id="1251" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8601">
<or_exp><and_exp><literal name="tmp_7_2_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3134" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_37, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6211" st_id="1251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8601">
<or_exp><and_exp><literal name="tmp_7_2_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3135" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6212" st_id="1251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.38:0  %k_1_2_38 = add i8 %k_2_cast, 39

]]></node>
<StgValue><ssdm name="k_1_2_38"/></StgValue>
</operation>

<operation id="6213" st_id="1251" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.38:1  %tmp_7_2_38 = icmp ult i8 %k_1_2_38, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_38"/></StgValue>
</operation>

<operation id="6214" st_id="1251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.38:2  br i1 %tmp_7_2_38, label %151, label %._crit_edge.2.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1252" st_id="1252">

<operation id="6215" st_id="1252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3141" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_38_trn_cast1 = zext i8 %k_1_2_38 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_38_trn_cast1"/></StgValue>
</operation>

<operation id="6216" st_id="1252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3142" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_38_trn_cast = zext i8 %k_1_2_38 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_38_trn_cast"/></StgValue>
</operation>

<operation id="6217" st_id="1252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr331 = add i14 %tmp_10_2_38_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr331"/></StgValue>
</operation>

<operation id="6218" st_id="1252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3144" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_414 = zext i14 %p_addr331 to i64

]]></node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="6219" st_id="1252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3145" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_197 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_414

]]></node>
<StgValue><ssdm name="A_addr_197"/></StgValue>
</operation>

<operation id="6220" st_id="1252" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3146" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_197 = load i32* %A_addr_197, align 4

]]></node>
<StgValue><ssdm name="A_load_197"/></StgValue>
</operation>

<operation id="6221" st_id="1252" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr654 = mul i14 %tmp_10_2_38_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr654"/></StgValue>
</operation>

<operation id="6222" st_id="1252" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr655 = add i14 %tmp_2_trn_cast, %p_addr654

]]></node>
<StgValue><ssdm name="p_addr655"/></StgValue>
</operation>

<operation id="6223" st_id="1252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3149" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_415 = zext i14 %p_addr655 to i64

]]></node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="6224" st_id="1252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3150" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_197 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_415

]]></node>
<StgValue><ssdm name="B_addr_197"/></StgValue>
</operation>

<operation id="6225" st_id="1252" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3151" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_197 = load i32* %B_addr_197, align 4

]]></node>
<StgValue><ssdm name="B_load_197"/></StgValue>
</operation>
</state>

<state id="1253" st_id="1253">

<operation id="6226" st_id="1253" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3146" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_197 = load i32* %A_addr_197, align 4

]]></node>
<StgValue><ssdm name="A_load_197"/></StgValue>
</operation>

<operation id="6227" st_id="1253" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3151" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_197 = load i32* %B_addr_197, align 4

]]></node>
<StgValue><ssdm name="B_load_197"/></StgValue>
</operation>
</state>

<state id="1254" st_id="1254">

<operation id="6228" st_id="1254" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_38 = mul nsw i32 %B_load_197, %A_load_197

]]></node>
<StgValue><ssdm name="tmp_11_2_38"/></StgValue>
</operation>
</state>

<state id="1255" st_id="1255">

<operation id="6229" st_id="1255" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_38 = mul nsw i32 %B_load_197, %A_load_197

]]></node>
<StgValue><ssdm name="tmp_11_2_38"/></StgValue>
</operation>
</state>

<state id="1256" st_id="1256">

<operation id="6230" st_id="1256" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_38 = mul nsw i32 %B_load_197, %A_load_197

]]></node>
<StgValue><ssdm name="tmp_11_2_38"/></StgValue>
</operation>
</state>

<state id="1257" st_id="1257">

<operation id="6231" st_id="1257" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_38 = mul nsw i32 %B_load_197, %A_load_197

]]></node>
<StgValue><ssdm name="tmp_11_2_38"/></StgValue>
</operation>
</state>

<state id="1258" st_id="1258">

<operation id="6232" st_id="1258" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_38 = mul nsw i32 %B_load_197, %A_load_197

]]></node>
<StgValue><ssdm name="tmp_11_2_38"/></StgValue>
</operation>
</state>

<state id="1259" st_id="1259">

<operation id="6233" st_id="1259" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_38 = mul nsw i32 %B_load_197, %A_load_197

]]></node>
<StgValue><ssdm name="tmp_11_2_38"/></StgValue>
</operation>

<operation id="6234" st_id="1259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3153" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_197 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_197"/></StgValue>
</operation>
</state>

<state id="1260" st_id="1260">

<operation id="6235" st_id="1260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8613">
<or_exp><and_exp><literal name="tmp_7_2_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3153" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_197 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_197"/></StgValue>
</operation>

<operation id="6236" st_id="1260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8613">
<or_exp><and_exp><literal name="tmp_7_2_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_38 = add nsw i32 %C_load_197, %tmp_11_2_38

]]></node>
<StgValue><ssdm name="tmp_12_2_38"/></StgValue>
</operation>

<operation id="6237" st_id="1260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8613">
<or_exp><and_exp><literal name="tmp_7_2_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3155" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_38, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6238" st_id="1260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8613">
<or_exp><and_exp><literal name="tmp_7_2_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3156" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6239" st_id="1260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.39:0  %k_1_2_39 = add i8 %k_2_cast, 40

]]></node>
<StgValue><ssdm name="k_1_2_39"/></StgValue>
</operation>

<operation id="6240" st_id="1260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3159" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.39:1  %tmp_7_2_39 = icmp ult i8 %k_1_2_39, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_39"/></StgValue>
</operation>

<operation id="6241" st_id="1260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.39:2  br i1 %tmp_7_2_39, label %152, label %._crit_edge.2.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1261" st_id="1261">

<operation id="6242" st_id="1261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3162" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_39_trn_cast1 = zext i8 %k_1_2_39 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_39_trn_cast1"/></StgValue>
</operation>

<operation id="6243" st_id="1261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3163" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_39_trn_cast = zext i8 %k_1_2_39 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_39_trn_cast"/></StgValue>
</operation>

<operation id="6244" st_id="1261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3164" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr328 = add i14 %tmp_10_2_39_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr328"/></StgValue>
</operation>

<operation id="6245" st_id="1261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3165" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_424 = zext i14 %p_addr328 to i64

]]></node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="6246" st_id="1261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3166" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_202 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_424

]]></node>
<StgValue><ssdm name="A_addr_202"/></StgValue>
</operation>

<operation id="6247" st_id="1261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3167" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_202 = load i32* %A_addr_202, align 4

]]></node>
<StgValue><ssdm name="A_load_202"/></StgValue>
</operation>

<operation id="6248" st_id="1261" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3168" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr664 = mul i14 %tmp_10_2_39_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr664"/></StgValue>
</operation>

<operation id="6249" st_id="1261" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr665 = add i14 %tmp_2_trn_cast, %p_addr664

]]></node>
<StgValue><ssdm name="p_addr665"/></StgValue>
</operation>

<operation id="6250" st_id="1261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3170" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_425 = zext i14 %p_addr665 to i64

]]></node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="6251" st_id="1261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3171" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_202 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_425

]]></node>
<StgValue><ssdm name="B_addr_202"/></StgValue>
</operation>

<operation id="6252" st_id="1261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3172" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_202 = load i32* %B_addr_202, align 4

]]></node>
<StgValue><ssdm name="B_load_202"/></StgValue>
</operation>
</state>

<state id="1262" st_id="1262">

<operation id="6253" st_id="1262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3167" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_202 = load i32* %A_addr_202, align 4

]]></node>
<StgValue><ssdm name="A_load_202"/></StgValue>
</operation>

<operation id="6254" st_id="1262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3172" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_202 = load i32* %B_addr_202, align 4

]]></node>
<StgValue><ssdm name="B_load_202"/></StgValue>
</operation>
</state>

<state id="1263" st_id="1263">

<operation id="6255" st_id="1263" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_39 = mul nsw i32 %B_load_202, %A_load_202

]]></node>
<StgValue><ssdm name="tmp_11_2_39"/></StgValue>
</operation>
</state>

<state id="1264" st_id="1264">

<operation id="6256" st_id="1264" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_39 = mul nsw i32 %B_load_202, %A_load_202

]]></node>
<StgValue><ssdm name="tmp_11_2_39"/></StgValue>
</operation>
</state>

<state id="1265" st_id="1265">

<operation id="6257" st_id="1265" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_39 = mul nsw i32 %B_load_202, %A_load_202

]]></node>
<StgValue><ssdm name="tmp_11_2_39"/></StgValue>
</operation>
</state>

<state id="1266" st_id="1266">

<operation id="6258" st_id="1266" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_39 = mul nsw i32 %B_load_202, %A_load_202

]]></node>
<StgValue><ssdm name="tmp_11_2_39"/></StgValue>
</operation>
</state>

<state id="1267" st_id="1267">

<operation id="6259" st_id="1267" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_39 = mul nsw i32 %B_load_202, %A_load_202

]]></node>
<StgValue><ssdm name="tmp_11_2_39"/></StgValue>
</operation>
</state>

<state id="1268" st_id="1268">

<operation id="6260" st_id="1268" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_39 = mul nsw i32 %B_load_202, %A_load_202

]]></node>
<StgValue><ssdm name="tmp_11_2_39"/></StgValue>
</operation>

<operation id="6261" st_id="1268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3174" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_202 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_202"/></StgValue>
</operation>
</state>

<state id="1269" st_id="1269">

<operation id="6262" st_id="1269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8625">
<or_exp><and_exp><literal name="tmp_7_2_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3174" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_202 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_202"/></StgValue>
</operation>

<operation id="6263" st_id="1269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8625">
<or_exp><and_exp><literal name="tmp_7_2_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_39 = add nsw i32 %C_load_202, %tmp_11_2_39

]]></node>
<StgValue><ssdm name="tmp_12_2_39"/></StgValue>
</operation>

<operation id="6264" st_id="1269" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8625">
<or_exp><and_exp><literal name="tmp_7_2_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3176" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_39, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6265" st_id="1269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8625">
<or_exp><and_exp><literal name="tmp_7_2_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3177" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6266" st_id="1269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.40:0  %k_1_2_40 = add i8 %k_2_cast, 41

]]></node>
<StgValue><ssdm name="k_1_2_40"/></StgValue>
</operation>

<operation id="6267" st_id="1269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3180" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.40:1  %tmp_7_2_40 = icmp ult i8 %k_1_2_40, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_40"/></StgValue>
</operation>

<operation id="6268" st_id="1269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.40:2  br i1 %tmp_7_2_40, label %153, label %._crit_edge.2.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1270" st_id="1270">

<operation id="6269" st_id="1270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3183" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_40_trn_cast1 = zext i8 %k_1_2_40 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_40_trn_cast1"/></StgValue>
</operation>

<operation id="6270" st_id="1270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3184" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_40_trn_cast = zext i8 %k_1_2_40 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_40_trn_cast"/></StgValue>
</operation>

<operation id="6271" st_id="1270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3185" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr325 = add i14 %tmp_10_2_40_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr325"/></StgValue>
</operation>

<operation id="6272" st_id="1270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3186" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_434 = zext i14 %p_addr325 to i64

]]></node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="6273" st_id="1270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3187" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_207 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_434

]]></node>
<StgValue><ssdm name="A_addr_207"/></StgValue>
</operation>

<operation id="6274" st_id="1270" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3188" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_207 = load i32* %A_addr_207, align 4

]]></node>
<StgValue><ssdm name="A_load_207"/></StgValue>
</operation>

<operation id="6275" st_id="1270" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr674 = mul i14 %tmp_10_2_40_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr674"/></StgValue>
</operation>

<operation id="6276" st_id="1270" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3190" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr675 = add i14 %tmp_2_trn_cast, %p_addr674

]]></node>
<StgValue><ssdm name="p_addr675"/></StgValue>
</operation>

<operation id="6277" st_id="1270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3191" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_435 = zext i14 %p_addr675 to i64

]]></node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="6278" st_id="1270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3192" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_207 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_435

]]></node>
<StgValue><ssdm name="B_addr_207"/></StgValue>
</operation>

<operation id="6279" st_id="1270" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3193" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_207 = load i32* %B_addr_207, align 4

]]></node>
<StgValue><ssdm name="B_load_207"/></StgValue>
</operation>
</state>

<state id="1271" st_id="1271">

<operation id="6280" st_id="1271" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3188" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_207 = load i32* %A_addr_207, align 4

]]></node>
<StgValue><ssdm name="A_load_207"/></StgValue>
</operation>

<operation id="6281" st_id="1271" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3193" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_207 = load i32* %B_addr_207, align 4

]]></node>
<StgValue><ssdm name="B_load_207"/></StgValue>
</operation>
</state>

<state id="1272" st_id="1272">

<operation id="6282" st_id="1272" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_40 = mul nsw i32 %B_load_207, %A_load_207

]]></node>
<StgValue><ssdm name="tmp_11_2_40"/></StgValue>
</operation>
</state>

<state id="1273" st_id="1273">

<operation id="6283" st_id="1273" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_40 = mul nsw i32 %B_load_207, %A_load_207

]]></node>
<StgValue><ssdm name="tmp_11_2_40"/></StgValue>
</operation>
</state>

<state id="1274" st_id="1274">

<operation id="6284" st_id="1274" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_40 = mul nsw i32 %B_load_207, %A_load_207

]]></node>
<StgValue><ssdm name="tmp_11_2_40"/></StgValue>
</operation>
</state>

<state id="1275" st_id="1275">

<operation id="6285" st_id="1275" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_40 = mul nsw i32 %B_load_207, %A_load_207

]]></node>
<StgValue><ssdm name="tmp_11_2_40"/></StgValue>
</operation>
</state>

<state id="1276" st_id="1276">

<operation id="6286" st_id="1276" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_40 = mul nsw i32 %B_load_207, %A_load_207

]]></node>
<StgValue><ssdm name="tmp_11_2_40"/></StgValue>
</operation>
</state>

<state id="1277" st_id="1277">

<operation id="6287" st_id="1277" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_40 = mul nsw i32 %B_load_207, %A_load_207

]]></node>
<StgValue><ssdm name="tmp_11_2_40"/></StgValue>
</operation>

<operation id="6288" st_id="1277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3195" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_207 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_207"/></StgValue>
</operation>
</state>

<state id="1278" st_id="1278">

<operation id="6289" st_id="1278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8637">
<or_exp><and_exp><literal name="tmp_7_2_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3195" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_207 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_207"/></StgValue>
</operation>

<operation id="6290" st_id="1278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8637">
<or_exp><and_exp><literal name="tmp_7_2_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_40 = add nsw i32 %C_load_207, %tmp_11_2_40

]]></node>
<StgValue><ssdm name="tmp_12_2_40"/></StgValue>
</operation>

<operation id="6291" st_id="1278" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8637">
<or_exp><and_exp><literal name="tmp_7_2_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3197" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_40, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6292" st_id="1278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8637">
<or_exp><and_exp><literal name="tmp_7_2_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3198" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6293" st_id="1278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.41:0  %k_1_2_41 = add i8 %k_2_cast, 42

]]></node>
<StgValue><ssdm name="k_1_2_41"/></StgValue>
</operation>

<operation id="6294" st_id="1278" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3201" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.41:1  %tmp_7_2_41 = icmp ult i8 %k_1_2_41, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_41"/></StgValue>
</operation>

<operation id="6295" st_id="1278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.41:2  br i1 %tmp_7_2_41, label %154, label %._crit_edge.2.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1279" st_id="1279">

<operation id="6296" st_id="1279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3204" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_41_trn_cast1 = zext i8 %k_1_2_41 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_41_trn_cast1"/></StgValue>
</operation>

<operation id="6297" st_id="1279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3205" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_41_trn_cast = zext i8 %k_1_2_41 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_41_trn_cast"/></StgValue>
</operation>

<operation id="6298" st_id="1279" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3206" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr322 = add i14 %tmp_10_2_41_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr322"/></StgValue>
</operation>

<operation id="6299" st_id="1279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3207" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_444 = zext i14 %p_addr322 to i64

]]></node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="6300" st_id="1279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3208" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_212 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_444

]]></node>
<StgValue><ssdm name="A_addr_212"/></StgValue>
</operation>

<operation id="6301" st_id="1279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3209" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_212 = load i32* %A_addr_212, align 4

]]></node>
<StgValue><ssdm name="A_load_212"/></StgValue>
</operation>

<operation id="6302" st_id="1279" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3210" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr684 = mul i14 %tmp_10_2_41_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr684"/></StgValue>
</operation>

<operation id="6303" st_id="1279" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3211" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr685 = add i14 %tmp_2_trn_cast, %p_addr684

]]></node>
<StgValue><ssdm name="p_addr685"/></StgValue>
</operation>

<operation id="6304" st_id="1279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3212" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_445 = zext i14 %p_addr685 to i64

]]></node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="6305" st_id="1279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3213" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_212 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_445

]]></node>
<StgValue><ssdm name="B_addr_212"/></StgValue>
</operation>

<operation id="6306" st_id="1279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3214" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_212 = load i32* %B_addr_212, align 4

]]></node>
<StgValue><ssdm name="B_load_212"/></StgValue>
</operation>
</state>

<state id="1280" st_id="1280">

<operation id="6307" st_id="1280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3209" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_212 = load i32* %A_addr_212, align 4

]]></node>
<StgValue><ssdm name="A_load_212"/></StgValue>
</operation>

<operation id="6308" st_id="1280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3214" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_212 = load i32* %B_addr_212, align 4

]]></node>
<StgValue><ssdm name="B_load_212"/></StgValue>
</operation>
</state>

<state id="1281" st_id="1281">

<operation id="6309" st_id="1281" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_41 = mul nsw i32 %B_load_212, %A_load_212

]]></node>
<StgValue><ssdm name="tmp_11_2_41"/></StgValue>
</operation>
</state>

<state id="1282" st_id="1282">

<operation id="6310" st_id="1282" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_41 = mul nsw i32 %B_load_212, %A_load_212

]]></node>
<StgValue><ssdm name="tmp_11_2_41"/></StgValue>
</operation>
</state>

<state id="1283" st_id="1283">

<operation id="6311" st_id="1283" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_41 = mul nsw i32 %B_load_212, %A_load_212

]]></node>
<StgValue><ssdm name="tmp_11_2_41"/></StgValue>
</operation>
</state>

<state id="1284" st_id="1284">

<operation id="6312" st_id="1284" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_41 = mul nsw i32 %B_load_212, %A_load_212

]]></node>
<StgValue><ssdm name="tmp_11_2_41"/></StgValue>
</operation>
</state>

<state id="1285" st_id="1285">

<operation id="6313" st_id="1285" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_41 = mul nsw i32 %B_load_212, %A_load_212

]]></node>
<StgValue><ssdm name="tmp_11_2_41"/></StgValue>
</operation>
</state>

<state id="1286" st_id="1286">

<operation id="6314" st_id="1286" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_41 = mul nsw i32 %B_load_212, %A_load_212

]]></node>
<StgValue><ssdm name="tmp_11_2_41"/></StgValue>
</operation>

<operation id="6315" st_id="1286" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3216" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_212 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_212"/></StgValue>
</operation>
</state>

<state id="1287" st_id="1287">

<operation id="6316" st_id="1287" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8649">
<or_exp><and_exp><literal name="tmp_7_2_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3216" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_212 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_212"/></StgValue>
</operation>

<operation id="6317" st_id="1287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8649">
<or_exp><and_exp><literal name="tmp_7_2_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_41 = add nsw i32 %C_load_212, %tmp_11_2_41

]]></node>
<StgValue><ssdm name="tmp_12_2_41"/></StgValue>
</operation>

<operation id="6318" st_id="1287" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8649">
<or_exp><and_exp><literal name="tmp_7_2_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3218" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_41, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6319" st_id="1287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8649">
<or_exp><and_exp><literal name="tmp_7_2_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3219" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6320" st_id="1287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.42:0  %k_1_2_42 = add i8 %k_2_cast, 43

]]></node>
<StgValue><ssdm name="k_1_2_42"/></StgValue>
</operation>

<operation id="6321" st_id="1287" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3222" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.42:1  %tmp_7_2_42 = icmp ult i8 %k_1_2_42, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_42"/></StgValue>
</operation>

<operation id="6322" st_id="1287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.42:2  br i1 %tmp_7_2_42, label %155, label %._crit_edge.2.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1288" st_id="1288">

<operation id="6323" st_id="1288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3225" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_42_trn_cast1 = zext i8 %k_1_2_42 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_42_trn_cast1"/></StgValue>
</operation>

<operation id="6324" st_id="1288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3226" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_42_trn_cast = zext i8 %k_1_2_42 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_42_trn_cast"/></StgValue>
</operation>

<operation id="6325" st_id="1288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3227" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr319 = add i14 %tmp_10_2_42_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr319"/></StgValue>
</operation>

<operation id="6326" st_id="1288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3228" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_452 = zext i14 %p_addr319 to i64

]]></node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="6327" st_id="1288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3229" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_217 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_452

]]></node>
<StgValue><ssdm name="A_addr_217"/></StgValue>
</operation>

<operation id="6328" st_id="1288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3230" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_217 = load i32* %A_addr_217, align 4

]]></node>
<StgValue><ssdm name="A_load_217"/></StgValue>
</operation>

<operation id="6329" st_id="1288" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr692 = mul i14 %tmp_10_2_42_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr692"/></StgValue>
</operation>

<operation id="6330" st_id="1288" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3232" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr693 = add i14 %tmp_2_trn_cast, %p_addr692

]]></node>
<StgValue><ssdm name="p_addr693"/></StgValue>
</operation>

<operation id="6331" st_id="1288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3233" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_453 = zext i14 %p_addr693 to i64

]]></node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="6332" st_id="1288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3234" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_217 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_453

]]></node>
<StgValue><ssdm name="B_addr_217"/></StgValue>
</operation>

<operation id="6333" st_id="1288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3235" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_217 = load i32* %B_addr_217, align 4

]]></node>
<StgValue><ssdm name="B_load_217"/></StgValue>
</operation>
</state>

<state id="1289" st_id="1289">

<operation id="6334" st_id="1289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3230" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_217 = load i32* %A_addr_217, align 4

]]></node>
<StgValue><ssdm name="A_load_217"/></StgValue>
</operation>

<operation id="6335" st_id="1289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3235" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_217 = load i32* %B_addr_217, align 4

]]></node>
<StgValue><ssdm name="B_load_217"/></StgValue>
</operation>
</state>

<state id="1290" st_id="1290">

<operation id="6336" st_id="1290" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_42 = mul nsw i32 %B_load_217, %A_load_217

]]></node>
<StgValue><ssdm name="tmp_11_2_42"/></StgValue>
</operation>
</state>

<state id="1291" st_id="1291">

<operation id="6337" st_id="1291" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_42 = mul nsw i32 %B_load_217, %A_load_217

]]></node>
<StgValue><ssdm name="tmp_11_2_42"/></StgValue>
</operation>
</state>

<state id="1292" st_id="1292">

<operation id="6338" st_id="1292" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_42 = mul nsw i32 %B_load_217, %A_load_217

]]></node>
<StgValue><ssdm name="tmp_11_2_42"/></StgValue>
</operation>
</state>

<state id="1293" st_id="1293">

<operation id="6339" st_id="1293" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_42 = mul nsw i32 %B_load_217, %A_load_217

]]></node>
<StgValue><ssdm name="tmp_11_2_42"/></StgValue>
</operation>
</state>

<state id="1294" st_id="1294">

<operation id="6340" st_id="1294" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_42 = mul nsw i32 %B_load_217, %A_load_217

]]></node>
<StgValue><ssdm name="tmp_11_2_42"/></StgValue>
</operation>
</state>

<state id="1295" st_id="1295">

<operation id="6341" st_id="1295" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_42 = mul nsw i32 %B_load_217, %A_load_217

]]></node>
<StgValue><ssdm name="tmp_11_2_42"/></StgValue>
</operation>

<operation id="6342" st_id="1295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3237" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_217 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_217"/></StgValue>
</operation>
</state>

<state id="1296" st_id="1296">

<operation id="6343" st_id="1296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8661">
<or_exp><and_exp><literal name="tmp_7_2_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3237" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_217 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_217"/></StgValue>
</operation>

<operation id="6344" st_id="1296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8661">
<or_exp><and_exp><literal name="tmp_7_2_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_42 = add nsw i32 %C_load_217, %tmp_11_2_42

]]></node>
<StgValue><ssdm name="tmp_12_2_42"/></StgValue>
</operation>

<operation id="6345" st_id="1296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8661">
<or_exp><and_exp><literal name="tmp_7_2_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3239" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_42, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6346" st_id="1296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8661">
<or_exp><and_exp><literal name="tmp_7_2_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3240" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6347" st_id="1296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.43:0  %k_1_2_43 = add i8 %k_2_cast, 44

]]></node>
<StgValue><ssdm name="k_1_2_43"/></StgValue>
</operation>

<operation id="6348" st_id="1296" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3243" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.43:1  %tmp_7_2_43 = icmp ult i8 %k_1_2_43, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_43"/></StgValue>
</operation>

<operation id="6349" st_id="1296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.43:2  br i1 %tmp_7_2_43, label %156, label %._crit_edge.2.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1297" st_id="1297">

<operation id="6350" st_id="1297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3246" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_43_trn_cast1 = zext i8 %k_1_2_43 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_43_trn_cast1"/></StgValue>
</operation>

<operation id="6351" st_id="1297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3247" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_43_trn_cast = zext i8 %k_1_2_43 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_43_trn_cast"/></StgValue>
</operation>

<operation id="6352" st_id="1297" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3248" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr316 = add i14 %tmp_10_2_43_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr316"/></StgValue>
</operation>

<operation id="6353" st_id="1297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3249" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_460 = zext i14 %p_addr316 to i64

]]></node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="6354" st_id="1297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3250" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_222 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_460

]]></node>
<StgValue><ssdm name="A_addr_222"/></StgValue>
</operation>

<operation id="6355" st_id="1297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3251" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_222 = load i32* %A_addr_222, align 4

]]></node>
<StgValue><ssdm name="A_load_222"/></StgValue>
</operation>

<operation id="6356" st_id="1297" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr700 = mul i14 %tmp_10_2_43_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr700"/></StgValue>
</operation>

<operation id="6357" st_id="1297" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3253" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr701 = add i14 %tmp_2_trn_cast, %p_addr700

]]></node>
<StgValue><ssdm name="p_addr701"/></StgValue>
</operation>

<operation id="6358" st_id="1297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3254" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_461 = zext i14 %p_addr701 to i64

]]></node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="6359" st_id="1297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3255" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_222 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_461

]]></node>
<StgValue><ssdm name="B_addr_222"/></StgValue>
</operation>

<operation id="6360" st_id="1297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3256" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_222 = load i32* %B_addr_222, align 4

]]></node>
<StgValue><ssdm name="B_load_222"/></StgValue>
</operation>
</state>

<state id="1298" st_id="1298">

<operation id="6361" st_id="1298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3251" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_222 = load i32* %A_addr_222, align 4

]]></node>
<StgValue><ssdm name="A_load_222"/></StgValue>
</operation>

<operation id="6362" st_id="1298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3256" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_222 = load i32* %B_addr_222, align 4

]]></node>
<StgValue><ssdm name="B_load_222"/></StgValue>
</operation>
</state>

<state id="1299" st_id="1299">

<operation id="6363" st_id="1299" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_43 = mul nsw i32 %B_load_222, %A_load_222

]]></node>
<StgValue><ssdm name="tmp_11_2_43"/></StgValue>
</operation>
</state>

<state id="1300" st_id="1300">

<operation id="6364" st_id="1300" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_43 = mul nsw i32 %B_load_222, %A_load_222

]]></node>
<StgValue><ssdm name="tmp_11_2_43"/></StgValue>
</operation>
</state>

<state id="1301" st_id="1301">

<operation id="6365" st_id="1301" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_43 = mul nsw i32 %B_load_222, %A_load_222

]]></node>
<StgValue><ssdm name="tmp_11_2_43"/></StgValue>
</operation>
</state>

<state id="1302" st_id="1302">

<operation id="6366" st_id="1302" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_43 = mul nsw i32 %B_load_222, %A_load_222

]]></node>
<StgValue><ssdm name="tmp_11_2_43"/></StgValue>
</operation>
</state>

<state id="1303" st_id="1303">

<operation id="6367" st_id="1303" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_43 = mul nsw i32 %B_load_222, %A_load_222

]]></node>
<StgValue><ssdm name="tmp_11_2_43"/></StgValue>
</operation>
</state>

<state id="1304" st_id="1304">

<operation id="6368" st_id="1304" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_43 = mul nsw i32 %B_load_222, %A_load_222

]]></node>
<StgValue><ssdm name="tmp_11_2_43"/></StgValue>
</operation>

<operation id="6369" st_id="1304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3258" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_222 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_222"/></StgValue>
</operation>
</state>

<state id="1305" st_id="1305">

<operation id="6370" st_id="1305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8673">
<or_exp><and_exp><literal name="tmp_7_2_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3258" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_222 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_222"/></StgValue>
</operation>

<operation id="6371" st_id="1305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8673">
<or_exp><and_exp><literal name="tmp_7_2_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_43 = add nsw i32 %C_load_222, %tmp_11_2_43

]]></node>
<StgValue><ssdm name="tmp_12_2_43"/></StgValue>
</operation>

<operation id="6372" st_id="1305" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8673">
<or_exp><and_exp><literal name="tmp_7_2_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3260" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_43, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6373" st_id="1305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8673">
<or_exp><and_exp><literal name="tmp_7_2_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3261" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6374" st_id="1305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.44:0  %k_1_2_44 = add i8 %k_2_cast, 45

]]></node>
<StgValue><ssdm name="k_1_2_44"/></StgValue>
</operation>

<operation id="6375" st_id="1305" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3264" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.44:1  %tmp_7_2_44 = icmp ult i8 %k_1_2_44, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_44"/></StgValue>
</operation>

<operation id="6376" st_id="1305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.44:2  br i1 %tmp_7_2_44, label %157, label %._crit_edge.2.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1306" st_id="1306">

<operation id="6377" st_id="1306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3267" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_44_trn_cast1 = zext i8 %k_1_2_44 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_44_trn_cast1"/></StgValue>
</operation>

<operation id="6378" st_id="1306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3268" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_44_trn_cast = zext i8 %k_1_2_44 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_44_trn_cast"/></StgValue>
</operation>

<operation id="6379" st_id="1306" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3269" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr313 = add i14 %tmp_10_2_44_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr313"/></StgValue>
</operation>

<operation id="6380" st_id="1306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3270" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_468 = zext i14 %p_addr313 to i64

]]></node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="6381" st_id="1306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3271" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_226 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_468

]]></node>
<StgValue><ssdm name="A_addr_226"/></StgValue>
</operation>

<operation id="6382" st_id="1306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3272" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_226 = load i32* %A_addr_226, align 4

]]></node>
<StgValue><ssdm name="A_load_226"/></StgValue>
</operation>

<operation id="6383" st_id="1306" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr708 = mul i14 %tmp_10_2_44_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr708"/></StgValue>
</operation>

<operation id="6384" st_id="1306" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3274" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr709 = add i14 %tmp_2_trn_cast, %p_addr708

]]></node>
<StgValue><ssdm name="p_addr709"/></StgValue>
</operation>

<operation id="6385" st_id="1306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3275" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_469 = zext i14 %p_addr709 to i64

]]></node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="6386" st_id="1306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3276" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_226 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_469

]]></node>
<StgValue><ssdm name="B_addr_226"/></StgValue>
</operation>

<operation id="6387" st_id="1306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3277" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_226 = load i32* %B_addr_226, align 4

]]></node>
<StgValue><ssdm name="B_load_226"/></StgValue>
</operation>
</state>

<state id="1307" st_id="1307">

<operation id="6388" st_id="1307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3272" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_226 = load i32* %A_addr_226, align 4

]]></node>
<StgValue><ssdm name="A_load_226"/></StgValue>
</operation>

<operation id="6389" st_id="1307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3277" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_226 = load i32* %B_addr_226, align 4

]]></node>
<StgValue><ssdm name="B_load_226"/></StgValue>
</operation>
</state>

<state id="1308" st_id="1308">

<operation id="6390" st_id="1308" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_44 = mul nsw i32 %B_load_226, %A_load_226

]]></node>
<StgValue><ssdm name="tmp_11_2_44"/></StgValue>
</operation>
</state>

<state id="1309" st_id="1309">

<operation id="6391" st_id="1309" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_44 = mul nsw i32 %B_load_226, %A_load_226

]]></node>
<StgValue><ssdm name="tmp_11_2_44"/></StgValue>
</operation>
</state>

<state id="1310" st_id="1310">

<operation id="6392" st_id="1310" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_44 = mul nsw i32 %B_load_226, %A_load_226

]]></node>
<StgValue><ssdm name="tmp_11_2_44"/></StgValue>
</operation>
</state>

<state id="1311" st_id="1311">

<operation id="6393" st_id="1311" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_44 = mul nsw i32 %B_load_226, %A_load_226

]]></node>
<StgValue><ssdm name="tmp_11_2_44"/></StgValue>
</operation>
</state>

<state id="1312" st_id="1312">

<operation id="6394" st_id="1312" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_44 = mul nsw i32 %B_load_226, %A_load_226

]]></node>
<StgValue><ssdm name="tmp_11_2_44"/></StgValue>
</operation>
</state>

<state id="1313" st_id="1313">

<operation id="6395" st_id="1313" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_44 = mul nsw i32 %B_load_226, %A_load_226

]]></node>
<StgValue><ssdm name="tmp_11_2_44"/></StgValue>
</operation>

<operation id="6396" st_id="1313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3279" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_226 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_226"/></StgValue>
</operation>
</state>

<state id="1314" st_id="1314">

<operation id="6397" st_id="1314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8685">
<or_exp><and_exp><literal name="tmp_7_2_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3279" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_226 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_226"/></StgValue>
</operation>

<operation id="6398" st_id="1314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8685">
<or_exp><and_exp><literal name="tmp_7_2_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_44 = add nsw i32 %C_load_226, %tmp_11_2_44

]]></node>
<StgValue><ssdm name="tmp_12_2_44"/></StgValue>
</operation>

<operation id="6399" st_id="1314" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8685">
<or_exp><and_exp><literal name="tmp_7_2_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3281" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_44, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6400" st_id="1314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8685">
<or_exp><and_exp><literal name="tmp_7_2_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3282" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6401" st_id="1314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.45:0  %k_1_2_45 = add i8 %k_2_cast, 46

]]></node>
<StgValue><ssdm name="k_1_2_45"/></StgValue>
</operation>

<operation id="6402" st_id="1314" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3285" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.45:1  %tmp_7_2_45 = icmp ult i8 %k_1_2_45, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_45"/></StgValue>
</operation>

<operation id="6403" st_id="1314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.45:2  br i1 %tmp_7_2_45, label %158, label %._crit_edge.2.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1315" st_id="1315">

<operation id="6404" st_id="1315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3288" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_45_trn_cast1 = zext i8 %k_1_2_45 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_45_trn_cast1"/></StgValue>
</operation>

<operation id="6405" st_id="1315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3289" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_45_trn_cast = zext i8 %k_1_2_45 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_45_trn_cast"/></StgValue>
</operation>

<operation id="6406" st_id="1315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3290" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr310 = add i14 %tmp_10_2_45_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr310"/></StgValue>
</operation>

<operation id="6407" st_id="1315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3291" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_476 = zext i14 %p_addr310 to i64

]]></node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="6408" st_id="1315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3292" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_230 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_476

]]></node>
<StgValue><ssdm name="A_addr_230"/></StgValue>
</operation>

<operation id="6409" st_id="1315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3293" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_230 = load i32* %A_addr_230, align 4

]]></node>
<StgValue><ssdm name="A_load_230"/></StgValue>
</operation>

<operation id="6410" st_id="1315" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3294" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr716 = mul i14 %tmp_10_2_45_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr716"/></StgValue>
</operation>

<operation id="6411" st_id="1315" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3295" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr717 = add i14 %tmp_2_trn_cast, %p_addr716

]]></node>
<StgValue><ssdm name="p_addr717"/></StgValue>
</operation>

<operation id="6412" st_id="1315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3296" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_477 = zext i14 %p_addr717 to i64

]]></node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="6413" st_id="1315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3297" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_230 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_477

]]></node>
<StgValue><ssdm name="B_addr_230"/></StgValue>
</operation>

<operation id="6414" st_id="1315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3298" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_230 = load i32* %B_addr_230, align 4

]]></node>
<StgValue><ssdm name="B_load_230"/></StgValue>
</operation>
</state>

<state id="1316" st_id="1316">

<operation id="6415" st_id="1316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3293" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_230 = load i32* %A_addr_230, align 4

]]></node>
<StgValue><ssdm name="A_load_230"/></StgValue>
</operation>

<operation id="6416" st_id="1316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3298" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_230 = load i32* %B_addr_230, align 4

]]></node>
<StgValue><ssdm name="B_load_230"/></StgValue>
</operation>
</state>

<state id="1317" st_id="1317">

<operation id="6417" st_id="1317" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_45 = mul nsw i32 %B_load_230, %A_load_230

]]></node>
<StgValue><ssdm name="tmp_11_2_45"/></StgValue>
</operation>
</state>

<state id="1318" st_id="1318">

<operation id="6418" st_id="1318" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_45 = mul nsw i32 %B_load_230, %A_load_230

]]></node>
<StgValue><ssdm name="tmp_11_2_45"/></StgValue>
</operation>
</state>

<state id="1319" st_id="1319">

<operation id="6419" st_id="1319" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_45 = mul nsw i32 %B_load_230, %A_load_230

]]></node>
<StgValue><ssdm name="tmp_11_2_45"/></StgValue>
</operation>
</state>

<state id="1320" st_id="1320">

<operation id="6420" st_id="1320" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_45 = mul nsw i32 %B_load_230, %A_load_230

]]></node>
<StgValue><ssdm name="tmp_11_2_45"/></StgValue>
</operation>
</state>

<state id="1321" st_id="1321">

<operation id="6421" st_id="1321" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_45 = mul nsw i32 %B_load_230, %A_load_230

]]></node>
<StgValue><ssdm name="tmp_11_2_45"/></StgValue>
</operation>
</state>

<state id="1322" st_id="1322">

<operation id="6422" st_id="1322" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_45 = mul nsw i32 %B_load_230, %A_load_230

]]></node>
<StgValue><ssdm name="tmp_11_2_45"/></StgValue>
</operation>

<operation id="6423" st_id="1322" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3300" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_230 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_230"/></StgValue>
</operation>
</state>

<state id="1323" st_id="1323">

<operation id="6424" st_id="1323" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8697">
<or_exp><and_exp><literal name="tmp_7_2_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3300" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_230 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_230"/></StgValue>
</operation>

<operation id="6425" st_id="1323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8697">
<or_exp><and_exp><literal name="tmp_7_2_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_45 = add nsw i32 %C_load_230, %tmp_11_2_45

]]></node>
<StgValue><ssdm name="tmp_12_2_45"/></StgValue>
</operation>

<operation id="6426" st_id="1323" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8697">
<or_exp><and_exp><literal name="tmp_7_2_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3302" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_45, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6427" st_id="1323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8697">
<or_exp><and_exp><literal name="tmp_7_2_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3303" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6428" st_id="1323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.46:0  %k_1_2_46 = add i8 %k_2_cast, 47

]]></node>
<StgValue><ssdm name="k_1_2_46"/></StgValue>
</operation>

<operation id="6429" st_id="1323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3306" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.46:1  %tmp_7_2_46 = icmp ult i8 %k_1_2_46, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_46"/></StgValue>
</operation>

<operation id="6430" st_id="1323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.46:2  br i1 %tmp_7_2_46, label %159, label %._crit_edge.2.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1324" st_id="1324">

<operation id="6431" st_id="1324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3309" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_46_trn_cast1 = zext i8 %k_1_2_46 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_46_trn_cast1"/></StgValue>
</operation>

<operation id="6432" st_id="1324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3310" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_46_trn_cast = zext i8 %k_1_2_46 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_46_trn_cast"/></StgValue>
</operation>

<operation id="6433" st_id="1324" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3311" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr307 = add i14 %tmp_10_2_46_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr307"/></StgValue>
</operation>

<operation id="6434" st_id="1324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3312" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_482 = zext i14 %p_addr307 to i64

]]></node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="6435" st_id="1324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3313" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_234 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_482

]]></node>
<StgValue><ssdm name="A_addr_234"/></StgValue>
</operation>

<operation id="6436" st_id="1324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3314" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_234 = load i32* %A_addr_234, align 4

]]></node>
<StgValue><ssdm name="A_load_234"/></StgValue>
</operation>

<operation id="6437" st_id="1324" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3315" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr722 = mul i14 %tmp_10_2_46_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr722"/></StgValue>
</operation>

<operation id="6438" st_id="1324" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3316" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr723 = add i14 %tmp_2_trn_cast, %p_addr722

]]></node>
<StgValue><ssdm name="p_addr723"/></StgValue>
</operation>

<operation id="6439" st_id="1324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3317" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_483 = zext i14 %p_addr723 to i64

]]></node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="6440" st_id="1324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3318" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_234 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_483

]]></node>
<StgValue><ssdm name="B_addr_234"/></StgValue>
</operation>

<operation id="6441" st_id="1324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3319" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_234 = load i32* %B_addr_234, align 4

]]></node>
<StgValue><ssdm name="B_load_234"/></StgValue>
</operation>
</state>

<state id="1325" st_id="1325">

<operation id="6442" st_id="1325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3314" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_234 = load i32* %A_addr_234, align 4

]]></node>
<StgValue><ssdm name="A_load_234"/></StgValue>
</operation>

<operation id="6443" st_id="1325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3319" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_234 = load i32* %B_addr_234, align 4

]]></node>
<StgValue><ssdm name="B_load_234"/></StgValue>
</operation>
</state>

<state id="1326" st_id="1326">

<operation id="6444" st_id="1326" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_46 = mul nsw i32 %B_load_234, %A_load_234

]]></node>
<StgValue><ssdm name="tmp_11_2_46"/></StgValue>
</operation>
</state>

<state id="1327" st_id="1327">

<operation id="6445" st_id="1327" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_46 = mul nsw i32 %B_load_234, %A_load_234

]]></node>
<StgValue><ssdm name="tmp_11_2_46"/></StgValue>
</operation>
</state>

<state id="1328" st_id="1328">

<operation id="6446" st_id="1328" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_46 = mul nsw i32 %B_load_234, %A_load_234

]]></node>
<StgValue><ssdm name="tmp_11_2_46"/></StgValue>
</operation>
</state>

<state id="1329" st_id="1329">

<operation id="6447" st_id="1329" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_46 = mul nsw i32 %B_load_234, %A_load_234

]]></node>
<StgValue><ssdm name="tmp_11_2_46"/></StgValue>
</operation>
</state>

<state id="1330" st_id="1330">

<operation id="6448" st_id="1330" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_46 = mul nsw i32 %B_load_234, %A_load_234

]]></node>
<StgValue><ssdm name="tmp_11_2_46"/></StgValue>
</operation>
</state>

<state id="1331" st_id="1331">

<operation id="6449" st_id="1331" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_46 = mul nsw i32 %B_load_234, %A_load_234

]]></node>
<StgValue><ssdm name="tmp_11_2_46"/></StgValue>
</operation>

<operation id="6450" st_id="1331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3321" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_234 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_234"/></StgValue>
</operation>
</state>

<state id="1332" st_id="1332">

<operation id="6451" st_id="1332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8709">
<or_exp><and_exp><literal name="tmp_7_2_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3321" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_234 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_234"/></StgValue>
</operation>

<operation id="6452" st_id="1332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8709">
<or_exp><and_exp><literal name="tmp_7_2_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_46 = add nsw i32 %C_load_234, %tmp_11_2_46

]]></node>
<StgValue><ssdm name="tmp_12_2_46"/></StgValue>
</operation>

<operation id="6453" st_id="1332" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8709">
<or_exp><and_exp><literal name="tmp_7_2_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3323" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_46, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6454" st_id="1332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8709">
<or_exp><and_exp><literal name="tmp_7_2_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3324" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6455" st_id="1332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.47:0  %k_1_2_47 = add i8 %k_2_cast, 48

]]></node>
<StgValue><ssdm name="k_1_2_47"/></StgValue>
</operation>

<operation id="6456" st_id="1332" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3327" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.47:1  %tmp_7_2_47 = icmp ult i8 %k_1_2_47, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_47"/></StgValue>
</operation>

<operation id="6457" st_id="1332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.47:2  br i1 %tmp_7_2_47, label %160, label %._crit_edge.2.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1333" st_id="1333">

<operation id="6458" st_id="1333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3330" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_47_trn_cast1 = zext i8 %k_1_2_47 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_47_trn_cast1"/></StgValue>
</operation>

<operation id="6459" st_id="1333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3331" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_47_trn_cast = zext i8 %k_1_2_47 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_47_trn_cast"/></StgValue>
</operation>

<operation id="6460" st_id="1333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3332" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr304 = add i14 %tmp_10_2_47_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr304"/></StgValue>
</operation>

<operation id="6461" st_id="1333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3333" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_488 = zext i14 %p_addr304 to i64

]]></node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="6462" st_id="1333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3334" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_237 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_488

]]></node>
<StgValue><ssdm name="A_addr_237"/></StgValue>
</operation>

<operation id="6463" st_id="1333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3335" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_237 = load i32* %A_addr_237, align 4

]]></node>
<StgValue><ssdm name="A_load_237"/></StgValue>
</operation>

<operation id="6464" st_id="1333" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3336" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr728 = mul i14 %tmp_10_2_47_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr728"/></StgValue>
</operation>

<operation id="6465" st_id="1333" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3337" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr729 = add i14 %tmp_2_trn_cast, %p_addr728

]]></node>
<StgValue><ssdm name="p_addr729"/></StgValue>
</operation>

<operation id="6466" st_id="1333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3338" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_489 = zext i14 %p_addr729 to i64

]]></node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="6467" st_id="1333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3339" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_237 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_489

]]></node>
<StgValue><ssdm name="B_addr_237"/></StgValue>
</operation>

<operation id="6468" st_id="1333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3340" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_237 = load i32* %B_addr_237, align 4

]]></node>
<StgValue><ssdm name="B_load_237"/></StgValue>
</operation>
</state>

<state id="1334" st_id="1334">

<operation id="6469" st_id="1334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3335" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_237 = load i32* %A_addr_237, align 4

]]></node>
<StgValue><ssdm name="A_load_237"/></StgValue>
</operation>

<operation id="6470" st_id="1334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3340" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_237 = load i32* %B_addr_237, align 4

]]></node>
<StgValue><ssdm name="B_load_237"/></StgValue>
</operation>
</state>

<state id="1335" st_id="1335">

<operation id="6471" st_id="1335" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_47 = mul nsw i32 %B_load_237, %A_load_237

]]></node>
<StgValue><ssdm name="tmp_11_2_47"/></StgValue>
</operation>
</state>

<state id="1336" st_id="1336">

<operation id="6472" st_id="1336" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_47 = mul nsw i32 %B_load_237, %A_load_237

]]></node>
<StgValue><ssdm name="tmp_11_2_47"/></StgValue>
</operation>
</state>

<state id="1337" st_id="1337">

<operation id="6473" st_id="1337" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_47 = mul nsw i32 %B_load_237, %A_load_237

]]></node>
<StgValue><ssdm name="tmp_11_2_47"/></StgValue>
</operation>
</state>

<state id="1338" st_id="1338">

<operation id="6474" st_id="1338" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_47 = mul nsw i32 %B_load_237, %A_load_237

]]></node>
<StgValue><ssdm name="tmp_11_2_47"/></StgValue>
</operation>
</state>

<state id="1339" st_id="1339">

<operation id="6475" st_id="1339" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_47 = mul nsw i32 %B_load_237, %A_load_237

]]></node>
<StgValue><ssdm name="tmp_11_2_47"/></StgValue>
</operation>
</state>

<state id="1340" st_id="1340">

<operation id="6476" st_id="1340" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_47 = mul nsw i32 %B_load_237, %A_load_237

]]></node>
<StgValue><ssdm name="tmp_11_2_47"/></StgValue>
</operation>

<operation id="6477" st_id="1340" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3342" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_237 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_237"/></StgValue>
</operation>
</state>

<state id="1341" st_id="1341">

<operation id="6478" st_id="1341" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8721">
<or_exp><and_exp><literal name="tmp_7_2_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3342" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_237 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_237"/></StgValue>
</operation>

<operation id="6479" st_id="1341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8721">
<or_exp><and_exp><literal name="tmp_7_2_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_47 = add nsw i32 %C_load_237, %tmp_11_2_47

]]></node>
<StgValue><ssdm name="tmp_12_2_47"/></StgValue>
</operation>

<operation id="6480" st_id="1341" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8721">
<or_exp><and_exp><literal name="tmp_7_2_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3344" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_47, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6481" st_id="1341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8721">
<or_exp><and_exp><literal name="tmp_7_2_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3345" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6482" st_id="1341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3347" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.48:0  %k_1_2_48 = add i8 %k_2_cast, 49

]]></node>
<StgValue><ssdm name="k_1_2_48"/></StgValue>
</operation>

<operation id="6483" st_id="1341" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3348" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.48:1  %tmp_7_2_48 = icmp ult i8 %k_1_2_48, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_2_48"/></StgValue>
</operation>

<operation id="6484" st_id="1341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.48:2  br i1 %tmp_7_2_48, label %161, label %._crit_edge.2.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1342" st_id="1342">

<operation id="6485" st_id="1342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3351" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_2_48_trn_cast1 = zext i8 %k_1_2_48 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_48_trn_cast1"/></StgValue>
</operation>

<operation id="6486" st_id="1342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3352" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_2_48_trn_cast = zext i8 %k_1_2_48 to i14

]]></node>
<StgValue><ssdm name="tmp_10_2_48_trn_cast"/></StgValue>
</operation>

<operation id="6487" st_id="1342" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3353" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr301 = add i14 %tmp_10_2_48_trn_cast, %phi_mul2

]]></node>
<StgValue><ssdm name="p_addr301"/></StgValue>
</operation>

<operation id="6488" st_id="1342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3354" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_494 = zext i14 %p_addr301 to i64

]]></node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="6489" st_id="1342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3355" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_240 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_494

]]></node>
<StgValue><ssdm name="A_addr_240"/></StgValue>
</operation>

<operation id="6490" st_id="1342" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3356" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_240 = load i32* %A_addr_240, align 4

]]></node>
<StgValue><ssdm name="A_load_240"/></StgValue>
</operation>

<operation id="6491" st_id="1342" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3357" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr734 = mul i14 %tmp_10_2_48_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr734"/></StgValue>
</operation>

<operation id="6492" st_id="1342" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3358" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr735 = add i14 %tmp_2_trn_cast, %p_addr734

]]></node>
<StgValue><ssdm name="p_addr735"/></StgValue>
</operation>

<operation id="6493" st_id="1342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3359" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_495 = zext i14 %p_addr735 to i64

]]></node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="6494" st_id="1342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3360" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_240 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_495

]]></node>
<StgValue><ssdm name="B_addr_240"/></StgValue>
</operation>

<operation id="6495" st_id="1342" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3361" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_240 = load i32* %B_addr_240, align 4

]]></node>
<StgValue><ssdm name="B_load_240"/></StgValue>
</operation>
</state>

<state id="1343" st_id="1343">

<operation id="6496" st_id="1343" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3356" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_240 = load i32* %A_addr_240, align 4

]]></node>
<StgValue><ssdm name="A_load_240"/></StgValue>
</operation>

<operation id="6497" st_id="1343" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3361" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_240 = load i32* %B_addr_240, align 4

]]></node>
<StgValue><ssdm name="B_load_240"/></StgValue>
</operation>
</state>

<state id="1344" st_id="1344">

<operation id="6498" st_id="1344" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_48 = mul nsw i32 %B_load_240, %A_load_240

]]></node>
<StgValue><ssdm name="tmp_11_2_48"/></StgValue>
</operation>
</state>

<state id="1345" st_id="1345">

<operation id="6499" st_id="1345" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_48 = mul nsw i32 %B_load_240, %A_load_240

]]></node>
<StgValue><ssdm name="tmp_11_2_48"/></StgValue>
</operation>
</state>

<state id="1346" st_id="1346">

<operation id="6500" st_id="1346" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_48 = mul nsw i32 %B_load_240, %A_load_240

]]></node>
<StgValue><ssdm name="tmp_11_2_48"/></StgValue>
</operation>
</state>

<state id="1347" st_id="1347">

<operation id="6501" st_id="1347" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_48 = mul nsw i32 %B_load_240, %A_load_240

]]></node>
<StgValue><ssdm name="tmp_11_2_48"/></StgValue>
</operation>
</state>

<state id="1348" st_id="1348">

<operation id="6502" st_id="1348" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_48 = mul nsw i32 %B_load_240, %A_load_240

]]></node>
<StgValue><ssdm name="tmp_11_2_48"/></StgValue>
</operation>
</state>

<state id="1349" st_id="1349">

<operation id="6503" st_id="1349" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_2_48 = mul nsw i32 %B_load_240, %A_load_240

]]></node>
<StgValue><ssdm name="tmp_11_2_48"/></StgValue>
</operation>

<operation id="6504" st_id="1349" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3363" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_240 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_240"/></StgValue>
</operation>
</state>

<state id="1350" st_id="1350">

<operation id="6505" st_id="1350" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8733">
<or_exp><and_exp><literal name="tmp_7_2_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3363" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_240 = load i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name="C_load_240"/></StgValue>
</operation>

<operation id="6506" st_id="1350" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8733">
<or_exp><and_exp><literal name="tmp_7_2_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_2_48 = add nsw i32 %C_load_240, %tmp_11_2_48

]]></node>
<StgValue><ssdm name="tmp_12_2_48"/></StgValue>
</operation>

<operation id="6507" st_id="1350" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8733">
<or_exp><and_exp><literal name="tmp_7_2_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3365" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_2_48, i32* %C_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6508" st_id="1350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8733">
<or_exp><and_exp><literal name="tmp_7_2_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3366" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6509" st_id="1350" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3368" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2.49:0  %k_1_2_49 = add i7 %k_2, 50

]]></node>
<StgValue><ssdm name="k_1_2_49"/></StgValue>
</operation>

<operation id="6510" st_id="1350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3369" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.2.49:1  br label %110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1351" st_id="1351">

<operation id="6511" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8737">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3387" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %k_3 = phi i7 [ 0, %215 ], [ %k_1_3_49, %._crit_edge.3.49 ]

]]></node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="6512" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8737">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3388" bw="6" op_0_bw="7">
<![CDATA[
:1  %tmp_523 = trunc i7 %k_3 to i6

]]></node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="6513" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8737">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3389" bw="8" op_0_bw="7">
<![CDATA[
:2  %k_3_cast = zext i7 %k_3 to i8

]]></node>
<StgValue><ssdm name="k_3_cast"/></StgValue>
</operation>

<operation id="6514" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8737">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3390" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="6515" st_id="1351" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8737">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3391" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %exitcond_3 = icmp eq i7 %k_3, -28

]]></node>
<StgValue><ssdm name="exitcond_3"/></StgValue>
</operation>

<operation id="6516" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8737">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3, label %.loopexit.3, label %164

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6517" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8739">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3394" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6518" st_id="1351" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8739">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3395" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_7_3 = icmp ult i8 %k_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="6519" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8739">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_7_3, label %165, label %._crit_edge.3.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6520" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8740">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3398" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_trn_cast1 = zext i7 %k_3 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_trn_cast1"/></StgValue>
</operation>

<operation id="6521" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8740">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3399" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_trn_cast = zext i7 %k_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_trn_cast"/></StgValue>
</operation>

<operation id="6522" st_id="1351" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8740">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3400" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr89 = add i14 %tmp_10_3_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr89"/></StgValue>
</operation>

<operation id="6523" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8740">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3401" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_67 = zext i14 %p_addr89 to i64

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="6524" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8740">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3402" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_18 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_67

]]></node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="6525" st_id="1351" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8740">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3403" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_18 = load i32* %A_addr_18, align 4

]]></node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="6526" st_id="1351" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8740">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3404" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr95 = mul i13 %tmp_10_3_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr95"/></StgValue>
</operation>

<operation id="6527" st_id="1351" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8740">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3405" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr96 = add i13 %tmp_3_trn_cast1, %p_addr95

]]></node>
<StgValue><ssdm name="p_addr96"/></StgValue>
</operation>

<operation id="6528" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8740">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3406" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_68 = zext i13 %p_addr96 to i64

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="6529" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8740">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3407" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_18 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_68

]]></node>
<StgValue><ssdm name="B_addr_18"/></StgValue>
</operation>

<operation id="6530" st_id="1351" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8740">
<or_exp><and_exp><literal name="tmp_9_3" val="1"/>
<literal name="exitcond_3" val="0"/>
<literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3408" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_18 = load i32* %B_addr_18, align 4

]]></node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>

<operation id="6531" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8743">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4475" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit.3:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_16) nounwind

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="6532" st_id="1351" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8743">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4476" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.3:1  %j_1_3 = add i7 %j, 4

]]></node>
<StgValue><ssdm name="j_1_3"/></StgValue>
</operation>

<operation id="6533" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8743">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4477" bw="8" op_0_bw="7">
<![CDATA[
.loopexit.3:2  %j_1_3_cast = zext i7 %j_1_3 to i8

]]></node>
<StgValue><ssdm name="j_1_3_cast"/></StgValue>
</operation>

<operation id="6534" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8743">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4478" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.loopexit.3:3  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="6535" st_id="1351" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8743">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4479" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.3:4  %tmp_8_4 = icmp ult i8 %j_1_3_cast, %nC_read

]]></node>
<StgValue><ssdm name="tmp_8_4"/></StgValue>
</operation>

<operation id="6536" st_id="1351" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8743">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit.3:5  %tmp_9_4 = and i1 %tmp_5, %tmp_8_4

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="6537" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8743">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4481" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.3:6  br i1 %tmp_9_4, label %268, label %.loopexit.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6538" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8744">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
<literal name="tmp_9_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
<literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4483" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_4_trn_cast1 = zext i7 %j_1_3 to i13

]]></node>
<StgValue><ssdm name="tmp_4_trn_cast1"/></StgValue>
</operation>

<operation id="6539" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8744">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
<literal name="tmp_9_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
<literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4484" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_4_trn_cast = zext i7 %j_1_3 to i14

]]></node>
<StgValue><ssdm name="tmp_4_trn_cast"/></StgValue>
</operation>

<operation id="6540" st_id="1351" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8744">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
<literal name="tmp_9_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
<literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4485" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr87 = add i14 %tmp_4_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr87"/></StgValue>
</operation>

<operation id="6541" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8744">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
<literal name="tmp_9_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
<literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4486" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_75 = zext i14 %p_addr87 to i64

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="6542" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8744">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
<literal name="tmp_9_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
<literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4487" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %C_addr_4 = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_75

]]></node>
<StgValue><ssdm name="C_addr_4"/></StgValue>
</operation>

<operation id="6543" st_id="1351" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8744">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
<literal name="tmp_9_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
<literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4488" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:5  store i32 0, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6544" st_id="1351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8744">
<or_exp><and_exp><literal name="tmp_9_3" val="0"/>
<literal name="tmp_9_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
<literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4489" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %216

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1352" st_id="1352">

<operation id="6545" st_id="1352" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3403" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_18 = load i32* %A_addr_18, align 4

]]></node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="6546" st_id="1352" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3408" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_18 = load i32* %B_addr_18, align 4

]]></node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>
</state>

<state id="1353" st_id="1353">

<operation id="6547" st_id="1353" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="1354" st_id="1354">

<operation id="6548" st_id="1354" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="1355" st_id="1355">

<operation id="6549" st_id="1355" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="1356" st_id="1356">

<operation id="6550" st_id="1356" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="1357" st_id="1357">

<operation id="6551" st_id="1357" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="1358" st_id="1358">

<operation id="6552" st_id="1358" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="6553" st_id="1358" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3410" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_18 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_18"/></StgValue>
</operation>
</state>

<state id="1359" st_id="1359">

<operation id="6554" st_id="1359" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8752">
<or_exp><and_exp><literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3410" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_18 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_18"/></StgValue>
</operation>

<operation id="6555" st_id="1359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8752">
<or_exp><and_exp><literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3 = add nsw i32 %C_load_18, %tmp_11_3

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="6556" st_id="1359" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8752">
<or_exp><and_exp><literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3412" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6557" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8752">
<or_exp><and_exp><literal name="tmp_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3413" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6558" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3415" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.3.0:0  %k_1_3_s = or i6 %tmp_523, 1

]]></node>
<StgValue><ssdm name="k_1_3_s"/></StgValue>
</operation>

<operation id="6559" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3416" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.3.0:1  %k_1_3_cast = zext i6 %k_1_3_s to i8

]]></node>
<StgValue><ssdm name="k_1_3_cast"/></StgValue>
</operation>

<operation id="6560" st_id="1359" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3417" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.0:2  %tmp_7_3_1 = icmp ult i8 %k_1_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_1"/></StgValue>
</operation>

<operation id="6561" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.0:3  br i1 %tmp_7_3_1, label %166, label %._crit_edge.3.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6562" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8756">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3420" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_3_1_trn_cast1 = zext i6 %k_1_3_s to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_1_trn_cast1"/></StgValue>
</operation>

<operation id="6563" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8756">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3421" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_3_1_trn_cast = zext i6 %k_1_3_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_1_trn_cast"/></StgValue>
</operation>

<operation id="6564" st_id="1359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8756">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3422" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr111 = add i14 %tmp_10_3_1_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr111"/></StgValue>
</operation>

<operation id="6565" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8756">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3423" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_76 = zext i14 %p_addr111 to i64

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="6566" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8756">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3424" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_22 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="A_addr_22"/></StgValue>
</operation>

<operation id="6567" st_id="1359" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8756">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3425" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_22 = load i32* %A_addr_22, align 4

]]></node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="6568" st_id="1359" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8756">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3426" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr122 = mul i13 %tmp_10_3_1_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr122"/></StgValue>
</operation>

<operation id="6569" st_id="1359" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8756">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr123 = add i13 %tmp_3_trn_cast1, %p_addr122

]]></node>
<StgValue><ssdm name="p_addr123"/></StgValue>
</operation>

<operation id="6570" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8756">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3428" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_77 = zext i13 %p_addr123 to i64

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="6571" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8756">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3429" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_22 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_77

]]></node>
<StgValue><ssdm name="B_addr_22"/></StgValue>
</operation>

<operation id="6572" st_id="1359" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8756">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3430" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_22 = load i32* %B_addr_22, align 4

]]></node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>
</state>

<state id="1360" st_id="1360">

<operation id="6573" st_id="1360" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3425" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_22 = load i32* %A_addr_22, align 4

]]></node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="6574" st_id="1360" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3430" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_22 = load i32* %B_addr_22, align 4

]]></node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>
</state>

<state id="1361" st_id="1361">

<operation id="6575" st_id="1361" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22

]]></node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>
</state>

<state id="1362" st_id="1362">

<operation id="6576" st_id="1362" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22

]]></node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>
</state>

<state id="1363" st_id="1363">

<operation id="6577" st_id="1363" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22

]]></node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>
</state>

<state id="1364" st_id="1364">

<operation id="6578" st_id="1364" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22

]]></node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>
</state>

<state id="1365" st_id="1365">

<operation id="6579" st_id="1365" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22

]]></node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>
</state>

<state id="1366" st_id="1366">

<operation id="6580" st_id="1366" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22

]]></node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>

<operation id="6581" st_id="1366" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3432" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_22 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_22"/></StgValue>
</operation>
</state>

<state id="1367" st_id="1367">

<operation id="6582" st_id="1367" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8764">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3432" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_22 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_22"/></StgValue>
</operation>

<operation id="6583" st_id="1367" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8764">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_1 = add nsw i32 %C_load_22, %tmp_11_3_1

]]></node>
<StgValue><ssdm name="tmp_12_3_1"/></StgValue>
</operation>

<operation id="6584" st_id="1367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8764">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3434" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_1, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6585" st_id="1367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8764">
<or_exp><and_exp><literal name="tmp_7_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3435" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6586" st_id="1367" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3437" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.3.1:0  %k_1_3_1 = add i6 %tmp_523, 2

]]></node>
<StgValue><ssdm name="k_1_3_1"/></StgValue>
</operation>

<operation id="6587" st_id="1367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3438" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.3.1:1  %k_1_3_1_cast = zext i6 %k_1_3_1 to i8

]]></node>
<StgValue><ssdm name="k_1_3_1_cast"/></StgValue>
</operation>

<operation id="6588" st_id="1367" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3439" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.1:2  %tmp_7_3_2 = icmp ult i8 %k_1_3_1_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_2"/></StgValue>
</operation>

<operation id="6589" st_id="1367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.1:3  br i1 %tmp_7_3_2, label %167, label %._crit_edge.3.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1368" st_id="1368">

<operation id="6590" st_id="1368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3442" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_3_2_trn_cast1 = zext i6 %k_1_3_1 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_2_trn_cast1"/></StgValue>
</operation>

<operation id="6591" st_id="1368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3443" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_3_2_trn_cast = zext i6 %k_1_3_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_2_trn_cast"/></StgValue>
</operation>

<operation id="6592" st_id="1368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3444" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr129 = add i14 %tmp_10_3_2_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr129"/></StgValue>
</operation>

<operation id="6593" st_id="1368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3445" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_84 = zext i14 %p_addr129 to i64

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="6594" st_id="1368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3446" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_26 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_84

]]></node>
<StgValue><ssdm name="A_addr_26"/></StgValue>
</operation>

<operation id="6595" st_id="1368" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3447" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_26 = load i32* %A_addr_26, align 4

]]></node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="6596" st_id="1368" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3448" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr140 = mul i13 %tmp_10_3_2_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr140"/></StgValue>
</operation>

<operation id="6597" st_id="1368" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3449" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr141 = add i13 %tmp_3_trn_cast1, %p_addr140

]]></node>
<StgValue><ssdm name="p_addr141"/></StgValue>
</operation>

<operation id="6598" st_id="1368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3450" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_85 = zext i13 %p_addr141 to i64

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="6599" st_id="1368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3451" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_26 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_85

]]></node>
<StgValue><ssdm name="B_addr_26"/></StgValue>
</operation>

<operation id="6600" st_id="1368" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3452" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_26 = load i32* %B_addr_26, align 4

]]></node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>
</state>

<state id="1369" st_id="1369">

<operation id="6601" st_id="1369" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3447" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_26 = load i32* %A_addr_26, align 4

]]></node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="6602" st_id="1369" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3452" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_26 = load i32* %B_addr_26, align 4

]]></node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>
</state>

<state id="1370" st_id="1370">

<operation id="6603" st_id="1370" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_2 = mul nsw i32 %B_load_26, %A_load_26

]]></node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>
</state>

<state id="1371" st_id="1371">

<operation id="6604" st_id="1371" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_2 = mul nsw i32 %B_load_26, %A_load_26

]]></node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>
</state>

<state id="1372" st_id="1372">

<operation id="6605" st_id="1372" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_2 = mul nsw i32 %B_load_26, %A_load_26

]]></node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>
</state>

<state id="1373" st_id="1373">

<operation id="6606" st_id="1373" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_2 = mul nsw i32 %B_load_26, %A_load_26

]]></node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>
</state>

<state id="1374" st_id="1374">

<operation id="6607" st_id="1374" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_2 = mul nsw i32 %B_load_26, %A_load_26

]]></node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>
</state>

<state id="1375" st_id="1375">

<operation id="6608" st_id="1375" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_2 = mul nsw i32 %B_load_26, %A_load_26

]]></node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>

<operation id="6609" st_id="1375" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3454" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_26 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_26"/></StgValue>
</operation>
</state>

<state id="1376" st_id="1376">

<operation id="6610" st_id="1376" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8776">
<or_exp><and_exp><literal name="tmp_7_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3454" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_26 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_26"/></StgValue>
</operation>

<operation id="6611" st_id="1376" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8776">
<or_exp><and_exp><literal name="tmp_7_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_2 = add nsw i32 %C_load_26, %tmp_11_3_2

]]></node>
<StgValue><ssdm name="tmp_12_3_2"/></StgValue>
</operation>

<operation id="6612" st_id="1376" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8776">
<or_exp><and_exp><literal name="tmp_7_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3456" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_2, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6613" st_id="1376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8776">
<or_exp><and_exp><literal name="tmp_7_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3457" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6614" st_id="1376" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3459" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.3.2:0  %k_1_3_2 = add i6 %tmp_523, 3

]]></node>
<StgValue><ssdm name="k_1_3_2"/></StgValue>
</operation>

<operation id="6615" st_id="1376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3460" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.3.2:1  %k_1_3_2_cast = zext i6 %k_1_3_2 to i8

]]></node>
<StgValue><ssdm name="k_1_3_2_cast"/></StgValue>
</operation>

<operation id="6616" st_id="1376" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3461" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.2:2  %tmp_7_3_3 = icmp ult i8 %k_1_3_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_3"/></StgValue>
</operation>

<operation id="6617" st_id="1376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3462" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.2:3  br i1 %tmp_7_3_3, label %168, label %._crit_edge.3.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1377" st_id="1377">

<operation id="6618" st_id="1377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3464" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_3_3_trn_cast1 = zext i6 %k_1_3_2 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_3_trn_cast1"/></StgValue>
</operation>

<operation id="6619" st_id="1377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3465" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_3_3_trn_cast = zext i6 %k_1_3_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_3_trn_cast"/></StgValue>
</operation>

<operation id="6620" st_id="1377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3466" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr159 = add i14 %tmp_10_3_3_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr159"/></StgValue>
</operation>

<operation id="6621" st_id="1377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3467" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_92 = zext i14 %p_addr159 to i64

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="6622" st_id="1377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3468" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_31 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_92

]]></node>
<StgValue><ssdm name="A_addr_31"/></StgValue>
</operation>

<operation id="6623" st_id="1377" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3469" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_31 = load i32* %A_addr_31, align 4

]]></node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="6624" st_id="1377" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3470" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr161 = mul i13 %tmp_10_3_3_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr161"/></StgValue>
</operation>

<operation id="6625" st_id="1377" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3471" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr162 = add i13 %tmp_3_trn_cast1, %p_addr161

]]></node>
<StgValue><ssdm name="p_addr162"/></StgValue>
</operation>

<operation id="6626" st_id="1377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3472" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_93 = zext i13 %p_addr162 to i64

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="6627" st_id="1377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3473" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_31 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_93

]]></node>
<StgValue><ssdm name="B_addr_31"/></StgValue>
</operation>

<operation id="6628" st_id="1377" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3474" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_31 = load i32* %B_addr_31, align 4

]]></node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>
</state>

<state id="1378" st_id="1378">

<operation id="6629" st_id="1378" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3469" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_31 = load i32* %A_addr_31, align 4

]]></node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="6630" st_id="1378" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3474" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_31 = load i32* %B_addr_31, align 4

]]></node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>
</state>

<state id="1379" st_id="1379">

<operation id="6631" st_id="1379" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_3 = mul nsw i32 %B_load_31, %A_load_31

]]></node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>
</state>

<state id="1380" st_id="1380">

<operation id="6632" st_id="1380" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_3 = mul nsw i32 %B_load_31, %A_load_31

]]></node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>
</state>

<state id="1381" st_id="1381">

<operation id="6633" st_id="1381" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_3 = mul nsw i32 %B_load_31, %A_load_31

]]></node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>
</state>

<state id="1382" st_id="1382">

<operation id="6634" st_id="1382" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_3 = mul nsw i32 %B_load_31, %A_load_31

]]></node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>
</state>

<state id="1383" st_id="1383">

<operation id="6635" st_id="1383" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_3 = mul nsw i32 %B_load_31, %A_load_31

]]></node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>
</state>

<state id="1384" st_id="1384">

<operation id="6636" st_id="1384" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_3 = mul nsw i32 %B_load_31, %A_load_31

]]></node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>

<operation id="6637" st_id="1384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3476" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_31 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_31"/></StgValue>
</operation>
</state>

<state id="1385" st_id="1385">

<operation id="6638" st_id="1385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8788">
<or_exp><and_exp><literal name="tmp_7_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3476" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_31 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_31"/></StgValue>
</operation>

<operation id="6639" st_id="1385" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8788">
<or_exp><and_exp><literal name="tmp_7_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_3 = add nsw i32 %C_load_31, %tmp_11_3_3

]]></node>
<StgValue><ssdm name="tmp_12_3_3"/></StgValue>
</operation>

<operation id="6640" st_id="1385" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8788">
<or_exp><and_exp><literal name="tmp_7_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3478" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_3, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6641" st_id="1385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8788">
<or_exp><and_exp><literal name="tmp_7_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3479" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6642" st_id="1385" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3481" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.3.3:0  %k_1_3_3 = add i6 %tmp_523, 4

]]></node>
<StgValue><ssdm name="k_1_3_3"/></StgValue>
</operation>

<operation id="6643" st_id="1385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3482" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.3.3:1  %k_1_3_3_cast = zext i6 %k_1_3_3 to i8

]]></node>
<StgValue><ssdm name="k_1_3_3_cast"/></StgValue>
</operation>

<operation id="6644" st_id="1385" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3483" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.3:2  %tmp_7_3_4 = icmp ult i8 %k_1_3_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_4"/></StgValue>
</operation>

<operation id="6645" st_id="1385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.3:3  br i1 %tmp_7_3_4, label %169, label %._crit_edge.3.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1386" st_id="1386">

<operation id="6646" st_id="1386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3486" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_3_4_trn_cast1 = zext i6 %k_1_3_3 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_4_trn_cast1"/></StgValue>
</operation>

<operation id="6647" st_id="1386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3487" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_3_4_trn_cast = zext i6 %k_1_3_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_4_trn_cast"/></StgValue>
</operation>

<operation id="6648" st_id="1386" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3488" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr180 = add i14 %tmp_10_3_4_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr180"/></StgValue>
</operation>

<operation id="6649" st_id="1386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3489" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_102 = zext i14 %p_addr180 to i64

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="6650" st_id="1386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3490" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_36 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_102

]]></node>
<StgValue><ssdm name="A_addr_36"/></StgValue>
</operation>

<operation id="6651" st_id="1386" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3491" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_36 = load i32* %A_addr_36, align 4

]]></node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="6652" st_id="1386" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3492" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr195 = mul i13 %tmp_10_3_4_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr195"/></StgValue>
</operation>

<operation id="6653" st_id="1386" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3493" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr197 = add i13 %tmp_3_trn_cast1, %p_addr195

]]></node>
<StgValue><ssdm name="p_addr197"/></StgValue>
</operation>

<operation id="6654" st_id="1386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3494" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_103 = zext i13 %p_addr197 to i64

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="6655" st_id="1386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3495" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_36 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_103

]]></node>
<StgValue><ssdm name="B_addr_36"/></StgValue>
</operation>

<operation id="6656" st_id="1386" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3496" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_36 = load i32* %B_addr_36, align 4

]]></node>
<StgValue><ssdm name="B_load_36"/></StgValue>
</operation>
</state>

<state id="1387" st_id="1387">

<operation id="6657" st_id="1387" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3491" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_36 = load i32* %A_addr_36, align 4

]]></node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="6658" st_id="1387" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3496" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_36 = load i32* %B_addr_36, align 4

]]></node>
<StgValue><ssdm name="B_load_36"/></StgValue>
</operation>
</state>

<state id="1388" st_id="1388">

<operation id="6659" st_id="1388" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_4 = mul nsw i32 %B_load_36, %A_load_36

]]></node>
<StgValue><ssdm name="tmp_11_3_4"/></StgValue>
</operation>
</state>

<state id="1389" st_id="1389">

<operation id="6660" st_id="1389" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_4 = mul nsw i32 %B_load_36, %A_load_36

]]></node>
<StgValue><ssdm name="tmp_11_3_4"/></StgValue>
</operation>
</state>

<state id="1390" st_id="1390">

<operation id="6661" st_id="1390" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_4 = mul nsw i32 %B_load_36, %A_load_36

]]></node>
<StgValue><ssdm name="tmp_11_3_4"/></StgValue>
</operation>
</state>

<state id="1391" st_id="1391">

<operation id="6662" st_id="1391" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_4 = mul nsw i32 %B_load_36, %A_load_36

]]></node>
<StgValue><ssdm name="tmp_11_3_4"/></StgValue>
</operation>
</state>

<state id="1392" st_id="1392">

<operation id="6663" st_id="1392" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_4 = mul nsw i32 %B_load_36, %A_load_36

]]></node>
<StgValue><ssdm name="tmp_11_3_4"/></StgValue>
</operation>
</state>

<state id="1393" st_id="1393">

<operation id="6664" st_id="1393" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_4 = mul nsw i32 %B_load_36, %A_load_36

]]></node>
<StgValue><ssdm name="tmp_11_3_4"/></StgValue>
</operation>

<operation id="6665" st_id="1393" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3498" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_36 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_36"/></StgValue>
</operation>
</state>

<state id="1394" st_id="1394">

<operation id="6666" st_id="1394" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8800">
<or_exp><and_exp><literal name="tmp_7_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3498" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_36 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_36"/></StgValue>
</operation>

<operation id="6667" st_id="1394" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8800">
<or_exp><and_exp><literal name="tmp_7_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_4 = add nsw i32 %C_load_36, %tmp_11_3_4

]]></node>
<StgValue><ssdm name="tmp_12_3_4"/></StgValue>
</operation>

<operation id="6668" st_id="1394" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8800">
<or_exp><and_exp><literal name="tmp_7_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3500" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_4, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6669" st_id="1394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8800">
<or_exp><and_exp><literal name="tmp_7_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3501" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6670" st_id="1394" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3503" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.3.4:0  %k_1_3_4 = add i6 %tmp_523, 5

]]></node>
<StgValue><ssdm name="k_1_3_4"/></StgValue>
</operation>

<operation id="6671" st_id="1394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3504" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.3.4:1  %k_1_3_4_cast = zext i6 %k_1_3_4 to i8

]]></node>
<StgValue><ssdm name="k_1_3_4_cast"/></StgValue>
</operation>

<operation id="6672" st_id="1394" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3505" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.4:2  %tmp_7_3_5 = icmp ult i8 %k_1_3_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_5"/></StgValue>
</operation>

<operation id="6673" st_id="1394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.4:3  br i1 %tmp_7_3_5, label %170, label %._crit_edge.3.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1395" st_id="1395">

<operation id="6674" st_id="1395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3508" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_3_5_trn_cast1 = zext i6 %k_1_3_4 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_5_trn_cast1"/></StgValue>
</operation>

<operation id="6675" st_id="1395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3509" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_3_5_trn_cast = zext i6 %k_1_3_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_5_trn_cast"/></StgValue>
</operation>

<operation id="6676" st_id="1395" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3510" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr201 = add i14 %tmp_10_3_5_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr201"/></StgValue>
</operation>

<operation id="6677" st_id="1395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3511" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_112 = zext i14 %p_addr201 to i64

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="6678" st_id="1395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3512" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_41 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_112

]]></node>
<StgValue><ssdm name="A_addr_41"/></StgValue>
</operation>

<operation id="6679" st_id="1395" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3513" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_41 = load i32* %A_addr_41, align 4

]]></node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>

<operation id="6680" st_id="1395" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3514" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr216 = mul i13 %tmp_10_3_5_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr216"/></StgValue>
</operation>

<operation id="6681" st_id="1395" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3515" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr218 = add i13 %tmp_3_trn_cast1, %p_addr216

]]></node>
<StgValue><ssdm name="p_addr218"/></StgValue>
</operation>

<operation id="6682" st_id="1395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3516" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_113 = zext i13 %p_addr218 to i64

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="6683" st_id="1395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3517" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_41 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_113

]]></node>
<StgValue><ssdm name="B_addr_41"/></StgValue>
</operation>

<operation id="6684" st_id="1395" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3518" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_41 = load i32* %B_addr_41, align 4

]]></node>
<StgValue><ssdm name="B_load_41"/></StgValue>
</operation>
</state>

<state id="1396" st_id="1396">

<operation id="6685" st_id="1396" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3513" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_41 = load i32* %A_addr_41, align 4

]]></node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>

<operation id="6686" st_id="1396" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3518" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_41 = load i32* %B_addr_41, align 4

]]></node>
<StgValue><ssdm name="B_load_41"/></StgValue>
</operation>
</state>

<state id="1397" st_id="1397">

<operation id="6687" st_id="1397" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_5 = mul nsw i32 %B_load_41, %A_load_41

]]></node>
<StgValue><ssdm name="tmp_11_3_5"/></StgValue>
</operation>
</state>

<state id="1398" st_id="1398">

<operation id="6688" st_id="1398" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_5 = mul nsw i32 %B_load_41, %A_load_41

]]></node>
<StgValue><ssdm name="tmp_11_3_5"/></StgValue>
</operation>
</state>

<state id="1399" st_id="1399">

<operation id="6689" st_id="1399" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_5 = mul nsw i32 %B_load_41, %A_load_41

]]></node>
<StgValue><ssdm name="tmp_11_3_5"/></StgValue>
</operation>
</state>

<state id="1400" st_id="1400">

<operation id="6690" st_id="1400" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_5 = mul nsw i32 %B_load_41, %A_load_41

]]></node>
<StgValue><ssdm name="tmp_11_3_5"/></StgValue>
</operation>
</state>

<state id="1401" st_id="1401">

<operation id="6691" st_id="1401" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_5 = mul nsw i32 %B_load_41, %A_load_41

]]></node>
<StgValue><ssdm name="tmp_11_3_5"/></StgValue>
</operation>
</state>

<state id="1402" st_id="1402">

<operation id="6692" st_id="1402" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_5 = mul nsw i32 %B_load_41, %A_load_41

]]></node>
<StgValue><ssdm name="tmp_11_3_5"/></StgValue>
</operation>

<operation id="6693" st_id="1402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3520" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_41 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_41"/></StgValue>
</operation>
</state>

<state id="1403" st_id="1403">

<operation id="6694" st_id="1403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8812">
<or_exp><and_exp><literal name="tmp_7_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3520" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_41 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_41"/></StgValue>
</operation>

<operation id="6695" st_id="1403" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8812">
<or_exp><and_exp><literal name="tmp_7_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_5 = add nsw i32 %C_load_41, %tmp_11_3_5

]]></node>
<StgValue><ssdm name="tmp_12_3_5"/></StgValue>
</operation>

<operation id="6696" st_id="1403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8812">
<or_exp><and_exp><literal name="tmp_7_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3522" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_5, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6697" st_id="1403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8812">
<or_exp><and_exp><literal name="tmp_7_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3523" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6698" st_id="1403" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3525" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.3.5:0  %k_1_3_5 = add i6 %tmp_523, 6

]]></node>
<StgValue><ssdm name="k_1_3_5"/></StgValue>
</operation>

<operation id="6699" st_id="1403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3526" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.3.5:1  %k_1_3_5_cast = zext i6 %k_1_3_5 to i8

]]></node>
<StgValue><ssdm name="k_1_3_5_cast"/></StgValue>
</operation>

<operation id="6700" st_id="1403" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3527" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.5:2  %tmp_7_3_6 = icmp ult i8 %k_1_3_5_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_6"/></StgValue>
</operation>

<operation id="6701" st_id="1403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3528" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.5:3  br i1 %tmp_7_3_6, label %171, label %._crit_edge.3.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1404" st_id="1404">

<operation id="6702" st_id="1404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3530" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_3_6_trn_cast1 = zext i6 %k_1_3_5 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_6_trn_cast1"/></StgValue>
</operation>

<operation id="6703" st_id="1404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3531" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_3_6_trn_cast = zext i6 %k_1_3_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_6_trn_cast"/></StgValue>
</operation>

<operation id="6704" st_id="1404" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3532" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr222 = add i14 %tmp_10_3_6_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr222"/></StgValue>
</operation>

<operation id="6705" st_id="1404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3533" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_122 = zext i14 %p_addr222 to i64

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="6706" st_id="1404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3534" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_46 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_122

]]></node>
<StgValue><ssdm name="A_addr_46"/></StgValue>
</operation>

<operation id="6707" st_id="1404" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3535" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_46 = load i32* %A_addr_46, align 4

]]></node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="6708" st_id="1404" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3536" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr237 = mul i13 %tmp_10_3_6_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr237"/></StgValue>
</operation>

<operation id="6709" st_id="1404" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3537" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr239 = add i13 %tmp_3_trn_cast1, %p_addr237

]]></node>
<StgValue><ssdm name="p_addr239"/></StgValue>
</operation>

<operation id="6710" st_id="1404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3538" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_123 = zext i13 %p_addr239 to i64

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="6711" st_id="1404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3539" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_46 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_123

]]></node>
<StgValue><ssdm name="B_addr_46"/></StgValue>
</operation>

<operation id="6712" st_id="1404" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3540" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_46 = load i32* %B_addr_46, align 4

]]></node>
<StgValue><ssdm name="B_load_46"/></StgValue>
</operation>
</state>

<state id="1405" st_id="1405">

<operation id="6713" st_id="1405" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3535" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_46 = load i32* %A_addr_46, align 4

]]></node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="6714" st_id="1405" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3540" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_46 = load i32* %B_addr_46, align 4

]]></node>
<StgValue><ssdm name="B_load_46"/></StgValue>
</operation>
</state>

<state id="1406" st_id="1406">

<operation id="6715" st_id="1406" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_6 = mul nsw i32 %B_load_46, %A_load_46

]]></node>
<StgValue><ssdm name="tmp_11_3_6"/></StgValue>
</operation>
</state>

<state id="1407" st_id="1407">

<operation id="6716" st_id="1407" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_6 = mul nsw i32 %B_load_46, %A_load_46

]]></node>
<StgValue><ssdm name="tmp_11_3_6"/></StgValue>
</operation>
</state>

<state id="1408" st_id="1408">

<operation id="6717" st_id="1408" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_6 = mul nsw i32 %B_load_46, %A_load_46

]]></node>
<StgValue><ssdm name="tmp_11_3_6"/></StgValue>
</operation>
</state>

<state id="1409" st_id="1409">

<operation id="6718" st_id="1409" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_6 = mul nsw i32 %B_load_46, %A_load_46

]]></node>
<StgValue><ssdm name="tmp_11_3_6"/></StgValue>
</operation>
</state>

<state id="1410" st_id="1410">

<operation id="6719" st_id="1410" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_6 = mul nsw i32 %B_load_46, %A_load_46

]]></node>
<StgValue><ssdm name="tmp_11_3_6"/></StgValue>
</operation>
</state>

<state id="1411" st_id="1411">

<operation id="6720" st_id="1411" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_6 = mul nsw i32 %B_load_46, %A_load_46

]]></node>
<StgValue><ssdm name="tmp_11_3_6"/></StgValue>
</operation>

<operation id="6721" st_id="1411" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3542" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_46 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_46"/></StgValue>
</operation>
</state>

<state id="1412" st_id="1412">

<operation id="6722" st_id="1412" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8824">
<or_exp><and_exp><literal name="tmp_7_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3542" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_46 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_46"/></StgValue>
</operation>

<operation id="6723" st_id="1412" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8824">
<or_exp><and_exp><literal name="tmp_7_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_6 = add nsw i32 %C_load_46, %tmp_11_3_6

]]></node>
<StgValue><ssdm name="tmp_12_3_6"/></StgValue>
</operation>

<operation id="6724" st_id="1412" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8824">
<or_exp><and_exp><literal name="tmp_7_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3544" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_6, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6725" st_id="1412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8824">
<or_exp><and_exp><literal name="tmp_7_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3545" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6726" st_id="1412" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3547" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.3.6:0  %k_1_3_6 = add i6 %tmp_523, 7

]]></node>
<StgValue><ssdm name="k_1_3_6"/></StgValue>
</operation>

<operation id="6727" st_id="1412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3548" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.3.6:1  %k_1_3_6_cast = zext i6 %k_1_3_6 to i8

]]></node>
<StgValue><ssdm name="k_1_3_6_cast"/></StgValue>
</operation>

<operation id="6728" st_id="1412" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3549" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.6:2  %tmp_7_3_7 = icmp ult i8 %k_1_3_6_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_7"/></StgValue>
</operation>

<operation id="6729" st_id="1412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.6:3  br i1 %tmp_7_3_7, label %172, label %._crit_edge.3.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1413" st_id="1413">

<operation id="6730" st_id="1413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3552" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_3_7_trn_cast1 = zext i6 %k_1_3_6 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_7_trn_cast1"/></StgValue>
</operation>

<operation id="6731" st_id="1413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3553" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_3_7_trn_cast = zext i6 %k_1_3_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_7_trn_cast"/></StgValue>
</operation>

<operation id="6732" st_id="1413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3554" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr243 = add i14 %tmp_10_3_7_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr243"/></StgValue>
</operation>

<operation id="6733" st_id="1413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3555" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_132 = zext i14 %p_addr243 to i64

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="6734" st_id="1413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3556" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_51 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_132

]]></node>
<StgValue><ssdm name="A_addr_51"/></StgValue>
</operation>

<operation id="6735" st_id="1413" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3557" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_51 = load i32* %A_addr_51, align 4

]]></node>
<StgValue><ssdm name="A_load_51"/></StgValue>
</operation>

<operation id="6736" st_id="1413" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3558" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr258 = mul i13 %tmp_10_3_7_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr258"/></StgValue>
</operation>

<operation id="6737" st_id="1413" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3559" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr260 = add i13 %tmp_3_trn_cast1, %p_addr258

]]></node>
<StgValue><ssdm name="p_addr260"/></StgValue>
</operation>

<operation id="6738" st_id="1413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3560" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_133 = zext i13 %p_addr260 to i64

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="6739" st_id="1413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3561" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_51 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_133

]]></node>
<StgValue><ssdm name="B_addr_51"/></StgValue>
</operation>

<operation id="6740" st_id="1413" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3562" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_51 = load i32* %B_addr_51, align 4

]]></node>
<StgValue><ssdm name="B_load_51"/></StgValue>
</operation>
</state>

<state id="1414" st_id="1414">

<operation id="6741" st_id="1414" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3557" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_51 = load i32* %A_addr_51, align 4

]]></node>
<StgValue><ssdm name="A_load_51"/></StgValue>
</operation>

<operation id="6742" st_id="1414" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3562" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_51 = load i32* %B_addr_51, align 4

]]></node>
<StgValue><ssdm name="B_load_51"/></StgValue>
</operation>
</state>

<state id="1415" st_id="1415">

<operation id="6743" st_id="1415" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_7 = mul nsw i32 %B_load_51, %A_load_51

]]></node>
<StgValue><ssdm name="tmp_11_3_7"/></StgValue>
</operation>
</state>

<state id="1416" st_id="1416">

<operation id="6744" st_id="1416" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_7 = mul nsw i32 %B_load_51, %A_load_51

]]></node>
<StgValue><ssdm name="tmp_11_3_7"/></StgValue>
</operation>
</state>

<state id="1417" st_id="1417">

<operation id="6745" st_id="1417" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_7 = mul nsw i32 %B_load_51, %A_load_51

]]></node>
<StgValue><ssdm name="tmp_11_3_7"/></StgValue>
</operation>
</state>

<state id="1418" st_id="1418">

<operation id="6746" st_id="1418" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_7 = mul nsw i32 %B_load_51, %A_load_51

]]></node>
<StgValue><ssdm name="tmp_11_3_7"/></StgValue>
</operation>
</state>

<state id="1419" st_id="1419">

<operation id="6747" st_id="1419" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_7 = mul nsw i32 %B_load_51, %A_load_51

]]></node>
<StgValue><ssdm name="tmp_11_3_7"/></StgValue>
</operation>
</state>

<state id="1420" st_id="1420">

<operation id="6748" st_id="1420" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_7 = mul nsw i32 %B_load_51, %A_load_51

]]></node>
<StgValue><ssdm name="tmp_11_3_7"/></StgValue>
</operation>

<operation id="6749" st_id="1420" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3564" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_51 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_51"/></StgValue>
</operation>
</state>

<state id="1421" st_id="1421">

<operation id="6750" st_id="1421" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8836">
<or_exp><and_exp><literal name="tmp_7_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3564" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_51 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_51"/></StgValue>
</operation>

<operation id="6751" st_id="1421" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8836">
<or_exp><and_exp><literal name="tmp_7_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_7 = add nsw i32 %C_load_51, %tmp_11_3_7

]]></node>
<StgValue><ssdm name="tmp_12_3_7"/></StgValue>
</operation>

<operation id="6752" st_id="1421" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8836">
<or_exp><and_exp><literal name="tmp_7_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3566" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_7, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6753" st_id="1421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8836">
<or_exp><and_exp><literal name="tmp_7_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3567" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6754" st_id="1421" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3569" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.3.7:0  %k_1_3_7 = add i6 %tmp_523, 8

]]></node>
<StgValue><ssdm name="k_1_3_7"/></StgValue>
</operation>

<operation id="6755" st_id="1421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3570" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.3.7:1  %k_1_3_7_cast = zext i6 %k_1_3_7 to i8

]]></node>
<StgValue><ssdm name="k_1_3_7_cast"/></StgValue>
</operation>

<operation id="6756" st_id="1421" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3571" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.7:2  %tmp_7_3_8 = icmp ult i8 %k_1_3_7_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_8"/></StgValue>
</operation>

<operation id="6757" st_id="1421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.7:3  br i1 %tmp_7_3_8, label %173, label %._crit_edge.3.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1422" st_id="1422">

<operation id="6758" st_id="1422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3574" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_3_8_trn_cast1 = zext i6 %k_1_3_7 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_8_trn_cast1"/></StgValue>
</operation>

<operation id="6759" st_id="1422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3575" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_3_8_trn_cast = zext i6 %k_1_3_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_8_trn_cast"/></StgValue>
</operation>

<operation id="6760" st_id="1422" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3576" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr264 = add i14 %tmp_10_3_8_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr264"/></StgValue>
</operation>

<operation id="6761" st_id="1422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3577" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_142 = zext i14 %p_addr264 to i64

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="6762" st_id="1422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3578" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_56 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_142

]]></node>
<StgValue><ssdm name="A_addr_56"/></StgValue>
</operation>

<operation id="6763" st_id="1422" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3579" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_56 = load i32* %A_addr_56, align 4

]]></node>
<StgValue><ssdm name="A_load_56"/></StgValue>
</operation>

<operation id="6764" st_id="1422" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3580" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr274 = mul i13 %tmp_10_3_8_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr274"/></StgValue>
</operation>

<operation id="6765" st_id="1422" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3581" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr278 = add i13 %tmp_3_trn_cast1, %p_addr274

]]></node>
<StgValue><ssdm name="p_addr278"/></StgValue>
</operation>

<operation id="6766" st_id="1422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3582" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_143 = zext i13 %p_addr278 to i64

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="6767" st_id="1422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3583" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_56 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_143

]]></node>
<StgValue><ssdm name="B_addr_56"/></StgValue>
</operation>

<operation id="6768" st_id="1422" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3584" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_56 = load i32* %B_addr_56, align 4

]]></node>
<StgValue><ssdm name="B_load_56"/></StgValue>
</operation>
</state>

<state id="1423" st_id="1423">

<operation id="6769" st_id="1423" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3579" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_56 = load i32* %A_addr_56, align 4

]]></node>
<StgValue><ssdm name="A_load_56"/></StgValue>
</operation>

<operation id="6770" st_id="1423" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3584" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_56 = load i32* %B_addr_56, align 4

]]></node>
<StgValue><ssdm name="B_load_56"/></StgValue>
</operation>
</state>

<state id="1424" st_id="1424">

<operation id="6771" st_id="1424" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_8 = mul nsw i32 %B_load_56, %A_load_56

]]></node>
<StgValue><ssdm name="tmp_11_3_8"/></StgValue>
</operation>
</state>

<state id="1425" st_id="1425">

<operation id="6772" st_id="1425" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_8 = mul nsw i32 %B_load_56, %A_load_56

]]></node>
<StgValue><ssdm name="tmp_11_3_8"/></StgValue>
</operation>
</state>

<state id="1426" st_id="1426">

<operation id="6773" st_id="1426" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_8 = mul nsw i32 %B_load_56, %A_load_56

]]></node>
<StgValue><ssdm name="tmp_11_3_8"/></StgValue>
</operation>
</state>

<state id="1427" st_id="1427">

<operation id="6774" st_id="1427" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_8 = mul nsw i32 %B_load_56, %A_load_56

]]></node>
<StgValue><ssdm name="tmp_11_3_8"/></StgValue>
</operation>
</state>

<state id="1428" st_id="1428">

<operation id="6775" st_id="1428" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_8 = mul nsw i32 %B_load_56, %A_load_56

]]></node>
<StgValue><ssdm name="tmp_11_3_8"/></StgValue>
</operation>
</state>

<state id="1429" st_id="1429">

<operation id="6776" st_id="1429" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_8 = mul nsw i32 %B_load_56, %A_load_56

]]></node>
<StgValue><ssdm name="tmp_11_3_8"/></StgValue>
</operation>

<operation id="6777" st_id="1429" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3586" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_56 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_56"/></StgValue>
</operation>
</state>

<state id="1430" st_id="1430">

<operation id="6778" st_id="1430" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8848">
<or_exp><and_exp><literal name="tmp_7_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3586" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_56 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_56"/></StgValue>
</operation>

<operation id="6779" st_id="1430" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8848">
<or_exp><and_exp><literal name="tmp_7_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_8 = add nsw i32 %C_load_56, %tmp_11_3_8

]]></node>
<StgValue><ssdm name="tmp_12_3_8"/></StgValue>
</operation>

<operation id="6780" st_id="1430" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8848">
<or_exp><and_exp><literal name="tmp_7_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3588" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_8, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6781" st_id="1430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8848">
<or_exp><and_exp><literal name="tmp_7_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3589" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6782" st_id="1430" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3591" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.3.8:0  %k_1_3_8 = add i6 %tmp_523, 9

]]></node>
<StgValue><ssdm name="k_1_3_8"/></StgValue>
</operation>

<operation id="6783" st_id="1430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3592" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.3.8:1  %k_1_3_8_cast = zext i6 %k_1_3_8 to i8

]]></node>
<StgValue><ssdm name="k_1_3_8_cast"/></StgValue>
</operation>

<operation id="6784" st_id="1430" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3593" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.8:2  %tmp_7_3_9 = icmp ult i8 %k_1_3_8_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_9"/></StgValue>
</operation>

<operation id="6785" st_id="1430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3594" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.8:3  br i1 %tmp_7_3_9, label %174, label %._crit_edge.3.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1431" st_id="1431">

<operation id="6786" st_id="1431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3596" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_3_9_trn_cast1 = zext i6 %k_1_3_8 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_9_trn_cast1"/></StgValue>
</operation>

<operation id="6787" st_id="1431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3597" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_3_9_trn_cast = zext i6 %k_1_3_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_9_trn_cast"/></StgValue>
</operation>

<operation id="6788" st_id="1431" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3598" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr271 = add i14 %tmp_10_3_9_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr271"/></StgValue>
</operation>

<operation id="6789" st_id="1431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3599" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_152 = zext i14 %p_addr271 to i64

]]></node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="6790" st_id="1431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3600" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_61 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_152

]]></node>
<StgValue><ssdm name="A_addr_61"/></StgValue>
</operation>

<operation id="6791" st_id="1431" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3601" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_61 = load i32* %A_addr_61, align 4

]]></node>
<StgValue><ssdm name="A_load_61"/></StgValue>
</operation>

<operation id="6792" st_id="1431" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3602" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr281 = mul i13 %tmp_10_3_9_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr281"/></StgValue>
</operation>

<operation id="6793" st_id="1431" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3603" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr291 = add i13 %tmp_3_trn_cast1, %p_addr281

]]></node>
<StgValue><ssdm name="p_addr291"/></StgValue>
</operation>

<operation id="6794" st_id="1431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3604" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_153 = zext i13 %p_addr291 to i64

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="6795" st_id="1431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3605" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_61 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_153

]]></node>
<StgValue><ssdm name="B_addr_61"/></StgValue>
</operation>

<operation id="6796" st_id="1431" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3606" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_61 = load i32* %B_addr_61, align 4

]]></node>
<StgValue><ssdm name="B_load_61"/></StgValue>
</operation>
</state>

<state id="1432" st_id="1432">

<operation id="6797" st_id="1432" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3601" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_61 = load i32* %A_addr_61, align 4

]]></node>
<StgValue><ssdm name="A_load_61"/></StgValue>
</operation>

<operation id="6798" st_id="1432" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3606" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_61 = load i32* %B_addr_61, align 4

]]></node>
<StgValue><ssdm name="B_load_61"/></StgValue>
</operation>
</state>

<state id="1433" st_id="1433">

<operation id="6799" st_id="1433" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_9 = mul nsw i32 %B_load_61, %A_load_61

]]></node>
<StgValue><ssdm name="tmp_11_3_9"/></StgValue>
</operation>
</state>

<state id="1434" st_id="1434">

<operation id="6800" st_id="1434" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_9 = mul nsw i32 %B_load_61, %A_load_61

]]></node>
<StgValue><ssdm name="tmp_11_3_9"/></StgValue>
</operation>
</state>

<state id="1435" st_id="1435">

<operation id="6801" st_id="1435" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_9 = mul nsw i32 %B_load_61, %A_load_61

]]></node>
<StgValue><ssdm name="tmp_11_3_9"/></StgValue>
</operation>
</state>

<state id="1436" st_id="1436">

<operation id="6802" st_id="1436" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_9 = mul nsw i32 %B_load_61, %A_load_61

]]></node>
<StgValue><ssdm name="tmp_11_3_9"/></StgValue>
</operation>
</state>

<state id="1437" st_id="1437">

<operation id="6803" st_id="1437" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8858">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_9 = mul nsw i32 %B_load_61, %A_load_61

]]></node>
<StgValue><ssdm name="tmp_11_3_9"/></StgValue>
</operation>
</state>

<state id="1438" st_id="1438">

<operation id="6804" st_id="1438" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_9 = mul nsw i32 %B_load_61, %A_load_61

]]></node>
<StgValue><ssdm name="tmp_11_3_9"/></StgValue>
</operation>

<operation id="6805" st_id="1438" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3608" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_61 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_61"/></StgValue>
</operation>
</state>

<state id="1439" st_id="1439">

<operation id="6806" st_id="1439" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8860">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3608" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_61 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_61"/></StgValue>
</operation>

<operation id="6807" st_id="1439" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8860">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_9 = add nsw i32 %C_load_61, %tmp_11_3_9

]]></node>
<StgValue><ssdm name="tmp_12_3_9"/></StgValue>
</operation>

<operation id="6808" st_id="1439" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8860">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3610" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_9, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6809" st_id="1439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8860">
<or_exp><and_exp><literal name="tmp_7_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3611" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6810" st_id="1439" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3613" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.3.9:0  %k_1_3_9 = add i6 %tmp_523, 10

]]></node>
<StgValue><ssdm name="k_1_3_9"/></StgValue>
</operation>

<operation id="6811" st_id="1439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3614" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.3.9:1  %k_1_3_9_cast = zext i6 %k_1_3_9 to i8

]]></node>
<StgValue><ssdm name="k_1_3_9_cast"/></StgValue>
</operation>

<operation id="6812" st_id="1439" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3615" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.9:2  %tmp_7_3_s = icmp ult i8 %k_1_3_9_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_s"/></StgValue>
</operation>

<operation id="6813" st_id="1439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.9:3  br i1 %tmp_7_3_s, label %175, label %._crit_edge.3.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1440" st_id="1440">

<operation id="6814" st_id="1440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3618" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_3_trn_cast1_16 = zext i6 %k_1_3_9 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_trn_cast1_16"/></StgValue>
</operation>

<operation id="6815" st_id="1440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3619" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_3_trn_cast_17 = zext i6 %k_1_3_9 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_trn_cast_17"/></StgValue>
</operation>

<operation id="6816" st_id="1440" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3620" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr268 = add i14 %tmp_10_3_trn_cast_17, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr268"/></StgValue>
</operation>

<operation id="6817" st_id="1440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3621" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_162 = zext i14 %p_addr268 to i64

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="6818" st_id="1440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3622" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_66 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_162

]]></node>
<StgValue><ssdm name="A_addr_66"/></StgValue>
</operation>

<operation id="6819" st_id="1440" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3623" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_66 = load i32* %A_addr_66, align 4

]]></node>
<StgValue><ssdm name="A_load_66"/></StgValue>
</operation>

<operation id="6820" st_id="1440" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3624" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr294 = mul i13 %tmp_10_3_trn_cast1_16, 100

]]></node>
<StgValue><ssdm name="p_addr294"/></StgValue>
</operation>

<operation id="6821" st_id="1440" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3625" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr306 = add i13 %tmp_3_trn_cast1, %p_addr294

]]></node>
<StgValue><ssdm name="p_addr306"/></StgValue>
</operation>

<operation id="6822" st_id="1440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3626" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_163 = zext i13 %p_addr306 to i64

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="6823" st_id="1440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3627" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_66 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_163

]]></node>
<StgValue><ssdm name="B_addr_66"/></StgValue>
</operation>

<operation id="6824" st_id="1440" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3628" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_66 = load i32* %B_addr_66, align 4

]]></node>
<StgValue><ssdm name="B_load_66"/></StgValue>
</operation>
</state>

<state id="1441" st_id="1441">

<operation id="6825" st_id="1441" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3623" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_66 = load i32* %A_addr_66, align 4

]]></node>
<StgValue><ssdm name="A_load_66"/></StgValue>
</operation>

<operation id="6826" st_id="1441" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3628" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_66 = load i32* %B_addr_66, align 4

]]></node>
<StgValue><ssdm name="B_load_66"/></StgValue>
</operation>
</state>

<state id="1442" st_id="1442">

<operation id="6827" st_id="1442" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_s = mul nsw i32 %B_load_66, %A_load_66

]]></node>
<StgValue><ssdm name="tmp_11_3_s"/></StgValue>
</operation>
</state>

<state id="1443" st_id="1443">

<operation id="6828" st_id="1443" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_s = mul nsw i32 %B_load_66, %A_load_66

]]></node>
<StgValue><ssdm name="tmp_11_3_s"/></StgValue>
</operation>
</state>

<state id="1444" st_id="1444">

<operation id="6829" st_id="1444" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_s = mul nsw i32 %B_load_66, %A_load_66

]]></node>
<StgValue><ssdm name="tmp_11_3_s"/></StgValue>
</operation>
</state>

<state id="1445" st_id="1445">

<operation id="6830" st_id="1445" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_s = mul nsw i32 %B_load_66, %A_load_66

]]></node>
<StgValue><ssdm name="tmp_11_3_s"/></StgValue>
</operation>
</state>

<state id="1446" st_id="1446">

<operation id="6831" st_id="1446" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_s = mul nsw i32 %B_load_66, %A_load_66

]]></node>
<StgValue><ssdm name="tmp_11_3_s"/></StgValue>
</operation>
</state>

<state id="1447" st_id="1447">

<operation id="6832" st_id="1447" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_s = mul nsw i32 %B_load_66, %A_load_66

]]></node>
<StgValue><ssdm name="tmp_11_3_s"/></StgValue>
</operation>

<operation id="6833" st_id="1447" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3630" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_66 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_66"/></StgValue>
</operation>
</state>

<state id="1448" st_id="1448">

<operation id="6834" st_id="1448" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8872">
<or_exp><and_exp><literal name="tmp_7_3_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3630" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_66 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_66"/></StgValue>
</operation>

<operation id="6835" st_id="1448" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8872">
<or_exp><and_exp><literal name="tmp_7_3_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_s = add nsw i32 %C_load_66, %tmp_11_3_s

]]></node>
<StgValue><ssdm name="tmp_12_3_s"/></StgValue>
</operation>

<operation id="6836" st_id="1448" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8872">
<or_exp><and_exp><literal name="tmp_7_3_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3632" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_s, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6837" st_id="1448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8872">
<or_exp><and_exp><literal name="tmp_7_3_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3633" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6838" st_id="1448" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3635" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.3.10:0  %k_1_3_10 = add i6 %tmp_523, 11

]]></node>
<StgValue><ssdm name="k_1_3_10"/></StgValue>
</operation>

<operation id="6839" st_id="1448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3636" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.3.10:1  %k_1_3_10_cast = zext i6 %k_1_3_10 to i8

]]></node>
<StgValue><ssdm name="k_1_3_10_cast"/></StgValue>
</operation>

<operation id="6840" st_id="1448" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3637" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.10:2  %tmp_7_3_10 = icmp ult i8 %k_1_3_10_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_10"/></StgValue>
</operation>

<operation id="6841" st_id="1448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3638" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.10:3  br i1 %tmp_7_3_10, label %176, label %._crit_edge.3.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1449" st_id="1449">

<operation id="6842" st_id="1449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3640" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_3_10_trn_cast1 = zext i6 %k_1_3_10 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_10_trn_cast1"/></StgValue>
</operation>

<operation id="6843" st_id="1449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3641" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_3_10_trn_cast = zext i6 %k_1_3_10 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_10_trn_cast"/></StgValue>
</operation>

<operation id="6844" st_id="1449" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3642" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr265 = add i14 %tmp_10_3_10_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr265"/></StgValue>
</operation>

<operation id="6845" st_id="1449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3643" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_172 = zext i14 %p_addr265 to i64

]]></node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="6846" st_id="1449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3644" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_71 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_172

]]></node>
<StgValue><ssdm name="A_addr_71"/></StgValue>
</operation>

<operation id="6847" st_id="1449" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3645" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_71 = load i32* %A_addr_71, align 4

]]></node>
<StgValue><ssdm name="A_load_71"/></StgValue>
</operation>

<operation id="6848" st_id="1449" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3646" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr311 = mul i13 %tmp_10_3_10_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr311"/></StgValue>
</operation>

<operation id="6849" st_id="1449" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3647" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr326 = add i13 %tmp_3_trn_cast1, %p_addr311

]]></node>
<StgValue><ssdm name="p_addr326"/></StgValue>
</operation>

<operation id="6850" st_id="1449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3648" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_173 = zext i13 %p_addr326 to i64

]]></node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="6851" st_id="1449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3649" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_71 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_173

]]></node>
<StgValue><ssdm name="B_addr_71"/></StgValue>
</operation>

<operation id="6852" st_id="1449" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3650" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_71 = load i32* %B_addr_71, align 4

]]></node>
<StgValue><ssdm name="B_load_71"/></StgValue>
</operation>
</state>

<state id="1450" st_id="1450">

<operation id="6853" st_id="1450" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3645" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_71 = load i32* %A_addr_71, align 4

]]></node>
<StgValue><ssdm name="A_load_71"/></StgValue>
</operation>

<operation id="6854" st_id="1450" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3650" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_71 = load i32* %B_addr_71, align 4

]]></node>
<StgValue><ssdm name="B_load_71"/></StgValue>
</operation>
</state>

<state id="1451" st_id="1451">

<operation id="6855" st_id="1451" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_10 = mul nsw i32 %B_load_71, %A_load_71

]]></node>
<StgValue><ssdm name="tmp_11_3_10"/></StgValue>
</operation>
</state>

<state id="1452" st_id="1452">

<operation id="6856" st_id="1452" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_10 = mul nsw i32 %B_load_71, %A_load_71

]]></node>
<StgValue><ssdm name="tmp_11_3_10"/></StgValue>
</operation>
</state>

<state id="1453" st_id="1453">

<operation id="6857" st_id="1453" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_10 = mul nsw i32 %B_load_71, %A_load_71

]]></node>
<StgValue><ssdm name="tmp_11_3_10"/></StgValue>
</operation>
</state>

<state id="1454" st_id="1454">

<operation id="6858" st_id="1454" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_10 = mul nsw i32 %B_load_71, %A_load_71

]]></node>
<StgValue><ssdm name="tmp_11_3_10"/></StgValue>
</operation>
</state>

<state id="1455" st_id="1455">

<operation id="6859" st_id="1455" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_10 = mul nsw i32 %B_load_71, %A_load_71

]]></node>
<StgValue><ssdm name="tmp_11_3_10"/></StgValue>
</operation>
</state>

<state id="1456" st_id="1456">

<operation id="6860" st_id="1456" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8883">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_10 = mul nsw i32 %B_load_71, %A_load_71

]]></node>
<StgValue><ssdm name="tmp_11_3_10"/></StgValue>
</operation>

<operation id="6861" st_id="1456" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8883">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3652" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_71 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_71"/></StgValue>
</operation>
</state>

<state id="1457" st_id="1457">

<operation id="6862" st_id="1457" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8884">
<or_exp><and_exp><literal name="tmp_7_3_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3652" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_71 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_71"/></StgValue>
</operation>

<operation id="6863" st_id="1457" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8884">
<or_exp><and_exp><literal name="tmp_7_3_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_10 = add nsw i32 %C_load_71, %tmp_11_3_10

]]></node>
<StgValue><ssdm name="tmp_12_3_10"/></StgValue>
</operation>

<operation id="6864" st_id="1457" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8884">
<or_exp><and_exp><literal name="tmp_7_3_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3654" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_10, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6865" st_id="1457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8884">
<or_exp><and_exp><literal name="tmp_7_3_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3655" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6866" st_id="1457" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3657" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.3.11:0  %k_1_3_11 = add i6 %tmp_523, 12

]]></node>
<StgValue><ssdm name="k_1_3_11"/></StgValue>
</operation>

<operation id="6867" st_id="1457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3658" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.3.11:1  %k_1_3_11_cast = zext i6 %k_1_3_11 to i8

]]></node>
<StgValue><ssdm name="k_1_3_11_cast"/></StgValue>
</operation>

<operation id="6868" st_id="1457" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3659" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.11:2  %tmp_7_3_11 = icmp ult i8 %k_1_3_11_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_11"/></StgValue>
</operation>

<operation id="6869" st_id="1457" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.11:3  br i1 %tmp_7_3_11, label %177, label %._crit_edge.3.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1458" st_id="1458">

<operation id="6870" st_id="1458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3662" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_3_11_trn_cast1 = zext i6 %k_1_3_11 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_11_trn_cast1"/></StgValue>
</operation>

<operation id="6871" st_id="1458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3663" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_3_11_trn_cast = zext i6 %k_1_3_11 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_11_trn_cast"/></StgValue>
</operation>

<operation id="6872" st_id="1458" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3664" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr262 = add i14 %tmp_10_3_11_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr262"/></StgValue>
</operation>

<operation id="6873" st_id="1458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3665" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_182 = zext i14 %p_addr262 to i64

]]></node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="6874" st_id="1458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3666" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_76 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_182

]]></node>
<StgValue><ssdm name="A_addr_76"/></StgValue>
</operation>

<operation id="6875" st_id="1458" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3667" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_76 = load i32* %A_addr_76, align 4

]]></node>
<StgValue><ssdm name="A_load_76"/></StgValue>
</operation>

<operation id="6876" st_id="1458" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3668" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr330 = mul i13 %tmp_10_3_11_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr330"/></StgValue>
</operation>

<operation id="6877" st_id="1458" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3669" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr345 = add i13 %tmp_3_trn_cast1, %p_addr330

]]></node>
<StgValue><ssdm name="p_addr345"/></StgValue>
</operation>

<operation id="6878" st_id="1458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3670" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_183 = zext i13 %p_addr345 to i64

]]></node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="6879" st_id="1458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3671" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_76 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_183

]]></node>
<StgValue><ssdm name="B_addr_76"/></StgValue>
</operation>

<operation id="6880" st_id="1458" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3672" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_76 = load i32* %B_addr_76, align 4

]]></node>
<StgValue><ssdm name="B_load_76"/></StgValue>
</operation>
</state>

<state id="1459" st_id="1459">

<operation id="6881" st_id="1459" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3667" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_76 = load i32* %A_addr_76, align 4

]]></node>
<StgValue><ssdm name="A_load_76"/></StgValue>
</operation>

<operation id="6882" st_id="1459" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3672" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_76 = load i32* %B_addr_76, align 4

]]></node>
<StgValue><ssdm name="B_load_76"/></StgValue>
</operation>
</state>

<state id="1460" st_id="1460">

<operation id="6883" st_id="1460" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_11 = mul nsw i32 %B_load_76, %A_load_76

]]></node>
<StgValue><ssdm name="tmp_11_3_11"/></StgValue>
</operation>
</state>

<state id="1461" st_id="1461">

<operation id="6884" st_id="1461" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_11 = mul nsw i32 %B_load_76, %A_load_76

]]></node>
<StgValue><ssdm name="tmp_11_3_11"/></StgValue>
</operation>
</state>

<state id="1462" st_id="1462">

<operation id="6885" st_id="1462" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_11 = mul nsw i32 %B_load_76, %A_load_76

]]></node>
<StgValue><ssdm name="tmp_11_3_11"/></StgValue>
</operation>
</state>

<state id="1463" st_id="1463">

<operation id="6886" st_id="1463" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_11 = mul nsw i32 %B_load_76, %A_load_76

]]></node>
<StgValue><ssdm name="tmp_11_3_11"/></StgValue>
</operation>
</state>

<state id="1464" st_id="1464">

<operation id="6887" st_id="1464" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_11 = mul nsw i32 %B_load_76, %A_load_76

]]></node>
<StgValue><ssdm name="tmp_11_3_11"/></StgValue>
</operation>
</state>

<state id="1465" st_id="1465">

<operation id="6888" st_id="1465" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_11 = mul nsw i32 %B_load_76, %A_load_76

]]></node>
<StgValue><ssdm name="tmp_11_3_11"/></StgValue>
</operation>

<operation id="6889" st_id="1465" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3674" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_76 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_76"/></StgValue>
</operation>
</state>

<state id="1466" st_id="1466">

<operation id="6890" st_id="1466" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8896">
<or_exp><and_exp><literal name="tmp_7_3_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3674" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_76 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_76"/></StgValue>
</operation>

<operation id="6891" st_id="1466" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8896">
<or_exp><and_exp><literal name="tmp_7_3_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_11 = add nsw i32 %C_load_76, %tmp_11_3_11

]]></node>
<StgValue><ssdm name="tmp_12_3_11"/></StgValue>
</operation>

<operation id="6892" st_id="1466" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8896">
<or_exp><and_exp><literal name="tmp_7_3_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3676" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_11, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6893" st_id="1466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8896">
<or_exp><and_exp><literal name="tmp_7_3_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3677" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6894" st_id="1466" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8899">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3679" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.3.12:0  %k_1_3_12 = add i6 %tmp_523, 13

]]></node>
<StgValue><ssdm name="k_1_3_12"/></StgValue>
</operation>

<operation id="6895" st_id="1466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8899">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3680" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.3.12:1  %k_1_3_12_cast = zext i6 %k_1_3_12 to i8

]]></node>
<StgValue><ssdm name="k_1_3_12_cast"/></StgValue>
</operation>

<operation id="6896" st_id="1466" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8899">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3681" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.12:2  %tmp_7_3_12 = icmp ult i8 %k_1_3_12_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_12"/></StgValue>
</operation>

<operation id="6897" st_id="1466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8899">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3682" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.12:3  br i1 %tmp_7_3_12, label %178, label %._crit_edge.3.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1467" st_id="1467">

<operation id="6898" st_id="1467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3684" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_3_12_trn_cast1 = zext i6 %k_1_3_12 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_12_trn_cast1"/></StgValue>
</operation>

<operation id="6899" st_id="1467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3685" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_3_12_trn_cast = zext i6 %k_1_3_12 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_12_trn_cast"/></StgValue>
</operation>

<operation id="6900" st_id="1467" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3686" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr259 = add i14 %tmp_10_3_12_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr259"/></StgValue>
</operation>

<operation id="6901" st_id="1467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3687" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_192 = zext i14 %p_addr259 to i64

]]></node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="6902" st_id="1467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3688" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_81 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_192

]]></node>
<StgValue><ssdm name="A_addr_81"/></StgValue>
</operation>

<operation id="6903" st_id="1467" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3689" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_81 = load i32* %A_addr_81, align 4

]]></node>
<StgValue><ssdm name="A_load_81"/></StgValue>
</operation>

<operation id="6904" st_id="1467" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3690" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr350 = mul i13 %tmp_10_3_12_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr350"/></StgValue>
</operation>

<operation id="6905" st_id="1467" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3691" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr365 = add i13 %tmp_3_trn_cast1, %p_addr350

]]></node>
<StgValue><ssdm name="p_addr365"/></StgValue>
</operation>

<operation id="6906" st_id="1467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3692" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_193 = zext i13 %p_addr365 to i64

]]></node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="6907" st_id="1467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3693" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_81 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_193

]]></node>
<StgValue><ssdm name="B_addr_81"/></StgValue>
</operation>

<operation id="6908" st_id="1467" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3694" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_81 = load i32* %B_addr_81, align 4

]]></node>
<StgValue><ssdm name="B_load_81"/></StgValue>
</operation>
</state>

<state id="1468" st_id="1468">

<operation id="6909" st_id="1468" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3689" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_81 = load i32* %A_addr_81, align 4

]]></node>
<StgValue><ssdm name="A_load_81"/></StgValue>
</operation>

<operation id="6910" st_id="1468" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3694" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_81 = load i32* %B_addr_81, align 4

]]></node>
<StgValue><ssdm name="B_load_81"/></StgValue>
</operation>
</state>

<state id="1469" st_id="1469">

<operation id="6911" st_id="1469" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_12 = mul nsw i32 %B_load_81, %A_load_81

]]></node>
<StgValue><ssdm name="tmp_11_3_12"/></StgValue>
</operation>
</state>

<state id="1470" st_id="1470">

<operation id="6912" st_id="1470" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_12 = mul nsw i32 %B_load_81, %A_load_81

]]></node>
<StgValue><ssdm name="tmp_11_3_12"/></StgValue>
</operation>
</state>

<state id="1471" st_id="1471">

<operation id="6913" st_id="1471" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_12 = mul nsw i32 %B_load_81, %A_load_81

]]></node>
<StgValue><ssdm name="tmp_11_3_12"/></StgValue>
</operation>
</state>

<state id="1472" st_id="1472">

<operation id="6914" st_id="1472" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_12 = mul nsw i32 %B_load_81, %A_load_81

]]></node>
<StgValue><ssdm name="tmp_11_3_12"/></StgValue>
</operation>
</state>

<state id="1473" st_id="1473">

<operation id="6915" st_id="1473" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_12 = mul nsw i32 %B_load_81, %A_load_81

]]></node>
<StgValue><ssdm name="tmp_11_3_12"/></StgValue>
</operation>
</state>

<state id="1474" st_id="1474">

<operation id="6916" st_id="1474" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_12 = mul nsw i32 %B_load_81, %A_load_81

]]></node>
<StgValue><ssdm name="tmp_11_3_12"/></StgValue>
</operation>

<operation id="6917" st_id="1474" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3696" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_81 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_81"/></StgValue>
</operation>
</state>

<state id="1475" st_id="1475">

<operation id="6918" st_id="1475" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8908">
<or_exp><and_exp><literal name="tmp_7_3_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3696" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_81 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_81"/></StgValue>
</operation>

<operation id="6919" st_id="1475" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8908">
<or_exp><and_exp><literal name="tmp_7_3_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_12 = add nsw i32 %C_load_81, %tmp_11_3_12

]]></node>
<StgValue><ssdm name="tmp_12_3_12"/></StgValue>
</operation>

<operation id="6920" st_id="1475" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8908">
<or_exp><and_exp><literal name="tmp_7_3_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3698" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_12, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6921" st_id="1475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8908">
<or_exp><and_exp><literal name="tmp_7_3_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3699" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6922" st_id="1475" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3701" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.13:0  %k_1_3_13 = add i7 %k_3, 14

]]></node>
<StgValue><ssdm name="k_1_3_13"/></StgValue>
</operation>

<operation id="6923" st_id="1475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3702" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.13:1  %k_1_3_13_cast = zext i7 %k_1_3_13 to i8

]]></node>
<StgValue><ssdm name="k_1_3_13_cast"/></StgValue>
</operation>

<operation id="6924" st_id="1475" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3703" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.13:2  %tmp_7_3_13 = icmp ult i8 %k_1_3_13_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_13"/></StgValue>
</operation>

<operation id="6925" st_id="1475" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3704" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.13:3  br i1 %tmp_7_3_13, label %179, label %._crit_edge.3.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1476" st_id="1476">

<operation id="6926" st_id="1476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3706" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_13_trn_cast1 = zext i7 %k_1_3_13 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_13_trn_cast1"/></StgValue>
</operation>

<operation id="6927" st_id="1476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3707" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_13_trn_cast = zext i7 %k_1_3_13 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_13_trn_cast"/></StgValue>
</operation>

<operation id="6928" st_id="1476" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3708" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr256 = add i14 %tmp_10_3_13_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr256"/></StgValue>
</operation>

<operation id="6929" st_id="1476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3709" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_202 = zext i14 %p_addr256 to i64

]]></node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="6930" st_id="1476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3710" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_86 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_202

]]></node>
<StgValue><ssdm name="A_addr_86"/></StgValue>
</operation>

<operation id="6931" st_id="1476" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3711" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_86 = load i32* %A_addr_86, align 4

]]></node>
<StgValue><ssdm name="A_load_86"/></StgValue>
</operation>

<operation id="6932" st_id="1476" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3712" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr369 = mul i13 %tmp_10_3_13_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr369"/></StgValue>
</operation>

<operation id="6933" st_id="1476" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3713" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr384 = add i13 %tmp_3_trn_cast1, %p_addr369

]]></node>
<StgValue><ssdm name="p_addr384"/></StgValue>
</operation>

<operation id="6934" st_id="1476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3714" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_203 = zext i13 %p_addr384 to i64

]]></node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="6935" st_id="1476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3715" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_86 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_203

]]></node>
<StgValue><ssdm name="B_addr_86"/></StgValue>
</operation>

<operation id="6936" st_id="1476" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3716" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_86 = load i32* %B_addr_86, align 4

]]></node>
<StgValue><ssdm name="B_load_86"/></StgValue>
</operation>
</state>

<state id="1477" st_id="1477">

<operation id="6937" st_id="1477" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8913">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3711" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_86 = load i32* %A_addr_86, align 4

]]></node>
<StgValue><ssdm name="A_load_86"/></StgValue>
</operation>

<operation id="6938" st_id="1477" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8913">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3716" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_86 = load i32* %B_addr_86, align 4

]]></node>
<StgValue><ssdm name="B_load_86"/></StgValue>
</operation>
</state>

<state id="1478" st_id="1478">

<operation id="6939" st_id="1478" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_13 = mul nsw i32 %B_load_86, %A_load_86

]]></node>
<StgValue><ssdm name="tmp_11_3_13"/></StgValue>
</operation>
</state>

<state id="1479" st_id="1479">

<operation id="6940" st_id="1479" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_13 = mul nsw i32 %B_load_86, %A_load_86

]]></node>
<StgValue><ssdm name="tmp_11_3_13"/></StgValue>
</operation>
</state>

<state id="1480" st_id="1480">

<operation id="6941" st_id="1480" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_13 = mul nsw i32 %B_load_86, %A_load_86

]]></node>
<StgValue><ssdm name="tmp_11_3_13"/></StgValue>
</operation>
</state>

<state id="1481" st_id="1481">

<operation id="6942" st_id="1481" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_13 = mul nsw i32 %B_load_86, %A_load_86

]]></node>
<StgValue><ssdm name="tmp_11_3_13"/></StgValue>
</operation>
</state>

<state id="1482" st_id="1482">

<operation id="6943" st_id="1482" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_13 = mul nsw i32 %B_load_86, %A_load_86

]]></node>
<StgValue><ssdm name="tmp_11_3_13"/></StgValue>
</operation>
</state>

<state id="1483" st_id="1483">

<operation id="6944" st_id="1483" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_13 = mul nsw i32 %B_load_86, %A_load_86

]]></node>
<StgValue><ssdm name="tmp_11_3_13"/></StgValue>
</operation>

<operation id="6945" st_id="1483" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3718" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_86 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_86"/></StgValue>
</operation>
</state>

<state id="1484" st_id="1484">

<operation id="6946" st_id="1484" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8920">
<or_exp><and_exp><literal name="tmp_7_3_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3718" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_86 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_86"/></StgValue>
</operation>

<operation id="6947" st_id="1484" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8920">
<or_exp><and_exp><literal name="tmp_7_3_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_13 = add nsw i32 %C_load_86, %tmp_11_3_13

]]></node>
<StgValue><ssdm name="tmp_12_3_13"/></StgValue>
</operation>

<operation id="6948" st_id="1484" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8920">
<or_exp><and_exp><literal name="tmp_7_3_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3720" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_13, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6949" st_id="1484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8920">
<or_exp><and_exp><literal name="tmp_7_3_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3721" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6950" st_id="1484" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3723" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.14:0  %k_1_3_14 = add i7 %k_3, 15

]]></node>
<StgValue><ssdm name="k_1_3_14"/></StgValue>
</operation>

<operation id="6951" st_id="1484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3724" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.14:1  %k_1_3_14_cast = zext i7 %k_1_3_14 to i8

]]></node>
<StgValue><ssdm name="k_1_3_14_cast"/></StgValue>
</operation>

<operation id="6952" st_id="1484" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3725" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.14:2  %tmp_7_3_14 = icmp ult i8 %k_1_3_14_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_14"/></StgValue>
</operation>

<operation id="6953" st_id="1484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3726" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.14:3  br i1 %tmp_7_3_14, label %180, label %._crit_edge.3.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1485" st_id="1485">

<operation id="6954" st_id="1485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3728" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_14_trn_cast1 = zext i7 %k_1_3_14 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_14_trn_cast1"/></StgValue>
</operation>

<operation id="6955" st_id="1485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3729" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_14_trn_cast = zext i7 %k_1_3_14 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_14_trn_cast"/></StgValue>
</operation>

<operation id="6956" st_id="1485" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3730" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr253 = add i14 %tmp_10_3_14_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr253"/></StgValue>
</operation>

<operation id="6957" st_id="1485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3731" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_212 = zext i14 %p_addr253 to i64

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="6958" st_id="1485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3732" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_91 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_212

]]></node>
<StgValue><ssdm name="A_addr_91"/></StgValue>
</operation>

<operation id="6959" st_id="1485" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3733" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_91 = load i32* %A_addr_91, align 4

]]></node>
<StgValue><ssdm name="A_load_91"/></StgValue>
</operation>

<operation id="6960" st_id="1485" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3734" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr389 = mul i13 %tmp_10_3_14_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr389"/></StgValue>
</operation>

<operation id="6961" st_id="1485" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3735" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr400 = add i13 %tmp_3_trn_cast1, %p_addr389

]]></node>
<StgValue><ssdm name="p_addr400"/></StgValue>
</operation>

<operation id="6962" st_id="1485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3736" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_213 = zext i13 %p_addr400 to i64

]]></node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="6963" st_id="1485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3737" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_91 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_213

]]></node>
<StgValue><ssdm name="B_addr_91"/></StgValue>
</operation>

<operation id="6964" st_id="1485" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3738" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_91 = load i32* %B_addr_91, align 4

]]></node>
<StgValue><ssdm name="B_load_91"/></StgValue>
</operation>
</state>

<state id="1486" st_id="1486">

<operation id="6965" st_id="1486" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3733" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_91 = load i32* %A_addr_91, align 4

]]></node>
<StgValue><ssdm name="A_load_91"/></StgValue>
</operation>

<operation id="6966" st_id="1486" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3738" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_91 = load i32* %B_addr_91, align 4

]]></node>
<StgValue><ssdm name="B_load_91"/></StgValue>
</operation>
</state>

<state id="1487" st_id="1487">

<operation id="6967" st_id="1487" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_14 = mul nsw i32 %B_load_91, %A_load_91

]]></node>
<StgValue><ssdm name="tmp_11_3_14"/></StgValue>
</operation>
</state>

<state id="1488" st_id="1488">

<operation id="6968" st_id="1488" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_14 = mul nsw i32 %B_load_91, %A_load_91

]]></node>
<StgValue><ssdm name="tmp_11_3_14"/></StgValue>
</operation>
</state>

<state id="1489" st_id="1489">

<operation id="6969" st_id="1489" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_14 = mul nsw i32 %B_load_91, %A_load_91

]]></node>
<StgValue><ssdm name="tmp_11_3_14"/></StgValue>
</operation>
</state>

<state id="1490" st_id="1490">

<operation id="6970" st_id="1490" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_14 = mul nsw i32 %B_load_91, %A_load_91

]]></node>
<StgValue><ssdm name="tmp_11_3_14"/></StgValue>
</operation>
</state>

<state id="1491" st_id="1491">

<operation id="6971" st_id="1491" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_14 = mul nsw i32 %B_load_91, %A_load_91

]]></node>
<StgValue><ssdm name="tmp_11_3_14"/></StgValue>
</operation>
</state>

<state id="1492" st_id="1492">

<operation id="6972" st_id="1492" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_14 = mul nsw i32 %B_load_91, %A_load_91

]]></node>
<StgValue><ssdm name="tmp_11_3_14"/></StgValue>
</operation>

<operation id="6973" st_id="1492" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3740" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_91 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_91"/></StgValue>
</operation>
</state>

<state id="1493" st_id="1493">

<operation id="6974" st_id="1493" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8932">
<or_exp><and_exp><literal name="tmp_7_3_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3740" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_91 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_91"/></StgValue>
</operation>

<operation id="6975" st_id="1493" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8932">
<or_exp><and_exp><literal name="tmp_7_3_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_14 = add nsw i32 %C_load_91, %tmp_11_3_14

]]></node>
<StgValue><ssdm name="tmp_12_3_14"/></StgValue>
</operation>

<operation id="6976" st_id="1493" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8932">
<or_exp><and_exp><literal name="tmp_7_3_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3742" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_14, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6977" st_id="1493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8932">
<or_exp><and_exp><literal name="tmp_7_3_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3743" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6978" st_id="1493" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3745" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.15:0  %k_1_3_15 = add i7 %k_3, 16

]]></node>
<StgValue><ssdm name="k_1_3_15"/></StgValue>
</operation>

<operation id="6979" st_id="1493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3746" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.15:1  %k_1_3_15_cast = zext i7 %k_1_3_15 to i8

]]></node>
<StgValue><ssdm name="k_1_3_15_cast"/></StgValue>
</operation>

<operation id="6980" st_id="1493" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3747" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.15:2  %tmp_7_3_15 = icmp ult i8 %k_1_3_15_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_15"/></StgValue>
</operation>

<operation id="6981" st_id="1493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3748" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.15:3  br i1 %tmp_7_3_15, label %181, label %._crit_edge.3.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1494" st_id="1494">

<operation id="6982" st_id="1494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3750" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_15_trn_cast1 = zext i7 %k_1_3_15 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_15_trn_cast1"/></StgValue>
</operation>

<operation id="6983" st_id="1494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3751" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_15_trn_cast = zext i7 %k_1_3_15 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_15_trn_cast"/></StgValue>
</operation>

<operation id="6984" st_id="1494" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3752" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr250 = add i14 %tmp_10_3_15_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr250"/></StgValue>
</operation>

<operation id="6985" st_id="1494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3753" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_222 = zext i14 %p_addr250 to i64

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="6986" st_id="1494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3754" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_96 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_222

]]></node>
<StgValue><ssdm name="A_addr_96"/></StgValue>
</operation>

<operation id="6987" st_id="1494" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3755" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_96 = load i32* %A_addr_96, align 4

]]></node>
<StgValue><ssdm name="A_load_96"/></StgValue>
</operation>

<operation id="6988" st_id="1494" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3756" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr403 = mul i13 %tmp_10_3_15_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr403"/></StgValue>
</operation>

<operation id="6989" st_id="1494" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3757" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr412 = add i13 %tmp_3_trn_cast1, %p_addr403

]]></node>
<StgValue><ssdm name="p_addr412"/></StgValue>
</operation>

<operation id="6990" st_id="1494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3758" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_223 = zext i13 %p_addr412 to i64

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="6991" st_id="1494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3759" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_96 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_223

]]></node>
<StgValue><ssdm name="B_addr_96"/></StgValue>
</operation>

<operation id="6992" st_id="1494" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3760" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_96 = load i32* %B_addr_96, align 4

]]></node>
<StgValue><ssdm name="B_load_96"/></StgValue>
</operation>
</state>

<state id="1495" st_id="1495">

<operation id="6993" st_id="1495" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3755" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_96 = load i32* %A_addr_96, align 4

]]></node>
<StgValue><ssdm name="A_load_96"/></StgValue>
</operation>

<operation id="6994" st_id="1495" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3760" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_96 = load i32* %B_addr_96, align 4

]]></node>
<StgValue><ssdm name="B_load_96"/></StgValue>
</operation>
</state>

<state id="1496" st_id="1496">

<operation id="6995" st_id="1496" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_15 = mul nsw i32 %B_load_96, %A_load_96

]]></node>
<StgValue><ssdm name="tmp_11_3_15"/></StgValue>
</operation>
</state>

<state id="1497" st_id="1497">

<operation id="6996" st_id="1497" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_15 = mul nsw i32 %B_load_96, %A_load_96

]]></node>
<StgValue><ssdm name="tmp_11_3_15"/></StgValue>
</operation>
</state>

<state id="1498" st_id="1498">

<operation id="6997" st_id="1498" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_15 = mul nsw i32 %B_load_96, %A_load_96

]]></node>
<StgValue><ssdm name="tmp_11_3_15"/></StgValue>
</operation>
</state>

<state id="1499" st_id="1499">

<operation id="6998" st_id="1499" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_15 = mul nsw i32 %B_load_96, %A_load_96

]]></node>
<StgValue><ssdm name="tmp_11_3_15"/></StgValue>
</operation>
</state>

<state id="1500" st_id="1500">

<operation id="6999" st_id="1500" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_15 = mul nsw i32 %B_load_96, %A_load_96

]]></node>
<StgValue><ssdm name="tmp_11_3_15"/></StgValue>
</operation>
</state>

<state id="1501" st_id="1501">

<operation id="7000" st_id="1501" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_15 = mul nsw i32 %B_load_96, %A_load_96

]]></node>
<StgValue><ssdm name="tmp_11_3_15"/></StgValue>
</operation>

<operation id="7001" st_id="1501" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3762" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_96 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_96"/></StgValue>
</operation>
</state>

<state id="1502" st_id="1502">

<operation id="7002" st_id="1502" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8944">
<or_exp><and_exp><literal name="tmp_7_3_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3762" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_96 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_96"/></StgValue>
</operation>

<operation id="7003" st_id="1502" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8944">
<or_exp><and_exp><literal name="tmp_7_3_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_15 = add nsw i32 %C_load_96, %tmp_11_3_15

]]></node>
<StgValue><ssdm name="tmp_12_3_15"/></StgValue>
</operation>

<operation id="7004" st_id="1502" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8944">
<or_exp><and_exp><literal name="tmp_7_3_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3764" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_15, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7005" st_id="1502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8944">
<or_exp><and_exp><literal name="tmp_7_3_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3765" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7006" st_id="1502" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3767" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.16:0  %k_1_3_16 = add i7 %k_3, 17

]]></node>
<StgValue><ssdm name="k_1_3_16"/></StgValue>
</operation>

<operation id="7007" st_id="1502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3768" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.16:1  %k_1_3_16_cast = zext i7 %k_1_3_16 to i8

]]></node>
<StgValue><ssdm name="k_1_3_16_cast"/></StgValue>
</operation>

<operation id="7008" st_id="1502" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3769" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.16:2  %tmp_7_3_16 = icmp ult i8 %k_1_3_16_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_16"/></StgValue>
</operation>

<operation id="7009" st_id="1502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3770" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.16:3  br i1 %tmp_7_3_16, label %182, label %._crit_edge.3.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1503" st_id="1503">

<operation id="7010" st_id="1503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3772" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_16_trn_cast1 = zext i7 %k_1_3_16 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_16_trn_cast1"/></StgValue>
</operation>

<operation id="7011" st_id="1503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3773" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_16_trn_cast = zext i7 %k_1_3_16 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_16_trn_cast"/></StgValue>
</operation>

<operation id="7012" st_id="1503" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3774" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr247 = add i14 %tmp_10_3_16_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr247"/></StgValue>
</operation>

<operation id="7013" st_id="1503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3775" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_232 = zext i14 %p_addr247 to i64

]]></node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="7014" st_id="1503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3776" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_101 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_232

]]></node>
<StgValue><ssdm name="A_addr_101"/></StgValue>
</operation>

<operation id="7015" st_id="1503" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3777" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_101 = load i32* %A_addr_101, align 4

]]></node>
<StgValue><ssdm name="A_load_101"/></StgValue>
</operation>

<operation id="7016" st_id="1503" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3778" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr415 = mul i13 %tmp_10_3_16_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr415"/></StgValue>
</operation>

<operation id="7017" st_id="1503" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3779" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr424 = add i13 %tmp_3_trn_cast1, %p_addr415

]]></node>
<StgValue><ssdm name="p_addr424"/></StgValue>
</operation>

<operation id="7018" st_id="1503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3780" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_233 = zext i13 %p_addr424 to i64

]]></node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="7019" st_id="1503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3781" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_101 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_233

]]></node>
<StgValue><ssdm name="B_addr_101"/></StgValue>
</operation>

<operation id="7020" st_id="1503" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3782" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_101 = load i32* %B_addr_101, align 4

]]></node>
<StgValue><ssdm name="B_load_101"/></StgValue>
</operation>
</state>

<state id="1504" st_id="1504">

<operation id="7021" st_id="1504" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3777" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_101 = load i32* %A_addr_101, align 4

]]></node>
<StgValue><ssdm name="A_load_101"/></StgValue>
</operation>

<operation id="7022" st_id="1504" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3782" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_101 = load i32* %B_addr_101, align 4

]]></node>
<StgValue><ssdm name="B_load_101"/></StgValue>
</operation>
</state>

<state id="1505" st_id="1505">

<operation id="7023" st_id="1505" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_16 = mul nsw i32 %B_load_101, %A_load_101

]]></node>
<StgValue><ssdm name="tmp_11_3_16"/></StgValue>
</operation>
</state>

<state id="1506" st_id="1506">

<operation id="7024" st_id="1506" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_16 = mul nsw i32 %B_load_101, %A_load_101

]]></node>
<StgValue><ssdm name="tmp_11_3_16"/></StgValue>
</operation>
</state>

<state id="1507" st_id="1507">

<operation id="7025" st_id="1507" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_16 = mul nsw i32 %B_load_101, %A_load_101

]]></node>
<StgValue><ssdm name="tmp_11_3_16"/></StgValue>
</operation>
</state>

<state id="1508" st_id="1508">

<operation id="7026" st_id="1508" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_16 = mul nsw i32 %B_load_101, %A_load_101

]]></node>
<StgValue><ssdm name="tmp_11_3_16"/></StgValue>
</operation>
</state>

<state id="1509" st_id="1509">

<operation id="7027" st_id="1509" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_16 = mul nsw i32 %B_load_101, %A_load_101

]]></node>
<StgValue><ssdm name="tmp_11_3_16"/></StgValue>
</operation>
</state>

<state id="1510" st_id="1510">

<operation id="7028" st_id="1510" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_16 = mul nsw i32 %B_load_101, %A_load_101

]]></node>
<StgValue><ssdm name="tmp_11_3_16"/></StgValue>
</operation>

<operation id="7029" st_id="1510" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3784" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_101 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_101"/></StgValue>
</operation>
</state>

<state id="1511" st_id="1511">

<operation id="7030" st_id="1511" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8956">
<or_exp><and_exp><literal name="tmp_7_3_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3784" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_101 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_101"/></StgValue>
</operation>

<operation id="7031" st_id="1511" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8956">
<or_exp><and_exp><literal name="tmp_7_3_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_16 = add nsw i32 %C_load_101, %tmp_11_3_16

]]></node>
<StgValue><ssdm name="tmp_12_3_16"/></StgValue>
</operation>

<operation id="7032" st_id="1511" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8956">
<or_exp><and_exp><literal name="tmp_7_3_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3786" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_16, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7033" st_id="1511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8956">
<or_exp><and_exp><literal name="tmp_7_3_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3787" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7034" st_id="1511" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3789" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.17:0  %k_1_3_17 = add i7 %k_3, 18

]]></node>
<StgValue><ssdm name="k_1_3_17"/></StgValue>
</operation>

<operation id="7035" st_id="1511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3790" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.17:1  %k_1_3_17_cast = zext i7 %k_1_3_17 to i8

]]></node>
<StgValue><ssdm name="k_1_3_17_cast"/></StgValue>
</operation>

<operation id="7036" st_id="1511" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3791" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.17:2  %tmp_7_3_17 = icmp ult i8 %k_1_3_17_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_17"/></StgValue>
</operation>

<operation id="7037" st_id="1511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3792" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.17:3  br i1 %tmp_7_3_17, label %183, label %._crit_edge.3.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1512" st_id="1512">

<operation id="7038" st_id="1512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3794" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_17_trn_cast1 = zext i7 %k_1_3_17 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_17_trn_cast1"/></StgValue>
</operation>

<operation id="7039" st_id="1512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3795" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_17_trn_cast = zext i7 %k_1_3_17 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_17_trn_cast"/></StgValue>
</operation>

<operation id="7040" st_id="1512" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3796" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr244 = add i14 %tmp_10_3_17_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr244"/></StgValue>
</operation>

<operation id="7041" st_id="1512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3797" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_242 = zext i14 %p_addr244 to i64

]]></node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="7042" st_id="1512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3798" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_106 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_242

]]></node>
<StgValue><ssdm name="A_addr_106"/></StgValue>
</operation>

<operation id="7043" st_id="1512" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3799" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_106 = load i32* %A_addr_106, align 4

]]></node>
<StgValue><ssdm name="A_load_106"/></StgValue>
</operation>

<operation id="7044" st_id="1512" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3800" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr427 = mul i13 %tmp_10_3_17_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr427"/></StgValue>
</operation>

<operation id="7045" st_id="1512" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3801" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr436 = add i13 %tmp_3_trn_cast1, %p_addr427

]]></node>
<StgValue><ssdm name="p_addr436"/></StgValue>
</operation>

<operation id="7046" st_id="1512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3802" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_243 = zext i13 %p_addr436 to i64

]]></node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="7047" st_id="1512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3803" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_106 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_243

]]></node>
<StgValue><ssdm name="B_addr_106"/></StgValue>
</operation>

<operation id="7048" st_id="1512" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3804" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_106 = load i32* %B_addr_106, align 4

]]></node>
<StgValue><ssdm name="B_load_106"/></StgValue>
</operation>
</state>

<state id="1513" st_id="1513">

<operation id="7049" st_id="1513" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3799" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_106 = load i32* %A_addr_106, align 4

]]></node>
<StgValue><ssdm name="A_load_106"/></StgValue>
</operation>

<operation id="7050" st_id="1513" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3804" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_106 = load i32* %B_addr_106, align 4

]]></node>
<StgValue><ssdm name="B_load_106"/></StgValue>
</operation>
</state>

<state id="1514" st_id="1514">

<operation id="7051" st_id="1514" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_17 = mul nsw i32 %B_load_106, %A_load_106

]]></node>
<StgValue><ssdm name="tmp_11_3_17"/></StgValue>
</operation>
</state>

<state id="1515" st_id="1515">

<operation id="7052" st_id="1515" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8963">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_17 = mul nsw i32 %B_load_106, %A_load_106

]]></node>
<StgValue><ssdm name="tmp_11_3_17"/></StgValue>
</operation>
</state>

<state id="1516" st_id="1516">

<operation id="7053" st_id="1516" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_17 = mul nsw i32 %B_load_106, %A_load_106

]]></node>
<StgValue><ssdm name="tmp_11_3_17"/></StgValue>
</operation>
</state>

<state id="1517" st_id="1517">

<operation id="7054" st_id="1517" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8965">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_17 = mul nsw i32 %B_load_106, %A_load_106

]]></node>
<StgValue><ssdm name="tmp_11_3_17"/></StgValue>
</operation>
</state>

<state id="1518" st_id="1518">

<operation id="7055" st_id="1518" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_17 = mul nsw i32 %B_load_106, %A_load_106

]]></node>
<StgValue><ssdm name="tmp_11_3_17"/></StgValue>
</operation>
</state>

<state id="1519" st_id="1519">

<operation id="7056" st_id="1519" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_17 = mul nsw i32 %B_load_106, %A_load_106

]]></node>
<StgValue><ssdm name="tmp_11_3_17"/></StgValue>
</operation>

<operation id="7057" st_id="1519" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3806" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_106 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_106"/></StgValue>
</operation>
</state>

<state id="1520" st_id="1520">

<operation id="7058" st_id="1520" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8968">
<or_exp><and_exp><literal name="tmp_7_3_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3806" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_106 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_106"/></StgValue>
</operation>

<operation id="7059" st_id="1520" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8968">
<or_exp><and_exp><literal name="tmp_7_3_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_17 = add nsw i32 %C_load_106, %tmp_11_3_17

]]></node>
<StgValue><ssdm name="tmp_12_3_17"/></StgValue>
</operation>

<operation id="7060" st_id="1520" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8968">
<or_exp><and_exp><literal name="tmp_7_3_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3808" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_17, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7061" st_id="1520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8968">
<or_exp><and_exp><literal name="tmp_7_3_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3809" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7062" st_id="1520" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3811" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.18:0  %k_1_3_18 = add i7 %k_3, 19

]]></node>
<StgValue><ssdm name="k_1_3_18"/></StgValue>
</operation>

<operation id="7063" st_id="1520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3812" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.18:1  %k_1_3_18_cast = zext i7 %k_1_3_18 to i8

]]></node>
<StgValue><ssdm name="k_1_3_18_cast"/></StgValue>
</operation>

<operation id="7064" st_id="1520" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3813" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.18:2  %tmp_7_3_18 = icmp ult i8 %k_1_3_18_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_18"/></StgValue>
</operation>

<operation id="7065" st_id="1520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3814" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.18:3  br i1 %tmp_7_3_18, label %184, label %._crit_edge.3.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1521" st_id="1521">

<operation id="7066" st_id="1521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3816" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_18_trn_cast1 = zext i7 %k_1_3_18 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_18_trn_cast1"/></StgValue>
</operation>

<operation id="7067" st_id="1521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3817" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_18_trn_cast = zext i7 %k_1_3_18 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_18_trn_cast"/></StgValue>
</operation>

<operation id="7068" st_id="1521" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3818" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr241 = add i14 %tmp_10_3_18_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr241"/></StgValue>
</operation>

<operation id="7069" st_id="1521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3819" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_252 = zext i14 %p_addr241 to i64

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="7070" st_id="1521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3820" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_111 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_252

]]></node>
<StgValue><ssdm name="A_addr_111"/></StgValue>
</operation>

<operation id="7071" st_id="1521" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3821" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_111 = load i32* %A_addr_111, align 4

]]></node>
<StgValue><ssdm name="A_load_111"/></StgValue>
</operation>

<operation id="7072" st_id="1521" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3822" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr439 = mul i13 %tmp_10_3_18_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr439"/></StgValue>
</operation>

<operation id="7073" st_id="1521" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3823" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr448 = add i13 %tmp_3_trn_cast1, %p_addr439

]]></node>
<StgValue><ssdm name="p_addr448"/></StgValue>
</operation>

<operation id="7074" st_id="1521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3824" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_253 = zext i13 %p_addr448 to i64

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="7075" st_id="1521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3825" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_111 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_253

]]></node>
<StgValue><ssdm name="B_addr_111"/></StgValue>
</operation>

<operation id="7076" st_id="1521" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3826" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_111 = load i32* %B_addr_111, align 4

]]></node>
<StgValue><ssdm name="B_load_111"/></StgValue>
</operation>
</state>

<state id="1522" st_id="1522">

<operation id="7077" st_id="1522" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3821" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_111 = load i32* %A_addr_111, align 4

]]></node>
<StgValue><ssdm name="A_load_111"/></StgValue>
</operation>

<operation id="7078" st_id="1522" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3826" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_111 = load i32* %B_addr_111, align 4

]]></node>
<StgValue><ssdm name="B_load_111"/></StgValue>
</operation>
</state>

<state id="1523" st_id="1523">

<operation id="7079" st_id="1523" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_18 = mul nsw i32 %B_load_111, %A_load_111

]]></node>
<StgValue><ssdm name="tmp_11_3_18"/></StgValue>
</operation>
</state>

<state id="1524" st_id="1524">

<operation id="7080" st_id="1524" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_18 = mul nsw i32 %B_load_111, %A_load_111

]]></node>
<StgValue><ssdm name="tmp_11_3_18"/></StgValue>
</operation>
</state>

<state id="1525" st_id="1525">

<operation id="7081" st_id="1525" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_18 = mul nsw i32 %B_load_111, %A_load_111

]]></node>
<StgValue><ssdm name="tmp_11_3_18"/></StgValue>
</operation>
</state>

<state id="1526" st_id="1526">

<operation id="7082" st_id="1526" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_18 = mul nsw i32 %B_load_111, %A_load_111

]]></node>
<StgValue><ssdm name="tmp_11_3_18"/></StgValue>
</operation>
</state>

<state id="1527" st_id="1527">

<operation id="7083" st_id="1527" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_18 = mul nsw i32 %B_load_111, %A_load_111

]]></node>
<StgValue><ssdm name="tmp_11_3_18"/></StgValue>
</operation>
</state>

<state id="1528" st_id="1528">

<operation id="7084" st_id="1528" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_18 = mul nsw i32 %B_load_111, %A_load_111

]]></node>
<StgValue><ssdm name="tmp_11_3_18"/></StgValue>
</operation>

<operation id="7085" st_id="1528" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3828" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_111 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_111"/></StgValue>
</operation>
</state>

<state id="1529" st_id="1529">

<operation id="7086" st_id="1529" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8980">
<or_exp><and_exp><literal name="tmp_7_3_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3828" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_111 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_111"/></StgValue>
</operation>

<operation id="7087" st_id="1529" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8980">
<or_exp><and_exp><literal name="tmp_7_3_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_18 = add nsw i32 %C_load_111, %tmp_11_3_18

]]></node>
<StgValue><ssdm name="tmp_12_3_18"/></StgValue>
</operation>

<operation id="7088" st_id="1529" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8980">
<or_exp><and_exp><literal name="tmp_7_3_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3830" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_18, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7089" st_id="1529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8980">
<or_exp><and_exp><literal name="tmp_7_3_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3831" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7090" st_id="1529" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3833" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.19:0  %k_1_3_19 = add i7 %k_3, 20

]]></node>
<StgValue><ssdm name="k_1_3_19"/></StgValue>
</operation>

<operation id="7091" st_id="1529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3834" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.19:1  %k_1_3_19_cast = zext i7 %k_1_3_19 to i8

]]></node>
<StgValue><ssdm name="k_1_3_19_cast"/></StgValue>
</operation>

<operation id="7092" st_id="1529" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3835" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.19:2  %tmp_7_3_19 = icmp ult i8 %k_1_3_19_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_19"/></StgValue>
</operation>

<operation id="7093" st_id="1529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.19:3  br i1 %tmp_7_3_19, label %185, label %._crit_edge.3.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1530" st_id="1530">

<operation id="7094" st_id="1530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3838" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_19_trn_cast1 = zext i7 %k_1_3_19 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_19_trn_cast1"/></StgValue>
</operation>

<operation id="7095" st_id="1530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3839" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_19_trn_cast = zext i7 %k_1_3_19 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_19_trn_cast"/></StgValue>
</operation>

<operation id="7096" st_id="1530" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3840" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr238 = add i14 %tmp_10_3_19_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr238"/></StgValue>
</operation>

<operation id="7097" st_id="1530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3841" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_262 = zext i14 %p_addr238 to i64

]]></node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="7098" st_id="1530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3842" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_116 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_262

]]></node>
<StgValue><ssdm name="A_addr_116"/></StgValue>
</operation>

<operation id="7099" st_id="1530" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3843" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_116 = load i32* %A_addr_116, align 4

]]></node>
<StgValue><ssdm name="A_load_116"/></StgValue>
</operation>

<operation id="7100" st_id="1530" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3844" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr452 = mul i13 %tmp_10_3_19_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr452"/></StgValue>
</operation>

<operation id="7101" st_id="1530" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3845" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr465 = add i13 %tmp_3_trn_cast1, %p_addr452

]]></node>
<StgValue><ssdm name="p_addr465"/></StgValue>
</operation>

<operation id="7102" st_id="1530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3846" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_263 = zext i13 %p_addr465 to i64

]]></node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="7103" st_id="1530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3847" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_116 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_263

]]></node>
<StgValue><ssdm name="B_addr_116"/></StgValue>
</operation>

<operation id="7104" st_id="1530" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3848" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_116 = load i32* %B_addr_116, align 4

]]></node>
<StgValue><ssdm name="B_load_116"/></StgValue>
</operation>
</state>

<state id="1531" st_id="1531">

<operation id="7105" st_id="1531" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3843" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_116 = load i32* %A_addr_116, align 4

]]></node>
<StgValue><ssdm name="A_load_116"/></StgValue>
</operation>

<operation id="7106" st_id="1531" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3848" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_116 = load i32* %B_addr_116, align 4

]]></node>
<StgValue><ssdm name="B_load_116"/></StgValue>
</operation>
</state>

<state id="1532" st_id="1532">

<operation id="7107" st_id="1532" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_19 = mul nsw i32 %B_load_116, %A_load_116

]]></node>
<StgValue><ssdm name="tmp_11_3_19"/></StgValue>
</operation>
</state>

<state id="1533" st_id="1533">

<operation id="7108" st_id="1533" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_19 = mul nsw i32 %B_load_116, %A_load_116

]]></node>
<StgValue><ssdm name="tmp_11_3_19"/></StgValue>
</operation>
</state>

<state id="1534" st_id="1534">

<operation id="7109" st_id="1534" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_19 = mul nsw i32 %B_load_116, %A_load_116

]]></node>
<StgValue><ssdm name="tmp_11_3_19"/></StgValue>
</operation>
</state>

<state id="1535" st_id="1535">

<operation id="7110" st_id="1535" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_19 = mul nsw i32 %B_load_116, %A_load_116

]]></node>
<StgValue><ssdm name="tmp_11_3_19"/></StgValue>
</operation>
</state>

<state id="1536" st_id="1536">

<operation id="7111" st_id="1536" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_19 = mul nsw i32 %B_load_116, %A_load_116

]]></node>
<StgValue><ssdm name="tmp_11_3_19"/></StgValue>
</operation>
</state>

<state id="1537" st_id="1537">

<operation id="7112" st_id="1537" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_19 = mul nsw i32 %B_load_116, %A_load_116

]]></node>
<StgValue><ssdm name="tmp_11_3_19"/></StgValue>
</operation>

<operation id="7113" st_id="1537" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3850" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_116 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_116"/></StgValue>
</operation>
</state>

<state id="1538" st_id="1538">

<operation id="7114" st_id="1538" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8992">
<or_exp><and_exp><literal name="tmp_7_3_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3850" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_116 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_116"/></StgValue>
</operation>

<operation id="7115" st_id="1538" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8992">
<or_exp><and_exp><literal name="tmp_7_3_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_19 = add nsw i32 %C_load_116, %tmp_11_3_19

]]></node>
<StgValue><ssdm name="tmp_12_3_19"/></StgValue>
</operation>

<operation id="7116" st_id="1538" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8992">
<or_exp><and_exp><literal name="tmp_7_3_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3852" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_19, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7117" st_id="1538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8992">
<or_exp><and_exp><literal name="tmp_7_3_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3853" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7118" st_id="1538" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3855" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.20:0  %k_1_3_20 = add i7 %k_3, 21

]]></node>
<StgValue><ssdm name="k_1_3_20"/></StgValue>
</operation>

<operation id="7119" st_id="1538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3856" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.20:1  %k_1_3_20_cast = zext i7 %k_1_3_20 to i8

]]></node>
<StgValue><ssdm name="k_1_3_20_cast"/></StgValue>
</operation>

<operation id="7120" st_id="1538" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3857" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.20:2  %tmp_7_3_20 = icmp ult i8 %k_1_3_20_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_20"/></StgValue>
</operation>

<operation id="7121" st_id="1538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3858" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.20:3  br i1 %tmp_7_3_20, label %186, label %._crit_edge.3.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1539" st_id="1539">

<operation id="7122" st_id="1539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3860" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_20_trn_cast1 = zext i7 %k_1_3_20 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_20_trn_cast1"/></StgValue>
</operation>

<operation id="7123" st_id="1539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3861" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_20_trn_cast = zext i7 %k_1_3_20 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_20_trn_cast"/></StgValue>
</operation>

<operation id="7124" st_id="1539" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3862" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr235 = add i14 %tmp_10_3_20_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr235"/></StgValue>
</operation>

<operation id="7125" st_id="1539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3863" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_272 = zext i14 %p_addr235 to i64

]]></node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="7126" st_id="1539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3864" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_121 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_272

]]></node>
<StgValue><ssdm name="A_addr_121"/></StgValue>
</operation>

<operation id="7127" st_id="1539" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3865" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_121 = load i32* %A_addr_121, align 4

]]></node>
<StgValue><ssdm name="A_load_121"/></StgValue>
</operation>

<operation id="7128" st_id="1539" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3866" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr470 = mul i13 %tmp_10_3_20_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr470"/></StgValue>
</operation>

<operation id="7129" st_id="1539" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3867" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr483 = add i13 %tmp_3_trn_cast1, %p_addr470

]]></node>
<StgValue><ssdm name="p_addr483"/></StgValue>
</operation>

<operation id="7130" st_id="1539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3868" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_273 = zext i13 %p_addr483 to i64

]]></node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="7131" st_id="1539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3869" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_121 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_273

]]></node>
<StgValue><ssdm name="B_addr_121"/></StgValue>
</operation>

<operation id="7132" st_id="1539" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3870" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_121 = load i32* %B_addr_121, align 4

]]></node>
<StgValue><ssdm name="B_load_121"/></StgValue>
</operation>
</state>

<state id="1540" st_id="1540">

<operation id="7133" st_id="1540" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3865" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_121 = load i32* %A_addr_121, align 4

]]></node>
<StgValue><ssdm name="A_load_121"/></StgValue>
</operation>

<operation id="7134" st_id="1540" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3870" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_121 = load i32* %B_addr_121, align 4

]]></node>
<StgValue><ssdm name="B_load_121"/></StgValue>
</operation>
</state>

<state id="1541" st_id="1541">

<operation id="7135" st_id="1541" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_20 = mul nsw i32 %B_load_121, %A_load_121

]]></node>
<StgValue><ssdm name="tmp_11_3_20"/></StgValue>
</operation>
</state>

<state id="1542" st_id="1542">

<operation id="7136" st_id="1542" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_20 = mul nsw i32 %B_load_121, %A_load_121

]]></node>
<StgValue><ssdm name="tmp_11_3_20"/></StgValue>
</operation>
</state>

<state id="1543" st_id="1543">

<operation id="7137" st_id="1543" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_20 = mul nsw i32 %B_load_121, %A_load_121

]]></node>
<StgValue><ssdm name="tmp_11_3_20"/></StgValue>
</operation>
</state>

<state id="1544" st_id="1544">

<operation id="7138" st_id="1544" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_20 = mul nsw i32 %B_load_121, %A_load_121

]]></node>
<StgValue><ssdm name="tmp_11_3_20"/></StgValue>
</operation>
</state>

<state id="1545" st_id="1545">

<operation id="7139" st_id="1545" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_20 = mul nsw i32 %B_load_121, %A_load_121

]]></node>
<StgValue><ssdm name="tmp_11_3_20"/></StgValue>
</operation>
</state>

<state id="1546" st_id="1546">

<operation id="7140" st_id="1546" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_20 = mul nsw i32 %B_load_121, %A_load_121

]]></node>
<StgValue><ssdm name="tmp_11_3_20"/></StgValue>
</operation>

<operation id="7141" st_id="1546" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3872" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_121 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_121"/></StgValue>
</operation>
</state>

<state id="1547" st_id="1547">

<operation id="7142" st_id="1547" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9004">
<or_exp><and_exp><literal name="tmp_7_3_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3872" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_121 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_121"/></StgValue>
</operation>

<operation id="7143" st_id="1547" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9004">
<or_exp><and_exp><literal name="tmp_7_3_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_20 = add nsw i32 %C_load_121, %tmp_11_3_20

]]></node>
<StgValue><ssdm name="tmp_12_3_20"/></StgValue>
</operation>

<operation id="7144" st_id="1547" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9004">
<or_exp><and_exp><literal name="tmp_7_3_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3874" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_20, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7145" st_id="1547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9004">
<or_exp><and_exp><literal name="tmp_7_3_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3875" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7146" st_id="1547" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3877" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.21:0  %k_1_3_21 = add i7 %k_3, 22

]]></node>
<StgValue><ssdm name="k_1_3_21"/></StgValue>
</operation>

<operation id="7147" st_id="1547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3878" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.21:1  %k_1_3_21_cast = zext i7 %k_1_3_21 to i8

]]></node>
<StgValue><ssdm name="k_1_3_21_cast"/></StgValue>
</operation>

<operation id="7148" st_id="1547" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3879" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.21:2  %tmp_7_3_21 = icmp ult i8 %k_1_3_21_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_21"/></StgValue>
</operation>

<operation id="7149" st_id="1547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3880" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.21:3  br i1 %tmp_7_3_21, label %187, label %._crit_edge.3.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1548" st_id="1548">

<operation id="7150" st_id="1548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3882" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_21_trn_cast1 = zext i7 %k_1_3_21 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_21_trn_cast1"/></StgValue>
</operation>

<operation id="7151" st_id="1548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3883" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_21_trn_cast = zext i7 %k_1_3_21 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_21_trn_cast"/></StgValue>
</operation>

<operation id="7152" st_id="1548" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3884" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr232 = add i14 %tmp_10_3_21_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr232"/></StgValue>
</operation>

<operation id="7153" st_id="1548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3885" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_282 = zext i14 %p_addr232 to i64

]]></node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="7154" st_id="1548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3886" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_126 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_282

]]></node>
<StgValue><ssdm name="A_addr_126"/></StgValue>
</operation>

<operation id="7155" st_id="1548" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3887" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_126 = load i32* %A_addr_126, align 4

]]></node>
<StgValue><ssdm name="A_load_126"/></StgValue>
</operation>

<operation id="7156" st_id="1548" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3888" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr488 = mul i13 %tmp_10_3_21_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr488"/></StgValue>
</operation>

<operation id="7157" st_id="1548" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3889" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr501 = add i13 %tmp_3_trn_cast1, %p_addr488

]]></node>
<StgValue><ssdm name="p_addr501"/></StgValue>
</operation>

<operation id="7158" st_id="1548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3890" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_283 = zext i13 %p_addr501 to i64

]]></node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="7159" st_id="1548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3891" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_126 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_283

]]></node>
<StgValue><ssdm name="B_addr_126"/></StgValue>
</operation>

<operation id="7160" st_id="1548" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3892" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_126 = load i32* %B_addr_126, align 4

]]></node>
<StgValue><ssdm name="B_load_126"/></StgValue>
</operation>
</state>

<state id="1549" st_id="1549">

<operation id="7161" st_id="1549" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3887" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_126 = load i32* %A_addr_126, align 4

]]></node>
<StgValue><ssdm name="A_load_126"/></StgValue>
</operation>

<operation id="7162" st_id="1549" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3892" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_126 = load i32* %B_addr_126, align 4

]]></node>
<StgValue><ssdm name="B_load_126"/></StgValue>
</operation>
</state>

<state id="1550" st_id="1550">

<operation id="7163" st_id="1550" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_21 = mul nsw i32 %B_load_126, %A_load_126

]]></node>
<StgValue><ssdm name="tmp_11_3_21"/></StgValue>
</operation>
</state>

<state id="1551" st_id="1551">

<operation id="7164" st_id="1551" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_21 = mul nsw i32 %B_load_126, %A_load_126

]]></node>
<StgValue><ssdm name="tmp_11_3_21"/></StgValue>
</operation>
</state>

<state id="1552" st_id="1552">

<operation id="7165" st_id="1552" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_21 = mul nsw i32 %B_load_126, %A_load_126

]]></node>
<StgValue><ssdm name="tmp_11_3_21"/></StgValue>
</operation>
</state>

<state id="1553" st_id="1553">

<operation id="7166" st_id="1553" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_21 = mul nsw i32 %B_load_126, %A_load_126

]]></node>
<StgValue><ssdm name="tmp_11_3_21"/></StgValue>
</operation>
</state>

<state id="1554" st_id="1554">

<operation id="7167" st_id="1554" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_21 = mul nsw i32 %B_load_126, %A_load_126

]]></node>
<StgValue><ssdm name="tmp_11_3_21"/></StgValue>
</operation>
</state>

<state id="1555" st_id="1555">

<operation id="7168" st_id="1555" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_21 = mul nsw i32 %B_load_126, %A_load_126

]]></node>
<StgValue><ssdm name="tmp_11_3_21"/></StgValue>
</operation>

<operation id="7169" st_id="1555" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3894" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_126 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_126"/></StgValue>
</operation>
</state>

<state id="1556" st_id="1556">

<operation id="7170" st_id="1556" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9016">
<or_exp><and_exp><literal name="tmp_7_3_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3894" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_126 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_126"/></StgValue>
</operation>

<operation id="7171" st_id="1556" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9016">
<or_exp><and_exp><literal name="tmp_7_3_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_21 = add nsw i32 %C_load_126, %tmp_11_3_21

]]></node>
<StgValue><ssdm name="tmp_12_3_21"/></StgValue>
</operation>

<operation id="7172" st_id="1556" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9016">
<or_exp><and_exp><literal name="tmp_7_3_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3896" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_21, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7173" st_id="1556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9016">
<or_exp><and_exp><literal name="tmp_7_3_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3897" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7174" st_id="1556" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3899" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.22:0  %k_1_3_22 = add i7 %k_3, 23

]]></node>
<StgValue><ssdm name="k_1_3_22"/></StgValue>
</operation>

<operation id="7175" st_id="1556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3900" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.22:1  %k_1_3_22_cast = zext i7 %k_1_3_22 to i8

]]></node>
<StgValue><ssdm name="k_1_3_22_cast"/></StgValue>
</operation>

<operation id="7176" st_id="1556" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3901" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.22:2  %tmp_7_3_22 = icmp ult i8 %k_1_3_22_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_22"/></StgValue>
</operation>

<operation id="7177" st_id="1556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3902" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.22:3  br i1 %tmp_7_3_22, label %188, label %._crit_edge.3.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1557" st_id="1557">

<operation id="7178" st_id="1557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3904" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_22_trn_cast1 = zext i7 %k_1_3_22 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_22_trn_cast1"/></StgValue>
</operation>

<operation id="7179" st_id="1557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3905" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_22_trn_cast = zext i7 %k_1_3_22 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_22_trn_cast"/></StgValue>
</operation>

<operation id="7180" st_id="1557" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3906" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr229 = add i14 %tmp_10_3_22_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr229"/></StgValue>
</operation>

<operation id="7181" st_id="1557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3907" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_292 = zext i14 %p_addr229 to i64

]]></node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="7182" st_id="1557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3908" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_131 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_292

]]></node>
<StgValue><ssdm name="A_addr_131"/></StgValue>
</operation>

<operation id="7183" st_id="1557" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3909" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_131 = load i32* %A_addr_131, align 4

]]></node>
<StgValue><ssdm name="A_load_131"/></StgValue>
</operation>

<operation id="7184" st_id="1557" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3910" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr506 = mul i13 %tmp_10_3_22_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr506"/></StgValue>
</operation>

<operation id="7185" st_id="1557" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3911" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr515 = add i13 %tmp_3_trn_cast1, %p_addr506

]]></node>
<StgValue><ssdm name="p_addr515"/></StgValue>
</operation>

<operation id="7186" st_id="1557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3912" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_293 = zext i13 %p_addr515 to i64

]]></node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="7187" st_id="1557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3913" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_131 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_293

]]></node>
<StgValue><ssdm name="B_addr_131"/></StgValue>
</operation>

<operation id="7188" st_id="1557" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3914" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_131 = load i32* %B_addr_131, align 4

]]></node>
<StgValue><ssdm name="B_load_131"/></StgValue>
</operation>
</state>

<state id="1558" st_id="1558">

<operation id="7189" st_id="1558" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3909" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_131 = load i32* %A_addr_131, align 4

]]></node>
<StgValue><ssdm name="A_load_131"/></StgValue>
</operation>

<operation id="7190" st_id="1558" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3914" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_131 = load i32* %B_addr_131, align 4

]]></node>
<StgValue><ssdm name="B_load_131"/></StgValue>
</operation>
</state>

<state id="1559" st_id="1559">

<operation id="7191" st_id="1559" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_22 = mul nsw i32 %B_load_131, %A_load_131

]]></node>
<StgValue><ssdm name="tmp_11_3_22"/></StgValue>
</operation>
</state>

<state id="1560" st_id="1560">

<operation id="7192" st_id="1560" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9023">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_22 = mul nsw i32 %B_load_131, %A_load_131

]]></node>
<StgValue><ssdm name="tmp_11_3_22"/></StgValue>
</operation>
</state>

<state id="1561" st_id="1561">

<operation id="7193" st_id="1561" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_22 = mul nsw i32 %B_load_131, %A_load_131

]]></node>
<StgValue><ssdm name="tmp_11_3_22"/></StgValue>
</operation>
</state>

<state id="1562" st_id="1562">

<operation id="7194" st_id="1562" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9025">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_22 = mul nsw i32 %B_load_131, %A_load_131

]]></node>
<StgValue><ssdm name="tmp_11_3_22"/></StgValue>
</operation>
</state>

<state id="1563" st_id="1563">

<operation id="7195" st_id="1563" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_22 = mul nsw i32 %B_load_131, %A_load_131

]]></node>
<StgValue><ssdm name="tmp_11_3_22"/></StgValue>
</operation>
</state>

<state id="1564" st_id="1564">

<operation id="7196" st_id="1564" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_22 = mul nsw i32 %B_load_131, %A_load_131

]]></node>
<StgValue><ssdm name="tmp_11_3_22"/></StgValue>
</operation>

<operation id="7197" st_id="1564" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3916" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_131 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_131"/></StgValue>
</operation>
</state>

<state id="1565" st_id="1565">

<operation id="7198" st_id="1565" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9028">
<or_exp><and_exp><literal name="tmp_7_3_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3916" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_131 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_131"/></StgValue>
</operation>

<operation id="7199" st_id="1565" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9028">
<or_exp><and_exp><literal name="tmp_7_3_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_22 = add nsw i32 %C_load_131, %tmp_11_3_22

]]></node>
<StgValue><ssdm name="tmp_12_3_22"/></StgValue>
</operation>

<operation id="7200" st_id="1565" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9028">
<or_exp><and_exp><literal name="tmp_7_3_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3918" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_22, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7201" st_id="1565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9028">
<or_exp><and_exp><literal name="tmp_7_3_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3919" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7202" st_id="1565" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3921" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.23:0  %k_1_3_23 = add i7 %k_3, 24

]]></node>
<StgValue><ssdm name="k_1_3_23"/></StgValue>
</operation>

<operation id="7203" st_id="1565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3922" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.23:1  %k_1_3_23_cast = zext i7 %k_1_3_23 to i8

]]></node>
<StgValue><ssdm name="k_1_3_23_cast"/></StgValue>
</operation>

<operation id="7204" st_id="1565" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3923" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.23:2  %tmp_7_3_23 = icmp ult i8 %k_1_3_23_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_23"/></StgValue>
</operation>

<operation id="7205" st_id="1565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3924" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.23:3  br i1 %tmp_7_3_23, label %189, label %._crit_edge.3.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1566" st_id="1566">

<operation id="7206" st_id="1566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3926" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_23_trn_cast1 = zext i7 %k_1_3_23 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_23_trn_cast1"/></StgValue>
</operation>

<operation id="7207" st_id="1566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3927" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_23_trn_cast = zext i7 %k_1_3_23 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_23_trn_cast"/></StgValue>
</operation>

<operation id="7208" st_id="1566" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3928" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr226 = add i14 %tmp_10_3_23_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr226"/></StgValue>
</operation>

<operation id="7209" st_id="1566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3929" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_302 = zext i14 %p_addr226 to i64

]]></node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="7210" st_id="1566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3930" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_136 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_302

]]></node>
<StgValue><ssdm name="A_addr_136"/></StgValue>
</operation>

<operation id="7211" st_id="1566" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3931" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_136 = load i32* %A_addr_136, align 4

]]></node>
<StgValue><ssdm name="A_load_136"/></StgValue>
</operation>

<operation id="7212" st_id="1566" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3932" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr518 = mul i13 %tmp_10_3_23_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr518"/></StgValue>
</operation>

<operation id="7213" st_id="1566" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3933" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr526 = add i13 %tmp_3_trn_cast1, %p_addr518

]]></node>
<StgValue><ssdm name="p_addr526"/></StgValue>
</operation>

<operation id="7214" st_id="1566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3934" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_303 = zext i13 %p_addr526 to i64

]]></node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="7215" st_id="1566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3935" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_136 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_303

]]></node>
<StgValue><ssdm name="B_addr_136"/></StgValue>
</operation>

<operation id="7216" st_id="1566" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3936" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_136 = load i32* %B_addr_136, align 4

]]></node>
<StgValue><ssdm name="B_load_136"/></StgValue>
</operation>
</state>

<state id="1567" st_id="1567">

<operation id="7217" st_id="1567" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3931" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_136 = load i32* %A_addr_136, align 4

]]></node>
<StgValue><ssdm name="A_load_136"/></StgValue>
</operation>

<operation id="7218" st_id="1567" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3936" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_136 = load i32* %B_addr_136, align 4

]]></node>
<StgValue><ssdm name="B_load_136"/></StgValue>
</operation>
</state>

<state id="1568" st_id="1568">

<operation id="7219" st_id="1568" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_23 = mul nsw i32 %B_load_136, %A_load_136

]]></node>
<StgValue><ssdm name="tmp_11_3_23"/></StgValue>
</operation>
</state>

<state id="1569" st_id="1569">

<operation id="7220" st_id="1569" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_23 = mul nsw i32 %B_load_136, %A_load_136

]]></node>
<StgValue><ssdm name="tmp_11_3_23"/></StgValue>
</operation>
</state>

<state id="1570" st_id="1570">

<operation id="7221" st_id="1570" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_23 = mul nsw i32 %B_load_136, %A_load_136

]]></node>
<StgValue><ssdm name="tmp_11_3_23"/></StgValue>
</operation>
</state>

<state id="1571" st_id="1571">

<operation id="7222" st_id="1571" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_23 = mul nsw i32 %B_load_136, %A_load_136

]]></node>
<StgValue><ssdm name="tmp_11_3_23"/></StgValue>
</operation>
</state>

<state id="1572" st_id="1572">

<operation id="7223" st_id="1572" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_23 = mul nsw i32 %B_load_136, %A_load_136

]]></node>
<StgValue><ssdm name="tmp_11_3_23"/></StgValue>
</operation>
</state>

<state id="1573" st_id="1573">

<operation id="7224" st_id="1573" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9039">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_23 = mul nsw i32 %B_load_136, %A_load_136

]]></node>
<StgValue><ssdm name="tmp_11_3_23"/></StgValue>
</operation>

<operation id="7225" st_id="1573" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9039">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3938" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_136 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_136"/></StgValue>
</operation>
</state>

<state id="1574" st_id="1574">

<operation id="7226" st_id="1574" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9040">
<or_exp><and_exp><literal name="tmp_7_3_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3938" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_136 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_136"/></StgValue>
</operation>

<operation id="7227" st_id="1574" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9040">
<or_exp><and_exp><literal name="tmp_7_3_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_23 = add nsw i32 %C_load_136, %tmp_11_3_23

]]></node>
<StgValue><ssdm name="tmp_12_3_23"/></StgValue>
</operation>

<operation id="7228" st_id="1574" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9040">
<or_exp><and_exp><literal name="tmp_7_3_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3940" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_23, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7229" st_id="1574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9040">
<or_exp><and_exp><literal name="tmp_7_3_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3941" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7230" st_id="1574" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3943" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.24:0  %k_1_3_24 = add i7 %k_3, 25

]]></node>
<StgValue><ssdm name="k_1_3_24"/></StgValue>
</operation>

<operation id="7231" st_id="1574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3944" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.24:1  %k_1_3_24_cast = zext i7 %k_1_3_24 to i8

]]></node>
<StgValue><ssdm name="k_1_3_24_cast"/></StgValue>
</operation>

<operation id="7232" st_id="1574" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3945" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.24:2  %tmp_7_3_24 = icmp ult i8 %k_1_3_24_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_24"/></StgValue>
</operation>

<operation id="7233" st_id="1574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3946" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.24:3  br i1 %tmp_7_3_24, label %190, label %._crit_edge.3.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1575" st_id="1575">

<operation id="7234" st_id="1575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3948" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_24_trn_cast1 = zext i7 %k_1_3_24 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_24_trn_cast1"/></StgValue>
</operation>

<operation id="7235" st_id="1575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3949" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_24_trn_cast = zext i7 %k_1_3_24 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_24_trn_cast"/></StgValue>
</operation>

<operation id="7236" st_id="1575" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3950" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr223 = add i14 %tmp_10_3_24_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr223"/></StgValue>
</operation>

<operation id="7237" st_id="1575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3951" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_312 = zext i14 %p_addr223 to i64

]]></node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="7238" st_id="1575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3952" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_141 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_312

]]></node>
<StgValue><ssdm name="A_addr_141"/></StgValue>
</operation>

<operation id="7239" st_id="1575" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3953" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_141 = load i32* %A_addr_141, align 4

]]></node>
<StgValue><ssdm name="A_load_141"/></StgValue>
</operation>

<operation id="7240" st_id="1575" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3954" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr529 = mul i13 %tmp_10_3_24_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr529"/></StgValue>
</operation>

<operation id="7241" st_id="1575" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3955" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr537 = add i13 %tmp_3_trn_cast1, %p_addr529

]]></node>
<StgValue><ssdm name="p_addr537"/></StgValue>
</operation>

<operation id="7242" st_id="1575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3956" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_313 = zext i13 %p_addr537 to i64

]]></node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="7243" st_id="1575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3957" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_141 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_313

]]></node>
<StgValue><ssdm name="B_addr_141"/></StgValue>
</operation>

<operation id="7244" st_id="1575" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3958" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_141 = load i32* %B_addr_141, align 4

]]></node>
<StgValue><ssdm name="B_load_141"/></StgValue>
</operation>
</state>

<state id="1576" st_id="1576">

<operation id="7245" st_id="1576" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3953" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_141 = load i32* %A_addr_141, align 4

]]></node>
<StgValue><ssdm name="A_load_141"/></StgValue>
</operation>

<operation id="7246" st_id="1576" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3958" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_141 = load i32* %B_addr_141, align 4

]]></node>
<StgValue><ssdm name="B_load_141"/></StgValue>
</operation>
</state>

<state id="1577" st_id="1577">

<operation id="7247" st_id="1577" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_24 = mul nsw i32 %B_load_141, %A_load_141

]]></node>
<StgValue><ssdm name="tmp_11_3_24"/></StgValue>
</operation>
</state>

<state id="1578" st_id="1578">

<operation id="7248" st_id="1578" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_24 = mul nsw i32 %B_load_141, %A_load_141

]]></node>
<StgValue><ssdm name="tmp_11_3_24"/></StgValue>
</operation>
</state>

<state id="1579" st_id="1579">

<operation id="7249" st_id="1579" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9048">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_24 = mul nsw i32 %B_load_141, %A_load_141

]]></node>
<StgValue><ssdm name="tmp_11_3_24"/></StgValue>
</operation>
</state>

<state id="1580" st_id="1580">

<operation id="7250" st_id="1580" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_24 = mul nsw i32 %B_load_141, %A_load_141

]]></node>
<StgValue><ssdm name="tmp_11_3_24"/></StgValue>
</operation>
</state>

<state id="1581" st_id="1581">

<operation id="7251" st_id="1581" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_24 = mul nsw i32 %B_load_141, %A_load_141

]]></node>
<StgValue><ssdm name="tmp_11_3_24"/></StgValue>
</operation>
</state>

<state id="1582" st_id="1582">

<operation id="7252" st_id="1582" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_24 = mul nsw i32 %B_load_141, %A_load_141

]]></node>
<StgValue><ssdm name="tmp_11_3_24"/></StgValue>
</operation>

<operation id="7253" st_id="1582" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3960" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_141 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_141"/></StgValue>
</operation>
</state>

<state id="1583" st_id="1583">

<operation id="7254" st_id="1583" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9052">
<or_exp><and_exp><literal name="tmp_7_3_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3960" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_141 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_141"/></StgValue>
</operation>

<operation id="7255" st_id="1583" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9052">
<or_exp><and_exp><literal name="tmp_7_3_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_24 = add nsw i32 %C_load_141, %tmp_11_3_24

]]></node>
<StgValue><ssdm name="tmp_12_3_24"/></StgValue>
</operation>

<operation id="7256" st_id="1583" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9052">
<or_exp><and_exp><literal name="tmp_7_3_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3962" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_24, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7257" st_id="1583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9052">
<or_exp><and_exp><literal name="tmp_7_3_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3963" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7258" st_id="1583" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3965" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.25:0  %k_1_3_25 = add i7 %k_3, 26

]]></node>
<StgValue><ssdm name="k_1_3_25"/></StgValue>
</operation>

<operation id="7259" st_id="1583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3966" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.25:1  %k_1_3_25_cast = zext i7 %k_1_3_25 to i8

]]></node>
<StgValue><ssdm name="k_1_3_25_cast"/></StgValue>
</operation>

<operation id="7260" st_id="1583" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3967" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.25:2  %tmp_7_3_25 = icmp ult i8 %k_1_3_25_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_25"/></StgValue>
</operation>

<operation id="7261" st_id="1583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9055">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3968" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.25:3  br i1 %tmp_7_3_25, label %191, label %._crit_edge.3.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1584" st_id="1584">

<operation id="7262" st_id="1584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3970" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_25_trn_cast1 = zext i7 %k_1_3_25 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_25_trn_cast1"/></StgValue>
</operation>

<operation id="7263" st_id="1584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3971" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_25_trn_cast = zext i7 %k_1_3_25 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_25_trn_cast"/></StgValue>
</operation>

<operation id="7264" st_id="1584" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3972" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr220 = add i14 %tmp_10_3_25_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr220"/></StgValue>
</operation>

<operation id="7265" st_id="1584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3973" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_322 = zext i14 %p_addr220 to i64

]]></node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="7266" st_id="1584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3974" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_146 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_322

]]></node>
<StgValue><ssdm name="A_addr_146"/></StgValue>
</operation>

<operation id="7267" st_id="1584" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3975" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_146 = load i32* %A_addr_146, align 4

]]></node>
<StgValue><ssdm name="A_load_146"/></StgValue>
</operation>

<operation id="7268" st_id="1584" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3976" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr540 = mul i13 %tmp_10_3_25_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr540"/></StgValue>
</operation>

<operation id="7269" st_id="1584" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3977" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr548 = add i13 %tmp_3_trn_cast1, %p_addr540

]]></node>
<StgValue><ssdm name="p_addr548"/></StgValue>
</operation>

<operation id="7270" st_id="1584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3978" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_323 = zext i13 %p_addr548 to i64

]]></node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="7271" st_id="1584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3979" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_146 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_323

]]></node>
<StgValue><ssdm name="B_addr_146"/></StgValue>
</operation>

<operation id="7272" st_id="1584" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3980" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_146 = load i32* %B_addr_146, align 4

]]></node>
<StgValue><ssdm name="B_load_146"/></StgValue>
</operation>
</state>

<state id="1585" st_id="1585">

<operation id="7273" st_id="1585" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3975" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_146 = load i32* %A_addr_146, align 4

]]></node>
<StgValue><ssdm name="A_load_146"/></StgValue>
</operation>

<operation id="7274" st_id="1585" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3980" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_146 = load i32* %B_addr_146, align 4

]]></node>
<StgValue><ssdm name="B_load_146"/></StgValue>
</operation>
</state>

<state id="1586" st_id="1586">

<operation id="7275" st_id="1586" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_25 = mul nsw i32 %B_load_146, %A_load_146

]]></node>
<StgValue><ssdm name="tmp_11_3_25"/></StgValue>
</operation>
</state>

<state id="1587" st_id="1587">

<operation id="7276" st_id="1587" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_25 = mul nsw i32 %B_load_146, %A_load_146

]]></node>
<StgValue><ssdm name="tmp_11_3_25"/></StgValue>
</operation>
</state>

<state id="1588" st_id="1588">

<operation id="7277" st_id="1588" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_25 = mul nsw i32 %B_load_146, %A_load_146

]]></node>
<StgValue><ssdm name="tmp_11_3_25"/></StgValue>
</operation>
</state>

<state id="1589" st_id="1589">

<operation id="7278" st_id="1589" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_25 = mul nsw i32 %B_load_146, %A_load_146

]]></node>
<StgValue><ssdm name="tmp_11_3_25"/></StgValue>
</operation>
</state>

<state id="1590" st_id="1590">

<operation id="7279" st_id="1590" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_25 = mul nsw i32 %B_load_146, %A_load_146

]]></node>
<StgValue><ssdm name="tmp_11_3_25"/></StgValue>
</operation>
</state>

<state id="1591" st_id="1591">

<operation id="7280" st_id="1591" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_25 = mul nsw i32 %B_load_146, %A_load_146

]]></node>
<StgValue><ssdm name="tmp_11_3_25"/></StgValue>
</operation>

<operation id="7281" st_id="1591" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3982" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_146 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_146"/></StgValue>
</operation>
</state>

<state id="1592" st_id="1592">

<operation id="7282" st_id="1592" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9064">
<or_exp><and_exp><literal name="tmp_7_3_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3982" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_146 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_146"/></StgValue>
</operation>

<operation id="7283" st_id="1592" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9064">
<or_exp><and_exp><literal name="tmp_7_3_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_25 = add nsw i32 %C_load_146, %tmp_11_3_25

]]></node>
<StgValue><ssdm name="tmp_12_3_25"/></StgValue>
</operation>

<operation id="7284" st_id="1592" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9064">
<or_exp><and_exp><literal name="tmp_7_3_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3984" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_25, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7285" st_id="1592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9064">
<or_exp><and_exp><literal name="tmp_7_3_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3985" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7286" st_id="1592" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3987" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.26:0  %k_1_3_26 = add i7 %k_3, 27

]]></node>
<StgValue><ssdm name="k_1_3_26"/></StgValue>
</operation>

<operation id="7287" st_id="1592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3988" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.26:1  %k_1_3_26_cast = zext i7 %k_1_3_26 to i8

]]></node>
<StgValue><ssdm name="k_1_3_26_cast"/></StgValue>
</operation>

<operation id="7288" st_id="1592" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3989" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.26:2  %tmp_7_3_26 = icmp ult i8 %k_1_3_26_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_26"/></StgValue>
</operation>

<operation id="7289" st_id="1592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3990" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.26:3  br i1 %tmp_7_3_26, label %192, label %._crit_edge.3.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1593" st_id="1593">

<operation id="7290" st_id="1593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3992" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_26_trn_cast1 = zext i7 %k_1_3_26 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_26_trn_cast1"/></StgValue>
</operation>

<operation id="7291" st_id="1593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3993" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_26_trn_cast = zext i7 %k_1_3_26 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_26_trn_cast"/></StgValue>
</operation>

<operation id="7292" st_id="1593" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3994" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr217 = add i14 %tmp_10_3_26_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr217"/></StgValue>
</operation>

<operation id="7293" st_id="1593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3995" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_332 = zext i14 %p_addr217 to i64

]]></node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="7294" st_id="1593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3996" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_151 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_332

]]></node>
<StgValue><ssdm name="A_addr_151"/></StgValue>
</operation>

<operation id="7295" st_id="1593" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3997" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_151 = load i32* %A_addr_151, align 4

]]></node>
<StgValue><ssdm name="A_load_151"/></StgValue>
</operation>

<operation id="7296" st_id="1593" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3998" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr551 = mul i13 %tmp_10_3_26_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr551"/></StgValue>
</operation>

<operation id="7297" st_id="1593" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3999" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr559 = add i13 %tmp_3_trn_cast1, %p_addr551

]]></node>
<StgValue><ssdm name="p_addr559"/></StgValue>
</operation>

<operation id="7298" st_id="1593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4000" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_333 = zext i13 %p_addr559 to i64

]]></node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="7299" st_id="1593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4001" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_151 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_333

]]></node>
<StgValue><ssdm name="B_addr_151"/></StgValue>
</operation>

<operation id="7300" st_id="1593" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4002" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_151 = load i32* %B_addr_151, align 4

]]></node>
<StgValue><ssdm name="B_load_151"/></StgValue>
</operation>
</state>

<state id="1594" st_id="1594">

<operation id="7301" st_id="1594" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3997" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_151 = load i32* %A_addr_151, align 4

]]></node>
<StgValue><ssdm name="A_load_151"/></StgValue>
</operation>

<operation id="7302" st_id="1594" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4002" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_151 = load i32* %B_addr_151, align 4

]]></node>
<StgValue><ssdm name="B_load_151"/></StgValue>
</operation>
</state>

<state id="1595" st_id="1595">

<operation id="7303" st_id="1595" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_26 = mul nsw i32 %B_load_151, %A_load_151

]]></node>
<StgValue><ssdm name="tmp_11_3_26"/></StgValue>
</operation>
</state>

<state id="1596" st_id="1596">

<operation id="7304" st_id="1596" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_26 = mul nsw i32 %B_load_151, %A_load_151

]]></node>
<StgValue><ssdm name="tmp_11_3_26"/></StgValue>
</operation>
</state>

<state id="1597" st_id="1597">

<operation id="7305" st_id="1597" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_26 = mul nsw i32 %B_load_151, %A_load_151

]]></node>
<StgValue><ssdm name="tmp_11_3_26"/></StgValue>
</operation>
</state>

<state id="1598" st_id="1598">

<operation id="7306" st_id="1598" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_26 = mul nsw i32 %B_load_151, %A_load_151

]]></node>
<StgValue><ssdm name="tmp_11_3_26"/></StgValue>
</operation>
</state>

<state id="1599" st_id="1599">

<operation id="7307" st_id="1599" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9074">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_26 = mul nsw i32 %B_load_151, %A_load_151

]]></node>
<StgValue><ssdm name="tmp_11_3_26"/></StgValue>
</operation>
</state>

<state id="1600" st_id="1600">

<operation id="7308" st_id="1600" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9075">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_26 = mul nsw i32 %B_load_151, %A_load_151

]]></node>
<StgValue><ssdm name="tmp_11_3_26"/></StgValue>
</operation>

<operation id="7309" st_id="1600" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9075">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4004" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_151 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_151"/></StgValue>
</operation>
</state>

<state id="1601" st_id="1601">

<operation id="7310" st_id="1601" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9076">
<or_exp><and_exp><literal name="tmp_7_3_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4004" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_151 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_151"/></StgValue>
</operation>

<operation id="7311" st_id="1601" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9076">
<or_exp><and_exp><literal name="tmp_7_3_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_26 = add nsw i32 %C_load_151, %tmp_11_3_26

]]></node>
<StgValue><ssdm name="tmp_12_3_26"/></StgValue>
</operation>

<operation id="7312" st_id="1601" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9076">
<or_exp><and_exp><literal name="tmp_7_3_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4006" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_26, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7313" st_id="1601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9076">
<or_exp><and_exp><literal name="tmp_7_3_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4007" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7314" st_id="1601" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4009" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.27:0  %k_1_3_27 = add i7 %k_3, 28

]]></node>
<StgValue><ssdm name="k_1_3_27"/></StgValue>
</operation>

<operation id="7315" st_id="1601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4010" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3.27:1  %k_1_3_27_cast = zext i7 %k_1_3_27 to i8

]]></node>
<StgValue><ssdm name="k_1_3_27_cast"/></StgValue>
</operation>

<operation id="7316" st_id="1601" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4011" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.27:2  %tmp_7_3_27 = icmp ult i8 %k_1_3_27_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_27"/></StgValue>
</operation>

<operation id="7317" st_id="1601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4012" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.27:3  br i1 %tmp_7_3_27, label %193, label %._crit_edge.3.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1602" st_id="1602">

<operation id="7318" st_id="1602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4014" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_3_27_trn_cast1 = zext i7 %k_1_3_27 to i13

]]></node>
<StgValue><ssdm name="tmp_10_3_27_trn_cast1"/></StgValue>
</operation>

<operation id="7319" st_id="1602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4015" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_3_27_trn_cast = zext i7 %k_1_3_27 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_27_trn_cast"/></StgValue>
</operation>

<operation id="7320" st_id="1602" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4016" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr214 = add i14 %tmp_10_3_27_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr214"/></StgValue>
</operation>

<operation id="7321" st_id="1602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4017" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_342 = zext i14 %p_addr214 to i64

]]></node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="7322" st_id="1602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4018" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_156 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_342

]]></node>
<StgValue><ssdm name="A_addr_156"/></StgValue>
</operation>

<operation id="7323" st_id="1602" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4019" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_156 = load i32* %A_addr_156, align 4

]]></node>
<StgValue><ssdm name="A_load_156"/></StgValue>
</operation>

<operation id="7324" st_id="1602" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4020" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr562 = mul i13 %tmp_10_3_27_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr562"/></StgValue>
</operation>

<operation id="7325" st_id="1602" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4021" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr570 = add i13 %tmp_3_trn_cast1, %p_addr562

]]></node>
<StgValue><ssdm name="p_addr570"/></StgValue>
</operation>

<operation id="7326" st_id="1602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4022" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_343 = zext i13 %p_addr570 to i64

]]></node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="7327" st_id="1602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4023" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_156 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_343

]]></node>
<StgValue><ssdm name="B_addr_156"/></StgValue>
</operation>

<operation id="7328" st_id="1602" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4024" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_156 = load i32* %B_addr_156, align 4

]]></node>
<StgValue><ssdm name="B_load_156"/></StgValue>
</operation>
</state>

<state id="1603" st_id="1603">

<operation id="7329" st_id="1603" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4019" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_156 = load i32* %A_addr_156, align 4

]]></node>
<StgValue><ssdm name="A_load_156"/></StgValue>
</operation>

<operation id="7330" st_id="1603" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4024" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_156 = load i32* %B_addr_156, align 4

]]></node>
<StgValue><ssdm name="B_load_156"/></StgValue>
</operation>
</state>

<state id="1604" st_id="1604">

<operation id="7331" st_id="1604" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_27 = mul nsw i32 %B_load_156, %A_load_156

]]></node>
<StgValue><ssdm name="tmp_11_3_27"/></StgValue>
</operation>
</state>

<state id="1605" st_id="1605">

<operation id="7332" st_id="1605" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_27 = mul nsw i32 %B_load_156, %A_load_156

]]></node>
<StgValue><ssdm name="tmp_11_3_27"/></StgValue>
</operation>
</state>

<state id="1606" st_id="1606">

<operation id="7333" st_id="1606" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_27 = mul nsw i32 %B_load_156, %A_load_156

]]></node>
<StgValue><ssdm name="tmp_11_3_27"/></StgValue>
</operation>
</state>

<state id="1607" st_id="1607">

<operation id="7334" st_id="1607" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9085">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_27 = mul nsw i32 %B_load_156, %A_load_156

]]></node>
<StgValue><ssdm name="tmp_11_3_27"/></StgValue>
</operation>
</state>

<state id="1608" st_id="1608">

<operation id="7335" st_id="1608" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_27 = mul nsw i32 %B_load_156, %A_load_156

]]></node>
<StgValue><ssdm name="tmp_11_3_27"/></StgValue>
</operation>
</state>

<state id="1609" st_id="1609">

<operation id="7336" st_id="1609" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_27 = mul nsw i32 %B_load_156, %A_load_156

]]></node>
<StgValue><ssdm name="tmp_11_3_27"/></StgValue>
</operation>

<operation id="7337" st_id="1609" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4026" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_156 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_156"/></StgValue>
</operation>
</state>

<state id="1610" st_id="1610">

<operation id="7338" st_id="1610" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9088">
<or_exp><and_exp><literal name="tmp_7_3_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4026" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_156 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_156"/></StgValue>
</operation>

<operation id="7339" st_id="1610" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9088">
<or_exp><and_exp><literal name="tmp_7_3_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_27 = add nsw i32 %C_load_156, %tmp_11_3_27

]]></node>
<StgValue><ssdm name="tmp_12_3_27"/></StgValue>
</operation>

<operation id="7340" st_id="1610" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9088">
<or_exp><and_exp><literal name="tmp_7_3_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4028" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_27, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7341" st_id="1610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9088">
<or_exp><and_exp><literal name="tmp_7_3_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4029" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7342" st_id="1610" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4031" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.28:0  %k_1_3_28 = add i8 %k_3_cast, 29

]]></node>
<StgValue><ssdm name="k_1_3_28"/></StgValue>
</operation>

<operation id="7343" st_id="1610" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4032" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.28:1  %tmp_7_3_28 = icmp ult i8 %k_1_3_28, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_28"/></StgValue>
</operation>

<operation id="7344" st_id="1610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4033" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.28:2  br i1 %tmp_7_3_28, label %194, label %._crit_edge.3.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1611" st_id="1611">

<operation id="7345" st_id="1611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4035" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_28_trn_cast1 = zext i8 %k_1_3_28 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_28_trn_cast1"/></StgValue>
</operation>

<operation id="7346" st_id="1611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4036" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_28_trn_cast = zext i8 %k_1_3_28 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_28_trn_cast"/></StgValue>
</operation>

<operation id="7347" st_id="1611" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4037" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr211 = add i14 %tmp_10_3_28_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr211"/></StgValue>
</operation>

<operation id="7348" st_id="1611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4038" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_352 = zext i14 %p_addr211 to i64

]]></node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="7349" st_id="1611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4039" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_161 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_352

]]></node>
<StgValue><ssdm name="A_addr_161"/></StgValue>
</operation>

<operation id="7350" st_id="1611" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4040" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_161 = load i32* %A_addr_161, align 4

]]></node>
<StgValue><ssdm name="A_load_161"/></StgValue>
</operation>

<operation id="7351" st_id="1611" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4041" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr573 = mul i14 %tmp_10_3_28_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr573"/></StgValue>
</operation>

<operation id="7352" st_id="1611" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4042" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr581 = add i14 %tmp_3_trn_cast, %p_addr573

]]></node>
<StgValue><ssdm name="p_addr581"/></StgValue>
</operation>

<operation id="7353" st_id="1611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4043" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_353 = zext i14 %p_addr581 to i64

]]></node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="7354" st_id="1611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4044" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_161 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_353

]]></node>
<StgValue><ssdm name="B_addr_161"/></StgValue>
</operation>

<operation id="7355" st_id="1611" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4045" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_161 = load i32* %B_addr_161, align 4

]]></node>
<StgValue><ssdm name="B_load_161"/></StgValue>
</operation>
</state>

<state id="1612" st_id="1612">

<operation id="7356" st_id="1612" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4040" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_161 = load i32* %A_addr_161, align 4

]]></node>
<StgValue><ssdm name="A_load_161"/></StgValue>
</operation>

<operation id="7357" st_id="1612" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4045" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_161 = load i32* %B_addr_161, align 4

]]></node>
<StgValue><ssdm name="B_load_161"/></StgValue>
</operation>
</state>

<state id="1613" st_id="1613">

<operation id="7358" st_id="1613" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_28 = mul nsw i32 %B_load_161, %A_load_161

]]></node>
<StgValue><ssdm name="tmp_11_3_28"/></StgValue>
</operation>
</state>

<state id="1614" st_id="1614">

<operation id="7359" st_id="1614" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9095">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_28 = mul nsw i32 %B_load_161, %A_load_161

]]></node>
<StgValue><ssdm name="tmp_11_3_28"/></StgValue>
</operation>
</state>

<state id="1615" st_id="1615">

<operation id="7360" st_id="1615" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_28 = mul nsw i32 %B_load_161, %A_load_161

]]></node>
<StgValue><ssdm name="tmp_11_3_28"/></StgValue>
</operation>
</state>

<state id="1616" st_id="1616">

<operation id="7361" st_id="1616" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_28 = mul nsw i32 %B_load_161, %A_load_161

]]></node>
<StgValue><ssdm name="tmp_11_3_28"/></StgValue>
</operation>
</state>

<state id="1617" st_id="1617">

<operation id="7362" st_id="1617" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_28 = mul nsw i32 %B_load_161, %A_load_161

]]></node>
<StgValue><ssdm name="tmp_11_3_28"/></StgValue>
</operation>
</state>

<state id="1618" st_id="1618">

<operation id="7363" st_id="1618" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_28 = mul nsw i32 %B_load_161, %A_load_161

]]></node>
<StgValue><ssdm name="tmp_11_3_28"/></StgValue>
</operation>

<operation id="7364" st_id="1618" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4047" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_161 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_161"/></StgValue>
</operation>
</state>

<state id="1619" st_id="1619">

<operation id="7365" st_id="1619" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9100">
<or_exp><and_exp><literal name="tmp_7_3_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4047" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_161 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_161"/></StgValue>
</operation>

<operation id="7366" st_id="1619" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9100">
<or_exp><and_exp><literal name="tmp_7_3_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_28 = add nsw i32 %C_load_161, %tmp_11_3_28

]]></node>
<StgValue><ssdm name="tmp_12_3_28"/></StgValue>
</operation>

<operation id="7367" st_id="1619" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9100">
<or_exp><and_exp><literal name="tmp_7_3_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4049" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_28, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7368" st_id="1619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9100">
<or_exp><and_exp><literal name="tmp_7_3_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4050" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7369" st_id="1619" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4052" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.29:0  %k_1_3_29 = add i8 %k_3_cast, 30

]]></node>
<StgValue><ssdm name="k_1_3_29"/></StgValue>
</operation>

<operation id="7370" st_id="1619" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4053" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.29:1  %tmp_7_3_29 = icmp ult i8 %k_1_3_29, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_29"/></StgValue>
</operation>

<operation id="7371" st_id="1619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4054" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.29:2  br i1 %tmp_7_3_29, label %195, label %._crit_edge.3.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1620" st_id="1620">

<operation id="7372" st_id="1620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4056" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_29_trn_cast1 = zext i8 %k_1_3_29 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_29_trn_cast1"/></StgValue>
</operation>

<operation id="7373" st_id="1620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4057" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_29_trn_cast = zext i8 %k_1_3_29 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_29_trn_cast"/></StgValue>
</operation>

<operation id="7374" st_id="1620" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4058" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr208 = add i14 %tmp_10_3_29_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr208"/></StgValue>
</operation>

<operation id="7375" st_id="1620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4059" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_362 = zext i14 %p_addr208 to i64

]]></node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="7376" st_id="1620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4060" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_166 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_362

]]></node>
<StgValue><ssdm name="A_addr_166"/></StgValue>
</operation>

<operation id="7377" st_id="1620" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4061" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_166 = load i32* %A_addr_166, align 4

]]></node>
<StgValue><ssdm name="A_load_166"/></StgValue>
</operation>

<operation id="7378" st_id="1620" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4062" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr584 = mul i14 %tmp_10_3_29_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr584"/></StgValue>
</operation>

<operation id="7379" st_id="1620" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4063" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr592 = add i14 %tmp_3_trn_cast, %p_addr584

]]></node>
<StgValue><ssdm name="p_addr592"/></StgValue>
</operation>

<operation id="7380" st_id="1620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4064" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_363 = zext i14 %p_addr592 to i64

]]></node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="7381" st_id="1620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4065" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_166 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_363

]]></node>
<StgValue><ssdm name="B_addr_166"/></StgValue>
</operation>

<operation id="7382" st_id="1620" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4066" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_166 = load i32* %B_addr_166, align 4

]]></node>
<StgValue><ssdm name="B_load_166"/></StgValue>
</operation>
</state>

<state id="1621" st_id="1621">

<operation id="7383" st_id="1621" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4061" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_166 = load i32* %A_addr_166, align 4

]]></node>
<StgValue><ssdm name="A_load_166"/></StgValue>
</operation>

<operation id="7384" st_id="1621" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4066" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_166 = load i32* %B_addr_166, align 4

]]></node>
<StgValue><ssdm name="B_load_166"/></StgValue>
</operation>
</state>

<state id="1622" st_id="1622">

<operation id="7385" st_id="1622" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_29 = mul nsw i32 %B_load_166, %A_load_166

]]></node>
<StgValue><ssdm name="tmp_11_3_29"/></StgValue>
</operation>
</state>

<state id="1623" st_id="1623">

<operation id="7386" st_id="1623" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_29 = mul nsw i32 %B_load_166, %A_load_166

]]></node>
<StgValue><ssdm name="tmp_11_3_29"/></StgValue>
</operation>
</state>

<state id="1624" st_id="1624">

<operation id="7387" st_id="1624" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_29 = mul nsw i32 %B_load_166, %A_load_166

]]></node>
<StgValue><ssdm name="tmp_11_3_29"/></StgValue>
</operation>
</state>

<state id="1625" st_id="1625">

<operation id="7388" st_id="1625" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_29 = mul nsw i32 %B_load_166, %A_load_166

]]></node>
<StgValue><ssdm name="tmp_11_3_29"/></StgValue>
</operation>
</state>

<state id="1626" st_id="1626">

<operation id="7389" st_id="1626" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_29 = mul nsw i32 %B_load_166, %A_load_166

]]></node>
<StgValue><ssdm name="tmp_11_3_29"/></StgValue>
</operation>
</state>

<state id="1627" st_id="1627">

<operation id="7390" st_id="1627" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_29 = mul nsw i32 %B_load_166, %A_load_166

]]></node>
<StgValue><ssdm name="tmp_11_3_29"/></StgValue>
</operation>

<operation id="7391" st_id="1627" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4068" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_166 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_166"/></StgValue>
</operation>
</state>

<state id="1628" st_id="1628">

<operation id="7392" st_id="1628" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9112">
<or_exp><and_exp><literal name="tmp_7_3_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4068" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_166 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_166"/></StgValue>
</operation>

<operation id="7393" st_id="1628" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9112">
<or_exp><and_exp><literal name="tmp_7_3_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_29 = add nsw i32 %C_load_166, %tmp_11_3_29

]]></node>
<StgValue><ssdm name="tmp_12_3_29"/></StgValue>
</operation>

<operation id="7394" st_id="1628" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9112">
<or_exp><and_exp><literal name="tmp_7_3_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4070" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_29, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7395" st_id="1628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9112">
<or_exp><and_exp><literal name="tmp_7_3_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4071" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7396" st_id="1628" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4073" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.30:0  %k_1_3_30 = add i8 %k_3_cast, 31

]]></node>
<StgValue><ssdm name="k_1_3_30"/></StgValue>
</operation>

<operation id="7397" st_id="1628" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4074" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.30:1  %tmp_7_3_30 = icmp ult i8 %k_1_3_30, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_30"/></StgValue>
</operation>

<operation id="7398" st_id="1628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4075" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.30:2  br i1 %tmp_7_3_30, label %196, label %._crit_edge.3.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1629" st_id="1629">

<operation id="7399" st_id="1629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4077" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_30_trn_cast1 = zext i8 %k_1_3_30 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_30_trn_cast1"/></StgValue>
</operation>

<operation id="7400" st_id="1629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4078" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_30_trn_cast = zext i8 %k_1_3_30 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_30_trn_cast"/></StgValue>
</operation>

<operation id="7401" st_id="1629" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4079" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr205 = add i14 %tmp_10_3_30_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr205"/></StgValue>
</operation>

<operation id="7402" st_id="1629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4080" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_372 = zext i14 %p_addr205 to i64

]]></node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="7403" st_id="1629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4081" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_171 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_372

]]></node>
<StgValue><ssdm name="A_addr_171"/></StgValue>
</operation>

<operation id="7404" st_id="1629" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4082" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_171 = load i32* %A_addr_171, align 4

]]></node>
<StgValue><ssdm name="A_load_171"/></StgValue>
</operation>

<operation id="7405" st_id="1629" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4083" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr595 = mul i14 %tmp_10_3_30_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr595"/></StgValue>
</operation>

<operation id="7406" st_id="1629" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4084" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr605 = add i14 %tmp_3_trn_cast, %p_addr595

]]></node>
<StgValue><ssdm name="p_addr605"/></StgValue>
</operation>

<operation id="7407" st_id="1629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4085" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_373 = zext i14 %p_addr605 to i64

]]></node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="7408" st_id="1629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4086" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_171 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_373

]]></node>
<StgValue><ssdm name="B_addr_171"/></StgValue>
</operation>

<operation id="7409" st_id="1629" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4087" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_171 = load i32* %B_addr_171, align 4

]]></node>
<StgValue><ssdm name="B_load_171"/></StgValue>
</operation>
</state>

<state id="1630" st_id="1630">

<operation id="7410" st_id="1630" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4082" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_171 = load i32* %A_addr_171, align 4

]]></node>
<StgValue><ssdm name="A_load_171"/></StgValue>
</operation>

<operation id="7411" st_id="1630" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4087" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_171 = load i32* %B_addr_171, align 4

]]></node>
<StgValue><ssdm name="B_load_171"/></StgValue>
</operation>
</state>

<state id="1631" st_id="1631">

<operation id="7412" st_id="1631" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_30 = mul nsw i32 %B_load_171, %A_load_171

]]></node>
<StgValue><ssdm name="tmp_11_3_30"/></StgValue>
</operation>
</state>

<state id="1632" st_id="1632">

<operation id="7413" st_id="1632" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_30 = mul nsw i32 %B_load_171, %A_load_171

]]></node>
<StgValue><ssdm name="tmp_11_3_30"/></StgValue>
</operation>
</state>

<state id="1633" st_id="1633">

<operation id="7414" st_id="1633" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_30 = mul nsw i32 %B_load_171, %A_load_171

]]></node>
<StgValue><ssdm name="tmp_11_3_30"/></StgValue>
</operation>
</state>

<state id="1634" st_id="1634">

<operation id="7415" st_id="1634" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_30 = mul nsw i32 %B_load_171, %A_load_171

]]></node>
<StgValue><ssdm name="tmp_11_3_30"/></StgValue>
</operation>
</state>

<state id="1635" st_id="1635">

<operation id="7416" st_id="1635" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_30 = mul nsw i32 %B_load_171, %A_load_171

]]></node>
<StgValue><ssdm name="tmp_11_3_30"/></StgValue>
</operation>
</state>

<state id="1636" st_id="1636">

<operation id="7417" st_id="1636" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_30 = mul nsw i32 %B_load_171, %A_load_171

]]></node>
<StgValue><ssdm name="tmp_11_3_30"/></StgValue>
</operation>

<operation id="7418" st_id="1636" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4089" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_171 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_171"/></StgValue>
</operation>
</state>

<state id="1637" st_id="1637">

<operation id="7419" st_id="1637" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9124">
<or_exp><and_exp><literal name="tmp_7_3_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4089" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_171 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_171"/></StgValue>
</operation>

<operation id="7420" st_id="1637" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9124">
<or_exp><and_exp><literal name="tmp_7_3_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_30 = add nsw i32 %C_load_171, %tmp_11_3_30

]]></node>
<StgValue><ssdm name="tmp_12_3_30"/></StgValue>
</operation>

<operation id="7421" st_id="1637" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9124">
<or_exp><and_exp><literal name="tmp_7_3_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4091" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_30, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7422" st_id="1637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9124">
<or_exp><and_exp><literal name="tmp_7_3_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4092" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7423" st_id="1637" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4094" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.31:0  %k_1_3_31 = add i8 %k_3_cast, 32

]]></node>
<StgValue><ssdm name="k_1_3_31"/></StgValue>
</operation>

<operation id="7424" st_id="1637" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4095" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.31:1  %tmp_7_3_31 = icmp ult i8 %k_1_3_31, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_31"/></StgValue>
</operation>

<operation id="7425" st_id="1637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4096" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.31:2  br i1 %tmp_7_3_31, label %197, label %._crit_edge.3.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1638" st_id="1638">

<operation id="7426" st_id="1638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4098" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_31_trn_cast1 = zext i8 %k_1_3_31 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_31_trn_cast1"/></StgValue>
</operation>

<operation id="7427" st_id="1638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4099" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_31_trn_cast = zext i8 %k_1_3_31 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_31_trn_cast"/></StgValue>
</operation>

<operation id="7428" st_id="1638" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4100" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr202 = add i14 %tmp_10_3_31_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr202"/></StgValue>
</operation>

<operation id="7429" st_id="1638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4101" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_382 = zext i14 %p_addr202 to i64

]]></node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="7430" st_id="1638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4102" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_176 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_382

]]></node>
<StgValue><ssdm name="A_addr_176"/></StgValue>
</operation>

<operation id="7431" st_id="1638" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4103" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_176 = load i32* %A_addr_176, align 4

]]></node>
<StgValue><ssdm name="A_load_176"/></StgValue>
</operation>

<operation id="7432" st_id="1638" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4104" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr609 = mul i14 %tmp_10_3_31_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr609"/></StgValue>
</operation>

<operation id="7433" st_id="1638" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4105" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr620 = add i14 %tmp_3_trn_cast, %p_addr609

]]></node>
<StgValue><ssdm name="p_addr620"/></StgValue>
</operation>

<operation id="7434" st_id="1638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4106" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_383 = zext i14 %p_addr620 to i64

]]></node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="7435" st_id="1638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4107" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_176 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_383

]]></node>
<StgValue><ssdm name="B_addr_176"/></StgValue>
</operation>

<operation id="7436" st_id="1638" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4108" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_176 = load i32* %B_addr_176, align 4

]]></node>
<StgValue><ssdm name="B_load_176"/></StgValue>
</operation>
</state>

<state id="1639" st_id="1639">

<operation id="7437" st_id="1639" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4103" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_176 = load i32* %A_addr_176, align 4

]]></node>
<StgValue><ssdm name="A_load_176"/></StgValue>
</operation>

<operation id="7438" st_id="1639" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4108" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_176 = load i32* %B_addr_176, align 4

]]></node>
<StgValue><ssdm name="B_load_176"/></StgValue>
</operation>
</state>

<state id="1640" st_id="1640">

<operation id="7439" st_id="1640" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_31 = mul nsw i32 %B_load_176, %A_load_176

]]></node>
<StgValue><ssdm name="tmp_11_3_31"/></StgValue>
</operation>
</state>

<state id="1641" st_id="1641">

<operation id="7440" st_id="1641" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_31 = mul nsw i32 %B_load_176, %A_load_176

]]></node>
<StgValue><ssdm name="tmp_11_3_31"/></StgValue>
</operation>
</state>

<state id="1642" st_id="1642">

<operation id="7441" st_id="1642" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_31 = mul nsw i32 %B_load_176, %A_load_176

]]></node>
<StgValue><ssdm name="tmp_11_3_31"/></StgValue>
</operation>
</state>

<state id="1643" st_id="1643">

<operation id="7442" st_id="1643" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_31 = mul nsw i32 %B_load_176, %A_load_176

]]></node>
<StgValue><ssdm name="tmp_11_3_31"/></StgValue>
</operation>
</state>

<state id="1644" st_id="1644">

<operation id="7443" st_id="1644" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_31 = mul nsw i32 %B_load_176, %A_load_176

]]></node>
<StgValue><ssdm name="tmp_11_3_31"/></StgValue>
</operation>
</state>

<state id="1645" st_id="1645">

<operation id="7444" st_id="1645" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_31 = mul nsw i32 %B_load_176, %A_load_176

]]></node>
<StgValue><ssdm name="tmp_11_3_31"/></StgValue>
</operation>

<operation id="7445" st_id="1645" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4110" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_176 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_176"/></StgValue>
</operation>
</state>

<state id="1646" st_id="1646">

<operation id="7446" st_id="1646" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9136">
<or_exp><and_exp><literal name="tmp_7_3_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4110" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_176 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_176"/></StgValue>
</operation>

<operation id="7447" st_id="1646" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9136">
<or_exp><and_exp><literal name="tmp_7_3_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_31 = add nsw i32 %C_load_176, %tmp_11_3_31

]]></node>
<StgValue><ssdm name="tmp_12_3_31"/></StgValue>
</operation>

<operation id="7448" st_id="1646" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9136">
<or_exp><and_exp><literal name="tmp_7_3_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4112" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_31, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7449" st_id="1646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9136">
<or_exp><and_exp><literal name="tmp_7_3_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4113" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7450" st_id="1646" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.32:0  %k_1_3_32 = add i8 %k_3_cast, 33

]]></node>
<StgValue><ssdm name="k_1_3_32"/></StgValue>
</operation>

<operation id="7451" st_id="1646" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4116" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.32:1  %tmp_7_3_32 = icmp ult i8 %k_1_3_32, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_32"/></StgValue>
</operation>

<operation id="7452" st_id="1646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.32:2  br i1 %tmp_7_3_32, label %198, label %._crit_edge.3.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1647" st_id="1647">

<operation id="7453" st_id="1647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4119" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_32_trn_cast1 = zext i8 %k_1_3_32 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_32_trn_cast1"/></StgValue>
</operation>

<operation id="7454" st_id="1647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4120" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_32_trn_cast = zext i8 %k_1_3_32 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_32_trn_cast"/></StgValue>
</operation>

<operation id="7455" st_id="1647" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4121" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr199 = add i14 %tmp_10_3_32_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr199"/></StgValue>
</operation>

<operation id="7456" st_id="1647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4122" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_392 = zext i14 %p_addr199 to i64

]]></node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="7457" st_id="1647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4123" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_181 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_392

]]></node>
<StgValue><ssdm name="A_addr_181"/></StgValue>
</operation>

<operation id="7458" st_id="1647" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4124" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_181 = load i32* %A_addr_181, align 4

]]></node>
<StgValue><ssdm name="A_load_181"/></StgValue>
</operation>

<operation id="7459" st_id="1647" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4125" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr623 = mul i14 %tmp_10_3_32_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr623"/></StgValue>
</operation>

<operation id="7460" st_id="1647" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4126" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr630 = add i14 %tmp_3_trn_cast, %p_addr623

]]></node>
<StgValue><ssdm name="p_addr630"/></StgValue>
</operation>

<operation id="7461" st_id="1647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4127" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_393 = zext i14 %p_addr630 to i64

]]></node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="7462" st_id="1647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4128" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_181 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_393

]]></node>
<StgValue><ssdm name="B_addr_181"/></StgValue>
</operation>

<operation id="7463" st_id="1647" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4129" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_181 = load i32* %B_addr_181, align 4

]]></node>
<StgValue><ssdm name="B_load_181"/></StgValue>
</operation>
</state>

<state id="1648" st_id="1648">

<operation id="7464" st_id="1648" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4124" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_181 = load i32* %A_addr_181, align 4

]]></node>
<StgValue><ssdm name="A_load_181"/></StgValue>
</operation>

<operation id="7465" st_id="1648" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4129" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_181 = load i32* %B_addr_181, align 4

]]></node>
<StgValue><ssdm name="B_load_181"/></StgValue>
</operation>
</state>

<state id="1649" st_id="1649">

<operation id="7466" st_id="1649" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_32 = mul nsw i32 %B_load_181, %A_load_181

]]></node>
<StgValue><ssdm name="tmp_11_3_32"/></StgValue>
</operation>
</state>

<state id="1650" st_id="1650">

<operation id="7467" st_id="1650" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_32 = mul nsw i32 %B_load_181, %A_load_181

]]></node>
<StgValue><ssdm name="tmp_11_3_32"/></StgValue>
</operation>
</state>

<state id="1651" st_id="1651">

<operation id="7468" st_id="1651" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_32 = mul nsw i32 %B_load_181, %A_load_181

]]></node>
<StgValue><ssdm name="tmp_11_3_32"/></StgValue>
</operation>
</state>

<state id="1652" st_id="1652">

<operation id="7469" st_id="1652" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_32 = mul nsw i32 %B_load_181, %A_load_181

]]></node>
<StgValue><ssdm name="tmp_11_3_32"/></StgValue>
</operation>
</state>

<state id="1653" st_id="1653">

<operation id="7470" st_id="1653" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_32 = mul nsw i32 %B_load_181, %A_load_181

]]></node>
<StgValue><ssdm name="tmp_11_3_32"/></StgValue>
</operation>
</state>

<state id="1654" st_id="1654">

<operation id="7471" st_id="1654" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_32 = mul nsw i32 %B_load_181, %A_load_181

]]></node>
<StgValue><ssdm name="tmp_11_3_32"/></StgValue>
</operation>

<operation id="7472" st_id="1654" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4131" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_181 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_181"/></StgValue>
</operation>
</state>

<state id="1655" st_id="1655">

<operation id="7473" st_id="1655" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9148">
<or_exp><and_exp><literal name="tmp_7_3_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4131" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_181 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_181"/></StgValue>
</operation>

<operation id="7474" st_id="1655" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9148">
<or_exp><and_exp><literal name="tmp_7_3_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_32 = add nsw i32 %C_load_181, %tmp_11_3_32

]]></node>
<StgValue><ssdm name="tmp_12_3_32"/></StgValue>
</operation>

<operation id="7475" st_id="1655" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9148">
<or_exp><and_exp><literal name="tmp_7_3_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4133" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_32, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7476" st_id="1655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9148">
<or_exp><and_exp><literal name="tmp_7_3_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4134" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7477" st_id="1655" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.33:0  %k_1_3_33 = add i8 %k_3_cast, 34

]]></node>
<StgValue><ssdm name="k_1_3_33"/></StgValue>
</operation>

<operation id="7478" st_id="1655" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4137" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.33:1  %tmp_7_3_33 = icmp ult i8 %k_1_3_33, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_33"/></StgValue>
</operation>

<operation id="7479" st_id="1655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.33:2  br i1 %tmp_7_3_33, label %199, label %._crit_edge.3.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1656" st_id="1656">

<operation id="7480" st_id="1656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4140" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_33_trn_cast1 = zext i8 %k_1_3_33 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_33_trn_cast1"/></StgValue>
</operation>

<operation id="7481" st_id="1656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4141" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_33_trn_cast = zext i8 %k_1_3_33 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_33_trn_cast"/></StgValue>
</operation>

<operation id="7482" st_id="1656" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr196 = add i14 %tmp_10_3_33_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr196"/></StgValue>
</operation>

<operation id="7483" st_id="1656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4143" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_402 = zext i14 %p_addr196 to i64

]]></node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="7484" st_id="1656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4144" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_186 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_402

]]></node>
<StgValue><ssdm name="A_addr_186"/></StgValue>
</operation>

<operation id="7485" st_id="1656" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4145" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_186 = load i32* %A_addr_186, align 4

]]></node>
<StgValue><ssdm name="A_load_186"/></StgValue>
</operation>

<operation id="7486" st_id="1656" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4146" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr633 = mul i14 %tmp_10_3_33_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr633"/></StgValue>
</operation>

<operation id="7487" st_id="1656" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr640 = add i14 %tmp_3_trn_cast, %p_addr633

]]></node>
<StgValue><ssdm name="p_addr640"/></StgValue>
</operation>

<operation id="7488" st_id="1656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4148" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_403 = zext i14 %p_addr640 to i64

]]></node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="7489" st_id="1656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4149" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_186 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_403

]]></node>
<StgValue><ssdm name="B_addr_186"/></StgValue>
</operation>

<operation id="7490" st_id="1656" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4150" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_186 = load i32* %B_addr_186, align 4

]]></node>
<StgValue><ssdm name="B_load_186"/></StgValue>
</operation>
</state>

<state id="1657" st_id="1657">

<operation id="7491" st_id="1657" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4145" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_186 = load i32* %A_addr_186, align 4

]]></node>
<StgValue><ssdm name="A_load_186"/></StgValue>
</operation>

<operation id="7492" st_id="1657" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4150" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_186 = load i32* %B_addr_186, align 4

]]></node>
<StgValue><ssdm name="B_load_186"/></StgValue>
</operation>
</state>

<state id="1658" st_id="1658">

<operation id="7493" st_id="1658" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_33 = mul nsw i32 %B_load_186, %A_load_186

]]></node>
<StgValue><ssdm name="tmp_11_3_33"/></StgValue>
</operation>
</state>

<state id="1659" st_id="1659">

<operation id="7494" st_id="1659" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_33 = mul nsw i32 %B_load_186, %A_load_186

]]></node>
<StgValue><ssdm name="tmp_11_3_33"/></StgValue>
</operation>
</state>

<state id="1660" st_id="1660">

<operation id="7495" st_id="1660" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_33 = mul nsw i32 %B_load_186, %A_load_186

]]></node>
<StgValue><ssdm name="tmp_11_3_33"/></StgValue>
</operation>
</state>

<state id="1661" st_id="1661">

<operation id="7496" st_id="1661" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_33 = mul nsw i32 %B_load_186, %A_load_186

]]></node>
<StgValue><ssdm name="tmp_11_3_33"/></StgValue>
</operation>
</state>

<state id="1662" st_id="1662">

<operation id="7497" st_id="1662" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_33 = mul nsw i32 %B_load_186, %A_load_186

]]></node>
<StgValue><ssdm name="tmp_11_3_33"/></StgValue>
</operation>
</state>

<state id="1663" st_id="1663">

<operation id="7498" st_id="1663" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_33 = mul nsw i32 %B_load_186, %A_load_186

]]></node>
<StgValue><ssdm name="tmp_11_3_33"/></StgValue>
</operation>

<operation id="7499" st_id="1663" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4152" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_186 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_186"/></StgValue>
</operation>
</state>

<state id="1664" st_id="1664">

<operation id="7500" st_id="1664" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9160">
<or_exp><and_exp><literal name="tmp_7_3_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4152" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_186 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_186"/></StgValue>
</operation>

<operation id="7501" st_id="1664" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9160">
<or_exp><and_exp><literal name="tmp_7_3_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_33 = add nsw i32 %C_load_186, %tmp_11_3_33

]]></node>
<StgValue><ssdm name="tmp_12_3_33"/></StgValue>
</operation>

<operation id="7502" st_id="1664" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9160">
<or_exp><and_exp><literal name="tmp_7_3_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4154" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_33, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7503" st_id="1664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9160">
<or_exp><and_exp><literal name="tmp_7_3_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4155" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7504" st_id="1664" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.34:0  %k_1_3_34 = add i8 %k_3_cast, 35

]]></node>
<StgValue><ssdm name="k_1_3_34"/></StgValue>
</operation>

<operation id="7505" st_id="1664" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4158" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.34:1  %tmp_7_3_34 = icmp ult i8 %k_1_3_34, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_34"/></StgValue>
</operation>

<operation id="7506" st_id="1664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.34:2  br i1 %tmp_7_3_34, label %200, label %._crit_edge.3.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1665" st_id="1665">

<operation id="7507" st_id="1665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4161" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_34_trn_cast1 = zext i8 %k_1_3_34 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_34_trn_cast1"/></StgValue>
</operation>

<operation id="7508" st_id="1665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4162" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_34_trn_cast = zext i8 %k_1_3_34 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_34_trn_cast"/></StgValue>
</operation>

<operation id="7509" st_id="1665" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4163" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr193 = add i14 %tmp_10_3_34_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr193"/></StgValue>
</operation>

<operation id="7510" st_id="1665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4164" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_412 = zext i14 %p_addr193 to i64

]]></node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="7511" st_id="1665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4165" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_191 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_412

]]></node>
<StgValue><ssdm name="A_addr_191"/></StgValue>
</operation>

<operation id="7512" st_id="1665" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4166" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_191 = load i32* %A_addr_191, align 4

]]></node>
<StgValue><ssdm name="A_load_191"/></StgValue>
</operation>

<operation id="7513" st_id="1665" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr643 = mul i14 %tmp_10_3_34_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr643"/></StgValue>
</operation>

<operation id="7514" st_id="1665" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4168" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr650 = add i14 %tmp_3_trn_cast, %p_addr643

]]></node>
<StgValue><ssdm name="p_addr650"/></StgValue>
</operation>

<operation id="7515" st_id="1665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4169" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_413 = zext i14 %p_addr650 to i64

]]></node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="7516" st_id="1665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4170" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_191 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_413

]]></node>
<StgValue><ssdm name="B_addr_191"/></StgValue>
</operation>

<operation id="7517" st_id="1665" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4171" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_191 = load i32* %B_addr_191, align 4

]]></node>
<StgValue><ssdm name="B_load_191"/></StgValue>
</operation>
</state>

<state id="1666" st_id="1666">

<operation id="7518" st_id="1666" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4166" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_191 = load i32* %A_addr_191, align 4

]]></node>
<StgValue><ssdm name="A_load_191"/></StgValue>
</operation>

<operation id="7519" st_id="1666" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4171" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_191 = load i32* %B_addr_191, align 4

]]></node>
<StgValue><ssdm name="B_load_191"/></StgValue>
</operation>
</state>

<state id="1667" st_id="1667">

<operation id="7520" st_id="1667" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_34 = mul nsw i32 %B_load_191, %A_load_191

]]></node>
<StgValue><ssdm name="tmp_11_3_34"/></StgValue>
</operation>
</state>

<state id="1668" st_id="1668">

<operation id="7521" st_id="1668" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_34 = mul nsw i32 %B_load_191, %A_load_191

]]></node>
<StgValue><ssdm name="tmp_11_3_34"/></StgValue>
</operation>
</state>

<state id="1669" st_id="1669">

<operation id="7522" st_id="1669" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_34 = mul nsw i32 %B_load_191, %A_load_191

]]></node>
<StgValue><ssdm name="tmp_11_3_34"/></StgValue>
</operation>
</state>

<state id="1670" st_id="1670">

<operation id="7523" st_id="1670" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_34 = mul nsw i32 %B_load_191, %A_load_191

]]></node>
<StgValue><ssdm name="tmp_11_3_34"/></StgValue>
</operation>
</state>

<state id="1671" st_id="1671">

<operation id="7524" st_id="1671" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_34 = mul nsw i32 %B_load_191, %A_load_191

]]></node>
<StgValue><ssdm name="tmp_11_3_34"/></StgValue>
</operation>
</state>

<state id="1672" st_id="1672">

<operation id="7525" st_id="1672" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_34 = mul nsw i32 %B_load_191, %A_load_191

]]></node>
<StgValue><ssdm name="tmp_11_3_34"/></StgValue>
</operation>

<operation id="7526" st_id="1672" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4173" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_191 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_191"/></StgValue>
</operation>
</state>

<state id="1673" st_id="1673">

<operation id="7527" st_id="1673" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9172">
<or_exp><and_exp><literal name="tmp_7_3_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4173" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_191 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_191"/></StgValue>
</operation>

<operation id="7528" st_id="1673" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9172">
<or_exp><and_exp><literal name="tmp_7_3_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_34 = add nsw i32 %C_load_191, %tmp_11_3_34

]]></node>
<StgValue><ssdm name="tmp_12_3_34"/></StgValue>
</operation>

<operation id="7529" st_id="1673" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9172">
<or_exp><and_exp><literal name="tmp_7_3_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4175" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_34, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7530" st_id="1673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9172">
<or_exp><and_exp><literal name="tmp_7_3_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4176" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7531" st_id="1673" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.35:0  %k_1_3_35 = add i8 %k_3_cast, 36

]]></node>
<StgValue><ssdm name="k_1_3_35"/></StgValue>
</operation>

<operation id="7532" st_id="1673" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4179" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.35:1  %tmp_7_3_35 = icmp ult i8 %k_1_3_35, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_35"/></StgValue>
</operation>

<operation id="7533" st_id="1673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.35:2  br i1 %tmp_7_3_35, label %201, label %._crit_edge.3.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1674" st_id="1674">

<operation id="7534" st_id="1674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4182" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_35_trn_cast1 = zext i8 %k_1_3_35 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_35_trn_cast1"/></StgValue>
</operation>

<operation id="7535" st_id="1674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4183" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_35_trn_cast = zext i8 %k_1_3_35 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_35_trn_cast"/></StgValue>
</operation>

<operation id="7536" st_id="1674" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4184" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr190 = add i14 %tmp_10_3_35_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr190"/></StgValue>
</operation>

<operation id="7537" st_id="1674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4185" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_422 = zext i14 %p_addr190 to i64

]]></node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="7538" st_id="1674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4186" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_196 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_422

]]></node>
<StgValue><ssdm name="A_addr_196"/></StgValue>
</operation>

<operation id="7539" st_id="1674" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4187" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_196 = load i32* %A_addr_196, align 4

]]></node>
<StgValue><ssdm name="A_load_196"/></StgValue>
</operation>

<operation id="7540" st_id="1674" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4188" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr653 = mul i14 %tmp_10_3_35_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr653"/></StgValue>
</operation>

<operation id="7541" st_id="1674" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr660 = add i14 %tmp_3_trn_cast, %p_addr653

]]></node>
<StgValue><ssdm name="p_addr660"/></StgValue>
</operation>

<operation id="7542" st_id="1674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4190" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_423 = zext i14 %p_addr660 to i64

]]></node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="7543" st_id="1674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4191" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_196 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_423

]]></node>
<StgValue><ssdm name="B_addr_196"/></StgValue>
</operation>

<operation id="7544" st_id="1674" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4192" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_196 = load i32* %B_addr_196, align 4

]]></node>
<StgValue><ssdm name="B_load_196"/></StgValue>
</operation>
</state>

<state id="1675" st_id="1675">

<operation id="7545" st_id="1675" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4187" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_196 = load i32* %A_addr_196, align 4

]]></node>
<StgValue><ssdm name="A_load_196"/></StgValue>
</operation>

<operation id="7546" st_id="1675" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4192" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_196 = load i32* %B_addr_196, align 4

]]></node>
<StgValue><ssdm name="B_load_196"/></StgValue>
</operation>
</state>

<state id="1676" st_id="1676">

<operation id="7547" st_id="1676" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_35 = mul nsw i32 %B_load_196, %A_load_196

]]></node>
<StgValue><ssdm name="tmp_11_3_35"/></StgValue>
</operation>
</state>

<state id="1677" st_id="1677">

<operation id="7548" st_id="1677" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_35 = mul nsw i32 %B_load_196, %A_load_196

]]></node>
<StgValue><ssdm name="tmp_11_3_35"/></StgValue>
</operation>
</state>

<state id="1678" st_id="1678">

<operation id="7549" st_id="1678" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_35 = mul nsw i32 %B_load_196, %A_load_196

]]></node>
<StgValue><ssdm name="tmp_11_3_35"/></StgValue>
</operation>
</state>

<state id="1679" st_id="1679">

<operation id="7550" st_id="1679" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_35 = mul nsw i32 %B_load_196, %A_load_196

]]></node>
<StgValue><ssdm name="tmp_11_3_35"/></StgValue>
</operation>
</state>

<state id="1680" st_id="1680">

<operation id="7551" st_id="1680" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_35 = mul nsw i32 %B_load_196, %A_load_196

]]></node>
<StgValue><ssdm name="tmp_11_3_35"/></StgValue>
</operation>
</state>

<state id="1681" st_id="1681">

<operation id="7552" st_id="1681" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_35 = mul nsw i32 %B_load_196, %A_load_196

]]></node>
<StgValue><ssdm name="tmp_11_3_35"/></StgValue>
</operation>

<operation id="7553" st_id="1681" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4194" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_196 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_196"/></StgValue>
</operation>
</state>

<state id="1682" st_id="1682">

<operation id="7554" st_id="1682" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9184">
<or_exp><and_exp><literal name="tmp_7_3_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4194" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_196 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_196"/></StgValue>
</operation>

<operation id="7555" st_id="1682" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9184">
<or_exp><and_exp><literal name="tmp_7_3_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_35 = add nsw i32 %C_load_196, %tmp_11_3_35

]]></node>
<StgValue><ssdm name="tmp_12_3_35"/></StgValue>
</operation>

<operation id="7556" st_id="1682" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9184">
<or_exp><and_exp><literal name="tmp_7_3_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4196" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_35, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7557" st_id="1682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9184">
<or_exp><and_exp><literal name="tmp_7_3_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4197" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7558" st_id="1682" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.36:0  %k_1_3_36 = add i8 %k_3_cast, 37

]]></node>
<StgValue><ssdm name="k_1_3_36"/></StgValue>
</operation>

<operation id="7559" st_id="1682" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4200" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.36:1  %tmp_7_3_36 = icmp ult i8 %k_1_3_36, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_36"/></StgValue>
</operation>

<operation id="7560" st_id="1682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.36:2  br i1 %tmp_7_3_36, label %202, label %._crit_edge.3.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1683" st_id="1683">

<operation id="7561" st_id="1683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4203" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_36_trn_cast1 = zext i8 %k_1_3_36 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_36_trn_cast1"/></StgValue>
</operation>

<operation id="7562" st_id="1683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4204" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_36_trn_cast = zext i8 %k_1_3_36 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_36_trn_cast"/></StgValue>
</operation>

<operation id="7563" st_id="1683" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4205" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr187 = add i14 %tmp_10_3_36_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr187"/></StgValue>
</operation>

<operation id="7564" st_id="1683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4206" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_432 = zext i14 %p_addr187 to i64

]]></node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="7565" st_id="1683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4207" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_201 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_432

]]></node>
<StgValue><ssdm name="A_addr_201"/></StgValue>
</operation>

<operation id="7566" st_id="1683" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4208" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_201 = load i32* %A_addr_201, align 4

]]></node>
<StgValue><ssdm name="A_load_201"/></StgValue>
</operation>

<operation id="7567" st_id="1683" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4209" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr663 = mul i14 %tmp_10_3_36_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr663"/></StgValue>
</operation>

<operation id="7568" st_id="1683" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4210" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr670 = add i14 %tmp_3_trn_cast, %p_addr663

]]></node>
<StgValue><ssdm name="p_addr670"/></StgValue>
</operation>

<operation id="7569" st_id="1683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4211" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_433 = zext i14 %p_addr670 to i64

]]></node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="7570" st_id="1683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4212" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_201 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_433

]]></node>
<StgValue><ssdm name="B_addr_201"/></StgValue>
</operation>

<operation id="7571" st_id="1683" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4213" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_201 = load i32* %B_addr_201, align 4

]]></node>
<StgValue><ssdm name="B_load_201"/></StgValue>
</operation>
</state>

<state id="1684" st_id="1684">

<operation id="7572" st_id="1684" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4208" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_201 = load i32* %A_addr_201, align 4

]]></node>
<StgValue><ssdm name="A_load_201"/></StgValue>
</operation>

<operation id="7573" st_id="1684" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4213" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_201 = load i32* %B_addr_201, align 4

]]></node>
<StgValue><ssdm name="B_load_201"/></StgValue>
</operation>
</state>

<state id="1685" st_id="1685">

<operation id="7574" st_id="1685" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_36 = mul nsw i32 %B_load_201, %A_load_201

]]></node>
<StgValue><ssdm name="tmp_11_3_36"/></StgValue>
</operation>
</state>

<state id="1686" st_id="1686">

<operation id="7575" st_id="1686" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_36 = mul nsw i32 %B_load_201, %A_load_201

]]></node>
<StgValue><ssdm name="tmp_11_3_36"/></StgValue>
</operation>
</state>

<state id="1687" st_id="1687">

<operation id="7576" st_id="1687" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_36 = mul nsw i32 %B_load_201, %A_load_201

]]></node>
<StgValue><ssdm name="tmp_11_3_36"/></StgValue>
</operation>
</state>

<state id="1688" st_id="1688">

<operation id="7577" st_id="1688" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_36 = mul nsw i32 %B_load_201, %A_load_201

]]></node>
<StgValue><ssdm name="tmp_11_3_36"/></StgValue>
</operation>
</state>

<state id="1689" st_id="1689">

<operation id="7578" st_id="1689" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_36 = mul nsw i32 %B_load_201, %A_load_201

]]></node>
<StgValue><ssdm name="tmp_11_3_36"/></StgValue>
</operation>
</state>

<state id="1690" st_id="1690">

<operation id="7579" st_id="1690" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_36 = mul nsw i32 %B_load_201, %A_load_201

]]></node>
<StgValue><ssdm name="tmp_11_3_36"/></StgValue>
</operation>

<operation id="7580" st_id="1690" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4215" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_201 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_201"/></StgValue>
</operation>
</state>

<state id="1691" st_id="1691">

<operation id="7581" st_id="1691" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9196">
<or_exp><and_exp><literal name="tmp_7_3_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4215" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_201 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_201"/></StgValue>
</operation>

<operation id="7582" st_id="1691" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9196">
<or_exp><and_exp><literal name="tmp_7_3_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_36 = add nsw i32 %C_load_201, %tmp_11_3_36

]]></node>
<StgValue><ssdm name="tmp_12_3_36"/></StgValue>
</operation>

<operation id="7583" st_id="1691" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9196">
<or_exp><and_exp><literal name="tmp_7_3_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4217" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_36, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7584" st_id="1691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9196">
<or_exp><and_exp><literal name="tmp_7_3_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4218" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7585" st_id="1691" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.37:0  %k_1_3_37 = add i8 %k_3_cast, 38

]]></node>
<StgValue><ssdm name="k_1_3_37"/></StgValue>
</operation>

<operation id="7586" st_id="1691" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4221" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.37:1  %tmp_7_3_37 = icmp ult i8 %k_1_3_37, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_37"/></StgValue>
</operation>

<operation id="7587" st_id="1691" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.37:2  br i1 %tmp_7_3_37, label %203, label %._crit_edge.3.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1692" st_id="1692">

<operation id="7588" st_id="1692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4224" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_37_trn_cast1 = zext i8 %k_1_3_37 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_37_trn_cast1"/></StgValue>
</operation>

<operation id="7589" st_id="1692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4225" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_37_trn_cast = zext i8 %k_1_3_37 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_37_trn_cast"/></StgValue>
</operation>

<operation id="7590" st_id="1692" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4226" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr184 = add i14 %tmp_10_3_37_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr184"/></StgValue>
</operation>

<operation id="7591" st_id="1692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4227" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_442 = zext i14 %p_addr184 to i64

]]></node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="7592" st_id="1692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4228" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_206 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_442

]]></node>
<StgValue><ssdm name="A_addr_206"/></StgValue>
</operation>

<operation id="7593" st_id="1692" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4229" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_206 = load i32* %A_addr_206, align 4

]]></node>
<StgValue><ssdm name="A_load_206"/></StgValue>
</operation>

<operation id="7594" st_id="1692" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4230" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr673 = mul i14 %tmp_10_3_37_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr673"/></StgValue>
</operation>

<operation id="7595" st_id="1692" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr680 = add i14 %tmp_3_trn_cast, %p_addr673

]]></node>
<StgValue><ssdm name="p_addr680"/></StgValue>
</operation>

<operation id="7596" st_id="1692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4232" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_443 = zext i14 %p_addr680 to i64

]]></node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="7597" st_id="1692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4233" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_206 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_443

]]></node>
<StgValue><ssdm name="B_addr_206"/></StgValue>
</operation>

<operation id="7598" st_id="1692" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4234" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_206 = load i32* %B_addr_206, align 4

]]></node>
<StgValue><ssdm name="B_load_206"/></StgValue>
</operation>
</state>

<state id="1693" st_id="1693">

<operation id="7599" st_id="1693" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4229" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_206 = load i32* %A_addr_206, align 4

]]></node>
<StgValue><ssdm name="A_load_206"/></StgValue>
</operation>

<operation id="7600" st_id="1693" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4234" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_206 = load i32* %B_addr_206, align 4

]]></node>
<StgValue><ssdm name="B_load_206"/></StgValue>
</operation>
</state>

<state id="1694" st_id="1694">

<operation id="7601" st_id="1694" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_37 = mul nsw i32 %B_load_206, %A_load_206

]]></node>
<StgValue><ssdm name="tmp_11_3_37"/></StgValue>
</operation>
</state>

<state id="1695" st_id="1695">

<operation id="7602" st_id="1695" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_37 = mul nsw i32 %B_load_206, %A_load_206

]]></node>
<StgValue><ssdm name="tmp_11_3_37"/></StgValue>
</operation>
</state>

<state id="1696" st_id="1696">

<operation id="7603" st_id="1696" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_37 = mul nsw i32 %B_load_206, %A_load_206

]]></node>
<StgValue><ssdm name="tmp_11_3_37"/></StgValue>
</operation>
</state>

<state id="1697" st_id="1697">

<operation id="7604" st_id="1697" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_37 = mul nsw i32 %B_load_206, %A_load_206

]]></node>
<StgValue><ssdm name="tmp_11_3_37"/></StgValue>
</operation>
</state>

<state id="1698" st_id="1698">

<operation id="7605" st_id="1698" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_37 = mul nsw i32 %B_load_206, %A_load_206

]]></node>
<StgValue><ssdm name="tmp_11_3_37"/></StgValue>
</operation>
</state>

<state id="1699" st_id="1699">

<operation id="7606" st_id="1699" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_37 = mul nsw i32 %B_load_206, %A_load_206

]]></node>
<StgValue><ssdm name="tmp_11_3_37"/></StgValue>
</operation>

<operation id="7607" st_id="1699" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4236" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_206 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_206"/></StgValue>
</operation>
</state>

<state id="1700" st_id="1700">

<operation id="7608" st_id="1700" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9208">
<or_exp><and_exp><literal name="tmp_7_3_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4236" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_206 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_206"/></StgValue>
</operation>

<operation id="7609" st_id="1700" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9208">
<or_exp><and_exp><literal name="tmp_7_3_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_37 = add nsw i32 %C_load_206, %tmp_11_3_37

]]></node>
<StgValue><ssdm name="tmp_12_3_37"/></StgValue>
</operation>

<operation id="7610" st_id="1700" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9208">
<or_exp><and_exp><literal name="tmp_7_3_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4238" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_37, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7611" st_id="1700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9208">
<or_exp><and_exp><literal name="tmp_7_3_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4239" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7612" st_id="1700" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.38:0  %k_1_3_38 = add i8 %k_3_cast, 39

]]></node>
<StgValue><ssdm name="k_1_3_38"/></StgValue>
</operation>

<operation id="7613" st_id="1700" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4242" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.38:1  %tmp_7_3_38 = icmp ult i8 %k_1_3_38, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_38"/></StgValue>
</operation>

<operation id="7614" st_id="1700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.38:2  br i1 %tmp_7_3_38, label %204, label %._crit_edge.3.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1701" st_id="1701">

<operation id="7615" st_id="1701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4245" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_38_trn_cast1 = zext i8 %k_1_3_38 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_38_trn_cast1"/></StgValue>
</operation>

<operation id="7616" st_id="1701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4246" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_38_trn_cast = zext i8 %k_1_3_38 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_38_trn_cast"/></StgValue>
</operation>

<operation id="7617" st_id="1701" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4247" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr181 = add i14 %tmp_10_3_38_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr181"/></StgValue>
</operation>

<operation id="7618" st_id="1701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4248" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_450 = zext i14 %p_addr181 to i64

]]></node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="7619" st_id="1701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4249" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_211 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_450

]]></node>
<StgValue><ssdm name="A_addr_211"/></StgValue>
</operation>

<operation id="7620" st_id="1701" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4250" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_211 = load i32* %A_addr_211, align 4

]]></node>
<StgValue><ssdm name="A_load_211"/></StgValue>
</operation>

<operation id="7621" st_id="1701" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4251" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr683 = mul i14 %tmp_10_3_38_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr683"/></StgValue>
</operation>

<operation id="7622" st_id="1701" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr688 = add i14 %tmp_3_trn_cast, %p_addr683

]]></node>
<StgValue><ssdm name="p_addr688"/></StgValue>
</operation>

<operation id="7623" st_id="1701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4253" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_451 = zext i14 %p_addr688 to i64

]]></node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="7624" st_id="1701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4254" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_211 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_451

]]></node>
<StgValue><ssdm name="B_addr_211"/></StgValue>
</operation>

<operation id="7625" st_id="1701" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4255" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_211 = load i32* %B_addr_211, align 4

]]></node>
<StgValue><ssdm name="B_load_211"/></StgValue>
</operation>
</state>

<state id="1702" st_id="1702">

<operation id="7626" st_id="1702" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4250" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_211 = load i32* %A_addr_211, align 4

]]></node>
<StgValue><ssdm name="A_load_211"/></StgValue>
</operation>

<operation id="7627" st_id="1702" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4255" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_211 = load i32* %B_addr_211, align 4

]]></node>
<StgValue><ssdm name="B_load_211"/></StgValue>
</operation>
</state>

<state id="1703" st_id="1703">

<operation id="7628" st_id="1703" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_38 = mul nsw i32 %B_load_211, %A_load_211

]]></node>
<StgValue><ssdm name="tmp_11_3_38"/></StgValue>
</operation>
</state>

<state id="1704" st_id="1704">

<operation id="7629" st_id="1704" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_38 = mul nsw i32 %B_load_211, %A_load_211

]]></node>
<StgValue><ssdm name="tmp_11_3_38"/></StgValue>
</operation>
</state>

<state id="1705" st_id="1705">

<operation id="7630" st_id="1705" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_38 = mul nsw i32 %B_load_211, %A_load_211

]]></node>
<StgValue><ssdm name="tmp_11_3_38"/></StgValue>
</operation>
</state>

<state id="1706" st_id="1706">

<operation id="7631" st_id="1706" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_38 = mul nsw i32 %B_load_211, %A_load_211

]]></node>
<StgValue><ssdm name="tmp_11_3_38"/></StgValue>
</operation>
</state>

<state id="1707" st_id="1707">

<operation id="7632" st_id="1707" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_38 = mul nsw i32 %B_load_211, %A_load_211

]]></node>
<StgValue><ssdm name="tmp_11_3_38"/></StgValue>
</operation>
</state>

<state id="1708" st_id="1708">

<operation id="7633" st_id="1708" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_38 = mul nsw i32 %B_load_211, %A_load_211

]]></node>
<StgValue><ssdm name="tmp_11_3_38"/></StgValue>
</operation>

<operation id="7634" st_id="1708" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4257" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_211 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_211"/></StgValue>
</operation>
</state>

<state id="1709" st_id="1709">

<operation id="7635" st_id="1709" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9220">
<or_exp><and_exp><literal name="tmp_7_3_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4257" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_211 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_211"/></StgValue>
</operation>

<operation id="7636" st_id="1709" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9220">
<or_exp><and_exp><literal name="tmp_7_3_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_38 = add nsw i32 %C_load_211, %tmp_11_3_38

]]></node>
<StgValue><ssdm name="tmp_12_3_38"/></StgValue>
</operation>

<operation id="7637" st_id="1709" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9220">
<or_exp><and_exp><literal name="tmp_7_3_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4259" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_38, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7638" st_id="1709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9220">
<or_exp><and_exp><literal name="tmp_7_3_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4260" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7639" st_id="1709" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.39:0  %k_1_3_39 = add i8 %k_3_cast, 40

]]></node>
<StgValue><ssdm name="k_1_3_39"/></StgValue>
</operation>

<operation id="7640" st_id="1709" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4263" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.39:1  %tmp_7_3_39 = icmp ult i8 %k_1_3_39, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_39"/></StgValue>
</operation>

<operation id="7641" st_id="1709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.39:2  br i1 %tmp_7_3_39, label %205, label %._crit_edge.3.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1710" st_id="1710">

<operation id="7642" st_id="1710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4266" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_39_trn_cast1 = zext i8 %k_1_3_39 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_39_trn_cast1"/></StgValue>
</operation>

<operation id="7643" st_id="1710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4267" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_39_trn_cast = zext i8 %k_1_3_39 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_39_trn_cast"/></StgValue>
</operation>

<operation id="7644" st_id="1710" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4268" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr178 = add i14 %tmp_10_3_39_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr178"/></StgValue>
</operation>

<operation id="7645" st_id="1710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4269" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_458 = zext i14 %p_addr178 to i64

]]></node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="7646" st_id="1710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4270" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_216 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_458

]]></node>
<StgValue><ssdm name="A_addr_216"/></StgValue>
</operation>

<operation id="7647" st_id="1710" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4271" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_216 = load i32* %A_addr_216, align 4

]]></node>
<StgValue><ssdm name="A_load_216"/></StgValue>
</operation>

<operation id="7648" st_id="1710" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4272" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr691 = mul i14 %tmp_10_3_39_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr691"/></StgValue>
</operation>

<operation id="7649" st_id="1710" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr696 = add i14 %tmp_3_trn_cast, %p_addr691

]]></node>
<StgValue><ssdm name="p_addr696"/></StgValue>
</operation>

<operation id="7650" st_id="1710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4274" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_459 = zext i14 %p_addr696 to i64

]]></node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="7651" st_id="1710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4275" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_216 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_459

]]></node>
<StgValue><ssdm name="B_addr_216"/></StgValue>
</operation>

<operation id="7652" st_id="1710" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4276" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_216 = load i32* %B_addr_216, align 4

]]></node>
<StgValue><ssdm name="B_load_216"/></StgValue>
</operation>
</state>

<state id="1711" st_id="1711">

<operation id="7653" st_id="1711" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4271" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_216 = load i32* %A_addr_216, align 4

]]></node>
<StgValue><ssdm name="A_load_216"/></StgValue>
</operation>

<operation id="7654" st_id="1711" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4276" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_216 = load i32* %B_addr_216, align 4

]]></node>
<StgValue><ssdm name="B_load_216"/></StgValue>
</operation>
</state>

<state id="1712" st_id="1712">

<operation id="7655" st_id="1712" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_39 = mul nsw i32 %B_load_216, %A_load_216

]]></node>
<StgValue><ssdm name="tmp_11_3_39"/></StgValue>
</operation>
</state>

<state id="1713" st_id="1713">

<operation id="7656" st_id="1713" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_39 = mul nsw i32 %B_load_216, %A_load_216

]]></node>
<StgValue><ssdm name="tmp_11_3_39"/></StgValue>
</operation>
</state>

<state id="1714" st_id="1714">

<operation id="7657" st_id="1714" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_39 = mul nsw i32 %B_load_216, %A_load_216

]]></node>
<StgValue><ssdm name="tmp_11_3_39"/></StgValue>
</operation>
</state>

<state id="1715" st_id="1715">

<operation id="7658" st_id="1715" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_39 = mul nsw i32 %B_load_216, %A_load_216

]]></node>
<StgValue><ssdm name="tmp_11_3_39"/></StgValue>
</operation>
</state>

<state id="1716" st_id="1716">

<operation id="7659" st_id="1716" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_39 = mul nsw i32 %B_load_216, %A_load_216

]]></node>
<StgValue><ssdm name="tmp_11_3_39"/></StgValue>
</operation>
</state>

<state id="1717" st_id="1717">

<operation id="7660" st_id="1717" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_39 = mul nsw i32 %B_load_216, %A_load_216

]]></node>
<StgValue><ssdm name="tmp_11_3_39"/></StgValue>
</operation>

<operation id="7661" st_id="1717" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4278" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_216 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_216"/></StgValue>
</operation>
</state>

<state id="1718" st_id="1718">

<operation id="7662" st_id="1718" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9232">
<or_exp><and_exp><literal name="tmp_7_3_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4278" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_216 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_216"/></StgValue>
</operation>

<operation id="7663" st_id="1718" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9232">
<or_exp><and_exp><literal name="tmp_7_3_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_39 = add nsw i32 %C_load_216, %tmp_11_3_39

]]></node>
<StgValue><ssdm name="tmp_12_3_39"/></StgValue>
</operation>

<operation id="7664" st_id="1718" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9232">
<or_exp><and_exp><literal name="tmp_7_3_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4280" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_39, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7665" st_id="1718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9232">
<or_exp><and_exp><literal name="tmp_7_3_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4281" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7666" st_id="1718" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.40:0  %k_1_3_40 = add i8 %k_3_cast, 41

]]></node>
<StgValue><ssdm name="k_1_3_40"/></StgValue>
</operation>

<operation id="7667" st_id="1718" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4284" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.40:1  %tmp_7_3_40 = icmp ult i8 %k_1_3_40, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_40"/></StgValue>
</operation>

<operation id="7668" st_id="1718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.40:2  br i1 %tmp_7_3_40, label %206, label %._crit_edge.3.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1719" st_id="1719">

<operation id="7669" st_id="1719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4287" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_40_trn_cast1 = zext i8 %k_1_3_40 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_40_trn_cast1"/></StgValue>
</operation>

<operation id="7670" st_id="1719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4288" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_40_trn_cast = zext i8 %k_1_3_40 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_40_trn_cast"/></StgValue>
</operation>

<operation id="7671" st_id="1719" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4289" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr175 = add i14 %tmp_10_3_40_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr175"/></StgValue>
</operation>

<operation id="7672" st_id="1719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4290" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_466 = zext i14 %p_addr175 to i64

]]></node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="7673" st_id="1719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4291" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_221 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_466

]]></node>
<StgValue><ssdm name="A_addr_221"/></StgValue>
</operation>

<operation id="7674" st_id="1719" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4292" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_221 = load i32* %A_addr_221, align 4

]]></node>
<StgValue><ssdm name="A_load_221"/></StgValue>
</operation>

<operation id="7675" st_id="1719" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4293" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr699 = mul i14 %tmp_10_3_40_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr699"/></StgValue>
</operation>

<operation id="7676" st_id="1719" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4294" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr704 = add i14 %tmp_3_trn_cast, %p_addr699

]]></node>
<StgValue><ssdm name="p_addr704"/></StgValue>
</operation>

<operation id="7677" st_id="1719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4295" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_467 = zext i14 %p_addr704 to i64

]]></node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="7678" st_id="1719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4296" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_221 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_467

]]></node>
<StgValue><ssdm name="B_addr_221"/></StgValue>
</operation>

<operation id="7679" st_id="1719" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4297" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_221 = load i32* %B_addr_221, align 4

]]></node>
<StgValue><ssdm name="B_load_221"/></StgValue>
</operation>
</state>

<state id="1720" st_id="1720">

<operation id="7680" st_id="1720" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4292" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_221 = load i32* %A_addr_221, align 4

]]></node>
<StgValue><ssdm name="A_load_221"/></StgValue>
</operation>

<operation id="7681" st_id="1720" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4297" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_221 = load i32* %B_addr_221, align 4

]]></node>
<StgValue><ssdm name="B_load_221"/></StgValue>
</operation>
</state>

<state id="1721" st_id="1721">

<operation id="7682" st_id="1721" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_40 = mul nsw i32 %B_load_221, %A_load_221

]]></node>
<StgValue><ssdm name="tmp_11_3_40"/></StgValue>
</operation>
</state>

<state id="1722" st_id="1722">

<operation id="7683" st_id="1722" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_40 = mul nsw i32 %B_load_221, %A_load_221

]]></node>
<StgValue><ssdm name="tmp_11_3_40"/></StgValue>
</operation>
</state>

<state id="1723" st_id="1723">

<operation id="7684" st_id="1723" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_40 = mul nsw i32 %B_load_221, %A_load_221

]]></node>
<StgValue><ssdm name="tmp_11_3_40"/></StgValue>
</operation>
</state>

<state id="1724" st_id="1724">

<operation id="7685" st_id="1724" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_40 = mul nsw i32 %B_load_221, %A_load_221

]]></node>
<StgValue><ssdm name="tmp_11_3_40"/></StgValue>
</operation>
</state>

<state id="1725" st_id="1725">

<operation id="7686" st_id="1725" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_40 = mul nsw i32 %B_load_221, %A_load_221

]]></node>
<StgValue><ssdm name="tmp_11_3_40"/></StgValue>
</operation>
</state>

<state id="1726" st_id="1726">

<operation id="7687" st_id="1726" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_40 = mul nsw i32 %B_load_221, %A_load_221

]]></node>
<StgValue><ssdm name="tmp_11_3_40"/></StgValue>
</operation>

<operation id="7688" st_id="1726" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4299" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_221 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_221"/></StgValue>
</operation>
</state>

<state id="1727" st_id="1727">

<operation id="7689" st_id="1727" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9244">
<or_exp><and_exp><literal name="tmp_7_3_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4299" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_221 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_221"/></StgValue>
</operation>

<operation id="7690" st_id="1727" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9244">
<or_exp><and_exp><literal name="tmp_7_3_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_40 = add nsw i32 %C_load_221, %tmp_11_3_40

]]></node>
<StgValue><ssdm name="tmp_12_3_40"/></StgValue>
</operation>

<operation id="7691" st_id="1727" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9244">
<or_exp><and_exp><literal name="tmp_7_3_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4301" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_40, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7692" st_id="1727" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9244">
<or_exp><and_exp><literal name="tmp_7_3_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4302" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7693" st_id="1727" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.41:0  %k_1_3_41 = add i8 %k_3_cast, 42

]]></node>
<StgValue><ssdm name="k_1_3_41"/></StgValue>
</operation>

<operation id="7694" st_id="1727" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4305" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.41:1  %tmp_7_3_41 = icmp ult i8 %k_1_3_41, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_41"/></StgValue>
</operation>

<operation id="7695" st_id="1727" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.41:2  br i1 %tmp_7_3_41, label %207, label %._crit_edge.3.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1728" st_id="1728">

<operation id="7696" st_id="1728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4308" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_41_trn_cast1 = zext i8 %k_1_3_41 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_41_trn_cast1"/></StgValue>
</operation>

<operation id="7697" st_id="1728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4309" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_41_trn_cast = zext i8 %k_1_3_41 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_41_trn_cast"/></StgValue>
</operation>

<operation id="7698" st_id="1728" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4310" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr172 = add i14 %tmp_10_3_41_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr172"/></StgValue>
</operation>

<operation id="7699" st_id="1728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4311" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_474 = zext i14 %p_addr172 to i64

]]></node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="7700" st_id="1728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4312" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_225 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_474

]]></node>
<StgValue><ssdm name="A_addr_225"/></StgValue>
</operation>

<operation id="7701" st_id="1728" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4313" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_225 = load i32* %A_addr_225, align 4

]]></node>
<StgValue><ssdm name="A_load_225"/></StgValue>
</operation>

<operation id="7702" st_id="1728" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4314" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr707 = mul i14 %tmp_10_3_41_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr707"/></StgValue>
</operation>

<operation id="7703" st_id="1728" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4315" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr712 = add i14 %tmp_3_trn_cast, %p_addr707

]]></node>
<StgValue><ssdm name="p_addr712"/></StgValue>
</operation>

<operation id="7704" st_id="1728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4316" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_475 = zext i14 %p_addr712 to i64

]]></node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="7705" st_id="1728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4317" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_225 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_475

]]></node>
<StgValue><ssdm name="B_addr_225"/></StgValue>
</operation>

<operation id="7706" st_id="1728" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4318" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_225 = load i32* %B_addr_225, align 4

]]></node>
<StgValue><ssdm name="B_load_225"/></StgValue>
</operation>
</state>

<state id="1729" st_id="1729">

<operation id="7707" st_id="1729" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4313" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_225 = load i32* %A_addr_225, align 4

]]></node>
<StgValue><ssdm name="A_load_225"/></StgValue>
</operation>

<operation id="7708" st_id="1729" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4318" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_225 = load i32* %B_addr_225, align 4

]]></node>
<StgValue><ssdm name="B_load_225"/></StgValue>
</operation>
</state>

<state id="1730" st_id="1730">

<operation id="7709" st_id="1730" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_41 = mul nsw i32 %B_load_225, %A_load_225

]]></node>
<StgValue><ssdm name="tmp_11_3_41"/></StgValue>
</operation>
</state>

<state id="1731" st_id="1731">

<operation id="7710" st_id="1731" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_41 = mul nsw i32 %B_load_225, %A_load_225

]]></node>
<StgValue><ssdm name="tmp_11_3_41"/></StgValue>
</operation>
</state>

<state id="1732" st_id="1732">

<operation id="7711" st_id="1732" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_41 = mul nsw i32 %B_load_225, %A_load_225

]]></node>
<StgValue><ssdm name="tmp_11_3_41"/></StgValue>
</operation>
</state>

<state id="1733" st_id="1733">

<operation id="7712" st_id="1733" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_41 = mul nsw i32 %B_load_225, %A_load_225

]]></node>
<StgValue><ssdm name="tmp_11_3_41"/></StgValue>
</operation>
</state>

<state id="1734" st_id="1734">

<operation id="7713" st_id="1734" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_41 = mul nsw i32 %B_load_225, %A_load_225

]]></node>
<StgValue><ssdm name="tmp_11_3_41"/></StgValue>
</operation>
</state>

<state id="1735" st_id="1735">

<operation id="7714" st_id="1735" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_41 = mul nsw i32 %B_load_225, %A_load_225

]]></node>
<StgValue><ssdm name="tmp_11_3_41"/></StgValue>
</operation>

<operation id="7715" st_id="1735" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4320" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_225 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_225"/></StgValue>
</operation>
</state>

<state id="1736" st_id="1736">

<operation id="7716" st_id="1736" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9256">
<or_exp><and_exp><literal name="tmp_7_3_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4320" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_225 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_225"/></StgValue>
</operation>

<operation id="7717" st_id="1736" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9256">
<or_exp><and_exp><literal name="tmp_7_3_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_41 = add nsw i32 %C_load_225, %tmp_11_3_41

]]></node>
<StgValue><ssdm name="tmp_12_3_41"/></StgValue>
</operation>

<operation id="7718" st_id="1736" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9256">
<or_exp><and_exp><literal name="tmp_7_3_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4322" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_41, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7719" st_id="1736" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9256">
<or_exp><and_exp><literal name="tmp_7_3_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4323" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7720" st_id="1736" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.42:0  %k_1_3_42 = add i8 %k_3_cast, 43

]]></node>
<StgValue><ssdm name="k_1_3_42"/></StgValue>
</operation>

<operation id="7721" st_id="1736" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4326" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.42:1  %tmp_7_3_42 = icmp ult i8 %k_1_3_42, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_42"/></StgValue>
</operation>

<operation id="7722" st_id="1736" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.42:2  br i1 %tmp_7_3_42, label %208, label %._crit_edge.3.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1737" st_id="1737">

<operation id="7723" st_id="1737" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4329" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_42_trn_cast1 = zext i8 %k_1_3_42 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_42_trn_cast1"/></StgValue>
</operation>

<operation id="7724" st_id="1737" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4330" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_42_trn_cast = zext i8 %k_1_3_42 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_42_trn_cast"/></StgValue>
</operation>

<operation id="7725" st_id="1737" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4331" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr169 = add i14 %tmp_10_3_42_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr169"/></StgValue>
</operation>

<operation id="7726" st_id="1737" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4332" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_480 = zext i14 %p_addr169 to i64

]]></node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="7727" st_id="1737" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4333" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_229 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_480

]]></node>
<StgValue><ssdm name="A_addr_229"/></StgValue>
</operation>

<operation id="7728" st_id="1737" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4334" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_229 = load i32* %A_addr_229, align 4

]]></node>
<StgValue><ssdm name="A_load_229"/></StgValue>
</operation>

<operation id="7729" st_id="1737" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4335" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr715 = mul i14 %tmp_10_3_42_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr715"/></StgValue>
</operation>

<operation id="7730" st_id="1737" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4336" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr718 = add i14 %tmp_3_trn_cast, %p_addr715

]]></node>
<StgValue><ssdm name="p_addr718"/></StgValue>
</operation>

<operation id="7731" st_id="1737" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4337" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_481 = zext i14 %p_addr718 to i64

]]></node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="7732" st_id="1737" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4338" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_229 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_481

]]></node>
<StgValue><ssdm name="B_addr_229"/></StgValue>
</operation>

<operation id="7733" st_id="1737" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4339" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_229 = load i32* %B_addr_229, align 4

]]></node>
<StgValue><ssdm name="B_load_229"/></StgValue>
</operation>
</state>

<state id="1738" st_id="1738">

<operation id="7734" st_id="1738" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4334" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_229 = load i32* %A_addr_229, align 4

]]></node>
<StgValue><ssdm name="A_load_229"/></StgValue>
</operation>

<operation id="7735" st_id="1738" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4339" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_229 = load i32* %B_addr_229, align 4

]]></node>
<StgValue><ssdm name="B_load_229"/></StgValue>
</operation>
</state>

<state id="1739" st_id="1739">

<operation id="7736" st_id="1739" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_42 = mul nsw i32 %B_load_229, %A_load_229

]]></node>
<StgValue><ssdm name="tmp_11_3_42"/></StgValue>
</operation>
</state>

<state id="1740" st_id="1740">

<operation id="7737" st_id="1740" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_42 = mul nsw i32 %B_load_229, %A_load_229

]]></node>
<StgValue><ssdm name="tmp_11_3_42"/></StgValue>
</operation>
</state>

<state id="1741" st_id="1741">

<operation id="7738" st_id="1741" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_42 = mul nsw i32 %B_load_229, %A_load_229

]]></node>
<StgValue><ssdm name="tmp_11_3_42"/></StgValue>
</operation>
</state>

<state id="1742" st_id="1742">

<operation id="7739" st_id="1742" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_42 = mul nsw i32 %B_load_229, %A_load_229

]]></node>
<StgValue><ssdm name="tmp_11_3_42"/></StgValue>
</operation>
</state>

<state id="1743" st_id="1743">

<operation id="7740" st_id="1743" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_42 = mul nsw i32 %B_load_229, %A_load_229

]]></node>
<StgValue><ssdm name="tmp_11_3_42"/></StgValue>
</operation>
</state>

<state id="1744" st_id="1744">

<operation id="7741" st_id="1744" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_42 = mul nsw i32 %B_load_229, %A_load_229

]]></node>
<StgValue><ssdm name="tmp_11_3_42"/></StgValue>
</operation>

<operation id="7742" st_id="1744" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4341" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_229 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_229"/></StgValue>
</operation>
</state>

<state id="1745" st_id="1745">

<operation id="7743" st_id="1745" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9268">
<or_exp><and_exp><literal name="tmp_7_3_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4341" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_229 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_229"/></StgValue>
</operation>

<operation id="7744" st_id="1745" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9268">
<or_exp><and_exp><literal name="tmp_7_3_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_42 = add nsw i32 %C_load_229, %tmp_11_3_42

]]></node>
<StgValue><ssdm name="tmp_12_3_42"/></StgValue>
</operation>

<operation id="7745" st_id="1745" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9268">
<or_exp><and_exp><literal name="tmp_7_3_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4343" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_42, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7746" st_id="1745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9268">
<or_exp><and_exp><literal name="tmp_7_3_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4344" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7747" st_id="1745" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4346" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.43:0  %k_1_3_43 = add i8 %k_3_cast, 44

]]></node>
<StgValue><ssdm name="k_1_3_43"/></StgValue>
</operation>

<operation id="7748" st_id="1745" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4347" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.43:1  %tmp_7_3_43 = icmp ult i8 %k_1_3_43, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_43"/></StgValue>
</operation>

<operation id="7749" st_id="1745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.43:2  br i1 %tmp_7_3_43, label %209, label %._crit_edge.3.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1746" st_id="1746">

<operation id="7750" st_id="1746" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4350" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_43_trn_cast1 = zext i8 %k_1_3_43 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_43_trn_cast1"/></StgValue>
</operation>

<operation id="7751" st_id="1746" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4351" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_43_trn_cast = zext i8 %k_1_3_43 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_43_trn_cast"/></StgValue>
</operation>

<operation id="7752" st_id="1746" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4352" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr166 = add i14 %tmp_10_3_43_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr166"/></StgValue>
</operation>

<operation id="7753" st_id="1746" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4353" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_486 = zext i14 %p_addr166 to i64

]]></node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="7754" st_id="1746" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4354" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_233 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_486

]]></node>
<StgValue><ssdm name="A_addr_233"/></StgValue>
</operation>

<operation id="7755" st_id="1746" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4355" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_233 = load i32* %A_addr_233, align 4

]]></node>
<StgValue><ssdm name="A_load_233"/></StgValue>
</operation>

<operation id="7756" st_id="1746" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4356" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr721 = mul i14 %tmp_10_3_43_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr721"/></StgValue>
</operation>

<operation id="7757" st_id="1746" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4357" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr724 = add i14 %tmp_3_trn_cast, %p_addr721

]]></node>
<StgValue><ssdm name="p_addr724"/></StgValue>
</operation>

<operation id="7758" st_id="1746" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4358" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_487 = zext i14 %p_addr724 to i64

]]></node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="7759" st_id="1746" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4359" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_233 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_487

]]></node>
<StgValue><ssdm name="B_addr_233"/></StgValue>
</operation>

<operation id="7760" st_id="1746" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4360" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_233 = load i32* %B_addr_233, align 4

]]></node>
<StgValue><ssdm name="B_load_233"/></StgValue>
</operation>
</state>

<state id="1747" st_id="1747">

<operation id="7761" st_id="1747" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4355" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_233 = load i32* %A_addr_233, align 4

]]></node>
<StgValue><ssdm name="A_load_233"/></StgValue>
</operation>

<operation id="7762" st_id="1747" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4360" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_233 = load i32* %B_addr_233, align 4

]]></node>
<StgValue><ssdm name="B_load_233"/></StgValue>
</operation>
</state>

<state id="1748" st_id="1748">

<operation id="7763" st_id="1748" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_43 = mul nsw i32 %B_load_233, %A_load_233

]]></node>
<StgValue><ssdm name="tmp_11_3_43"/></StgValue>
</operation>
</state>

<state id="1749" st_id="1749">

<operation id="7764" st_id="1749" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_43 = mul nsw i32 %B_load_233, %A_load_233

]]></node>
<StgValue><ssdm name="tmp_11_3_43"/></StgValue>
</operation>
</state>

<state id="1750" st_id="1750">

<operation id="7765" st_id="1750" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_43 = mul nsw i32 %B_load_233, %A_load_233

]]></node>
<StgValue><ssdm name="tmp_11_3_43"/></StgValue>
</operation>
</state>

<state id="1751" st_id="1751">

<operation id="7766" st_id="1751" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_43 = mul nsw i32 %B_load_233, %A_load_233

]]></node>
<StgValue><ssdm name="tmp_11_3_43"/></StgValue>
</operation>
</state>

<state id="1752" st_id="1752">

<operation id="7767" st_id="1752" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_43 = mul nsw i32 %B_load_233, %A_load_233

]]></node>
<StgValue><ssdm name="tmp_11_3_43"/></StgValue>
</operation>
</state>

<state id="1753" st_id="1753">

<operation id="7768" st_id="1753" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_43 = mul nsw i32 %B_load_233, %A_load_233

]]></node>
<StgValue><ssdm name="tmp_11_3_43"/></StgValue>
</operation>

<operation id="7769" st_id="1753" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4362" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_233 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_233"/></StgValue>
</operation>
</state>

<state id="1754" st_id="1754">

<operation id="7770" st_id="1754" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9280">
<or_exp><and_exp><literal name="tmp_7_3_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4362" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_233 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_233"/></StgValue>
</operation>

<operation id="7771" st_id="1754" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9280">
<or_exp><and_exp><literal name="tmp_7_3_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_43 = add nsw i32 %C_load_233, %tmp_11_3_43

]]></node>
<StgValue><ssdm name="tmp_12_3_43"/></StgValue>
</operation>

<operation id="7772" st_id="1754" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9280">
<or_exp><and_exp><literal name="tmp_7_3_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4364" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_43, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7773" st_id="1754" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9280">
<or_exp><and_exp><literal name="tmp_7_3_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4365" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7774" st_id="1754" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.44:0  %k_1_3_44 = add i8 %k_3_cast, 45

]]></node>
<StgValue><ssdm name="k_1_3_44"/></StgValue>
</operation>

<operation id="7775" st_id="1754" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4368" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.44:1  %tmp_7_3_44 = icmp ult i8 %k_1_3_44, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_44"/></StgValue>
</operation>

<operation id="7776" st_id="1754" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.44:2  br i1 %tmp_7_3_44, label %210, label %._crit_edge.3.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1755" st_id="1755">

<operation id="7777" st_id="1755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4371" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_44_trn_cast1 = zext i8 %k_1_3_44 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_44_trn_cast1"/></StgValue>
</operation>

<operation id="7778" st_id="1755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4372" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_44_trn_cast = zext i8 %k_1_3_44 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_44_trn_cast"/></StgValue>
</operation>

<operation id="7779" st_id="1755" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4373" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr163 = add i14 %tmp_10_3_44_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr163"/></StgValue>
</operation>

<operation id="7780" st_id="1755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4374" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_492 = zext i14 %p_addr163 to i64

]]></node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="7781" st_id="1755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4375" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_236 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_492

]]></node>
<StgValue><ssdm name="A_addr_236"/></StgValue>
</operation>

<operation id="7782" st_id="1755" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4376" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_236 = load i32* %A_addr_236, align 4

]]></node>
<StgValue><ssdm name="A_load_236"/></StgValue>
</operation>

<operation id="7783" st_id="1755" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4377" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr727 = mul i14 %tmp_10_3_44_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr727"/></StgValue>
</operation>

<operation id="7784" st_id="1755" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4378" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr730 = add i14 %tmp_3_trn_cast, %p_addr727

]]></node>
<StgValue><ssdm name="p_addr730"/></StgValue>
</operation>

<operation id="7785" st_id="1755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4379" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_493 = zext i14 %p_addr730 to i64

]]></node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="7786" st_id="1755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4380" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_236 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_493

]]></node>
<StgValue><ssdm name="B_addr_236"/></StgValue>
</operation>

<operation id="7787" st_id="1755" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4381" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_236 = load i32* %B_addr_236, align 4

]]></node>
<StgValue><ssdm name="B_load_236"/></StgValue>
</operation>
</state>

<state id="1756" st_id="1756">

<operation id="7788" st_id="1756" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4376" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_236 = load i32* %A_addr_236, align 4

]]></node>
<StgValue><ssdm name="A_load_236"/></StgValue>
</operation>

<operation id="7789" st_id="1756" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4381" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_236 = load i32* %B_addr_236, align 4

]]></node>
<StgValue><ssdm name="B_load_236"/></StgValue>
</operation>
</state>

<state id="1757" st_id="1757">

<operation id="7790" st_id="1757" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_44 = mul nsw i32 %B_load_236, %A_load_236

]]></node>
<StgValue><ssdm name="tmp_11_3_44"/></StgValue>
</operation>
</state>

<state id="1758" st_id="1758">

<operation id="7791" st_id="1758" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_44 = mul nsw i32 %B_load_236, %A_load_236

]]></node>
<StgValue><ssdm name="tmp_11_3_44"/></StgValue>
</operation>
</state>

<state id="1759" st_id="1759">

<operation id="7792" st_id="1759" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_44 = mul nsw i32 %B_load_236, %A_load_236

]]></node>
<StgValue><ssdm name="tmp_11_3_44"/></StgValue>
</operation>
</state>

<state id="1760" st_id="1760">

<operation id="7793" st_id="1760" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_44 = mul nsw i32 %B_load_236, %A_load_236

]]></node>
<StgValue><ssdm name="tmp_11_3_44"/></StgValue>
</operation>
</state>

<state id="1761" st_id="1761">

<operation id="7794" st_id="1761" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_44 = mul nsw i32 %B_load_236, %A_load_236

]]></node>
<StgValue><ssdm name="tmp_11_3_44"/></StgValue>
</operation>
</state>

<state id="1762" st_id="1762">

<operation id="7795" st_id="1762" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_44 = mul nsw i32 %B_load_236, %A_load_236

]]></node>
<StgValue><ssdm name="tmp_11_3_44"/></StgValue>
</operation>

<operation id="7796" st_id="1762" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4383" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_236 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_236"/></StgValue>
</operation>
</state>

<state id="1763" st_id="1763">

<operation id="7797" st_id="1763" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9292">
<or_exp><and_exp><literal name="tmp_7_3_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4383" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_236 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_236"/></StgValue>
</operation>

<operation id="7798" st_id="1763" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9292">
<or_exp><and_exp><literal name="tmp_7_3_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_44 = add nsw i32 %C_load_236, %tmp_11_3_44

]]></node>
<StgValue><ssdm name="tmp_12_3_44"/></StgValue>
</operation>

<operation id="7799" st_id="1763" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9292">
<or_exp><and_exp><literal name="tmp_7_3_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4385" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_44, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7800" st_id="1763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9292">
<or_exp><and_exp><literal name="tmp_7_3_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4386" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7801" st_id="1763" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.45:0  %k_1_3_45 = add i8 %k_3_cast, 46

]]></node>
<StgValue><ssdm name="k_1_3_45"/></StgValue>
</operation>

<operation id="7802" st_id="1763" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4389" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.45:1  %tmp_7_3_45 = icmp ult i8 %k_1_3_45, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_45"/></StgValue>
</operation>

<operation id="7803" st_id="1763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.45:2  br i1 %tmp_7_3_45, label %211, label %._crit_edge.3.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1764" st_id="1764">

<operation id="7804" st_id="1764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4392" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_45_trn_cast1 = zext i8 %k_1_3_45 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_45_trn_cast1"/></StgValue>
</operation>

<operation id="7805" st_id="1764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4393" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_45_trn_cast = zext i8 %k_1_3_45 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_45_trn_cast"/></StgValue>
</operation>

<operation id="7806" st_id="1764" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4394" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr160 = add i14 %tmp_10_3_45_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr160"/></StgValue>
</operation>

<operation id="7807" st_id="1764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4395" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_498 = zext i14 %p_addr160 to i64

]]></node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="7808" st_id="1764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4396" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_239 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_498

]]></node>
<StgValue><ssdm name="A_addr_239"/></StgValue>
</operation>

<operation id="7809" st_id="1764" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4397" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_239 = load i32* %A_addr_239, align 4

]]></node>
<StgValue><ssdm name="A_load_239"/></StgValue>
</operation>

<operation id="7810" st_id="1764" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4398" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr733 = mul i14 %tmp_10_3_45_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr733"/></StgValue>
</operation>

<operation id="7811" st_id="1764" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4399" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr736 = add i14 %tmp_3_trn_cast, %p_addr733

]]></node>
<StgValue><ssdm name="p_addr736"/></StgValue>
</operation>

<operation id="7812" st_id="1764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4400" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_499 = zext i14 %p_addr736 to i64

]]></node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="7813" st_id="1764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4401" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_239 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_499

]]></node>
<StgValue><ssdm name="B_addr_239"/></StgValue>
</operation>

<operation id="7814" st_id="1764" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4402" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_239 = load i32* %B_addr_239, align 4

]]></node>
<StgValue><ssdm name="B_load_239"/></StgValue>
</operation>
</state>

<state id="1765" st_id="1765">

<operation id="7815" st_id="1765" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4397" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_239 = load i32* %A_addr_239, align 4

]]></node>
<StgValue><ssdm name="A_load_239"/></StgValue>
</operation>

<operation id="7816" st_id="1765" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4402" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_239 = load i32* %B_addr_239, align 4

]]></node>
<StgValue><ssdm name="B_load_239"/></StgValue>
</operation>
</state>

<state id="1766" st_id="1766">

<operation id="7817" st_id="1766" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_45 = mul nsw i32 %B_load_239, %A_load_239

]]></node>
<StgValue><ssdm name="tmp_11_3_45"/></StgValue>
</operation>
</state>

<state id="1767" st_id="1767">

<operation id="7818" st_id="1767" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_45 = mul nsw i32 %B_load_239, %A_load_239

]]></node>
<StgValue><ssdm name="tmp_11_3_45"/></StgValue>
</operation>
</state>

<state id="1768" st_id="1768">

<operation id="7819" st_id="1768" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_45 = mul nsw i32 %B_load_239, %A_load_239

]]></node>
<StgValue><ssdm name="tmp_11_3_45"/></StgValue>
</operation>
</state>

<state id="1769" st_id="1769">

<operation id="7820" st_id="1769" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_45 = mul nsw i32 %B_load_239, %A_load_239

]]></node>
<StgValue><ssdm name="tmp_11_3_45"/></StgValue>
</operation>
</state>

<state id="1770" st_id="1770">

<operation id="7821" st_id="1770" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_45 = mul nsw i32 %B_load_239, %A_load_239

]]></node>
<StgValue><ssdm name="tmp_11_3_45"/></StgValue>
</operation>
</state>

<state id="1771" st_id="1771">

<operation id="7822" st_id="1771" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_45 = mul nsw i32 %B_load_239, %A_load_239

]]></node>
<StgValue><ssdm name="tmp_11_3_45"/></StgValue>
</operation>

<operation id="7823" st_id="1771" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4404" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_239 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_239"/></StgValue>
</operation>
</state>

<state id="1772" st_id="1772">

<operation id="7824" st_id="1772" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9304">
<or_exp><and_exp><literal name="tmp_7_3_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4404" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_239 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_239"/></StgValue>
</operation>

<operation id="7825" st_id="1772" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9304">
<or_exp><and_exp><literal name="tmp_7_3_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_45 = add nsw i32 %C_load_239, %tmp_11_3_45

]]></node>
<StgValue><ssdm name="tmp_12_3_45"/></StgValue>
</operation>

<operation id="7826" st_id="1772" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9304">
<or_exp><and_exp><literal name="tmp_7_3_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4406" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_45, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7827" st_id="1772" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9304">
<or_exp><and_exp><literal name="tmp_7_3_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4407" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7828" st_id="1772" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4409" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.46:0  %k_1_3_46 = add i8 %k_3_cast, 47

]]></node>
<StgValue><ssdm name="k_1_3_46"/></StgValue>
</operation>

<operation id="7829" st_id="1772" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4410" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.46:1  %tmp_7_3_46 = icmp ult i8 %k_1_3_46, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_46"/></StgValue>
</operation>

<operation id="7830" st_id="1772" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.46:2  br i1 %tmp_7_3_46, label %212, label %._crit_edge.3.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1773" st_id="1773">

<operation id="7831" st_id="1773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4413" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_46_trn_cast1 = zext i8 %k_1_3_46 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_46_trn_cast1"/></StgValue>
</operation>

<operation id="7832" st_id="1773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4414" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_46_trn_cast = zext i8 %k_1_3_46 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_46_trn_cast"/></StgValue>
</operation>

<operation id="7833" st_id="1773" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4415" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr157 = add i14 %tmp_10_3_46_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr157"/></StgValue>
</operation>

<operation id="7834" st_id="1773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4416" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_502 = zext i14 %p_addr157 to i64

]]></node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="7835" st_id="1773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4417" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_242 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_502

]]></node>
<StgValue><ssdm name="A_addr_242"/></StgValue>
</operation>

<operation id="7836" st_id="1773" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4418" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_242 = load i32* %A_addr_242, align 4

]]></node>
<StgValue><ssdm name="A_load_242"/></StgValue>
</operation>

<operation id="7837" st_id="1773" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4419" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr739 = mul i14 %tmp_10_3_46_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr739"/></StgValue>
</operation>

<operation id="7838" st_id="1773" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4420" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr740 = add i14 %tmp_3_trn_cast, %p_addr739

]]></node>
<StgValue><ssdm name="p_addr740"/></StgValue>
</operation>

<operation id="7839" st_id="1773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4421" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_503 = zext i14 %p_addr740 to i64

]]></node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="7840" st_id="1773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4422" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_242 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_503

]]></node>
<StgValue><ssdm name="B_addr_242"/></StgValue>
</operation>

<operation id="7841" st_id="1773" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4423" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_242 = load i32* %B_addr_242, align 4

]]></node>
<StgValue><ssdm name="B_load_242"/></StgValue>
</operation>
</state>

<state id="1774" st_id="1774">

<operation id="7842" st_id="1774" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4418" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_242 = load i32* %A_addr_242, align 4

]]></node>
<StgValue><ssdm name="A_load_242"/></StgValue>
</operation>

<operation id="7843" st_id="1774" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4423" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_242 = load i32* %B_addr_242, align 4

]]></node>
<StgValue><ssdm name="B_load_242"/></StgValue>
</operation>
</state>

<state id="1775" st_id="1775">

<operation id="7844" st_id="1775" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_46 = mul nsw i32 %B_load_242, %A_load_242

]]></node>
<StgValue><ssdm name="tmp_11_3_46"/></StgValue>
</operation>
</state>

<state id="1776" st_id="1776">

<operation id="7845" st_id="1776" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_46 = mul nsw i32 %B_load_242, %A_load_242

]]></node>
<StgValue><ssdm name="tmp_11_3_46"/></StgValue>
</operation>
</state>

<state id="1777" st_id="1777">

<operation id="7846" st_id="1777" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_46 = mul nsw i32 %B_load_242, %A_load_242

]]></node>
<StgValue><ssdm name="tmp_11_3_46"/></StgValue>
</operation>
</state>

<state id="1778" st_id="1778">

<operation id="7847" st_id="1778" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_46 = mul nsw i32 %B_load_242, %A_load_242

]]></node>
<StgValue><ssdm name="tmp_11_3_46"/></StgValue>
</operation>
</state>

<state id="1779" st_id="1779">

<operation id="7848" st_id="1779" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_46 = mul nsw i32 %B_load_242, %A_load_242

]]></node>
<StgValue><ssdm name="tmp_11_3_46"/></StgValue>
</operation>
</state>

<state id="1780" st_id="1780">

<operation id="7849" st_id="1780" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_46 = mul nsw i32 %B_load_242, %A_load_242

]]></node>
<StgValue><ssdm name="tmp_11_3_46"/></StgValue>
</operation>

<operation id="7850" st_id="1780" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4425" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_242 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_242"/></StgValue>
</operation>
</state>

<state id="1781" st_id="1781">

<operation id="7851" st_id="1781" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9316">
<or_exp><and_exp><literal name="tmp_7_3_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4425" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_242 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_242"/></StgValue>
</operation>

<operation id="7852" st_id="1781" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9316">
<or_exp><and_exp><literal name="tmp_7_3_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_46 = add nsw i32 %C_load_242, %tmp_11_3_46

]]></node>
<StgValue><ssdm name="tmp_12_3_46"/></StgValue>
</operation>

<operation id="7853" st_id="1781" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9316">
<or_exp><and_exp><literal name="tmp_7_3_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4427" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_46, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7854" st_id="1781" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9316">
<or_exp><and_exp><literal name="tmp_7_3_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4428" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7855" st_id="1781" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4430" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.47:0  %k_1_3_47 = add i8 %k_3_cast, 48

]]></node>
<StgValue><ssdm name="k_1_3_47"/></StgValue>
</operation>

<operation id="7856" st_id="1781" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4431" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.47:1  %tmp_7_3_47 = icmp ult i8 %k_1_3_47, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_47"/></StgValue>
</operation>

<operation id="7857" st_id="1781" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.47:2  br i1 %tmp_7_3_47, label %213, label %._crit_edge.3.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1782" st_id="1782">

<operation id="7858" st_id="1782" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4434" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_47_trn_cast1 = zext i8 %k_1_3_47 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_47_trn_cast1"/></StgValue>
</operation>

<operation id="7859" st_id="1782" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4435" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_47_trn_cast = zext i8 %k_1_3_47 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_47_trn_cast"/></StgValue>
</operation>

<operation id="7860" st_id="1782" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4436" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr154 = add i14 %tmp_10_3_47_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr154"/></StgValue>
</operation>

<operation id="7861" st_id="1782" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4437" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_506 = zext i14 %p_addr154 to i64

]]></node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="7862" st_id="1782" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4438" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_244 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_506

]]></node>
<StgValue><ssdm name="A_addr_244"/></StgValue>
</operation>

<operation id="7863" st_id="1782" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4439" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_244 = load i32* %A_addr_244, align 4

]]></node>
<StgValue><ssdm name="A_load_244"/></StgValue>
</operation>

<operation id="7864" st_id="1782" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4440" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr743 = mul i14 %tmp_10_3_47_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr743"/></StgValue>
</operation>

<operation id="7865" st_id="1782" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4441" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr744 = add i14 %tmp_3_trn_cast, %p_addr743

]]></node>
<StgValue><ssdm name="p_addr744"/></StgValue>
</operation>

<operation id="7866" st_id="1782" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4442" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_507 = zext i14 %p_addr744 to i64

]]></node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="7867" st_id="1782" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4443" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_244 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_507

]]></node>
<StgValue><ssdm name="B_addr_244"/></StgValue>
</operation>

<operation id="7868" st_id="1782" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4444" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_244 = load i32* %B_addr_244, align 4

]]></node>
<StgValue><ssdm name="B_load_244"/></StgValue>
</operation>
</state>

<state id="1783" st_id="1783">

<operation id="7869" st_id="1783" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4439" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_244 = load i32* %A_addr_244, align 4

]]></node>
<StgValue><ssdm name="A_load_244"/></StgValue>
</operation>

<operation id="7870" st_id="1783" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4444" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_244 = load i32* %B_addr_244, align 4

]]></node>
<StgValue><ssdm name="B_load_244"/></StgValue>
</operation>
</state>

<state id="1784" st_id="1784">

<operation id="7871" st_id="1784" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_47 = mul nsw i32 %B_load_244, %A_load_244

]]></node>
<StgValue><ssdm name="tmp_11_3_47"/></StgValue>
</operation>
</state>

<state id="1785" st_id="1785">

<operation id="7872" st_id="1785" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_47 = mul nsw i32 %B_load_244, %A_load_244

]]></node>
<StgValue><ssdm name="tmp_11_3_47"/></StgValue>
</operation>
</state>

<state id="1786" st_id="1786">

<operation id="7873" st_id="1786" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_47 = mul nsw i32 %B_load_244, %A_load_244

]]></node>
<StgValue><ssdm name="tmp_11_3_47"/></StgValue>
</operation>
</state>

<state id="1787" st_id="1787">

<operation id="7874" st_id="1787" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_47 = mul nsw i32 %B_load_244, %A_load_244

]]></node>
<StgValue><ssdm name="tmp_11_3_47"/></StgValue>
</operation>
</state>

<state id="1788" st_id="1788">

<operation id="7875" st_id="1788" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_47 = mul nsw i32 %B_load_244, %A_load_244

]]></node>
<StgValue><ssdm name="tmp_11_3_47"/></StgValue>
</operation>
</state>

<state id="1789" st_id="1789">

<operation id="7876" st_id="1789" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_47 = mul nsw i32 %B_load_244, %A_load_244

]]></node>
<StgValue><ssdm name="tmp_11_3_47"/></StgValue>
</operation>

<operation id="7877" st_id="1789" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4446" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_244 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_244"/></StgValue>
</operation>
</state>

<state id="1790" st_id="1790">

<operation id="7878" st_id="1790" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9328">
<or_exp><and_exp><literal name="tmp_7_3_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4446" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_244 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_244"/></StgValue>
</operation>

<operation id="7879" st_id="1790" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9328">
<or_exp><and_exp><literal name="tmp_7_3_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_47 = add nsw i32 %C_load_244, %tmp_11_3_47

]]></node>
<StgValue><ssdm name="tmp_12_3_47"/></StgValue>
</operation>

<operation id="7880" st_id="1790" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9328">
<or_exp><and_exp><literal name="tmp_7_3_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4448" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_47, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7881" st_id="1790" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9328">
<or_exp><and_exp><literal name="tmp_7_3_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4449" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7882" st_id="1790" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.48:0  %k_1_3_48 = add i8 %k_3_cast, 49

]]></node>
<StgValue><ssdm name="k_1_3_48"/></StgValue>
</operation>

<operation id="7883" st_id="1790" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4452" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.48:1  %tmp_7_3_48 = icmp ult i8 %k_1_3_48, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_3_48"/></StgValue>
</operation>

<operation id="7884" st_id="1790" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.48:2  br i1 %tmp_7_3_48, label %214, label %._crit_edge.3.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1791" st_id="1791">

<operation id="7885" st_id="1791" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4455" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_3_48_trn_cast1 = zext i8 %k_1_3_48 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_48_trn_cast1"/></StgValue>
</operation>

<operation id="7886" st_id="1791" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4456" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_3_48_trn_cast = zext i8 %k_1_3_48 to i14

]]></node>
<StgValue><ssdm name="tmp_10_3_48_trn_cast"/></StgValue>
</operation>

<operation id="7887" st_id="1791" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4457" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr151 = add i14 %tmp_10_3_48_trn_cast, %phi_mul3

]]></node>
<StgValue><ssdm name="p_addr151"/></StgValue>
</operation>

<operation id="7888" st_id="1791" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4458" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_510 = zext i14 %p_addr151 to i64

]]></node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="7889" st_id="1791" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4459" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_246 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_510

]]></node>
<StgValue><ssdm name="A_addr_246"/></StgValue>
</operation>

<operation id="7890" st_id="1791" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4460" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_246 = load i32* %A_addr_246, align 4

]]></node>
<StgValue><ssdm name="A_load_246"/></StgValue>
</operation>

<operation id="7891" st_id="1791" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4461" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr747 = mul i14 %tmp_10_3_48_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr747"/></StgValue>
</operation>

<operation id="7892" st_id="1791" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4462" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr748 = add i14 %tmp_3_trn_cast, %p_addr747

]]></node>
<StgValue><ssdm name="p_addr748"/></StgValue>
</operation>

<operation id="7893" st_id="1791" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4463" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_511 = zext i14 %p_addr748 to i64

]]></node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="7894" st_id="1791" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4464" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_246 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_511

]]></node>
<StgValue><ssdm name="B_addr_246"/></StgValue>
</operation>

<operation id="7895" st_id="1791" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4465" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_246 = load i32* %B_addr_246, align 4

]]></node>
<StgValue><ssdm name="B_load_246"/></StgValue>
</operation>
</state>

<state id="1792" st_id="1792">

<operation id="7896" st_id="1792" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4460" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_246 = load i32* %A_addr_246, align 4

]]></node>
<StgValue><ssdm name="A_load_246"/></StgValue>
</operation>

<operation id="7897" st_id="1792" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4465" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_246 = load i32* %B_addr_246, align 4

]]></node>
<StgValue><ssdm name="B_load_246"/></StgValue>
</operation>
</state>

<state id="1793" st_id="1793">

<operation id="7898" st_id="1793" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_48 = mul nsw i32 %B_load_246, %A_load_246

]]></node>
<StgValue><ssdm name="tmp_11_3_48"/></StgValue>
</operation>
</state>

<state id="1794" st_id="1794">

<operation id="7899" st_id="1794" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_48 = mul nsw i32 %B_load_246, %A_load_246

]]></node>
<StgValue><ssdm name="tmp_11_3_48"/></StgValue>
</operation>
</state>

<state id="1795" st_id="1795">

<operation id="7900" st_id="1795" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_48 = mul nsw i32 %B_load_246, %A_load_246

]]></node>
<StgValue><ssdm name="tmp_11_3_48"/></StgValue>
</operation>
</state>

<state id="1796" st_id="1796">

<operation id="7901" st_id="1796" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_48 = mul nsw i32 %B_load_246, %A_load_246

]]></node>
<StgValue><ssdm name="tmp_11_3_48"/></StgValue>
</operation>
</state>

<state id="1797" st_id="1797">

<operation id="7902" st_id="1797" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_48 = mul nsw i32 %B_load_246, %A_load_246

]]></node>
<StgValue><ssdm name="tmp_11_3_48"/></StgValue>
</operation>
</state>

<state id="1798" st_id="1798">

<operation id="7903" st_id="1798" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_3_48 = mul nsw i32 %B_load_246, %A_load_246

]]></node>
<StgValue><ssdm name="tmp_11_3_48"/></StgValue>
</operation>

<operation id="7904" st_id="1798" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4467" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_246 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_246"/></StgValue>
</operation>
</state>

<state id="1799" st_id="1799">

<operation id="7905" st_id="1799" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9340">
<or_exp><and_exp><literal name="tmp_7_3_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4467" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_246 = load i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name="C_load_246"/></StgValue>
</operation>

<operation id="7906" st_id="1799" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9340">
<or_exp><and_exp><literal name="tmp_7_3_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_3_48 = add nsw i32 %C_load_246, %tmp_11_3_48

]]></node>
<StgValue><ssdm name="tmp_12_3_48"/></StgValue>
</operation>

<operation id="7907" st_id="1799" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9340">
<or_exp><and_exp><literal name="tmp_7_3_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4469" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_3_48, i32* %C_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7908" st_id="1799" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9340">
<or_exp><and_exp><literal name="tmp_7_3_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4470" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7909" st_id="1799" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4472" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3.49:0  %k_1_3_49 = add i7 %k_3, 50

]]></node>
<StgValue><ssdm name="k_1_3_49"/></StgValue>
</operation>

<operation id="7910" st_id="1799" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4473" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.3.49:1  br label %163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1800" st_id="1800">

<operation id="7911" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9344">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4491" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %k_4 = phi i7 [ 0, %268 ], [ %k_1_4_49, %._crit_edge.4.49 ]

]]></node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="7912" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9344">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4492" bw="6" op_0_bw="7">
<![CDATA[
:1  %tmp_524 = trunc i7 %k_4 to i6

]]></node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="7913" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9344">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4493" bw="8" op_0_bw="7">
<![CDATA[
:2  %k_4_cast = zext i7 %k_4 to i8

]]></node>
<StgValue><ssdm name="k_4_cast"/></StgValue>
</operation>

<operation id="7914" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9344">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4494" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="7915" st_id="1800" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9344">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4495" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %exitcond_4 = icmp eq i7 %k_4, -28

]]></node>
<StgValue><ssdm name="exitcond_4"/></StgValue>
</operation>

<operation id="7916" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9344">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_4, label %.loopexit.4, label %217

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7917" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9346">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4498" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7918" st_id="1800" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9346">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4499" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_7_4 = icmp ult i8 %k_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="7919" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9346">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_7_4, label %218, label %._crit_edge.4.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7920" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9347">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4502" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_trn_cast1 = zext i7 %k_4 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_trn_cast1"/></StgValue>
</operation>

<operation id="7921" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9347">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4503" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_trn_cast = zext i7 %k_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_trn_cast"/></StgValue>
</operation>

<operation id="7922" st_id="1800" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9347">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4504" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr147 = add i14 %tmp_10_4_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr147"/></StgValue>
</operation>

<operation id="7923" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9347">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4505" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_100 = zext i14 %p_addr147 to i64

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="7924" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9347">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4506" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_30 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_100

]]></node>
<StgValue><ssdm name="A_addr_30"/></StgValue>
</operation>

<operation id="7925" st_id="1800" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9347">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4507" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_30 = load i32* %A_addr_30, align 4

]]></node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="7926" st_id="1800" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9347">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4508" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr148 = mul i13 %tmp_10_4_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr148"/></StgValue>
</operation>

<operation id="7927" st_id="1800" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9347">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4509" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr149 = add i13 %tmp_4_trn_cast1, %p_addr148

]]></node>
<StgValue><ssdm name="p_addr149"/></StgValue>
</operation>

<operation id="7928" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9347">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4510" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_101 = zext i13 %p_addr149 to i64

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="7929" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9347">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4511" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_30 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_101

]]></node>
<StgValue><ssdm name="B_addr_30"/></StgValue>
</operation>

<operation id="7930" st_id="1800" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9347">
<or_exp><and_exp><literal name="tmp_9_4" val="1"/>
<literal name="exitcond_4" val="0"/>
<literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4512" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_30 = load i32* %B_addr_30, align 4

]]></node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>

<operation id="7931" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9350">
<or_exp><and_exp><literal name="tmp_9_4" val="0"/>
</and_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5579" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit.4:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_17) nounwind

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="7932" st_id="1800" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9350">
<or_exp><and_exp><literal name="tmp_9_4" val="0"/>
</and_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5580" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.4:1  %j_1_4 = add i7 %j, 5

]]></node>
<StgValue><ssdm name="j_1_4"/></StgValue>
</operation>

<operation id="7933" st_id="1800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9350">
<or_exp><and_exp><literal name="tmp_9_4" val="0"/>
</and_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5581" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.4:2  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1801" st_id="1801">

<operation id="7934" st_id="1801" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4507" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_30 = load i32* %A_addr_30, align 4

]]></node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="7935" st_id="1801" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4512" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_30 = load i32* %B_addr_30, align 4

]]></node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>
</state>

<state id="1802" st_id="1802">

<operation id="7936" st_id="1802" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4 = mul nsw i32 %B_load_30, %A_load_30

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>
</state>

<state id="1803" st_id="1803">

<operation id="7937" st_id="1803" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4 = mul nsw i32 %B_load_30, %A_load_30

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>
</state>

<state id="1804" st_id="1804">

<operation id="7938" st_id="1804" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4 = mul nsw i32 %B_load_30, %A_load_30

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>
</state>

<state id="1805" st_id="1805">

<operation id="7939" st_id="1805" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4 = mul nsw i32 %B_load_30, %A_load_30

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>
</state>

<state id="1806" st_id="1806">

<operation id="7940" st_id="1806" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4 = mul nsw i32 %B_load_30, %A_load_30

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>
</state>

<state id="1807" st_id="1807">

<operation id="7941" st_id="1807" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4 = mul nsw i32 %B_load_30, %A_load_30

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="7942" st_id="1807" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4514" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_30 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_30"/></StgValue>
</operation>
</state>

<state id="1808" st_id="1808">

<operation id="7943" st_id="1808" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9358">
<or_exp><and_exp><literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4514" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_30 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_30"/></StgValue>
</operation>

<operation id="7944" st_id="1808" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9358">
<or_exp><and_exp><literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4 = add nsw i32 %C_load_30, %tmp_11_4

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="7945" st_id="1808" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9358">
<or_exp><and_exp><literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4516" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7946" st_id="1808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9358">
<or_exp><and_exp><literal name="tmp_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4517" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7947" st_id="1808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4519" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.4.0:0  %k_1_4_s = or i6 %tmp_524, 1

]]></node>
<StgValue><ssdm name="k_1_4_s"/></StgValue>
</operation>

<operation id="7948" st_id="1808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4520" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.4.0:1  %k_1_4_cast = zext i6 %k_1_4_s to i8

]]></node>
<StgValue><ssdm name="k_1_4_cast"/></StgValue>
</operation>

<operation id="7949" st_id="1808" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4521" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.0:2  %tmp_7_4_1 = icmp ult i8 %k_1_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_1"/></StgValue>
</operation>

<operation id="7950" st_id="1808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4522" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.0:3  br i1 %tmp_7_4_1, label %219, label %._crit_edge.4.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7951" st_id="1808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9362">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4524" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_4_1_trn_cast1 = zext i6 %k_1_4_s to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_1_trn_cast1"/></StgValue>
</operation>

<operation id="7952" st_id="1808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9362">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4525" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_4_1_trn_cast = zext i6 %k_1_4_s to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_1_trn_cast"/></StgValue>
</operation>

<operation id="7953" st_id="1808" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9362">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4526" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr145 = add i14 %tmp_10_4_1_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr145"/></StgValue>
</operation>

<operation id="7954" st_id="1808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9362">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4527" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_110 = zext i14 %p_addr145 to i64

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="7955" st_id="1808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9362">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4528" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_35 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_110

]]></node>
<StgValue><ssdm name="A_addr_35"/></StgValue>
</operation>

<operation id="7956" st_id="1808" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9362">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4529" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_35 = load i32* %A_addr_35, align 4

]]></node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>

<operation id="7957" st_id="1808" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9362">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4530" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr177 = mul i13 %tmp_10_4_1_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr177"/></StgValue>
</operation>

<operation id="7958" st_id="1808" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9362">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4531" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr179 = add i13 %tmp_4_trn_cast1, %p_addr177

]]></node>
<StgValue><ssdm name="p_addr179"/></StgValue>
</operation>

<operation id="7959" st_id="1808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9362">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4532" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_111 = zext i13 %p_addr179 to i64

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="7960" st_id="1808" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9362">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4533" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_35 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_111

]]></node>
<StgValue><ssdm name="B_addr_35"/></StgValue>
</operation>

<operation id="7961" st_id="1808" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9362">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4534" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_35 = load i32* %B_addr_35, align 4

]]></node>
<StgValue><ssdm name="B_load_35"/></StgValue>
</operation>
</state>

<state id="1809" st_id="1809">

<operation id="7962" st_id="1809" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4529" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_35 = load i32* %A_addr_35, align 4

]]></node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>

<operation id="7963" st_id="1809" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4534" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_35 = load i32* %B_addr_35, align 4

]]></node>
<StgValue><ssdm name="B_load_35"/></StgValue>
</operation>
</state>

<state id="1810" st_id="1810">

<operation id="7964" st_id="1810" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_1 = mul nsw i32 %B_load_35, %A_load_35

]]></node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>
</state>

<state id="1811" st_id="1811">

<operation id="7965" st_id="1811" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_1 = mul nsw i32 %B_load_35, %A_load_35

]]></node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>
</state>

<state id="1812" st_id="1812">

<operation id="7966" st_id="1812" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_1 = mul nsw i32 %B_load_35, %A_load_35

]]></node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>
</state>

<state id="1813" st_id="1813">

<operation id="7967" st_id="1813" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_1 = mul nsw i32 %B_load_35, %A_load_35

]]></node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>
</state>

<state id="1814" st_id="1814">

<operation id="7968" st_id="1814" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_1 = mul nsw i32 %B_load_35, %A_load_35

]]></node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>
</state>

<state id="1815" st_id="1815">

<operation id="7969" st_id="1815" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_1 = mul nsw i32 %B_load_35, %A_load_35

]]></node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>

<operation id="7970" st_id="1815" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4536" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_35 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_35"/></StgValue>
</operation>
</state>

<state id="1816" st_id="1816">

<operation id="7971" st_id="1816" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9370">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4536" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_35 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_35"/></StgValue>
</operation>

<operation id="7972" st_id="1816" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9370">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_1 = add nsw i32 %C_load_35, %tmp_11_4_1

]]></node>
<StgValue><ssdm name="tmp_12_4_1"/></StgValue>
</operation>

<operation id="7973" st_id="1816" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9370">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4538" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_1, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7974" st_id="1816" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9370">
<or_exp><and_exp><literal name="tmp_7_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4539" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7975" st_id="1816" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4541" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.4.1:0  %k_1_4_1 = add i6 %tmp_524, 2

]]></node>
<StgValue><ssdm name="k_1_4_1"/></StgValue>
</operation>

<operation id="7976" st_id="1816" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4542" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.4.1:1  %k_1_4_1_cast = zext i6 %k_1_4_1 to i8

]]></node>
<StgValue><ssdm name="k_1_4_1_cast"/></StgValue>
</operation>

<operation id="7977" st_id="1816" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4543" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.1:2  %tmp_7_4_2 = icmp ult i8 %k_1_4_1_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_2"/></StgValue>
</operation>

<operation id="7978" st_id="1816" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.1:3  br i1 %tmp_7_4_2, label %220, label %._crit_edge.4.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1817" st_id="1817">

<operation id="7979" st_id="1817" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4546" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_4_2_trn_cast1 = zext i6 %k_1_4_1 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_2_trn_cast1"/></StgValue>
</operation>

<operation id="7980" st_id="1817" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4547" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_4_2_trn_cast = zext i6 %k_1_4_1 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_2_trn_cast"/></StgValue>
</operation>

<operation id="7981" st_id="1817" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4548" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr142 = add i14 %tmp_10_4_2_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr142"/></StgValue>
</operation>

<operation id="7982" st_id="1817" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4549" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_120 = zext i14 %p_addr142 to i64

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="7983" st_id="1817" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4550" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_40 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_120

]]></node>
<StgValue><ssdm name="A_addr_40"/></StgValue>
</operation>

<operation id="7984" st_id="1817" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4551" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_40 = load i32* %A_addr_40, align 4

]]></node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="7985" st_id="1817" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4552" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr198 = mul i13 %tmp_10_4_2_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr198"/></StgValue>
</operation>

<operation id="7986" st_id="1817" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4553" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr200 = add i13 %tmp_4_trn_cast1, %p_addr198

]]></node>
<StgValue><ssdm name="p_addr200"/></StgValue>
</operation>

<operation id="7987" st_id="1817" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4554" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_121 = zext i13 %p_addr200 to i64

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="7988" st_id="1817" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4555" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_40 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_121

]]></node>
<StgValue><ssdm name="B_addr_40"/></StgValue>
</operation>

<operation id="7989" st_id="1817" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4556" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_40 = load i32* %B_addr_40, align 4

]]></node>
<StgValue><ssdm name="B_load_40"/></StgValue>
</operation>
</state>

<state id="1818" st_id="1818">

<operation id="7990" st_id="1818" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4551" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_40 = load i32* %A_addr_40, align 4

]]></node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="7991" st_id="1818" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4556" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_40 = load i32* %B_addr_40, align 4

]]></node>
<StgValue><ssdm name="B_load_40"/></StgValue>
</operation>
</state>

<state id="1819" st_id="1819">

<operation id="7992" st_id="1819" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_2 = mul nsw i32 %B_load_40, %A_load_40

]]></node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>
</state>

<state id="1820" st_id="1820">

<operation id="7993" st_id="1820" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_2 = mul nsw i32 %B_load_40, %A_load_40

]]></node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>
</state>

<state id="1821" st_id="1821">

<operation id="7994" st_id="1821" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_2 = mul nsw i32 %B_load_40, %A_load_40

]]></node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>
</state>

<state id="1822" st_id="1822">

<operation id="7995" st_id="1822" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_2 = mul nsw i32 %B_load_40, %A_load_40

]]></node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>
</state>

<state id="1823" st_id="1823">

<operation id="7996" st_id="1823" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_2 = mul nsw i32 %B_load_40, %A_load_40

]]></node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>
</state>

<state id="1824" st_id="1824">

<operation id="7997" st_id="1824" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_2 = mul nsw i32 %B_load_40, %A_load_40

]]></node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>

<operation id="7998" st_id="1824" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4558" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_40 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_40"/></StgValue>
</operation>
</state>

<state id="1825" st_id="1825">

<operation id="7999" st_id="1825" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9382">
<or_exp><and_exp><literal name="tmp_7_4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4558" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_40 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_40"/></StgValue>
</operation>

<operation id="8000" st_id="1825" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9382">
<or_exp><and_exp><literal name="tmp_7_4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_2 = add nsw i32 %C_load_40, %tmp_11_4_2

]]></node>
<StgValue><ssdm name="tmp_12_4_2"/></StgValue>
</operation>

<operation id="8001" st_id="1825" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9382">
<or_exp><and_exp><literal name="tmp_7_4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4560" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_2, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8002" st_id="1825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9382">
<or_exp><and_exp><literal name="tmp_7_4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4561" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8003" st_id="1825" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4563" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.4.2:0  %k_1_4_2 = add i6 %tmp_524, 3

]]></node>
<StgValue><ssdm name="k_1_4_2"/></StgValue>
</operation>

<operation id="8004" st_id="1825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4564" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.4.2:1  %k_1_4_2_cast = zext i6 %k_1_4_2 to i8

]]></node>
<StgValue><ssdm name="k_1_4_2_cast"/></StgValue>
</operation>

<operation id="8005" st_id="1825" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4565" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.2:2  %tmp_7_4_3 = icmp ult i8 %k_1_4_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_3"/></StgValue>
</operation>

<operation id="8006" st_id="1825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4566" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.2:3  br i1 %tmp_7_4_3, label %221, label %._crit_edge.4.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1826" st_id="1826">

<operation id="8007" st_id="1826" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4568" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_4_3_trn_cast1 = zext i6 %k_1_4_2 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_3_trn_cast1"/></StgValue>
</operation>

<operation id="8008" st_id="1826" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4569" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_4_3_trn_cast = zext i6 %k_1_4_2 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_3_trn_cast"/></StgValue>
</operation>

<operation id="8009" st_id="1826" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4570" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr139 = add i14 %tmp_10_4_3_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr139"/></StgValue>
</operation>

<operation id="8010" st_id="1826" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4571" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_130 = zext i14 %p_addr139 to i64

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="8011" st_id="1826" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4572" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_45 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_130

]]></node>
<StgValue><ssdm name="A_addr_45"/></StgValue>
</operation>

<operation id="8012" st_id="1826" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4573" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_45 = load i32* %A_addr_45, align 4

]]></node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>

<operation id="8013" st_id="1826" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4574" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr219 = mul i13 %tmp_10_4_3_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr219"/></StgValue>
</operation>

<operation id="8014" st_id="1826" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4575" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr221 = add i13 %tmp_4_trn_cast1, %p_addr219

]]></node>
<StgValue><ssdm name="p_addr221"/></StgValue>
</operation>

<operation id="8015" st_id="1826" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4576" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_131 = zext i13 %p_addr221 to i64

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="8016" st_id="1826" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4577" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_45 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_131

]]></node>
<StgValue><ssdm name="B_addr_45"/></StgValue>
</operation>

<operation id="8017" st_id="1826" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4578" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_45 = load i32* %B_addr_45, align 4

]]></node>
<StgValue><ssdm name="B_load_45"/></StgValue>
</operation>
</state>

<state id="1827" st_id="1827">

<operation id="8018" st_id="1827" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4573" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_45 = load i32* %A_addr_45, align 4

]]></node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>

<operation id="8019" st_id="1827" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4578" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_45 = load i32* %B_addr_45, align 4

]]></node>
<StgValue><ssdm name="B_load_45"/></StgValue>
</operation>
</state>

<state id="1828" st_id="1828">

<operation id="8020" st_id="1828" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_3 = mul nsw i32 %B_load_45, %A_load_45

]]></node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>
</state>

<state id="1829" st_id="1829">

<operation id="8021" st_id="1829" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_3 = mul nsw i32 %B_load_45, %A_load_45

]]></node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>
</state>

<state id="1830" st_id="1830">

<operation id="8022" st_id="1830" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_3 = mul nsw i32 %B_load_45, %A_load_45

]]></node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>
</state>

<state id="1831" st_id="1831">

<operation id="8023" st_id="1831" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_3 = mul nsw i32 %B_load_45, %A_load_45

]]></node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>
</state>

<state id="1832" st_id="1832">

<operation id="8024" st_id="1832" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_3 = mul nsw i32 %B_load_45, %A_load_45

]]></node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>
</state>

<state id="1833" st_id="1833">

<operation id="8025" st_id="1833" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_3 = mul nsw i32 %B_load_45, %A_load_45

]]></node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>

<operation id="8026" st_id="1833" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4580" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_45 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_45"/></StgValue>
</operation>
</state>

<state id="1834" st_id="1834">

<operation id="8027" st_id="1834" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9394">
<or_exp><and_exp><literal name="tmp_7_4_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4580" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_45 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_45"/></StgValue>
</operation>

<operation id="8028" st_id="1834" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9394">
<or_exp><and_exp><literal name="tmp_7_4_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_3 = add nsw i32 %C_load_45, %tmp_11_4_3

]]></node>
<StgValue><ssdm name="tmp_12_4_3"/></StgValue>
</operation>

<operation id="8029" st_id="1834" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9394">
<or_exp><and_exp><literal name="tmp_7_4_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4582" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_3, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8030" st_id="1834" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9394">
<or_exp><and_exp><literal name="tmp_7_4_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4583" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8031" st_id="1834" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4585" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.4.3:0  %k_1_4_3 = add i6 %tmp_524, 4

]]></node>
<StgValue><ssdm name="k_1_4_3"/></StgValue>
</operation>

<operation id="8032" st_id="1834" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4586" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.4.3:1  %k_1_4_3_cast = zext i6 %k_1_4_3 to i8

]]></node>
<StgValue><ssdm name="k_1_4_3_cast"/></StgValue>
</operation>

<operation id="8033" st_id="1834" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4587" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.3:2  %tmp_7_4_4 = icmp ult i8 %k_1_4_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_4"/></StgValue>
</operation>

<operation id="8034" st_id="1834" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.3:3  br i1 %tmp_7_4_4, label %222, label %._crit_edge.4.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1835" st_id="1835">

<operation id="8035" st_id="1835" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4590" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_4_4_trn_cast1 = zext i6 %k_1_4_3 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_4_trn_cast1"/></StgValue>
</operation>

<operation id="8036" st_id="1835" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4591" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_4_4_trn_cast = zext i6 %k_1_4_3 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_4_trn_cast"/></StgValue>
</operation>

<operation id="8037" st_id="1835" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4592" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr136 = add i14 %tmp_10_4_4_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr136"/></StgValue>
</operation>

<operation id="8038" st_id="1835" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4593" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_140 = zext i14 %p_addr136 to i64

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="8039" st_id="1835" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4594" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_50 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_140

]]></node>
<StgValue><ssdm name="A_addr_50"/></StgValue>
</operation>

<operation id="8040" st_id="1835" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4595" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_50 = load i32* %A_addr_50, align 4

]]></node>
<StgValue><ssdm name="A_load_50"/></StgValue>
</operation>

<operation id="8041" st_id="1835" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4596" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr240 = mul i13 %tmp_10_4_4_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr240"/></StgValue>
</operation>

<operation id="8042" st_id="1835" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4597" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr242 = add i13 %tmp_4_trn_cast1, %p_addr240

]]></node>
<StgValue><ssdm name="p_addr242"/></StgValue>
</operation>

<operation id="8043" st_id="1835" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4598" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_141 = zext i13 %p_addr242 to i64

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="8044" st_id="1835" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4599" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_50 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_141

]]></node>
<StgValue><ssdm name="B_addr_50"/></StgValue>
</operation>

<operation id="8045" st_id="1835" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4600" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_50 = load i32* %B_addr_50, align 4

]]></node>
<StgValue><ssdm name="B_load_50"/></StgValue>
</operation>
</state>

<state id="1836" st_id="1836">

<operation id="8046" st_id="1836" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4595" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_50 = load i32* %A_addr_50, align 4

]]></node>
<StgValue><ssdm name="A_load_50"/></StgValue>
</operation>

<operation id="8047" st_id="1836" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4600" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_50 = load i32* %B_addr_50, align 4

]]></node>
<StgValue><ssdm name="B_load_50"/></StgValue>
</operation>
</state>

<state id="1837" st_id="1837">

<operation id="8048" st_id="1837" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_4 = mul nsw i32 %B_load_50, %A_load_50

]]></node>
<StgValue><ssdm name="tmp_11_4_4"/></StgValue>
</operation>
</state>

<state id="1838" st_id="1838">

<operation id="8049" st_id="1838" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_4 = mul nsw i32 %B_load_50, %A_load_50

]]></node>
<StgValue><ssdm name="tmp_11_4_4"/></StgValue>
</operation>
</state>

<state id="1839" st_id="1839">

<operation id="8050" st_id="1839" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_4 = mul nsw i32 %B_load_50, %A_load_50

]]></node>
<StgValue><ssdm name="tmp_11_4_4"/></StgValue>
</operation>
</state>

<state id="1840" st_id="1840">

<operation id="8051" st_id="1840" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_4 = mul nsw i32 %B_load_50, %A_load_50

]]></node>
<StgValue><ssdm name="tmp_11_4_4"/></StgValue>
</operation>
</state>

<state id="1841" st_id="1841">

<operation id="8052" st_id="1841" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_4 = mul nsw i32 %B_load_50, %A_load_50

]]></node>
<StgValue><ssdm name="tmp_11_4_4"/></StgValue>
</operation>
</state>

<state id="1842" st_id="1842">

<operation id="8053" st_id="1842" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_4 = mul nsw i32 %B_load_50, %A_load_50

]]></node>
<StgValue><ssdm name="tmp_11_4_4"/></StgValue>
</operation>

<operation id="8054" st_id="1842" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4602" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_50 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_50"/></StgValue>
</operation>
</state>

<state id="1843" st_id="1843">

<operation id="8055" st_id="1843" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9406">
<or_exp><and_exp><literal name="tmp_7_4_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4602" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_50 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_50"/></StgValue>
</operation>

<operation id="8056" st_id="1843" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9406">
<or_exp><and_exp><literal name="tmp_7_4_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_4 = add nsw i32 %C_load_50, %tmp_11_4_4

]]></node>
<StgValue><ssdm name="tmp_12_4_4"/></StgValue>
</operation>

<operation id="8057" st_id="1843" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9406">
<or_exp><and_exp><literal name="tmp_7_4_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4604" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_4, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8058" st_id="1843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9406">
<or_exp><and_exp><literal name="tmp_7_4_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4605" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8059" st_id="1843" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4607" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.4.4:0  %k_1_4_4 = add i6 %tmp_524, 5

]]></node>
<StgValue><ssdm name="k_1_4_4"/></StgValue>
</operation>

<operation id="8060" st_id="1843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4608" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.4.4:1  %k_1_4_4_cast = zext i6 %k_1_4_4 to i8

]]></node>
<StgValue><ssdm name="k_1_4_4_cast"/></StgValue>
</operation>

<operation id="8061" st_id="1843" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4609" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.4:2  %tmp_7_4_5 = icmp ult i8 %k_1_4_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_5"/></StgValue>
</operation>

<operation id="8062" st_id="1843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.4:3  br i1 %tmp_7_4_5, label %223, label %._crit_edge.4.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1844" st_id="1844">

<operation id="8063" st_id="1844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4612" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_4_5_trn_cast1 = zext i6 %k_1_4_4 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_5_trn_cast1"/></StgValue>
</operation>

<operation id="8064" st_id="1844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4613" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_4_5_trn_cast = zext i6 %k_1_4_4 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_5_trn_cast"/></StgValue>
</operation>

<operation id="8065" st_id="1844" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4614" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr133 = add i14 %tmp_10_4_5_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr133"/></StgValue>
</operation>

<operation id="8066" st_id="1844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4615" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_150 = zext i14 %p_addr133 to i64

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="8067" st_id="1844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4616" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_55 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_150

]]></node>
<StgValue><ssdm name="A_addr_55"/></StgValue>
</operation>

<operation id="8068" st_id="1844" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4617" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_55 = load i32* %A_addr_55, align 4

]]></node>
<StgValue><ssdm name="A_load_55"/></StgValue>
</operation>

<operation id="8069" st_id="1844" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4618" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr261 = mul i13 %tmp_10_4_5_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr261"/></StgValue>
</operation>

<operation id="8070" st_id="1844" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4619" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr263 = add i13 %tmp_4_trn_cast1, %p_addr261

]]></node>
<StgValue><ssdm name="p_addr263"/></StgValue>
</operation>

<operation id="8071" st_id="1844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4620" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_151 = zext i13 %p_addr263 to i64

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="8072" st_id="1844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4621" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_55 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_151

]]></node>
<StgValue><ssdm name="B_addr_55"/></StgValue>
</operation>

<operation id="8073" st_id="1844" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4622" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_55 = load i32* %B_addr_55, align 4

]]></node>
<StgValue><ssdm name="B_load_55"/></StgValue>
</operation>
</state>

<state id="1845" st_id="1845">

<operation id="8074" st_id="1845" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4617" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_55 = load i32* %A_addr_55, align 4

]]></node>
<StgValue><ssdm name="A_load_55"/></StgValue>
</operation>

<operation id="8075" st_id="1845" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4622" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_55 = load i32* %B_addr_55, align 4

]]></node>
<StgValue><ssdm name="B_load_55"/></StgValue>
</operation>
</state>

<state id="1846" st_id="1846">

<operation id="8076" st_id="1846" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_5 = mul nsw i32 %B_load_55, %A_load_55

]]></node>
<StgValue><ssdm name="tmp_11_4_5"/></StgValue>
</operation>
</state>

<state id="1847" st_id="1847">

<operation id="8077" st_id="1847" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_5 = mul nsw i32 %B_load_55, %A_load_55

]]></node>
<StgValue><ssdm name="tmp_11_4_5"/></StgValue>
</operation>
</state>

<state id="1848" st_id="1848">

<operation id="8078" st_id="1848" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_5 = mul nsw i32 %B_load_55, %A_load_55

]]></node>
<StgValue><ssdm name="tmp_11_4_5"/></StgValue>
</operation>
</state>

<state id="1849" st_id="1849">

<operation id="8079" st_id="1849" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_5 = mul nsw i32 %B_load_55, %A_load_55

]]></node>
<StgValue><ssdm name="tmp_11_4_5"/></StgValue>
</operation>
</state>

<state id="1850" st_id="1850">

<operation id="8080" st_id="1850" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_5 = mul nsw i32 %B_load_55, %A_load_55

]]></node>
<StgValue><ssdm name="tmp_11_4_5"/></StgValue>
</operation>
</state>

<state id="1851" st_id="1851">

<operation id="8081" st_id="1851" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_5 = mul nsw i32 %B_load_55, %A_load_55

]]></node>
<StgValue><ssdm name="tmp_11_4_5"/></StgValue>
</operation>

<operation id="8082" st_id="1851" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4624" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_55 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_55"/></StgValue>
</operation>
</state>

<state id="1852" st_id="1852">

<operation id="8083" st_id="1852" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9418">
<or_exp><and_exp><literal name="tmp_7_4_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4624" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_55 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_55"/></StgValue>
</operation>

<operation id="8084" st_id="1852" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9418">
<or_exp><and_exp><literal name="tmp_7_4_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_5 = add nsw i32 %C_load_55, %tmp_11_4_5

]]></node>
<StgValue><ssdm name="tmp_12_4_5"/></StgValue>
</operation>

<operation id="8085" st_id="1852" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9418">
<or_exp><and_exp><literal name="tmp_7_4_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4626" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_5, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8086" st_id="1852" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9418">
<or_exp><and_exp><literal name="tmp_7_4_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4627" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8087" st_id="1852" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4629" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.4.5:0  %k_1_4_5 = add i6 %tmp_524, 6

]]></node>
<StgValue><ssdm name="k_1_4_5"/></StgValue>
</operation>

<operation id="8088" st_id="1852" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4630" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.4.5:1  %k_1_4_5_cast = zext i6 %k_1_4_5 to i8

]]></node>
<StgValue><ssdm name="k_1_4_5_cast"/></StgValue>
</operation>

<operation id="8089" st_id="1852" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4631" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.5:2  %tmp_7_4_6 = icmp ult i8 %k_1_4_5_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_6"/></StgValue>
</operation>

<operation id="8090" st_id="1852" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4632" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.5:3  br i1 %tmp_7_4_6, label %224, label %._crit_edge.4.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1853" st_id="1853">

<operation id="8091" st_id="1853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4634" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_4_6_trn_cast1 = zext i6 %k_1_4_5 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_6_trn_cast1"/></StgValue>
</operation>

<operation id="8092" st_id="1853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4635" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_4_6_trn_cast = zext i6 %k_1_4_5 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_6_trn_cast"/></StgValue>
</operation>

<operation id="8093" st_id="1853" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4636" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr130 = add i14 %tmp_10_4_6_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr130"/></StgValue>
</operation>

<operation id="8094" st_id="1853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4637" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_160 = zext i14 %p_addr130 to i64

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="8095" st_id="1853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4638" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_60 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_160

]]></node>
<StgValue><ssdm name="A_addr_60"/></StgValue>
</operation>

<operation id="8096" st_id="1853" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4639" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_60 = load i32* %A_addr_60, align 4

]]></node>
<StgValue><ssdm name="A_load_60"/></StgValue>
</operation>

<operation id="8097" st_id="1853" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr279 = mul i13 %tmp_10_4_6_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr279"/></StgValue>
</operation>

<operation id="8098" st_id="1853" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4641" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr280 = add i13 %tmp_4_trn_cast1, %p_addr279

]]></node>
<StgValue><ssdm name="p_addr280"/></StgValue>
</operation>

<operation id="8099" st_id="1853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4642" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_161 = zext i13 %p_addr280 to i64

]]></node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="8100" st_id="1853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4643" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_60 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_161

]]></node>
<StgValue><ssdm name="B_addr_60"/></StgValue>
</operation>

<operation id="8101" st_id="1853" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4644" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_60 = load i32* %B_addr_60, align 4

]]></node>
<StgValue><ssdm name="B_load_60"/></StgValue>
</operation>
</state>

<state id="1854" st_id="1854">

<operation id="8102" st_id="1854" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4639" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_60 = load i32* %A_addr_60, align 4

]]></node>
<StgValue><ssdm name="A_load_60"/></StgValue>
</operation>

<operation id="8103" st_id="1854" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4644" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_60 = load i32* %B_addr_60, align 4

]]></node>
<StgValue><ssdm name="B_load_60"/></StgValue>
</operation>
</state>

<state id="1855" st_id="1855">

<operation id="8104" st_id="1855" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_6 = mul nsw i32 %B_load_60, %A_load_60

]]></node>
<StgValue><ssdm name="tmp_11_4_6"/></StgValue>
</operation>
</state>

<state id="1856" st_id="1856">

<operation id="8105" st_id="1856" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_6 = mul nsw i32 %B_load_60, %A_load_60

]]></node>
<StgValue><ssdm name="tmp_11_4_6"/></StgValue>
</operation>
</state>

<state id="1857" st_id="1857">

<operation id="8106" st_id="1857" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_6 = mul nsw i32 %B_load_60, %A_load_60

]]></node>
<StgValue><ssdm name="tmp_11_4_6"/></StgValue>
</operation>
</state>

<state id="1858" st_id="1858">

<operation id="8107" st_id="1858" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_6 = mul nsw i32 %B_load_60, %A_load_60

]]></node>
<StgValue><ssdm name="tmp_11_4_6"/></StgValue>
</operation>
</state>

<state id="1859" st_id="1859">

<operation id="8108" st_id="1859" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_6 = mul nsw i32 %B_load_60, %A_load_60

]]></node>
<StgValue><ssdm name="tmp_11_4_6"/></StgValue>
</operation>
</state>

<state id="1860" st_id="1860">

<operation id="8109" st_id="1860" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_6 = mul nsw i32 %B_load_60, %A_load_60

]]></node>
<StgValue><ssdm name="tmp_11_4_6"/></StgValue>
</operation>

<operation id="8110" st_id="1860" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4646" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_60 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_60"/></StgValue>
</operation>
</state>

<state id="1861" st_id="1861">

<operation id="8111" st_id="1861" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9430">
<or_exp><and_exp><literal name="tmp_7_4_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4646" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_60 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_60"/></StgValue>
</operation>

<operation id="8112" st_id="1861" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9430">
<or_exp><and_exp><literal name="tmp_7_4_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_6 = add nsw i32 %C_load_60, %tmp_11_4_6

]]></node>
<StgValue><ssdm name="tmp_12_4_6"/></StgValue>
</operation>

<operation id="8113" st_id="1861" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9430">
<or_exp><and_exp><literal name="tmp_7_4_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4648" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_6, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8114" st_id="1861" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9430">
<or_exp><and_exp><literal name="tmp_7_4_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4649" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8115" st_id="1861" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4651" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.4.6:0  %k_1_4_6 = add i6 %tmp_524, 7

]]></node>
<StgValue><ssdm name="k_1_4_6"/></StgValue>
</operation>

<operation id="8116" st_id="1861" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4652" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.4.6:1  %k_1_4_6_cast = zext i6 %k_1_4_6 to i8

]]></node>
<StgValue><ssdm name="k_1_4_6_cast"/></StgValue>
</operation>

<operation id="8117" st_id="1861" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4653" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.6:2  %tmp_7_4_7 = icmp ult i8 %k_1_4_6_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_7"/></StgValue>
</operation>

<operation id="8118" st_id="1861" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4654" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.6:3  br i1 %tmp_7_4_7, label %225, label %._crit_edge.4.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1862" st_id="1862">

<operation id="8119" st_id="1862" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4656" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_4_7_trn_cast1 = zext i6 %k_1_4_6 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_7_trn_cast1"/></StgValue>
</operation>

<operation id="8120" st_id="1862" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4657" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_4_7_trn_cast = zext i6 %k_1_4_6 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_7_trn_cast"/></StgValue>
</operation>

<operation id="8121" st_id="1862" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4658" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr127 = add i14 %tmp_10_4_7_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr127"/></StgValue>
</operation>

<operation id="8122" st_id="1862" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4659" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_170 = zext i14 %p_addr127 to i64

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="8123" st_id="1862" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4660" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_65 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_170

]]></node>
<StgValue><ssdm name="A_addr_65"/></StgValue>
</operation>

<operation id="8124" st_id="1862" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4661" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_65 = load i32* %A_addr_65, align 4

]]></node>
<StgValue><ssdm name="A_load_65"/></StgValue>
</operation>

<operation id="8125" st_id="1862" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4662" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr292 = mul i13 %tmp_10_4_7_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr292"/></StgValue>
</operation>

<operation id="8126" st_id="1862" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4663" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr293 = add i13 %tmp_4_trn_cast1, %p_addr292

]]></node>
<StgValue><ssdm name="p_addr293"/></StgValue>
</operation>

<operation id="8127" st_id="1862" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4664" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_171 = zext i13 %p_addr293 to i64

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="8128" st_id="1862" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4665" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_65 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_171

]]></node>
<StgValue><ssdm name="B_addr_65"/></StgValue>
</operation>

<operation id="8129" st_id="1862" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4666" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_65 = load i32* %B_addr_65, align 4

]]></node>
<StgValue><ssdm name="B_load_65"/></StgValue>
</operation>
</state>

<state id="1863" st_id="1863">

<operation id="8130" st_id="1863" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4661" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_65 = load i32* %A_addr_65, align 4

]]></node>
<StgValue><ssdm name="A_load_65"/></StgValue>
</operation>

<operation id="8131" st_id="1863" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4666" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_65 = load i32* %B_addr_65, align 4

]]></node>
<StgValue><ssdm name="B_load_65"/></StgValue>
</operation>
</state>

<state id="1864" st_id="1864">

<operation id="8132" st_id="1864" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_7 = mul nsw i32 %B_load_65, %A_load_65

]]></node>
<StgValue><ssdm name="tmp_11_4_7"/></StgValue>
</operation>
</state>

<state id="1865" st_id="1865">

<operation id="8133" st_id="1865" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_7 = mul nsw i32 %B_load_65, %A_load_65

]]></node>
<StgValue><ssdm name="tmp_11_4_7"/></StgValue>
</operation>
</state>

<state id="1866" st_id="1866">

<operation id="8134" st_id="1866" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_7 = mul nsw i32 %B_load_65, %A_load_65

]]></node>
<StgValue><ssdm name="tmp_11_4_7"/></StgValue>
</operation>
</state>

<state id="1867" st_id="1867">

<operation id="8135" st_id="1867" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_7 = mul nsw i32 %B_load_65, %A_load_65

]]></node>
<StgValue><ssdm name="tmp_11_4_7"/></StgValue>
</operation>
</state>

<state id="1868" st_id="1868">

<operation id="8136" st_id="1868" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_7 = mul nsw i32 %B_load_65, %A_load_65

]]></node>
<StgValue><ssdm name="tmp_11_4_7"/></StgValue>
</operation>
</state>

<state id="1869" st_id="1869">

<operation id="8137" st_id="1869" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_7 = mul nsw i32 %B_load_65, %A_load_65

]]></node>
<StgValue><ssdm name="tmp_11_4_7"/></StgValue>
</operation>

<operation id="8138" st_id="1869" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4668" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_65 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_65"/></StgValue>
</operation>
</state>

<state id="1870" st_id="1870">

<operation id="8139" st_id="1870" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9442">
<or_exp><and_exp><literal name="tmp_7_4_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4668" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_65 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_65"/></StgValue>
</operation>

<operation id="8140" st_id="1870" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9442">
<or_exp><and_exp><literal name="tmp_7_4_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_7 = add nsw i32 %C_load_65, %tmp_11_4_7

]]></node>
<StgValue><ssdm name="tmp_12_4_7"/></StgValue>
</operation>

<operation id="8141" st_id="1870" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9442">
<or_exp><and_exp><literal name="tmp_7_4_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4670" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_7, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8142" st_id="1870" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9442">
<or_exp><and_exp><literal name="tmp_7_4_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4671" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8143" st_id="1870" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4673" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.4.7:0  %k_1_4_7 = add i6 %tmp_524, 8

]]></node>
<StgValue><ssdm name="k_1_4_7"/></StgValue>
</operation>

<operation id="8144" st_id="1870" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4674" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.4.7:1  %k_1_4_7_cast = zext i6 %k_1_4_7 to i8

]]></node>
<StgValue><ssdm name="k_1_4_7_cast"/></StgValue>
</operation>

<operation id="8145" st_id="1870" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4675" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.7:2  %tmp_7_4_8 = icmp ult i8 %k_1_4_7_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_8"/></StgValue>
</operation>

<operation id="8146" st_id="1870" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4676" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.7:3  br i1 %tmp_7_4_8, label %226, label %._crit_edge.4.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1871" st_id="1871">

<operation id="8147" st_id="1871" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4678" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_4_8_trn_cast1 = zext i6 %k_1_4_7 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_8_trn_cast1"/></StgValue>
</operation>

<operation id="8148" st_id="1871" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4679" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_4_8_trn_cast = zext i6 %k_1_4_7 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_8_trn_cast"/></StgValue>
</operation>

<operation id="8149" st_id="1871" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4680" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr124 = add i14 %tmp_10_4_8_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr124"/></StgValue>
</operation>

<operation id="8150" st_id="1871" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4681" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_180 = zext i14 %p_addr124 to i64

]]></node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="8151" st_id="1871" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4682" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_70 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_180

]]></node>
<StgValue><ssdm name="A_addr_70"/></StgValue>
</operation>

<operation id="8152" st_id="1871" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4683" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_70 = load i32* %A_addr_70, align 4

]]></node>
<StgValue><ssdm name="A_load_70"/></StgValue>
</operation>

<operation id="8153" st_id="1871" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4684" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr308 = mul i13 %tmp_10_4_8_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr308"/></StgValue>
</operation>

<operation id="8154" st_id="1871" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4685" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr309 = add i13 %tmp_4_trn_cast1, %p_addr308

]]></node>
<StgValue><ssdm name="p_addr309"/></StgValue>
</operation>

<operation id="8155" st_id="1871" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4686" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_181 = zext i13 %p_addr309 to i64

]]></node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="8156" st_id="1871" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4687" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_70 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_181

]]></node>
<StgValue><ssdm name="B_addr_70"/></StgValue>
</operation>

<operation id="8157" st_id="1871" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4688" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_70 = load i32* %B_addr_70, align 4

]]></node>
<StgValue><ssdm name="B_load_70"/></StgValue>
</operation>
</state>

<state id="1872" st_id="1872">

<operation id="8158" st_id="1872" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4683" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_70 = load i32* %A_addr_70, align 4

]]></node>
<StgValue><ssdm name="A_load_70"/></StgValue>
</operation>

<operation id="8159" st_id="1872" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4688" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_70 = load i32* %B_addr_70, align 4

]]></node>
<StgValue><ssdm name="B_load_70"/></StgValue>
</operation>
</state>

<state id="1873" st_id="1873">

<operation id="8160" st_id="1873" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_8 = mul nsw i32 %B_load_70, %A_load_70

]]></node>
<StgValue><ssdm name="tmp_11_4_8"/></StgValue>
</operation>
</state>

<state id="1874" st_id="1874">

<operation id="8161" st_id="1874" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_8 = mul nsw i32 %B_load_70, %A_load_70

]]></node>
<StgValue><ssdm name="tmp_11_4_8"/></StgValue>
</operation>
</state>

<state id="1875" st_id="1875">

<operation id="8162" st_id="1875" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_8 = mul nsw i32 %B_load_70, %A_load_70

]]></node>
<StgValue><ssdm name="tmp_11_4_8"/></StgValue>
</operation>
</state>

<state id="1876" st_id="1876">

<operation id="8163" st_id="1876" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_8 = mul nsw i32 %B_load_70, %A_load_70

]]></node>
<StgValue><ssdm name="tmp_11_4_8"/></StgValue>
</operation>
</state>

<state id="1877" st_id="1877">

<operation id="8164" st_id="1877" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_8 = mul nsw i32 %B_load_70, %A_load_70

]]></node>
<StgValue><ssdm name="tmp_11_4_8"/></StgValue>
</operation>
</state>

<state id="1878" st_id="1878">

<operation id="8165" st_id="1878" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_8 = mul nsw i32 %B_load_70, %A_load_70

]]></node>
<StgValue><ssdm name="tmp_11_4_8"/></StgValue>
</operation>

<operation id="8166" st_id="1878" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4690" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_70 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_70"/></StgValue>
</operation>
</state>

<state id="1879" st_id="1879">

<operation id="8167" st_id="1879" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9454">
<or_exp><and_exp><literal name="tmp_7_4_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4690" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_70 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_70"/></StgValue>
</operation>

<operation id="8168" st_id="1879" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9454">
<or_exp><and_exp><literal name="tmp_7_4_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_8 = add nsw i32 %C_load_70, %tmp_11_4_8

]]></node>
<StgValue><ssdm name="tmp_12_4_8"/></StgValue>
</operation>

<operation id="8169" st_id="1879" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9454">
<or_exp><and_exp><literal name="tmp_7_4_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4692" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_8, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8170" st_id="1879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9454">
<or_exp><and_exp><literal name="tmp_7_4_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4693" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8171" st_id="1879" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4695" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.4.8:0  %k_1_4_8 = add i6 %tmp_524, 9

]]></node>
<StgValue><ssdm name="k_1_4_8"/></StgValue>
</operation>

<operation id="8172" st_id="1879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4696" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.4.8:1  %k_1_4_8_cast = zext i6 %k_1_4_8 to i8

]]></node>
<StgValue><ssdm name="k_1_4_8_cast"/></StgValue>
</operation>

<operation id="8173" st_id="1879" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4697" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.8:2  %tmp_7_4_9 = icmp ult i8 %k_1_4_8_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_9"/></StgValue>
</operation>

<operation id="8174" st_id="1879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.8:3  br i1 %tmp_7_4_9, label %227, label %._crit_edge.4.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1880" st_id="1880">

<operation id="8175" st_id="1880" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4700" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_4_9_trn_cast1 = zext i6 %k_1_4_8 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_9_trn_cast1"/></StgValue>
</operation>

<operation id="8176" st_id="1880" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4701" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_4_9_trn_cast = zext i6 %k_1_4_8 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_9_trn_cast"/></StgValue>
</operation>

<operation id="8177" st_id="1880" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4702" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr121 = add i14 %tmp_10_4_9_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr121"/></StgValue>
</operation>

<operation id="8178" st_id="1880" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4703" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_190 = zext i14 %p_addr121 to i64

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="8179" st_id="1880" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4704" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_75 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_190

]]></node>
<StgValue><ssdm name="A_addr_75"/></StgValue>
</operation>

<operation id="8180" st_id="1880" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4705" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_75 = load i32* %A_addr_75, align 4

]]></node>
<StgValue><ssdm name="A_load_75"/></StgValue>
</operation>

<operation id="8181" st_id="1880" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4706" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr327 = mul i13 %tmp_10_4_9_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr327"/></StgValue>
</operation>

<operation id="8182" st_id="1880" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4707" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr329 = add i13 %tmp_4_trn_cast1, %p_addr327

]]></node>
<StgValue><ssdm name="p_addr329"/></StgValue>
</operation>

<operation id="8183" st_id="1880" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4708" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_191 = zext i13 %p_addr329 to i64

]]></node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="8184" st_id="1880" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4709" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_75 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_191

]]></node>
<StgValue><ssdm name="B_addr_75"/></StgValue>
</operation>

<operation id="8185" st_id="1880" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4710" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_75 = load i32* %B_addr_75, align 4

]]></node>
<StgValue><ssdm name="B_load_75"/></StgValue>
</operation>
</state>

<state id="1881" st_id="1881">

<operation id="8186" st_id="1881" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4705" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_75 = load i32* %A_addr_75, align 4

]]></node>
<StgValue><ssdm name="A_load_75"/></StgValue>
</operation>

<operation id="8187" st_id="1881" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4710" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_75 = load i32* %B_addr_75, align 4

]]></node>
<StgValue><ssdm name="B_load_75"/></StgValue>
</operation>
</state>

<state id="1882" st_id="1882">

<operation id="8188" st_id="1882" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_9 = mul nsw i32 %B_load_75, %A_load_75

]]></node>
<StgValue><ssdm name="tmp_11_4_9"/></StgValue>
</operation>
</state>

<state id="1883" st_id="1883">

<operation id="8189" st_id="1883" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_9 = mul nsw i32 %B_load_75, %A_load_75

]]></node>
<StgValue><ssdm name="tmp_11_4_9"/></StgValue>
</operation>
</state>

<state id="1884" st_id="1884">

<operation id="8190" st_id="1884" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_9 = mul nsw i32 %B_load_75, %A_load_75

]]></node>
<StgValue><ssdm name="tmp_11_4_9"/></StgValue>
</operation>
</state>

<state id="1885" st_id="1885">

<operation id="8191" st_id="1885" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_9 = mul nsw i32 %B_load_75, %A_load_75

]]></node>
<StgValue><ssdm name="tmp_11_4_9"/></StgValue>
</operation>
</state>

<state id="1886" st_id="1886">

<operation id="8192" st_id="1886" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_9 = mul nsw i32 %B_load_75, %A_load_75

]]></node>
<StgValue><ssdm name="tmp_11_4_9"/></StgValue>
</operation>
</state>

<state id="1887" st_id="1887">

<operation id="8193" st_id="1887" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_9 = mul nsw i32 %B_load_75, %A_load_75

]]></node>
<StgValue><ssdm name="tmp_11_4_9"/></StgValue>
</operation>

<operation id="8194" st_id="1887" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4712" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_75 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_75"/></StgValue>
</operation>
</state>

<state id="1888" st_id="1888">

<operation id="8195" st_id="1888" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9466">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4712" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_75 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_75"/></StgValue>
</operation>

<operation id="8196" st_id="1888" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9466">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_9 = add nsw i32 %C_load_75, %tmp_11_4_9

]]></node>
<StgValue><ssdm name="tmp_12_4_9"/></StgValue>
</operation>

<operation id="8197" st_id="1888" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9466">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4714" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_9, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8198" st_id="1888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9466">
<or_exp><and_exp><literal name="tmp_7_4_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4715" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8199" st_id="1888" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4717" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.4.9:0  %k_1_4_9 = add i6 %tmp_524, 10

]]></node>
<StgValue><ssdm name="k_1_4_9"/></StgValue>
</operation>

<operation id="8200" st_id="1888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4718" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.4.9:1  %k_1_4_9_cast = zext i6 %k_1_4_9 to i8

]]></node>
<StgValue><ssdm name="k_1_4_9_cast"/></StgValue>
</operation>

<operation id="8201" st_id="1888" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4719" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.9:2  %tmp_7_4_s = icmp ult i8 %k_1_4_9_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_s"/></StgValue>
</operation>

<operation id="8202" st_id="1888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4720" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.9:3  br i1 %tmp_7_4_s, label %228, label %._crit_edge.4.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1889" st_id="1889">

<operation id="8203" st_id="1889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4722" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_4_trn_cast1_20 = zext i6 %k_1_4_9 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_trn_cast1_20"/></StgValue>
</operation>

<operation id="8204" st_id="1889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4723" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_4_trn_cast_21 = zext i6 %k_1_4_9 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_trn_cast_21"/></StgValue>
</operation>

<operation id="8205" st_id="1889" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4724" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr118 = add i14 %tmp_10_4_trn_cast_21, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr118"/></StgValue>
</operation>

<operation id="8206" st_id="1889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4725" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_200 = zext i14 %p_addr118 to i64

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="8207" st_id="1889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4726" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_80 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_200

]]></node>
<StgValue><ssdm name="A_addr_80"/></StgValue>
</operation>

<operation id="8208" st_id="1889" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4727" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_80 = load i32* %A_addr_80, align 4

]]></node>
<StgValue><ssdm name="A_load_80"/></StgValue>
</operation>

<operation id="8209" st_id="1889" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4728" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr347 = mul i13 %tmp_10_4_trn_cast1_20, 100

]]></node>
<StgValue><ssdm name="p_addr347"/></StgValue>
</operation>

<operation id="8210" st_id="1889" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4729" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr348 = add i13 %tmp_4_trn_cast1, %p_addr347

]]></node>
<StgValue><ssdm name="p_addr348"/></StgValue>
</operation>

<operation id="8211" st_id="1889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4730" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_201 = zext i13 %p_addr348 to i64

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="8212" st_id="1889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4731" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_80 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_201

]]></node>
<StgValue><ssdm name="B_addr_80"/></StgValue>
</operation>

<operation id="8213" st_id="1889" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4732" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_80 = load i32* %B_addr_80, align 4

]]></node>
<StgValue><ssdm name="B_load_80"/></StgValue>
</operation>
</state>

<state id="1890" st_id="1890">

<operation id="8214" st_id="1890" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4727" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_80 = load i32* %A_addr_80, align 4

]]></node>
<StgValue><ssdm name="A_load_80"/></StgValue>
</operation>

<operation id="8215" st_id="1890" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4732" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_80 = load i32* %B_addr_80, align 4

]]></node>
<StgValue><ssdm name="B_load_80"/></StgValue>
</operation>
</state>

<state id="1891" st_id="1891">

<operation id="8216" st_id="1891" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_s = mul nsw i32 %B_load_80, %A_load_80

]]></node>
<StgValue><ssdm name="tmp_11_4_s"/></StgValue>
</operation>
</state>

<state id="1892" st_id="1892">

<operation id="8217" st_id="1892" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_s = mul nsw i32 %B_load_80, %A_load_80

]]></node>
<StgValue><ssdm name="tmp_11_4_s"/></StgValue>
</operation>
</state>

<state id="1893" st_id="1893">

<operation id="8218" st_id="1893" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_s = mul nsw i32 %B_load_80, %A_load_80

]]></node>
<StgValue><ssdm name="tmp_11_4_s"/></StgValue>
</operation>
</state>

<state id="1894" st_id="1894">

<operation id="8219" st_id="1894" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_s = mul nsw i32 %B_load_80, %A_load_80

]]></node>
<StgValue><ssdm name="tmp_11_4_s"/></StgValue>
</operation>
</state>

<state id="1895" st_id="1895">

<operation id="8220" st_id="1895" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_s = mul nsw i32 %B_load_80, %A_load_80

]]></node>
<StgValue><ssdm name="tmp_11_4_s"/></StgValue>
</operation>
</state>

<state id="1896" st_id="1896">

<operation id="8221" st_id="1896" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_s = mul nsw i32 %B_load_80, %A_load_80

]]></node>
<StgValue><ssdm name="tmp_11_4_s"/></StgValue>
</operation>

<operation id="8222" st_id="1896" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4734" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_80 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_80"/></StgValue>
</operation>
</state>

<state id="1897" st_id="1897">

<operation id="8223" st_id="1897" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9478">
<or_exp><and_exp><literal name="tmp_7_4_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4734" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_80 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_80"/></StgValue>
</operation>

<operation id="8224" st_id="1897" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9478">
<or_exp><and_exp><literal name="tmp_7_4_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_s = add nsw i32 %C_load_80, %tmp_11_4_s

]]></node>
<StgValue><ssdm name="tmp_12_4_s"/></StgValue>
</operation>

<operation id="8225" st_id="1897" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9478">
<or_exp><and_exp><literal name="tmp_7_4_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4736" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_s, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8226" st_id="1897" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9478">
<or_exp><and_exp><literal name="tmp_7_4_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4737" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8227" st_id="1897" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4739" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.4.10:0  %k_1_4_10 = add i6 %tmp_524, 11

]]></node>
<StgValue><ssdm name="k_1_4_10"/></StgValue>
</operation>

<operation id="8228" st_id="1897" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4740" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.4.10:1  %k_1_4_10_cast = zext i6 %k_1_4_10 to i8

]]></node>
<StgValue><ssdm name="k_1_4_10_cast"/></StgValue>
</operation>

<operation id="8229" st_id="1897" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4741" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.10:2  %tmp_7_4_10 = icmp ult i8 %k_1_4_10_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_10"/></StgValue>
</operation>

<operation id="8230" st_id="1897" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4742" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.10:3  br i1 %tmp_7_4_10, label %229, label %._crit_edge.4.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1898" st_id="1898">

<operation id="8231" st_id="1898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4744" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_4_10_trn_cast1 = zext i6 %k_1_4_10 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_10_trn_cast1"/></StgValue>
</operation>

<operation id="8232" st_id="1898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4745" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_4_10_trn_cast = zext i6 %k_1_4_10 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_10_trn_cast"/></StgValue>
</operation>

<operation id="8233" st_id="1898" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4746" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr115 = add i14 %tmp_10_4_10_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr115"/></StgValue>
</operation>

<operation id="8234" st_id="1898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4747" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_210 = zext i14 %p_addr115 to i64

]]></node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="8235" st_id="1898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4748" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_85 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_210

]]></node>
<StgValue><ssdm name="A_addr_85"/></StgValue>
</operation>

<operation id="8236" st_id="1898" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4749" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_85 = load i32* %A_addr_85, align 4

]]></node>
<StgValue><ssdm name="A_load_85"/></StgValue>
</operation>

<operation id="8237" st_id="1898" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4750" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr366 = mul i13 %tmp_10_4_10_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr366"/></StgValue>
</operation>

<operation id="8238" st_id="1898" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4751" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr368 = add i13 %tmp_4_trn_cast1, %p_addr366

]]></node>
<StgValue><ssdm name="p_addr368"/></StgValue>
</operation>

<operation id="8239" st_id="1898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4752" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_211 = zext i13 %p_addr368 to i64

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="8240" st_id="1898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4753" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_85 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_211

]]></node>
<StgValue><ssdm name="B_addr_85"/></StgValue>
</operation>

<operation id="8241" st_id="1898" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4754" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_85 = load i32* %B_addr_85, align 4

]]></node>
<StgValue><ssdm name="B_load_85"/></StgValue>
</operation>
</state>

<state id="1899" st_id="1899">

<operation id="8242" st_id="1899" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4749" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_85 = load i32* %A_addr_85, align 4

]]></node>
<StgValue><ssdm name="A_load_85"/></StgValue>
</operation>

<operation id="8243" st_id="1899" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4754" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_85 = load i32* %B_addr_85, align 4

]]></node>
<StgValue><ssdm name="B_load_85"/></StgValue>
</operation>
</state>

<state id="1900" st_id="1900">

<operation id="8244" st_id="1900" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_10 = mul nsw i32 %B_load_85, %A_load_85

]]></node>
<StgValue><ssdm name="tmp_11_4_10"/></StgValue>
</operation>
</state>

<state id="1901" st_id="1901">

<operation id="8245" st_id="1901" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_10 = mul nsw i32 %B_load_85, %A_load_85

]]></node>
<StgValue><ssdm name="tmp_11_4_10"/></StgValue>
</operation>
</state>

<state id="1902" st_id="1902">

<operation id="8246" st_id="1902" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_10 = mul nsw i32 %B_load_85, %A_load_85

]]></node>
<StgValue><ssdm name="tmp_11_4_10"/></StgValue>
</operation>
</state>

<state id="1903" st_id="1903">

<operation id="8247" st_id="1903" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_10 = mul nsw i32 %B_load_85, %A_load_85

]]></node>
<StgValue><ssdm name="tmp_11_4_10"/></StgValue>
</operation>
</state>

<state id="1904" st_id="1904">

<operation id="8248" st_id="1904" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_10 = mul nsw i32 %B_load_85, %A_load_85

]]></node>
<StgValue><ssdm name="tmp_11_4_10"/></StgValue>
</operation>
</state>

<state id="1905" st_id="1905">

<operation id="8249" st_id="1905" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_10 = mul nsw i32 %B_load_85, %A_load_85

]]></node>
<StgValue><ssdm name="tmp_11_4_10"/></StgValue>
</operation>

<operation id="8250" st_id="1905" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4756" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_85 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_85"/></StgValue>
</operation>
</state>

<state id="1906" st_id="1906">

<operation id="8251" st_id="1906" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9490">
<or_exp><and_exp><literal name="tmp_7_4_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4756" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_85 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_85"/></StgValue>
</operation>

<operation id="8252" st_id="1906" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9490">
<or_exp><and_exp><literal name="tmp_7_4_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_10 = add nsw i32 %C_load_85, %tmp_11_4_10

]]></node>
<StgValue><ssdm name="tmp_12_4_10"/></StgValue>
</operation>

<operation id="8253" st_id="1906" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9490">
<or_exp><and_exp><literal name="tmp_7_4_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4758" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_10, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8254" st_id="1906" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9490">
<or_exp><and_exp><literal name="tmp_7_4_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4759" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8255" st_id="1906" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4761" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.4.11:0  %k_1_4_11 = add i6 %tmp_524, 12

]]></node>
<StgValue><ssdm name="k_1_4_11"/></StgValue>
</operation>

<operation id="8256" st_id="1906" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4762" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.4.11:1  %k_1_4_11_cast = zext i6 %k_1_4_11 to i8

]]></node>
<StgValue><ssdm name="k_1_4_11_cast"/></StgValue>
</operation>

<operation id="8257" st_id="1906" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4763" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.11:2  %tmp_7_4_11 = icmp ult i8 %k_1_4_11_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_11"/></StgValue>
</operation>

<operation id="8258" st_id="1906" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4764" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.11:3  br i1 %tmp_7_4_11, label %230, label %._crit_edge.4.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1907" st_id="1907">

<operation id="8259" st_id="1907" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4766" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_4_11_trn_cast1 = zext i6 %k_1_4_11 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_11_trn_cast1"/></StgValue>
</operation>

<operation id="8260" st_id="1907" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4767" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_4_11_trn_cast = zext i6 %k_1_4_11 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_11_trn_cast"/></StgValue>
</operation>

<operation id="8261" st_id="1907" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4768" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr112 = add i14 %tmp_10_4_11_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr112"/></StgValue>
</operation>

<operation id="8262" st_id="1907" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4769" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_220 = zext i14 %p_addr112 to i64

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="8263" st_id="1907" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4770" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_90 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_220

]]></node>
<StgValue><ssdm name="A_addr_90"/></StgValue>
</operation>

<operation id="8264" st_id="1907" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4771" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_90 = load i32* %A_addr_90, align 4

]]></node>
<StgValue><ssdm name="A_load_90"/></StgValue>
</operation>

<operation id="8265" st_id="1907" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4772" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr386 = mul i13 %tmp_10_4_11_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr386"/></StgValue>
</operation>

<operation id="8266" st_id="1907" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4773" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr387 = add i13 %tmp_4_trn_cast1, %p_addr386

]]></node>
<StgValue><ssdm name="p_addr387"/></StgValue>
</operation>

<operation id="8267" st_id="1907" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4774" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_221 = zext i13 %p_addr387 to i64

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="8268" st_id="1907" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4775" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_90 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_221

]]></node>
<StgValue><ssdm name="B_addr_90"/></StgValue>
</operation>

<operation id="8269" st_id="1907" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4776" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_90 = load i32* %B_addr_90, align 4

]]></node>
<StgValue><ssdm name="B_load_90"/></StgValue>
</operation>
</state>

<state id="1908" st_id="1908">

<operation id="8270" st_id="1908" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4771" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_90 = load i32* %A_addr_90, align 4

]]></node>
<StgValue><ssdm name="A_load_90"/></StgValue>
</operation>

<operation id="8271" st_id="1908" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4776" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_90 = load i32* %B_addr_90, align 4

]]></node>
<StgValue><ssdm name="B_load_90"/></StgValue>
</operation>
</state>

<state id="1909" st_id="1909">

<operation id="8272" st_id="1909" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_11 = mul nsw i32 %B_load_90, %A_load_90

]]></node>
<StgValue><ssdm name="tmp_11_4_11"/></StgValue>
</operation>
</state>

<state id="1910" st_id="1910">

<operation id="8273" st_id="1910" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_11 = mul nsw i32 %B_load_90, %A_load_90

]]></node>
<StgValue><ssdm name="tmp_11_4_11"/></StgValue>
</operation>
</state>

<state id="1911" st_id="1911">

<operation id="8274" st_id="1911" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_11 = mul nsw i32 %B_load_90, %A_load_90

]]></node>
<StgValue><ssdm name="tmp_11_4_11"/></StgValue>
</operation>
</state>

<state id="1912" st_id="1912">

<operation id="8275" st_id="1912" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_11 = mul nsw i32 %B_load_90, %A_load_90

]]></node>
<StgValue><ssdm name="tmp_11_4_11"/></StgValue>
</operation>
</state>

<state id="1913" st_id="1913">

<operation id="8276" st_id="1913" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_11 = mul nsw i32 %B_load_90, %A_load_90

]]></node>
<StgValue><ssdm name="tmp_11_4_11"/></StgValue>
</operation>
</state>

<state id="1914" st_id="1914">

<operation id="8277" st_id="1914" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_11 = mul nsw i32 %B_load_90, %A_load_90

]]></node>
<StgValue><ssdm name="tmp_11_4_11"/></StgValue>
</operation>

<operation id="8278" st_id="1914" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4778" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_90 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_90"/></StgValue>
</operation>
</state>

<state id="1915" st_id="1915">

<operation id="8279" st_id="1915" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9502">
<or_exp><and_exp><literal name="tmp_7_4_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4778" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_90 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_90"/></StgValue>
</operation>

<operation id="8280" st_id="1915" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9502">
<or_exp><and_exp><literal name="tmp_7_4_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_11 = add nsw i32 %C_load_90, %tmp_11_4_11

]]></node>
<StgValue><ssdm name="tmp_12_4_11"/></StgValue>
</operation>

<operation id="8281" st_id="1915" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9502">
<or_exp><and_exp><literal name="tmp_7_4_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4780" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_11, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8282" st_id="1915" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9502">
<or_exp><and_exp><literal name="tmp_7_4_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4781" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8283" st_id="1915" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4783" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.4.12:0  %k_1_4_12 = add i6 %tmp_524, 13

]]></node>
<StgValue><ssdm name="k_1_4_12"/></StgValue>
</operation>

<operation id="8284" st_id="1915" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4784" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.4.12:1  %k_1_4_12_cast = zext i6 %k_1_4_12 to i8

]]></node>
<StgValue><ssdm name="k_1_4_12_cast"/></StgValue>
</operation>

<operation id="8285" st_id="1915" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4785" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.12:2  %tmp_7_4_12 = icmp ult i8 %k_1_4_12_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_12"/></StgValue>
</operation>

<operation id="8286" st_id="1915" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4786" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.12:3  br i1 %tmp_7_4_12, label %231, label %._crit_edge.4.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1916" st_id="1916">

<operation id="8287" st_id="1916" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4788" bw="13" op_0_bw="6">
<![CDATA[
:0  %tmp_10_4_12_trn_cast1 = zext i6 %k_1_4_12 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_12_trn_cast1"/></StgValue>
</operation>

<operation id="8288" st_id="1916" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4789" bw="14" op_0_bw="6">
<![CDATA[
:1  %tmp_10_4_12_trn_cast = zext i6 %k_1_4_12 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_12_trn_cast"/></StgValue>
</operation>

<operation id="8289" st_id="1916" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4790" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr109 = add i14 %tmp_10_4_12_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr109"/></StgValue>
</operation>

<operation id="8290" st_id="1916" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4791" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_230 = zext i14 %p_addr109 to i64

]]></node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="8291" st_id="1916" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4792" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_95 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_230

]]></node>
<StgValue><ssdm name="A_addr_95"/></StgValue>
</operation>

<operation id="8292" st_id="1916" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4793" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_95 = load i32* %A_addr_95, align 4

]]></node>
<StgValue><ssdm name="A_load_95"/></StgValue>
</operation>

<operation id="8293" st_id="1916" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4794" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr401 = mul i13 %tmp_10_4_12_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr401"/></StgValue>
</operation>

<operation id="8294" st_id="1916" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4795" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr402 = add i13 %tmp_4_trn_cast1, %p_addr401

]]></node>
<StgValue><ssdm name="p_addr402"/></StgValue>
</operation>

<operation id="8295" st_id="1916" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4796" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_231 = zext i13 %p_addr402 to i64

]]></node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="8296" st_id="1916" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4797" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_95 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_231

]]></node>
<StgValue><ssdm name="B_addr_95"/></StgValue>
</operation>

<operation id="8297" st_id="1916" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4798" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_95 = load i32* %B_addr_95, align 4

]]></node>
<StgValue><ssdm name="B_load_95"/></StgValue>
</operation>
</state>

<state id="1917" st_id="1917">

<operation id="8298" st_id="1917" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4793" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_95 = load i32* %A_addr_95, align 4

]]></node>
<StgValue><ssdm name="A_load_95"/></StgValue>
</operation>

<operation id="8299" st_id="1917" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4798" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_95 = load i32* %B_addr_95, align 4

]]></node>
<StgValue><ssdm name="B_load_95"/></StgValue>
</operation>
</state>

<state id="1918" st_id="1918">

<operation id="8300" st_id="1918" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_12 = mul nsw i32 %B_load_95, %A_load_95

]]></node>
<StgValue><ssdm name="tmp_11_4_12"/></StgValue>
</operation>
</state>

<state id="1919" st_id="1919">

<operation id="8301" st_id="1919" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_12 = mul nsw i32 %B_load_95, %A_load_95

]]></node>
<StgValue><ssdm name="tmp_11_4_12"/></StgValue>
</operation>
</state>

<state id="1920" st_id="1920">

<operation id="8302" st_id="1920" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_12 = mul nsw i32 %B_load_95, %A_load_95

]]></node>
<StgValue><ssdm name="tmp_11_4_12"/></StgValue>
</operation>
</state>

<state id="1921" st_id="1921">

<operation id="8303" st_id="1921" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_12 = mul nsw i32 %B_load_95, %A_load_95

]]></node>
<StgValue><ssdm name="tmp_11_4_12"/></StgValue>
</operation>
</state>

<state id="1922" st_id="1922">

<operation id="8304" st_id="1922" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_12 = mul nsw i32 %B_load_95, %A_load_95

]]></node>
<StgValue><ssdm name="tmp_11_4_12"/></StgValue>
</operation>
</state>

<state id="1923" st_id="1923">

<operation id="8305" st_id="1923" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_12 = mul nsw i32 %B_load_95, %A_load_95

]]></node>
<StgValue><ssdm name="tmp_11_4_12"/></StgValue>
</operation>

<operation id="8306" st_id="1923" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4800" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_95 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_95"/></StgValue>
</operation>
</state>

<state id="1924" st_id="1924">

<operation id="8307" st_id="1924" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9514">
<or_exp><and_exp><literal name="tmp_7_4_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4800" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_95 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_95"/></StgValue>
</operation>

<operation id="8308" st_id="1924" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9514">
<or_exp><and_exp><literal name="tmp_7_4_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_12 = add nsw i32 %C_load_95, %tmp_11_4_12

]]></node>
<StgValue><ssdm name="tmp_12_4_12"/></StgValue>
</operation>

<operation id="8309" st_id="1924" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9514">
<or_exp><and_exp><literal name="tmp_7_4_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4802" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_12, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8310" st_id="1924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9514">
<or_exp><and_exp><literal name="tmp_7_4_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4803" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8311" st_id="1924" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4805" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.13:0  %k_1_4_13 = add i7 %k_4, 14

]]></node>
<StgValue><ssdm name="k_1_4_13"/></StgValue>
</operation>

<operation id="8312" st_id="1924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4806" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.13:1  %k_1_4_13_cast = zext i7 %k_1_4_13 to i8

]]></node>
<StgValue><ssdm name="k_1_4_13_cast"/></StgValue>
</operation>

<operation id="8313" st_id="1924" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4807" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.13:2  %tmp_7_4_13 = icmp ult i8 %k_1_4_13_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_13"/></StgValue>
</operation>

<operation id="8314" st_id="1924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.13:3  br i1 %tmp_7_4_13, label %232, label %._crit_edge.4.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1925" st_id="1925">

<operation id="8315" st_id="1925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4810" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_13_trn_cast1 = zext i7 %k_1_4_13 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_13_trn_cast1"/></StgValue>
</operation>

<operation id="8316" st_id="1925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4811" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_13_trn_cast = zext i7 %k_1_4_13 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_13_trn_cast"/></StgValue>
</operation>

<operation id="8317" st_id="1925" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4812" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr106 = add i14 %tmp_10_4_13_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr106"/></StgValue>
</operation>

<operation id="8318" st_id="1925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4813" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_240 = zext i14 %p_addr106 to i64

]]></node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="8319" st_id="1925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4814" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_100 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_240

]]></node>
<StgValue><ssdm name="A_addr_100"/></StgValue>
</operation>

<operation id="8320" st_id="1925" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4815" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_100 = load i32* %A_addr_100, align 4

]]></node>
<StgValue><ssdm name="A_load_100"/></StgValue>
</operation>

<operation id="8321" st_id="1925" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4816" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr413 = mul i13 %tmp_10_4_13_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr413"/></StgValue>
</operation>

<operation id="8322" st_id="1925" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4817" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr414 = add i13 %tmp_4_trn_cast1, %p_addr413

]]></node>
<StgValue><ssdm name="p_addr414"/></StgValue>
</operation>

<operation id="8323" st_id="1925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4818" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_241 = zext i13 %p_addr414 to i64

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="8324" st_id="1925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4819" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_100 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_241

]]></node>
<StgValue><ssdm name="B_addr_100"/></StgValue>
</operation>

<operation id="8325" st_id="1925" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4820" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_100 = load i32* %B_addr_100, align 4

]]></node>
<StgValue><ssdm name="B_load_100"/></StgValue>
</operation>
</state>

<state id="1926" st_id="1926">

<operation id="8326" st_id="1926" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4815" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_100 = load i32* %A_addr_100, align 4

]]></node>
<StgValue><ssdm name="A_load_100"/></StgValue>
</operation>

<operation id="8327" st_id="1926" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4820" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_100 = load i32* %B_addr_100, align 4

]]></node>
<StgValue><ssdm name="B_load_100"/></StgValue>
</operation>
</state>

<state id="1927" st_id="1927">

<operation id="8328" st_id="1927" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_13 = mul nsw i32 %B_load_100, %A_load_100

]]></node>
<StgValue><ssdm name="tmp_11_4_13"/></StgValue>
</operation>
</state>

<state id="1928" st_id="1928">

<operation id="8329" st_id="1928" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_13 = mul nsw i32 %B_load_100, %A_load_100

]]></node>
<StgValue><ssdm name="tmp_11_4_13"/></StgValue>
</operation>
</state>

<state id="1929" st_id="1929">

<operation id="8330" st_id="1929" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_13 = mul nsw i32 %B_load_100, %A_load_100

]]></node>
<StgValue><ssdm name="tmp_11_4_13"/></StgValue>
</operation>
</state>

<state id="1930" st_id="1930">

<operation id="8331" st_id="1930" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_13 = mul nsw i32 %B_load_100, %A_load_100

]]></node>
<StgValue><ssdm name="tmp_11_4_13"/></StgValue>
</operation>
</state>

<state id="1931" st_id="1931">

<operation id="8332" st_id="1931" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_13 = mul nsw i32 %B_load_100, %A_load_100

]]></node>
<StgValue><ssdm name="tmp_11_4_13"/></StgValue>
</operation>
</state>

<state id="1932" st_id="1932">

<operation id="8333" st_id="1932" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_13 = mul nsw i32 %B_load_100, %A_load_100

]]></node>
<StgValue><ssdm name="tmp_11_4_13"/></StgValue>
</operation>

<operation id="8334" st_id="1932" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4822" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_100 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_100"/></StgValue>
</operation>
</state>

<state id="1933" st_id="1933">

<operation id="8335" st_id="1933" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9526">
<or_exp><and_exp><literal name="tmp_7_4_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4822" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_100 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_100"/></StgValue>
</operation>

<operation id="8336" st_id="1933" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9526">
<or_exp><and_exp><literal name="tmp_7_4_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_13 = add nsw i32 %C_load_100, %tmp_11_4_13

]]></node>
<StgValue><ssdm name="tmp_12_4_13"/></StgValue>
</operation>

<operation id="8337" st_id="1933" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9526">
<or_exp><and_exp><literal name="tmp_7_4_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4824" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_13, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8338" st_id="1933" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9526">
<or_exp><and_exp><literal name="tmp_7_4_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4825" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8339" st_id="1933" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4827" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.14:0  %k_1_4_14 = add i7 %k_4, 15

]]></node>
<StgValue><ssdm name="k_1_4_14"/></StgValue>
</operation>

<operation id="8340" st_id="1933" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4828" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.14:1  %k_1_4_14_cast = zext i7 %k_1_4_14 to i8

]]></node>
<StgValue><ssdm name="k_1_4_14_cast"/></StgValue>
</operation>

<operation id="8341" st_id="1933" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4829" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.14:2  %tmp_7_4_14 = icmp ult i8 %k_1_4_14_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_14"/></StgValue>
</operation>

<operation id="8342" st_id="1933" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.14:3  br i1 %tmp_7_4_14, label %233, label %._crit_edge.4.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1934" st_id="1934">

<operation id="8343" st_id="1934" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4832" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_14_trn_cast1 = zext i7 %k_1_4_14 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_14_trn_cast1"/></StgValue>
</operation>

<operation id="8344" st_id="1934" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4833" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_14_trn_cast = zext i7 %k_1_4_14 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_14_trn_cast"/></StgValue>
</operation>

<operation id="8345" st_id="1934" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4834" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr103 = add i14 %tmp_10_4_14_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr103"/></StgValue>
</operation>

<operation id="8346" st_id="1934" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4835" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_250 = zext i14 %p_addr103 to i64

]]></node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="8347" st_id="1934" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4836" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_105 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_250

]]></node>
<StgValue><ssdm name="A_addr_105"/></StgValue>
</operation>

<operation id="8348" st_id="1934" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4837" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_105 = load i32* %A_addr_105, align 4

]]></node>
<StgValue><ssdm name="A_load_105"/></StgValue>
</operation>

<operation id="8349" st_id="1934" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4838" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr425 = mul i13 %tmp_10_4_14_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr425"/></StgValue>
</operation>

<operation id="8350" st_id="1934" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4839" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr426 = add i13 %tmp_4_trn_cast1, %p_addr425

]]></node>
<StgValue><ssdm name="p_addr426"/></StgValue>
</operation>

<operation id="8351" st_id="1934" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4840" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_251 = zext i13 %p_addr426 to i64

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="8352" st_id="1934" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4841" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_105 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_251

]]></node>
<StgValue><ssdm name="B_addr_105"/></StgValue>
</operation>

<operation id="8353" st_id="1934" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4842" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_105 = load i32* %B_addr_105, align 4

]]></node>
<StgValue><ssdm name="B_load_105"/></StgValue>
</operation>
</state>

<state id="1935" st_id="1935">

<operation id="8354" st_id="1935" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4837" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_105 = load i32* %A_addr_105, align 4

]]></node>
<StgValue><ssdm name="A_load_105"/></StgValue>
</operation>

<operation id="8355" st_id="1935" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4842" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_105 = load i32* %B_addr_105, align 4

]]></node>
<StgValue><ssdm name="B_load_105"/></StgValue>
</operation>
</state>

<state id="1936" st_id="1936">

<operation id="8356" st_id="1936" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_14 = mul nsw i32 %B_load_105, %A_load_105

]]></node>
<StgValue><ssdm name="tmp_11_4_14"/></StgValue>
</operation>
</state>

<state id="1937" st_id="1937">

<operation id="8357" st_id="1937" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_14 = mul nsw i32 %B_load_105, %A_load_105

]]></node>
<StgValue><ssdm name="tmp_11_4_14"/></StgValue>
</operation>
</state>

<state id="1938" st_id="1938">

<operation id="8358" st_id="1938" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_14 = mul nsw i32 %B_load_105, %A_load_105

]]></node>
<StgValue><ssdm name="tmp_11_4_14"/></StgValue>
</operation>
</state>

<state id="1939" st_id="1939">

<operation id="8359" st_id="1939" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_14 = mul nsw i32 %B_load_105, %A_load_105

]]></node>
<StgValue><ssdm name="tmp_11_4_14"/></StgValue>
</operation>
</state>

<state id="1940" st_id="1940">

<operation id="8360" st_id="1940" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_14 = mul nsw i32 %B_load_105, %A_load_105

]]></node>
<StgValue><ssdm name="tmp_11_4_14"/></StgValue>
</operation>
</state>

<state id="1941" st_id="1941">

<operation id="8361" st_id="1941" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_14 = mul nsw i32 %B_load_105, %A_load_105

]]></node>
<StgValue><ssdm name="tmp_11_4_14"/></StgValue>
</operation>

<operation id="8362" st_id="1941" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4844" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_105 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_105"/></StgValue>
</operation>
</state>

<state id="1942" st_id="1942">

<operation id="8363" st_id="1942" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9538">
<or_exp><and_exp><literal name="tmp_7_4_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4844" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_105 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_105"/></StgValue>
</operation>

<operation id="8364" st_id="1942" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9538">
<or_exp><and_exp><literal name="tmp_7_4_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_14 = add nsw i32 %C_load_105, %tmp_11_4_14

]]></node>
<StgValue><ssdm name="tmp_12_4_14"/></StgValue>
</operation>

<operation id="8365" st_id="1942" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9538">
<or_exp><and_exp><literal name="tmp_7_4_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4846" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_14, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8366" st_id="1942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9538">
<or_exp><and_exp><literal name="tmp_7_4_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4847" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8367" st_id="1942" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4849" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.15:0  %k_1_4_15 = add i7 %k_4, 16

]]></node>
<StgValue><ssdm name="k_1_4_15"/></StgValue>
</operation>

<operation id="8368" st_id="1942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4850" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.15:1  %k_1_4_15_cast = zext i7 %k_1_4_15 to i8

]]></node>
<StgValue><ssdm name="k_1_4_15_cast"/></StgValue>
</operation>

<operation id="8369" st_id="1942" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4851" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.15:2  %tmp_7_4_15 = icmp ult i8 %k_1_4_15_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_15"/></StgValue>
</operation>

<operation id="8370" st_id="1942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4852" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.15:3  br i1 %tmp_7_4_15, label %234, label %._crit_edge.4.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1943" st_id="1943">

<operation id="8371" st_id="1943" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4854" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_15_trn_cast1 = zext i7 %k_1_4_15 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_15_trn_cast1"/></StgValue>
</operation>

<operation id="8372" st_id="1943" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4855" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_15_trn_cast = zext i7 %k_1_4_15 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_15_trn_cast"/></StgValue>
</operation>

<operation id="8373" st_id="1943" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4856" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr100 = add i14 %tmp_10_4_15_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr100"/></StgValue>
</operation>

<operation id="8374" st_id="1943" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4857" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_260 = zext i14 %p_addr100 to i64

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="8375" st_id="1943" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4858" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_110 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_260

]]></node>
<StgValue><ssdm name="A_addr_110"/></StgValue>
</operation>

<operation id="8376" st_id="1943" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4859" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_110 = load i32* %A_addr_110, align 4

]]></node>
<StgValue><ssdm name="A_load_110"/></StgValue>
</operation>

<operation id="8377" st_id="1943" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4860" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr437 = mul i13 %tmp_10_4_15_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr437"/></StgValue>
</operation>

<operation id="8378" st_id="1943" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4861" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr438 = add i13 %tmp_4_trn_cast1, %p_addr437

]]></node>
<StgValue><ssdm name="p_addr438"/></StgValue>
</operation>

<operation id="8379" st_id="1943" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4862" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_261 = zext i13 %p_addr438 to i64

]]></node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="8380" st_id="1943" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4863" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_110 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_261

]]></node>
<StgValue><ssdm name="B_addr_110"/></StgValue>
</operation>

<operation id="8381" st_id="1943" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4864" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_110 = load i32* %B_addr_110, align 4

]]></node>
<StgValue><ssdm name="B_load_110"/></StgValue>
</operation>
</state>

<state id="1944" st_id="1944">

<operation id="8382" st_id="1944" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4859" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_110 = load i32* %A_addr_110, align 4

]]></node>
<StgValue><ssdm name="A_load_110"/></StgValue>
</operation>

<operation id="8383" st_id="1944" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4864" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_110 = load i32* %B_addr_110, align 4

]]></node>
<StgValue><ssdm name="B_load_110"/></StgValue>
</operation>
</state>

<state id="1945" st_id="1945">

<operation id="8384" st_id="1945" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_15 = mul nsw i32 %B_load_110, %A_load_110

]]></node>
<StgValue><ssdm name="tmp_11_4_15"/></StgValue>
</operation>
</state>

<state id="1946" st_id="1946">

<operation id="8385" st_id="1946" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_15 = mul nsw i32 %B_load_110, %A_load_110

]]></node>
<StgValue><ssdm name="tmp_11_4_15"/></StgValue>
</operation>
</state>

<state id="1947" st_id="1947">

<operation id="8386" st_id="1947" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_15 = mul nsw i32 %B_load_110, %A_load_110

]]></node>
<StgValue><ssdm name="tmp_11_4_15"/></StgValue>
</operation>
</state>

<state id="1948" st_id="1948">

<operation id="8387" st_id="1948" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_15 = mul nsw i32 %B_load_110, %A_load_110

]]></node>
<StgValue><ssdm name="tmp_11_4_15"/></StgValue>
</operation>
</state>

<state id="1949" st_id="1949">

<operation id="8388" st_id="1949" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_15 = mul nsw i32 %B_load_110, %A_load_110

]]></node>
<StgValue><ssdm name="tmp_11_4_15"/></StgValue>
</operation>
</state>

<state id="1950" st_id="1950">

<operation id="8389" st_id="1950" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_15 = mul nsw i32 %B_load_110, %A_load_110

]]></node>
<StgValue><ssdm name="tmp_11_4_15"/></StgValue>
</operation>

<operation id="8390" st_id="1950" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4866" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_110 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_110"/></StgValue>
</operation>
</state>

<state id="1951" st_id="1951">

<operation id="8391" st_id="1951" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9550">
<or_exp><and_exp><literal name="tmp_7_4_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4866" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_110 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_110"/></StgValue>
</operation>

<operation id="8392" st_id="1951" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9550">
<or_exp><and_exp><literal name="tmp_7_4_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_15 = add nsw i32 %C_load_110, %tmp_11_4_15

]]></node>
<StgValue><ssdm name="tmp_12_4_15"/></StgValue>
</operation>

<operation id="8393" st_id="1951" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9550">
<or_exp><and_exp><literal name="tmp_7_4_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4868" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_15, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8394" st_id="1951" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9550">
<or_exp><and_exp><literal name="tmp_7_4_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4869" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8395" st_id="1951" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4871" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.16:0  %k_1_4_16 = add i7 %k_4, 17

]]></node>
<StgValue><ssdm name="k_1_4_16"/></StgValue>
</operation>

<operation id="8396" st_id="1951" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4872" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.16:1  %k_1_4_16_cast = zext i7 %k_1_4_16 to i8

]]></node>
<StgValue><ssdm name="k_1_4_16_cast"/></StgValue>
</operation>

<operation id="8397" st_id="1951" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4873" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.16:2  %tmp_7_4_16 = icmp ult i8 %k_1_4_16_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_16"/></StgValue>
</operation>

<operation id="8398" st_id="1951" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4874" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.16:3  br i1 %tmp_7_4_16, label %235, label %._crit_edge.4.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1952" st_id="1952">

<operation id="8399" st_id="1952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4876" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_16_trn_cast1 = zext i7 %k_1_4_16 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_16_trn_cast1"/></StgValue>
</operation>

<operation id="8400" st_id="1952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4877" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_16_trn_cast = zext i7 %k_1_4_16 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_16_trn_cast"/></StgValue>
</operation>

<operation id="8401" st_id="1952" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4878" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr97 = add i14 %tmp_10_4_16_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr97"/></StgValue>
</operation>

<operation id="8402" st_id="1952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4879" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_270 = zext i14 %p_addr97 to i64

]]></node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="8403" st_id="1952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4880" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_115 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_270

]]></node>
<StgValue><ssdm name="A_addr_115"/></StgValue>
</operation>

<operation id="8404" st_id="1952" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4881" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_115 = load i32* %A_addr_115, align 4

]]></node>
<StgValue><ssdm name="A_load_115"/></StgValue>
</operation>

<operation id="8405" st_id="1952" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4882" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr449 = mul i13 %tmp_10_4_16_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr449"/></StgValue>
</operation>

<operation id="8406" st_id="1952" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4883" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr450 = add i13 %tmp_4_trn_cast1, %p_addr449

]]></node>
<StgValue><ssdm name="p_addr450"/></StgValue>
</operation>

<operation id="8407" st_id="1952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4884" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_271 = zext i13 %p_addr450 to i64

]]></node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="8408" st_id="1952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4885" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_115 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_271

]]></node>
<StgValue><ssdm name="B_addr_115"/></StgValue>
</operation>

<operation id="8409" st_id="1952" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4886" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_115 = load i32* %B_addr_115, align 4

]]></node>
<StgValue><ssdm name="B_load_115"/></StgValue>
</operation>
</state>

<state id="1953" st_id="1953">

<operation id="8410" st_id="1953" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4881" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_115 = load i32* %A_addr_115, align 4

]]></node>
<StgValue><ssdm name="A_load_115"/></StgValue>
</operation>

<operation id="8411" st_id="1953" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4886" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_115 = load i32* %B_addr_115, align 4

]]></node>
<StgValue><ssdm name="B_load_115"/></StgValue>
</operation>
</state>

<state id="1954" st_id="1954">

<operation id="8412" st_id="1954" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_16 = mul nsw i32 %B_load_115, %A_load_115

]]></node>
<StgValue><ssdm name="tmp_11_4_16"/></StgValue>
</operation>
</state>

<state id="1955" st_id="1955">

<operation id="8413" st_id="1955" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_16 = mul nsw i32 %B_load_115, %A_load_115

]]></node>
<StgValue><ssdm name="tmp_11_4_16"/></StgValue>
</operation>
</state>

<state id="1956" st_id="1956">

<operation id="8414" st_id="1956" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_16 = mul nsw i32 %B_load_115, %A_load_115

]]></node>
<StgValue><ssdm name="tmp_11_4_16"/></StgValue>
</operation>
</state>

<state id="1957" st_id="1957">

<operation id="8415" st_id="1957" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_16 = mul nsw i32 %B_load_115, %A_load_115

]]></node>
<StgValue><ssdm name="tmp_11_4_16"/></StgValue>
</operation>
</state>

<state id="1958" st_id="1958">

<operation id="8416" st_id="1958" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_16 = mul nsw i32 %B_load_115, %A_load_115

]]></node>
<StgValue><ssdm name="tmp_11_4_16"/></StgValue>
</operation>
</state>

<state id="1959" st_id="1959">

<operation id="8417" st_id="1959" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_16 = mul nsw i32 %B_load_115, %A_load_115

]]></node>
<StgValue><ssdm name="tmp_11_4_16"/></StgValue>
</operation>

<operation id="8418" st_id="1959" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4888" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_115 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_115"/></StgValue>
</operation>
</state>

<state id="1960" st_id="1960">

<operation id="8419" st_id="1960" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9562">
<or_exp><and_exp><literal name="tmp_7_4_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4888" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_115 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_115"/></StgValue>
</operation>

<operation id="8420" st_id="1960" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9562">
<or_exp><and_exp><literal name="tmp_7_4_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_16 = add nsw i32 %C_load_115, %tmp_11_4_16

]]></node>
<StgValue><ssdm name="tmp_12_4_16"/></StgValue>
</operation>

<operation id="8421" st_id="1960" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9562">
<or_exp><and_exp><literal name="tmp_7_4_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4890" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_16, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8422" st_id="1960" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9562">
<or_exp><and_exp><literal name="tmp_7_4_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4891" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8423" st_id="1960" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4893" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.17:0  %k_1_4_17 = add i7 %k_4, 18

]]></node>
<StgValue><ssdm name="k_1_4_17"/></StgValue>
</operation>

<operation id="8424" st_id="1960" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4894" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.17:1  %k_1_4_17_cast = zext i7 %k_1_4_17 to i8

]]></node>
<StgValue><ssdm name="k_1_4_17_cast"/></StgValue>
</operation>

<operation id="8425" st_id="1960" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4895" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.17:2  %tmp_7_4_17 = icmp ult i8 %k_1_4_17_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_17"/></StgValue>
</operation>

<operation id="8426" st_id="1960" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4896" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.17:3  br i1 %tmp_7_4_17, label %236, label %._crit_edge.4.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1961" st_id="1961">

<operation id="8427" st_id="1961" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4898" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_17_trn_cast1 = zext i7 %k_1_4_17 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_17_trn_cast1"/></StgValue>
</operation>

<operation id="8428" st_id="1961" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4899" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_17_trn_cast = zext i7 %k_1_4_17 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_17_trn_cast"/></StgValue>
</operation>

<operation id="8429" st_id="1961" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4900" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr94 = add i14 %tmp_10_4_17_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr94"/></StgValue>
</operation>

<operation id="8430" st_id="1961" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4901" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_280 = zext i14 %p_addr94 to i64

]]></node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="8431" st_id="1961" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4902" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_120 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_280

]]></node>
<StgValue><ssdm name="A_addr_120"/></StgValue>
</operation>

<operation id="8432" st_id="1961" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4903" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_120 = load i32* %A_addr_120, align 4

]]></node>
<StgValue><ssdm name="A_load_120"/></StgValue>
</operation>

<operation id="8433" st_id="1961" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4904" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr467 = mul i13 %tmp_10_4_17_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr467"/></StgValue>
</operation>

<operation id="8434" st_id="1961" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4905" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr468 = add i13 %tmp_4_trn_cast1, %p_addr467

]]></node>
<StgValue><ssdm name="p_addr468"/></StgValue>
</operation>

<operation id="8435" st_id="1961" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4906" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_281 = zext i13 %p_addr468 to i64

]]></node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="8436" st_id="1961" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4907" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_120 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_281

]]></node>
<StgValue><ssdm name="B_addr_120"/></StgValue>
</operation>

<operation id="8437" st_id="1961" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4908" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_120 = load i32* %B_addr_120, align 4

]]></node>
<StgValue><ssdm name="B_load_120"/></StgValue>
</operation>
</state>

<state id="1962" st_id="1962">

<operation id="8438" st_id="1962" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4903" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_120 = load i32* %A_addr_120, align 4

]]></node>
<StgValue><ssdm name="A_load_120"/></StgValue>
</operation>

<operation id="8439" st_id="1962" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4908" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_120 = load i32* %B_addr_120, align 4

]]></node>
<StgValue><ssdm name="B_load_120"/></StgValue>
</operation>
</state>

<state id="1963" st_id="1963">

<operation id="8440" st_id="1963" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_17 = mul nsw i32 %B_load_120, %A_load_120

]]></node>
<StgValue><ssdm name="tmp_11_4_17"/></StgValue>
</operation>
</state>

<state id="1964" st_id="1964">

<operation id="8441" st_id="1964" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_17 = mul nsw i32 %B_load_120, %A_load_120

]]></node>
<StgValue><ssdm name="tmp_11_4_17"/></StgValue>
</operation>
</state>

<state id="1965" st_id="1965">

<operation id="8442" st_id="1965" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_17 = mul nsw i32 %B_load_120, %A_load_120

]]></node>
<StgValue><ssdm name="tmp_11_4_17"/></StgValue>
</operation>
</state>

<state id="1966" st_id="1966">

<operation id="8443" st_id="1966" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_17 = mul nsw i32 %B_load_120, %A_load_120

]]></node>
<StgValue><ssdm name="tmp_11_4_17"/></StgValue>
</operation>
</state>

<state id="1967" st_id="1967">

<operation id="8444" st_id="1967" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_17 = mul nsw i32 %B_load_120, %A_load_120

]]></node>
<StgValue><ssdm name="tmp_11_4_17"/></StgValue>
</operation>
</state>

<state id="1968" st_id="1968">

<operation id="8445" st_id="1968" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_17 = mul nsw i32 %B_load_120, %A_load_120

]]></node>
<StgValue><ssdm name="tmp_11_4_17"/></StgValue>
</operation>

<operation id="8446" st_id="1968" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4910" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_120 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_120"/></StgValue>
</operation>
</state>

<state id="1969" st_id="1969">

<operation id="8447" st_id="1969" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9574">
<or_exp><and_exp><literal name="tmp_7_4_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4910" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_120 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_120"/></StgValue>
</operation>

<operation id="8448" st_id="1969" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9574">
<or_exp><and_exp><literal name="tmp_7_4_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_17 = add nsw i32 %C_load_120, %tmp_11_4_17

]]></node>
<StgValue><ssdm name="tmp_12_4_17"/></StgValue>
</operation>

<operation id="8449" st_id="1969" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9574">
<or_exp><and_exp><literal name="tmp_7_4_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4912" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_17, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8450" st_id="1969" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9574">
<or_exp><and_exp><literal name="tmp_7_4_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4913" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8451" st_id="1969" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4915" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.18:0  %k_1_4_18 = add i7 %k_4, 19

]]></node>
<StgValue><ssdm name="k_1_4_18"/></StgValue>
</operation>

<operation id="8452" st_id="1969" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4916" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.18:1  %k_1_4_18_cast = zext i7 %k_1_4_18 to i8

]]></node>
<StgValue><ssdm name="k_1_4_18_cast"/></StgValue>
</operation>

<operation id="8453" st_id="1969" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4917" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.18:2  %tmp_7_4_18 = icmp ult i8 %k_1_4_18_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_18"/></StgValue>
</operation>

<operation id="8454" st_id="1969" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4918" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.18:3  br i1 %tmp_7_4_18, label %237, label %._crit_edge.4.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1970" st_id="1970">

<operation id="8455" st_id="1970" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4920" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_18_trn_cast1 = zext i7 %k_1_4_18 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_18_trn_cast1"/></StgValue>
</operation>

<operation id="8456" st_id="1970" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4921" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_18_trn_cast = zext i7 %k_1_4_18 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_18_trn_cast"/></StgValue>
</operation>

<operation id="8457" st_id="1970" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4922" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr91 = add i14 %tmp_10_4_18_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr91"/></StgValue>
</operation>

<operation id="8458" st_id="1970" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4923" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_290 = zext i14 %p_addr91 to i64

]]></node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="8459" st_id="1970" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4924" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_125 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_290

]]></node>
<StgValue><ssdm name="A_addr_125"/></StgValue>
</operation>

<operation id="8460" st_id="1970" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4925" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_125 = load i32* %A_addr_125, align 4

]]></node>
<StgValue><ssdm name="A_load_125"/></StgValue>
</operation>

<operation id="8461" st_id="1970" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4926" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr485 = mul i13 %tmp_10_4_18_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr485"/></StgValue>
</operation>

<operation id="8462" st_id="1970" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4927" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr486 = add i13 %tmp_4_trn_cast1, %p_addr485

]]></node>
<StgValue><ssdm name="p_addr486"/></StgValue>
</operation>

<operation id="8463" st_id="1970" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4928" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_291 = zext i13 %p_addr486 to i64

]]></node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="8464" st_id="1970" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4929" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_125 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_291

]]></node>
<StgValue><ssdm name="B_addr_125"/></StgValue>
</operation>

<operation id="8465" st_id="1970" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4930" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_125 = load i32* %B_addr_125, align 4

]]></node>
<StgValue><ssdm name="B_load_125"/></StgValue>
</operation>
</state>

<state id="1971" st_id="1971">

<operation id="8466" st_id="1971" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4925" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_125 = load i32* %A_addr_125, align 4

]]></node>
<StgValue><ssdm name="A_load_125"/></StgValue>
</operation>

<operation id="8467" st_id="1971" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4930" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_125 = load i32* %B_addr_125, align 4

]]></node>
<StgValue><ssdm name="B_load_125"/></StgValue>
</operation>
</state>

<state id="1972" st_id="1972">

<operation id="8468" st_id="1972" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_18 = mul nsw i32 %B_load_125, %A_load_125

]]></node>
<StgValue><ssdm name="tmp_11_4_18"/></StgValue>
</operation>
</state>

<state id="1973" st_id="1973">

<operation id="8469" st_id="1973" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_18 = mul nsw i32 %B_load_125, %A_load_125

]]></node>
<StgValue><ssdm name="tmp_11_4_18"/></StgValue>
</operation>
</state>

<state id="1974" st_id="1974">

<operation id="8470" st_id="1974" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_18 = mul nsw i32 %B_load_125, %A_load_125

]]></node>
<StgValue><ssdm name="tmp_11_4_18"/></StgValue>
</operation>
</state>

<state id="1975" st_id="1975">

<operation id="8471" st_id="1975" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_18 = mul nsw i32 %B_load_125, %A_load_125

]]></node>
<StgValue><ssdm name="tmp_11_4_18"/></StgValue>
</operation>
</state>

<state id="1976" st_id="1976">

<operation id="8472" st_id="1976" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_18 = mul nsw i32 %B_load_125, %A_load_125

]]></node>
<StgValue><ssdm name="tmp_11_4_18"/></StgValue>
</operation>
</state>

<state id="1977" st_id="1977">

<operation id="8473" st_id="1977" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_18 = mul nsw i32 %B_load_125, %A_load_125

]]></node>
<StgValue><ssdm name="tmp_11_4_18"/></StgValue>
</operation>

<operation id="8474" st_id="1977" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4932" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_125 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_125"/></StgValue>
</operation>
</state>

<state id="1978" st_id="1978">

<operation id="8475" st_id="1978" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9586">
<or_exp><and_exp><literal name="tmp_7_4_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4932" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_125 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_125"/></StgValue>
</operation>

<operation id="8476" st_id="1978" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9586">
<or_exp><and_exp><literal name="tmp_7_4_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_18 = add nsw i32 %C_load_125, %tmp_11_4_18

]]></node>
<StgValue><ssdm name="tmp_12_4_18"/></StgValue>
</operation>

<operation id="8477" st_id="1978" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9586">
<or_exp><and_exp><literal name="tmp_7_4_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4934" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_18, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8478" st_id="1978" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9586">
<or_exp><and_exp><literal name="tmp_7_4_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4935" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8479" st_id="1978" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4937" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.19:0  %k_1_4_19 = add i7 %k_4, 20

]]></node>
<StgValue><ssdm name="k_1_4_19"/></StgValue>
</operation>

<operation id="8480" st_id="1978" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4938" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.19:1  %k_1_4_19_cast = zext i7 %k_1_4_19 to i8

]]></node>
<StgValue><ssdm name="k_1_4_19_cast"/></StgValue>
</operation>

<operation id="8481" st_id="1978" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4939" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.19:2  %tmp_7_4_19 = icmp ult i8 %k_1_4_19_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_19"/></StgValue>
</operation>

<operation id="8482" st_id="1978" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4940" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.19:3  br i1 %tmp_7_4_19, label %238, label %._crit_edge.4.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1979" st_id="1979">

<operation id="8483" st_id="1979" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4942" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_19_trn_cast1 = zext i7 %k_1_4_19 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_19_trn_cast1"/></StgValue>
</operation>

<operation id="8484" st_id="1979" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4943" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_19_trn_cast = zext i7 %k_1_4_19 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_19_trn_cast"/></StgValue>
</operation>

<operation id="8485" st_id="1979" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4944" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr88 = add i14 %tmp_10_4_19_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr88"/></StgValue>
</operation>

<operation id="8486" st_id="1979" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4945" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_300 = zext i14 %p_addr88 to i64

]]></node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="8487" st_id="1979" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4946" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_130 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_300

]]></node>
<StgValue><ssdm name="A_addr_130"/></StgValue>
</operation>

<operation id="8488" st_id="1979" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4947" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_130 = load i32* %A_addr_130, align 4

]]></node>
<StgValue><ssdm name="A_load_130"/></StgValue>
</operation>

<operation id="8489" st_id="1979" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4948" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr503 = mul i13 %tmp_10_4_19_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr503"/></StgValue>
</operation>

<operation id="8490" st_id="1979" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4949" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr504 = add i13 %tmp_4_trn_cast1, %p_addr503

]]></node>
<StgValue><ssdm name="p_addr504"/></StgValue>
</operation>

<operation id="8491" st_id="1979" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4950" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_301 = zext i13 %p_addr504 to i64

]]></node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="8492" st_id="1979" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4951" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_130 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_301

]]></node>
<StgValue><ssdm name="B_addr_130"/></StgValue>
</operation>

<operation id="8493" st_id="1979" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4952" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_130 = load i32* %B_addr_130, align 4

]]></node>
<StgValue><ssdm name="B_load_130"/></StgValue>
</operation>
</state>

<state id="1980" st_id="1980">

<operation id="8494" st_id="1980" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4947" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_130 = load i32* %A_addr_130, align 4

]]></node>
<StgValue><ssdm name="A_load_130"/></StgValue>
</operation>

<operation id="8495" st_id="1980" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4952" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_130 = load i32* %B_addr_130, align 4

]]></node>
<StgValue><ssdm name="B_load_130"/></StgValue>
</operation>
</state>

<state id="1981" st_id="1981">

<operation id="8496" st_id="1981" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_19 = mul nsw i32 %B_load_130, %A_load_130

]]></node>
<StgValue><ssdm name="tmp_11_4_19"/></StgValue>
</operation>
</state>

<state id="1982" st_id="1982">

<operation id="8497" st_id="1982" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_19 = mul nsw i32 %B_load_130, %A_load_130

]]></node>
<StgValue><ssdm name="tmp_11_4_19"/></StgValue>
</operation>
</state>

<state id="1983" st_id="1983">

<operation id="8498" st_id="1983" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_19 = mul nsw i32 %B_load_130, %A_load_130

]]></node>
<StgValue><ssdm name="tmp_11_4_19"/></StgValue>
</operation>
</state>

<state id="1984" st_id="1984">

<operation id="8499" st_id="1984" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_19 = mul nsw i32 %B_load_130, %A_load_130

]]></node>
<StgValue><ssdm name="tmp_11_4_19"/></StgValue>
</operation>
</state>

<state id="1985" st_id="1985">

<operation id="8500" st_id="1985" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_19 = mul nsw i32 %B_load_130, %A_load_130

]]></node>
<StgValue><ssdm name="tmp_11_4_19"/></StgValue>
</operation>
</state>

<state id="1986" st_id="1986">

<operation id="8501" st_id="1986" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_19 = mul nsw i32 %B_load_130, %A_load_130

]]></node>
<StgValue><ssdm name="tmp_11_4_19"/></StgValue>
</operation>

<operation id="8502" st_id="1986" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4954" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_130 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_130"/></StgValue>
</operation>
</state>

<state id="1987" st_id="1987">

<operation id="8503" st_id="1987" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9598">
<or_exp><and_exp><literal name="tmp_7_4_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4954" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_130 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_130"/></StgValue>
</operation>

<operation id="8504" st_id="1987" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9598">
<or_exp><and_exp><literal name="tmp_7_4_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_19 = add nsw i32 %C_load_130, %tmp_11_4_19

]]></node>
<StgValue><ssdm name="tmp_12_4_19"/></StgValue>
</operation>

<operation id="8505" st_id="1987" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9598">
<or_exp><and_exp><literal name="tmp_7_4_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4956" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_19, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8506" st_id="1987" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9598">
<or_exp><and_exp><literal name="tmp_7_4_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4957" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8507" st_id="1987" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4959" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.20:0  %k_1_4_20 = add i7 %k_4, 21

]]></node>
<StgValue><ssdm name="k_1_4_20"/></StgValue>
</operation>

<operation id="8508" st_id="1987" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4960" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.20:1  %k_1_4_20_cast = zext i7 %k_1_4_20 to i8

]]></node>
<StgValue><ssdm name="k_1_4_20_cast"/></StgValue>
</operation>

<operation id="8509" st_id="1987" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4961" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.20:2  %tmp_7_4_20 = icmp ult i8 %k_1_4_20_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_20"/></StgValue>
</operation>

<operation id="8510" st_id="1987" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4962" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.20:3  br i1 %tmp_7_4_20, label %239, label %._crit_edge.4.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1988" st_id="1988">

<operation id="8511" st_id="1988" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4964" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_20_trn_cast1 = zext i7 %k_1_4_20 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_20_trn_cast1"/></StgValue>
</operation>

<operation id="8512" st_id="1988" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4965" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_20_trn_cast = zext i7 %k_1_4_20 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_20_trn_cast"/></StgValue>
</operation>

<operation id="8513" st_id="1988" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4966" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr85 = add i14 %tmp_10_4_20_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr85"/></StgValue>
</operation>

<operation id="8514" st_id="1988" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4967" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_310 = zext i14 %p_addr85 to i64

]]></node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="8515" st_id="1988" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4968" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_135 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_310

]]></node>
<StgValue><ssdm name="A_addr_135"/></StgValue>
</operation>

<operation id="8516" st_id="1988" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4969" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_135 = load i32* %A_addr_135, align 4

]]></node>
<StgValue><ssdm name="A_load_135"/></StgValue>
</operation>

<operation id="8517" st_id="1988" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4970" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr516 = mul i13 %tmp_10_4_20_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr516"/></StgValue>
</operation>

<operation id="8518" st_id="1988" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4971" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr517 = add i13 %tmp_4_trn_cast1, %p_addr516

]]></node>
<StgValue><ssdm name="p_addr517"/></StgValue>
</operation>

<operation id="8519" st_id="1988" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4972" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_311 = zext i13 %p_addr517 to i64

]]></node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="8520" st_id="1988" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4973" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_135 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_311

]]></node>
<StgValue><ssdm name="B_addr_135"/></StgValue>
</operation>

<operation id="8521" st_id="1988" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4974" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_135 = load i32* %B_addr_135, align 4

]]></node>
<StgValue><ssdm name="B_load_135"/></StgValue>
</operation>
</state>

<state id="1989" st_id="1989">

<operation id="8522" st_id="1989" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4969" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_135 = load i32* %A_addr_135, align 4

]]></node>
<StgValue><ssdm name="A_load_135"/></StgValue>
</operation>

<operation id="8523" st_id="1989" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4974" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_135 = load i32* %B_addr_135, align 4

]]></node>
<StgValue><ssdm name="B_load_135"/></StgValue>
</operation>
</state>

<state id="1990" st_id="1990">

<operation id="8524" st_id="1990" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_20 = mul nsw i32 %B_load_135, %A_load_135

]]></node>
<StgValue><ssdm name="tmp_11_4_20"/></StgValue>
</operation>
</state>

<state id="1991" st_id="1991">

<operation id="8525" st_id="1991" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_20 = mul nsw i32 %B_load_135, %A_load_135

]]></node>
<StgValue><ssdm name="tmp_11_4_20"/></StgValue>
</operation>
</state>

<state id="1992" st_id="1992">

<operation id="8526" st_id="1992" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_20 = mul nsw i32 %B_load_135, %A_load_135

]]></node>
<StgValue><ssdm name="tmp_11_4_20"/></StgValue>
</operation>
</state>

<state id="1993" st_id="1993">

<operation id="8527" st_id="1993" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_20 = mul nsw i32 %B_load_135, %A_load_135

]]></node>
<StgValue><ssdm name="tmp_11_4_20"/></StgValue>
</operation>
</state>

<state id="1994" st_id="1994">

<operation id="8528" st_id="1994" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_20 = mul nsw i32 %B_load_135, %A_load_135

]]></node>
<StgValue><ssdm name="tmp_11_4_20"/></StgValue>
</operation>
</state>

<state id="1995" st_id="1995">

<operation id="8529" st_id="1995" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_20 = mul nsw i32 %B_load_135, %A_load_135

]]></node>
<StgValue><ssdm name="tmp_11_4_20"/></StgValue>
</operation>

<operation id="8530" st_id="1995" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4976" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_135 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_135"/></StgValue>
</operation>
</state>

<state id="1996" st_id="1996">

<operation id="8531" st_id="1996" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9610">
<or_exp><and_exp><literal name="tmp_7_4_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4976" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_135 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_135"/></StgValue>
</operation>

<operation id="8532" st_id="1996" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9610">
<or_exp><and_exp><literal name="tmp_7_4_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_20 = add nsw i32 %C_load_135, %tmp_11_4_20

]]></node>
<StgValue><ssdm name="tmp_12_4_20"/></StgValue>
</operation>

<operation id="8533" st_id="1996" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9610">
<or_exp><and_exp><literal name="tmp_7_4_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4978" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_20, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8534" st_id="1996" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9610">
<or_exp><and_exp><literal name="tmp_7_4_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4979" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8535" st_id="1996" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4981" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.21:0  %k_1_4_21 = add i7 %k_4, 22

]]></node>
<StgValue><ssdm name="k_1_4_21"/></StgValue>
</operation>

<operation id="8536" st_id="1996" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4982" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.21:1  %k_1_4_21_cast = zext i7 %k_1_4_21 to i8

]]></node>
<StgValue><ssdm name="k_1_4_21_cast"/></StgValue>
</operation>

<operation id="8537" st_id="1996" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4983" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.21:2  %tmp_7_4_21 = icmp ult i8 %k_1_4_21_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_21"/></StgValue>
</operation>

<operation id="8538" st_id="1996" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4984" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.21:3  br i1 %tmp_7_4_21, label %240, label %._crit_edge.4.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1997" st_id="1997">

<operation id="8539" st_id="1997" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4986" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_21_trn_cast1 = zext i7 %k_1_4_21 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_21_trn_cast1"/></StgValue>
</operation>

<operation id="8540" st_id="1997" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4987" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_21_trn_cast = zext i7 %k_1_4_21 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_21_trn_cast"/></StgValue>
</operation>

<operation id="8541" st_id="1997" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4988" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr82 = add i14 %tmp_10_4_21_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr82"/></StgValue>
</operation>

<operation id="8542" st_id="1997" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4989" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_320 = zext i14 %p_addr82 to i64

]]></node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="8543" st_id="1997" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4990" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_140 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_320

]]></node>
<StgValue><ssdm name="A_addr_140"/></StgValue>
</operation>

<operation id="8544" st_id="1997" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4991" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_140 = load i32* %A_addr_140, align 4

]]></node>
<StgValue><ssdm name="A_load_140"/></StgValue>
</operation>

<operation id="8545" st_id="1997" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4992" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr527 = mul i13 %tmp_10_4_21_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr527"/></StgValue>
</operation>

<operation id="8546" st_id="1997" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4993" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr528 = add i13 %tmp_4_trn_cast1, %p_addr527

]]></node>
<StgValue><ssdm name="p_addr528"/></StgValue>
</operation>

<operation id="8547" st_id="1997" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4994" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_321 = zext i13 %p_addr528 to i64

]]></node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="8548" st_id="1997" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4995" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_140 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_321

]]></node>
<StgValue><ssdm name="B_addr_140"/></StgValue>
</operation>

<operation id="8549" st_id="1997" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4996" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_140 = load i32* %B_addr_140, align 4

]]></node>
<StgValue><ssdm name="B_load_140"/></StgValue>
</operation>
</state>

<state id="1998" st_id="1998">

<operation id="8550" st_id="1998" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4991" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_140 = load i32* %A_addr_140, align 4

]]></node>
<StgValue><ssdm name="A_load_140"/></StgValue>
</operation>

<operation id="8551" st_id="1998" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4996" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_140 = load i32* %B_addr_140, align 4

]]></node>
<StgValue><ssdm name="B_load_140"/></StgValue>
</operation>
</state>

<state id="1999" st_id="1999">

<operation id="8552" st_id="1999" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_21 = mul nsw i32 %B_load_140, %A_load_140

]]></node>
<StgValue><ssdm name="tmp_11_4_21"/></StgValue>
</operation>
</state>

<state id="2000" st_id="2000">

<operation id="8553" st_id="2000" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_21 = mul nsw i32 %B_load_140, %A_load_140

]]></node>
<StgValue><ssdm name="tmp_11_4_21"/></StgValue>
</operation>
</state>

<state id="2001" st_id="2001">

<operation id="8554" st_id="2001" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_21 = mul nsw i32 %B_load_140, %A_load_140

]]></node>
<StgValue><ssdm name="tmp_11_4_21"/></StgValue>
</operation>
</state>

<state id="2002" st_id="2002">

<operation id="8555" st_id="2002" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_21 = mul nsw i32 %B_load_140, %A_load_140

]]></node>
<StgValue><ssdm name="tmp_11_4_21"/></StgValue>
</operation>
</state>

<state id="2003" st_id="2003">

<operation id="8556" st_id="2003" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_21 = mul nsw i32 %B_load_140, %A_load_140

]]></node>
<StgValue><ssdm name="tmp_11_4_21"/></StgValue>
</operation>
</state>

<state id="2004" st_id="2004">

<operation id="8557" st_id="2004" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_21 = mul nsw i32 %B_load_140, %A_load_140

]]></node>
<StgValue><ssdm name="tmp_11_4_21"/></StgValue>
</operation>

<operation id="8558" st_id="2004" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4998" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_140 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_140"/></StgValue>
</operation>
</state>

<state id="2005" st_id="2005">

<operation id="8559" st_id="2005" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9622">
<or_exp><and_exp><literal name="tmp_7_4_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4998" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_140 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_140"/></StgValue>
</operation>

<operation id="8560" st_id="2005" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9622">
<or_exp><and_exp><literal name="tmp_7_4_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_21 = add nsw i32 %C_load_140, %tmp_11_4_21

]]></node>
<StgValue><ssdm name="tmp_12_4_21"/></StgValue>
</operation>

<operation id="8561" st_id="2005" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9622">
<or_exp><and_exp><literal name="tmp_7_4_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5000" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_21, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8562" st_id="2005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9622">
<or_exp><and_exp><literal name="tmp_7_4_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5001" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8563" st_id="2005" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5003" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.22:0  %k_1_4_22 = add i7 %k_4, 23

]]></node>
<StgValue><ssdm name="k_1_4_22"/></StgValue>
</operation>

<operation id="8564" st_id="2005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5004" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.22:1  %k_1_4_22_cast = zext i7 %k_1_4_22 to i8

]]></node>
<StgValue><ssdm name="k_1_4_22_cast"/></StgValue>
</operation>

<operation id="8565" st_id="2005" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5005" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.22:2  %tmp_7_4_22 = icmp ult i8 %k_1_4_22_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_22"/></StgValue>
</operation>

<operation id="8566" st_id="2005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5006" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.22:3  br i1 %tmp_7_4_22, label %241, label %._crit_edge.4.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2006" st_id="2006">

<operation id="8567" st_id="2006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5008" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_22_trn_cast1 = zext i7 %k_1_4_22 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_22_trn_cast1"/></StgValue>
</operation>

<operation id="8568" st_id="2006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5009" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_22_trn_cast = zext i7 %k_1_4_22 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_22_trn_cast"/></StgValue>
</operation>

<operation id="8569" st_id="2006" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5010" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr79 = add i14 %tmp_10_4_22_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr79"/></StgValue>
</operation>

<operation id="8570" st_id="2006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5011" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_330 = zext i14 %p_addr79 to i64

]]></node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="8571" st_id="2006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5012" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_145 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_330

]]></node>
<StgValue><ssdm name="A_addr_145"/></StgValue>
</operation>

<operation id="8572" st_id="2006" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5013" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_145 = load i32* %A_addr_145, align 4

]]></node>
<StgValue><ssdm name="A_load_145"/></StgValue>
</operation>

<operation id="8573" st_id="2006" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5014" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr538 = mul i13 %tmp_10_4_22_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr538"/></StgValue>
</operation>

<operation id="8574" st_id="2006" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5015" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr539 = add i13 %tmp_4_trn_cast1, %p_addr538

]]></node>
<StgValue><ssdm name="p_addr539"/></StgValue>
</operation>

<operation id="8575" st_id="2006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5016" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_331 = zext i13 %p_addr539 to i64

]]></node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="8576" st_id="2006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5017" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_145 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_331

]]></node>
<StgValue><ssdm name="B_addr_145"/></StgValue>
</operation>

<operation id="8577" st_id="2006" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5018" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_145 = load i32* %B_addr_145, align 4

]]></node>
<StgValue><ssdm name="B_load_145"/></StgValue>
</operation>
</state>

<state id="2007" st_id="2007">

<operation id="8578" st_id="2007" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5013" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_145 = load i32* %A_addr_145, align 4

]]></node>
<StgValue><ssdm name="A_load_145"/></StgValue>
</operation>

<operation id="8579" st_id="2007" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5018" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_145 = load i32* %B_addr_145, align 4

]]></node>
<StgValue><ssdm name="B_load_145"/></StgValue>
</operation>
</state>

<state id="2008" st_id="2008">

<operation id="8580" st_id="2008" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_22 = mul nsw i32 %B_load_145, %A_load_145

]]></node>
<StgValue><ssdm name="tmp_11_4_22"/></StgValue>
</operation>
</state>

<state id="2009" st_id="2009">

<operation id="8581" st_id="2009" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_22 = mul nsw i32 %B_load_145, %A_load_145

]]></node>
<StgValue><ssdm name="tmp_11_4_22"/></StgValue>
</operation>
</state>

<state id="2010" st_id="2010">

<operation id="8582" st_id="2010" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_22 = mul nsw i32 %B_load_145, %A_load_145

]]></node>
<StgValue><ssdm name="tmp_11_4_22"/></StgValue>
</operation>
</state>

<state id="2011" st_id="2011">

<operation id="8583" st_id="2011" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_22 = mul nsw i32 %B_load_145, %A_load_145

]]></node>
<StgValue><ssdm name="tmp_11_4_22"/></StgValue>
</operation>
</state>

<state id="2012" st_id="2012">

<operation id="8584" st_id="2012" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_22 = mul nsw i32 %B_load_145, %A_load_145

]]></node>
<StgValue><ssdm name="tmp_11_4_22"/></StgValue>
</operation>
</state>

<state id="2013" st_id="2013">

<operation id="8585" st_id="2013" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_22 = mul nsw i32 %B_load_145, %A_load_145

]]></node>
<StgValue><ssdm name="tmp_11_4_22"/></StgValue>
</operation>

<operation id="8586" st_id="2013" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5020" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_145 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_145"/></StgValue>
</operation>
</state>

<state id="2014" st_id="2014">

<operation id="8587" st_id="2014" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9634">
<or_exp><and_exp><literal name="tmp_7_4_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5020" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_145 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_145"/></StgValue>
</operation>

<operation id="8588" st_id="2014" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9634">
<or_exp><and_exp><literal name="tmp_7_4_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_22 = add nsw i32 %C_load_145, %tmp_11_4_22

]]></node>
<StgValue><ssdm name="tmp_12_4_22"/></StgValue>
</operation>

<operation id="8589" st_id="2014" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9634">
<or_exp><and_exp><literal name="tmp_7_4_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5022" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_22, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8590" st_id="2014" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9634">
<or_exp><and_exp><literal name="tmp_7_4_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5023" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8591" st_id="2014" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5025" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.23:0  %k_1_4_23 = add i7 %k_4, 24

]]></node>
<StgValue><ssdm name="k_1_4_23"/></StgValue>
</operation>

<operation id="8592" st_id="2014" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5026" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.23:1  %k_1_4_23_cast = zext i7 %k_1_4_23 to i8

]]></node>
<StgValue><ssdm name="k_1_4_23_cast"/></StgValue>
</operation>

<operation id="8593" st_id="2014" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5027" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.23:2  %tmp_7_4_23 = icmp ult i8 %k_1_4_23_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_23"/></StgValue>
</operation>

<operation id="8594" st_id="2014" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5028" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.23:3  br i1 %tmp_7_4_23, label %242, label %._crit_edge.4.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2015" st_id="2015">

<operation id="8595" st_id="2015" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5030" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_23_trn_cast1 = zext i7 %k_1_4_23 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_23_trn_cast1"/></StgValue>
</operation>

<operation id="8596" st_id="2015" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5031" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_23_trn_cast = zext i7 %k_1_4_23 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_23_trn_cast"/></StgValue>
</operation>

<operation id="8597" st_id="2015" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5032" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr76 = add i14 %tmp_10_4_23_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr76"/></StgValue>
</operation>

<operation id="8598" st_id="2015" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5033" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_340 = zext i14 %p_addr76 to i64

]]></node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="8599" st_id="2015" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5034" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_150 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_340

]]></node>
<StgValue><ssdm name="A_addr_150"/></StgValue>
</operation>

<operation id="8600" st_id="2015" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5035" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_150 = load i32* %A_addr_150, align 4

]]></node>
<StgValue><ssdm name="A_load_150"/></StgValue>
</operation>

<operation id="8601" st_id="2015" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5036" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr549 = mul i13 %tmp_10_4_23_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr549"/></StgValue>
</operation>

<operation id="8602" st_id="2015" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5037" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr550 = add i13 %tmp_4_trn_cast1, %p_addr549

]]></node>
<StgValue><ssdm name="p_addr550"/></StgValue>
</operation>

<operation id="8603" st_id="2015" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5038" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_341 = zext i13 %p_addr550 to i64

]]></node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="8604" st_id="2015" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5039" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_150 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_341

]]></node>
<StgValue><ssdm name="B_addr_150"/></StgValue>
</operation>

<operation id="8605" st_id="2015" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5040" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_150 = load i32* %B_addr_150, align 4

]]></node>
<StgValue><ssdm name="B_load_150"/></StgValue>
</operation>
</state>

<state id="2016" st_id="2016">

<operation id="8606" st_id="2016" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5035" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_150 = load i32* %A_addr_150, align 4

]]></node>
<StgValue><ssdm name="A_load_150"/></StgValue>
</operation>

<operation id="8607" st_id="2016" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5040" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_150 = load i32* %B_addr_150, align 4

]]></node>
<StgValue><ssdm name="B_load_150"/></StgValue>
</operation>
</state>

<state id="2017" st_id="2017">

<operation id="8608" st_id="2017" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_23 = mul nsw i32 %B_load_150, %A_load_150

]]></node>
<StgValue><ssdm name="tmp_11_4_23"/></StgValue>
</operation>
</state>

<state id="2018" st_id="2018">

<operation id="8609" st_id="2018" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_23 = mul nsw i32 %B_load_150, %A_load_150

]]></node>
<StgValue><ssdm name="tmp_11_4_23"/></StgValue>
</operation>
</state>

<state id="2019" st_id="2019">

<operation id="8610" st_id="2019" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_23 = mul nsw i32 %B_load_150, %A_load_150

]]></node>
<StgValue><ssdm name="tmp_11_4_23"/></StgValue>
</operation>
</state>

<state id="2020" st_id="2020">

<operation id="8611" st_id="2020" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_23 = mul nsw i32 %B_load_150, %A_load_150

]]></node>
<StgValue><ssdm name="tmp_11_4_23"/></StgValue>
</operation>
</state>

<state id="2021" st_id="2021">

<operation id="8612" st_id="2021" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_23 = mul nsw i32 %B_load_150, %A_load_150

]]></node>
<StgValue><ssdm name="tmp_11_4_23"/></StgValue>
</operation>
</state>

<state id="2022" st_id="2022">

<operation id="8613" st_id="2022" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_23 = mul nsw i32 %B_load_150, %A_load_150

]]></node>
<StgValue><ssdm name="tmp_11_4_23"/></StgValue>
</operation>

<operation id="8614" st_id="2022" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5042" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_150 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_150"/></StgValue>
</operation>
</state>

<state id="2023" st_id="2023">

<operation id="8615" st_id="2023" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9646">
<or_exp><and_exp><literal name="tmp_7_4_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5042" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_150 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_150"/></StgValue>
</operation>

<operation id="8616" st_id="2023" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9646">
<or_exp><and_exp><literal name="tmp_7_4_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_23 = add nsw i32 %C_load_150, %tmp_11_4_23

]]></node>
<StgValue><ssdm name="tmp_12_4_23"/></StgValue>
</operation>

<operation id="8617" st_id="2023" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9646">
<or_exp><and_exp><literal name="tmp_7_4_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5044" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_23, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8618" st_id="2023" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9646">
<or_exp><and_exp><literal name="tmp_7_4_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5045" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8619" st_id="2023" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5047" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.24:0  %k_1_4_24 = add i7 %k_4, 25

]]></node>
<StgValue><ssdm name="k_1_4_24"/></StgValue>
</operation>

<operation id="8620" st_id="2023" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5048" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.24:1  %k_1_4_24_cast = zext i7 %k_1_4_24 to i8

]]></node>
<StgValue><ssdm name="k_1_4_24_cast"/></StgValue>
</operation>

<operation id="8621" st_id="2023" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5049" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.24:2  %tmp_7_4_24 = icmp ult i8 %k_1_4_24_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_24"/></StgValue>
</operation>

<operation id="8622" st_id="2023" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5050" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.24:3  br i1 %tmp_7_4_24, label %243, label %._crit_edge.4.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2024" st_id="2024">

<operation id="8623" st_id="2024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5052" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_24_trn_cast1 = zext i7 %k_1_4_24 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_24_trn_cast1"/></StgValue>
</operation>

<operation id="8624" st_id="2024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5053" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_24_trn_cast = zext i7 %k_1_4_24 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_24_trn_cast"/></StgValue>
</operation>

<operation id="8625" st_id="2024" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5054" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr73 = add i14 %tmp_10_4_24_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr73"/></StgValue>
</operation>

<operation id="8626" st_id="2024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5055" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_350 = zext i14 %p_addr73 to i64

]]></node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="8627" st_id="2024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5056" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_155 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_350

]]></node>
<StgValue><ssdm name="A_addr_155"/></StgValue>
</operation>

<operation id="8628" st_id="2024" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5057" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_155 = load i32* %A_addr_155, align 4

]]></node>
<StgValue><ssdm name="A_load_155"/></StgValue>
</operation>

<operation id="8629" st_id="2024" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5058" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr560 = mul i13 %tmp_10_4_24_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr560"/></StgValue>
</operation>

<operation id="8630" st_id="2024" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5059" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr561 = add i13 %tmp_4_trn_cast1, %p_addr560

]]></node>
<StgValue><ssdm name="p_addr561"/></StgValue>
</operation>

<operation id="8631" st_id="2024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5060" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_351 = zext i13 %p_addr561 to i64

]]></node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="8632" st_id="2024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5061" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_155 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_351

]]></node>
<StgValue><ssdm name="B_addr_155"/></StgValue>
</operation>

<operation id="8633" st_id="2024" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5062" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_155 = load i32* %B_addr_155, align 4

]]></node>
<StgValue><ssdm name="B_load_155"/></StgValue>
</operation>
</state>

<state id="2025" st_id="2025">

<operation id="8634" st_id="2025" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5057" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_155 = load i32* %A_addr_155, align 4

]]></node>
<StgValue><ssdm name="A_load_155"/></StgValue>
</operation>

<operation id="8635" st_id="2025" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5062" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_155 = load i32* %B_addr_155, align 4

]]></node>
<StgValue><ssdm name="B_load_155"/></StgValue>
</operation>
</state>

<state id="2026" st_id="2026">

<operation id="8636" st_id="2026" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_24 = mul nsw i32 %B_load_155, %A_load_155

]]></node>
<StgValue><ssdm name="tmp_11_4_24"/></StgValue>
</operation>
</state>

<state id="2027" st_id="2027">

<operation id="8637" st_id="2027" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_24 = mul nsw i32 %B_load_155, %A_load_155

]]></node>
<StgValue><ssdm name="tmp_11_4_24"/></StgValue>
</operation>
</state>

<state id="2028" st_id="2028">

<operation id="8638" st_id="2028" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_24 = mul nsw i32 %B_load_155, %A_load_155

]]></node>
<StgValue><ssdm name="tmp_11_4_24"/></StgValue>
</operation>
</state>

<state id="2029" st_id="2029">

<operation id="8639" st_id="2029" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_24 = mul nsw i32 %B_load_155, %A_load_155

]]></node>
<StgValue><ssdm name="tmp_11_4_24"/></StgValue>
</operation>
</state>

<state id="2030" st_id="2030">

<operation id="8640" st_id="2030" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_24 = mul nsw i32 %B_load_155, %A_load_155

]]></node>
<StgValue><ssdm name="tmp_11_4_24"/></StgValue>
</operation>
</state>

<state id="2031" st_id="2031">

<operation id="8641" st_id="2031" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_24 = mul nsw i32 %B_load_155, %A_load_155

]]></node>
<StgValue><ssdm name="tmp_11_4_24"/></StgValue>
</operation>

<operation id="8642" st_id="2031" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5064" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_155 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_155"/></StgValue>
</operation>
</state>

<state id="2032" st_id="2032">

<operation id="8643" st_id="2032" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9658">
<or_exp><and_exp><literal name="tmp_7_4_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5064" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_155 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_155"/></StgValue>
</operation>

<operation id="8644" st_id="2032" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9658">
<or_exp><and_exp><literal name="tmp_7_4_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_24 = add nsw i32 %C_load_155, %tmp_11_4_24

]]></node>
<StgValue><ssdm name="tmp_12_4_24"/></StgValue>
</operation>

<operation id="8645" st_id="2032" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9658">
<or_exp><and_exp><literal name="tmp_7_4_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5066" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_24, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8646" st_id="2032" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9658">
<or_exp><and_exp><literal name="tmp_7_4_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5067" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8647" st_id="2032" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5069" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.25:0  %k_1_4_25 = add i7 %k_4, 26

]]></node>
<StgValue><ssdm name="k_1_4_25"/></StgValue>
</operation>

<operation id="8648" st_id="2032" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5070" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.25:1  %k_1_4_25_cast = zext i7 %k_1_4_25 to i8

]]></node>
<StgValue><ssdm name="k_1_4_25_cast"/></StgValue>
</operation>

<operation id="8649" st_id="2032" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5071" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.25:2  %tmp_7_4_25 = icmp ult i8 %k_1_4_25_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_25"/></StgValue>
</operation>

<operation id="8650" st_id="2032" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5072" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.25:3  br i1 %tmp_7_4_25, label %244, label %._crit_edge.4.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2033" st_id="2033">

<operation id="8651" st_id="2033" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5074" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_25_trn_cast1 = zext i7 %k_1_4_25 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_25_trn_cast1"/></StgValue>
</operation>

<operation id="8652" st_id="2033" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5075" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_25_trn_cast = zext i7 %k_1_4_25 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_25_trn_cast"/></StgValue>
</operation>

<operation id="8653" st_id="2033" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5076" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr70 = add i14 %tmp_10_4_25_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr70"/></StgValue>
</operation>

<operation id="8654" st_id="2033" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5077" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_360 = zext i14 %p_addr70 to i64

]]></node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="8655" st_id="2033" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5078" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_160 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_360

]]></node>
<StgValue><ssdm name="A_addr_160"/></StgValue>
</operation>

<operation id="8656" st_id="2033" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5079" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_160 = load i32* %A_addr_160, align 4

]]></node>
<StgValue><ssdm name="A_load_160"/></StgValue>
</operation>

<operation id="8657" st_id="2033" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5080" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr571 = mul i13 %tmp_10_4_25_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr571"/></StgValue>
</operation>

<operation id="8658" st_id="2033" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5081" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr572 = add i13 %tmp_4_trn_cast1, %p_addr571

]]></node>
<StgValue><ssdm name="p_addr572"/></StgValue>
</operation>

<operation id="8659" st_id="2033" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5082" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_361 = zext i13 %p_addr572 to i64

]]></node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="8660" st_id="2033" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5083" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_160 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_361

]]></node>
<StgValue><ssdm name="B_addr_160"/></StgValue>
</operation>

<operation id="8661" st_id="2033" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5084" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_160 = load i32* %B_addr_160, align 4

]]></node>
<StgValue><ssdm name="B_load_160"/></StgValue>
</operation>
</state>

<state id="2034" st_id="2034">

<operation id="8662" st_id="2034" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5079" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_160 = load i32* %A_addr_160, align 4

]]></node>
<StgValue><ssdm name="A_load_160"/></StgValue>
</operation>

<operation id="8663" st_id="2034" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5084" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_160 = load i32* %B_addr_160, align 4

]]></node>
<StgValue><ssdm name="B_load_160"/></StgValue>
</operation>
</state>

<state id="2035" st_id="2035">

<operation id="8664" st_id="2035" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_25 = mul nsw i32 %B_load_160, %A_load_160

]]></node>
<StgValue><ssdm name="tmp_11_4_25"/></StgValue>
</operation>
</state>

<state id="2036" st_id="2036">

<operation id="8665" st_id="2036" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_25 = mul nsw i32 %B_load_160, %A_load_160

]]></node>
<StgValue><ssdm name="tmp_11_4_25"/></StgValue>
</operation>
</state>

<state id="2037" st_id="2037">

<operation id="8666" st_id="2037" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_25 = mul nsw i32 %B_load_160, %A_load_160

]]></node>
<StgValue><ssdm name="tmp_11_4_25"/></StgValue>
</operation>
</state>

<state id="2038" st_id="2038">

<operation id="8667" st_id="2038" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_25 = mul nsw i32 %B_load_160, %A_load_160

]]></node>
<StgValue><ssdm name="tmp_11_4_25"/></StgValue>
</operation>
</state>

<state id="2039" st_id="2039">

<operation id="8668" st_id="2039" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_25 = mul nsw i32 %B_load_160, %A_load_160

]]></node>
<StgValue><ssdm name="tmp_11_4_25"/></StgValue>
</operation>
</state>

<state id="2040" st_id="2040">

<operation id="8669" st_id="2040" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_25 = mul nsw i32 %B_load_160, %A_load_160

]]></node>
<StgValue><ssdm name="tmp_11_4_25"/></StgValue>
</operation>

<operation id="8670" st_id="2040" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5086" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_160 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_160"/></StgValue>
</operation>
</state>

<state id="2041" st_id="2041">

<operation id="8671" st_id="2041" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9670">
<or_exp><and_exp><literal name="tmp_7_4_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5086" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_160 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_160"/></StgValue>
</operation>

<operation id="8672" st_id="2041" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9670">
<or_exp><and_exp><literal name="tmp_7_4_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_25 = add nsw i32 %C_load_160, %tmp_11_4_25

]]></node>
<StgValue><ssdm name="tmp_12_4_25"/></StgValue>
</operation>

<operation id="8673" st_id="2041" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9670">
<or_exp><and_exp><literal name="tmp_7_4_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5088" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_25, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8674" st_id="2041" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9670">
<or_exp><and_exp><literal name="tmp_7_4_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5089" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8675" st_id="2041" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5091" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.26:0  %k_1_4_26 = add i7 %k_4, 27

]]></node>
<StgValue><ssdm name="k_1_4_26"/></StgValue>
</operation>

<operation id="8676" st_id="2041" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5092" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.26:1  %k_1_4_26_cast = zext i7 %k_1_4_26 to i8

]]></node>
<StgValue><ssdm name="k_1_4_26_cast"/></StgValue>
</operation>

<operation id="8677" st_id="2041" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5093" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.26:2  %tmp_7_4_26 = icmp ult i8 %k_1_4_26_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_26"/></StgValue>
</operation>

<operation id="8678" st_id="2041" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5094" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.26:3  br i1 %tmp_7_4_26, label %245, label %._crit_edge.4.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2042" st_id="2042">

<operation id="8679" st_id="2042" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5096" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_26_trn_cast1 = zext i7 %k_1_4_26 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_26_trn_cast1"/></StgValue>
</operation>

<operation id="8680" st_id="2042" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5097" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_26_trn_cast = zext i7 %k_1_4_26 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_26_trn_cast"/></StgValue>
</operation>

<operation id="8681" st_id="2042" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5098" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr67 = add i14 %tmp_10_4_26_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr67"/></StgValue>
</operation>

<operation id="8682" st_id="2042" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5099" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_370 = zext i14 %p_addr67 to i64

]]></node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="8683" st_id="2042" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5100" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_165 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_370

]]></node>
<StgValue><ssdm name="A_addr_165"/></StgValue>
</operation>

<operation id="8684" st_id="2042" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5101" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_165 = load i32* %A_addr_165, align 4

]]></node>
<StgValue><ssdm name="A_load_165"/></StgValue>
</operation>

<operation id="8685" st_id="2042" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5102" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr582 = mul i13 %tmp_10_4_26_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr582"/></StgValue>
</operation>

<operation id="8686" st_id="2042" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr583 = add i13 %tmp_4_trn_cast1, %p_addr582

]]></node>
<StgValue><ssdm name="p_addr583"/></StgValue>
</operation>

<operation id="8687" st_id="2042" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5104" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_371 = zext i13 %p_addr583 to i64

]]></node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="8688" st_id="2042" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5105" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_165 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_371

]]></node>
<StgValue><ssdm name="B_addr_165"/></StgValue>
</operation>

<operation id="8689" st_id="2042" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5106" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_165 = load i32* %B_addr_165, align 4

]]></node>
<StgValue><ssdm name="B_load_165"/></StgValue>
</operation>
</state>

<state id="2043" st_id="2043">

<operation id="8690" st_id="2043" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5101" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_165 = load i32* %A_addr_165, align 4

]]></node>
<StgValue><ssdm name="A_load_165"/></StgValue>
</operation>

<operation id="8691" st_id="2043" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5106" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_165 = load i32* %B_addr_165, align 4

]]></node>
<StgValue><ssdm name="B_load_165"/></StgValue>
</operation>
</state>

<state id="2044" st_id="2044">

<operation id="8692" st_id="2044" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_26 = mul nsw i32 %B_load_165, %A_load_165

]]></node>
<StgValue><ssdm name="tmp_11_4_26"/></StgValue>
</operation>
</state>

<state id="2045" st_id="2045">

<operation id="8693" st_id="2045" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_26 = mul nsw i32 %B_load_165, %A_load_165

]]></node>
<StgValue><ssdm name="tmp_11_4_26"/></StgValue>
</operation>
</state>

<state id="2046" st_id="2046">

<operation id="8694" st_id="2046" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_26 = mul nsw i32 %B_load_165, %A_load_165

]]></node>
<StgValue><ssdm name="tmp_11_4_26"/></StgValue>
</operation>
</state>

<state id="2047" st_id="2047">

<operation id="8695" st_id="2047" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_26 = mul nsw i32 %B_load_165, %A_load_165

]]></node>
<StgValue><ssdm name="tmp_11_4_26"/></StgValue>
</operation>
</state>

<state id="2048" st_id="2048">

<operation id="8696" st_id="2048" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_26 = mul nsw i32 %B_load_165, %A_load_165

]]></node>
<StgValue><ssdm name="tmp_11_4_26"/></StgValue>
</operation>
</state>

<state id="2049" st_id="2049">

<operation id="8697" st_id="2049" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_26 = mul nsw i32 %B_load_165, %A_load_165

]]></node>
<StgValue><ssdm name="tmp_11_4_26"/></StgValue>
</operation>

<operation id="8698" st_id="2049" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5108" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_165 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_165"/></StgValue>
</operation>
</state>

<state id="2050" st_id="2050">

<operation id="8699" st_id="2050" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9682">
<or_exp><and_exp><literal name="tmp_7_4_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5108" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_165 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_165"/></StgValue>
</operation>

<operation id="8700" st_id="2050" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9682">
<or_exp><and_exp><literal name="tmp_7_4_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_26 = add nsw i32 %C_load_165, %tmp_11_4_26

]]></node>
<StgValue><ssdm name="tmp_12_4_26"/></StgValue>
</operation>

<operation id="8701" st_id="2050" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9682">
<or_exp><and_exp><literal name="tmp_7_4_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5110" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_26, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8702" st_id="2050" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9682">
<or_exp><and_exp><literal name="tmp_7_4_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5111" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8703" st_id="2050" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5113" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.27:0  %k_1_4_27 = add i7 %k_4, 28

]]></node>
<StgValue><ssdm name="k_1_4_27"/></StgValue>
</operation>

<operation id="8704" st_id="2050" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5114" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4.27:1  %k_1_4_27_cast = zext i7 %k_1_4_27 to i8

]]></node>
<StgValue><ssdm name="k_1_4_27_cast"/></StgValue>
</operation>

<operation id="8705" st_id="2050" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.27:2  %tmp_7_4_27 = icmp ult i8 %k_1_4_27_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_27"/></StgValue>
</operation>

<operation id="8706" st_id="2050" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.27:3  br i1 %tmp_7_4_27, label %246, label %._crit_edge.4.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2051" st_id="2051">

<operation id="8707" st_id="2051" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5118" bw="13" op_0_bw="7">
<![CDATA[
:0  %tmp_10_4_27_trn_cast1 = zext i7 %k_1_4_27 to i13

]]></node>
<StgValue><ssdm name="tmp_10_4_27_trn_cast1"/></StgValue>
</operation>

<operation id="8708" st_id="2051" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5119" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_10_4_27_trn_cast = zext i7 %k_1_4_27 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_27_trn_cast"/></StgValue>
</operation>

<operation id="8709" st_id="2051" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5120" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr64 = add i14 %tmp_10_4_27_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr64"/></StgValue>
</operation>

<operation id="8710" st_id="2051" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5121" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_380 = zext i14 %p_addr64 to i64

]]></node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="8711" st_id="2051" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5122" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_170 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_380

]]></node>
<StgValue><ssdm name="A_addr_170"/></StgValue>
</operation>

<operation id="8712" st_id="2051" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5123" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_170 = load i32* %A_addr_170, align 4

]]></node>
<StgValue><ssdm name="A_load_170"/></StgValue>
</operation>

<operation id="8713" st_id="2051" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %p_addr593 = mul i13 %tmp_10_4_27_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr593"/></StgValue>
</operation>

<operation id="8714" st_id="2051" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5125" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %p_addr594 = add i13 %tmp_4_trn_cast1, %p_addr593

]]></node>
<StgValue><ssdm name="p_addr594"/></StgValue>
</operation>

<operation id="8715" st_id="2051" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5126" bw="64" op_0_bw="13">
<![CDATA[
:8  %tmp_381 = zext i13 %p_addr594 to i64

]]></node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="8716" st_id="2051" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5127" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_170 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_381

]]></node>
<StgValue><ssdm name="B_addr_170"/></StgValue>
</operation>

<operation id="8717" st_id="2051" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5128" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_170 = load i32* %B_addr_170, align 4

]]></node>
<StgValue><ssdm name="B_load_170"/></StgValue>
</operation>
</state>

<state id="2052" st_id="2052">

<operation id="8718" st_id="2052" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5123" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_170 = load i32* %A_addr_170, align 4

]]></node>
<StgValue><ssdm name="A_load_170"/></StgValue>
</operation>

<operation id="8719" st_id="2052" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5128" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_170 = load i32* %B_addr_170, align 4

]]></node>
<StgValue><ssdm name="B_load_170"/></StgValue>
</operation>
</state>

<state id="2053" st_id="2053">

<operation id="8720" st_id="2053" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_27 = mul nsw i32 %B_load_170, %A_load_170

]]></node>
<StgValue><ssdm name="tmp_11_4_27"/></StgValue>
</operation>
</state>

<state id="2054" st_id="2054">

<operation id="8721" st_id="2054" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_27 = mul nsw i32 %B_load_170, %A_load_170

]]></node>
<StgValue><ssdm name="tmp_11_4_27"/></StgValue>
</operation>
</state>

<state id="2055" st_id="2055">

<operation id="8722" st_id="2055" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_27 = mul nsw i32 %B_load_170, %A_load_170

]]></node>
<StgValue><ssdm name="tmp_11_4_27"/></StgValue>
</operation>
</state>

<state id="2056" st_id="2056">

<operation id="8723" st_id="2056" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_27 = mul nsw i32 %B_load_170, %A_load_170

]]></node>
<StgValue><ssdm name="tmp_11_4_27"/></StgValue>
</operation>
</state>

<state id="2057" st_id="2057">

<operation id="8724" st_id="2057" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_27 = mul nsw i32 %B_load_170, %A_load_170

]]></node>
<StgValue><ssdm name="tmp_11_4_27"/></StgValue>
</operation>
</state>

<state id="2058" st_id="2058">

<operation id="8725" st_id="2058" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_27 = mul nsw i32 %B_load_170, %A_load_170

]]></node>
<StgValue><ssdm name="tmp_11_4_27"/></StgValue>
</operation>

<operation id="8726" st_id="2058" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5130" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_170 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_170"/></StgValue>
</operation>
</state>

<state id="2059" st_id="2059">

<operation id="8727" st_id="2059" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9694">
<or_exp><and_exp><literal name="tmp_7_4_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5130" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_170 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_170"/></StgValue>
</operation>

<operation id="8728" st_id="2059" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9694">
<or_exp><and_exp><literal name="tmp_7_4_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_27 = add nsw i32 %C_load_170, %tmp_11_4_27

]]></node>
<StgValue><ssdm name="tmp_12_4_27"/></StgValue>
</operation>

<operation id="8729" st_id="2059" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9694">
<or_exp><and_exp><literal name="tmp_7_4_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5132" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_27, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8730" st_id="2059" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9694">
<or_exp><and_exp><literal name="tmp_7_4_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5133" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8731" st_id="2059" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.28:0  %k_1_4_28 = add i8 %k_4_cast, 29

]]></node>
<StgValue><ssdm name="k_1_4_28"/></StgValue>
</operation>

<operation id="8732" st_id="2059" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5136" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.28:1  %tmp_7_4_28 = icmp ult i8 %k_1_4_28, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_28"/></StgValue>
</operation>

<operation id="8733" st_id="2059" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.28:2  br i1 %tmp_7_4_28, label %247, label %._crit_edge.4.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2060" st_id="2060">

<operation id="8734" st_id="2060" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5139" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_28_trn_cast1 = zext i8 %k_1_4_28 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_28_trn_cast1"/></StgValue>
</operation>

<operation id="8735" st_id="2060" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5140" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_28_trn_cast = zext i8 %k_1_4_28 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_28_trn_cast"/></StgValue>
</operation>

<operation id="8736" st_id="2060" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5141" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr61 = add i14 %tmp_10_4_28_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr61"/></StgValue>
</operation>

<operation id="8737" st_id="2060" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5142" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_390 = zext i14 %p_addr61 to i64

]]></node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="8738" st_id="2060" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5143" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_175 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_390

]]></node>
<StgValue><ssdm name="A_addr_175"/></StgValue>
</operation>

<operation id="8739" st_id="2060" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5144" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_175 = load i32* %A_addr_175, align 4

]]></node>
<StgValue><ssdm name="A_load_175"/></StgValue>
</operation>

<operation id="8740" st_id="2060" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5145" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr606 = mul i14 %tmp_10_4_28_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr606"/></StgValue>
</operation>

<operation id="8741" st_id="2060" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5146" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr608 = add i14 %tmp_4_trn_cast, %p_addr606

]]></node>
<StgValue><ssdm name="p_addr608"/></StgValue>
</operation>

<operation id="8742" st_id="2060" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5147" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_391 = zext i14 %p_addr608 to i64

]]></node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="8743" st_id="2060" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5148" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_175 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_391

]]></node>
<StgValue><ssdm name="B_addr_175"/></StgValue>
</operation>

<operation id="8744" st_id="2060" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5149" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_175 = load i32* %B_addr_175, align 4

]]></node>
<StgValue><ssdm name="B_load_175"/></StgValue>
</operation>
</state>

<state id="2061" st_id="2061">

<operation id="8745" st_id="2061" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5144" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_175 = load i32* %A_addr_175, align 4

]]></node>
<StgValue><ssdm name="A_load_175"/></StgValue>
</operation>

<operation id="8746" st_id="2061" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5149" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_175 = load i32* %B_addr_175, align 4

]]></node>
<StgValue><ssdm name="B_load_175"/></StgValue>
</operation>
</state>

<state id="2062" st_id="2062">

<operation id="8747" st_id="2062" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_28 = mul nsw i32 %B_load_175, %A_load_175

]]></node>
<StgValue><ssdm name="tmp_11_4_28"/></StgValue>
</operation>
</state>

<state id="2063" st_id="2063">

<operation id="8748" st_id="2063" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_28 = mul nsw i32 %B_load_175, %A_load_175

]]></node>
<StgValue><ssdm name="tmp_11_4_28"/></StgValue>
</operation>
</state>

<state id="2064" st_id="2064">

<operation id="8749" st_id="2064" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_28 = mul nsw i32 %B_load_175, %A_load_175

]]></node>
<StgValue><ssdm name="tmp_11_4_28"/></StgValue>
</operation>
</state>

<state id="2065" st_id="2065">

<operation id="8750" st_id="2065" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_28 = mul nsw i32 %B_load_175, %A_load_175

]]></node>
<StgValue><ssdm name="tmp_11_4_28"/></StgValue>
</operation>
</state>

<state id="2066" st_id="2066">

<operation id="8751" st_id="2066" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_28 = mul nsw i32 %B_load_175, %A_load_175

]]></node>
<StgValue><ssdm name="tmp_11_4_28"/></StgValue>
</operation>
</state>

<state id="2067" st_id="2067">

<operation id="8752" st_id="2067" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_28 = mul nsw i32 %B_load_175, %A_load_175

]]></node>
<StgValue><ssdm name="tmp_11_4_28"/></StgValue>
</operation>

<operation id="8753" st_id="2067" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5151" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_175 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_175"/></StgValue>
</operation>
</state>

<state id="2068" st_id="2068">

<operation id="8754" st_id="2068" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9706">
<or_exp><and_exp><literal name="tmp_7_4_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5151" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_175 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_175"/></StgValue>
</operation>

<operation id="8755" st_id="2068" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9706">
<or_exp><and_exp><literal name="tmp_7_4_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_28 = add nsw i32 %C_load_175, %tmp_11_4_28

]]></node>
<StgValue><ssdm name="tmp_12_4_28"/></StgValue>
</operation>

<operation id="8756" st_id="2068" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9706">
<or_exp><and_exp><literal name="tmp_7_4_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5153" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_28, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8757" st_id="2068" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9706">
<or_exp><and_exp><literal name="tmp_7_4_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5154" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8758" st_id="2068" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.29:0  %k_1_4_29 = add i8 %k_4_cast, 30

]]></node>
<StgValue><ssdm name="k_1_4_29"/></StgValue>
</operation>

<operation id="8759" st_id="2068" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5157" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.29:1  %tmp_7_4_29 = icmp ult i8 %k_1_4_29, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_29"/></StgValue>
</operation>

<operation id="8760" st_id="2068" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.29:2  br i1 %tmp_7_4_29, label %248, label %._crit_edge.4.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2069" st_id="2069">

<operation id="8761" st_id="2069" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5160" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_29_trn_cast1 = zext i8 %k_1_4_29 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_29_trn_cast1"/></StgValue>
</operation>

<operation id="8762" st_id="2069" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5161" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_29_trn_cast = zext i8 %k_1_4_29 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_29_trn_cast"/></StgValue>
</operation>

<operation id="8763" st_id="2069" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5162" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr58 = add i14 %tmp_10_4_29_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr58"/></StgValue>
</operation>

<operation id="8764" st_id="2069" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5163" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_400 = zext i14 %p_addr58 to i64

]]></node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="8765" st_id="2069" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5164" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_180 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_400

]]></node>
<StgValue><ssdm name="A_addr_180"/></StgValue>
</operation>

<operation id="8766" st_id="2069" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5165" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_180 = load i32* %A_addr_180, align 4

]]></node>
<StgValue><ssdm name="A_load_180"/></StgValue>
</operation>

<operation id="8767" st_id="2069" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5166" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr621 = mul i14 %tmp_10_4_29_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr621"/></StgValue>
</operation>

<operation id="8768" st_id="2069" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr622 = add i14 %tmp_4_trn_cast, %p_addr621

]]></node>
<StgValue><ssdm name="p_addr622"/></StgValue>
</operation>

<operation id="8769" st_id="2069" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5168" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_401 = zext i14 %p_addr622 to i64

]]></node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="8770" st_id="2069" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5169" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_180 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_401

]]></node>
<StgValue><ssdm name="B_addr_180"/></StgValue>
</operation>

<operation id="8771" st_id="2069" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5170" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_180 = load i32* %B_addr_180, align 4

]]></node>
<StgValue><ssdm name="B_load_180"/></StgValue>
</operation>
</state>

<state id="2070" st_id="2070">

<operation id="8772" st_id="2070" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5165" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_180 = load i32* %A_addr_180, align 4

]]></node>
<StgValue><ssdm name="A_load_180"/></StgValue>
</operation>

<operation id="8773" st_id="2070" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5170" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_180 = load i32* %B_addr_180, align 4

]]></node>
<StgValue><ssdm name="B_load_180"/></StgValue>
</operation>
</state>

<state id="2071" st_id="2071">

<operation id="8774" st_id="2071" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_29 = mul nsw i32 %B_load_180, %A_load_180

]]></node>
<StgValue><ssdm name="tmp_11_4_29"/></StgValue>
</operation>
</state>

<state id="2072" st_id="2072">

<operation id="8775" st_id="2072" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_29 = mul nsw i32 %B_load_180, %A_load_180

]]></node>
<StgValue><ssdm name="tmp_11_4_29"/></StgValue>
</operation>
</state>

<state id="2073" st_id="2073">

<operation id="8776" st_id="2073" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_29 = mul nsw i32 %B_load_180, %A_load_180

]]></node>
<StgValue><ssdm name="tmp_11_4_29"/></StgValue>
</operation>
</state>

<state id="2074" st_id="2074">

<operation id="8777" st_id="2074" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_29 = mul nsw i32 %B_load_180, %A_load_180

]]></node>
<StgValue><ssdm name="tmp_11_4_29"/></StgValue>
</operation>
</state>

<state id="2075" st_id="2075">

<operation id="8778" st_id="2075" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_29 = mul nsw i32 %B_load_180, %A_load_180

]]></node>
<StgValue><ssdm name="tmp_11_4_29"/></StgValue>
</operation>
</state>

<state id="2076" st_id="2076">

<operation id="8779" st_id="2076" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_29 = mul nsw i32 %B_load_180, %A_load_180

]]></node>
<StgValue><ssdm name="tmp_11_4_29"/></StgValue>
</operation>

<operation id="8780" st_id="2076" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5172" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_180 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_180"/></StgValue>
</operation>
</state>

<state id="2077" st_id="2077">

<operation id="8781" st_id="2077" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9718">
<or_exp><and_exp><literal name="tmp_7_4_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5172" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_180 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_180"/></StgValue>
</operation>

<operation id="8782" st_id="2077" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9718">
<or_exp><and_exp><literal name="tmp_7_4_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_29 = add nsw i32 %C_load_180, %tmp_11_4_29

]]></node>
<StgValue><ssdm name="tmp_12_4_29"/></StgValue>
</operation>

<operation id="8783" st_id="2077" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9718">
<or_exp><and_exp><literal name="tmp_7_4_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5174" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_29, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8784" st_id="2077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9718">
<or_exp><and_exp><literal name="tmp_7_4_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5175" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8785" st_id="2077" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.30:0  %k_1_4_30 = add i8 %k_4_cast, 31

]]></node>
<StgValue><ssdm name="k_1_4_30"/></StgValue>
</operation>

<operation id="8786" st_id="2077" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.30:1  %tmp_7_4_30 = icmp ult i8 %k_1_4_30, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_30"/></StgValue>
</operation>

<operation id="8787" st_id="2077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.30:2  br i1 %tmp_7_4_30, label %249, label %._crit_edge.4.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2078" st_id="2078">

<operation id="8788" st_id="2078" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5181" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_30_trn_cast1 = zext i8 %k_1_4_30 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_30_trn_cast1"/></StgValue>
</operation>

<operation id="8789" st_id="2078" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5182" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_30_trn_cast = zext i8 %k_1_4_30 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_30_trn_cast"/></StgValue>
</operation>

<operation id="8790" st_id="2078" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5183" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr55 = add i14 %tmp_10_4_30_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr55"/></StgValue>
</operation>

<operation id="8791" st_id="2078" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5184" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_410 = zext i14 %p_addr55 to i64

]]></node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="8792" st_id="2078" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5185" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_185 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_410

]]></node>
<StgValue><ssdm name="A_addr_185"/></StgValue>
</operation>

<operation id="8793" st_id="2078" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5186" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_185 = load i32* %A_addr_185, align 4

]]></node>
<StgValue><ssdm name="A_load_185"/></StgValue>
</operation>

<operation id="8794" st_id="2078" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5187" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr631 = mul i14 %tmp_10_4_30_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr631"/></StgValue>
</operation>

<operation id="8795" st_id="2078" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5188" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr632 = add i14 %tmp_4_trn_cast, %p_addr631

]]></node>
<StgValue><ssdm name="p_addr632"/></StgValue>
</operation>

<operation id="8796" st_id="2078" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5189" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_411 = zext i14 %p_addr632 to i64

]]></node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="8797" st_id="2078" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5190" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_185 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_411

]]></node>
<StgValue><ssdm name="B_addr_185"/></StgValue>
</operation>

<operation id="8798" st_id="2078" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5191" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_185 = load i32* %B_addr_185, align 4

]]></node>
<StgValue><ssdm name="B_load_185"/></StgValue>
</operation>
</state>

<state id="2079" st_id="2079">

<operation id="8799" st_id="2079" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5186" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_185 = load i32* %A_addr_185, align 4

]]></node>
<StgValue><ssdm name="A_load_185"/></StgValue>
</operation>

<operation id="8800" st_id="2079" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5191" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_185 = load i32* %B_addr_185, align 4

]]></node>
<StgValue><ssdm name="B_load_185"/></StgValue>
</operation>
</state>

<state id="2080" st_id="2080">

<operation id="8801" st_id="2080" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_30 = mul nsw i32 %B_load_185, %A_load_185

]]></node>
<StgValue><ssdm name="tmp_11_4_30"/></StgValue>
</operation>
</state>

<state id="2081" st_id="2081">

<operation id="8802" st_id="2081" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_30 = mul nsw i32 %B_load_185, %A_load_185

]]></node>
<StgValue><ssdm name="tmp_11_4_30"/></StgValue>
</operation>
</state>

<state id="2082" st_id="2082">

<operation id="8803" st_id="2082" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_30 = mul nsw i32 %B_load_185, %A_load_185

]]></node>
<StgValue><ssdm name="tmp_11_4_30"/></StgValue>
</operation>
</state>

<state id="2083" st_id="2083">

<operation id="8804" st_id="2083" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_30 = mul nsw i32 %B_load_185, %A_load_185

]]></node>
<StgValue><ssdm name="tmp_11_4_30"/></StgValue>
</operation>
</state>

<state id="2084" st_id="2084">

<operation id="8805" st_id="2084" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_30 = mul nsw i32 %B_load_185, %A_load_185

]]></node>
<StgValue><ssdm name="tmp_11_4_30"/></StgValue>
</operation>
</state>

<state id="2085" st_id="2085">

<operation id="8806" st_id="2085" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_30 = mul nsw i32 %B_load_185, %A_load_185

]]></node>
<StgValue><ssdm name="tmp_11_4_30"/></StgValue>
</operation>

<operation id="8807" st_id="2085" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5193" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_185 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_185"/></StgValue>
</operation>
</state>

<state id="2086" st_id="2086">

<operation id="8808" st_id="2086" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9730">
<or_exp><and_exp><literal name="tmp_7_4_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5193" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_185 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_185"/></StgValue>
</operation>

<operation id="8809" st_id="2086" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9730">
<or_exp><and_exp><literal name="tmp_7_4_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_30 = add nsw i32 %C_load_185, %tmp_11_4_30

]]></node>
<StgValue><ssdm name="tmp_12_4_30"/></StgValue>
</operation>

<operation id="8810" st_id="2086" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9730">
<or_exp><and_exp><literal name="tmp_7_4_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5195" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_30, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8811" st_id="2086" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9730">
<or_exp><and_exp><literal name="tmp_7_4_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5196" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8812" st_id="2086" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.31:0  %k_1_4_31 = add i8 %k_4_cast, 32

]]></node>
<StgValue><ssdm name="k_1_4_31"/></StgValue>
</operation>

<operation id="8813" st_id="2086" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5199" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.31:1  %tmp_7_4_31 = icmp ult i8 %k_1_4_31, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_31"/></StgValue>
</operation>

<operation id="8814" st_id="2086" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.31:2  br i1 %tmp_7_4_31, label %250, label %._crit_edge.4.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2087" st_id="2087">

<operation id="8815" st_id="2087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5202" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_31_trn_cast1 = zext i8 %k_1_4_31 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_31_trn_cast1"/></StgValue>
</operation>

<operation id="8816" st_id="2087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5203" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_31_trn_cast = zext i8 %k_1_4_31 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_31_trn_cast"/></StgValue>
</operation>

<operation id="8817" st_id="2087" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5204" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr52 = add i14 %tmp_10_4_31_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr52"/></StgValue>
</operation>

<operation id="8818" st_id="2087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5205" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_420 = zext i14 %p_addr52 to i64

]]></node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="8819" st_id="2087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5206" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_190 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_420

]]></node>
<StgValue><ssdm name="A_addr_190"/></StgValue>
</operation>

<operation id="8820" st_id="2087" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5207" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_190 = load i32* %A_addr_190, align 4

]]></node>
<StgValue><ssdm name="A_load_190"/></StgValue>
</operation>

<operation id="8821" st_id="2087" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5208" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr641 = mul i14 %tmp_10_4_31_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr641"/></StgValue>
</operation>

<operation id="8822" st_id="2087" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5209" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr642 = add i14 %tmp_4_trn_cast, %p_addr641

]]></node>
<StgValue><ssdm name="p_addr642"/></StgValue>
</operation>

<operation id="8823" st_id="2087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5210" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_421 = zext i14 %p_addr642 to i64

]]></node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="8824" st_id="2087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5211" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_190 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_421

]]></node>
<StgValue><ssdm name="B_addr_190"/></StgValue>
</operation>

<operation id="8825" st_id="2087" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5212" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_190 = load i32* %B_addr_190, align 4

]]></node>
<StgValue><ssdm name="B_load_190"/></StgValue>
</operation>
</state>

<state id="2088" st_id="2088">

<operation id="8826" st_id="2088" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5207" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_190 = load i32* %A_addr_190, align 4

]]></node>
<StgValue><ssdm name="A_load_190"/></StgValue>
</operation>

<operation id="8827" st_id="2088" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5212" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_190 = load i32* %B_addr_190, align 4

]]></node>
<StgValue><ssdm name="B_load_190"/></StgValue>
</operation>
</state>

<state id="2089" st_id="2089">

<operation id="8828" st_id="2089" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_31 = mul nsw i32 %B_load_190, %A_load_190

]]></node>
<StgValue><ssdm name="tmp_11_4_31"/></StgValue>
</operation>
</state>

<state id="2090" st_id="2090">

<operation id="8829" st_id="2090" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_31 = mul nsw i32 %B_load_190, %A_load_190

]]></node>
<StgValue><ssdm name="tmp_11_4_31"/></StgValue>
</operation>
</state>

<state id="2091" st_id="2091">

<operation id="8830" st_id="2091" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_31 = mul nsw i32 %B_load_190, %A_load_190

]]></node>
<StgValue><ssdm name="tmp_11_4_31"/></StgValue>
</operation>
</state>

<state id="2092" st_id="2092">

<operation id="8831" st_id="2092" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_31 = mul nsw i32 %B_load_190, %A_load_190

]]></node>
<StgValue><ssdm name="tmp_11_4_31"/></StgValue>
</operation>
</state>

<state id="2093" st_id="2093">

<operation id="8832" st_id="2093" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_31 = mul nsw i32 %B_load_190, %A_load_190

]]></node>
<StgValue><ssdm name="tmp_11_4_31"/></StgValue>
</operation>
</state>

<state id="2094" st_id="2094">

<operation id="8833" st_id="2094" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_31 = mul nsw i32 %B_load_190, %A_load_190

]]></node>
<StgValue><ssdm name="tmp_11_4_31"/></StgValue>
</operation>

<operation id="8834" st_id="2094" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5214" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_190 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_190"/></StgValue>
</operation>
</state>

<state id="2095" st_id="2095">

<operation id="8835" st_id="2095" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9742">
<or_exp><and_exp><literal name="tmp_7_4_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5214" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_190 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_190"/></StgValue>
</operation>

<operation id="8836" st_id="2095" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9742">
<or_exp><and_exp><literal name="tmp_7_4_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_31 = add nsw i32 %C_load_190, %tmp_11_4_31

]]></node>
<StgValue><ssdm name="tmp_12_4_31"/></StgValue>
</operation>

<operation id="8837" st_id="2095" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9742">
<or_exp><and_exp><literal name="tmp_7_4_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5216" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_31, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8838" st_id="2095" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9742">
<or_exp><and_exp><literal name="tmp_7_4_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5217" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8839" st_id="2095" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.32:0  %k_1_4_32 = add i8 %k_4_cast, 33

]]></node>
<StgValue><ssdm name="k_1_4_32"/></StgValue>
</operation>

<operation id="8840" st_id="2095" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5220" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.32:1  %tmp_7_4_32 = icmp ult i8 %k_1_4_32, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_32"/></StgValue>
</operation>

<operation id="8841" st_id="2095" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.32:2  br i1 %tmp_7_4_32, label %251, label %._crit_edge.4.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2096" st_id="2096">

<operation id="8842" st_id="2096" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5223" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_32_trn_cast1 = zext i8 %k_1_4_32 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_32_trn_cast1"/></StgValue>
</operation>

<operation id="8843" st_id="2096" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5224" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_32_trn_cast = zext i8 %k_1_4_32 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_32_trn_cast"/></StgValue>
</operation>

<operation id="8844" st_id="2096" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5225" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr49 = add i14 %tmp_10_4_32_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr49"/></StgValue>
</operation>

<operation id="8845" st_id="2096" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5226" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_430 = zext i14 %p_addr49 to i64

]]></node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="8846" st_id="2096" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5227" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_195 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_430

]]></node>
<StgValue><ssdm name="A_addr_195"/></StgValue>
</operation>

<operation id="8847" st_id="2096" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5228" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_195 = load i32* %A_addr_195, align 4

]]></node>
<StgValue><ssdm name="A_load_195"/></StgValue>
</operation>

<operation id="8848" st_id="2096" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5229" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr651 = mul i14 %tmp_10_4_32_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr651"/></StgValue>
</operation>

<operation id="8849" st_id="2096" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5230" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr652 = add i14 %tmp_4_trn_cast, %p_addr651

]]></node>
<StgValue><ssdm name="p_addr652"/></StgValue>
</operation>

<operation id="8850" st_id="2096" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5231" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_431 = zext i14 %p_addr652 to i64

]]></node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="8851" st_id="2096" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5232" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_195 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_431

]]></node>
<StgValue><ssdm name="B_addr_195"/></StgValue>
</operation>

<operation id="8852" st_id="2096" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5233" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_195 = load i32* %B_addr_195, align 4

]]></node>
<StgValue><ssdm name="B_load_195"/></StgValue>
</operation>
</state>

<state id="2097" st_id="2097">

<operation id="8853" st_id="2097" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5228" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_195 = load i32* %A_addr_195, align 4

]]></node>
<StgValue><ssdm name="A_load_195"/></StgValue>
</operation>

<operation id="8854" st_id="2097" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5233" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_195 = load i32* %B_addr_195, align 4

]]></node>
<StgValue><ssdm name="B_load_195"/></StgValue>
</operation>
</state>

<state id="2098" st_id="2098">

<operation id="8855" st_id="2098" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_32 = mul nsw i32 %B_load_195, %A_load_195

]]></node>
<StgValue><ssdm name="tmp_11_4_32"/></StgValue>
</operation>
</state>

<state id="2099" st_id="2099">

<operation id="8856" st_id="2099" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_32 = mul nsw i32 %B_load_195, %A_load_195

]]></node>
<StgValue><ssdm name="tmp_11_4_32"/></StgValue>
</operation>
</state>

<state id="2100" st_id="2100">

<operation id="8857" st_id="2100" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_32 = mul nsw i32 %B_load_195, %A_load_195

]]></node>
<StgValue><ssdm name="tmp_11_4_32"/></StgValue>
</operation>
</state>

<state id="2101" st_id="2101">

<operation id="8858" st_id="2101" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_32 = mul nsw i32 %B_load_195, %A_load_195

]]></node>
<StgValue><ssdm name="tmp_11_4_32"/></StgValue>
</operation>
</state>

<state id="2102" st_id="2102">

<operation id="8859" st_id="2102" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_32 = mul nsw i32 %B_load_195, %A_load_195

]]></node>
<StgValue><ssdm name="tmp_11_4_32"/></StgValue>
</operation>
</state>

<state id="2103" st_id="2103">

<operation id="8860" st_id="2103" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_32 = mul nsw i32 %B_load_195, %A_load_195

]]></node>
<StgValue><ssdm name="tmp_11_4_32"/></StgValue>
</operation>

<operation id="8861" st_id="2103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5235" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_195 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_195"/></StgValue>
</operation>
</state>

<state id="2104" st_id="2104">

<operation id="8862" st_id="2104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9754">
<or_exp><and_exp><literal name="tmp_7_4_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5235" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_195 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_195"/></StgValue>
</operation>

<operation id="8863" st_id="2104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9754">
<or_exp><and_exp><literal name="tmp_7_4_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_32 = add nsw i32 %C_load_195, %tmp_11_4_32

]]></node>
<StgValue><ssdm name="tmp_12_4_32"/></StgValue>
</operation>

<operation id="8864" st_id="2104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9754">
<or_exp><and_exp><literal name="tmp_7_4_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5237" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_32, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8865" st_id="2104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9754">
<or_exp><and_exp><literal name="tmp_7_4_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5238" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8866" st_id="2104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.33:0  %k_1_4_33 = add i8 %k_4_cast, 34

]]></node>
<StgValue><ssdm name="k_1_4_33"/></StgValue>
</operation>

<operation id="8867" st_id="2104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5241" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.33:1  %tmp_7_4_33 = icmp ult i8 %k_1_4_33, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_33"/></StgValue>
</operation>

<operation id="8868" st_id="2104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.33:2  br i1 %tmp_7_4_33, label %252, label %._crit_edge.4.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2105" st_id="2105">

<operation id="8869" st_id="2105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5244" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_33_trn_cast1 = zext i8 %k_1_4_33 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_33_trn_cast1"/></StgValue>
</operation>

<operation id="8870" st_id="2105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5245" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_33_trn_cast = zext i8 %k_1_4_33 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_33_trn_cast"/></StgValue>
</operation>

<operation id="8871" st_id="2105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5246" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr46 = add i14 %tmp_10_4_33_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr46"/></StgValue>
</operation>

<operation id="8872" st_id="2105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5247" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_440 = zext i14 %p_addr46 to i64

]]></node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="8873" st_id="2105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5248" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_200 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_440

]]></node>
<StgValue><ssdm name="A_addr_200"/></StgValue>
</operation>

<operation id="8874" st_id="2105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5249" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_200 = load i32* %A_addr_200, align 4

]]></node>
<StgValue><ssdm name="A_load_200"/></StgValue>
</operation>

<operation id="8875" st_id="2105" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5250" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr661 = mul i14 %tmp_10_4_33_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr661"/></StgValue>
</operation>

<operation id="8876" st_id="2105" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5251" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr662 = add i14 %tmp_4_trn_cast, %p_addr661

]]></node>
<StgValue><ssdm name="p_addr662"/></StgValue>
</operation>

<operation id="8877" st_id="2105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5252" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_441 = zext i14 %p_addr662 to i64

]]></node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="8878" st_id="2105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5253" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_200 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_441

]]></node>
<StgValue><ssdm name="B_addr_200"/></StgValue>
</operation>

<operation id="8879" st_id="2105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5254" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_200 = load i32* %B_addr_200, align 4

]]></node>
<StgValue><ssdm name="B_load_200"/></StgValue>
</operation>
</state>

<state id="2106" st_id="2106">

<operation id="8880" st_id="2106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5249" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_200 = load i32* %A_addr_200, align 4

]]></node>
<StgValue><ssdm name="A_load_200"/></StgValue>
</operation>

<operation id="8881" st_id="2106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5254" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_200 = load i32* %B_addr_200, align 4

]]></node>
<StgValue><ssdm name="B_load_200"/></StgValue>
</operation>
</state>

<state id="2107" st_id="2107">

<operation id="8882" st_id="2107" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_33 = mul nsw i32 %B_load_200, %A_load_200

]]></node>
<StgValue><ssdm name="tmp_11_4_33"/></StgValue>
</operation>
</state>

<state id="2108" st_id="2108">

<operation id="8883" st_id="2108" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_33 = mul nsw i32 %B_load_200, %A_load_200

]]></node>
<StgValue><ssdm name="tmp_11_4_33"/></StgValue>
</operation>
</state>

<state id="2109" st_id="2109">

<operation id="8884" st_id="2109" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_33 = mul nsw i32 %B_load_200, %A_load_200

]]></node>
<StgValue><ssdm name="tmp_11_4_33"/></StgValue>
</operation>
</state>

<state id="2110" st_id="2110">

<operation id="8885" st_id="2110" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_33 = mul nsw i32 %B_load_200, %A_load_200

]]></node>
<StgValue><ssdm name="tmp_11_4_33"/></StgValue>
</operation>
</state>

<state id="2111" st_id="2111">

<operation id="8886" st_id="2111" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_33 = mul nsw i32 %B_load_200, %A_load_200

]]></node>
<StgValue><ssdm name="tmp_11_4_33"/></StgValue>
</operation>
</state>

<state id="2112" st_id="2112">

<operation id="8887" st_id="2112" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_33 = mul nsw i32 %B_load_200, %A_load_200

]]></node>
<StgValue><ssdm name="tmp_11_4_33"/></StgValue>
</operation>

<operation id="8888" st_id="2112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5256" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_200 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_200"/></StgValue>
</operation>
</state>

<state id="2113" st_id="2113">

<operation id="8889" st_id="2113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9766">
<or_exp><and_exp><literal name="tmp_7_4_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5256" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_200 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_200"/></StgValue>
</operation>

<operation id="8890" st_id="2113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9766">
<or_exp><and_exp><literal name="tmp_7_4_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_33 = add nsw i32 %C_load_200, %tmp_11_4_33

]]></node>
<StgValue><ssdm name="tmp_12_4_33"/></StgValue>
</operation>

<operation id="8891" st_id="2113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9766">
<or_exp><and_exp><literal name="tmp_7_4_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5258" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_33, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8892" st_id="2113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9766">
<or_exp><and_exp><literal name="tmp_7_4_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5259" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8893" st_id="2113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.34:0  %k_1_4_34 = add i8 %k_4_cast, 35

]]></node>
<StgValue><ssdm name="k_1_4_34"/></StgValue>
</operation>

<operation id="8894" st_id="2113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5262" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.34:1  %tmp_7_4_34 = icmp ult i8 %k_1_4_34, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_34"/></StgValue>
</operation>

<operation id="8895" st_id="2113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.34:2  br i1 %tmp_7_4_34, label %253, label %._crit_edge.4.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2114" st_id="2114">

<operation id="8896" st_id="2114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5265" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_34_trn_cast1 = zext i8 %k_1_4_34 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_34_trn_cast1"/></StgValue>
</operation>

<operation id="8897" st_id="2114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5266" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_34_trn_cast = zext i8 %k_1_4_34 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_34_trn_cast"/></StgValue>
</operation>

<operation id="8898" st_id="2114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5267" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr43 = add i14 %tmp_10_4_34_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr43"/></StgValue>
</operation>

<operation id="8899" st_id="2114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5268" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_448 = zext i14 %p_addr43 to i64

]]></node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="8900" st_id="2114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5269" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_205 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_448

]]></node>
<StgValue><ssdm name="A_addr_205"/></StgValue>
</operation>

<operation id="8901" st_id="2114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5270" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_205 = load i32* %A_addr_205, align 4

]]></node>
<StgValue><ssdm name="A_load_205"/></StgValue>
</operation>

<operation id="8902" st_id="2114" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5271" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr671 = mul i14 %tmp_10_4_34_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr671"/></StgValue>
</operation>

<operation id="8903" st_id="2114" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5272" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr672 = add i14 %tmp_4_trn_cast, %p_addr671

]]></node>
<StgValue><ssdm name="p_addr672"/></StgValue>
</operation>

<operation id="8904" st_id="2114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5273" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_449 = zext i14 %p_addr672 to i64

]]></node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="8905" st_id="2114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5274" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_205 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_449

]]></node>
<StgValue><ssdm name="B_addr_205"/></StgValue>
</operation>

<operation id="8906" st_id="2114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5275" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_205 = load i32* %B_addr_205, align 4

]]></node>
<StgValue><ssdm name="B_load_205"/></StgValue>
</operation>
</state>

<state id="2115" st_id="2115">

<operation id="8907" st_id="2115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5270" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_205 = load i32* %A_addr_205, align 4

]]></node>
<StgValue><ssdm name="A_load_205"/></StgValue>
</operation>

<operation id="8908" st_id="2115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5275" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_205 = load i32* %B_addr_205, align 4

]]></node>
<StgValue><ssdm name="B_load_205"/></StgValue>
</operation>
</state>

<state id="2116" st_id="2116">

<operation id="8909" st_id="2116" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_34 = mul nsw i32 %B_load_205, %A_load_205

]]></node>
<StgValue><ssdm name="tmp_11_4_34"/></StgValue>
</operation>
</state>

<state id="2117" st_id="2117">

<operation id="8910" st_id="2117" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_34 = mul nsw i32 %B_load_205, %A_load_205

]]></node>
<StgValue><ssdm name="tmp_11_4_34"/></StgValue>
</operation>
</state>

<state id="2118" st_id="2118">

<operation id="8911" st_id="2118" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_34 = mul nsw i32 %B_load_205, %A_load_205

]]></node>
<StgValue><ssdm name="tmp_11_4_34"/></StgValue>
</operation>
</state>

<state id="2119" st_id="2119">

<operation id="8912" st_id="2119" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_34 = mul nsw i32 %B_load_205, %A_load_205

]]></node>
<StgValue><ssdm name="tmp_11_4_34"/></StgValue>
</operation>
</state>

<state id="2120" st_id="2120">

<operation id="8913" st_id="2120" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_34 = mul nsw i32 %B_load_205, %A_load_205

]]></node>
<StgValue><ssdm name="tmp_11_4_34"/></StgValue>
</operation>
</state>

<state id="2121" st_id="2121">

<operation id="8914" st_id="2121" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_34 = mul nsw i32 %B_load_205, %A_load_205

]]></node>
<StgValue><ssdm name="tmp_11_4_34"/></StgValue>
</operation>

<operation id="8915" st_id="2121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5277" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_205 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_205"/></StgValue>
</operation>
</state>

<state id="2122" st_id="2122">

<operation id="8916" st_id="2122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9778">
<or_exp><and_exp><literal name="tmp_7_4_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5277" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_205 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_205"/></StgValue>
</operation>

<operation id="8917" st_id="2122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9778">
<or_exp><and_exp><literal name="tmp_7_4_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_34 = add nsw i32 %C_load_205, %tmp_11_4_34

]]></node>
<StgValue><ssdm name="tmp_12_4_34"/></StgValue>
</operation>

<operation id="8918" st_id="2122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9778">
<or_exp><and_exp><literal name="tmp_7_4_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5279" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_34, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8919" st_id="2122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9778">
<or_exp><and_exp><literal name="tmp_7_4_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5280" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8920" st_id="2122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.35:0  %k_1_4_35 = add i8 %k_4_cast, 36

]]></node>
<StgValue><ssdm name="k_1_4_35"/></StgValue>
</operation>

<operation id="8921" st_id="2122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5283" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.35:1  %tmp_7_4_35 = icmp ult i8 %k_1_4_35, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_35"/></StgValue>
</operation>

<operation id="8922" st_id="2122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.35:2  br i1 %tmp_7_4_35, label %254, label %._crit_edge.4.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2123" st_id="2123">

<operation id="8923" st_id="2123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5286" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_35_trn_cast1 = zext i8 %k_1_4_35 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_35_trn_cast1"/></StgValue>
</operation>

<operation id="8924" st_id="2123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5287" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_35_trn_cast = zext i8 %k_1_4_35 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_35_trn_cast"/></StgValue>
</operation>

<operation id="8925" st_id="2123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5288" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr40 = add i14 %tmp_10_4_35_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr40"/></StgValue>
</operation>

<operation id="8926" st_id="2123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5289" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_456 = zext i14 %p_addr40 to i64

]]></node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="8927" st_id="2123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5290" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_210 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_456

]]></node>
<StgValue><ssdm name="A_addr_210"/></StgValue>
</operation>

<operation id="8928" st_id="2123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5291" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_210 = load i32* %A_addr_210, align 4

]]></node>
<StgValue><ssdm name="A_load_210"/></StgValue>
</operation>

<operation id="8929" st_id="2123" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5292" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr681 = mul i14 %tmp_10_4_35_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr681"/></StgValue>
</operation>

<operation id="8930" st_id="2123" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5293" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr682 = add i14 %tmp_4_trn_cast, %p_addr681

]]></node>
<StgValue><ssdm name="p_addr682"/></StgValue>
</operation>

<operation id="8931" st_id="2123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5294" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_457 = zext i14 %p_addr682 to i64

]]></node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="8932" st_id="2123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5295" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_210 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_457

]]></node>
<StgValue><ssdm name="B_addr_210"/></StgValue>
</operation>

<operation id="8933" st_id="2123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5296" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_210 = load i32* %B_addr_210, align 4

]]></node>
<StgValue><ssdm name="B_load_210"/></StgValue>
</operation>
</state>

<state id="2124" st_id="2124">

<operation id="8934" st_id="2124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5291" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_210 = load i32* %A_addr_210, align 4

]]></node>
<StgValue><ssdm name="A_load_210"/></StgValue>
</operation>

<operation id="8935" st_id="2124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5296" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_210 = load i32* %B_addr_210, align 4

]]></node>
<StgValue><ssdm name="B_load_210"/></StgValue>
</operation>
</state>

<state id="2125" st_id="2125">

<operation id="8936" st_id="2125" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_35 = mul nsw i32 %B_load_210, %A_load_210

]]></node>
<StgValue><ssdm name="tmp_11_4_35"/></StgValue>
</operation>
</state>

<state id="2126" st_id="2126">

<operation id="8937" st_id="2126" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_35 = mul nsw i32 %B_load_210, %A_load_210

]]></node>
<StgValue><ssdm name="tmp_11_4_35"/></StgValue>
</operation>
</state>

<state id="2127" st_id="2127">

<operation id="8938" st_id="2127" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_35 = mul nsw i32 %B_load_210, %A_load_210

]]></node>
<StgValue><ssdm name="tmp_11_4_35"/></StgValue>
</operation>
</state>

<state id="2128" st_id="2128">

<operation id="8939" st_id="2128" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_35 = mul nsw i32 %B_load_210, %A_load_210

]]></node>
<StgValue><ssdm name="tmp_11_4_35"/></StgValue>
</operation>
</state>

<state id="2129" st_id="2129">

<operation id="8940" st_id="2129" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_35 = mul nsw i32 %B_load_210, %A_load_210

]]></node>
<StgValue><ssdm name="tmp_11_4_35"/></StgValue>
</operation>
</state>

<state id="2130" st_id="2130">

<operation id="8941" st_id="2130" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_35 = mul nsw i32 %B_load_210, %A_load_210

]]></node>
<StgValue><ssdm name="tmp_11_4_35"/></StgValue>
</operation>

<operation id="8942" st_id="2130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5298" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_210 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_210"/></StgValue>
</operation>
</state>

<state id="2131" st_id="2131">

<operation id="8943" st_id="2131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9790">
<or_exp><and_exp><literal name="tmp_7_4_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5298" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_210 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_210"/></StgValue>
</operation>

<operation id="8944" st_id="2131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9790">
<or_exp><and_exp><literal name="tmp_7_4_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_35 = add nsw i32 %C_load_210, %tmp_11_4_35

]]></node>
<StgValue><ssdm name="tmp_12_4_35"/></StgValue>
</operation>

<operation id="8945" st_id="2131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9790">
<or_exp><and_exp><literal name="tmp_7_4_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5300" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_35, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8946" st_id="2131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9790">
<or_exp><and_exp><literal name="tmp_7_4_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5301" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8947" st_id="2131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.36:0  %k_1_4_36 = add i8 %k_4_cast, 37

]]></node>
<StgValue><ssdm name="k_1_4_36"/></StgValue>
</operation>

<operation id="8948" st_id="2131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5304" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.36:1  %tmp_7_4_36 = icmp ult i8 %k_1_4_36, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_36"/></StgValue>
</operation>

<operation id="8949" st_id="2131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.36:2  br i1 %tmp_7_4_36, label %255, label %._crit_edge.4.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2132" st_id="2132">

<operation id="8950" st_id="2132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5307" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_36_trn_cast1 = zext i8 %k_1_4_36 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_36_trn_cast1"/></StgValue>
</operation>

<operation id="8951" st_id="2132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5308" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_36_trn_cast = zext i8 %k_1_4_36 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_36_trn_cast"/></StgValue>
</operation>

<operation id="8952" st_id="2132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5309" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr37 = add i14 %tmp_10_4_36_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr37"/></StgValue>
</operation>

<operation id="8953" st_id="2132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5310" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_464 = zext i14 %p_addr37 to i64

]]></node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="8954" st_id="2132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5311" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_215 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_464

]]></node>
<StgValue><ssdm name="A_addr_215"/></StgValue>
</operation>

<operation id="8955" st_id="2132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5312" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_215 = load i32* %A_addr_215, align 4

]]></node>
<StgValue><ssdm name="A_load_215"/></StgValue>
</operation>

<operation id="8956" st_id="2132" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5313" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr689 = mul i14 %tmp_10_4_36_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr689"/></StgValue>
</operation>

<operation id="8957" st_id="2132" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5314" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr690 = add i14 %tmp_4_trn_cast, %p_addr689

]]></node>
<StgValue><ssdm name="p_addr690"/></StgValue>
</operation>

<operation id="8958" st_id="2132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5315" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_465 = zext i14 %p_addr690 to i64

]]></node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="8959" st_id="2132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5316" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_215 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_465

]]></node>
<StgValue><ssdm name="B_addr_215"/></StgValue>
</operation>

<operation id="8960" st_id="2132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5317" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_215 = load i32* %B_addr_215, align 4

]]></node>
<StgValue><ssdm name="B_load_215"/></StgValue>
</operation>
</state>

<state id="2133" st_id="2133">

<operation id="8961" st_id="2133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5312" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_215 = load i32* %A_addr_215, align 4

]]></node>
<StgValue><ssdm name="A_load_215"/></StgValue>
</operation>

<operation id="8962" st_id="2133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5317" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_215 = load i32* %B_addr_215, align 4

]]></node>
<StgValue><ssdm name="B_load_215"/></StgValue>
</operation>
</state>

<state id="2134" st_id="2134">

<operation id="8963" st_id="2134" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_36 = mul nsw i32 %B_load_215, %A_load_215

]]></node>
<StgValue><ssdm name="tmp_11_4_36"/></StgValue>
</operation>
</state>

<state id="2135" st_id="2135">

<operation id="8964" st_id="2135" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_36 = mul nsw i32 %B_load_215, %A_load_215

]]></node>
<StgValue><ssdm name="tmp_11_4_36"/></StgValue>
</operation>
</state>

<state id="2136" st_id="2136">

<operation id="8965" st_id="2136" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_36 = mul nsw i32 %B_load_215, %A_load_215

]]></node>
<StgValue><ssdm name="tmp_11_4_36"/></StgValue>
</operation>
</state>

<state id="2137" st_id="2137">

<operation id="8966" st_id="2137" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_36 = mul nsw i32 %B_load_215, %A_load_215

]]></node>
<StgValue><ssdm name="tmp_11_4_36"/></StgValue>
</operation>
</state>

<state id="2138" st_id="2138">

<operation id="8967" st_id="2138" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_36 = mul nsw i32 %B_load_215, %A_load_215

]]></node>
<StgValue><ssdm name="tmp_11_4_36"/></StgValue>
</operation>
</state>

<state id="2139" st_id="2139">

<operation id="8968" st_id="2139" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_36 = mul nsw i32 %B_load_215, %A_load_215

]]></node>
<StgValue><ssdm name="tmp_11_4_36"/></StgValue>
</operation>

<operation id="8969" st_id="2139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5319" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_215 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_215"/></StgValue>
</operation>
</state>

<state id="2140" st_id="2140">

<operation id="8970" st_id="2140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9802">
<or_exp><and_exp><literal name="tmp_7_4_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5319" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_215 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_215"/></StgValue>
</operation>

<operation id="8971" st_id="2140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9802">
<or_exp><and_exp><literal name="tmp_7_4_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_36 = add nsw i32 %C_load_215, %tmp_11_4_36

]]></node>
<StgValue><ssdm name="tmp_12_4_36"/></StgValue>
</operation>

<operation id="8972" st_id="2140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9802">
<or_exp><and_exp><literal name="tmp_7_4_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5321" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_36, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8973" st_id="2140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9802">
<or_exp><and_exp><literal name="tmp_7_4_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5322" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8974" st_id="2140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.37:0  %k_1_4_37 = add i8 %k_4_cast, 38

]]></node>
<StgValue><ssdm name="k_1_4_37"/></StgValue>
</operation>

<operation id="8975" st_id="2140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5325" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.37:1  %tmp_7_4_37 = icmp ult i8 %k_1_4_37, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_37"/></StgValue>
</operation>

<operation id="8976" st_id="2140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.37:2  br i1 %tmp_7_4_37, label %256, label %._crit_edge.4.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2141" st_id="2141">

<operation id="8977" st_id="2141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5328" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_37_trn_cast1 = zext i8 %k_1_4_37 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_37_trn_cast1"/></StgValue>
</operation>

<operation id="8978" st_id="2141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5329" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_37_trn_cast = zext i8 %k_1_4_37 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_37_trn_cast"/></StgValue>
</operation>

<operation id="8979" st_id="2141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5330" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr34 = add i14 %tmp_10_4_37_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr34"/></StgValue>
</operation>

<operation id="8980" st_id="2141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5331" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_472 = zext i14 %p_addr34 to i64

]]></node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="8981" st_id="2141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5332" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_220 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_472

]]></node>
<StgValue><ssdm name="A_addr_220"/></StgValue>
</operation>

<operation id="8982" st_id="2141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5333" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_220 = load i32* %A_addr_220, align 4

]]></node>
<StgValue><ssdm name="A_load_220"/></StgValue>
</operation>

<operation id="8983" st_id="2141" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5334" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr697 = mul i14 %tmp_10_4_37_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr697"/></StgValue>
</operation>

<operation id="8984" st_id="2141" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5335" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr698 = add i14 %tmp_4_trn_cast, %p_addr697

]]></node>
<StgValue><ssdm name="p_addr698"/></StgValue>
</operation>

<operation id="8985" st_id="2141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5336" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_473 = zext i14 %p_addr698 to i64

]]></node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="8986" st_id="2141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5337" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_220 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_473

]]></node>
<StgValue><ssdm name="B_addr_220"/></StgValue>
</operation>

<operation id="8987" st_id="2141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5338" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_220 = load i32* %B_addr_220, align 4

]]></node>
<StgValue><ssdm name="B_load_220"/></StgValue>
</operation>
</state>

<state id="2142" st_id="2142">

<operation id="8988" st_id="2142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5333" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_220 = load i32* %A_addr_220, align 4

]]></node>
<StgValue><ssdm name="A_load_220"/></StgValue>
</operation>

<operation id="8989" st_id="2142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5338" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_220 = load i32* %B_addr_220, align 4

]]></node>
<StgValue><ssdm name="B_load_220"/></StgValue>
</operation>
</state>

<state id="2143" st_id="2143">

<operation id="8990" st_id="2143" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_37 = mul nsw i32 %B_load_220, %A_load_220

]]></node>
<StgValue><ssdm name="tmp_11_4_37"/></StgValue>
</operation>
</state>

<state id="2144" st_id="2144">

<operation id="8991" st_id="2144" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_37 = mul nsw i32 %B_load_220, %A_load_220

]]></node>
<StgValue><ssdm name="tmp_11_4_37"/></StgValue>
</operation>
</state>

<state id="2145" st_id="2145">

<operation id="8992" st_id="2145" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_37 = mul nsw i32 %B_load_220, %A_load_220

]]></node>
<StgValue><ssdm name="tmp_11_4_37"/></StgValue>
</operation>
</state>

<state id="2146" st_id="2146">

<operation id="8993" st_id="2146" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_37 = mul nsw i32 %B_load_220, %A_load_220

]]></node>
<StgValue><ssdm name="tmp_11_4_37"/></StgValue>
</operation>
</state>

<state id="2147" st_id="2147">

<operation id="8994" st_id="2147" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_37 = mul nsw i32 %B_load_220, %A_load_220

]]></node>
<StgValue><ssdm name="tmp_11_4_37"/></StgValue>
</operation>
</state>

<state id="2148" st_id="2148">

<operation id="8995" st_id="2148" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_37 = mul nsw i32 %B_load_220, %A_load_220

]]></node>
<StgValue><ssdm name="tmp_11_4_37"/></StgValue>
</operation>

<operation id="8996" st_id="2148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5340" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_220 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_220"/></StgValue>
</operation>
</state>

<state id="2149" st_id="2149">

<operation id="8997" st_id="2149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9814">
<or_exp><and_exp><literal name="tmp_7_4_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5340" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_220 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_220"/></StgValue>
</operation>

<operation id="8998" st_id="2149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9814">
<or_exp><and_exp><literal name="tmp_7_4_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_37 = add nsw i32 %C_load_220, %tmp_11_4_37

]]></node>
<StgValue><ssdm name="tmp_12_4_37"/></StgValue>
</operation>

<operation id="8999" st_id="2149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9814">
<or_exp><and_exp><literal name="tmp_7_4_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5342" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_37, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9000" st_id="2149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9814">
<or_exp><and_exp><literal name="tmp_7_4_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5343" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9001" st_id="2149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.38:0  %k_1_4_38 = add i8 %k_4_cast, 39

]]></node>
<StgValue><ssdm name="k_1_4_38"/></StgValue>
</operation>

<operation id="9002" st_id="2149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5346" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.38:1  %tmp_7_4_38 = icmp ult i8 %k_1_4_38, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_38"/></StgValue>
</operation>

<operation id="9003" st_id="2149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.38:2  br i1 %tmp_7_4_38, label %257, label %._crit_edge.4.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2150" st_id="2150">

<operation id="9004" st_id="2150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5349" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_38_trn_cast1 = zext i8 %k_1_4_38 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_38_trn_cast1"/></StgValue>
</operation>

<operation id="9005" st_id="2150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5350" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_38_trn_cast = zext i8 %k_1_4_38 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_38_trn_cast"/></StgValue>
</operation>

<operation id="9006" st_id="2150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5351" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr31 = add i14 %tmp_10_4_38_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr31"/></StgValue>
</operation>

<operation id="9007" st_id="2150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5352" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_478 = zext i14 %p_addr31 to i64

]]></node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="9008" st_id="2150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5353" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_224 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_478

]]></node>
<StgValue><ssdm name="A_addr_224"/></StgValue>
</operation>

<operation id="9009" st_id="2150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5354" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_224 = load i32* %A_addr_224, align 4

]]></node>
<StgValue><ssdm name="A_load_224"/></StgValue>
</operation>

<operation id="9010" st_id="2150" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5355" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr705 = mul i14 %tmp_10_4_38_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr705"/></StgValue>
</operation>

<operation id="9011" st_id="2150" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5356" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr706 = add i14 %tmp_4_trn_cast, %p_addr705

]]></node>
<StgValue><ssdm name="p_addr706"/></StgValue>
</operation>

<operation id="9012" st_id="2150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5357" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_479 = zext i14 %p_addr706 to i64

]]></node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="9013" st_id="2150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5358" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_224 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_479

]]></node>
<StgValue><ssdm name="B_addr_224"/></StgValue>
</operation>

<operation id="9014" st_id="2150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5359" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_224 = load i32* %B_addr_224, align 4

]]></node>
<StgValue><ssdm name="B_load_224"/></StgValue>
</operation>
</state>

<state id="2151" st_id="2151">

<operation id="9015" st_id="2151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5354" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_224 = load i32* %A_addr_224, align 4

]]></node>
<StgValue><ssdm name="A_load_224"/></StgValue>
</operation>

<operation id="9016" st_id="2151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5359" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_224 = load i32* %B_addr_224, align 4

]]></node>
<StgValue><ssdm name="B_load_224"/></StgValue>
</operation>
</state>

<state id="2152" st_id="2152">

<operation id="9017" st_id="2152" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_38 = mul nsw i32 %B_load_224, %A_load_224

]]></node>
<StgValue><ssdm name="tmp_11_4_38"/></StgValue>
</operation>
</state>

<state id="2153" st_id="2153">

<operation id="9018" st_id="2153" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_38 = mul nsw i32 %B_load_224, %A_load_224

]]></node>
<StgValue><ssdm name="tmp_11_4_38"/></StgValue>
</operation>
</state>

<state id="2154" st_id="2154">

<operation id="9019" st_id="2154" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_38 = mul nsw i32 %B_load_224, %A_load_224

]]></node>
<StgValue><ssdm name="tmp_11_4_38"/></StgValue>
</operation>
</state>

<state id="2155" st_id="2155">

<operation id="9020" st_id="2155" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_38 = mul nsw i32 %B_load_224, %A_load_224

]]></node>
<StgValue><ssdm name="tmp_11_4_38"/></StgValue>
</operation>
</state>

<state id="2156" st_id="2156">

<operation id="9021" st_id="2156" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_38 = mul nsw i32 %B_load_224, %A_load_224

]]></node>
<StgValue><ssdm name="tmp_11_4_38"/></StgValue>
</operation>
</state>

<state id="2157" st_id="2157">

<operation id="9022" st_id="2157" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_38 = mul nsw i32 %B_load_224, %A_load_224

]]></node>
<StgValue><ssdm name="tmp_11_4_38"/></StgValue>
</operation>

<operation id="9023" st_id="2157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5361" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_224 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_224"/></StgValue>
</operation>
</state>

<state id="2158" st_id="2158">

<operation id="9024" st_id="2158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9826">
<or_exp><and_exp><literal name="tmp_7_4_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5361" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_224 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_224"/></StgValue>
</operation>

<operation id="9025" st_id="2158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9826">
<or_exp><and_exp><literal name="tmp_7_4_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_38 = add nsw i32 %C_load_224, %tmp_11_4_38

]]></node>
<StgValue><ssdm name="tmp_12_4_38"/></StgValue>
</operation>

<operation id="9026" st_id="2158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9826">
<or_exp><and_exp><literal name="tmp_7_4_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5363" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_38, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9027" st_id="2158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9826">
<or_exp><and_exp><literal name="tmp_7_4_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5364" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9028" st_id="2158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5366" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.39:0  %k_1_4_39 = add i8 %k_4_cast, 40

]]></node>
<StgValue><ssdm name="k_1_4_39"/></StgValue>
</operation>

<operation id="9029" st_id="2158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5367" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.39:1  %tmp_7_4_39 = icmp ult i8 %k_1_4_39, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_39"/></StgValue>
</operation>

<operation id="9030" st_id="2158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.39:2  br i1 %tmp_7_4_39, label %258, label %._crit_edge.4.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2159" st_id="2159">

<operation id="9031" st_id="2159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5370" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_39_trn_cast1 = zext i8 %k_1_4_39 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_39_trn_cast1"/></StgValue>
</operation>

<operation id="9032" st_id="2159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5371" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_39_trn_cast = zext i8 %k_1_4_39 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_39_trn_cast"/></StgValue>
</operation>

<operation id="9033" st_id="2159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5372" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr28 = add i14 %tmp_10_4_39_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr28"/></StgValue>
</operation>

<operation id="9034" st_id="2159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5373" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_484 = zext i14 %p_addr28 to i64

]]></node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="9035" st_id="2159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5374" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_228 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_484

]]></node>
<StgValue><ssdm name="A_addr_228"/></StgValue>
</operation>

<operation id="9036" st_id="2159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5375" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_228 = load i32* %A_addr_228, align 4

]]></node>
<StgValue><ssdm name="A_load_228"/></StgValue>
</operation>

<operation id="9037" st_id="2159" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5376" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr713 = mul i14 %tmp_10_4_39_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr713"/></StgValue>
</operation>

<operation id="9038" st_id="2159" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5377" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr714 = add i14 %tmp_4_trn_cast, %p_addr713

]]></node>
<StgValue><ssdm name="p_addr714"/></StgValue>
</operation>

<operation id="9039" st_id="2159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5378" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_485 = zext i14 %p_addr714 to i64

]]></node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="9040" st_id="2159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5379" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_228 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_485

]]></node>
<StgValue><ssdm name="B_addr_228"/></StgValue>
</operation>

<operation id="9041" st_id="2159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5380" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_228 = load i32* %B_addr_228, align 4

]]></node>
<StgValue><ssdm name="B_load_228"/></StgValue>
</operation>
</state>

<state id="2160" st_id="2160">

<operation id="9042" st_id="2160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5375" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_228 = load i32* %A_addr_228, align 4

]]></node>
<StgValue><ssdm name="A_load_228"/></StgValue>
</operation>

<operation id="9043" st_id="2160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5380" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_228 = load i32* %B_addr_228, align 4

]]></node>
<StgValue><ssdm name="B_load_228"/></StgValue>
</operation>
</state>

<state id="2161" st_id="2161">

<operation id="9044" st_id="2161" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_39 = mul nsw i32 %B_load_228, %A_load_228

]]></node>
<StgValue><ssdm name="tmp_11_4_39"/></StgValue>
</operation>
</state>

<state id="2162" st_id="2162">

<operation id="9045" st_id="2162" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_39 = mul nsw i32 %B_load_228, %A_load_228

]]></node>
<StgValue><ssdm name="tmp_11_4_39"/></StgValue>
</operation>
</state>

<state id="2163" st_id="2163">

<operation id="9046" st_id="2163" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_39 = mul nsw i32 %B_load_228, %A_load_228

]]></node>
<StgValue><ssdm name="tmp_11_4_39"/></StgValue>
</operation>
</state>

<state id="2164" st_id="2164">

<operation id="9047" st_id="2164" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_39 = mul nsw i32 %B_load_228, %A_load_228

]]></node>
<StgValue><ssdm name="tmp_11_4_39"/></StgValue>
</operation>
</state>

<state id="2165" st_id="2165">

<operation id="9048" st_id="2165" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_39 = mul nsw i32 %B_load_228, %A_load_228

]]></node>
<StgValue><ssdm name="tmp_11_4_39"/></StgValue>
</operation>
</state>

<state id="2166" st_id="2166">

<operation id="9049" st_id="2166" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_39 = mul nsw i32 %B_load_228, %A_load_228

]]></node>
<StgValue><ssdm name="tmp_11_4_39"/></StgValue>
</operation>

<operation id="9050" st_id="2166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5382" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_228 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_228"/></StgValue>
</operation>
</state>

<state id="2167" st_id="2167">

<operation id="9051" st_id="2167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9838">
<or_exp><and_exp><literal name="tmp_7_4_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5382" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_228 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_228"/></StgValue>
</operation>

<operation id="9052" st_id="2167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9838">
<or_exp><and_exp><literal name="tmp_7_4_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_39 = add nsw i32 %C_load_228, %tmp_11_4_39

]]></node>
<StgValue><ssdm name="tmp_12_4_39"/></StgValue>
</operation>

<operation id="9053" st_id="2167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9838">
<or_exp><and_exp><literal name="tmp_7_4_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5384" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_39, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9054" st_id="2167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9838">
<or_exp><and_exp><literal name="tmp_7_4_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5385" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9055" st_id="2167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5387" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.40:0  %k_1_4_40 = add i8 %k_4_cast, 41

]]></node>
<StgValue><ssdm name="k_1_4_40"/></StgValue>
</operation>

<operation id="9056" st_id="2167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5388" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.40:1  %tmp_7_4_40 = icmp ult i8 %k_1_4_40, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_40"/></StgValue>
</operation>

<operation id="9057" st_id="2167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.40:2  br i1 %tmp_7_4_40, label %259, label %._crit_edge.4.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2168" st_id="2168">

<operation id="9058" st_id="2168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5391" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_40_trn_cast1 = zext i8 %k_1_4_40 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_40_trn_cast1"/></StgValue>
</operation>

<operation id="9059" st_id="2168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5392" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_40_trn_cast = zext i8 %k_1_4_40 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_40_trn_cast"/></StgValue>
</operation>

<operation id="9060" st_id="2168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5393" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr25 = add i14 %tmp_10_4_40_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr25"/></StgValue>
</operation>

<operation id="9061" st_id="2168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5394" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_490 = zext i14 %p_addr25 to i64

]]></node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="9062" st_id="2168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5395" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_232 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_490

]]></node>
<StgValue><ssdm name="A_addr_232"/></StgValue>
</operation>

<operation id="9063" st_id="2168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5396" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_232 = load i32* %A_addr_232, align 4

]]></node>
<StgValue><ssdm name="A_load_232"/></StgValue>
</operation>

<operation id="9064" st_id="2168" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5397" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr719 = mul i14 %tmp_10_4_40_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr719"/></StgValue>
</operation>

<operation id="9065" st_id="2168" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5398" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr720 = add i14 %tmp_4_trn_cast, %p_addr719

]]></node>
<StgValue><ssdm name="p_addr720"/></StgValue>
</operation>

<operation id="9066" st_id="2168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5399" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_491 = zext i14 %p_addr720 to i64

]]></node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="9067" st_id="2168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5400" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_232 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_491

]]></node>
<StgValue><ssdm name="B_addr_232"/></StgValue>
</operation>

<operation id="9068" st_id="2168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5401" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_232 = load i32* %B_addr_232, align 4

]]></node>
<StgValue><ssdm name="B_load_232"/></StgValue>
</operation>
</state>

<state id="2169" st_id="2169">

<operation id="9069" st_id="2169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5396" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_232 = load i32* %A_addr_232, align 4

]]></node>
<StgValue><ssdm name="A_load_232"/></StgValue>
</operation>

<operation id="9070" st_id="2169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5401" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_232 = load i32* %B_addr_232, align 4

]]></node>
<StgValue><ssdm name="B_load_232"/></StgValue>
</operation>
</state>

<state id="2170" st_id="2170">

<operation id="9071" st_id="2170" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_40 = mul nsw i32 %B_load_232, %A_load_232

]]></node>
<StgValue><ssdm name="tmp_11_4_40"/></StgValue>
</operation>
</state>

<state id="2171" st_id="2171">

<operation id="9072" st_id="2171" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_40 = mul nsw i32 %B_load_232, %A_load_232

]]></node>
<StgValue><ssdm name="tmp_11_4_40"/></StgValue>
</operation>
</state>

<state id="2172" st_id="2172">

<operation id="9073" st_id="2172" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_40 = mul nsw i32 %B_load_232, %A_load_232

]]></node>
<StgValue><ssdm name="tmp_11_4_40"/></StgValue>
</operation>
</state>

<state id="2173" st_id="2173">

<operation id="9074" st_id="2173" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_40 = mul nsw i32 %B_load_232, %A_load_232

]]></node>
<StgValue><ssdm name="tmp_11_4_40"/></StgValue>
</operation>
</state>

<state id="2174" st_id="2174">

<operation id="9075" st_id="2174" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_40 = mul nsw i32 %B_load_232, %A_load_232

]]></node>
<StgValue><ssdm name="tmp_11_4_40"/></StgValue>
</operation>
</state>

<state id="2175" st_id="2175">

<operation id="9076" st_id="2175" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_40 = mul nsw i32 %B_load_232, %A_load_232

]]></node>
<StgValue><ssdm name="tmp_11_4_40"/></StgValue>
</operation>

<operation id="9077" st_id="2175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5403" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_232 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_232"/></StgValue>
</operation>
</state>

<state id="2176" st_id="2176">

<operation id="9078" st_id="2176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9850">
<or_exp><and_exp><literal name="tmp_7_4_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5403" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_232 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_232"/></StgValue>
</operation>

<operation id="9079" st_id="2176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9850">
<or_exp><and_exp><literal name="tmp_7_4_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_40 = add nsw i32 %C_load_232, %tmp_11_4_40

]]></node>
<StgValue><ssdm name="tmp_12_4_40"/></StgValue>
</operation>

<operation id="9080" st_id="2176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9850">
<or_exp><and_exp><literal name="tmp_7_4_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5405" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_40, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9081" st_id="2176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9850">
<or_exp><and_exp><literal name="tmp_7_4_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5406" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9082" st_id="2176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.41:0  %k_1_4_41 = add i8 %k_4_cast, 42

]]></node>
<StgValue><ssdm name="k_1_4_41"/></StgValue>
</operation>

<operation id="9083" st_id="2176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5409" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.41:1  %tmp_7_4_41 = icmp ult i8 %k_1_4_41, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_41"/></StgValue>
</operation>

<operation id="9084" st_id="2176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.41:2  br i1 %tmp_7_4_41, label %260, label %._crit_edge.4.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2177" st_id="2177">

<operation id="9085" st_id="2177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5412" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_41_trn_cast1 = zext i8 %k_1_4_41 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_41_trn_cast1"/></StgValue>
</operation>

<operation id="9086" st_id="2177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5413" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_41_trn_cast = zext i8 %k_1_4_41 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_41_trn_cast"/></StgValue>
</operation>

<operation id="9087" st_id="2177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5414" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr22 = add i14 %tmp_10_4_41_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr22"/></StgValue>
</operation>

<operation id="9088" st_id="2177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5415" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_496 = zext i14 %p_addr22 to i64

]]></node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="9089" st_id="2177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5416" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_235 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_496

]]></node>
<StgValue><ssdm name="A_addr_235"/></StgValue>
</operation>

<operation id="9090" st_id="2177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5417" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_235 = load i32* %A_addr_235, align 4

]]></node>
<StgValue><ssdm name="A_load_235"/></StgValue>
</operation>

<operation id="9091" st_id="2177" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5418" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr725 = mul i14 %tmp_10_4_41_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr725"/></StgValue>
</operation>

<operation id="9092" st_id="2177" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5419" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr726 = add i14 %tmp_4_trn_cast, %p_addr725

]]></node>
<StgValue><ssdm name="p_addr726"/></StgValue>
</operation>

<operation id="9093" st_id="2177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5420" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_497 = zext i14 %p_addr726 to i64

]]></node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="9094" st_id="2177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5421" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_235 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_497

]]></node>
<StgValue><ssdm name="B_addr_235"/></StgValue>
</operation>

<operation id="9095" st_id="2177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5422" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_235 = load i32* %B_addr_235, align 4

]]></node>
<StgValue><ssdm name="B_load_235"/></StgValue>
</operation>
</state>

<state id="2178" st_id="2178">

<operation id="9096" st_id="2178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5417" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_235 = load i32* %A_addr_235, align 4

]]></node>
<StgValue><ssdm name="A_load_235"/></StgValue>
</operation>

<operation id="9097" st_id="2178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5422" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_235 = load i32* %B_addr_235, align 4

]]></node>
<StgValue><ssdm name="B_load_235"/></StgValue>
</operation>
</state>

<state id="2179" st_id="2179">

<operation id="9098" st_id="2179" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_41 = mul nsw i32 %B_load_235, %A_load_235

]]></node>
<StgValue><ssdm name="tmp_11_4_41"/></StgValue>
</operation>
</state>

<state id="2180" st_id="2180">

<operation id="9099" st_id="2180" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_41 = mul nsw i32 %B_load_235, %A_load_235

]]></node>
<StgValue><ssdm name="tmp_11_4_41"/></StgValue>
</operation>
</state>

<state id="2181" st_id="2181">

<operation id="9100" st_id="2181" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9858">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_41 = mul nsw i32 %B_load_235, %A_load_235

]]></node>
<StgValue><ssdm name="tmp_11_4_41"/></StgValue>
</operation>
</state>

<state id="2182" st_id="2182">

<operation id="9101" st_id="2182" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_41 = mul nsw i32 %B_load_235, %A_load_235

]]></node>
<StgValue><ssdm name="tmp_11_4_41"/></StgValue>
</operation>
</state>

<state id="2183" st_id="2183">

<operation id="9102" st_id="2183" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_41 = mul nsw i32 %B_load_235, %A_load_235

]]></node>
<StgValue><ssdm name="tmp_11_4_41"/></StgValue>
</operation>
</state>

<state id="2184" st_id="2184">

<operation id="9103" st_id="2184" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_41 = mul nsw i32 %B_load_235, %A_load_235

]]></node>
<StgValue><ssdm name="tmp_11_4_41"/></StgValue>
</operation>

<operation id="9104" st_id="2184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5424" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_235 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_235"/></StgValue>
</operation>
</state>

<state id="2185" st_id="2185">

<operation id="9105" st_id="2185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9862">
<or_exp><and_exp><literal name="tmp_7_4_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5424" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_235 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_235"/></StgValue>
</operation>

<operation id="9106" st_id="2185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9862">
<or_exp><and_exp><literal name="tmp_7_4_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_41 = add nsw i32 %C_load_235, %tmp_11_4_41

]]></node>
<StgValue><ssdm name="tmp_12_4_41"/></StgValue>
</operation>

<operation id="9107" st_id="2185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9862">
<or_exp><and_exp><literal name="tmp_7_4_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5426" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_41, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9108" st_id="2185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9862">
<or_exp><and_exp><literal name="tmp_7_4_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5427" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9109" st_id="2185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.42:0  %k_1_4_42 = add i8 %k_4_cast, 43

]]></node>
<StgValue><ssdm name="k_1_4_42"/></StgValue>
</operation>

<operation id="9110" st_id="2185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5430" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.42:1  %tmp_7_4_42 = icmp ult i8 %k_1_4_42, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_42"/></StgValue>
</operation>

<operation id="9111" st_id="2185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.42:2  br i1 %tmp_7_4_42, label %261, label %._crit_edge.4.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2186" st_id="2186">

<operation id="9112" st_id="2186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5433" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_42_trn_cast1 = zext i8 %k_1_4_42 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_42_trn_cast1"/></StgValue>
</operation>

<operation id="9113" st_id="2186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5434" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_42_trn_cast = zext i8 %k_1_4_42 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_42_trn_cast"/></StgValue>
</operation>

<operation id="9114" st_id="2186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5435" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr19 = add i14 %tmp_10_4_42_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr19"/></StgValue>
</operation>

<operation id="9115" st_id="2186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5436" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_500 = zext i14 %p_addr19 to i64

]]></node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="9116" st_id="2186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5437" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_238 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_500

]]></node>
<StgValue><ssdm name="A_addr_238"/></StgValue>
</operation>

<operation id="9117" st_id="2186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5438" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_238 = load i32* %A_addr_238, align 4

]]></node>
<StgValue><ssdm name="A_load_238"/></StgValue>
</operation>

<operation id="9118" st_id="2186" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5439" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr731 = mul i14 %tmp_10_4_42_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr731"/></StgValue>
</operation>

<operation id="9119" st_id="2186" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5440" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr732 = add i14 %tmp_4_trn_cast, %p_addr731

]]></node>
<StgValue><ssdm name="p_addr732"/></StgValue>
</operation>

<operation id="9120" st_id="2186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5441" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_501 = zext i14 %p_addr732 to i64

]]></node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="9121" st_id="2186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5442" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_238 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_501

]]></node>
<StgValue><ssdm name="B_addr_238"/></StgValue>
</operation>

<operation id="9122" st_id="2186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5443" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_238 = load i32* %B_addr_238, align 4

]]></node>
<StgValue><ssdm name="B_load_238"/></StgValue>
</operation>
</state>

<state id="2187" st_id="2187">

<operation id="9123" st_id="2187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5438" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_238 = load i32* %A_addr_238, align 4

]]></node>
<StgValue><ssdm name="A_load_238"/></StgValue>
</operation>

<operation id="9124" st_id="2187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5443" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_238 = load i32* %B_addr_238, align 4

]]></node>
<StgValue><ssdm name="B_load_238"/></StgValue>
</operation>
</state>

<state id="2188" st_id="2188">

<operation id="9125" st_id="2188" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_42 = mul nsw i32 %B_load_238, %A_load_238

]]></node>
<StgValue><ssdm name="tmp_11_4_42"/></StgValue>
</operation>
</state>

<state id="2189" st_id="2189">

<operation id="9126" st_id="2189" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_42 = mul nsw i32 %B_load_238, %A_load_238

]]></node>
<StgValue><ssdm name="tmp_11_4_42"/></StgValue>
</operation>
</state>

<state id="2190" st_id="2190">

<operation id="9127" st_id="2190" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_42 = mul nsw i32 %B_load_238, %A_load_238

]]></node>
<StgValue><ssdm name="tmp_11_4_42"/></StgValue>
</operation>
</state>

<state id="2191" st_id="2191">

<operation id="9128" st_id="2191" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_42 = mul nsw i32 %B_load_238, %A_load_238

]]></node>
<StgValue><ssdm name="tmp_11_4_42"/></StgValue>
</operation>
</state>

<state id="2192" st_id="2192">

<operation id="9129" st_id="2192" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_42 = mul nsw i32 %B_load_238, %A_load_238

]]></node>
<StgValue><ssdm name="tmp_11_4_42"/></StgValue>
</operation>
</state>

<state id="2193" st_id="2193">

<operation id="9130" st_id="2193" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_42 = mul nsw i32 %B_load_238, %A_load_238

]]></node>
<StgValue><ssdm name="tmp_11_4_42"/></StgValue>
</operation>

<operation id="9131" st_id="2193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5445" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_238 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_238"/></StgValue>
</operation>
</state>

<state id="2194" st_id="2194">

<operation id="9132" st_id="2194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9874">
<or_exp><and_exp><literal name="tmp_7_4_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5445" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_238 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_238"/></StgValue>
</operation>

<operation id="9133" st_id="2194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9874">
<or_exp><and_exp><literal name="tmp_7_4_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_42 = add nsw i32 %C_load_238, %tmp_11_4_42

]]></node>
<StgValue><ssdm name="tmp_12_4_42"/></StgValue>
</operation>

<operation id="9134" st_id="2194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9874">
<or_exp><and_exp><literal name="tmp_7_4_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5447" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_42, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9135" st_id="2194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9874">
<or_exp><and_exp><literal name="tmp_7_4_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5448" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9136" st_id="2194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5450" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.43:0  %k_1_4_43 = add i8 %k_4_cast, 44

]]></node>
<StgValue><ssdm name="k_1_4_43"/></StgValue>
</operation>

<operation id="9137" st_id="2194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5451" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.43:1  %tmp_7_4_43 = icmp ult i8 %k_1_4_43, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_43"/></StgValue>
</operation>

<operation id="9138" st_id="2194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.43:2  br i1 %tmp_7_4_43, label %262, label %._crit_edge.4.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2195" st_id="2195">

<operation id="9139" st_id="2195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5454" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_43_trn_cast1 = zext i8 %k_1_4_43 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_43_trn_cast1"/></StgValue>
</operation>

<operation id="9140" st_id="2195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5455" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_43_trn_cast = zext i8 %k_1_4_43 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_43_trn_cast"/></StgValue>
</operation>

<operation id="9141" st_id="2195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5456" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr16 = add i14 %tmp_10_4_43_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr16"/></StgValue>
</operation>

<operation id="9142" st_id="2195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5457" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_504 = zext i14 %p_addr16 to i64

]]></node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="9143" st_id="2195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5458" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_241 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_504

]]></node>
<StgValue><ssdm name="A_addr_241"/></StgValue>
</operation>

<operation id="9144" st_id="2195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5459" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_241 = load i32* %A_addr_241, align 4

]]></node>
<StgValue><ssdm name="A_load_241"/></StgValue>
</operation>

<operation id="9145" st_id="2195" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5460" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr737 = mul i14 %tmp_10_4_43_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr737"/></StgValue>
</operation>

<operation id="9146" st_id="2195" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5461" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr738 = add i14 %tmp_4_trn_cast, %p_addr737

]]></node>
<StgValue><ssdm name="p_addr738"/></StgValue>
</operation>

<operation id="9147" st_id="2195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5462" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_505 = zext i14 %p_addr738 to i64

]]></node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="9148" st_id="2195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5463" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_241 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_505

]]></node>
<StgValue><ssdm name="B_addr_241"/></StgValue>
</operation>

<operation id="9149" st_id="2195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5464" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_241 = load i32* %B_addr_241, align 4

]]></node>
<StgValue><ssdm name="B_load_241"/></StgValue>
</operation>
</state>

<state id="2196" st_id="2196">

<operation id="9150" st_id="2196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5459" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_241 = load i32* %A_addr_241, align 4

]]></node>
<StgValue><ssdm name="A_load_241"/></StgValue>
</operation>

<operation id="9151" st_id="2196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5464" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_241 = load i32* %B_addr_241, align 4

]]></node>
<StgValue><ssdm name="B_load_241"/></StgValue>
</operation>
</state>

<state id="2197" st_id="2197">

<operation id="9152" st_id="2197" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_43 = mul nsw i32 %B_load_241, %A_load_241

]]></node>
<StgValue><ssdm name="tmp_11_4_43"/></StgValue>
</operation>
</state>

<state id="2198" st_id="2198">

<operation id="9153" st_id="2198" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_43 = mul nsw i32 %B_load_241, %A_load_241

]]></node>
<StgValue><ssdm name="tmp_11_4_43"/></StgValue>
</operation>
</state>

<state id="2199" st_id="2199">

<operation id="9154" st_id="2199" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_43 = mul nsw i32 %B_load_241, %A_load_241

]]></node>
<StgValue><ssdm name="tmp_11_4_43"/></StgValue>
</operation>
</state>

<state id="2200" st_id="2200">

<operation id="9155" st_id="2200" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9883">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_43 = mul nsw i32 %B_load_241, %A_load_241

]]></node>
<StgValue><ssdm name="tmp_11_4_43"/></StgValue>
</operation>
</state>

<state id="2201" st_id="2201">

<operation id="9156" st_id="2201" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_43 = mul nsw i32 %B_load_241, %A_load_241

]]></node>
<StgValue><ssdm name="tmp_11_4_43"/></StgValue>
</operation>
</state>

<state id="2202" st_id="2202">

<operation id="9157" st_id="2202" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_43 = mul nsw i32 %B_load_241, %A_load_241

]]></node>
<StgValue><ssdm name="tmp_11_4_43"/></StgValue>
</operation>

<operation id="9158" st_id="2202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5466" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_241 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_241"/></StgValue>
</operation>
</state>

<state id="2203" st_id="2203">

<operation id="9159" st_id="2203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9886">
<or_exp><and_exp><literal name="tmp_7_4_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5466" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_241 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_241"/></StgValue>
</operation>

<operation id="9160" st_id="2203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9886">
<or_exp><and_exp><literal name="tmp_7_4_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_43 = add nsw i32 %C_load_241, %tmp_11_4_43

]]></node>
<StgValue><ssdm name="tmp_12_4_43"/></StgValue>
</operation>

<operation id="9161" st_id="2203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9886">
<or_exp><and_exp><literal name="tmp_7_4_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5468" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_43, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9162" st_id="2203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9886">
<or_exp><and_exp><literal name="tmp_7_4_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5469" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9163" st_id="2203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5471" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.44:0  %k_1_4_44 = add i8 %k_4_cast, 45

]]></node>
<StgValue><ssdm name="k_1_4_44"/></StgValue>
</operation>

<operation id="9164" st_id="2203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5472" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.44:1  %tmp_7_4_44 = icmp ult i8 %k_1_4_44, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_44"/></StgValue>
</operation>

<operation id="9165" st_id="2203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.44:2  br i1 %tmp_7_4_44, label %263, label %._crit_edge.4.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2204" st_id="2204">

<operation id="9166" st_id="2204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5475" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_44_trn_cast1 = zext i8 %k_1_4_44 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_44_trn_cast1"/></StgValue>
</operation>

<operation id="9167" st_id="2204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5476" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_44_trn_cast = zext i8 %k_1_4_44 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_44_trn_cast"/></StgValue>
</operation>

<operation id="9168" st_id="2204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5477" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr13 = add i14 %tmp_10_4_44_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr13"/></StgValue>
</operation>

<operation id="9169" st_id="2204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5478" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_508 = zext i14 %p_addr13 to i64

]]></node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="9170" st_id="2204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5479" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_243 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_508

]]></node>
<StgValue><ssdm name="A_addr_243"/></StgValue>
</operation>

<operation id="9171" st_id="2204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5480" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_243 = load i32* %A_addr_243, align 4

]]></node>
<StgValue><ssdm name="A_load_243"/></StgValue>
</operation>

<operation id="9172" st_id="2204" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5481" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr741 = mul i14 %tmp_10_4_44_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr741"/></StgValue>
</operation>

<operation id="9173" st_id="2204" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5482" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr742 = add i14 %tmp_4_trn_cast, %p_addr741

]]></node>
<StgValue><ssdm name="p_addr742"/></StgValue>
</operation>

<operation id="9174" st_id="2204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5483" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_509 = zext i14 %p_addr742 to i64

]]></node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="9175" st_id="2204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5484" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_243 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_509

]]></node>
<StgValue><ssdm name="B_addr_243"/></StgValue>
</operation>

<operation id="9176" st_id="2204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5485" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_243 = load i32* %B_addr_243, align 4

]]></node>
<StgValue><ssdm name="B_load_243"/></StgValue>
</operation>
</state>

<state id="2205" st_id="2205">

<operation id="9177" st_id="2205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5480" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_243 = load i32* %A_addr_243, align 4

]]></node>
<StgValue><ssdm name="A_load_243"/></StgValue>
</operation>

<operation id="9178" st_id="2205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5485" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_243 = load i32* %B_addr_243, align 4

]]></node>
<StgValue><ssdm name="B_load_243"/></StgValue>
</operation>
</state>

<state id="2206" st_id="2206">

<operation id="9179" st_id="2206" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_44 = mul nsw i32 %B_load_243, %A_load_243

]]></node>
<StgValue><ssdm name="tmp_11_4_44"/></StgValue>
</operation>
</state>

<state id="2207" st_id="2207">

<operation id="9180" st_id="2207" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_44 = mul nsw i32 %B_load_243, %A_load_243

]]></node>
<StgValue><ssdm name="tmp_11_4_44"/></StgValue>
</operation>
</state>

<state id="2208" st_id="2208">

<operation id="9181" st_id="2208" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_44 = mul nsw i32 %B_load_243, %A_load_243

]]></node>
<StgValue><ssdm name="tmp_11_4_44"/></StgValue>
</operation>
</state>

<state id="2209" st_id="2209">

<operation id="9182" st_id="2209" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_44 = mul nsw i32 %B_load_243, %A_load_243

]]></node>
<StgValue><ssdm name="tmp_11_4_44"/></StgValue>
</operation>
</state>

<state id="2210" st_id="2210">

<operation id="9183" st_id="2210" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_44 = mul nsw i32 %B_load_243, %A_load_243

]]></node>
<StgValue><ssdm name="tmp_11_4_44"/></StgValue>
</operation>
</state>

<state id="2211" st_id="2211">

<operation id="9184" st_id="2211" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_44 = mul nsw i32 %B_load_243, %A_load_243

]]></node>
<StgValue><ssdm name="tmp_11_4_44"/></StgValue>
</operation>

<operation id="9185" st_id="2211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5487" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_243 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_243"/></StgValue>
</operation>
</state>

<state id="2212" st_id="2212">

<operation id="9186" st_id="2212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9898">
<or_exp><and_exp><literal name="tmp_7_4_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5487" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_243 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_243"/></StgValue>
</operation>

<operation id="9187" st_id="2212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9898">
<or_exp><and_exp><literal name="tmp_7_4_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_44 = add nsw i32 %C_load_243, %tmp_11_4_44

]]></node>
<StgValue><ssdm name="tmp_12_4_44"/></StgValue>
</operation>

<operation id="9188" st_id="2212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9898">
<or_exp><and_exp><literal name="tmp_7_4_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5489" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_44, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9189" st_id="2212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9898">
<or_exp><and_exp><literal name="tmp_7_4_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5490" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9190" st_id="2212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5492" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.45:0  %k_1_4_45 = add i8 %k_4_cast, 46

]]></node>
<StgValue><ssdm name="k_1_4_45"/></StgValue>
</operation>

<operation id="9191" st_id="2212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5493" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.45:1  %tmp_7_4_45 = icmp ult i8 %k_1_4_45, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_45"/></StgValue>
</operation>

<operation id="9192" st_id="2212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.45:2  br i1 %tmp_7_4_45, label %264, label %._crit_edge.4.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2213" st_id="2213">

<operation id="9193" st_id="2213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5496" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_45_trn_cast1 = zext i8 %k_1_4_45 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_45_trn_cast1"/></StgValue>
</operation>

<operation id="9194" st_id="2213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5497" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_45_trn_cast = zext i8 %k_1_4_45 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_45_trn_cast"/></StgValue>
</operation>

<operation id="9195" st_id="2213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5498" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr10 = add i14 %tmp_10_4_45_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr10"/></StgValue>
</operation>

<operation id="9196" st_id="2213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5499" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_512 = zext i14 %p_addr10 to i64

]]></node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="9197" st_id="2213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5500" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_245 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_512

]]></node>
<StgValue><ssdm name="A_addr_245"/></StgValue>
</operation>

<operation id="9198" st_id="2213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5501" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_245 = load i32* %A_addr_245, align 4

]]></node>
<StgValue><ssdm name="A_load_245"/></StgValue>
</operation>

<operation id="9199" st_id="2213" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5502" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr745 = mul i14 %tmp_10_4_45_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr745"/></StgValue>
</operation>

<operation id="9200" st_id="2213" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5503" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr746 = add i14 %tmp_4_trn_cast, %p_addr745

]]></node>
<StgValue><ssdm name="p_addr746"/></StgValue>
</operation>

<operation id="9201" st_id="2213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5504" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_513 = zext i14 %p_addr746 to i64

]]></node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="9202" st_id="2213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5505" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_245 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_513

]]></node>
<StgValue><ssdm name="B_addr_245"/></StgValue>
</operation>

<operation id="9203" st_id="2213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5506" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_245 = load i32* %B_addr_245, align 4

]]></node>
<StgValue><ssdm name="B_load_245"/></StgValue>
</operation>
</state>

<state id="2214" st_id="2214">

<operation id="9204" st_id="2214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5501" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_245 = load i32* %A_addr_245, align 4

]]></node>
<StgValue><ssdm name="A_load_245"/></StgValue>
</operation>

<operation id="9205" st_id="2214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5506" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_245 = load i32* %B_addr_245, align 4

]]></node>
<StgValue><ssdm name="B_load_245"/></StgValue>
</operation>
</state>

<state id="2215" st_id="2215">

<operation id="9206" st_id="2215" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_45 = mul nsw i32 %B_load_245, %A_load_245

]]></node>
<StgValue><ssdm name="tmp_11_4_45"/></StgValue>
</operation>
</state>

<state id="2216" st_id="2216">

<operation id="9207" st_id="2216" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_45 = mul nsw i32 %B_load_245, %A_load_245

]]></node>
<StgValue><ssdm name="tmp_11_4_45"/></StgValue>
</operation>
</state>

<state id="2217" st_id="2217">

<operation id="9208" st_id="2217" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_45 = mul nsw i32 %B_load_245, %A_load_245

]]></node>
<StgValue><ssdm name="tmp_11_4_45"/></StgValue>
</operation>
</state>

<state id="2218" st_id="2218">

<operation id="9209" st_id="2218" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_45 = mul nsw i32 %B_load_245, %A_load_245

]]></node>
<StgValue><ssdm name="tmp_11_4_45"/></StgValue>
</operation>
</state>

<state id="2219" st_id="2219">

<operation id="9210" st_id="2219" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_45 = mul nsw i32 %B_load_245, %A_load_245

]]></node>
<StgValue><ssdm name="tmp_11_4_45"/></StgValue>
</operation>
</state>

<state id="2220" st_id="2220">

<operation id="9211" st_id="2220" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_45 = mul nsw i32 %B_load_245, %A_load_245

]]></node>
<StgValue><ssdm name="tmp_11_4_45"/></StgValue>
</operation>

<operation id="9212" st_id="2220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5508" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_245 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_245"/></StgValue>
</operation>
</state>

<state id="2221" st_id="2221">

<operation id="9213" st_id="2221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9910">
<or_exp><and_exp><literal name="tmp_7_4_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5508" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_245 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_245"/></StgValue>
</operation>

<operation id="9214" st_id="2221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9910">
<or_exp><and_exp><literal name="tmp_7_4_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_45 = add nsw i32 %C_load_245, %tmp_11_4_45

]]></node>
<StgValue><ssdm name="tmp_12_4_45"/></StgValue>
</operation>

<operation id="9215" st_id="2221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9910">
<or_exp><and_exp><literal name="tmp_7_4_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5510" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_45, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9216" st_id="2221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9910">
<or_exp><and_exp><literal name="tmp_7_4_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5511" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9217" st_id="2221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9913">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.46:0  %k_1_4_46 = add i8 %k_4_cast, 47

]]></node>
<StgValue><ssdm name="k_1_4_46"/></StgValue>
</operation>

<operation id="9218" st_id="2221" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9913">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5514" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.46:1  %tmp_7_4_46 = icmp ult i8 %k_1_4_46, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_46"/></StgValue>
</operation>

<operation id="9219" st_id="2221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9913">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.46:2  br i1 %tmp_7_4_46, label %265, label %._crit_edge.4.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2222" st_id="2222">

<operation id="9220" st_id="2222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5517" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_46_trn_cast1 = zext i8 %k_1_4_46 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_46_trn_cast1"/></StgValue>
</operation>

<operation id="9221" st_id="2222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5518" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_46_trn_cast = zext i8 %k_1_4_46 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_46_trn_cast"/></StgValue>
</operation>

<operation id="9222" st_id="2222" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5519" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr7 = add i14 %tmp_10_4_46_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr7"/></StgValue>
</operation>

<operation id="9223" st_id="2222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5520" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_514 = zext i14 %p_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="9224" st_id="2222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5521" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_247 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_514

]]></node>
<StgValue><ssdm name="A_addr_247"/></StgValue>
</operation>

<operation id="9225" st_id="2222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5522" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_247 = load i32* %A_addr_247, align 4

]]></node>
<StgValue><ssdm name="A_load_247"/></StgValue>
</operation>

<operation id="9226" st_id="2222" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5523" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr749 = mul i14 %tmp_10_4_46_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr749"/></StgValue>
</operation>

<operation id="9227" st_id="2222" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5524" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr752 = add i14 %tmp_4_trn_cast, %p_addr749

]]></node>
<StgValue><ssdm name="p_addr752"/></StgValue>
</operation>

<operation id="9228" st_id="2222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5525" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_515 = zext i14 %p_addr752 to i64

]]></node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="9229" st_id="2222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5526" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_247 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_515

]]></node>
<StgValue><ssdm name="B_addr_247"/></StgValue>
</operation>

<operation id="9230" st_id="2222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5527" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_247 = load i32* %B_addr_247, align 4

]]></node>
<StgValue><ssdm name="B_load_247"/></StgValue>
</operation>
</state>

<state id="2223" st_id="2223">

<operation id="9231" st_id="2223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5522" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_247 = load i32* %A_addr_247, align 4

]]></node>
<StgValue><ssdm name="A_load_247"/></StgValue>
</operation>

<operation id="9232" st_id="2223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5527" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_247 = load i32* %B_addr_247, align 4

]]></node>
<StgValue><ssdm name="B_load_247"/></StgValue>
</operation>
</state>

<state id="2224" st_id="2224">

<operation id="9233" st_id="2224" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_46 = mul nsw i32 %B_load_247, %A_load_247

]]></node>
<StgValue><ssdm name="tmp_11_4_46"/></StgValue>
</operation>
</state>

<state id="2225" st_id="2225">

<operation id="9234" st_id="2225" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_46 = mul nsw i32 %B_load_247, %A_load_247

]]></node>
<StgValue><ssdm name="tmp_11_4_46"/></StgValue>
</operation>
</state>

<state id="2226" st_id="2226">

<operation id="9235" st_id="2226" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_46 = mul nsw i32 %B_load_247, %A_load_247

]]></node>
<StgValue><ssdm name="tmp_11_4_46"/></StgValue>
</operation>
</state>

<state id="2227" st_id="2227">

<operation id="9236" st_id="2227" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_46 = mul nsw i32 %B_load_247, %A_load_247

]]></node>
<StgValue><ssdm name="tmp_11_4_46"/></StgValue>
</operation>
</state>

<state id="2228" st_id="2228">

<operation id="9237" st_id="2228" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9920">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_46 = mul nsw i32 %B_load_247, %A_load_247

]]></node>
<StgValue><ssdm name="tmp_11_4_46"/></StgValue>
</operation>
</state>

<state id="2229" st_id="2229">

<operation id="9238" st_id="2229" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_46 = mul nsw i32 %B_load_247, %A_load_247

]]></node>
<StgValue><ssdm name="tmp_11_4_46"/></StgValue>
</operation>

<operation id="9239" st_id="2229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5529" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_247 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_247"/></StgValue>
</operation>
</state>

<state id="2230" st_id="2230">

<operation id="9240" st_id="2230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9922">
<or_exp><and_exp><literal name="tmp_7_4_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5529" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_247 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_247"/></StgValue>
</operation>

<operation id="9241" st_id="2230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9922">
<or_exp><and_exp><literal name="tmp_7_4_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_46 = add nsw i32 %C_load_247, %tmp_11_4_46

]]></node>
<StgValue><ssdm name="tmp_12_4_46"/></StgValue>
</operation>

<operation id="9242" st_id="2230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9922">
<or_exp><and_exp><literal name="tmp_7_4_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5531" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_46, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9243" st_id="2230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9922">
<or_exp><and_exp><literal name="tmp_7_4_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5532" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9244" st_id="2230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5534" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.47:0  %k_1_4_47 = add i8 %k_4_cast, 48

]]></node>
<StgValue><ssdm name="k_1_4_47"/></StgValue>
</operation>

<operation id="9245" st_id="2230" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5535" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.47:1  %tmp_7_4_47 = icmp ult i8 %k_1_4_47, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_47"/></StgValue>
</operation>

<operation id="9246" st_id="2230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5536" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.47:2  br i1 %tmp_7_4_47, label %266, label %._crit_edge.4.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2231" st_id="2231">

<operation id="9247" st_id="2231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5538" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_47_trn_cast1 = zext i8 %k_1_4_47 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_47_trn_cast1"/></StgValue>
</operation>

<operation id="9248" st_id="2231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5539" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_47_trn_cast = zext i8 %k_1_4_47 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_47_trn_cast"/></StgValue>
</operation>

<operation id="9249" st_id="2231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5540" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr4 = add i14 %tmp_10_4_47_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="9250" st_id="2231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5541" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_516 = zext i14 %p_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="9251" st_id="2231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5542" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_248 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_516

]]></node>
<StgValue><ssdm name="A_addr_248"/></StgValue>
</operation>

<operation id="9252" st_id="2231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5543" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_248 = load i32* %A_addr_248, align 4

]]></node>
<StgValue><ssdm name="A_load_248"/></StgValue>
</operation>

<operation id="9253" st_id="2231" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5544" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr753 = mul i14 %tmp_10_4_47_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr753"/></StgValue>
</operation>

<operation id="9254" st_id="2231" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5545" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr754 = add i14 %tmp_4_trn_cast, %p_addr753

]]></node>
<StgValue><ssdm name="p_addr754"/></StgValue>
</operation>

<operation id="9255" st_id="2231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5546" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_517 = zext i14 %p_addr754 to i64

]]></node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="9256" st_id="2231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5547" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_248 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_517

]]></node>
<StgValue><ssdm name="B_addr_248"/></StgValue>
</operation>

<operation id="9257" st_id="2231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5548" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_248 = load i32* %B_addr_248, align 4

]]></node>
<StgValue><ssdm name="B_load_248"/></StgValue>
</operation>
</state>

<state id="2232" st_id="2232">

<operation id="9258" st_id="2232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5543" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_248 = load i32* %A_addr_248, align 4

]]></node>
<StgValue><ssdm name="A_load_248"/></StgValue>
</operation>

<operation id="9259" st_id="2232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5548" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_248 = load i32* %B_addr_248, align 4

]]></node>
<StgValue><ssdm name="B_load_248"/></StgValue>
</operation>
</state>

<state id="2233" st_id="2233">

<operation id="9260" st_id="2233" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_47 = mul nsw i32 %B_load_248, %A_load_248

]]></node>
<StgValue><ssdm name="tmp_11_4_47"/></StgValue>
</operation>
</state>

<state id="2234" st_id="2234">

<operation id="9261" st_id="2234" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_47 = mul nsw i32 %B_load_248, %A_load_248

]]></node>
<StgValue><ssdm name="tmp_11_4_47"/></StgValue>
</operation>
</state>

<state id="2235" st_id="2235">

<operation id="9262" st_id="2235" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_47 = mul nsw i32 %B_load_248, %A_load_248

]]></node>
<StgValue><ssdm name="tmp_11_4_47"/></StgValue>
</operation>
</state>

<state id="2236" st_id="2236">

<operation id="9263" st_id="2236" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_47 = mul nsw i32 %B_load_248, %A_load_248

]]></node>
<StgValue><ssdm name="tmp_11_4_47"/></StgValue>
</operation>
</state>

<state id="2237" st_id="2237">

<operation id="9264" st_id="2237" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_47 = mul nsw i32 %B_load_248, %A_load_248

]]></node>
<StgValue><ssdm name="tmp_11_4_47"/></StgValue>
</operation>
</state>

<state id="2238" st_id="2238">

<operation id="9265" st_id="2238" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9933">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_47 = mul nsw i32 %B_load_248, %A_load_248

]]></node>
<StgValue><ssdm name="tmp_11_4_47"/></StgValue>
</operation>

<operation id="9266" st_id="2238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9933">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5550" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_248 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_248"/></StgValue>
</operation>
</state>

<state id="2239" st_id="2239">

<operation id="9267" st_id="2239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9934">
<or_exp><and_exp><literal name="tmp_7_4_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5550" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_248 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_248"/></StgValue>
</operation>

<operation id="9268" st_id="2239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9934">
<or_exp><and_exp><literal name="tmp_7_4_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_47 = add nsw i32 %C_load_248, %tmp_11_4_47

]]></node>
<StgValue><ssdm name="tmp_12_4_47"/></StgValue>
</operation>

<operation id="9269" st_id="2239" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9934">
<or_exp><and_exp><literal name="tmp_7_4_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5552" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_47, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9270" st_id="2239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9934">
<or_exp><and_exp><literal name="tmp_7_4_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5553" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9271" st_id="2239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.48:0  %k_1_4_48 = add i8 %k_4_cast, 49

]]></node>
<StgValue><ssdm name="k_1_4_48"/></StgValue>
</operation>

<operation id="9272" st_id="2239" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5556" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.48:1  %tmp_7_4_48 = icmp ult i8 %k_1_4_48, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7_4_48"/></StgValue>
</operation>

<operation id="9273" st_id="2239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5557" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.48:2  br i1 %tmp_7_4_48, label %267, label %._crit_edge.4.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2240" st_id="2240">

<operation id="9274" st_id="2240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5559" bw="14" op_0_bw="8">
<![CDATA[
:0  %tmp_10_4_48_trn_cast1 = zext i8 %k_1_4_48 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_48_trn_cast1"/></StgValue>
</operation>

<operation id="9275" st_id="2240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5560" bw="14" op_0_bw="8">
<![CDATA[
:1  %tmp_10_4_48_trn_cast = zext i8 %k_1_4_48 to i14

]]></node>
<StgValue><ssdm name="tmp_10_4_48_trn_cast"/></StgValue>
</operation>

<operation id="9276" st_id="2240" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5561" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr1 = add i14 %tmp_10_4_48_trn_cast, %phi_mul4

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="9277" st_id="2240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5562" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_518 = zext i14 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="9278" st_id="2240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5563" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_249 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_518

]]></node>
<StgValue><ssdm name="A_addr_249"/></StgValue>
</operation>

<operation id="9279" st_id="2240" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5564" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_249 = load i32* %A_addr_249, align 4

]]></node>
<StgValue><ssdm name="A_load_249"/></StgValue>
</operation>

<operation id="9280" st_id="2240" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5565" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %p_addr750 = mul i14 %tmp_10_4_48_trn_cast1, 100

]]></node>
<StgValue><ssdm name="p_addr750"/></StgValue>
</operation>

<operation id="9281" st_id="2240" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5566" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %p_addr751 = add i14 %tmp_4_trn_cast, %p_addr750

]]></node>
<StgValue><ssdm name="p_addr751"/></StgValue>
</operation>

<operation id="9282" st_id="2240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5567" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_519 = zext i14 %p_addr751 to i64

]]></node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="9283" st_id="2240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5568" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_249 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_519

]]></node>
<StgValue><ssdm name="B_addr_249"/></StgValue>
</operation>

<operation id="9284" st_id="2240" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5569" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_249 = load i32* %B_addr_249, align 4

]]></node>
<StgValue><ssdm name="B_load_249"/></StgValue>
</operation>
</state>

<state id="2241" st_id="2241">

<operation id="9285" st_id="2241" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5564" bw="32" op_0_bw="14">
<![CDATA[
:5  %A_load_249 = load i32* %A_addr_249, align 4

]]></node>
<StgValue><ssdm name="A_load_249"/></StgValue>
</operation>

<operation id="9286" st_id="2241" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5569" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_249 = load i32* %B_addr_249, align 4

]]></node>
<StgValue><ssdm name="B_load_249"/></StgValue>
</operation>
</state>

<state id="2242" st_id="2242">

<operation id="9287" st_id="2242" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_48 = mul nsw i32 %B_load_249, %A_load_249

]]></node>
<StgValue><ssdm name="tmp_11_4_48"/></StgValue>
</operation>
</state>

<state id="2243" st_id="2243">

<operation id="9288" st_id="2243" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_48 = mul nsw i32 %B_load_249, %A_load_249

]]></node>
<StgValue><ssdm name="tmp_11_4_48"/></StgValue>
</operation>
</state>

<state id="2244" st_id="2244">

<operation id="9289" st_id="2244" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_48 = mul nsw i32 %B_load_249, %A_load_249

]]></node>
<StgValue><ssdm name="tmp_11_4_48"/></StgValue>
</operation>
</state>

<state id="2245" st_id="2245">

<operation id="9290" st_id="2245" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_48 = mul nsw i32 %B_load_249, %A_load_249

]]></node>
<StgValue><ssdm name="tmp_11_4_48"/></StgValue>
</operation>
</state>

<state id="2246" st_id="2246">

<operation id="9291" st_id="2246" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_48 = mul nsw i32 %B_load_249, %A_load_249

]]></node>
<StgValue><ssdm name="tmp_11_4_48"/></StgValue>
</operation>
</state>

<state id="2247" st_id="2247">

<operation id="9292" st_id="2247" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9945">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_11_4_48 = mul nsw i32 %B_load_249, %A_load_249

]]></node>
<StgValue><ssdm name="tmp_11_4_48"/></StgValue>
</operation>

<operation id="9293" st_id="2247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9945">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5571" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_249 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_249"/></StgValue>
</operation>
</state>

<state id="2248" st_id="2248">

<operation id="9294" st_id="2248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9946">
<or_exp><and_exp><literal name="tmp_7_4_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5571" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load_249 = load i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name="C_load_249"/></StgValue>
</operation>

<operation id="9295" st_id="2248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9946">
<or_exp><and_exp><literal name="tmp_7_4_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12_4_48 = add nsw i32 %C_load_249, %tmp_11_4_48

]]></node>
<StgValue><ssdm name="tmp_12_4_48"/></StgValue>
</operation>

<operation id="9296" st_id="2248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9946">
<or_exp><and_exp><literal name="tmp_7_4_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5573" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:14  store i32 %tmp_12_4_48, i32* %C_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9297" st_id="2248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9946">
<or_exp><and_exp><literal name="tmp_7_4_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5574" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9298" st_id="2248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5576" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4.49:0  %k_1_4_49 = add i7 %k_4, 50

]]></node>
<StgValue><ssdm name="k_1_4_49"/></StgValue>
</operation>

<operation id="9299" st_id="2248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5577" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.4.49:1  br label %216

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
