Test case 835

Optimisations:
  Iverilog: 
  Verilator: -fno-const -O3
  CXXRTL: -O2
  CXXSLG: -O4
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  inj_in_data_1755349247825_180 = 0
  rst = 0
  bus_in = dd0931cf
  clk = 0

Mismatched outputs:
  bus_out:
    Verilator=11001111000000000000100111011101
    Iverilog=11001111001100010000100111011101
    CXXRTL=11001111001100010000100111011101
    CXXSLG=11001111001100010000100111011101
    CXXSLG_SV2V=11001111001100010000100111011101
    Xcelium=11001111001100010000100111011101
