design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/fedar-f1,CPU,RUN_2025.10.10_13.19.41,flow completed,5h26m8s0ms,4h36m30s0ms,10625.201990395506,21.279909176100002,3187.560597118652,-1,44.1381,3147.75,65045,0,0,0,0,0,0,0,6,6,0,0,6124273,591805,-158.88,-214.86,-157.89,-157.89,-495.25,-11719.08,-15704.9,-11652.21,-11652.21,-36414.95,9400807833.0,0.0,44.24,44.94,9.94,16.0,-1,157128,162131,158,5085,0,0,0,159656,1462,236,1761,10694,9991,21210,9799,21867,2436,2366,631,80640,33878,57727,109364,67831,349440,5210078.899200001,60.2,80.8,0.000232,76.0,97.9,3.02e-05,96.8,117.0,3.66e-05,201.44,595.25,1.6799664006719865,100,1,30,153.18,153.6,0.3,1,10,0.4,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
