<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/insts/mem64.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_412cb1e3c3e0b307fb4e20a3bc9a2471.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mem64.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mem64_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011-2013,2017-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_MEM64_HH__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __ARCH_ARM_MEM64_HH__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="misc64_8hh.html">arch/arm/insts/misc64.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2insts_2static__inst_8hh.html">arch/arm/insts/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;{</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classArmISA_1_1SysDC64.html">   48</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1SysDC64.html">SysDC64</a> : <span class="keyword">public</span> <a class="code" href="classMiscRegOp64.html">MiscRegOp64</a></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classArmISA_1_1SysDC64.html#a74112ecd1c537c2c38046fc1fb2e6bf1">   51</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SysDC64.html#a74112ecd1c537c2c38046fc1fb2e6bf1">base</a>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classArmISA_1_1SysDC64.html#ac0d5a6a99cba0daa2ed7887ac8311e95">   52</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> <a class="code" href="classArmISA_1_1SysDC64.html#ac0d5a6a99cba0daa2ed7887ac8311e95">dest</a>;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classArmISA_1_1SysDC64.html#a6f6b74854677242eaec6bb588d32c59c">   53</a></span>&#160;    uint64_t <a class="code" href="classArmISA_1_1SysDC64.html#a6f6b74854677242eaec6bb588d32c59c">imm</a>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="comment">// This is used for fault handling only</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classArmISA_1_1SysDC64.html#aa99c836b17eacaded31b43cbab0269a6">   56</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classArmISA_1_1SysDC64.html#aa99c836b17eacaded31b43cbab0269a6">faultAddr</a>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classArmISA_1_1SysDC64.html#a46624b936bb90578400c41b606116398">   58</a></span>&#160;    <a class="code" href="classArmISA_1_1SysDC64.html#a46624b936bb90578400c41b606116398">SysDC64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> _dest, uint64_t _imm)</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        : <a class="code" href="classMiscRegOp64.html">MiscRegOp64</a>(mnem, _machInst, __opClass, false),</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;          base(_base), dest(_dest), imm(_imm), faultAddr(0)</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    {}</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    std::string <a class="code" href="classArmISA_1_1SysDC64.html#a41dcb851b5c1cf0395f711b1ad5882b7">generateDisassembly</a>(</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;};</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classArmISA_1_1MightBeMicro64.html">   68</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MightBeMicro64.html">MightBeMicro64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;{</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classArmISA_1_1MightBeMicro64.html#a1c322050223094563c677c5768dfdf35">   71</a></span>&#160;    <a class="code" href="classArmISA_1_1MightBeMicro64.html#a1c322050223094563c677c5768dfdf35">MightBeMicro64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        : <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    {}</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classArmISA_1_1MightBeMicro64.html#a7f2f299043c1233456223c6d9cc0d49f">   76</a></span>&#160;    <a class="code" href="classArmISA_1_1MightBeMicro64.html#a7f2f299043c1233456223c6d9cc0d49f">advancePC</a>(<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;pcState)<span class="keyword"> const</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsLastMicroop]) {</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            pcState.uEnd();</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsMicroop]) {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            pcState.uAdvance();</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            pcState.advance();</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        }</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;};</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory64.html">   88</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1Memory64.html">Memory64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MightBeMicro64.html">MightBeMicro64</a></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory64.html#a09d6c61803f7e92d43c5e25d90e4e47c">   91</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classArmISA_1_1Memory64.html#a09d6c61803f7e92d43c5e25d90e4e47c">AddrMode</a> {</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory64.html#a09d6c61803f7e92d43c5e25d90e4e47ca287b6661d332e2363bfce36e8e03c645">   92</a></span>&#160;        <a class="code" href="classArmISA_1_1Memory64.html#a09d6c61803f7e92d43c5e25d90e4e47ca287b6661d332e2363bfce36e8e03c645">AddrMd_Offset</a>,</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory64.html#a09d6c61803f7e92d43c5e25d90e4e47ca346d324f87acb1e47dd82506dfea4196">   93</a></span>&#160;        <a class="code" href="classArmISA_1_1Memory64.html#a09d6c61803f7e92d43c5e25d90e4e47ca346d324f87acb1e47dd82506dfea4196">AddrMd_PreIndex</a>,</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory64.html#a09d6c61803f7e92d43c5e25d90e4e47cad9d22b188bc7e4614efd51fdcc33cfe0">   94</a></span>&#160;        AddrMd_PostIndex</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    };</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory64.html#a1d2708f9db328e19f40a402c2f4c9ddd">   99</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1Memory64.html#a1d2708f9db328e19f40a402c2f4c9ddd">dest</a>;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory64.html#a220e45e9a081416cbc3ebedce13d18b1">  100</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1Memory64.html#a220e45e9a081416cbc3ebedce13d18b1">base</a>;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory64.html#a23f4a1642c09a7fe2792999872234922">  102</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1Memory64.html#a23f4a1642c09a7fe2792999872234922">baseIsSP</a>;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory64.html#a595f4e539e4070affb8cac3f50e75f6a">  103</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> numMicroops = 3;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory64.html#a277e5761638d3783f8b69d6751d3f3f3">  105</a></span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *<a class="code" href="classArmISA_1_1Memory64.html#a277e5761638d3783f8b69d6751d3f3f3">uops</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory64.html#ac1820ce3b1e3f417fd96a028f10e672b">  107</a></span>&#160;    <a class="code" href="classArmISA_1_1Memory64.html#ac1820ce3b1e3f417fd96a028f10e672b">Memory64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;             <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base)</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        : <a class="code" href="classArmISA_1_1MightBeMicro64.html">MightBeMicro64</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;          dest(_dest), base(_base), uops(NULL), memAccessFlags(0)</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        baseIsSP = <a class="code" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a>(_base);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    }</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keyword">virtual</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory64.html#a1741ae940cc91417b9b0dbd61aefa503">  116</a></span>&#160;    <a class="code" href="classArmISA_1_1Memory64.html#a1741ae940cc91417b9b0dbd61aefa503">~Memory64</a>()</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    {</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keyword">delete</span> [] uops;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory64.html#af90f6f2bfb351793db4ef131443315d2">  122</a></span>&#160;    <a class="code" href="classArmISA_1_1Memory64.html#af90f6f2bfb351793db4ef131443315d2">fetchMicroop</a>(<a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> microPC)<span class="keyword"> const override</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        assert(uops != NULL &amp;&amp; microPC &lt; numMicroops);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="keywordflow">return</span> uops[microPC];</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordtype">void</span> startDisassembly(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classArmISA_1_1Memory64.html#a438e724cb7da2262353fde1619e088a8">  130</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1Memory64.html#a438e724cb7da2262353fde1619e088a8">memAccessFlags</a>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordtype">void</span> setExcAcRel(<span class="keywordtype">bool</span> exclusive, <span class="keywordtype">bool</span> acrel);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;};</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryImm64.html">  135</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryImm64.html">MemoryImm64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1Memory64.html">Memory64</a></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryImm64.html#acb84ce180e634bd0eef020d2cc344117">  138</a></span>&#160;    int64_t <a class="code" href="classArmISA_1_1MemoryImm64.html#acb84ce180e634bd0eef020d2cc344117">imm</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryImm64.html#a46fa9cbc67444fcedc1a5bf1b49ea781">  140</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryImm64.html#a46fa9cbc67444fcedc1a5bf1b49ea781">MemoryImm64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, int64_t _imm)</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        : <a class="code" href="classArmISA_1_1Memory64.html">Memory64</a>(mnem, _machInst, __opClass, _dest, _base), imm(_imm)</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    {}</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    std::string <a class="code" href="classArmISA_1_1SysDC64.html#a41dcb851b5c1cf0395f711b1ad5882b7">generateDisassembly</a>(</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;};</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryDImm64.html">  149</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryDImm64.html">MemoryDImm64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MemoryImm64.html">MemoryImm64</a></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;{</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryDImm64.html#a4cce8289fd43944bd01a856ccb2b8ba5">  152</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1MemoryDImm64.html#a4cce8289fd43944bd01a856ccb2b8ba5">dest2</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryDImm64.html#a87851eeb590633e677424df46bd7a067">  154</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryDImm64.html#a87851eeb590633e677424df46bd7a067">MemoryDImm64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                int64_t _imm)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        : <a class="code" href="classArmISA_1_1MemoryImm64.html">MemoryImm64</a>(mnem, _machInst, __opClass, _dest, _base, _imm),</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;          dest2(_dest2)</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    {}</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    std::string <a class="code" href="classArmISA_1_1SysDC64.html#a41dcb851b5c1cf0395f711b1ad5882b7">generateDisassembly</a>(</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;};</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryDImmEx64.html">  165</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryDImmEx64.html">MemoryDImmEx64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MemoryDImm64.html">MemoryDImm64</a></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;{</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryDImmEx64.html#a0a3840db6a929bfb8f4aed5aae14da21">  168</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1MemoryDImmEx64.html#a0a3840db6a929bfb8f4aed5aae14da21">result</a>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryDImmEx64.html#ac64a8e8f7162f246ae0139d9c3d4e23c">  170</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryDImmEx64.html#ac64a8e8f7162f246ae0139d9c3d4e23c">MemoryDImmEx64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                 <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _result, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                 <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, int32_t _imm)</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        : <a class="code" href="classArmISA_1_1MemoryDImm64.html">MemoryDImm64</a>(mnem, _machInst, __opClass, _dest, _dest2,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                     _base, _imm), result(_result)</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    {}</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    std::string <a class="code" href="classArmISA_1_1SysDC64.html#a41dcb851b5c1cf0395f711b1ad5882b7">generateDisassembly</a>(</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;};</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPreIndex64.html">  181</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryPreIndex64.html">MemoryPreIndex64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MemoryImm64.html">MemoryImm64</a></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;{</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPreIndex64.html#a567938b7d8b3af7176b22651004cef31">  184</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryPreIndex64.html#a567938b7d8b3af7176b22651004cef31">MemoryPreIndex64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                     OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                     int64_t _imm)</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        : <a class="code" href="classArmISA_1_1MemoryImm64.html">MemoryImm64</a>(mnem, _machInst, __opClass, _dest, _base, _imm)</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    {}</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    std::string <a class="code" href="classArmISA_1_1SysDC64.html#a41dcb851b5c1cf0395f711b1ad5882b7">generateDisassembly</a>(</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;};</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPostIndex64.html">  194</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryPostIndex64.html">MemoryPostIndex64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1MemoryImm64.html">MemoryImm64</a></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;{</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryPostIndex64.html#a790923831aaaeab2b62168d2cc9fe41b">  197</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryPostIndex64.html#a790923831aaaeab2b62168d2cc9fe41b">MemoryPostIndex64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                      OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                      int64_t _imm)</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        : <a class="code" href="classArmISA_1_1MemoryImm64.html">MemoryImm64</a>(mnem, _machInst, __opClass, _dest, _base, _imm)</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    {}</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    std::string <a class="code" href="classArmISA_1_1SysDC64.html#a41dcb851b5c1cf0395f711b1ad5882b7">generateDisassembly</a>(</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;};</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryReg64.html">  207</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryReg64.html">MemoryReg64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1Memory64.html">Memory64</a></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;{</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryReg64.html#a65852090b48340a1dce50e700df42f9e">  210</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1MemoryReg64.html#a65852090b48340a1dce50e700df42f9e">offset</a>;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryReg64.html#a5487d59fefbf867ea30d91574e6c580d">  211</a></span>&#160;    <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> <a class="code" href="classArmISA_1_1MemoryReg64.html#a5487d59fefbf867ea30d91574e6c580d">type</a>;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryReg64.html#a5280ef287f9021d42191cd5492326dca">  212</a></span>&#160;    uint64_t <a class="code" href="classArmISA_1_1MemoryReg64.html#a5280ef287f9021d42191cd5492326dca">shiftAmt</a>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryReg64.html#a01feaa32b22848a35b322595384a3657">  214</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryReg64.html#a01feaa32b22848a35b322595384a3657">MemoryReg64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _offset, <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> _type,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                uint64_t _shiftAmt)</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        : <a class="code" href="classArmISA_1_1Memory64.html">Memory64</a>(mnem, _machInst, __opClass, _dest, _base),</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;          offset(_offset), type(_type), shiftAmt(_shiftAmt)</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    {}</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    std::string <a class="code" href="classArmISA_1_1SysDC64.html#a41dcb851b5c1cf0395f711b1ad5882b7">generateDisassembly</a>(</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;};</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryRaw64.html">  226</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryRaw64.html">MemoryRaw64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1Memory64.html">Memory64</a></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryRaw64.html#a955bf8372ca2da807733d9280ec2069c">  229</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryRaw64.html#a955bf8372ca2da807733d9280ec2069c">MemoryRaw64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base)</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        : <a class="code" href="classArmISA_1_1Memory64.html">Memory64</a>(mnem, _machInst, __opClass, _dest, _base)</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    {}</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    std::string <a class="code" href="classArmISA_1_1SysDC64.html#a41dcb851b5c1cf0395f711b1ad5882b7">generateDisassembly</a>(</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;};</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryEx64.html">  238</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryEx64.html">MemoryEx64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1Memory64.html">Memory64</a></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;{</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryEx64.html#aa7547dd0aa6e17208674013518f473f6">  241</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1MemoryEx64.html#aa7547dd0aa6e17208674013518f473f6">result</a>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryEx64.html#aa64b709a415852d1cab239b68b7a3abc">  243</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryEx64.html#aa64b709a415852d1cab239b68b7a3abc">MemoryEx64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;               OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;               <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _result)</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        : <a class="code" href="classArmISA_1_1Memory64.html">Memory64</a>(mnem, _machInst, __opClass, _dest, _base), result(_result)</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    {}</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    std::string <a class="code" href="classArmISA_1_1SysDC64.html#a41dcb851b5c1cf0395f711b1ad5882b7">generateDisassembly</a>(</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;};</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryLiteral64.html">  253</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1MemoryLiteral64.html">MemoryLiteral64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1Memory64.html">Memory64</a></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;{</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryLiteral64.html#a4d0bafd78fc6087f7b6fdc6e73b5aceb">  256</a></span>&#160;    int64_t <a class="code" href="classArmISA_1_1MemoryLiteral64.html#a4d0bafd78fc6087f7b6fdc6e73b5aceb">imm</a>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="classArmISA_1_1MemoryLiteral64.html#ae76efcfc02e67df3496519472b53ed5c">  258</a></span>&#160;    <a class="code" href="classArmISA_1_1MemoryLiteral64.html#ae76efcfc02e67df3496519472b53ed5c">MemoryLiteral64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                    OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, int64_t _imm)</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        : <a class="code" href="classArmISA_1_1Memory64.html">Memory64</a>(mnem, _machInst, __opClass, _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>), imm(_imm)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    {}</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    std::string <a class="code" href="classArmISA_1_1SysDC64.html#a41dcb851b5c1cf0395f711b1ad5882b7">generateDisassembly</a>(</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;};</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGeneric2Op.html">  272</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1AtomicGeneric2Op.html">AtomicGeneric2Op</a> : <span class="keyword">public</span> <a class="code" href="structTypedAtomicOpFunctor.html">TypedAtomicOpFunctor</a>&lt;T&gt;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;{</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGeneric2Op.html#aeedf7e92ba0f21f3e5cc6b1d667a3918">  275</a></span>&#160;    <a class="code" href="classArmISA_1_1AtomicGeneric2Op.html#aeedf7e92ba0f21f3e5cc6b1d667a3918">AtomicGeneric2Op</a>(T _a, std::function&lt;<span class="keywordtype">void</span>(T*,T)&gt; _op)</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        : <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>(_a), <a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>(_op)</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    {}</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGeneric2Op.html#a5c533c1a0e09ad5c70fe2d3c5f9e9864">  278</a></span>&#160;    <a class="code" href="structAtomicOpFunctor.html">AtomicOpFunctor</a>* <a class="code" href="classArmISA_1_1AtomicGeneric2Op.html#a5c533c1a0e09ad5c70fe2d3c5f9e9864">clone</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1AtomicGeneric2Op.html">AtomicGeneric2Op&lt;T&gt;</a>(*this);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    }</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGeneric2Op.html#aa3b5673667c8fa29d4508c997ed7f539">  282</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1AtomicGeneric2Op.html#aa3b5673667c8fa29d4508c997ed7f539">execute</a>(T *<a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>(b, <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    }</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGeneric2Op.html#a858740f7c8b561cfda2829c776c9803f">  287</a></span>&#160;    T <a class="code" href="classArmISA_1_1AtomicGeneric2Op.html#a858740f7c8b561cfda2829c776c9803f">a</a>;</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGeneric2Op.html#aa401cbfbd62c88505ea5714f943beba2">  288</a></span>&#160;    std::function&lt;void(T*,T)&gt; <a class="code" href="classArmISA_1_1AtomicGeneric2Op.html#aa401cbfbd62c88505ea5714f943beba2">op</a>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; };</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGeneric3Op.html">  292</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1AtomicGeneric3Op.html">AtomicGeneric3Op</a> : <span class="keyword">public</span> <a class="code" href="structTypedAtomicOpFunctor.html">TypedAtomicOpFunctor</a>&lt;T&gt;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGeneric3Op.html#aab5e6febb3b3bed8f86d602d6c687068">  295</a></span>&#160;    <a class="code" href="classArmISA_1_1AtomicGeneric3Op.html#aab5e6febb3b3bed8f86d602d6c687068">AtomicGeneric3Op</a>(T _a, T _c, std::function&lt;<span class="keywordtype">void</span>(T*, T, T)&gt; _op)</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        : <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>(_a), <a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>(_c), <a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>(_op)</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    {}</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGeneric3Op.html#a02e67f93076dde4d8dea82cf13166c75">  298</a></span>&#160;    <a class="code" href="structAtomicOpFunctor.html">AtomicOpFunctor</a>* <a class="code" href="classArmISA_1_1AtomicGeneric3Op.html#a02e67f93076dde4d8dea82cf13166c75">clone</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1AtomicGeneric3Op.html">AtomicGeneric3Op&lt;T&gt;</a>(*this);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    }</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGeneric3Op.html#a6920b82eb8a1cd21d79d339868f94e0c">  302</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1AtomicGeneric3Op.html#a6920b82eb8a1cd21d79d339868f94e0c">execute</a>(T *<a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        <a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>(b, <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, <a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    }</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGeneric3Op.html#a787d846858919fcd11dc917bffd9f1cd">  307</a></span>&#160;    T <a class="code" href="classArmISA_1_1AtomicGeneric3Op.html#a787d846858919fcd11dc917bffd9f1cd">a</a>;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGeneric3Op.html#a9a36895298d05c7cafefd60a7ae86a63">  308</a></span>&#160;    T <a class="code" href="classArmISA_1_1AtomicGeneric3Op.html#a9a36895298d05c7cafefd60a7ae86a63">c</a>;</div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGeneric3Op.html#ae2eb10bb4ce68739f2f6ad9875747b00">  309</a></span>&#160;    std::function&lt;void(T*, T, T)&gt; <a class="code" href="classArmISA_1_1AtomicGeneric3Op.html#ae2eb10bb4ce68739f2f6ad9875747b00">op</a>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;};</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGenericPair3Op.html">  313</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1AtomicGenericPair3Op.html">AtomicGenericPair3Op</a> : <span class="keyword">public</span> <a class="code" href="structTypedAtomicOpFunctor.html">TypedAtomicOpFunctor</a>&lt;T&gt;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;{</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGenericPair3Op.html#a9f72ce3ac5d1ef353a99217950499b90">  316</a></span>&#160;    <a class="code" href="classArmISA_1_1AtomicGenericPair3Op.html#a9f72ce3ac5d1ef353a99217950499b90">AtomicGenericPair3Op</a>(std::array&lt;T, 2&gt;&amp; _a, std::array&lt;T, 2&gt; _c,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;           std::function&lt;<span class="keywordtype">void</span>(T*, std::array&lt;T, 2&gt;&amp;, std::array&lt;T, 2&gt;)&gt; _op)</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        : <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>(_a), <a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>(_c), <a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>(_op)</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    {}</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGenericPair3Op.html#a88156d6d513d8a1e8a3fa9a52faa3c3c">  320</a></span>&#160;    <a class="code" href="structAtomicOpFunctor.html">AtomicOpFunctor</a>* <a class="code" href="classArmISA_1_1AtomicGenericPair3Op.html#a88156d6d513d8a1e8a3fa9a52faa3c3c">clone</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1AtomicGenericPair3Op.html">AtomicGenericPair3Op&lt;T&gt;</a>(*this);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    }</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGenericPair3Op.html#a63456818abad8f85bfd5df0a46b5641e">  324</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1AtomicGenericPair3Op.html#a63456818abad8f85bfd5df0a46b5641e">execute</a>(T* <a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        <a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>(b, <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, <a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    }</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGenericPair3Op.html#a16ab7329bd7ba84bb50141760504d476">  329</a></span>&#160;    std::array&lt;T, 2&gt; <a class="code" href="classArmISA_1_1AtomicGenericPair3Op.html#a16ab7329bd7ba84bb50141760504d476">a</a>;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGenericPair3Op.html#afb8653424c6e9995314d03dd58330f6d">  330</a></span>&#160;    std::array&lt;T, 2&gt; <a class="code" href="classArmISA_1_1AtomicGenericPair3Op.html#afb8653424c6e9995314d03dd58330f6d">c</a>;</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="classArmISA_1_1AtomicGenericPair3Op.html#abdad86d8d3296bb736879f397a05b8f9">  331</a></span>&#160;    std::function&lt;void(T*, std::array&lt;T, 2&gt;&amp;, std::array&lt;T, 2&gt;)&gt; <a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;};</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;}</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#endif //__ARCH_ARM_INSTS_MEM_HH__</span></div><div class="ttc" id="classArmISA_1_1AtomicGeneric2Op_html"><div class="ttname"><a href="classArmISA_1_1AtomicGeneric2Op.html">ArmISA::AtomicGeneric2Op</a></div><div class="ttdoc">A generic atomic op class. </div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00272">mem64.hh:272</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGeneric3Op_html"><div class="ttname"><a href="classArmISA_1_1AtomicGeneric3Op.html">ArmISA::AtomicGeneric3Op</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00292">mem64.hh:292</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGeneric2Op_html_aa401cbfbd62c88505ea5714f943beba2"><div class="ttname"><a href="classArmISA_1_1AtomicGeneric2Op.html#aa401cbfbd62c88505ea5714f943beba2">ArmISA::AtomicGeneric2Op::op</a></div><div class="ttdeci">std::function&lt; void(T *, T)&gt; op</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00288">mem64.hh:288</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory64_html_a09d6c61803f7e92d43c5e25d90e4e47ca287b6661d332e2363bfce36e8e03c645"><div class="ttname"><a href="classArmISA_1_1Memory64.html#a09d6c61803f7e92d43c5e25d90e4e47ca287b6661d332e2363bfce36e8e03c645">ArmISA::Memory64::AddrMd_Offset</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00092">mem64.hh:92</a></div></div>
<div class="ttc" id="classArmISA_1_1MightBeMicro64_html"><div class="ttname"><a href="classArmISA_1_1MightBeMicro64.html">ArmISA::MightBeMicro64</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00068">mem64.hh:68</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory64_html_a438e724cb7da2262353fde1619e088a8"><div class="ttname"><a href="classArmISA_1_1Memory64.html#a438e724cb7da2262353fde1619e088a8">ArmISA::Memory64::memAccessFlags</a></div><div class="ttdeci">unsigned memAccessFlags</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00130">mem64.hh:130</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryDImm64_html_a4cce8289fd43944bd01a856ccb2b8ba5"><div class="ttname"><a href="classArmISA_1_1MemoryDImm64.html#a4cce8289fd43944bd01a856ccb2b8ba5">ArmISA::MemoryDImm64::dest2</a></div><div class="ttdeci">IntRegIndex dest2</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00152">mem64.hh:152</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGenericPair3Op_html"><div class="ttname"><a href="classArmISA_1_1AtomicGenericPair3Op.html">ArmISA::AtomicGenericPair3Op</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00313">mem64.hh:313</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00057">miscregs.hh:57</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryDImmEx64_html"><div class="ttname"><a href="classArmISA_1_1MemoryDImmEx64.html">ArmISA::MemoryDImmEx64</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00165">mem64.hh:165</a></div></div>
<div class="ttc" id="classArmISA_1_1SysDC64_html_a74112ecd1c537c2c38046fc1fb2e6bf1"><div class="ttname"><a href="classArmISA_1_1SysDC64.html#a74112ecd1c537c2c38046fc1fb2e6bf1">ArmISA::SysDC64::base</a></div><div class="ttdeci">IntRegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00051">mem64.hh:51</a></div></div>
<div class="ttc" id="classArmISA_1_1SysDC64_html"><div class="ttname"><a href="classArmISA_1_1SysDC64.html">ArmISA::SysDC64</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00048">mem64.hh:48</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPostIndex64_html_a790923831aaaeab2b62168d2cc9fe41b"><div class="ttname"><a href="classArmISA_1_1MemoryPostIndex64.html#a790923831aaaeab2b62168d2cc9fe41b">ArmISA::MemoryPostIndex64::MemoryPostIndex64</a></div><div class="ttdeci">MemoryPostIndex64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, int64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00197">mem64.hh:197</a></div></div>
<div class="ttc" id="classArmISA_1_1SysDC64_html_a46624b936bb90578400c41b606116398"><div class="ttname"><a href="classArmISA_1_1SysDC64.html#a46624b936bb90578400c41b606116398">ArmISA::SysDC64::SysDC64</a></div><div class="ttdeci">SysDC64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _base, MiscRegIndex _dest, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00058">mem64.hh:58</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">ArmISA::INTREG_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00114">intregs.hh:114</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6f0a7b59bfa9544f3d21fb56433497cc"><div class="ttname"><a href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">ArmISA::a</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; a</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00065">miscregs_types.hh:65</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory64_html"><div class="ttname"><a href="classArmISA_1_1Memory64.html">ArmISA::Memory64</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00088">mem64.hh:88</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPreIndex64_html_a567938b7d8b3af7176b22651004cef31"><div class="ttname"><a href="classArmISA_1_1MemoryPreIndex64.html#a567938b7d8b3af7176b22651004cef31">ArmISA::MemoryPreIndex64::MemoryPreIndex64</a></div><div class="ttdeci">MemoryPreIndex64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, int64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00184">mem64.hh:184</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryDImmEx64_html_a0a3840db6a929bfb8f4aed5aae14da21"><div class="ttname"><a href="classArmISA_1_1MemoryDImmEx64.html#a0a3840db6a929bfb8f4aed5aae14da21">ArmISA::MemoryDImmEx64::result</a></div><div class="ttdeci">IntRegIndex result</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00168">mem64.hh:168</a></div></div>
<div class="ttc" id="misc64_8hh_html"><div class="ttname"><a href="misc64_8hh.html">misc64.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1SysDC64_html_a6f6b74854677242eaec6bb588d32c59c"><div class="ttname"><a href="classArmISA_1_1SysDC64.html#a6f6b74854677242eaec6bb588d32c59c">ArmISA::SysDC64::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00053">mem64.hh:53</a></div></div>
<div class="ttc" id="classArmISA_1_1MightBeMicro64_html_a7f2f299043c1233456223c6d9cc0d49f"><div class="ttname"><a href="classArmISA_1_1MightBeMicro64.html#a7f2f299043c1233456223c6d9cc0d49f">ArmISA::MightBeMicro64::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pcState) const</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00076">mem64.hh:76</a></div></div>
<div class="ttc" id="classArmISA_1_1MightBeMicro64_html_a1c322050223094563c677c5768dfdf35"><div class="ttname"><a href="classArmISA_1_1MightBeMicro64.html#a1c322050223094563c677c5768dfdf35">ArmISA::MightBeMicro64::MightBeMicro64</a></div><div class="ttdeci">MightBeMicro64(const char *mnem, ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00071">mem64.hh:71</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryDImmEx64_html_ac64a8e8f7162f246ae0139d9c3d4e23c"><div class="ttname"><a href="classArmISA_1_1MemoryDImmEx64.html#ac64a8e8f7162f246ae0139d9c3d4e23c">ArmISA::MemoryDImmEx64::MemoryDImmEx64</a></div><div class="ttdeci">MemoryDImmEx64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _result, IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00170">mem64.hh:170</a></div></div>
<div class="ttc" id="classMiscRegOp64_html"><div class="ttname"><a href="classMiscRegOp64.html">MiscRegOp64</a></div><div class="ttdoc">This class is implementing the Base class for a generic AArch64 instruction which is making use of sy...</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00121">misc64.hh:121</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryReg64_html_a01feaa32b22848a35b322595384a3657"><div class="ttname"><a href="classArmISA_1_1MemoryReg64.html#a01feaa32b22848a35b322595384a3657">ArmISA::MemoryReg64::MemoryReg64</a></div><div class="ttdeci">MemoryReg64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, IntRegIndex _offset, ArmExtendType _type, uint64_t _shiftAmt)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00214">mem64.hh:214</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryLiteral64_html_ae76efcfc02e67df3496519472b53ed5c"><div class="ttname"><a href="classArmISA_1_1MemoryLiteral64.html#ae76efcfc02e67df3496519472b53ed5c">ArmISA::MemoryLiteral64::MemoryLiteral64</a></div><div class="ttdeci">MemoryLiteral64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, int64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00258">mem64.hh:258</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory64_html_a09d6c61803f7e92d43c5e25d90e4e47ca346d324f87acb1e47dd82506dfea4196"><div class="ttname"><a href="classArmISA_1_1Memory64.html#a09d6c61803f7e92d43c5e25d90e4e47ca346d324f87acb1e47dd82506dfea4196">ArmISA::Memory64::AddrMd_PreIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00093">mem64.hh:93</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryEx64_html_aa64b709a415852d1cab239b68b7a3abc"><div class="ttname"><a href="classArmISA_1_1MemoryEx64.html#aa64b709a415852d1cab239b68b7a3abc">ArmISA::MemoryEx64::MemoryEx64</a></div><div class="ttdeci">MemoryEx64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, IntRegIndex _result)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00243">mem64.hh:243</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGeneric2Op_html_a5c533c1a0e09ad5c70fe2d3c5f9e9864"><div class="ttname"><a href="classArmISA_1_1AtomicGeneric2Op.html#a5c533c1a0e09ad5c70fe2d3c5f9e9864">ArmISA::AtomicGeneric2Op::clone</a></div><div class="ttdeci">AtomicOpFunctor * clone() override</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00278">mem64.hh:278</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryLiteral64_html_a4d0bafd78fc6087f7b6fdc6e73b5aceb"><div class="ttname"><a href="classArmISA_1_1MemoryLiteral64.html#a4d0bafd78fc6087f7b6fdc6e73b5aceb">ArmISA::MemoryLiteral64::imm</a></div><div class="ttdeci">int64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00256">mem64.hh:256</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGenericPair3Op_html_a88156d6d513d8a1e8a3fa9a52faa3c3c"><div class="ttname"><a href="classArmISA_1_1AtomicGenericPair3Op.html#a88156d6d513d8a1e8a3fa9a52faa3c3c">ArmISA::AtomicGenericPair3Op::clone</a></div><div class="ttdeci">AtomicOpFunctor * clone() override</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00320">mem64.hh:320</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGenericPair3Op_html_a9f72ce3ac5d1ef353a99217950499b90"><div class="ttname"><a href="classArmISA_1_1AtomicGenericPair3Op.html#a9f72ce3ac5d1ef353a99217950499b90">ArmISA::AtomicGenericPair3Op::AtomicGenericPair3Op</a></div><div class="ttdeci">AtomicGenericPair3Op(std::array&lt; T, 2 &gt; &amp;_a, std::array&lt; T, 2 &gt; _c, std::function&lt; void(T *, std::array&lt; T, 2 &gt; &amp;, std::array&lt; T, 2 &gt;)&gt; _op)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00316">mem64.hh:316</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aea9fbab71662ba06cf536e05edfaaad1"><div class="ttname"><a href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">X86ISA::os</a></div><div class="ttdeci">Bitfield&lt; 17 &gt; os</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00805">misc.hh:805</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory64_html_af90f6f2bfb351793db4ef131443315d2"><div class="ttname"><a href="classArmISA_1_1Memory64.html#af90f6f2bfb351793db4ef131443315d2">ArmISA::Memory64::fetchMicroop</a></div><div class="ttdeci">StaticInstPtr fetchMicroop(MicroPC microPC) const override</div><div class="ttdoc">Return the microop that goes with a particular micropc. </div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00122">mem64.hh:122</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGeneric3Op_html_a6920b82eb8a1cd21d79d339868f94e0c"><div class="ttname"><a href="classArmISA_1_1AtomicGeneric3Op.html#a6920b82eb8a1cd21d79d339868f94e0c">ArmISA::AtomicGeneric3Op::execute</a></div><div class="ttdeci">void execute(T *b) override</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00302">mem64.hh:302</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory64_html_a1741ae940cc91417b9b0dbd61aefa503"><div class="ttname"><a href="classArmISA_1_1Memory64.html#a1741ae940cc91417b9b0dbd61aefa503">ArmISA::Memory64::~Memory64</a></div><div class="ttdeci">virtual ~Memory64()</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00116">mem64.hh:116</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a29719d011b23c89180048e7a7d13542e"><div class="ttname"><a href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">ArmISA::b</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; b</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00355">miscregs_types.hh:355</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPostIndex64_html"><div class="ttname"><a href="classArmISA_1_1MemoryPostIndex64.html">ArmISA::MemoryPostIndex64</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00194">mem64.hh:194</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGenericPair3Op_html_afb8653424c6e9995314d03dd58330f6d"><div class="ttname"><a href="classArmISA_1_1AtomicGenericPair3Op.html#afb8653424c6e9995314d03dd58330f6d">ArmISA::AtomicGenericPair3Op::c</a></div><div class="ttdeci">std::array&lt; T, 2 &gt; c</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00330">mem64.hh:330</a></div></div>
<div class="ttc" id="classStaticInst_html_ae197596583d99170e6823390a040ab47"><div class="ttname"><a href="classStaticInst.html#ae197596583d99170e6823390a040ab47">StaticInst::flags</a></div><div class="ttdeci">std::bitset&lt; Num_Flags &gt; flags</div><div class="ttdoc">Flag values for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00097">static_inst.hh:97</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryReg64_html_a5280ef287f9021d42191cd5492326dca"><div class="ttname"><a href="classArmISA_1_1MemoryReg64.html#a5280ef287f9021d42191cd5492326dca">ArmISA::MemoryReg64::shiftAmt</a></div><div class="ttdeci">uint64_t shiftAmt</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00212">mem64.hh:212</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory64_html_a09d6c61803f7e92d43c5e25d90e4e47c"><div class="ttname"><a href="classArmISA_1_1Memory64.html#a09d6c61803f7e92d43c5e25d90e4e47c">ArmISA::Memory64::AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00091">mem64.hh:91</a></div></div>
<div class="ttc" id="arch_2arm_2insts_2static__inst_8hh_html"><div class="ttname"><a href="arch_2arm_2insts_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html">ArmISA::ArmStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00059">static_inst.hh:59</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryDImm64_html"><div class="ttname"><a href="classArmISA_1_1MemoryDImm64.html">ArmISA::MemoryDImm64</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00149">mem64.hh:149</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryImm64_html"><div class="ttname"><a href="classArmISA_1_1MemoryImm64.html">ArmISA::MemoryImm64</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00135">mem64.hh:135</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryLiteral64_html"><div class="ttname"><a href="classArmISA_1_1MemoryLiteral64.html">ArmISA::MemoryLiteral64</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00253">mem64.hh:253</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adfb4d8b20c5abc8be73dd367b16f2d57"><div class="ttname"><a href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="ttdeci">uint16_t MicroPC</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00144">types.hh:144</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory64_html_a23f4a1642c09a7fe2792999872234922"><div class="ttname"><a href="classArmISA_1_1Memory64.html#a23f4a1642c09a7fe2792999872234922">ArmISA::Memory64::baseIsSP</a></div><div class="ttdeci">bool baseIsSP</div><div class="ttdoc">True if the base register is SP (used for SP alignment checking). </div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00102">mem64.hh:102</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGeneric2Op_html_aeedf7e92ba0f21f3e5cc6b1d667a3918"><div class="ttname"><a href="classArmISA_1_1AtomicGeneric2Op.html#aeedf7e92ba0f21f3e5cc6b1d667a3918">ArmISA::AtomicGeneric2Op::AtomicGeneric2Op</a></div><div class="ttdeci">AtomicGeneric2Op(T _a, std::function&lt; void(T *, T)&gt; _op)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00275">mem64.hh:275</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryRaw64_html_a955bf8372ca2da807733d9280ec2069c"><div class="ttname"><a href="classArmISA_1_1MemoryRaw64.html#a955bf8372ca2da807733d9280ec2069c">ArmISA::MemoryRaw64::MemoryRaw64</a></div><div class="ttdeci">MemoryRaw64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00229">mem64.hh:229</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGeneric3Op_html_a787d846858919fcd11dc917bffd9f1cd"><div class="ttname"><a href="classArmISA_1_1AtomicGeneric3Op.html#a787d846858919fcd11dc917bffd9f1cd">ArmISA::AtomicGeneric3Op::a</a></div><div class="ttdeci">T a</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00307">mem64.hh:307</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryReg64_html_a5487d59fefbf867ea30d91574e6c580d"><div class="ttname"><a href="classArmISA_1_1MemoryReg64.html#a5487d59fefbf867ea30d91574e6c580d">ArmISA::MemoryReg64::type</a></div><div class="ttdeci">ArmExtendType type</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00211">mem64.hh:211</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryEx64_html"><div class="ttname"><a href="classArmISA_1_1MemoryEx64.html">ArmISA::MemoryEx64</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00238">mem64.hh:238</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryImm64_html_acb84ce180e634bd0eef020d2cc344117"><div class="ttname"><a href="classArmISA_1_1MemoryImm64.html#acb84ce180e634bd0eef020d2cc344117">ArmISA::MemoryImm64::imm</a></div><div class="ttdeci">int64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00138">mem64.hh:138</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryEx64_html_aa7547dd0aa6e17208674013518f473f6"><div class="ttname"><a href="classArmISA_1_1MemoryEx64.html#aa7547dd0aa6e17208674013518f473f6">ArmISA::MemoryEx64::result</a></div><div class="ttdeci">IntRegIndex result</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00241">mem64.hh:241</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory64_html_ac1820ce3b1e3f417fd96a028f10e672b"><div class="ttname"><a href="classArmISA_1_1Memory64.html#ac1820ce3b1e3f417fd96a028f10e672b">ArmISA::Memory64::Memory64</a></div><div class="ttdeci">Memory64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00107">mem64.hh:107</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGeneric3Op_html_aab5e6febb3b3bed8f86d602d6c687068"><div class="ttname"><a href="classArmISA_1_1AtomicGeneric3Op.html#aab5e6febb3b3bed8f86d602d6c687068">ArmISA::AtomicGeneric3Op::AtomicGeneric3Op</a></div><div class="ttdeci">AtomicGeneric3Op(T _a, T _c, std::function&lt; void(T *, T, T)&gt; _op)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00295">mem64.hh:295</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory64_html_a220e45e9a081416cbc3ebedce13d18b1"><div class="ttname"><a href="classArmISA_1_1Memory64.html#a220e45e9a081416cbc3ebedce13d18b1">ArmISA::Memory64::base</a></div><div class="ttdeci">IntRegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00100">mem64.hh:100</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryRaw64_html"><div class="ttname"><a href="classArmISA_1_1MemoryRaw64.html">ArmISA::MemoryRaw64</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00226">mem64.hh:226</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGeneric3Op_html_a02e67f93076dde4d8dea82cf13166c75"><div class="ttname"><a href="classArmISA_1_1AtomicGeneric3Op.html#a02e67f93076dde4d8dea82cf13166c75">ArmISA::AtomicGeneric3Op::clone</a></div><div class="ttdeci">AtomicOpFunctor * clone() override</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00298">mem64.hh:298</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGeneric3Op_html_ae2eb10bb4ce68739f2f6ad9875747b00"><div class="ttname"><a href="classArmISA_1_1AtomicGeneric3Op.html#ae2eb10bb4ce68739f2f6ad9875747b00">ArmISA::AtomicGeneric3Op::op</a></div><div class="ttdeci">std::function&lt; void(T *, T, T)&gt; op</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00309">mem64.hh:309</a></div></div>
<div class="ttc" id="classArmISA_1_1SysDC64_html_ac0d5a6a99cba0daa2ed7887ac8311e95"><div class="ttname"><a href="classArmISA_1_1SysDC64.html#ac0d5a6a99cba0daa2ed7887ac8311e95">ArmISA::SysDC64::dest</a></div><div class="ttdeci">MiscRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00052">mem64.hh:52</a></div></div>
<div class="ttc" id="structTypedAtomicOpFunctor_html"><div class="ttname"><a href="structTypedAtomicOpFunctor.html">TypedAtomicOpFunctor</a></div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00255">types.hh:255</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a21f7b327cbedf079597394ec2c3f2a6d"><div class="ttname"><a href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">ArmISA::c</a></div><div class="ttdeci">Bitfield&lt; 29 &gt; c</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00053">miscregs_types.hh:53</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryReg64_html"><div class="ttname"><a href="classArmISA_1_1MemoryReg64.html">ArmISA::MemoryReg64</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00207">mem64.hh:207</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryReg64_html_a65852090b48340a1dce50e700df42f9e"><div class="ttname"><a href="classArmISA_1_1MemoryReg64.html#a65852090b48340a1dce50e700df42f9e">ArmISA::MemoryReg64::offset</a></div><div class="ttdeci">IntRegIndex offset</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00210">mem64.hh:210</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classArmISA_1_1SysDC64_html_a41dcb851b5c1cf0395f711b1ad5882b7"><div class="ttname"><a href="classArmISA_1_1SysDC64.html#a41dcb851b5c1cf0395f711b1ad5882b7">ArmISA::SysDC64::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="mem64_8cc_source.html#l00052">mem64.cc:52</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGeneric2Op_html_a858740f7c8b561cfda2829c776c9803f"><div class="ttname"><a href="classArmISA_1_1AtomicGeneric2Op.html#a858740f7c8b561cfda2829c776c9803f">ArmISA::AtomicGeneric2Op::a</a></div><div class="ttdeci">T a</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00287">mem64.hh:287</a></div></div>
<div class="ttc" id="classArmISA_1_1SysDC64_html_aa99c836b17eacaded31b43cbab0269a6"><div class="ttname"><a href="classArmISA_1_1SysDC64.html#aa99c836b17eacaded31b43cbab0269a6">ArmISA::SysDC64::faultAddr</a></div><div class="ttdeci">Addr faultAddr</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00056">mem64.hh:56</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGeneric3Op_html_a9a36895298d05c7cafefd60a7ae86a63"><div class="ttname"><a href="classArmISA_1_1AtomicGeneric3Op.html#a9a36895298d05c7cafefd60a7ae86a63">ArmISA::AtomicGeneric3Op::c</a></div><div class="ttdeci">T c</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00308">mem64.hh:308</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryImm64_html_a46fa9cbc67444fcedc1a5bf1b49ea781"><div class="ttname"><a href="classArmISA_1_1MemoryImm64.html#a46fa9cbc67444fcedc1a5bf1b49ea781">ArmISA::MemoryImm64::MemoryImm64</a></div><div class="ttdeci">MemoryImm64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, int64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00140">mem64.hh:140</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ae824a80e2dd6fde2404cbc0a23624e85"><div class="ttname"><a href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmISA::ArmExtendType</a></div><div class="ttdeci">ArmExtendType</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00539">types.hh:539</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGeneric2Op_html_aa3b5673667c8fa29d4508c997ed7f539"><div class="ttname"><a href="classArmISA_1_1AtomicGeneric2Op.html#aa3b5673667c8fa29d4508c997ed7f539">ArmISA::AtomicGeneric2Op::execute</a></div><div class="ttdeci">void execute(T *b) override</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00282">mem64.hh:282</a></div></div>
<div class="ttc" id="structAtomicOpFunctor_html"><div class="ttname"><a href="structAtomicOpFunctor.html">AtomicOpFunctor</a></div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00247">types.hh:247</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGenericPair3Op_html_a63456818abad8f85bfd5df0a46b5641e"><div class="ttname"><a href="classArmISA_1_1AtomicGenericPair3Op.html#a63456818abad8f85bfd5df0a46b5641e">ArmISA::AtomicGenericPair3Op::execute</a></div><div class="ttdeci">void execute(T *b) override</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00324">mem64.hh:324</a></div></div>
<div class="ttc" id="classArmISA_1_1AtomicGenericPair3Op_html_a16ab7329bd7ba84bb50141760504d476"><div class="ttname"><a href="classArmISA_1_1AtomicGenericPair3Op.html#a16ab7329bd7ba84bb50141760504d476">ArmISA::AtomicGenericPair3Op::a</a></div><div class="ttdeci">std::array&lt; T, 2 &gt; a</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00329">mem64.hh:329</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a83caf036b07c97d2eba6a475430ceeb7"><div class="ttname"><a href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">ArmISA::isSP</a></div><div class="ttdeci">static bool isSP(IntRegIndex reg)</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00517">intregs.hh:517</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a4007a753f3efe061571f1c4ce2e5114f"><div class="ttname"><a href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">X86ISA::op</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; op</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00080">types.hh:80</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory64_html_a277e5761638d3783f8b69d6751d3f3f3"><div class="ttname"><a href="classArmISA_1_1Memory64.html#a277e5761638d3783f8b69d6751d3f3f3">ArmISA::Memory64::uops</a></div><div class="ttdeci">StaticInstPtr * uops</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00105">mem64.hh:105</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryDImm64_html_a87851eeb590633e677424df46bd7a067"><div class="ttname"><a href="classArmISA_1_1MemoryDImm64.html#a87851eeb590633e677424df46bd7a067">ArmISA::MemoryDImm64::MemoryDImm64</a></div><div class="ttdeci">MemoryDImm64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _dest2, IntRegIndex _base, int64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00154">mem64.hh:154</a></div></div>
<div class="ttc" id="classArmISA_1_1Memory64_html_a1d2708f9db328e19f40a402c2f4c9ddd"><div class="ttname"><a href="classArmISA_1_1Memory64.html#a1d2708f9db328e19f40a402c2f4c9ddd">ArmISA::Memory64::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00099">mem64.hh:99</a></div></div>
<div class="ttc" id="classArmISA_1_1MemoryPreIndex64_html"><div class="ttname"><a href="classArmISA_1_1MemoryPreIndex64.html">ArmISA::MemoryPreIndex64</a></div><div class="ttdef"><b>Definition:</b> <a href="mem64_8hh_source.html#l00181">mem64.hh:181</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
