INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.sim/sim_1/synth/timing/xsim/TestFULLSystem_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Arbiter
INFO: [VRFC 10-311] analyzing module ArbiterBRAM
INFO: [VRFC 10-311] analyzing module BarrelShifter
INFO: [VRFC 10-311] analyzing module CHIConverter
INFO: [VRFC 10-311] analyzing module CHI_DMA
INFO: [VRFC 10-311] analyzing module Completer
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module FIFO__parameterized0
INFO: [VRFC 10-311] analyzing module FIFO__parameterized0__1
INFO: [VRFC 10-311] analyzing module FIFO__parameterized1
INFO: [VRFC 10-311] analyzing module FIFO__parameterized2
INFO: [VRFC 10-311] analyzing module FIFO__parameterized3
INFO: [VRFC 10-311] analyzing module Scheduler
INFO: [VRFC 10-311] analyzing module bytewrite_tdp_ram_rf
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FIFO' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/PseudoCPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PseudoCPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/ReqFlitFIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReqFlitFIFO
ERROR: [VRFC 10-2989] 'ReqFlit' is not declared [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/ReqFlitFIFO.sv:29]
ERROR: [VRFC 10-2989] 'ReqFlit' is not declared [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/ReqFlitFIFO.sv:32]
ERROR: [VRFC 10-2865] module 'ReqFlitFIFO' ignored due to previous errors [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/ReqFlitFIFO.sv:24]
