library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
USE ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity control_unit is

	port (
		PC_in : in std_logic_vector(15 downto 0);

		ram_address	: out std_logic_vector(15 downto 0);
		ram_output : in std_logic_vector(15 downto 0);

		reset_state : in std_logic;
		reset : in std_logic;
		clk : in std_logic;

		instruction: out std_logic_vector(31 downto 0);
		new_struction: out std_logic
	);

end control_unit;

architecture behavioral of control_unit is
	
	component instruction_fetcher is

		port (
			PC_in : in std_logic_vector(15 downto 0);

			ram_address	: out std_logic_vector(15 downto 0);
			ram_output : in std_logic_vector(15 downto 0);

			reset_state : in std_logic;
			reset : in std_logic;
			clk : in std_logic;

			instruction: out std_logic_vector(31 downto 0);
			new_struction: out std_logic
		);

	end component;
	

begin




end behavioral;
