{"vcs1":{"timestamp_begin":1700244648.041276149, "rt":9.50, "ut":8.64, "st":0.56}}
{"vcselab":{"timestamp_begin":1700244657.622642716, "rt":1.40, "ut":0.39, "st":0.19}}
{"link":{"timestamp_begin":1700244659.105856312, "rt":0.49, "ut":0.16, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700244647.240738072}
{"VCS_COMP_START_TIME": 1700244647.240738072}
{"VCS_COMP_END_TIME": 1700244661.786168564}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370092}}
{"stitch_vcselab": {"peak_mem": 240020}}
