module top  (y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h308):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h10):(1'h0)] wire0;
  input wire [(3'h4):(1'h0)] wire1;
  input wire [(4'hd):(1'h0)] wire2;
  input wire [(5'h11):(1'h0)] wire3;
  wire [(3'h5):(1'h0)] wire20;
  wire signed [(5'h12):(1'h0)] wire21;
  wire signed [(5'h12):(1'h0)] wire22;
  wire signed [(3'h7):(1'h0)] wire79;
  wire signed [(5'h11):(1'h0)] wire81;
  wire [(3'h7):(1'h0)] wire96;
  wire signed [(4'h8):(1'h0)] wire97;
  wire signed [(4'h9):(1'h0)] wire196;
  reg [(3'h4):(1'h0)] reg4 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg5 = (1'h0);
  reg [(5'h15):(1'h0)] reg6 = (1'h0);
  reg [(3'h5):(1'h0)] reg7 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg8 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg9 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg10 = (1'h0);
  reg [(5'h15):(1'h0)] reg11 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg12 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg13 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg14 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg15 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg16 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg17 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg18 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg19 = (1'h0);
  reg [(4'hb):(1'h0)] reg82 = (1'h0);
  reg [(5'h12):(1'h0)] reg83 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg84 = (1'h0);
  reg signed [(4'he):(1'h0)] reg85 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg86 = (1'h0);
  reg [(4'hc):(1'h0)] reg87 = (1'h0);
  reg [(5'h12):(1'h0)] reg88 = (1'h0);
  reg [(4'ha):(1'h0)] reg89 = (1'h0);
  reg [(4'h8):(1'h0)] reg90 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg91 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg92 = (1'h0);
  reg [(5'h14):(1'h0)] reg93 = (1'h0);
  reg [(4'hd):(1'h0)] reg94 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg95 = (1'h0);
  reg [(3'h4):(1'h0)] reg98 = (1'h0);
  reg [(4'hd):(1'h0)] reg99 = (1'h0);
  reg [(4'h8):(1'h0)] reg100 = (1'h0);
  reg [(2'h3):(1'h0)] reg101 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg102 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg103 = (1'h0);
  reg [(3'h6):(1'h0)] reg104 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg105 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg106 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg107 = (1'h0);
  reg [(3'h6):(1'h0)] reg108 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg109 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg110 = (1'h0);
  reg signed [(4'he):(1'h0)] reg111 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg112 = (1'h0);
  reg [(5'h15):(1'h0)] reg113 = (1'h0);
  reg [(5'h10):(1'h0)] reg114 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg115 = (1'h0);
  reg [(4'hf):(1'h0)] reg116 = (1'h0);
  reg [(2'h3):(1'h0)] reg117 = (1'h0);
  reg [(4'h9):(1'h0)] reg118 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg119 = (1'h0);
  reg [(3'h6):(1'h0)] reg120 = (1'h0);
  reg [(4'hc):(1'h0)] reg121 = (1'h0);
  reg [(4'hd):(1'h0)] reg122 = (1'h0);
  reg [(5'h12):(1'h0)] reg123 = (1'h0);
  reg [(2'h2):(1'h0)] reg124 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg125 = (1'h0);
  reg [(4'hd):(1'h0)] reg126 = (1'h0);
  assign y = {wire20,
                 wire21,
                 wire22,
                 wire79,
                 wire81,
                 wire96,
                 wire97,
                 wire196,
                 reg4,
                 reg5,
                 reg6,
                 reg7,
                 reg8,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg19,
                 reg82,
                 reg83,
                 reg84,
                 reg85,
                 reg86,
                 reg87,
                 reg88,
                 reg89,
                 reg90,
                 reg91,
                 reg92,
                 reg93,
                 reg94,
                 reg95,
                 reg98,
                 reg99,
                 reg100,
                 reg101,
                 reg102,
                 reg103,
                 reg104,
                 reg105,
                 reg106,
                 reg107,
                 reg108,
                 reg109,
                 reg110,
                 reg111,
                 reg112,
                 reg113,
                 reg114,
                 reg115,
                 reg116,
                 reg117,
                 reg118,
                 reg119,
                 reg120,
                 reg121,
                 reg122,
                 reg123,
                 reg124,
                 reg125,
                 reg126,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= {wire0, $unsigned(wire2)};
    end
  always
    @(posedge clk) begin
      if (((7'h42) ? {$signed(wire0), reg4} : wire1))
        begin
          reg5 <= ((wire0[(3'h4):(2'h3)] < wire3[(4'he):(3'h6)]) ?
              $unsigned({$unsigned((wire0 - (8'ha3))),
                  (|(&(8'ha1)))}) : $unsigned(($signed((wire1 > wire2)) ?
                  ((|wire2) ? (~wire3) : $signed(wire2)) : (((7'h44) && wire3) ?
                      (-wire1) : (wire2 ? wire1 : wire0)))));
          reg6 <= reg5[(1'h0):(1'h0)];
          if ($signed(((((8'ha9) ^~ {reg6}) ?
                  $unsigned({reg6, wire3}) : $signed((reg4 && reg4))) ?
              reg4 : (((-reg5) | {(8'hb4)}) * {$signed(wire1)}))))
            begin
              reg7 <= ((reg5 ?
                  {(((7'h44) || reg5) <<< (~|reg5)),
                      (~&wire2)} : $unsigned(wire1)) <<< $unsigned(($signed(reg6[(5'h12):(1'h0)]) ?
                  {wire0} : (!(reg6 ? reg5 : reg6)))));
              reg8 <= {(|{reg7, reg6[(1'h0):(1'h0)]})};
              reg9 <= $signed(reg5[(1'h0):(1'h0)]);
              reg10 <= reg9[(3'h5):(1'h1)];
              reg11 <= {((-reg4[(2'h2):(1'h0)]) - {{wire1}})};
            end
          else
            begin
              reg7 <= $signed((wire0[(4'hb):(3'h5)] ?
                  (((8'ha5) < wire0) << (8'haf)) : reg8[(1'h1):(1'h1)]));
              reg8 <= reg10;
            end
          if ($signed($unsigned(($signed(reg7[(3'h4):(1'h1)]) + (!reg4)))))
            begin
              reg12 <= $signed(reg5);
              reg13 <= reg8;
              reg14 <= reg7;
              reg15 <= $signed({$signed(((reg4 ? wire3 : (7'h44)) ?
                      (reg11 ? reg10 : reg11) : (~^wire2)))});
            end
          else
            begin
              reg12 <= $unsigned($unsigned($unsigned({(wire0 ^~ reg12),
                  (-(7'h41))})));
              reg13 <= (({reg7[(1'h0):(1'h0)], (|$unsigned(reg15))} <= wire0) ?
                  reg13[(1'h0):(1'h0)] : (((!$signed(wire0)) ^ (8'haa)) ?
                      {{(|reg14), (~|reg7)}, (8'hba)} : (8'ha8)));
              reg14 <= ((wire1 ?
                      (wire0 < (-$signed(reg14))) : ((~&wire2) ?
                          (!{reg7}) : $unsigned((~&reg15)))) ?
                  reg5[(1'h0):(1'h0)] : $signed($signed(reg5[(1'h0):(1'h0)])));
            end
          if (wire3)
            begin
              reg16 <= wire3[(3'h4):(1'h1)];
            end
          else
            begin
              reg16 <= reg13;
              reg17 <= {($signed((~&(~^reg10))) >> wire1), reg13};
              reg18 <= $signed(reg6[(4'hc):(2'h2)]);
              reg19 <= ($unsigned($unsigned(reg12[(4'h9):(3'h5)])) | $signed(reg15[(1'h0):(1'h0)]));
            end
        end
      else
        begin
          if ((~^(($unsigned((reg10 ? reg13 : reg15)) > (|(reg18 | reg5))) ?
              (reg9 ? wire3 : {$unsigned(wire2)}) : (^~reg18))))
            begin
              reg5 <= reg5;
              reg6 <= $signed({({((8'ha9) ? wire2 : reg4)} ^ (!reg17))});
            end
          else
            begin
              reg5 <= reg10;
            end
          if ((reg10 - reg7[(1'h0):(1'h0)]))
            begin
              reg7 <= reg17;
            end
          else
            begin
              reg7 <= wire0[(1'h0):(1'h0)];
              reg8 <= reg19[(3'h7):(2'h2)];
              reg9 <= reg17;
              reg10 <= $signed(reg6);
            end
          reg11 <= $unsigned($unsigned(reg6));
          reg12 <= (!(!(({reg4, reg10} << ((8'hb0) >>> reg11)) ?
              ($signed(reg13) << $unsigned(reg11)) : ($signed(wire1) * $unsigned(reg14)))));
        end
    end
  assign wire20 = {reg15, (~reg17)};
  assign wire21 = (reg7 ~^ ($signed((reg13[(1'h1):(1'h1)] ?
                          $signed(reg18) : wire2[(2'h3):(1'h1)])) ?
                      $signed($unsigned((~|reg19))) : {$unsigned((reg13 <= reg4))}));
  assign wire22 = {$unsigned($signed({(reg18 ? reg4 : reg4),
                          $unsigned((8'hb5))})),
                      (reg16 - reg19[(4'ha):(2'h2)])};
  module23 #() modinst80 (wire79, clk, wire3, wire0, reg17, reg6);
  assign wire81 = {$unsigned(reg9[(3'h5):(3'h5)]),
                      (~^(((!(8'hae)) ^~ (reg19 & reg12)) & $signed((8'hb6))))};
  always
    @(posedge clk) begin
      reg82 <= $unsigned((reg11[(2'h2):(2'h2)] ~^ reg7));
      if ($signed((&(+$unsigned({wire81})))))
        begin
          if ($signed($signed((reg19[(4'ha):(4'ha)] ?
              $unsigned(reg15) : $signed($unsigned(reg7))))))
            begin
              reg83 <= wire20[(1'h0):(1'h0)];
              reg84 <= reg17[(2'h3):(2'h3)];
              reg85 <= reg17[(4'ha):(3'h4)];
              reg86 <= reg10[(1'h0):(1'h0)];
              reg87 <= {wire21,
                  $unsigned($unsigned(({wire79, wire1} ~^ reg84)))};
            end
          else
            begin
              reg83 <= ($signed(($signed($unsigned(reg17)) ?
                      $unsigned($unsigned(reg16)) : ((~|reg9) && (wire0 ^ reg18)))) ?
                  wire2 : $unsigned((-$unsigned($signed((8'h9c))))));
              reg84 <= $signed(reg84[(4'h9):(3'h4)]);
            end
          reg88 <= wire21;
          reg89 <= $unsigned((wire79[(3'h7):(3'h5)] < {(8'ha6)}));
          reg90 <= $unsigned($signed($signed($unsigned({reg8, reg86}))));
          if ($signed(reg8))
            begin
              reg91 <= ((~(-reg17[(4'he):(4'he)])) || wire79);
            end
          else
            begin
              reg91 <= reg19;
              reg92 <= reg12[(2'h2):(2'h2)];
              reg93 <= ((((|$unsigned(wire81)) != reg6) ^ {$unsigned((-reg91))}) ?
                  ($unsigned(reg12[(2'h2):(2'h2)]) > {{$unsigned(reg13),
                          $signed((8'h9c))}}) : (wire21[(1'h0):(1'h0)] ?
                      wire3 : $signed(reg92[(1'h0):(1'h0)])));
              reg94 <= reg10;
              reg95 <= (-reg13[(4'h9):(3'h4)]);
            end
        end
      else
        begin
          reg83 <= $unsigned(reg82);
          reg84 <= $signed(reg82[(1'h1):(1'h1)]);
        end
    end
  assign wire96 = reg18[(1'h0):(1'h0)];
  assign wire97 = (8'hb1);
  always
    @(posedge clk) begin
      reg98 <= $signed(((reg8[(1'h0):(1'h0)] ?
              {$signed((8'hb6)), (reg88 < wire96)} : ($signed(reg16) ?
                  {reg12, reg6} : (~(8'h9c)))) ?
          ((^{reg15}) ~^ ({reg83, wire96} >> (wire79 << reg89))) : reg88));
      reg99 <= wire0[(3'h7):(1'h0)];
      if ($signed(reg15))
        begin
          reg100 <= (wire79[(3'h7):(2'h2)] == $unsigned({(|(wire20 ?
                  (8'hae) : wire2)),
              reg10[(3'h7):(2'h2)]}));
          if (reg92)
            begin
              reg101 <= {reg99,
                  ((reg7 ? reg13 : wire20) + ((~reg83) * (-$signed(reg7))))};
              reg102 <= ($unsigned({(-(reg89 + reg18))}) || ($signed(((8'ha3) ?
                  (&wire20) : (reg16 ? (8'ha2) : wire22))) != wire22));
              reg103 <= (reg4[(3'h4):(3'h4)] <<< (^~(~&reg19[(3'h4):(1'h1)])));
              reg104 <= reg12;
              reg105 <= (+{$unsigned(reg82[(1'h1):(1'h0)])});
            end
          else
            begin
              reg101 <= $unsigned(($signed(({reg12, (8'ha2)} ?
                  ((8'hb0) ~^ reg10) : (+reg104))) + $signed(reg104)));
              reg102 <= (+(|wire20[(3'h4):(3'h4)]));
            end
          reg106 <= $signed($signed({{((8'ha0) | reg95), reg7},
              $signed((~reg10))}));
          reg107 <= ((wire0 && (((reg84 & reg18) ?
              reg9[(3'h7):(1'h1)] : (~^reg91)) << wire79[(3'h4):(3'h4)])) > reg84);
        end
      else
        begin
          reg100 <= reg15[(2'h2):(2'h2)];
        end
    end
  always
    @(posedge clk) begin
      reg108 <= $signed(((-reg94) ?
          (reg107[(4'h8):(1'h1)] >> ((reg14 < (8'hba)) >> (reg8 ?
              reg86 : reg13))) : (&reg17)));
      reg109 <= $unsigned(reg14);
      reg110 <= ((~&(reg86[(5'h13):(2'h2)] + ($signed(reg17) ?
          $unsigned(reg83) : $signed(reg89)))) ^ reg94[(3'h6):(3'h6)]);
    end
  always
    @(posedge clk) begin
      reg111 <= $unsigned($unsigned(($unsigned(wire22[(3'h6):(1'h0)]) ?
          $unsigned($signed((8'hb0))) : (~|$signed(reg16)))));
      reg112 <= {$unsigned(($unsigned({reg8, reg88}) == ({reg4,
              reg107} >= (reg12 <= reg106))))};
      reg113 <= reg9;
      reg114 <= $unsigned((($signed(((8'ha4) ?
          reg5 : reg17)) <<< (((8'h9d) || reg99) ?
          {reg98} : (reg113 ~^ reg90))) >>> (^reg110[(4'ha):(1'h1)])));
      if (((~&(8'h9c)) ?
          (&wire3[(4'hb):(4'hb)]) : ($signed($unsigned((^reg93))) ?
              ((&(wire1 ? reg83 : (8'hac))) ?
                  reg112[(3'h6):(2'h2)] : $signed(((8'ha3) ?
                      reg88 : wire79))) : {$unsigned($unsigned(reg89))})))
        begin
          if ((&(-{(((8'h9d) == reg93) != $unsigned(reg15))})))
            begin
              reg115 <= (((8'hba) < $unsigned(reg85[(3'h5):(2'h3)])) ?
                  $unsigned((((reg107 ?
                      reg13 : reg104) & $signed(reg111)) << $unsigned((8'ha5)))) : ((&reg13[(1'h0):(1'h0)]) << wire22));
              reg116 <= (reg9[(3'h7):(3'h7)] && $signed({$signed(reg108[(3'h4):(1'h0)]),
                  ((reg85 + reg13) ^ (~reg110))}));
              reg117 <= (({(8'hb5), (8'hbc)} * $signed((8'had))) ?
                  ((($signed(reg92) ?
                          (reg84 ? reg86 : wire81) : reg115[(3'h4):(1'h0)]) ?
                      $unsigned((+wire0)) : reg114) - {((reg91 ?
                              reg112 : reg115) ?
                          (+reg84) : (!reg114)),
                      $signed(wire2)}) : reg116[(4'hf):(2'h3)]);
            end
          else
            begin
              reg115 <= ($unsigned($unsigned({(-reg112), $signed(reg112)})) ?
                  {(&(~&(8'hb1))), $signed(reg95)} : (8'had));
            end
          reg118 <= reg95;
        end
      else
        begin
          if (wire97[(3'h5):(3'h4)])
            begin
              reg115 <= (reg7 || (8'hbb));
            end
          else
            begin
              reg115 <= ($signed({($unsigned(wire0) ?
                          (reg86 < (8'hb4)) : ((8'hb2) != reg17))}) ?
                  (^~reg110[(4'hc):(4'hb)]) : reg103);
            end
          reg116 <= $signed($unsigned(reg19[(4'ha):(4'h9)]));
          if ((~^((8'hb1) ? reg99 : reg19)))
            begin
              reg117 <= (~|{((((8'ha2) ? (8'ha2) : wire0) ?
                          reg4 : (reg105 ? reg114 : (8'hb8))) ?
                      reg111[(3'h5):(2'h3)] : $unsigned((reg8 & (8'hb9))))});
              reg118 <= $unsigned($signed(reg4[(2'h3):(1'h1)]));
              reg119 <= {reg107[(1'h1):(1'h0)], (8'h9f)};
              reg120 <= ({$signed((+(reg117 << wire79)))} ?
                  reg83 : $unsigned({(&(reg117 >> reg117)),
                      {(~^reg98), $signed(reg94)}}));
            end
          else
            begin
              reg117 <= ($unsigned(($signed((reg100 & reg119)) != $unsigned((reg114 | reg88)))) ?
                  $unsigned(wire20[(2'h2):(1'h0)]) : (-$unsigned({reg12})));
              reg118 <= (&$signed($unsigned({$signed(wire20)})));
              reg119 <= $signed($unsigned(reg7[(2'h3):(1'h0)]));
            end
          if ((~|$signed($unsigned($signed($unsigned(reg11))))))
            begin
              reg121 <= $unsigned(($unsigned($signed(wire79)) ?
                  reg118 : wire22[(5'h11):(2'h2)]));
              reg122 <= {($unsigned(($unsigned(reg120) ^~ {reg121})) >= ({$unsigned(reg95),
                          reg87[(4'h9):(3'h6)]} ?
                      ({wire96, reg6} >>> reg85) : wire20))};
              reg123 <= ($signed($unsigned((^~$unsigned((8'hbd))))) >>> reg121);
              reg124 <= {(+reg103[(4'ha):(2'h3)])};
              reg125 <= ((^~($signed($signed(reg118)) ?
                  ((reg6 * wire22) ?
                      {reg89,
                          reg16} : (reg19 & reg93)) : (reg19 || (+reg95)))) + $unsigned($unsigned(($unsigned(reg93) ?
                  (+reg4) : {reg8}))));
            end
          else
            begin
              reg121 <= ((-(^((8'ha4) * (reg83 + reg84)))) ? reg18 : reg120);
              reg122 <= $unsigned($signed(reg93));
              reg123 <= {({wire2,
                      reg6[(4'hf):(1'h1)]} && (+$signed((reg5 < reg15))))};
              reg124 <= reg94[(3'h5):(2'h2)];
            end
          reg126 <= reg14;
        end
    end
  module127 #() modinst197 (.y(wire196), .clk(clk), .wire128(reg110), .wire130(reg125), .wire129(wire96), .wire131(reg13));
endmodule

module module127
#(parameter param194 = ((~(&(&(~^(8'hbc))))) ? {((((8'hae) < (8'hbc)) ? {(8'ha4), (8'hbc)} : ((8'hb3) != (8'hba))) < (((8'ha5) | (7'h43)) ^ ((8'ha0) == (8'ha0)))), {(((8'hbc) ? (8'h9c) : (8'ha0)) ? (-(8'hbf)) : (^~(7'h42))), ({(8'hb8), (8'haa)} ? ((8'hbe) ? (8'hb8) : (8'hb1)) : (~&(8'haf)))}} : ((~((+(8'hbc)) ? {(8'ha1)} : ((8'ha0) ? (8'hb3) : (8'hb5)))) && (((~^(8'hb8)) ? ((8'ha3) - (8'haf)) : ((8'ha3) ~^ (7'h43))) ? (8'hae) : ({(8'haf)} ~^ {(8'hbf), (8'ha1)})))), 
parameter param195 = ((~|(~{param194, param194})) == (param194 ^~ (~^param194))))
(y, clk, wire131, wire130, wire129, wire128);
  output wire [(32'h185):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hf):(1'h0)] wire131;
  input wire signed [(5'h15):(1'h0)] wire130;
  input wire signed [(3'h7):(1'h0)] wire129;
  input wire signed [(4'hd):(1'h0)] wire128;
  wire signed [(4'he):(1'h0)] wire174;
  wire [(5'h11):(1'h0)] wire146;
  wire [(4'ha):(1'h0)] wire145;
  reg [(4'h9):(1'h0)] reg193 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg192 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg191 = (1'h0);
  reg [(3'h4):(1'h0)] reg190 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg189 = (1'h0);
  reg [(5'h13):(1'h0)] reg188 = (1'h0);
  reg [(5'h13):(1'h0)] reg187 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg186 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg185 = (1'h0);
  reg [(4'he):(1'h0)] reg184 = (1'h0);
  reg [(4'hf):(1'h0)] reg183 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg182 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg181 = (1'h0);
  reg [(3'h4):(1'h0)] reg180 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg179 = (1'h0);
  reg [(4'he):(1'h0)] reg178 = (1'h0);
  reg signed [(4'he):(1'h0)] reg177 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg176 = (1'h0);
  reg [(4'he):(1'h0)] reg132 = (1'h0);
  reg [(4'h8):(1'h0)] reg133 = (1'h0);
  reg [(2'h2):(1'h0)] reg134 = (1'h0);
  reg [(3'h7):(1'h0)] reg135 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg136 = (1'h0);
  reg [(5'h10):(1'h0)] reg137 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg138 = (1'h0);
  reg [(4'hb):(1'h0)] reg139 = (1'h0);
  reg [(4'h9):(1'h0)] reg140 = (1'h0);
  reg [(5'h12):(1'h0)] reg141 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg142 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg143 = (1'h0);
  reg [(5'h15):(1'h0)] reg144 = (1'h0);
  assign y = {wire174,
                 wire146,
                 wire145,
                 reg193,
                 reg192,
                 reg191,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg185,
                 reg184,
                 reg183,
                 reg182,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 reg132,
                 reg133,
                 reg134,
                 reg135,
                 reg136,
                 reg137,
                 reg138,
                 reg139,
                 reg140,
                 reg141,
                 reg142,
                 reg143,
                 reg144,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg132 <= (8'hb2);
      if ((~{(^~(~&$signed(wire129)))}))
        begin
          reg133 <= wire128[(3'h5):(1'h1)];
          reg134 <= $signed({$unsigned((~wire129[(1'h0):(1'h0)]))});
          if ({wire131[(1'h0):(1'h0)],
              ((^$signed(wire129)) ?
                  reg132[(1'h0):(1'h0)] : wire131[(1'h1):(1'h1)])})
            begin
              reg135 <= {reg132, $unsigned((-$signed(reg134)))};
              reg136 <= (^(((-(7'h43)) * reg134) ?
                  $unsigned(((wire131 > wire130) ?
                      {wire129,
                          reg134} : (reg132 * reg134))) : wire130[(5'h12):(4'h9)]));
              reg137 <= $signed(reg132);
              reg138 <= $unsigned($unsigned($signed(({(8'ha3)} + $unsigned(wire130)))));
              reg139 <= wire131;
            end
          else
            begin
              reg135 <= (8'ha5);
              reg136 <= $unsigned(reg138);
              reg137 <= ($signed(($unsigned($signed(reg139)) || (8'hbc))) ?
                  $unsigned(wire130) : $signed(reg134));
              reg138 <= reg138;
            end
          if ((reg133 & ({(wire130 < $signed((8'hb8))),
              $signed(reg132)} > $unsigned((~(~&reg133))))))
            begin
              reg140 <= (reg137[(4'hd):(2'h3)] ?
                  {(((~&reg136) && {wire131}) + $unsigned($signed(reg138)))} : reg133);
              reg141 <= {$unsigned($signed((reg138[(2'h2):(1'h0)] || reg140))),
                  wire130};
              reg142 <= (((((~^wire129) >= reg141) >> reg135[(2'h3):(2'h2)]) && $signed($signed((wire128 <<< wire130)))) & $unsigned(wire130[(4'he):(4'hd)]));
            end
          else
            begin
              reg140 <= reg134[(2'h2):(1'h0)];
              reg141 <= $signed($unsigned((-(+$signed(reg137)))));
              reg142 <= (~|$signed($unsigned(wire130)));
              reg143 <= reg132;
            end
        end
      else
        begin
          reg133 <= wire128[(4'h9):(4'h9)];
          reg134 <= reg138[(1'h0):(1'h0)];
          reg135 <= (8'ha9);
          reg136 <= (!reg138);
        end
      if (reg137[(4'ha):(3'h7)])
        begin
          reg144 <= $unsigned(reg142);
        end
      else
        begin
          reg144 <= reg139;
        end
    end
  assign wire145 = ($signed((8'hae)) ?
                       reg139[(1'h1):(1'h0)] : {(^~($signed(reg134) == reg142)),
                           ((~|((8'haa) & reg138)) ?
                               $unsigned({(8'hb1)}) : wire128)});
  assign wire146 = (($signed(((&(8'ha9)) ?
                       (wire129 ?
                           reg144 : wire145) : wire128[(4'ha):(3'h4)])) || ((wire145 ?
                       (reg136 ?
                           reg141 : reg140) : reg143[(1'h1):(1'h0)]) & {(+(8'had)),
                       (7'h42)})) <<< ((({reg133, (8'hba)} > (reg135 ?
                       reg136 : reg138)) << (reg143[(2'h2):(2'h2)] ?
                       (8'hbd) : (wire145 ?
                           reg143 : reg142))) * $unsigned($signed(wire130))));
  module147 #() modinst175 (.wire150(reg135), .wire152(reg142), .wire148(reg141), .y(wire174), .wire149(reg140), .wire151(reg133), .clk(clk));
  always
    @(posedge clk) begin
      reg176 <= $signed($unsigned((reg142 > reg133)));
    end
  always
    @(posedge clk) begin
      if ((+($unsigned(wire146[(4'h9):(4'h9)]) ?
          $unsigned(((8'h9e) >> (wire129 || reg176))) : ($unsigned((reg176 ?
              wire131 : reg143)) * $signed({(8'hba), reg176})))))
        begin
          reg177 <= (~|$signed($signed({$signed(reg137)})));
          reg178 <= reg177[(4'hc):(4'h8)];
          reg179 <= $signed(reg144);
          reg180 <= ($signed($unsigned((wire131 ? $signed(reg136) : reg136))) ?
              (({reg177} < {reg140[(1'h1):(1'h0)],
                  {(8'haa), wire128}}) >= $unsigned({(reg138 ^ reg138),
                  $signed(reg141)})) : ($unsigned($unsigned((wire131 ?
                      reg140 : wire145))) ?
                  reg179 : ($signed((reg136 ? (8'hae) : wire145)) ?
                      ({(8'hbd), wire130} ? reg136 : reg138) : ((|wire128) ?
                          wire131 : (reg141 < reg144)))));
          reg181 <= wire129;
        end
      else
        begin
          reg177 <= $unsigned($signed((reg144[(3'h4):(1'h0)] ^ $signed($signed(reg132)))));
        end
      reg182 <= $unsigned($signed(wire174));
      reg183 <= $signed(wire130);
      if ($signed(reg132))
        begin
          if ((~reg138[(2'h2):(2'h2)]))
            begin
              reg184 <= $signed(($signed($unsigned((wire174 ?
                  wire174 : reg132))) <<< reg136));
              reg185 <= (~^reg177);
              reg186 <= (~reg135);
            end
          else
            begin
              reg184 <= (!(($unsigned({(7'h40)}) ?
                      $unsigned(reg178) : $signed({wire129, reg135})) ?
                  wire131[(4'h8):(2'h2)] : ({reg183[(2'h2):(2'h2)],
                          ((8'haf) ? wire128 : reg137)} ?
                      (~^{(8'hbf)}) : $unsigned((-reg140)))));
              reg185 <= ((($unsigned(reg135[(3'h5):(1'h0)]) ?
                      (+(8'hbd)) : (^~reg135)) + (8'hbd)) ?
                  (8'hbb) : $unsigned(($signed((|reg180)) ~^ wire145[(4'h9):(2'h2)])));
            end
        end
      else
        begin
          if (wire128[(4'hd):(4'h9)])
            begin
              reg184 <= reg176[(3'h5):(3'h5)];
              reg185 <= (|(+(reg140 ?
                  $unsigned(reg181[(5'h13):(2'h3)]) : ({wire128, (7'h44)} ?
                      reg135 : (wire174 ? reg182 : (8'hbb))))));
              reg186 <= (+$signed({(&$unsigned((8'hbe)))}));
              reg187 <= wire174;
              reg188 <= $unsigned((|$unsigned($unsigned($signed((8'hba))))));
            end
          else
            begin
              reg184 <= (7'h44);
            end
          reg189 <= {$unsigned((($signed(reg135) ?
                  (reg132 ? reg188 : reg188) : wire145) * wire131))};
          reg190 <= $signed($unsigned(reg137));
          reg191 <= (^reg132);
          reg192 <= $unsigned((+(reg191[(5'h10):(1'h0)] > wire130[(4'he):(4'ha)])));
        end
      reg193 <= $unsigned($signed((!({reg142} << ((8'hbb) > (8'hb9))))));
    end
endmodule

module module23
#(parameter param78 = (({(^~(^(8'ha0)))} ? ((!{(8'hbe), (8'ha1)}) ? (8'hbd) : ((^~(7'h44)) ? ((8'hb4) ? (8'hbf) : (8'hb2)) : ((8'hb1) <= (8'hb1)))) : ((^~((8'hb7) ^~ (8'hba))) < ((^~(8'ha3)) != {(8'hab), (8'ha6)}))) >> (~{(~|((7'h43) + (8'hb9))), (((8'ha3) ? (8'ha8) : (8'h9f)) & {(8'hbf)})})))
(y, clk, wire24, wire25, wire26, wire27);
  output wire [(32'h58):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire24;
  input wire signed [(4'hc):(1'h0)] wire25;
  input wire signed [(5'h10):(1'h0)] wire26;
  input wire [(4'ha):(1'h0)] wire27;
  wire [(3'h4):(1'h0)] wire77;
  wire [(3'h7):(1'h0)] wire76;
  wire signed [(5'h11):(1'h0)] wire75;
  wire [(4'h9):(1'h0)] wire28;
  wire [(5'h15):(1'h0)] wire29;
  wire [(4'h9):(1'h0)] wire30;
  wire signed [(3'h4):(1'h0)] wire31;
  wire [(5'h10):(1'h0)] wire73;
  assign y = {wire77,
                 wire76,
                 wire75,
                 wire28,
                 wire29,
                 wire30,
                 wire31,
                 wire73,
                 (1'h0)};
  assign wire28 = $signed((^(8'hb5)));
  assign wire29 = {$unsigned((&wire25)),
                      $signed($unsigned(wire24[(3'h7):(3'h4)]))};
  assign wire30 = {wire24,
                      (wire26 ?
                          wire27[(1'h1):(1'h1)] : (+((wire28 || wire28) - $unsigned(wire28))))};
  assign wire31 = $signed(($unsigned($signed(wire24)) ?
                      wire29[(3'h7):(1'h1)] : (+$unsigned(wire28[(3'h6):(2'h3)]))));
  module32 #() modinst74 (wire73, clk, wire30, wire29, wire27, wire25, wire26);
  assign wire75 = wire24[(3'h5):(1'h0)];
  assign wire76 = {($signed((8'hb4)) << {wire28, $unsigned(wire73)})};
  assign wire77 = $signed(($unsigned(wire31) >= wire31));
endmodule

module module32  (y, clk, wire37, wire36, wire35, wire34, wire33);
  output wire [(32'h1c4):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire37;
  input wire signed [(5'h15):(1'h0)] wire36;
  input wire [(4'ha):(1'h0)] wire35;
  input wire [(4'hc):(1'h0)] wire34;
  input wire [(5'h10):(1'h0)] wire33;
  wire signed [(3'h6):(1'h0)] wire72;
  wire signed [(5'h15):(1'h0)] wire71;
  wire signed [(4'h8):(1'h0)] wire70;
  wire [(2'h2):(1'h0)] wire69;
  wire [(4'he):(1'h0)] wire68;
  wire [(4'hb):(1'h0)] wire60;
  wire [(4'hc):(1'h0)] wire48;
  wire signed [(3'h7):(1'h0)] wire47;
  wire [(5'h12):(1'h0)] wire46;
  wire signed [(5'h13):(1'h0)] wire45;
  wire signed [(3'h5):(1'h0)] wire43;
  wire [(5'h14):(1'h0)] wire42;
  wire signed [(4'h8):(1'h0)] wire41;
  wire signed [(3'h4):(1'h0)] wire40;
  wire signed [(5'h13):(1'h0)] wire39;
  wire [(4'hc):(1'h0)] wire38;
  reg [(4'hd):(1'h0)] reg67 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg66 = (1'h0);
  reg [(4'hf):(1'h0)] reg65 = (1'h0);
  reg [(5'h12):(1'h0)] reg64 = (1'h0);
  reg [(5'h15):(1'h0)] reg63 = (1'h0);
  reg signed [(4'he):(1'h0)] reg62 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg61 = (1'h0);
  reg [(4'he):(1'h0)] reg59 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg58 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg57 = (1'h0);
  reg signed [(4'he):(1'h0)] reg56 = (1'h0);
  reg [(2'h2):(1'h0)] reg55 = (1'h0);
  reg [(5'h13):(1'h0)] reg54 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg53 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg52 = (1'h0);
  reg [(4'h8):(1'h0)] reg51 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg50 = (1'h0);
  reg [(4'h8):(1'h0)] reg49 = (1'h0);
  reg [(4'hc):(1'h0)] reg44 = (1'h0);
  assign y = {wire72,
                 wire71,
                 wire70,
                 wire69,
                 wire68,
                 wire60,
                 wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire43,
                 wire42,
                 wire41,
                 wire40,
                 wire39,
                 wire38,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg44,
                 (1'h0)};
  assign wire38 = (!($unsigned(wire35) ? {(8'ha4)} : wire37));
  assign wire39 = (((({wire35} | (wire35 | wire38)) > wire36[(5'h14):(2'h3)]) + (wire33[(3'h6):(3'h5)] ?
                          wire37 : ((wire37 >>> wire34) - wire36[(5'h12):(4'hf)]))) ?
                      $signed(wire36) : ({{(^~(8'haa))},
                              ((wire36 >= (8'hbf)) ?
                                  $unsigned(wire34) : $unsigned(wire37))} ?
                          wire35[(3'h7):(1'h1)] : $signed($signed(wire34))));
  assign wire40 = $unsigned((~^wire39[(4'hc):(3'h4)]));
  assign wire41 = (wire36 && (wire34[(4'hb):(4'h8)] ?
                      (~^((wire38 >>> wire38) && wire33)) : (wire37 || ((wire34 ?
                              wire33 : wire37) ?
                          wire37 : $unsigned(wire34)))));
  assign wire42 = {wire36[(5'h12):(4'hd)]};
  assign wire43 = wire34;
  always
    @(posedge clk) begin
      reg44 <= wire42;
    end
  assign wire45 = $signed((~|(^~$signed({wire33}))));
  assign wire46 = wire41[(1'h1):(1'h1)];
  assign wire47 = reg44;
  assign wire48 = wire47[(3'h6):(3'h6)];
  always
    @(posedge clk) begin
      reg49 <= {(((wire34[(1'h1):(1'h0)] ?
                      ((8'h9f) ? wire41 : (8'h9f)) : $unsigned(wire39)) ?
                  (~wire33) : (wire42[(4'h8):(3'h5)] >> {wire38})) ?
              $signed($signed($unsigned(wire47))) : (~^($signed(wire37) * (7'h40)))),
          (({(~&wire46)} << (~(wire38 ? wire42 : wire34))) != wire36)};
      if ($unsigned((~&wire43)))
        begin
          if (($signed(wire35) ? $signed(wire47) : $signed(wire34)))
            begin
              reg50 <= $signed(((wire34 ?
                      $signed(wire47[(3'h4):(2'h2)]) : ($signed(wire36) > wire33[(4'hd):(4'ha)])) ?
                  wire39[(1'h1):(1'h1)] : wire38));
              reg51 <= $unsigned($signed($unsigned($signed({wire33}))));
            end
          else
            begin
              reg50 <= $unsigned(wire48);
              reg51 <= ($unsigned($signed(wire48[(1'h1):(1'h0)])) ?
                  reg50 : wire42[(3'h5):(1'h1)]);
              reg52 <= {$unsigned((^$unsigned({reg49})))};
            end
          reg53 <= reg49;
          reg54 <= ((wire47 ?
              (((!wire33) < (reg49 ?
                  wire46 : wire46)) == (wire40[(3'h4):(2'h2)] <= wire38[(4'h9):(4'h8)])) : (((wire37 + reg52) & (!(8'hb9))) ?
                  (wire48[(3'h7):(1'h1)] ~^ (wire42 >>> wire41)) : (~&{reg44}))) == (-(^$signed(reg52[(2'h3):(1'h0)]))));
          reg55 <= wire38[(3'h6):(1'h1)];
          reg56 <= {(8'h9d)};
        end
      else
        begin
          reg50 <= {reg44[(4'h8):(3'h6)]};
          reg51 <= wire37;
          reg52 <= (-(($signed(reg44[(3'h6):(3'h5)]) <<< ($unsigned((8'hbb)) ?
                  (wire41 ? reg53 : reg44) : (|wire43))) ?
              $unsigned(((reg44 && wire45) ~^ (wire41 && reg56))) : ({reg55[(1'h0):(1'h0)]} ?
                  (^(-wire46)) : wire34[(4'h9):(3'h4)])));
          reg53 <= ((({(reg52 ~^ wire34), wire33} ^ ($unsigned((8'ha9)) ?
                      $unsigned(wire45) : $unsigned(wire33))) ?
                  ((~^{reg54, wire36}) <= ((wire40 >>> wire33) ?
                      $unsigned(wire33) : (wire36 ?
                          reg51 : wire47))) : (reg44[(3'h5):(2'h2)] ?
                      (+$signed((8'ha7))) : ($signed((8'haa)) ?
                          (&reg49) : wire35[(3'h4):(2'h3)]))) ?
              reg44[(4'ha):(4'h8)] : (((+(wire39 - wire38)) ~^ (&(^wire34))) ?
                  $signed(((~^reg55) ? {wire42} : {wire46, reg51})) : wire42));
          if ($unsigned($unsigned(((&(wire41 ? wire42 : reg54)) ?
              (reg44[(3'h6):(1'h1)] == $signed(wire47)) : $signed((wire45 == (7'h40)))))))
            begin
              reg54 <= $signed($unsigned(wire42));
              reg55 <= reg44;
              reg56 <= (wire40[(1'h1):(1'h1)] * wire35);
            end
          else
            begin
              reg54 <= ((reg56 ?
                  {reg55,
                      (~$signed(wire43))} : $signed(reg53[(5'h11):(3'h5)])) ^ wire42[(3'h4):(1'h0)]);
              reg55 <= (&(wire34 ? ((~|(&reg50)) > wire43) : reg55));
              reg56 <= (&wire39);
              reg57 <= wire34;
              reg58 <= (((((wire38 && reg52) >= wire47) == ({(7'h40), wire41} ?
                      (7'h40) : wire39[(1'h1):(1'h1)])) < wire36[(1'h1):(1'h1)]) ?
                  {$unsigned((wire40 ^ (~|reg51)))} : ((&(wire42[(4'h9):(4'h8)] <<< $unsigned(reg57))) >> reg49[(3'h5):(1'h0)]));
            end
        end
      reg59 <= wire47;
    end
  assign wire60 = (~&(wire34 << (wire45[(1'h0):(1'h0)] ?
                      (-(wire36 ?
                          wire43 : wire40)) : $signed(wire48[(4'hb):(4'ha)]))));
  always
    @(posedge clk) begin
      reg61 <= (wire40 + (&(-($signed(wire36) > $signed(reg55)))));
      if ($signed(($unsigned($unsigned(wire37[(3'h6):(3'h5)])) ?
          reg52 : {$signed($signed(reg54)), (reg61[(3'h6):(1'h1)] >> reg56)})))
        begin
          reg62 <= (reg51[(2'h3):(1'h0)] ?
              ((^~(reg59 ?
                  $signed((8'hb9)) : {reg53,
                      wire39})) & $signed($signed($unsigned(reg56)))) : wire38[(1'h0):(1'h0)]);
        end
      else
        begin
          reg62 <= $signed(wire60);
          reg63 <= $unsigned((reg50[(2'h2):(1'h1)] ?
              wire45 : $signed($unsigned(wire33[(1'h0):(1'h0)]))));
          reg64 <= reg63;
          reg65 <= wire41[(4'h8):(2'h2)];
          reg66 <= (|(~|$signed(wire35)));
        end
      reg67 <= ((reg65 ~^ ($unsigned((8'hb6)) ?
          $unsigned(wire47[(2'h2):(2'h2)]) : $unsigned($unsigned(reg63)))) + (reg66 & $unsigned($signed($unsigned((8'ha1))))));
    end
  assign wire68 = wire45[(5'h11):(5'h10)];
  assign wire69 = (wire60[(4'h8):(1'h1)] ? (|reg64) : reg51);
  assign wire70 = $signed(($unsigned(reg51) ?
                      reg50 : (^~((wire36 ^ (7'h42)) ?
                          (reg44 ? reg50 : reg65) : $signed(reg53)))));
  assign wire71 = ($signed(((~^((8'h9e) <<< wire40)) ?
                          $unsigned(reg53) : (~(wire39 ? reg58 : (8'hbf))))) ?
                      $signed(reg52) : ((wire36 ?
                          reg67[(4'hc):(4'ha)] : reg66[(3'h5):(1'h1)]) ^ {(|$signed(reg44)),
                          (~|(wire45 ? reg61 : reg51))}));
  assign wire72 = reg57[(3'h6):(3'h5)];
endmodule

module module147  (y, clk, wire152, wire151, wire150, wire149, wire148);
  output wire [(32'hfc):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h10):(1'h0)] wire152;
  input wire signed [(2'h2):(1'h0)] wire151;
  input wire signed [(3'h7):(1'h0)] wire150;
  input wire [(4'h8):(1'h0)] wire149;
  input wire signed [(5'h12):(1'h0)] wire148;
  wire [(5'h14):(1'h0)] wire173;
  wire [(4'h8):(1'h0)] wire172;
  wire signed [(5'h15):(1'h0)] wire171;
  wire [(3'h7):(1'h0)] wire170;
  wire [(5'h13):(1'h0)] wire156;
  wire [(4'h9):(1'h0)] wire155;
  wire signed [(3'h6):(1'h0)] wire154;
  wire signed [(4'hb):(1'h0)] wire153;
  reg signed [(3'h6):(1'h0)] reg169 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg168 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg167 = (1'h0);
  reg [(3'h4):(1'h0)] reg166 = (1'h0);
  reg [(4'hc):(1'h0)] reg165 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg164 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg163 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg162 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg161 = (1'h0);
  reg [(2'h2):(1'h0)] reg160 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg159 = (1'h0);
  reg [(5'h14):(1'h0)] reg158 = (1'h0);
  reg [(5'h15):(1'h0)] reg157 = (1'h0);
  assign y = {wire173,
                 wire172,
                 wire171,
                 wire170,
                 wire156,
                 wire155,
                 wire154,
                 wire153,
                 reg169,
                 reg168,
                 reg167,
                 reg166,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg157,
                 (1'h0)};
  assign wire153 = wire148;
  assign wire154 = $signed($unsigned($signed((((8'hac) <<< wire148) ^ wire148[(2'h2):(2'h2)]))));
  assign wire155 = wire148[(3'h4):(3'h4)];
  assign wire156 = ((8'hab) & wire150);
  always
    @(posedge clk) begin
      reg157 <= (((8'ha4) ~^ $unsigned({(wire149 ? wire151 : wire154),
              $signed(wire156)})) ?
          (|$signed($unsigned($signed(wire153)))) : (^$signed($unsigned({wire152,
              wire149}))));
      reg158 <= wire149[(3'h5):(1'h0)];
      reg159 <= wire149[(3'h7):(1'h1)];
      if ((~&$unsigned(wire151[(1'h1):(1'h1)])))
        begin
          if (wire156[(4'h9):(3'h5)])
            begin
              reg160 <= wire153[(1'h1):(1'h1)];
              reg161 <= $unsigned($signed($signed(reg159[(1'h1):(1'h0)])));
            end
          else
            begin
              reg160 <= (reg161 ?
                  {wire149[(1'h0):(1'h0)],
                      $unsigned(((~reg160) ?
                          (~^reg161) : ((8'ha2) >= wire150)))} : $unsigned($signed((^{wire156}))));
              reg161 <= $unsigned(wire154[(2'h3):(2'h3)]);
            end
          reg162 <= (~|reg160[(1'h1):(1'h0)]);
          reg163 <= $signed(reg160[(2'h2):(1'h1)]);
          reg164 <= $signed((~|(|{reg158, (-wire148)})));
        end
      else
        begin
          reg160 <= {wire154};
          reg161 <= ($unsigned(($unsigned(((8'hba) ?
                  wire156 : (8'ha0))) <= ($signed(reg159) < (wire151 & reg160)))) ?
              (|reg158[(3'h4):(3'h4)]) : ((^$signed((reg158 ?
                  reg158 : (8'hb2)))) < $unsigned(wire154)));
          if ((reg161[(1'h0):(1'h0)] ?
              ($signed(wire150) >> {$unsigned(reg158[(1'h1):(1'h1)])}) : ($signed({(reg160 & reg163)}) << (~reg160))))
            begin
              reg162 <= {$signed($unsigned({wire155[(2'h3):(2'h3)],
                      (wire150 ? wire156 : reg164)})),
                  wire152};
              reg163 <= reg157[(5'h13):(1'h0)];
              reg164 <= $signed(reg164[(4'hb):(2'h3)]);
              reg165 <= wire156[(4'hd):(2'h2)];
            end
          else
            begin
              reg162 <= {wire152,
                  (|(({reg165, wire156} ?
                      $signed(reg159) : $signed((8'hb6))) >> (wire152 >> $signed(wire149))))};
              reg163 <= reg158;
            end
          reg166 <= $unsigned(($unsigned($signed(wire151)) ?
              ((8'h9d) && wire148[(3'h4):(2'h2)]) : reg163[(4'hc):(1'h0)]));
        end
      reg167 <= wire149[(3'h7):(1'h0)];
    end
  always
    @(posedge clk) begin
      reg168 <= $unsigned(((wire156[(3'h7):(3'h7)] - (~$unsigned(reg160))) ^ ((~^$unsigned(wire152)) ?
          ((reg167 ? reg165 : wire152) ^~ $signed(reg167)) : reg167)));
      reg169 <= ((8'h9c) ?
          {((~wire148) ? reg164[(2'h2):(1'h1)] : reg167[(5'h11):(3'h5)]),
              (8'hbe)} : reg167[(1'h0):(1'h0)]);
    end
  assign wire170 = ({{(8'hba)}} ? wire148 : wire150[(2'h2):(1'h0)]);
  assign wire171 = wire154;
  assign wire172 = ((reg167[(4'hd):(4'hd)] >= {$signed((&reg169)),
                       reg157}) > ($signed(reg166) ?
                       $unsigned(((reg159 ?
                           reg165 : wire153) >>> (^reg164))) : {(&(wire170 | reg158))}));
  assign wire173 = (8'hbf);
endmodule
