// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copright 2025 NXP
 */

/dts-v1/;

#include "imx93.dtsi"

/ {
	model = "NXP i.MX93 11x11 FRDM board";
	compatible = "fsl,imx93-11x11-frdm", "fsl,imx93";

	chosen {
		stdout-path = &lpuart1;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0 0x80000000 0 0x40000000>;
			size = <0 0x10000000>;
			linux,cma-default;
		};
	};
};

&lpi2c2 {
	clock-frequency = <400000>;
	pinctrl-0 = <&pinctrl_lpi2c2>;
	pinctrl-names = "default";
	status = "okay";

	pcal6524: gpio@22 {
		compatible = "nxp,pcal6524";
		reg = <0x22>;
		pinctrl-0 = <&pinctrl_pcal6524>;
		pinctrl-names = "default";
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-parent = <&gpio3>;
		interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
	};

	pmic@25 {
		compatible = "nxp,pca9451a";
		reg = <0x25>;
		interrupt-parent = <&pcal6524>;
		interrupts = <11 IRQ_TYPE_EDGE_FALLING>;

		regulators {
			buck1: BUCK1 {
				regulator-name = "BUCK1";
				regulator-min-microvolt = <650000>;
				regulator-max-microvolt = <2237500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck2: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck4: BUCK4 {
				regulator-name = "BUCK4";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5: BUCK5 {
				regulator-name = "BUCK5";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6: BUCK6 {
				regulator-name = "BUCK6";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1: LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1600000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4: LDO4 {
				regulator-name = "LDO4";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5: LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};
};

&eqos {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_eqos>;
	pinctrl-1 = <&pinctrl_eqos_sleep>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy1>;
	status = "okay";

	mdio {
		compatible = "snps,dwmac-mdio";
		#address-cells = <1>;
		#size-cells = <0>;
		clock-frequency = <5000000>;

		ethphy1: ethernet-phy@1 {
			reg = <1>;
			eee-broken-1000t;
			reset-gpios = <&pcal6524 15 GPIO_ACTIVE_LOW>;
			reset-assert-us = <10000>;
			reset-deassert-us = <80000>;
		};
	};
};

&fec {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_fec>;
	pinctrl-1 = <&pinctrl_fec_sleep>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy2>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		clock-frequency = <5000000>;

		ethphy2: ethernet-phy@2 {
			reg = <2>;
			eee-broken-1000t;
			reset-gpios = <&pcal6524 16 GPIO_ACTIVE_LOW>;
			reset-assert-us = <10000>;
			reset-deassert-us = <80000>;
		};
	};
};


&lpuart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&iomuxc {
	pinctrl_eqos: eqosgrp {
		fsl,pins = <
			MX93_PAD_ENET1_MDC__ENET_QOS_MDC                        0x57e
			MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO                      0x57e
			MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0                  0x57e
			MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1                  0x57e
			MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2                  0x57e
			MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3                  0x57e
			MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK  0x58e
			MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL            0x57e
			MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0                  0x57e
			MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1                  0x57e
			MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2                  0x57e
			MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3                  0x57e
			MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK  0x58e
			MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL            0x57e
		>;
	};

	pinctrl_eqos_sleep: eqosgrpsleep {
		fsl,pins = <
			MX93_PAD_ENET1_MDC__GPIO4_IO00                          0x31e
			MX93_PAD_ENET1_MDIO__GPIO4_IO01                         0x31e
			MX93_PAD_ENET1_RD0__GPIO4_IO10                          0x31e
			MX93_PAD_ENET1_RD1__GPIO4_IO11                          0x31e
			MX93_PAD_ENET1_RD2__GPIO4_IO12                          0x31e
			MX93_PAD_ENET1_RD3__GPIO4_IO13                          0x31e
			MX93_PAD_ENET1_RXC__GPIO4_IO09                          0x31e
			MX93_PAD_ENET1_RX_CTL__GPIO4_IO08                       0x31e
			MX93_PAD_ENET1_TD0__GPIO4_IO05                          0x31e
			MX93_PAD_ENET1_TD1__GPIO4_IO04                          0x31e
			MX93_PAD_ENET1_TD2__GPIO4_IO03                          0x31e
			MX93_PAD_ENET1_TD3__GPIO4_IO02                          0x31e
			MX93_PAD_ENET1_TXC__GPIO4_IO07                          0x31e
			MX93_PAD_ENET1_TX_CTL__GPIO4_IO06                       0x31e
		>;
	};
	pinctrl_fec: fecgrp {
		fsl,pins = <
			MX93_PAD_ENET2_MDC__ENET1_MDC                   0x57e
			MX93_PAD_ENET2_MDIO__ENET1_MDIO                 0x57e
			MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0             0x57e
			MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1             0x57e
			MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2             0x57e
			MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3             0x57e
			MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC             0x58e
			MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL       0x57e
			MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0             0x57e
			MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1             0x57e
			MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2             0x57e
			MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3             0x57e
			MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC             0x58e
			MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL       0x57e
		>;
	};

	pinctrl_fec_sleep: fecsleepgrp {
		fsl,pins = <
			MX93_PAD_ENET2_MDC__GPIO4_IO14                  0x51e
			MX93_PAD_ENET2_MDIO__GPIO4_IO15                 0x51e
			MX93_PAD_ENET2_RD0__GPIO4_IO24                  0x51e
			MX93_PAD_ENET2_RD1__GPIO4_IO25                  0x51e
			MX93_PAD_ENET2_RD2__GPIO4_IO26                  0x51e
			MX93_PAD_ENET2_RD3__GPIO4_IO27                  0x51e
			MX93_PAD_ENET2_RXC__GPIO4_IO23                  0x51e
			MX93_PAD_ENET2_RX_CTL__GPIO4_IO22               0x51e
			MX93_PAD_ENET2_TD0__GPIO4_IO19                  0x51e
			MX93_PAD_ENET2_TD1__GPIO4_IO18                  0x51e
			MX93_PAD_ENET2_TD2__GPIO4_IO17                  0x51e
			MX93_PAD_ENET2_TD3__GPIO4_IO16                  0x51e
			MX93_PAD_ENET2_TXC__GPIO4_IO21                  0x51e
			MX93_PAD_ENET2_TX_CTL__GPIO4_IO20               0x51e
		>;
	};

	pinctrl_lpi2c2: lpi2c2grp {
		fsl,pins = <
			MX93_PAD_I2C2_SCL__LPI2C2_SCL                   0x40000b9e
			MX93_PAD_I2C2_SDA__LPI2C2_SDA                   0x40000b9e
		>;
	};

	pinctrl_pcal6524: pcal6524grp {
		fsl,pins = <
			MX93_PAD_CCM_CLKO2__GPIO3_IO27                  0x31e
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX93_PAD_UART1_RXD__LPUART1_RX                  0x31e
			MX93_PAD_UART1_TXD__LPUART1_TX                  0x31e
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK            0x1582
			MX93_PAD_SD1_CMD__USDHC1_CMD            0x40001382
			MX93_PAD_SD1_DATA0__USDHC1_DATA0        0x40001382
			MX93_PAD_SD1_DATA1__USDHC1_DATA1        0x40001382
			MX93_PAD_SD1_DATA2__USDHC1_DATA2        0x40001382
			MX93_PAD_SD1_DATA3__USDHC1_DATA3        0x40001382
			MX93_PAD_SD1_DATA4__USDHC1_DATA4        0x40001382
			MX93_PAD_SD1_DATA5__USDHC1_DATA5        0x40001382
			MX93_PAD_SD1_DATA6__USDHC1_DATA6        0x40001382
			MX93_PAD_SD1_DATA7__USDHC1_DATA7        0x40001382
			MX93_PAD_SD1_STROBE__USDHC1_STROBE      0x1582
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK            0x158e
			MX93_PAD_SD1_CMD__USDHC1_CMD            0x4000138e
			MX93_PAD_SD1_DATA0__USDHC1_DATA0        0x4000138e
			MX93_PAD_SD1_DATA1__USDHC1_DATA1        0x4000138e
			MX93_PAD_SD1_DATA2__USDHC1_DATA2        0x4000138e
			MX93_PAD_SD1_DATA3__USDHC1_DATA3        0x4000138e
			MX93_PAD_SD1_DATA4__USDHC1_DATA4        0x4000138e
			MX93_PAD_SD1_DATA5__USDHC1_DATA5        0x4000138e
			MX93_PAD_SD1_DATA6__USDHC1_DATA6        0x4000138e
			MX93_PAD_SD1_DATA7__USDHC1_DATA7        0x4000138e
			MX93_PAD_SD1_STROBE__USDHC1_STROBE      0x158e
		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK            0x15fe
			MX93_PAD_SD1_CMD__USDHC1_CMD            0x400013fe
			MX93_PAD_SD1_DATA0__USDHC1_DATA0        0x400013fe
			MX93_PAD_SD1_DATA1__USDHC1_DATA1        0x400013fe
			MX93_PAD_SD1_DATA2__USDHC1_DATA2        0x400013fe
			MX93_PAD_SD1_DATA3__USDHC1_DATA3        0x400013fe
			MX93_PAD_SD1_DATA4__USDHC1_DATA4        0x400013fe
			MX93_PAD_SD1_DATA5__USDHC1_DATA5        0x400013fe
			MX93_PAD_SD1_DATA6__USDHC1_DATA6        0x400013fe
			MX93_PAD_SD1_DATA7__USDHC1_DATA7        0x400013fe
			MX93_PAD_SD1_STROBE__USDHC1_STROBE      0x15fe
		>;
	};
};
