Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Fri Apr 15 17:27:10 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-13   Warning   combinational multiplier       1           
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.038        0.000                      0                  612        0.146        0.000                      0                  612        4.500        0.000                       0                   293  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.038        0.000                      0                  612        0.146        0.000                      0                  612        4.500        0.000                       0                   293  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_win_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 5.030ns (56.320%)  route 3.901ns (43.680%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          0.929     6.588    game/alu/adder/Q[0]
    SLICE_X53Y59         LUT4 (Prop_lut4_I3_O)        0.152     6.740 r  game/alu/adder/s0_i_17/O
                         net (fo=4, routed)           0.785     7.525    game/alu/adder/s0_i_17_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.857 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.556     8.413    game/alu/adder/M_alu_b[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.656    12.069 r  game/alu/adder/s0/P[0]
                         net (fo=1, routed)           0.761    12.830    game/alu/adder/s0_n_105
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    12.954 r  game/alu/adder/M_st_p1acc_q[0]_i_6/O
                         net (fo=1, routed)           0.433    13.387    game/alu/adder/M_st_p1acc_q[0]_i_6_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.511 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=5, routed)           0.437    13.948    game/alu/adder/D[0]
    SLICE_X53Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.072 r  game/alu/adder/M_st_win_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.072    game/alu_n_0
    SLICE_X53Y59         FDRE                                         r  game/M_st_win_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.440    14.844    game/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  game/M_st_win_q_reg[0]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)        0.029    15.110    game/M_st_win_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.072    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 4.906ns (56.173%)  route 3.828ns (43.827%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          0.929     6.588    game/alu/adder/Q[0]
    SLICE_X53Y59         LUT4 (Prop_lut4_I3_O)        0.152     6.740 r  game/alu/adder/s0_i_17/O
                         net (fo=4, routed)           0.785     7.525    game/alu/adder/s0_i_17_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.857 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.556     8.413    game/alu/adder/M_alu_b[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.656    12.069 r  game/alu/adder/s0/P[0]
                         net (fo=1, routed)           0.761    12.830    game/alu/adder/s0_n_105
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    12.954 r  game/alu/adder/M_st_p1acc_q[0]_i_6/O
                         net (fo=1, routed)           0.433    13.387    game/alu/adder/M_st_p1acc_q[0]_i_6_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.511 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=5, routed)           0.364    13.875    game/alu_n_8
    SLICE_X53Y62         FDRE                                         r  game/M_st_p1curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.438    14.842    game/clk_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  game/M_st_p1curr_q_reg[0]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X53Y62         FDRE (Setup_fdre_C_D)       -0.067    15.012    game/M_st_p1curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -13.875    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 4.906ns (56.180%)  route 3.827ns (43.820%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          0.929     6.588    game/alu/adder/Q[0]
    SLICE_X53Y59         LUT4 (Prop_lut4_I3_O)        0.152     6.740 r  game/alu/adder/s0_i_17/O
                         net (fo=4, routed)           0.785     7.525    game/alu/adder/s0_i_17_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.857 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.556     8.413    game/alu/adder/M_alu_b[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.656    12.069 r  game/alu/adder/s0/P[0]
                         net (fo=1, routed)           0.761    12.830    game/alu/adder/s0_n_105
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    12.954 r  game/alu/adder/M_st_p1acc_q[0]_i_6/O
                         net (fo=1, routed)           0.433    13.387    game/alu/adder/M_st_p1acc_q[0]_i_6_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.511 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=5, routed)           0.363    13.874    game/alu_n_8
    SLICE_X53Y60         FDRE                                         r  game/M_st_p2acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.440    14.844    game/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  game/M_st_p2acc_q_reg[0]/C
                         clock pessimism              0.275    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X53Y60         FDRE (Setup_fdre_C_D)       -0.067    15.017    game/M_st_p2acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 4.782ns (54.942%)  route 3.922ns (45.058%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          0.929     6.588    game/alu/adder/Q[0]
    SLICE_X53Y59         LUT4 (Prop_lut4_I3_O)        0.152     6.740 r  game/alu/adder/s0_i_17/O
                         net (fo=4, routed)           0.785     7.525    game/alu/adder/s0_i_17_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.857 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.556     8.413    game/alu/adder/M_alu_b[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[4])
                                                      3.656    12.069 r  game/alu/adder/s0/P[4]
                         net (fo=1, routed)           1.032    13.101    game/alu/adder/s0_n_101
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.225 r  game/alu/adder/M_st_p1acc_q[4]_i_1/O
                         net (fo=4, routed)           0.620    13.845    game/alu_n_4
    SLICE_X50Y61         FDRE                                         r  game/M_st_p2curr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.439    14.843    game/clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  game/M_st_p2curr_q_reg[4]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X50Y61         FDRE (Setup_fdre_C_D)       -0.028    15.052    game/M_st_p2curr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -13.845    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1curr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.586ns  (logic 4.782ns (55.696%)  route 3.804ns (44.303%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          0.929     6.588    game/alu/adder/Q[0]
    SLICE_X53Y59         LUT4 (Prop_lut4_I3_O)        0.152     6.740 r  game/alu/adder/s0_i_17/O
                         net (fo=4, routed)           0.785     7.525    game/alu/adder/s0_i_17_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.857 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.556     8.413    game/alu/adder/M_alu_b[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[4])
                                                      3.656    12.069 r  game/alu/adder/s0/P[4]
                         net (fo=1, routed)           1.032    13.101    game/alu/adder/s0_n_101
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.225 r  game/alu/adder/M_st_p1acc_q[4]_i_1/O
                         net (fo=4, routed)           0.502    13.727    game/alu_n_4
    SLICE_X49Y62         FDRE                                         r  game/M_st_p1curr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.437    14.841    game/clk_IBUF_BUFG
    SLICE_X49Y62         FDRE                                         r  game/M_st_p1curr_q_reg[4]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X49Y62         FDRE (Setup_fdre_C_D)       -0.067    14.997    game/M_st_p1curr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1acc_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.620ns  (logic 4.782ns (55.478%)  route 3.838ns (44.522%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          0.929     6.588    game/alu/adder/Q[0]
    SLICE_X53Y59         LUT4 (Prop_lut4_I3_O)        0.152     6.740 r  game/alu/adder/s0_i_17/O
                         net (fo=4, routed)           0.785     7.525    game/alu/adder/s0_i_17_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.857 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.556     8.413    game/alu/adder/M_alu_b[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.656    12.069 r  game/alu/adder/s0/P[3]
                         net (fo=1, routed)           0.914    12.983    game/alu/adder/s0_n_102
    SLICE_X49Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.107 r  game/alu/adder/M_st_p1acc_q[3]_i_1/O
                         net (fo=4, routed)           0.654    13.761    game/alu_n_5
    SLICE_X50Y59         FDRE                                         r  game/M_st_p1acc_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.440    14.844    game/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  game/M_st_p1acc_q_reg[3]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X50Y59         FDRE (Setup_fdre_C_D)       -0.045    15.036    game/M_st_p1acc_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 4.782ns (55.656%)  route 3.810ns (44.344%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          0.929     6.588    game/alu/adder/Q[0]
    SLICE_X53Y59         LUT4 (Prop_lut4_I3_O)        0.152     6.740 r  game/alu/adder/s0_i_17/O
                         net (fo=4, routed)           0.785     7.525    game/alu/adder/s0_i_17_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.857 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.556     8.413    game/alu/adder/M_alu_b[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.656    12.069 r  game/alu/adder/s0/P[3]
                         net (fo=1, routed)           0.914    12.983    game/alu/adder/s0_n_102
    SLICE_X49Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.107 r  game/alu/adder/M_st_p1acc_q[3]_i_1/O
                         net (fo=4, routed)           0.627    13.733    game/alu_n_5
    SLICE_X50Y61         FDRE                                         r  game/M_st_p2curr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.439    14.843    game/clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  game/M_st_p2curr_q_reg[3]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X50Y61         FDRE (Setup_fdre_C_D)       -0.045    15.035    game/M_st_p2curr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.733    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 4.906ns (57.094%)  route 3.687ns (42.906%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          0.929     6.588    game/alu/adder/Q[0]
    SLICE_X53Y59         LUT4 (Prop_lut4_I3_O)        0.152     6.740 r  game/alu/adder/s0_i_17/O
                         net (fo=4, routed)           0.785     7.525    game/alu/adder/s0_i_17_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.857 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.556     8.413    game/alu/adder/M_alu_b[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.656    12.069 r  game/alu/adder/s0/P[0]
                         net (fo=1, routed)           0.761    12.830    game/alu/adder/s0_n_105
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    12.954 r  game/alu/adder/M_st_p1acc_q[0]_i_6/O
                         net (fo=1, routed)           0.433    13.387    game/alu/adder/M_st_p1acc_q[0]_i_6_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.511 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=5, routed)           0.223    13.734    game/alu_n_8
    SLICE_X52Y61         FDRE                                         r  game/M_st_p1acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.439    14.843    game/clk_IBUF_BUFG
    SLICE_X52Y61         FDRE                                         r  game/M_st_p1acc_q_reg[0]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X52Y61         FDRE (Setup_fdre_C_D)       -0.031    15.049    game/M_st_p1acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1curr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 4.782ns (56.137%)  route 3.737ns (43.863%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          0.929     6.588    game/alu/adder/Q[0]
    SLICE_X53Y59         LUT4 (Prop_lut4_I3_O)        0.152     6.740 r  game/alu/adder/s0_i_17/O
                         net (fo=4, routed)           0.785     7.525    game/alu/adder/s0_i_17_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.857 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.556     8.413    game/alu/adder/M_alu_b[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[6])
                                                      3.656    12.069 r  game/alu/adder/s0/P[6]
                         net (fo=1, routed)           0.801    12.870    game/alu/adder/s0_n_99
    SLICE_X52Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.994 r  game/alu/adder/M_st_p1acc_q[6]_i_1/O
                         net (fo=4, routed)           0.666    13.660    game/alu_n_2
    SLICE_X51Y62         FDRE                                         r  game/M_st_p1curr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.438    14.842    game/clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  game/M_st_p1curr_q_reg[6]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X51Y62         FDRE (Setup_fdre_C_D)       -0.067    15.012    game/M_st_p1curr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -13.660    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 4.782ns (55.911%)  route 3.771ns (44.089%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          0.929     6.588    game/alu/adder/Q[0]
    SLICE_X53Y59         LUT4 (Prop_lut4_I3_O)        0.152     6.740 r  game/alu/adder/s0_i_17/O
                         net (fo=4, routed)           0.785     7.525    game/alu/adder/s0_i_17_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.857 r  game/alu/adder/s0_i_8/O
                         net (fo=1, routed)           0.556     8.413    game/alu/adder/M_alu_b[0]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[6])
                                                      3.656    12.069 r  game/alu/adder/s0/P[6]
                         net (fo=1, routed)           0.801    12.870    game/alu/adder/s0_n_99
    SLICE_X52Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.994 r  game/alu/adder/M_st_p1acc_q[6]_i_1/O
                         net (fo=4, routed)           0.700    13.694    game/alu_n_2
    SLICE_X50Y62         FDRE                                         r  game/M_st_p2curr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.438    14.842    game/clk_IBUF_BUFG
    SLICE_X50Y62         FDRE                                         r  game/M_st_p2curr_q_reg[6]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)       -0.031    15.048    game/M_st_p2curr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.694    
  -------------------------------------------------------------------
                         slack                                  1.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.584     1.528    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  game/diceroll/random_number/M_x_q_reg[3]/Q
                         net (fo=3, routed)           0.065     1.734    game/diceroll/random_number/M_x_q[3]
    SLICE_X63Y70         LUT5 (Prop_lut5_I3_O)        0.045     1.779 r  game/diceroll/random_number/M_w_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.779    game/diceroll/random_number/M_w_q[6]_i_1_n_0
    SLICE_X63Y70         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.852     2.042    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y70         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[6]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X63Y70         FDSE (Hold_fdse_C_D)         0.092     1.633    game/diceroll/random_number/M_w_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.531%)  route 0.074ns (28.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.583     1.527    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  game/diceroll/random_number/M_x_q_reg[7]/Q
                         net (fo=3, routed)           0.074     1.742    game/diceroll/random_number/M_x_q[7]
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.787 r  game/diceroll/random_number/M_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.787    game/diceroll/random_number/M_w_d[7]
    SLICE_X59Y70         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.850     2.040    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.092     1.632    game/diceroll/random_number/M_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.583     1.527    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X65Y71         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  game/diceroll/random_number/M_x_q_reg[22]/Q
                         net (fo=2, routed)           0.103     1.771    game/diceroll/random_number/M_x_q[22]
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.816 r  game/diceroll/random_number/M_w_q[22]_i_1/O
                         net (fo=1, routed)           0.000     1.816    game/diceroll/random_number/M_w_d[22]
    SLICE_X64Y71         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.851     2.041    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[22]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.121     1.661    game/diceroll/random_number/M_w_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.583     1.527    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y70         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  game/diceroll/random_number/M_w_q_reg[9]/Q
                         net (fo=2, routed)           0.124     1.792    game/diceroll/random_number/M_w_q_reg_n_0_[9]
    SLICE_X61Y69         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.851     2.041    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[9]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.078     1.620    game/diceroll/random_number/M_z_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_y_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_x_q_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.815%)  route 0.112ns (44.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.581     1.525    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  game/diceroll/random_number/M_y_q_reg[29]/Q
                         net (fo=1, routed)           0.112     1.777    game/diceroll/random_number/M_y_q[29]
    SLICE_X61Y73         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.846     2.036    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y73         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[29]/C
                         clock pessimism             -0.480     1.557    
    SLICE_X61Y73         FDSE (Hold_fdse_C_D)         0.047     1.604    game/diceroll/random_number/M_x_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.583     1.527    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y70         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  game/diceroll/random_number/M_w_q_reg[31]/Q
                         net (fo=3, routed)           0.124     1.792    game/diceroll/random_number/M_w_q_reg_n_0_[31]
    SLICE_X61Y71         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.850     2.039    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[31]/C
                         clock pessimism             -0.500     1.540    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.075     1.615    game/diceroll/random_number/M_z_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.024%)  route 0.073ns (25.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.583     1.527    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  game/diceroll/random_number/M_w_q_reg[23]/Q
                         net (fo=3, routed)           0.073     1.764    game/diceroll/random_number/M_w_q_reg_n_0_[23]
    SLICE_X61Y70         LUT5 (Prop_lut5_I4_O)        0.045     1.809 r  game/diceroll/random_number/M_w_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.809    game/diceroll/random_number/M_w_q[4]_i_1_n_0
    SLICE_X61Y70         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.850     2.040    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y70         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[4]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X61Y70         FDSE (Hold_fdse_C_D)         0.092     1.632    game/diceroll/random_number/M_w_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.041%)  route 0.125ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.583     1.527    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  game/diceroll/random_number/M_w_q_reg[19]/Q
                         net (fo=3, routed)           0.125     1.793    game/diceroll/random_number/M_w_q_reg_n_0_[19]
    SLICE_X65Y72         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.850     2.040    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[19]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.075     1.615    game/diceroll/random_number/M_z_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.582     1.526    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  game/diceroll/random_number/M_x_q_reg[15]/Q
                         net (fo=4, routed)           0.098     1.765    game/diceroll/random_number/M_x_q[15]
    SLICE_X59Y71         LUT3 (Prop_lut3_I1_O)        0.045     1.810 r  game/diceroll/random_number/M_w_q[26]_i_1/O
                         net (fo=1, routed)           0.000     1.810    game/diceroll/random_number/M_w_q[26]_i_1_n_0
    SLICE_X59Y71         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.850     2.039    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X59Y71         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[26]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X59Y71         FDSE (Hold_fdse_C_D)         0.091     1.630    game/diceroll/random_number/M_w_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.583     1.527    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  game/diceroll/random_number/M_x_q_reg[23]/Q
                         net (fo=2, routed)           0.098     1.766    game/diceroll/random_number/M_x_q[23]
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  game/diceroll/random_number/M_w_q[15]_i_1/O
                         net (fo=1, routed)           0.000     1.811    game/diceroll/random_number/M_w_d[15]
    SLICE_X59Y70         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.850     2.040    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[15]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.091     1.631    game/diceroll/random_number/M_w_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y60   game/FSM_sequential_M_game_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y60   game/FSM_sequential_M_game_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y59   game/FSM_sequential_M_game_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y59   game/FSM_sequential_M_game_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y59   game/M_st_currdice_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y61   game/M_st_currdice_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y61   game/M_st_currdice_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y61   game/M_st_p1acc_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y61   game/M_st_p1acc_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y60   game/FSM_sequential_M_game_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y60   game/FSM_sequential_M_game_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y60   game/FSM_sequential_M_game_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y60   game/FSM_sequential_M_game_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   game/FSM_sequential_M_game_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   game/FSM_sequential_M_game_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   game/FSM_sequential_M_game_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   game/FSM_sequential_M_game_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y59   game/M_st_currdice_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y59   game/M_st_currdice_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y60   game/FSM_sequential_M_game_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y60   game/FSM_sequential_M_game_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y60   game/FSM_sequential_M_game_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y60   game/FSM_sequential_M_game_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   game/FSM_sequential_M_game_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   game/FSM_sequential_M_game_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   game/FSM_sequential_M_game_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   game/FSM_sequential_M_game_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y59   game/M_st_currdice_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y59   game/M_st_currdice_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.791ns  (logic 4.811ns (37.611%)  route 7.980ns (62.389%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          2.225     7.884    game/M_game_q[0]
    SLICE_X48Y61         LUT4 (Prop_lut4_I2_O)        0.152     8.036 r  game/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           1.378     9.414    game/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I2_O)        0.360     9.774 r  game/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.377    14.151    io_seg_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         3.781    17.932 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.932    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.633ns  (logic 4.800ns (37.994%)  route 7.833ns (62.006%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          2.225     7.884    game/M_game_q[0]
    SLICE_X48Y61         LUT4 (Prop_lut4_I2_O)        0.152     8.036 r  game/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           1.378     9.414    game/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I2_O)        0.360     9.774 r  game/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.230    14.004    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.770    17.774 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.774    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.475ns  (logic 4.570ns (36.634%)  route 7.905ns (63.366%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          2.225     7.884    game/M_game_q[0]
    SLICE_X48Y61         LUT4 (Prop_lut4_I2_O)        0.152     8.036 r  game/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           1.378     9.414    game/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I2_O)        0.332     9.746 r  game/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.302    14.048    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    17.616 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.616    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.443ns  (logic 4.802ns (38.592%)  route 7.641ns (61.408%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          2.225     7.884    game/M_game_q[0]
    SLICE_X48Y61         LUT4 (Prop_lut4_I2_O)        0.152     8.036 r  game/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           1.380     9.417    game/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.360     9.777 r  game/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.035    13.812    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.772    17.584 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.584    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.406ns  (logic 4.581ns (36.921%)  route 7.826ns (63.079%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          2.225     7.884    game/M_game_q[0]
    SLICE_X48Y61         LUT4 (Prop_lut4_I2_O)        0.152     8.036 r  game/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           1.380     9.417    game/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I3_O)        0.332     9.749 r  game/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.220    13.969    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    17.547 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.547    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.159ns  (logic 4.573ns (37.608%)  route 7.587ns (62.392%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          2.225     7.884    game/M_game_q[0]
    SLICE_X48Y61         LUT4 (Prop_lut4_I2_O)        0.152     8.036 r  game/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.977     9.014    game/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I1_O)        0.332     9.346 r  game/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.384    13.730    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    17.300 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.300    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_sequential_M_game_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.248ns  (logic 4.567ns (40.600%)  route 6.681ns (59.400%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  game/FSM_sequential_M_game_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  game/FSM_sequential_M_game_q_reg[3]/Q
                         net (fo=88, routed)          1.090     6.749    game/M_game_q[3]
    SLICE_X53Y62         LUT2 (Prop_lut2_I1_O)        0.153     6.902 f  game/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           1.015     7.917    game/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I0_O)        0.327     8.244 r  game/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.576    12.820    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    16.389 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.389    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_sequential_M_game_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.179ns  (logic 4.188ns (45.624%)  route 4.991ns (54.376%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game/FSM_sequential_M_game_q_reg[1]/Q
                         net (fo=87, routed)          1.976     7.635    game/M_game_q[1]
    SLICE_X55Y61         LUT5 (Prop_lut5_I2_O)        0.124     7.759 r  game/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.015    10.774    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    14.320 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.320    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_sequential_M_game_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.178ns  (logic 4.186ns (45.609%)  route 4.992ns (54.391%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game/FSM_sequential_M_game_q_reg[0]/Q
                         net (fo=93, routed)          2.225     7.884    game/M_game_q[0]
    SLICE_X48Y61         LUT5 (Prop_lut5_I1_O)        0.124     8.008 r  game/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.767    10.775    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    14.319 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.319    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_sequential_M_game_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.008ns  (logic 4.195ns (46.573%)  route 4.813ns (53.427%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.557     5.141    game/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  game/FSM_sequential_M_game_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game/FSM_sequential_M_game_q_reg[1]/Q
                         net (fo=87, routed)          2.082     7.741    game/M_game_q[1]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124     7.865 r  game/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.730    10.596    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    14.149 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.149    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.409ns (65.424%)  route 0.745ns (34.576%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.562     1.506    game/clk_IBUF_BUFG
    SLICE_X49Y60         FDRE                                         r  game/M_st_p2acc_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/M_st_p2acc_q_reg[3]/Q
                         net (fo=4, routed)           0.256     1.903    game/M_st_p2acc_q[3]
    SLICE_X54Y59         LUT5 (Prop_lut5_I4_O)        0.045     1.948 r  game/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.489     2.437    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.660 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.660    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.408ns (63.258%)  route 0.818ns (36.742%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.563     1.507    game/clk_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  game/M_st_p2acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game/M_st_p2acc_q_reg[2]/Q
                         net (fo=3, routed)           0.281     1.929    game/M_st_p2acc_q[2]
    SLICE_X54Y59         LUT5 (Prop_lut5_I4_O)        0.045     1.974 r  game/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.537     2.511    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.733 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.733    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.413ns (61.779%)  route 0.874ns (38.221%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.562     1.506    game/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  game/M_st_p2acc_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/M_st_p2acc_q_reg[1]/Q
                         net (fo=3, routed)           0.331     1.977    game/M_st_p2acc_q[1]
    SLICE_X55Y63         LUT5 (Prop_lut5_I4_O)        0.045     2.022 r  game/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.543     2.566    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.792 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.792    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.412ns (61.420%)  route 0.887ns (38.580%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.562     1.506    game/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  game/M_st_p2acc_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/M_st_p2acc_q_reg[0]/Q
                         net (fo=3, routed)           0.287     1.934    game/M_st_p2acc_q[0]
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.045     1.979 r  game/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.599     2.579    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.804 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.804    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_sequential_M_game_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.438ns (62.426%)  route 0.866ns (37.574%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.563     1.507    game/clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  game/FSM_sequential_M_game_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  game/FSM_sequential_M_game_q_reg[2]/Q
                         net (fo=97, routed)          0.307     1.978    game/M_game_q[2]
    SLICE_X55Y59         LUT5 (Prop_lut5_I0_O)        0.045     2.023 r  game/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.559     2.582    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.811 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.811    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.418ns (60.250%)  route 0.936ns (39.750%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.562     1.506    game/clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  game/M_st_p2acc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/M_st_p2acc_q_reg[7]/Q
                         net (fo=4, routed)           0.366     2.013    game/M_st_p2acc_q[7]
    SLICE_X54Y59         LUT5 (Prop_lut5_I4_O)        0.045     2.058 r  game/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.569     2.627    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.860 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.860    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.416ns (60.039%)  route 0.942ns (39.961%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.562     1.506    game/clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  game/M_st_p2acc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/M_st_p2acc_q_reg[6]/Q
                         net (fo=4, routed)           0.388     2.035    game/M_st_p2acc_q[6]
    SLICE_X55Y57         LUT5 (Prop_lut5_I4_O)        0.045     2.080 r  game/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.554     2.634    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.864 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.864    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2curr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.495ns (63.130%)  route 0.873ns (36.870%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.562     1.506    game/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  game/M_st_p2curr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/M_st_p2curr_q_reg[1]/Q
                         net (fo=2, routed)           0.222     1.869    game/M_st_p2curr_q[1]
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.042     1.911 r  game/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.651     2.562    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.312     3.874 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.874    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.421ns (59.396%)  route 0.971ns (40.604%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.562     1.506    game/clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  game/M_st_p2acc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/M_st_p2acc_q_reg[4]/Q
                         net (fo=4, routed)           0.434     2.081    game/M_st_p2acc_q[4]
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.045     2.126 r  game/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.537     2.663    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.897 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.897    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.517ns (61.425%)  route 0.952ns (38.575%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.562     1.506    game/clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  game/M_st_p2curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.148     1.654 r  game/M_st_p2curr_q_reg[7]/Q
                         net (fo=2, routed)           0.270     1.924    game/M_st_p2curr_q[7]
    SLICE_X52Y58         LUT5 (Prop_lut5_I4_O)        0.101     2.025 r  game/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.682     2.707    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.268     3.975 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.975    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           230 Endpoints
Min Delay           230 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/FSM_sequential_M_game_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.718ns  (logic 1.489ns (22.163%)  route 5.229ns (77.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         5.229     6.718    game/io_button_IBUF[1]
    SLICE_X52Y59         FDRE                                         r  game/FSM_sequential_M_game_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.440     4.844    game/clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  game/FSM_sequential_M_game_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/FSM_sequential_M_game_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.718ns  (logic 1.489ns (22.163%)  route 5.229ns (77.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         5.229     6.718    game/io_button_IBUF[1]
    SLICE_X52Y59         FDRE                                         r  game/FSM_sequential_M_game_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.440     4.844    game/clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  game/FSM_sequential_M_game_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_currdice_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.718ns  (logic 1.489ns (22.163%)  route 5.229ns (77.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         5.229     6.718    game/io_button_IBUF[1]
    SLICE_X53Y59         FDRE                                         r  game/M_st_currdice_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.440     4.844    game/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  game/M_st_currdice_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_win_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.718ns  (logic 1.489ns (22.163%)  route 5.229ns (77.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         5.229     6.718    game/io_button_IBUF[1]
    SLICE_X53Y59         FDRE                                         r  game/M_st_win_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.440     4.844    game/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  game/M_st_win_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p1curr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.476ns  (logic 1.489ns (22.992%)  route 4.987ns (77.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         4.987     6.476    game/io_button_IBUF[1]
    SLICE_X51Y60         FDRE                                         r  game/M_st_p1curr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.440     4.844    game/clk_IBUF_BUFG
    SLICE_X51Y60         FDRE                                         r  game/M_st_p1curr_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p1curr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.476ns  (logic 1.489ns (22.992%)  route 4.987ns (77.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         4.987     6.476    game/io_button_IBUF[1]
    SLICE_X50Y60         FDRE                                         r  game/M_st_p1curr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.440     4.844    game/clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  game/M_st_p1curr_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p1curr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.476ns  (logic 1.489ns (22.992%)  route 4.987ns (77.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         4.987     6.476    game/io_button_IBUF[1]
    SLICE_X50Y60         FDRE                                         r  game/M_st_p1curr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.440     4.844    game/clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  game/M_st_p1curr_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p1curr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.476ns  (logic 1.489ns (22.992%)  route 4.987ns (77.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         4.987     6.476    game/io_button_IBUF[1]
    SLICE_X50Y60         FDRE                                         r  game/M_st_p1curr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.440     4.844    game/clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  game/M_st_p1curr_q_reg[5]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p1acc_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.424ns  (logic 1.489ns (23.177%)  route 4.935ns (76.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         4.935     6.424    game/io_button_IBUF[1]
    SLICE_X50Y59         FDRE                                         r  game/M_st_p1acc_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.440     4.844    game/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  game/M_st_p1acc_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p1acc_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.424ns  (logic 1.489ns (23.177%)  route 4.935ns (76.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         4.935     6.424    game/io_button_IBUF[1]
    SLICE_X50Y59         FDRE                                         r  game/M_st_p1acc_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.440     4.844    game/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  game/M_st_p1acc_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            game/p1hold/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.260ns (32.769%)  route 0.533ns (67.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.533     0.793    game/p1hold/sync/io_button_IBUF[0]
    SLICE_X58Y77         FDRE                                         r  game/p1hold/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.849     2.038    game/p1hold/sync/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  game/p1hold/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            game/p2hold/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.268ns (27.920%)  route 0.693ns (72.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.693     0.961    game/p2hold/sync/io_button_IBUF[0]
    SLICE_X64Y69         FDRE                                         r  game/p2hold/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.853     2.043    game/p2hold/sync/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  game/p2hold/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.257ns (26.198%)  route 0.723ns (73.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         0.723     0.980    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X63Y72         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.850     2.040    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y72         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[16]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_y_q_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.257ns (26.198%)  route 0.723ns (73.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         0.723     0.980    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X63Y72         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.850     2.040    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y72         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[16]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_z_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.257ns (26.198%)  route 0.723ns (73.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         0.723     0.980    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X63Y72         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.850     2.040    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_z_q_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.257ns (26.198%)  route 0.723ns (73.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         0.723     0.980    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X63Y72         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.850     2.040    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y72         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[16]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_z_q_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.257ns (26.198%)  route 0.723ns (73.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         0.723     0.980    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X63Y72         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.850     2.040    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y72         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[27]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_z_q_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.257ns (26.198%)  route 0.723ns (73.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         0.723     0.980    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X63Y72         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.850     2.040    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y72         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[8]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.257ns (25.672%)  route 0.743ns (74.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         0.743     1.000    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X65Y71         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.851     2.041    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X65Y71         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[22]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_y_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.257ns (25.672%)  route 0.743ns (74.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=195, routed)         0.743     1.000    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X65Y71         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.851     2.041    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[22]/C





