{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 23:44:01 2009 " "Info: Processing started: Wed Oct 28 23:44:01 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lookup_mult -c lookup_mult " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lookup_mult -c lookup_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lookup.v(82) " "Warning (10273): Verilog HDL warning at lookup.v(82): extended using \"x\" or \"z\"" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lookup.v(60) " "Warning (10268): Verilog HDL information at lookup.v(60): Always Construct contains both blocking and non-blocking assignments" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/lookup.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/lookup.v" { { "Info" "ISGN_ENTITY_NAME" "1 lookup " "Info: Found entity 1: lookup" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "clk lookup_mult.v(100) " "Warning (10236): Verilog HDL Implicit Net warning at lookup_mult.v(100): created implicit net for \"clk\"" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/lookup_mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/lookup_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 lookup_mult " "Info: Found entity 1: lookup_mult" {  } { { "RTL/lookup_mult.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "lookup_mult " "Info: Elaborating entity \"lookup_mult\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookup lookup:LOOK_UP_U0 " "Info: Elaborating entity \"lookup\" for hierarchy \"lookup:LOOK_UP_U0\"" {  } { { "RTL/lookup_mult.v" "LOOK_UP_U0" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lookup.v(82) " "Warning (10230): Verilog HDL assignment warning at lookup.v(82): truncated value with size 32 to match size of target (4)" {  } { { "RTL/lookup.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outa LOOK_UP_U3 " "Error: Port \"outa\" does not exist in macrofunction \"LOOK_UP_U3\"" {  } { { "RTL/lookup_mult.v" "LOOK_UP_U3" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 132 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outa LOOK_UP_U2 " "Error: Port \"outa\" does not exist in macrofunction \"LOOK_UP_U2\"" {  } { { "RTL/lookup_mult.v" "LOOK_UP_U2" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 123 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outa LOOK_UP_U1 " "Error: Port \"outa\" does not exist in macrofunction \"LOOK_UP_U1\"" {  } { { "RTL/lookup_mult.v" "LOOK_UP_U1" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 114 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outa LOOK_UP_U0 " "Error: Port \"outa\" does not exist in macrofunction \"LOOK_UP_U0\"" {  } { { "RTL/lookup_mult.v" "LOOK_UP_U0" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/RTL/lookup_mult.v" 105 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/lookup_mult.map.smsg " "Info: Generated suppressed messages file D:/Projecct/FPGA/EP2C5T144_V1.0/Project/lookup_mult/lookup_mult.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Allocated 136 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 28 23:44:02 2009 " "Error: Processing ended: Wed Oct 28 23:44:02 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
