#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Oct 18 21:11:16 2017
# Process ID: 16083
# Current directory: /home/mihir/PRLab
# Command line: vivado
# Log file: /home/mihir/PRLab/vivado.log
# Journal file: /home/mihir/PRLab/vivado.jou
#-----------------------------------------------------------
start_gui
cd /home/mihir/PRLab
create_project Matrix /home/mihir/PRLab/Matrix -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
create_bd_design "matrix_design"
set_property  ip_repo_paths  /home/mihir/PRLab/Sources/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix:1.0 matrix_0
endgroup
set_property location {1.5 531 39} [get_bd_cells matrix_0]
set_property location {1 59 -53} [get_bd_cells processing_system7_0]
set_property location {672 -129} [get_bd_intf_ports DDR]
set_property location {674 -111} [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
set_property location {2 484 180} [get_bd_cells blk_mem_gen_0]
set_property location {2.5 670 242} [get_bd_cells matrix_0]
set_property location {3 590 66} [get_bd_cells blk_mem_gen_0]
set_property location {1.5 513 -93} [get_bd_cells axi_bram_ctrl_0]
set_property location {0.5 -214 84} [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells blk_mem_gen_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins matrix_0/S00_AXI]
save_bd_design
validate_bd_design
set_property synth_checkpoint_mode None [get_files  /home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/matrix_design.bd]
generate_target all [get_files  /home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/matrix_design.bd]
export_ip_user_files -of_objects [get_files /home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/matrix_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/matrix_design.bd] -directory /home/mihir/PRLab/Matrix/Matrix.ip_user_files/sim_scripts -ip_user_files_dir /home/mihir/PRLab/Matrix/Matrix.ip_user_files -ipstatic_source_dir /home/mihir/PRLab/Matrix/Matrix.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/mihir/PRLab/Matrix/Matrix.cache/compile_simlib/modelsim} {questa=/home/mihir/PRLab/Matrix/Matrix.cache/compile_simlib/questa} {ies=/home/mihir/PRLab/Matrix/Matrix.cache/compile_simlib/ies} {vcs=/home/mihir/PRLab/Matrix/Matrix.cache/compile_simlib/vcs} {riviera=/home/mihir/PRLab/Matrix/Matrix.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/matrix_design.bd] -top
add_files -norecurse /home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
close+project
close_project
pwd
ls
source synth_reconfig_modules.tcl
source synth_reconfig_modules.tcl
