;redcode
;assert 1
	SPL 0, <74
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-742
	ADD 757, <120
	JMZ 0, 0
	JMZ 0, 0
	DJN -1, @-20
	SPL 0, 2
	DJN 300, 90
	DJN 300, 90
	DJN -1, @20
	JMZ @30, 9
	SUB #0, -74
	SPL 0, <-742
	SUB @127, 106
	SPL <121, 103
	SPL <121, 103
	DAT #0, #2
	SUB @127, 106
	SUB @0, -434
	SPL <127, 106
	DAT #121, #103
	SLT 0, 0
	SUB 20, @12
	SUB @127, 106
	SUB @127, 106
	CMP @121, 106
	CMP @121, 106
	DJN @30, 9
	MOV @-127, 100
	SUB @-127, 0
	SUB 0, 2
	ADD 0, 0
	SUB 207, <-120
	SUB 207, <-120
	ADD @-127, 0
	ADD 207, @-126
	SUB -207, <-126
	SUB 72, @200
	SUB 207, <-120
	JMZ @30, 9
	CMP 207, <-120
	SUB @-127, 0
	MOV -203, <-320
	MOV -7, <-20
	MOV -1, <-20
	CMP 207, <-120
	CMP -207, <-126
