Fitter report for practica4
Wed May 20 09:00:19 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6gf1:auto_generated|ALTSYNCRAM
 30. |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_a_module:mi_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5gf1:auto_generated|ALTSYNCRAM
 31. |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|mi_nios_cpu_ociram_sp_ram_module:mi_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_om71:auto_generated|ALTSYNCRAM
 32. |practica4|mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom|altsyncram_sp31:auto_generated|ALTSYNCRAM
 33. Routing Usage Summary
 34. LAB Logic Elements
 35. LAB-wide Signals
 36. LAB Signals Sourced
 37. LAB Signals Sourced Out
 38. LAB Distinct Inputs
 39. I/O Rules Summary
 40. I/O Rules Details
 41. I/O Rules Matrix
 42. Fitter Device Options
 43. Operating Settings and Conditions
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Wed May 20 09:00:18 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; practica4                                  ;
; Top-level Entity Name              ; practica4                                  ;
; Family                             ; MAX 10                                     ;
; Device                             ; 10M08DAF484C8GES                           ;
; Timing Models                      ; Preliminary                                ;
; Total logic elements               ; 3,166 / 8,064 ( 39 % )                     ;
;     Total combinational functions  ; 2,647 / 8,064 ( 33 % )                     ;
;     Dedicated logic registers      ; 2,149 / 8,064 ( 27 % )                     ;
; Total registers                    ; 2217                                       ;
; Total pins                         ; 109 / 250 ( 44 % )                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 19,456 / 387,072 ( 5 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                             ;
; Total PLLs                         ; 1 / 2 ( 50 % )                             ;
; UFM blocks                         ; 0 / 1 ( 0 % )                              ;
; ADC blocks                         ; 0 / 1 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M08DAF484C8GES                      ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.8%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------+
; I/O Assignment Warnings               ;
+--------------+------------------------+
; Pin Name     ; Reason                 ;
+--------------+------------------------+
; LED[0]       ; Missing drive strength ;
; LED[1]       ; Missing drive strength ;
; LED[2]       ; Missing drive strength ;
; LED[3]       ; Missing drive strength ;
; LED[4]       ; Missing drive strength ;
; LED[5]       ; Missing drive strength ;
; LED[6]       ; Missing drive strength ;
; LED[7]       ; Missing drive strength ;
; SFLASH_DCLK  ; Missing drive strength ;
; SFLASH_ASDI  ; Missing drive strength ;
; SFLASH_CSn   ; Missing drive strength ;
; SDRAM_A[0]   ; Missing drive strength ;
; SDRAM_A[1]   ; Missing drive strength ;
; SDRAM_A[2]   ; Missing drive strength ;
; SDRAM_A[3]   ; Missing drive strength ;
; SDRAM_A[4]   ; Missing drive strength ;
; SDRAM_A[5]   ; Missing drive strength ;
; SDRAM_A[6]   ; Missing drive strength ;
; SDRAM_A[7]   ; Missing drive strength ;
; SDRAM_A[8]   ; Missing drive strength ;
; SDRAM_A[9]   ; Missing drive strength ;
; SDRAM_A[10]  ; Missing drive strength ;
; SDRAM_A[11]  ; Missing drive strength ;
; SDRAM_A[12]  ; Missing drive strength ;
; SDRAM_BA[0]  ; Missing drive strength ;
; SDRAM_BA[1]  ; Missing drive strength ;
; SDRAM_CASn   ; Missing drive strength ;
; SDRAM_CKE    ; Missing drive strength ;
; SDRAM_CLK    ; Missing drive strength ;
; SDRAM_CSn    ; Missing drive strength ;
; SDRAM_RASn   ; Missing drive strength ;
; SDRAM_WEn    ; Missing drive strength ;
; SDRAM_DQM[0] ; Missing drive strength ;
; SDRAM_DQM[1] ; Missing drive strength ;
; PMOD_A[0]    ; Missing drive strength ;
; PMOD_A[1]    ; Missing drive strength ;
; PMOD_A[2]    ; Missing drive strength ;
; PMOD_A[3]    ; Missing drive strength ;
; PMOD_B[0]    ; Missing drive strength ;
; PMOD_B[1]    ; Missing drive strength ;
; PMOD_B[2]    ; Missing drive strength ;
; PMOD_B[3]    ; Missing drive strength ;
; PMOD_C[0]    ; Missing drive strength ;
; PMOD_C[1]    ; Missing drive strength ;
; PMOD_C[2]    ; Missing drive strength ;
; PMOD_C[3]    ; Missing drive strength ;
; PMOD_D[0]    ; Missing drive strength ;
; PMOD_D[1]    ; Missing drive strength ;
; PMOD_D[2]    ; Missing drive strength ;
; PMOD_D[3]    ; Missing drive strength ;
; GPIO_0[0]    ; Missing drive strength ;
; GPIO_0[1]    ; Missing drive strength ;
; GPIO_0[2]    ; Missing drive strength ;
; GPIO_0[3]    ; Missing drive strength ;
; GPIO_0[4]    ; Missing drive strength ;
; GPIO_0[5]    ; Missing drive strength ;
; GPIO_0[6]    ; Missing drive strength ;
; GPIO_0[7]    ; Missing drive strength ;
; GPIO_0[8]    ; Missing drive strength ;
; GPIO_0[9]    ; Missing drive strength ;
; GPIO_0[10]   ; Missing drive strength ;
; GPIO_0[11]   ; Missing drive strength ;
; GPIO_0[12]   ; Missing drive strength ;
; GPIO_0[13]   ; Missing drive strength ;
; GPIO_0[14]   ; Missing drive strength ;
; GPIO_0[15]   ; Missing drive strength ;
; GPIO_0[16]   ; Missing drive strength ;
; GPIO_0[17]   ; Missing drive strength ;
; GPIO_0[18]   ; Missing drive strength ;
; GPIO_0[19]   ; Missing drive strength ;
; GPIO_0[20]   ; Missing drive strength ;
; GPIO_0[21]   ; Missing drive strength ;
; GPIO_0[22]   ; Missing drive strength ;
; GPIO_0[23]   ; Missing drive strength ;
; GPIO_0[24]   ; Missing drive strength ;
; GPIO_0[25]   ; Missing drive strength ;
; GPIO_0[26]   ; Missing drive strength ;
; GPIO_0[27]   ; Missing drive strength ;
; GPIO_0[28]   ; Missing drive strength ;
; GPIO_0[29]   ; Missing drive strength ;
; GPIO_0[30]   ; Missing drive strength ;
; GPIO_0[31]   ; Missing drive strength ;
; GPIO_0[32]   ; Missing drive strength ;
; GPIO_0[33]   ; Missing drive strength ;
; GPIO_0[34]   ; Missing drive strength ;
; GPIO_0[35]   ; Missing drive strength ;
; SDRAM_DQ[0]  ; Missing drive strength ;
; SDRAM_DQ[1]  ; Missing drive strength ;
; SDRAM_DQ[2]  ; Missing drive strength ;
; SDRAM_DQ[3]  ; Missing drive strength ;
; SDRAM_DQ[4]  ; Missing drive strength ;
; SDRAM_DQ[5]  ; Missing drive strength ;
; SDRAM_DQ[6]  ; Missing drive strength ;
; SDRAM_DQ[7]  ; Missing drive strength ;
; SDRAM_DQ[8]  ; Missing drive strength ;
; SDRAM_DQ[9]  ; Missing drive strength ;
; SDRAM_DQ[10] ; Missing drive strength ;
; SDRAM_DQ[11] ; Missing drive strength ;
; SDRAM_DQ[12] ; Missing drive strength ;
; SDRAM_DQ[13] ; Missing drive strength ;
; SDRAM_DQ[14] ; Missing drive strength ;
; SDRAM_DQ[15] ; Missing drive strength ;
+--------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                   ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_addr[0]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[0]~output                                                                                                                                                                               ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_addr[1]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[1]~output                                                                                                                                                                               ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_addr[2]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[2]~output                                                                                                                                                                               ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_addr[3]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[3]~output                                                                                                                                                                               ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_addr[4]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[4]~output                                                                                                                                                                               ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_addr[5]                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_addr[5]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[5]~output                                                                                                                                                                               ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_addr[6]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[6]~output                                                                                                                                                                               ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_addr[7]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[7]~output                                                                                                                                                                               ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_addr[8]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[8]~output                                                                                                                                                                               ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_addr[9]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[9]~output                                                                                                                                                                               ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_addr[10]                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[10]~output                                                                                                                                                                              ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_addr[11]                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_A[11]~output                                                                                                                                                                              ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_bank[0]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[0]~output                                                                                                                                                                              ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_bank[1]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[1]~output                                                                                                                                                                              ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[0]                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                            ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[0]                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_WEn~output                                                                                                                                                                                ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[0]                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[1]                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                            ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[1]                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CASn~output                                                                                                                                                                               ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[1]                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[2]                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                            ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[2]                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_RASn~output                                                                                                                                                                               ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[2]                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[3]                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CSn~output                                                                                                                                                                                ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[3]                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[0]                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[0]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                              ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[1]                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[1]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                              ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[2]                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[2]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                              ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[3]                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[3]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                              ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[4]                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[4]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                              ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[5]                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[5]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                              ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[6]                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[6]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                              ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[7]                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[7]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                              ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[8]                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[8]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                              ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[9]                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[9]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                              ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[10]                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[10]                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                             ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[11]                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[11]                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                             ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[12]                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[12]                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                             ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[13]                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[13]                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                             ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[14]                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[14]                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                             ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[15]                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[15]                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                             ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_dqm[0]                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[0]~output                                                                                                                                                                             ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_dqm[1]                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[1]~output                                                                                                                                                                             ; I                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe                                                      ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_1                                                                                                                                                  ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe                                                      ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                              ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe                                                      ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_1                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_2                                                                                                                                                  ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_1                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                              ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_1                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_2                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_3                                                                                                                                                  ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_2                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                              ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_2                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_3                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_4                                                                                                                                                  ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_3                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                              ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_3                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_4                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_5                                                                                                                                                  ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_4                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                              ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_4                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_5                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_6                                                                                                                                                  ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_5                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                              ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_5                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_6                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_7                                                                                                                                                  ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_6                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                              ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_6                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_7                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_8                                                                                                                                                  ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_7                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                              ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_7                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_8                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_9                                                                                                                                                  ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_8                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                              ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_8                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_9                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_10                                                                                                                                                 ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_9                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                              ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_9                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_10                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_11                                                                                                                                                 ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_10                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                             ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_10                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_11                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_12                                                                                                                                                 ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_11                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                             ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_11                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_12                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_13                                                                                                                                                 ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_12                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                             ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_12                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_13                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_14                                                                                                                                                 ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_13                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                             ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_13                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_14                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_15                                                                                                                                                 ; Q                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_14                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                             ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_14                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_15                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                             ; OE               ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_15                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                 ;                  ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[0]                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                                                               ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[1]                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                                                               ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[2]                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                                                               ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[3]                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                                                               ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[4]                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                                                               ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[5]                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                                                               ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[6]                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                                                               ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[7]                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                                                               ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[8]                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                                                               ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[9]                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                                                               ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[10]                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                                                              ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[11]                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                                                              ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[12]                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                                                              ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[13]                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                                                              ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[14]                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                                                              ; O                ;                       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[15]                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                                                              ; O                ;                       ;
+----------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                         ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; mi_nios_sdram  ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; mi_nios_sdram  ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5282 ) ; 0.00 % ( 0 / 5282 )        ; 0.00 % ( 0 / 5282 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5282 ) ; 0.00 % ( 0 / 5282 )        ; 0.00 % ( 0 / 5282 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5042 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 229 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 11 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/FPGAs/practica4/output_files/practica4.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 3,166 / 8,064 ( 39 % )    ;
;     -- Combinational with no register       ; 1017                      ;
;     -- Register only                        ; 519                       ;
;     -- Combinational with a register        ; 1630                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1349                      ;
;     -- 3 input functions                    ; 791                       ;
;     -- <=2 input functions                  ; 507                       ;
;     -- Register only                        ; 519                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 2482                      ;
;     -- arithmetic mode                      ; 165                       ;
;                                             ;                           ;
; Total registers*                            ; 2,217 / 9,287 ( 24 % )    ;
;     -- Dedicated logic registers            ; 2,149 / 8,064 ( 27 % )    ;
;     -- I/O registers                        ; 68 / 1,223 ( 6 % )        ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 262 / 504 ( 52 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 109 / 250 ( 44 % )        ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )            ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )           ;
;                                             ;                           ;
; Global signals                              ; 8                         ;
; M9Ks                                        ; 6 / 42 ( 14 % )           ;
; UFM blocks                                  ; 0 / 1 ( 0 % )             ;
; ADC blocks                                  ; 0 / 1 ( 0 % )             ;
; Total block memory bits                     ; 19,456 / 387,072 ( 5 % )  ;
; Total block memory implementation bits      ; 55,296 / 387,072 ( 14 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global clocks                               ; 8 / 10 ( 80 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Remote update blocks                        ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 8.5% / 7.6% / 9.7%        ;
; Peak interconnect usage (total/H/V)         ; 14.8% / 13.5% / 16.7%     ;
; Maximum fan-out                             ; 1525                      ;
; Highest non-global fan-out                  ; 80                        ;
; Total fan-out                               ; 17370                     ;
; Average fan-out                             ; 3.05                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                               ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+
; Statistic                                    ; Top                  ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                ; Low                            ;
;                                              ;                      ;                    ;                                ;
; Total logic elements                         ; 3004 / 8064 ( 37 % ) ; 162 / 8064 ( 2 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register        ; 938                  ; 79                 ; 0                              ;
;     -- Register only                         ; 503                  ; 16                 ; 0                              ;
;     -- Combinational with a register         ; 1563                 ; 67                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                    ;                                ;
;     -- 4 input functions                     ; 1280                 ; 69                 ; 0                              ;
;     -- 3 input functions                     ; 757                  ; 34                 ; 0                              ;
;     -- <=2 input functions                   ; 464                  ; 43                 ; 0                              ;
;     -- Register only                         ; 503                  ; 16                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Logic elements by mode                       ;                      ;                    ;                                ;
;     -- normal mode                           ; 2344                 ; 138                ; 0                              ;
;     -- arithmetic mode                       ; 157                  ; 8                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Total registers                              ; 2134                 ; 83                 ; 0                              ;
;     -- Dedicated logic registers             ; 2066 / 8064 ( 26 % ) ; 83 / 8064 ( 1 % )  ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                         ; 136                  ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Total LABs:  partially or completely used    ; 249 / 504 ( 49 % )   ; 17 / 504 ( 3 % )   ; 0 / 504 ( 0 % )                ;
;                                              ;                      ;                    ;                                ;
; Virtual pins                                 ; 0                    ; 0                  ; 0                              ;
; I/O pins                                     ; 109                  ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )     ; 0 / 48 ( 0 % )                 ;
; Total memory bits                            ; 19456                ; 0                  ; 0                              ;
; Total RAM block bits                         ; 55296                ; 0                  ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )      ; 1 / 2 ( 50 % )                 ;
; M9K                                          ; 6 / 42 ( 14 % )      ; 0 / 42 ( 0 % )     ; 0 / 42 ( 0 % )                 ;
; Clock control block                          ; 6 / 12 ( 50 % )      ; 0 / 12 ( 0 % )     ; 2 / 12 ( 16 % )                ;
; User Flash Memory                            ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; Double Data Rate I/O output circuitry        ; 36 / 252 ( 14 % )    ; 0 / 252 ( 0 % )    ; 0 / 252 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 252 ( 6 % )     ; 0 / 252 ( 0 % )    ; 0 / 252 ( 0 % )                ;
; Analog-to-Digital Converter                  ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
;                                              ;                      ;                    ;                                ;
; Connections                                  ;                      ;                    ;                                ;
;     -- Input Connections                     ; 1858                 ; 121                ; 1                              ;
;     -- Registered Input Connections          ; 1648                 ; 91                 ; 0                              ;
;     -- Output Connections                    ; 285                  ; 169                ; 1526                           ;
;     -- Registered Output Connections         ; 4                    ; 168                ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Internal Connections                         ;                      ;                    ;                                ;
;     -- Total Connections                     ; 16753                ; 925                ; 1534                           ;
;     -- Registered Connections                ; 7748                 ; 650                ; 0                              ;
;                                              ;                      ;                    ;                                ;
; External Connections                         ;                      ;                    ;                                ;
;     -- Top                                   ; 328                  ; 288                ; 1527                           ;
;     -- sld_hub:auto_hub                      ; 288                  ; 2                  ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 1527                 ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Partition Interface                          ;                      ;                    ;                                ;
;     -- Input Ports                           ; 58                   ; 61                 ; 1                              ;
;     -- Output Ports                          ; 41                   ; 79                 ; 2                              ;
;     -- Bidir Ports                           ; 68                   ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Registered Ports                             ;                      ;                    ;                                ;
;     -- Registered Input Ports                ; 0                    ; 3                  ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 39                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Port Connectivity                            ;                      ;                    ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 2                  ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 29                 ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 46                 ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 51                 ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 59                 ; 0                              ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK_50      ; N14   ; 6        ; 31           ; 9            ; 21           ; 533                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SFLASH_DATA ; P10   ; 3        ; 11           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[0]       ; M1    ; 2        ; 0            ; 5            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[1]       ; R1    ; 2        ; 0            ; 2            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[2]       ; V5    ; 3        ; 3            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[3]       ; AB5   ; 3        ; 13           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; USER_CLK    ; N15   ; 6        ; 31           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0]       ; M2    ; 2        ; 0            ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]       ; N1    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]       ; R2    ; 2        ; 0            ; 2            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]       ; T1    ; 2        ; 0            ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4]       ; V4    ; 3        ; 3            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5]       ; T6    ; 2        ; 0            ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6]       ; AB4   ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7]       ; AA5   ; 3        ; 13           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[0]   ; T20   ; 5        ; 31           ; 3            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[10]  ; U21   ; 5        ; 31           ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[11]  ; P19   ; 5        ; 31           ; 6            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[12]  ; N20   ; 6        ; 31           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[1]   ; T19   ; 5        ; 31           ; 3            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[2]   ; T18   ; 5        ; 31           ; 3            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[3]   ; AA21  ; 5        ; 31           ; 1            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[4]   ; AA22  ; 5        ; 31           ; 1            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[5]   ; U22   ; 5        ; 31           ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[6]   ; T22   ; 5        ; 31           ; 2            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[7]   ; R22   ; 5        ; 31           ; 4            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[8]   ; P20   ; 5        ; 31           ; 6            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_A[9]   ; P22   ; 5        ; 31           ; 4            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]  ; R20   ; 5        ; 31           ; 3            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]  ; T21   ; 5        ; 31           ; 2            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CASn   ; N21   ; 5        ; 31           ; 7            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CKE    ; N22   ; 5        ; 31           ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CLK    ; M22   ; 5        ; 31           ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CSn    ; P21   ; 5        ; 31           ; 5            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[0] ; L20   ; 6        ; 31           ; 19           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[1] ; L22   ; 5        ; 31           ; 7            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_RASn   ; M20   ; 6        ; 31           ; 14           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_WEn    ; M21   ; 5        ; 31           ; 7            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SFLASH_ASDI  ; R11   ; 3        ; 17           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SFLASH_CSn   ; R10   ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SFLASH_DCLK  ; P11   ; 3        ; 17           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+----------------------+-------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Output Enable Source ; Output Enable Group                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+----------------------+-------------------------------------------------+
; GPIO_0[0]    ; B2    ; 8        ; 3            ; 10           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[10]   ; B7    ; 8        ; 15           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[11]   ; A6    ; 8        ; 15           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[12]   ; A7    ; 7        ; 22           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[13]   ; A8    ; 7        ; 22           ; 25           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[14]   ; A9    ; 7        ; 19           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[15]   ; B8    ; 7        ; 19           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[16]   ; B10   ; 7        ; 19           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[17]   ; C9    ; 7        ; 19           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[18]   ; H12   ; 7        ; 22           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[19]   ; J11   ; 7        ; 22           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[1]    ; B1    ; 8        ; 1            ; 10           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[20]   ; E12   ; 7        ; 24           ; 25           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[21]   ; D13   ; 7        ; 22           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[22]   ; D14   ; 7        ; 24           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[23]   ; E13   ; 7        ; 24           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[24]   ; A14   ; 7        ; 24           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[25]   ; B14   ; 7        ; 24           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[26]   ; C14   ; 7        ; 27           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[27]   ; C13   ; 7        ; 27           ; 25           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[28]   ; H14   ; 7        ; 29           ; 25           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[29]   ; J13   ; 7        ; 27           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[2]    ; C3    ; 8        ; 1            ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[30]   ; D17   ; 7        ; 29           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[31]   ; C17   ; 7        ; 29           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[32]   ; E16   ; 7        ; 29           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[33]   ; E15   ; 7        ; 29           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[34]   ; K14   ; 6        ; 31           ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[35]   ; K15   ; 6        ; 31           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[3]    ; A2    ; 8        ; 11           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[4]    ; B3    ; 8        ; 11           ; 25           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[5]    ; A3    ; 8        ; 11           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[6]    ; B4    ; 8        ; 6            ; 10           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[7]    ; A4    ; 8        ; 13           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[8]    ; B5    ; 8        ; 6            ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; GPIO_0[9]    ; A5    ; 8        ; 15           ; 25           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_A[0]    ; C20   ; 6        ; 31           ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_A[1]    ; D19   ; 6        ; 31           ; 21           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_A[2]    ; D18   ; 6        ; 31           ; 22           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_A[3]    ; E18   ; 6        ; 31           ; 22           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_B[0]    ; E19   ; 6        ; 31           ; 20           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_B[1]    ; F18   ; 6        ; 31           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_B[2]    ; F20   ; 6        ; 31           ; 15           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_B[3]    ; G19   ; 6        ; 31           ; 12           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_C[0]    ; U18   ; 5        ; 31           ; 1            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_C[1]    ; U17   ; 5        ; 31           ; 1            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_C[2]    ; R18   ; 5        ; 31           ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_C[3]    ; P18   ; 5        ; 31           ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_D[0]    ; R14   ; 5        ; 31           ; 2            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_D[1]    ; R15   ; 5        ; 31           ; 2            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_D[2]    ; P15   ; 5        ; 31           ; 5            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; PMOD_D[3]    ; P14   ; 5        ; 31           ; 5            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; -                                               ;
; SDRAM_DQ[0]  ; C22   ; 6        ; 31           ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe               ;
; SDRAM_DQ[10] ; H21   ; 6        ; 31           ; 9            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_10 ;
; SDRAM_DQ[11] ; G20   ; 6        ; 31           ; 12           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_11 ;
; SDRAM_DQ[12] ; F21   ; 6        ; 31           ; 15           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_12 ;
; SDRAM_DQ[13] ; E21   ; 6        ; 31           ; 13           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_13 ;
; SDRAM_DQ[14] ; D21   ; 6        ; 31           ; 17           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_14 ;
; SDRAM_DQ[15] ; C21   ; 6        ; 31           ; 17           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_15 ;
; SDRAM_DQ[1]  ; D22   ; 6        ; 31           ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_1  ;
; SDRAM_DQ[2]  ; E22   ; 6        ; 31           ; 13           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_2  ;
; SDRAM_DQ[3]  ; F22   ; 6        ; 31           ; 12           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_3  ;
; SDRAM_DQ[4]  ; G22   ; 6        ; 31           ; 12           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_4  ;
; SDRAM_DQ[5]  ; H22   ; 6        ; 31           ; 9            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_5  ;
; SDRAM_DQ[6]  ; J22   ; 6        ; 31           ; 11           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_6  ;
; SDRAM_DQ[7]  ; K22   ; 6        ; 31           ; 11           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_7  ;
; SDRAM_DQ[8]  ; K21   ; 6        ; 31           ; 11           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_8  ;
; SDRAM_DQ[9]  ; J21   ; 6        ; 31           ; 11           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_9  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+----------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_BOOT_SEL~   ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; B3       ; DIFFIO_RX_T20p, DIFFOUT_T20p, Low_Speed            ; Use as regular IO              ; GPIO_0[4]           ; Dual Purpose Pin ;
; B4       ; DIFFIO_RX_T20n, DIFFOUT_T20n, Low_Speed            ; Use as regular IO              ; GPIO_0[6]           ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )    ; 2.5V          ; --           ;
; 1B       ; 4 / 20 ( 20 % )   ; 2.5V          ; --           ;
; 2        ; 7 / 24 ( 29 % )   ; 3.3V          ; --           ;
; 3        ; 9 / 36 ( 25 % )   ; 3.3V          ; --           ;
; 4        ; 0 / 24 ( 0 % )    ; 2.5V          ; --           ;
; 5        ; 28 / 28 ( 100 % ) ; 3.3V          ; --           ;
; 6        ; 31 / 42 ( 74 % )  ; 3.3V          ; --           ;
; 7        ; 22 / 24 ( 92 % )  ; 3.3V          ; --           ;
; 8        ; 16 / 36 ( 44 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                  ;
+----------+------------+----------+-------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                      ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ; 233        ; 8        ; GPIO_0[3]                           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 235        ; 8        ; GPIO_0[5]                           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 227        ; 8        ; GPIO_0[7]                           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 225        ; 8        ; GPIO_0[9]                           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 223        ; 8        ; GPIO_0[11]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 209        ; 7        ; GPIO_0[12]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 7        ; GPIO_0[13]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 213        ; 7        ; GPIO_0[14]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A11      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A14      ; 201        ; 7        ; GPIO_0[24]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A21      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 81         ; 3        ; LED[7]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA6      ; 80         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA12     ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA13     ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 109        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA18     ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA19     ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA20     ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 121        ; 5        ; SDRAM_A[3]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA22     ; 123        ; 5        ; SDRAM_A[4]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB3      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB4      ; 79         ; 3        ; LED[6]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB5      ; 83         ; 3        ; SW[3]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 87         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB11     ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB13     ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB14     ; 103        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 113        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB21     ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 247        ; 8        ; GPIO_0[1]                           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B2       ; 245        ; 8        ; GPIO_0[0]                           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B3       ; 236        ; 8        ; GPIO_0[4]                           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 238        ; 8        ; GPIO_0[6]                           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 237        ; 8        ; GPIO_0[8]                           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B7       ; 221        ; 8        ; GPIO_0[10]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 215        ; 7        ; GPIO_0[15]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 212        ; 7        ; GPIO_0[16]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 203        ; 7        ; GPIO_0[25]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B19      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 251        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 249        ; 8        ; GPIO_0[2]                           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 229        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 217        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 214        ; 7        ; GPIO_0[17]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C11      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 202        ; 7        ; GPIO_0[27]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 200        ; 7        ; GPIO_0[26]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 195        ; 7        ; GPIO_0[31]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C20      ; 185        ; 6        ; PMOD_A[0]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C21      ; 175        ; 6        ; SDRAM_DQ[15]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C22      ; 171        ; 6        ; SDRAM_DQ[0]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 23         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 19         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 17         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 243        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 248        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D12      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D13      ; 207        ; 7        ; GPIO_0[21]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 204        ; 7        ; GPIO_0[22]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D16      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D17      ; 193        ; 7        ; GPIO_0[30]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 189        ; 6        ; PMOD_A[2]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D19      ; 187        ; 6        ; PMOD_A[1]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D20      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D21      ; 173        ; 6        ; SDRAM_DQ[14]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D22      ; 169        ; 6        ; SDRAM_DQ[1]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 240        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 230        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 205        ; 7        ; GPIO_0[20]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ; 206        ; 7        ; GPIO_0[23]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E14      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E15      ; 194        ; 7        ; GPIO_0[33]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 192        ; 7        ; GPIO_0[32]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 191        ; 6        ; PMOD_A[3]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E19      ; 180        ; 6        ; PMOD_B[0]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E20      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 163        ; 6        ; SDRAM_DQ[13]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E22      ; 161        ; 6        ; SDRAM_DQ[2]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F15      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F16      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F18      ; 182        ; 6        ; PMOD_B[1]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F19      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 170        ; 6        ; PMOD_B[2]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F21      ; 168        ; 6        ; SDRAM_DQ[12]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F22      ; 159        ; 6        ; SDRAM_DQ[3]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 22         ; 1B       ; altera_reserved_tck                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G9       ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 190        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G19      ; 158        ; 6        ; PMOD_B[3]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G20      ; 156        ; 6        ; SDRAM_DQ[11]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G21      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G22      ; 157        ; 6        ; SDRAM_DQ[4]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 20         ; 1B       ; altera_reserved_tms                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 232        ; 8        ; ~ALTERA_BOOT_SEL~ / RESERVED_INPUT  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 222        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 208        ; 7        ; GPIO_0[18]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 196        ; 7        ; GPIO_0[28]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H15      ;            ; --       ; VCCA2                               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H17      ; 188        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H19      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 151        ; 6        ; SDRAM_DQ[10]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 149        ; 6        ; SDRAM_DQ[5]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 210        ; 7        ; GPIO_0[19]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J12      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ; 198        ; 7        ; GPIO_0[29]                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J14      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J18      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J21      ; 155        ; 6        ; SDRAM_DQ[9]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 153        ; 6        ; SDRAM_DQ[6]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 25         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; --       ; VCCIO1A                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 16         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 184        ; 6        ; GPIO_0[34]                          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K15      ; 186        ; 6        ; GPIO_0[35]                          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ;            ; 6        ; VCCIO6                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 154        ; 6        ; SDRAM_DQ[8]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K22      ; 152        ; 6        ; SDRAM_DQ[7]                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 27         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 24         ; 1B       ; altera_reserved_tdi                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; --       ; VCCIO1A                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; --       ; VCCIO1B                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 179        ; 6        ; SDRAM_DQM[0]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L21      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L22      ; 146        ; 5        ; SDRAM_DQM[1]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 47         ; 2        ; SW[0]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 45         ; 2        ; LED[0]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ; 26         ; 1B       ; altera_reserved_tdo                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; --       ; VCCIO1B                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M18      ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M20      ; 165        ; 6        ; SDRAM_RASn                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 144        ; 5        ; SDRAM_WEn                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 147        ; 5        ; SDRAM_CLK                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 55         ; 2        ; LED[1]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N8       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 148        ; 6        ; CLK_50                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 150        ; 6        ; USER_CLK                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ;            ; 5        ; VCCIO5                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N18      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 166        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 167        ; 6        ; SDRAM_A[12]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N21      ; 145        ; 5        ; SDRAM_CASn                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 139        ; 5        ; SDRAM_CKE                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P10      ; 78         ; 3        ; SFLASH_DATA                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P11      ; 90         ; 3        ; SFLASH_DCLK                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ; 102        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 138        ; 5        ; PMOD_D[3]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P15      ; 136        ; 5        ; PMOD_D[2]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ;            ; 5        ; VCCIO5                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P18      ; 142        ; 5        ; PMOD_C[3]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P19      ; 141        ; 5        ; SDRAM_A[11]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P20      ; 143        ; 5        ; SDRAM_A[8]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P21      ; 137        ; 5        ; SDRAM_CSn                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P22      ; 135        ; 5        ; SDRAM_A[9]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 57         ; 2        ; SW[1]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 59         ; 2        ; LED[2]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R7       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R8       ;            ; --       ; VCCA1                               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ; 76         ; 3        ; SFLASH_CSn                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 88         ; 3        ; SFLASH_ASDI                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 126        ; 5        ; PMOD_D[0]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R15      ; 124        ; 5        ; PMOD_D[1]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R16      ;            ; 5        ; VCCIO5                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R18      ; 140        ; 5        ; PMOD_C[2]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R19      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ; 131        ; 5        ; SDRAM_BA[0]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 133        ; 5        ; SDRAM_A[7]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 49         ; 2        ; LED[3]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T4       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 58         ; 2        ; LED[5]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T7       ;            ;          ; VCCD_PLL1                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T18      ; 130        ; 5        ; SDRAM_A[2]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ; 128        ; 5        ; SDRAM_A[1]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T20      ; 129        ; 5        ; SDRAM_A[0]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T21      ; 125        ; 5        ; SDRAM_BA[1]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 127        ; 5        ; SDRAM_A[6]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U17      ; 122        ; 5        ; PMOD_C[1]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U18      ; 120        ; 5        ; PMOD_C[0]                           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U19      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U21      ; 132        ; 5        ; SDRAM_A[10]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 134        ; 5        ; SDRAM_A[5]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 61         ; 3        ; LED[4]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V5       ; 63         ; 3        ; SW[2]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V8       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V9       ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V16      ; 114        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 118        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V22      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W1       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W2       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W3       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W17      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W22      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y1       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 104        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y22      ;            ;          ; NC                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------+
; PLL Summary                                                                                 ;
+-------------------------------+-------------------------------------------------------------+
; Name                          ; mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1|pll7 ;
+-------------------------------+-------------------------------------------------------------+
; SDC pin name                  ; u0|pll|sd1|pll7                                             ;
; PLL mode                      ; Normal                                                      ;
; Compensate clock              ; clock0                                                      ;
; Compensated input/output pins ; --                                                          ;
; Switchover type               ; --                                                          ;
; Input frequency 0             ; 50.0 MHz                                                    ;
; Input frequency 1             ; --                                                          ;
; Nominal PFD frequency         ; 50.0 MHz                                                    ;
; Nominal VCO frequency         ; 400.0 MHz                                                   ;
; VCO post scale K counter      ; 2                                                           ;
; VCO frequency control         ; Auto                                                        ;
; VCO phase shift step          ; 312 ps                                                      ;
; VCO multiply                  ; --                                                          ;
; VCO divide                    ; --                                                          ;
; Freq min lock                 ; 37.5 MHz                                                    ;
; Freq max lock                 ; 81.27 MHz                                                   ;
; M VCO Tap                     ; 2                                                           ;
; M Initial                     ; 2                                                           ;
; M value                       ; 8                                                           ;
; N value                       ; 1                                                           ;
; Charge pump current           ; setting 1                                                   ;
; Loop filter resistance        ; setting 27                                                  ;
; Loop filter capacitance       ; setting 0                                                   ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                        ;
; Bandwidth type                ; Medium                                                      ;
; Real time reconfigurable      ; Off                                                         ;
; Scan chain MIF file           ; --                                                          ;
; Preserve PLL counter order    ; Off                                                         ;
; PLL location                  ; PLL_2                                                       ;
; Inclk0 signal                 ; CLK_50                                                      ;
; Inclk1 signal                 ; --                                                          ;
; Inclk0 signal type            ; Dedicated Pin                                               ;
; Inclk1 signal type            ; --                                                          ;
+-------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------+
; Name                                                                    ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name           ;
+-------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------+
; mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1|wire_pll7_clk[0] ; clock0       ; 8    ; 5   ; 80.0 MHz         ; 0 (0 ps)       ; 9.00 (312 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 2       ; 2       ; u0|pll|sd1|pll7|clk[0] ;
; mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1|wire_pll7_clk[1] ; clock1       ; 8    ; 5   ; 80.0 MHz         ; -90 (-3125 ps) ; 9.00 (312 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; u0|pll|sd1|pll7|clk[1] ;
+-------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |practica4                                                                                          ; 3166 (1)    ; 2149 (0)                  ; 68 (68)       ; 19456       ; 6    ; 1          ; 0            ; 0       ; 0         ; 109  ; 0            ; 1017 (1)     ; 519 (0)           ; 1630 (0)         ; 0          ; |practica4                                                                                                                                                                                                                                                                                               ; work         ;
;    |mi_nios:u0|                                                                                     ; 3003 (0)    ; 2066 (0)                  ; 0 (0)         ; 19456       ; 6    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 937 (0)      ; 503 (0)           ; 1563 (0)         ; 0          ; |practica4|mi_nios:u0                                                                                                                                                                                                                                                                                    ; mi_nios      ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |practica4|mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                      ; mi_nios      ;
;          |altera_std_synchronizer_bundle:sync|                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |practica4|mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                  ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |practica4|mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                          ; mi_nios      ;
;          |altera_std_synchronizer_bundle:sync|                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |practica4|mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                      ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                    ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                  ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                         ; mi_nios      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                          ; mi_nios      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                              ; mi_nios      ;
;       |altera_reset_controller:rst_controller_002|                                                  ; 17 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 10 (5)            ; 6 (5)            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                         ; mi_nios      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                           ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                          ; mi_nios      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                              ; mi_nios      ;
;       |altera_reset_controller:rst_controller|                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                             ; mi_nios      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                  ; mi_nios      ;
;       |mi_nios_LED:led|                                                                             ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 10 (10)          ; 0          ; |practica4|mi_nios:u0|mi_nios_LED:led                                                                                                                                                                                                                                                                    ; mi_nios      ;
;       |mi_nios_SW:sw|                                                                               ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |practica4|mi_nios:u0|mi_nios_SW:sw                                                                                                                                                                                                                                                                      ; mi_nios      ;
;       |mi_nios_cpu:cpu|                                                                             ; 1058 (676)  ; 589 (318)                 ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 448 (337)    ; 62 (19)           ; 548 (318)        ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu                                                                                                                                                                                                                                                                    ; mi_nios      ;
;          |mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|                                          ; 384 (87)    ; 271 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 111 (7)      ; 43 (4)            ; 230 (76)         ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci                                                                                                                                                                                                                    ; mi_nios      ;
;             |mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|       ; 128 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 35 (0)            ; 61 (0)           ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper                                                                                                                                    ; mi_nios      ;
;                |mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|      ; 54 (50)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 28 (25)           ; 21 (20)          ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk                                                      ; mi_nios      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|            ; 89 (85)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 7 (3)             ; 58 (58)          ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck                                                            ; mi_nios      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:mi_nios_cpu_jtag_debug_module_phy|                           ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mi_nios_cpu_jtag_debug_module_phy                                                                           ; work         ;
;             |mi_nios_cpu_nios2_avalon_reg:the_mi_nios_cpu_nios2_avalon_reg|                         ; 11 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 5 (5)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_avalon_reg:the_mi_nios_cpu_nios2_avalon_reg                                                                                                                                                      ; mi_nios      ;
;             |mi_nios_cpu_nios2_oci_break:the_mi_nios_cpu_nios2_oci_break|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_oci_break:the_mi_nios_cpu_nios2_oci_break                                                                                                                                                        ; mi_nios      ;
;             |mi_nios_cpu_nios2_oci_debug:the_mi_nios_cpu_nios2_oci_debug|                           ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (1)             ; 6 (6)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_oci_debug:the_mi_nios_cpu_nios2_oci_debug                                                                                                                                                        ; mi_nios      ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_oci_debug:the_mi_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; work         ;
;             |mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|                                 ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 1 (1)             ; 50 (50)          ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem                                                                                                                                                              ; mi_nios      ;
;                |mi_nios_cpu_ociram_sp_ram_module:mi_nios_cpu_ociram_sp_ram|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|mi_nios_cpu_ociram_sp_ram_module:mi_nios_cpu_ociram_sp_ram                                                                                                   ; mi_nios      ;
;                   |altsyncram:the_altsyncram|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|mi_nios_cpu_ociram_sp_ram_module:mi_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_om71:auto_generated|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|mi_nios_cpu_ociram_sp_ram_module:mi_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_om71:auto_generated                                          ; work         ;
;          |mi_nios_cpu_register_bank_a_module:mi_nios_cpu_register_bank_a|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_a_module:mi_nios_cpu_register_bank_a                                                                                                                                                                                                     ; mi_nios      ;
;             |altsyncram:the_altsyncram|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_a_module:mi_nios_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;                |altsyncram_5gf1:auto_generated|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_a_module:mi_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5gf1:auto_generated                                                                                                                                            ; work         ;
;          |mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b                                                                                                                                                                                                     ; mi_nios      ;
;             |altsyncram:the_altsyncram|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;                |altsyncram_6gf1:auto_generated|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6gf1:auto_generated                                                                                                                                            ; work         ;
;       |mi_nios_flash:flash|                                                                         ; 180 (33)    ; 115 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (1)       ; 27 (0)            ; 120 (32)         ; 0          ; |practica4|mi_nios:u0|mi_nios_flash:flash                                                                                                                                                                                                                                                                ; mi_nios      ;
;          |altsyncram:the_boot_copier_rom|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_sp31:auto_generated|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom|altsyncram_sp31:auto_generated                                                                                                                                                                                                  ; work         ;
;          |mi_nios_flash_sub:the_mi_nios_flash_sub|                                                  ; 147 (147)   ; 115 (115)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 27 (27)           ; 88 (88)          ; 0          ; |practica4|mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub                                                                                                                                                                                                                        ; mi_nios      ;
;       |mi_nios_jtag:jtag|                                                                           ; 161 (42)    ; 104 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (14)      ; 18 (4)            ; 101 (24)         ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag                                                                                                                                                                                                                                                                  ; mi_nios      ;
;          |alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|                                         ; 68 (68)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 14 (14)           ; 37 (37)          ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic                                                                                                                                                                                                                 ; work         ;
;          |mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r                                                                                                                                                                                                                  ; mi_nios      ;
;             |scfifo:rfifo|                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo                                                                                                                                                                                                     ; work         ;
;                |scfifo_9621:auto_generated|                                                         ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_gc21:dpfifo|                                                            ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                      ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                             ; work         ;
;                         |cntr_337:count_usedw|                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                        ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                        ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                               ; work         ;
;                      |cntr_n2b:wr_ptr|                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|cntr_n2b:wr_ptr                                                                                                                                     ; work         ;
;                      |dpram_d021:FIFOram|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram                                                                                                                                  ; work         ;
;                         |altsyncram_hcl1:altsyncram1|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1                                                                                                      ; work         ;
;          |mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w                                                                                                                                                                                                                  ; mi_nios      ;
;             |scfifo:wfifo|                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo                                                                                                                                                                                                     ; work         ;
;                |scfifo_9621:auto_generated|                                                         ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_gc21:dpfifo|                                                            ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                      ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                             ; work         ;
;                         |cntr_337:count_usedw|                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                        ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                        ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                               ; work         ;
;                      |cntr_n2b:wr_ptr|                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|cntr_n2b:wr_ptr                                                                                                                                     ; work         ;
;                      |dpram_d021:FIFOram|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram                                                                                                                                  ; work         ;
;                         |altsyncram_hcl1:altsyncram1|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1                                                                                                      ; work         ;
;       |mi_nios_mm_interconnect_0:mm_interconnect_0|                                                 ; 1221 (0)    ; 880 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 245 (0)      ; 305 (0)           ; 671 (0)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                        ; mi_nios      ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|                               ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 7 (7)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                             ; mi_nios      ;
;          |altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|                             ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo                                                                                                                                                                           ; mi_nios      ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|                            ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 22 (22)           ; 46 (46)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                          ; mi_nios      ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|                              ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                            ; mi_nios      ;
;          |altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|                                            ; 31 (31)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 11 (11)           ; 17 (17)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                                                                                                                          ; mi_nios      ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                              ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                            ; mi_nios      ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                          ; 189 (189)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 81 (81)           ; 90 (90)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                        ; mi_nios      ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                            ; 84 (84)     ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 8 (8)             ; 64 (64)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                          ; mi_nios      ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                             ; 16 (16)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 4 (4)             ; 10 (10)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                           ; mi_nios      ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                               ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 6 (6)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                             ; mi_nios      ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                               ; mi_nios      ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|                                          ; 52 (52)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 16 (16)           ; 35 (35)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo                                                                                                                                                                                        ; mi_nios      ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                            ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                          ; mi_nios      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                     ; 54 (0)      ; 52 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 44 (0)            ; 9 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                   ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 54 (50)     ; 52 (48)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 44 (42)           ; 9 (8)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                          ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                           ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                           ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                     ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 9 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                   ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 18 (14)     ; 18 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (8)             ; 9 (6)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                          ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                           ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                           ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                     ; 34 (0)      ; 34 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (0)            ; 9 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                   ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 34 (30)     ; 34 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (23)           ; 9 (8)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                          ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                           ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                           ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                     ; 55 (0)      ; 52 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 5 (0)             ; 47 (0)           ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                   ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 55 (51)     ; 52 (48)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 5 (2)             ; 47 (46)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                          ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                           ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                           ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                     ; 43 (0)      ; 40 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 15 (0)            ; 25 (0)           ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                   ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 43 (39)     ; 40 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 15 (11)           ; 25 (25)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                          ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                           ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                           ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                     ; 18 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 4 (0)             ; 12 (0)           ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                   ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 18 (15)     ; 16 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 4 (2)             ; 12 (11)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                          ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                           ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                           ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                     ; 26 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 6 (0)             ; 18 (0)           ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                   ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 26 (22)     ; 24 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 6 (3)             ; 18 (18)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                          ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                           ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                           ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                         ; 35 (0)      ; 34 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 26 (0)            ; 9 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                       ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 35 (31)     ; 34 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 26 (24)           ; 9 (8)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                              ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                               ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                               ; work         ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                       ; mi_nios      ;
;          |altera_merlin_master_agent:cpu_instruction_master_agent|                                  ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                ; mi_nios      ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                               ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                             ; mi_nios      ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                        ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                      ; mi_nios      ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_agent|                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                                                                                                                  ; mi_nios      ;
;          |altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                                                 ; mi_nios      ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                   ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                 ; mi_nios      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                   ; mi_nios      ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                 ; 17 (9)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (9)       ; 0 (0)             ; 3 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                               ; mi_nios      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                         ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                 ; mi_nios      ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                  ; mi_nios      ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                    ; mi_nios      ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                               ; mi_nios      ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                          ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                        ; mi_nios      ;
;          |altera_merlin_slave_translator:flash_epcs_control_port_translator|                        ; 38 (38)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 36 (36)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator                                                                                                                                                                      ; mi_nios      ;
;          |altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|                         ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 20 (20)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                       ; mi_nios      ;
;          |altera_merlin_slave_translator:led_s1_translator|                                         ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 13 (13)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                       ; mi_nios      ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                          ; 11 (11)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 5 (5)             ; 4 (4)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                        ; mi_nios      ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                            ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 2 (2)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                          ; mi_nios      ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                       ; 23 (23)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 16 (16)           ; 4 (4)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                     ; mi_nios      ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                   ; 83 (83)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 82 (82)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                 ; mi_nios      ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                   ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                 ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_cmd_demux:cmd_demux|                                            ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 2 (2)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                          ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                  ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                        ; 36 (34)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 16 (12)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                      ; mi_nios      ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                         ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                        ; 56 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 1 (1)             ; 50 (47)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                      ; mi_nios      ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                         ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_007|                                        ; 53 (51)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 45 (41)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_007                                                                                                                                                                                      ; mi_nios      ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                         ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_router:router|                                                  ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router                                                                                                                                                                                                ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_router_001:router_001|                                          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_001:router_001                                                                                                                                                                                        ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                  ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                  ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_007|                                    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_007                                                                                                                                                                                  ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_rsp_mux:rsp_mux|                                                ; 96 (96)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 56 (56)          ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                              ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                        ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 4 (4)            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                      ; mi_nios      ;
;       |mi_nios_pll:pll|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_pll:pll                                                                                                                                                                                                                                                                    ; mi_nios      ;
;          |mi_nios_pll_altpll_vh92:sd1|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |practica4|mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1                                                                                                                                                                                                                                        ; mi_nios      ;
;       |mi_nios_sdram:sdram|                                                                         ; 345 (236)   ; 205 (119)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 140 (134)    ; 39 (1)            ; 166 (83)         ; 0          ; |practica4|mi_nios:u0|mi_nios_sdram:sdram                                                                                                                                                                                                                                                                ; mi_nios      ;
;          |mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|                    ; 130 (130)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 38 (38)           ; 86 (86)          ; 0          ; |practica4|mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module                                                                                                                                                                                          ; mi_nios      ;
;       |mi_nios_timer:timer|                                                                         ; 150 (150)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 19 (19)           ; 104 (104)        ; 0          ; |practica4|mi_nios:u0|mi_nios_timer:timer                                                                                                                                                                                                                                                                ; mi_nios      ;
;    |sld_hub:auto_hub|                                                                               ; 162 (1)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (1)       ; 16 (0)            ; 67 (0)           ; 0          ; |practica4|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ; work         ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 161 (7)     ; 83 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (1)       ; 16 (3)            ; 67 (0)           ; 0          ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                  ; alt_sld_fab  ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                          ; 157 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (0)       ; 13 (0)            ; 67 (0)           ; 0          ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                  ; alt_sld_fab  ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                          ; 157 (111)   ; 77 (49)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (59)      ; 13 (11)           ; 67 (42)          ; 0          ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                     ; work         ;
;                |sld_rom_sr:hub_info_reg|                                                            ; 25 (25)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 9 (9)            ; 0          ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                             ; work         ;
;                |sld_shadow_jsm:shadow_jsm|                                                          ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; 0          ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                           ; work         ;
+-----------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                   ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+
; USER_CLK     ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LED[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[7]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SFLASH_DCLK  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SFLASH_ASDI  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SFLASH_CSn   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_A[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[4]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[5]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[6]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[7]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[8]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[9]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[10]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[11]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_A[12]  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_BA[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CASn   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CKE    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_CLK    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_CSn    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_RASn   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_WEn    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[0] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[1] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; PMOD_A[0]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_A[1]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_A[2]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_A[3]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_B[0]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_B[1]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_B[2]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_B[3]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_C[0]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_C[1]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_C[2]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_C[3]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_D[0]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_D[1]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_D[2]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; PMOD_D[3]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[0]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[1]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[2]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[3]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[4]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[5]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[6]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[7]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[8]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[9]    ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[10]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[11]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[12]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[13]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[14]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[15]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[16]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[17]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[18]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[19]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[20]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[21]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[22]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[23]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[24]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[25]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[26]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[27]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[28]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[29]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[30]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[31]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[32]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[33]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[34]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[35]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_DQ[0]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[1]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[2]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[3]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[4]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[5]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[6]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[7]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[8]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[9]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[10] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[11] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[12] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[13] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[14] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[15] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; CLK_50       ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[2]        ; Input    ; (6) 833 ps    ; --            ; --                    ; --       ; --       ;
; SFLASH_DATA  ; Input    ; --            ; (6) 833 ps    ; --                    ; --       ; --       ;
; SW[0]        ; Input    ; --            ; (6) 838 ps    ; --                    ; --       ; --       ;
; SW[1]        ; Input    ; (6) 838 ps    ; --            ; --                    ; --       ; --       ;
; SW[3]        ; Input    ; --            ; (6) 833 ps    ; --                    ; --       ; --       ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                         ;
+------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                      ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------+-------------------+---------+
; USER_CLK                                                                                 ;                   ;         ;
; PMOD_A[0]                                                                                ;                   ;         ;
; PMOD_A[1]                                                                                ;                   ;         ;
; PMOD_A[2]                                                                                ;                   ;         ;
; PMOD_A[3]                                                                                ;                   ;         ;
; PMOD_B[0]                                                                                ;                   ;         ;
; PMOD_B[1]                                                                                ;                   ;         ;
; PMOD_B[2]                                                                                ;                   ;         ;
; PMOD_B[3]                                                                                ;                   ;         ;
; PMOD_C[0]                                                                                ;                   ;         ;
; PMOD_C[1]                                                                                ;                   ;         ;
; PMOD_C[2]                                                                                ;                   ;         ;
; PMOD_C[3]                                                                                ;                   ;         ;
; PMOD_D[0]                                                                                ;                   ;         ;
; PMOD_D[1]                                                                                ;                   ;         ;
; PMOD_D[2]                                                                                ;                   ;         ;
; PMOD_D[3]                                                                                ;                   ;         ;
; GPIO_0[0]                                                                                ;                   ;         ;
; GPIO_0[1]                                                                                ;                   ;         ;
; GPIO_0[2]                                                                                ;                   ;         ;
; GPIO_0[3]                                                                                ;                   ;         ;
; GPIO_0[4]                                                                                ;                   ;         ;
; GPIO_0[5]                                                                                ;                   ;         ;
; GPIO_0[6]                                                                                ;                   ;         ;
; GPIO_0[7]                                                                                ;                   ;         ;
; GPIO_0[8]                                                                                ;                   ;         ;
; GPIO_0[9]                                                                                ;                   ;         ;
; GPIO_0[10]                                                                               ;                   ;         ;
; GPIO_0[11]                                                                               ;                   ;         ;
; GPIO_0[12]                                                                               ;                   ;         ;
; GPIO_0[13]                                                                               ;                   ;         ;
; GPIO_0[14]                                                                               ;                   ;         ;
; GPIO_0[15]                                                                               ;                   ;         ;
; GPIO_0[16]                                                                               ;                   ;         ;
; GPIO_0[17]                                                                               ;                   ;         ;
; GPIO_0[18]                                                                               ;                   ;         ;
; GPIO_0[19]                                                                               ;                   ;         ;
; GPIO_0[20]                                                                               ;                   ;         ;
; GPIO_0[21]                                                                               ;                   ;         ;
; GPIO_0[22]                                                                               ;                   ;         ;
; GPIO_0[23]                                                                               ;                   ;         ;
; GPIO_0[24]                                                                               ;                   ;         ;
; GPIO_0[25]                                                                               ;                   ;         ;
; GPIO_0[26]                                                                               ;                   ;         ;
; GPIO_0[27]                                                                               ;                   ;         ;
; GPIO_0[28]                                                                               ;                   ;         ;
; GPIO_0[29]                                                                               ;                   ;         ;
; GPIO_0[30]                                                                               ;                   ;         ;
; GPIO_0[31]                                                                               ;                   ;         ;
; GPIO_0[32]                                                                               ;                   ;         ;
; GPIO_0[33]                                                                               ;                   ;         ;
; GPIO_0[34]                                                                               ;                   ;         ;
; GPIO_0[35]                                                                               ;                   ;         ;
; SDRAM_DQ[0]                                                                              ;                   ;         ;
; SDRAM_DQ[1]                                                                              ;                   ;         ;
; SDRAM_DQ[2]                                                                              ;                   ;         ;
; SDRAM_DQ[3]                                                                              ;                   ;         ;
; SDRAM_DQ[4]                                                                              ;                   ;         ;
; SDRAM_DQ[5]                                                                              ;                   ;         ;
; SDRAM_DQ[6]                                                                              ;                   ;         ;
; SDRAM_DQ[7]                                                                              ;                   ;         ;
; SDRAM_DQ[8]                                                                              ;                   ;         ;
; SDRAM_DQ[9]                                                                              ;                   ;         ;
; SDRAM_DQ[10]                                                                             ;                   ;         ;
; SDRAM_DQ[11]                                                                             ;                   ;         ;
; SDRAM_DQ[12]                                                                             ;                   ;         ;
; SDRAM_DQ[13]                                                                             ;                   ;         ;
; SDRAM_DQ[14]                                                                             ;                   ;         ;
; SDRAM_DQ[15]                                                                             ;                   ;         ;
; CLK_50                                                                                   ;                   ;         ;
; SW[2]                                                                                    ;                   ;         ;
;      - mi_nios:u0|mi_nios_SW:sw|read_mux_out[2]~0                                        ; 0                 ; 6       ;
; SFLASH_DATA                                                                              ;                   ;         ;
;      - mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|MISO_reg~0 ; 1                 ; 6       ;
; SW[0]                                                                                    ;                   ;         ;
;      - mi_nios:u0|mi_nios_SW:sw|read_mux_out[0]~1                                        ; 1                 ; 6       ;
; SW[1]                                                                                    ;                   ;         ;
;      - mi_nios:u0|mi_nios_SW:sw|read_mux_out[1]~2                                        ; 0                 ; 6       ;
; SW[3]                                                                                    ;                   ;         ;
;      - mi_nios:u0|mi_nios_SW:sw|read_mux_out[3]~3                                        ; 1                 ; 6       ;
+------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                              ; Location               ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLK_50                                                                                                                                                                                                                                                            ; PIN_N14                ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CLK_50                                                                                                                                                                                                                                                            ; PIN_N14                ; 530     ; Clock                                 ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                      ; JTAG_X10_Y11_N0        ; 169     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                      ; JTAG_X10_Y11_N0        ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                 ; FF_X18_Y9_N3           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                  ; FF_X17_Y9_N1           ; 523     ; Async. clear                          ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|r_early_rst                                                                                                                                                                                                 ; FF_X18_Y10_N7          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                  ; FF_X18_Y10_N21         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                  ; FF_X18_Y10_N21         ; 475     ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                              ; FF_X1_Y9_N1            ; 526     ; Async. clear                          ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; mi_nios:u0|mi_nios_LED:led|always0~2                                                                                                                                                                                                                              ; LCCOMB_X12_Y8_N20      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                ; FF_X19_Y13_N21         ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                         ; LCCOMB_X20_Y17_N2      ; 61      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|E_new_inst                                                                                                                                                                                                                             ; FF_X19_Y19_N9          ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|E_valid                                                                                                                                                                                                                                ; FF_X19_Y18_N9          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|F_valid~0                                                                                                                                                                                                                              ; LCCOMB_X19_Y13_N18     ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                        ; FF_X17_Y17_N9          ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                       ; FF_X19_Y20_N27         ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|R_src1~19                                                                                                                                                                                                                              ; LCCOMB_X19_Y18_N12     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                            ; LCCOMB_X23_Y17_N6      ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                    ; LCCOMB_X20_Y18_N18     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|W_rf_wren                                                                                                                                                                                                                              ; LCCOMB_X22_Y18_N30     ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|W_valid                                                                                                                                                                                                                                ; FF_X19_Y18_N3          ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|av_ld_byte0_data[6]~0                                                                                                                                                                                                                  ; LCCOMB_X22_Y17_N12     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                  ; LCCOMB_X17_Y16_N16     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                        ; LCCOMB_X17_Y16_N28     ; 26      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|address[8]                                                                                                                                                                             ; FF_X24_Y11_N27         ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jxuir                    ; FF_X19_Y4_N19          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X24_Y7_N28      ; 5       ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X20_Y6_N10      ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1   ; LCCOMB_X20_Y6_N2       ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X20_Y6_N0       ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X20_Y6_N30      ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; FF_X19_Y4_N1           ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[23]~21                      ; LCCOMB_X20_Y5_N0       ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[37]~28                      ; LCCOMB_X20_Y4_N6       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[5]~13                       ; LCCOMB_X19_Y4_N16      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mi_nios_cpu_jtag_debug_module_phy|virtual_state_sdr~0                           ; LCCOMB_X19_Y4_N14      ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mi_nios_cpu_jtag_debug_module_phy|virtual_state_uir~0                           ; LCCOMB_X19_Y4_N30      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_avalon_reg:the_mi_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                          ; LCCOMB_X20_Y9_N24      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_oci_debug:the_mi_nios_cpu_nios2_oci_debug|resetrequest                                                                                                               ; FF_X24_Y7_N11          ; 6       ; Async. clear                          ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|MonDReg[0]~11                                                                                                                    ; LCCOMB_X22_Y8_N4       ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                   ; LCCOMB_X23_Y9_N16      ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|always11~0                                                                                                                                                                                 ; LCCOMB_X18_Y6_N6       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|always6~0                                                                                                                                                                                  ; LCCOMB_X19_Y7_N6       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|control_wr_strobe                                                                                                                                                                          ; LCCOMB_X19_Y7_N28      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|endofpacketvalue_wr_strobe                                                                                                                                                                 ; LCCOMB_X20_Y7_N18      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|shift_reg[2]~1                                                                                                                                                                             ; LCCOMB_X17_Y8_N22      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|slaveselect_wr_strobe~0                                                                                                                                                                    ; LCCOMB_X20_Y7_N0       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|transmitting~0                                                                                                                                                                             ; LCCOMB_X18_Y6_N30      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|write_tx_holding                                                                                                                                                                           ; LCCOMB_X17_Y7_N24      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|r_ena~0                                                                                                                                                                             ; LCCOMB_X10_Y6_N30      ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                       ; LCCOMB_X11_Y5_N14      ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                     ; LCCOMB_X10_Y5_N4       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|write~1                                                                                                                                                                             ; LCCOMB_X10_Y5_N10      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_jtag:jtag|fifo_rd~0                                                                                                                                                                                                                            ; LCCOMB_X7_Y9_N30       ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_jtag:jtag|fifo_wr                                                                                                                                                                                                                              ; FF_X7_Y9_N25           ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_jtag:jtag|ien_AE~0                                                                                                                                                                                                                             ; LCCOMB_X7_Y9_N16       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                             ; LCCOMB_X3_Y8_N8        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                             ; LCCOMB_X4_Y8_N10       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_jtag:jtag|r_val~0                                                                                                                                                                                                                              ; LCCOMB_X10_Y6_N24      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_jtag:jtag|read_0                                                                                                                                                                                                                               ; FF_X7_Y9_N23           ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_jtag:jtag|wr_rfifo                                                                                                                                                                                                                             ; LCCOMB_X3_Y8_N24       ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0                                                                                                                                   ; LCCOMB_X20_Y12_N4      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem_used[1]~0                                                                                                                                 ; LCCOMB_X19_Y11_N18     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                    ; LCCOMB_X10_Y9_N28      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                      ; LCCOMB_X11_Y9_N0       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|always0~0                                                                                                                                                    ; LCCOMB_X14_Y7_N8       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                  ; LCCOMB_X13_Y7_N0       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                       ; LCCOMB_X24_Y14_N0      ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                    ; LCCOMB_X25_Y14_N26     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                    ; LCCOMB_X25_Y14_N16     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                    ; LCCOMB_X25_Y14_N2      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                    ; LCCOMB_X25_Y14_N28     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                    ; LCCOMB_X25_Y14_N30     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                    ; LCCOMB_X25_Y14_N12     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                    ; LCCOMB_X25_Y14_N6      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                    ; LCCOMB_X25_Y14_N24     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                      ; LCCOMB_X25_Y14_N4      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                    ; LCCOMB_X22_Y14_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                    ; LCCOMB_X22_Y14_N30     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                    ; LCCOMB_X23_Y14_N30     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                    ; LCCOMB_X23_Y14_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                    ; LCCOMB_X23_Y14_N26     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                    ; LCCOMB_X23_Y14_N24     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                    ; LCCOMB_X23_Y14_N22     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~11                                                                                                                                               ; LCCOMB_X23_Y14_N28     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|always0~0                                                                                                                                                     ; LCCOMB_X11_Y12_N14     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|always0~0                                                                                                                                                       ; LCCOMB_X11_Y12_N28     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|always0~0                                                                                                                                                  ; LCCOMB_X14_Y10_N10     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|always0~0                                                                                                                                                    ; LCCOMB_X14_Y10_N28     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                 ; LCCOMB_X13_Y12_N4      ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                 ; LCCOMB_X13_Y12_N10     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                 ; LCCOMB_X9_Y9_N30       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                 ; LCCOMB_X14_Y10_N20     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                 ; LCCOMB_X11_Y12_N0      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                 ; LCCOMB_X16_Y10_N4      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                     ; LCCOMB_X13_Y12_N30     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                            ; LCCOMB_X22_Y14_N24     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                          ; LCCOMB_X22_Y14_N2      ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[9]~0                                                                                                                                       ; LCCOMB_X24_Y13_N16     ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                             ; FF_X24_Y13_N9          ; 75      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4                                                                                                                                                 ; LCCOMB_X15_Y12_N0      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                       ; LCCOMB_X23_Y11_N16     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[39]                                                                                                                                             ; LCCOMB_X27_Y11_N8      ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~1                                                                                                                                           ; LCCOMB_X23_Y11_N8      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                       ; LCCOMB_X20_Y10_N30     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~1                                                                                                                                           ; LCCOMB_X20_Y10_N24     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                       ; LCCOMB_X20_Y13_N20     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_007|update_grant~0                                                                                                                                           ; LCCOMB_X24_Y13_N12     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1|wire_pll7_clk[0]                                                                                                                                                                                           ; PLL_2                  ; 1525    ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|Selector27~6                                                                                                                                                                                                                       ; LCCOMB_X30_Y8_N22      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|Selector34~3                                                                                                                                                                                                                       ; LCCOMB_X29_Y9_N10      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|Selector89~1                                                                                                                                                                                                                       ; LCCOMB_X29_Y9_N8       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|WideOr16~0                                                                                                                                                                                                                         ; LCCOMB_X30_Y9_N24      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|active_rnw~2                                                                                                                                                                                                                       ; LCCOMB_X29_Y9_N26      ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|m_state.000000010                                                                                                                                                                                                                  ; FF_X30_Y9_N29          ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|m_state.000010000                                                                                                                                                                                                                  ; FF_X30_Y9_N11          ; 45      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|m_state.001000000                                                                                                                                                                                                                  ; FF_X30_Y8_N15          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|entry_0[40]~0                                                                                                                                                ; LCCOMB_X25_Y13_N16     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|entry_1[40]~0                                                                                                                                                ; LCCOMB_X25_Y13_N6      ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe                                                                                                                                                                                                                                 ; DDIOOECELL_X31_Y15_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                    ; DDIOOECELL_X31_Y15_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                   ; DDIOOECELL_X31_Y9_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                   ; DDIOOECELL_X31_Y12_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                   ; DDIOOECELL_X31_Y15_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                   ; DDIOOECELL_X31_Y13_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                   ; DDIOOECELL_X31_Y17_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                   ; DDIOOECELL_X31_Y17_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                    ; DDIOOECELL_X31_Y13_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                    ; DDIOOECELL_X31_Y12_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                    ; DDIOOECELL_X31_Y12_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                    ; DDIOOECELL_X31_Y9_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                    ; DDIOOECELL_X31_Y11_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                    ; DDIOOECELL_X31_Y11_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                    ; DDIOOECELL_X31_Y11_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                    ; DDIOOECELL_X31_Y11_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_timer:timer|always0~0                                                                                                                                                                                                                          ; LCCOMB_X13_Y4_N14      ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_timer:timer|always0~1                                                                                                                                                                                                                          ; LCCOMB_X13_Y4_N4       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_timer:timer|control_wr_strobe                                                                                                                                                                                                                  ; LCCOMB_X13_Y4_N6       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_timer:timer|period_h_wr_strobe                                                                                                                                                                                                                 ; LCCOMB_X14_Y5_N8       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_timer:timer|period_l_wr_strobe                                                                                                                                                                                                                 ; LCCOMB_X14_Y5_N18      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mi_nios:u0|mi_nios_timer:timer|snap_strobe~0                                                                                                                                                                                                                      ; LCCOMB_X14_Y5_N26      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                 ; FF_X15_Y3_N11          ; 57      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                      ; LCCOMB_X16_Y4_N16      ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                        ; LCCOMB_X17_Y4_N6       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                      ; LCCOMB_X18_Y5_N26      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2                                         ; LCCOMB_X17_Y5_N30      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7                                                         ; LCCOMB_X17_Y5_N0       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6                                                           ; LCCOMB_X16_Y5_N30      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11                                           ; LCCOMB_X15_Y4_N2       ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12                                           ; LCCOMB_X16_Y4_N28      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                              ; LCCOMB_X15_Y5_N4       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                                                  ; LCCOMB_X16_Y5_N0       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~19                                   ; LCCOMB_X16_Y4_N6       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~22                              ; LCCOMB_X17_Y4_N30      ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~23                              ; LCCOMB_X17_Y4_N10      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                      ; FF_X14_Y3_N13          ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                     ; FF_X15_Y3_N7           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                      ; FF_X14_Y3_N3           ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                      ; FF_X15_Y3_N3           ; 45      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                      ; FF_X15_Y3_N31          ; 13      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                               ; LCCOMB_X15_Y3_N16      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                     ; FF_X16_Y3_N29          ; 28      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0                                                                                                                       ; LCCOMB_X17_Y5_N24      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK_50                                                                                                                                              ; PIN_N14         ; 530     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                        ; JTAG_X10_Y11_N0 ; 169     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                    ; FF_X17_Y9_N1    ; 523     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                    ; FF_X18_Y10_N21  ; 475     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                ; FF_X1_Y9_N1     ; 526     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_oci_debug:the_mi_nios_cpu_nios2_oci_debug|resetrequest ; FF_X24_Y7_N11   ; 6       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1|wire_pll7_clk[0]                                                                             ; PLL_2           ; 1525    ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1|wire_pll7_clk[1]                                                                             ; PLL_2           ; 1       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                              ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_007|saved_grant[0]                                                                                                                                           ; 80      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                             ; 75      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; mi_nios:u0|mi_nios_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                         ; 61      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                 ; 57      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]                                                                                                                                           ; 52      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1                                                                                                                                            ; 49      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0                                                                                                                                            ; 49      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|jtag_ram_access                                                                                                                  ; 47      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_007|saved_grant[1]                                                                                                                                           ; 46      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                      ; 45      ;
; mi_nios:u0|mi_nios_sdram:sdram|m_state.000010000                                                                                                                                                                                                                  ; 45      ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|rd_address                                                                                                                                                   ; 43      ;
; mi_nios:u0|mi_nios_cpu:cpu|E_new_inst                                                                                                                                                                                                                             ; 42      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                ; 42      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                           ; 41      ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|entry_0[40]~0                                                                                                                                                ; 41      ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|entry_1[40]~0                                                                                                                                                ; 41      ;
; mi_nios:u0|mi_nios_sdram:sdram|active_rnw~2                                                                                                                                                                                                                       ; 41      ;
; mi_nios:u0|mi_nios_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                    ; 40      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[9]~0                                                                                                                                       ; 39      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mi_nios_cpu_jtag_debug_module_phy|virtual_state_sdr~0                           ; 39      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|address[8]                                                                                                                                                                             ; 37      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; 36      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                    ; 36      ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                                              ; 35      ;
; mi_nios:u0|mi_nios_cpu:cpu|F_valid~0                                                                                                                                                                                                                              ; 34      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_003|src0_valid~0                                                                                                                                         ; 34      ;
; mi_nios:u0|mi_nios_cpu:cpu|E_alu_sub                                                                                                                                                                                                                              ; 34      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                                                                                                           ; 34      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002|src1_valid~0                                                                                                                                         ; 33      ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                       ; 33      ;
; mi_nios:u0|mi_nios_sdram:sdram|m_state.000000010                                                                                                                                                                                                                  ; 33      ;
; mi_nios:u0|mi_nios_timer:timer|always0~1                                                                                                                                                                                                                          ; 32      ;
; mi_nios:u0|mi_nios_timer:timer|always0~0                                                                                                                                                                                                                          ; 32      ;
; mi_nios:u0|mi_nios_timer:timer|snap_strobe~0                                                                                                                                                                                                                      ; 32      ;
; mi_nios:u0|mi_nios_flash:flash|serial_select                                                                                                                                                                                                                      ; 32      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                   ; 32      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[36]                  ; 32      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[37]                  ; 32      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[27]~1                                                                                                                                                                                                                             ; 32      ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                                                 ; 32      ;
; mi_nios:u0|mi_nios_cpu:cpu|R_src1~19                                                                                                                                                                                                                              ; 32      ;
; mi_nios:u0|mi_nios_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                         ; 32      ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                                           ; 32      ;
; mi_nios:u0|mi_nios_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                                          ; 32      ;
; mi_nios:u0|mi_nios_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                                          ; 32      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|MonDReg[0]~11                                                                                                                    ; 31      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                      ; 30      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                     ; 28      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|readdata~1                                                                                                                                                                             ; 28      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                  ; 28      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                 ; 27      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002|src0_valid~0                                                                                                                                         ; 27      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                           ; 26      ;
; mi_nios:u0|mi_nios_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                        ; 26      ;
; mi_nios:u0|mi_nios_cpu:cpu|W_valid                                                                                                                                                                                                                                ; 26      ;
; mi_nios:u0|mi_nios_sdram:sdram|refresh_request                                                                                                                                                                                                                    ; 26      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[40]                                                                                                                                             ; 26      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                          ; 24      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                          ; 24      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                  ; 24      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[14]                                                                                                                                                                                                                               ; 24      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[39]                                                                                                                                             ; 24      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                 ; 23      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                          ; 23      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                 ; 23      ;
; mi_nios:u0|mi_nios_cpu:cpu|R_src1~18                                                                                                                                                                                                                              ; 23      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                ; 23      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_003|src1_valid~0                                                                                                                                         ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                      ; 22      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                    ; 22      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                ; 22      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                    ; 22      ;
; mi_nios:u0|mi_nios_cpu:cpu|W_status_reg_pie_inst_nxt~0                                                                                                                                                                                                            ; 22      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                                                                               ; 21      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[12]                                                                                                                                                                                                                               ; 21      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[15]                                                                                                                                                                                                                               ; 21      ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                       ; 21      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                ; 21      ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc_sel_nxt.10~0                                                                                                                                                                                                                      ; 21      ;
; mi_nios:u0|mi_nios_sdram:sdram|m_state.000000001                                                                                                                                                                                                                  ; 21      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[21]                                                                                                                                                                                                                               ; 20      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                       ; 20      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                ; 20      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                   ; 20      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                          ; 20      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|uav_write~0                                                                                                                                     ; 20      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                      ; 19      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[16]                                                                                                                                                                                                                               ; 19      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                ; 19      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                             ; 18      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                ; 18      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[23]~21                      ; 18      ;
; mi_nios:u0|mi_nios_cpu:cpu|E_valid                                                                                                                                                                                                                                ; 18      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]                                                                                                                                           ; 18      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always10~0                                                                                                                                          ; 18      ;
; mi_nios:u0|mi_nios_sdram:sdram|always5~0                                                                                                                                                                                                                          ; 18      ;
; mi_nios:u0|mi_nios_sdram:sdram|m_state.001000000                                                                                                                                                                                                                  ; 18      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                 ; 17      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2                                                                                                                                            ; 17      ;
; mi_nios:u0|mi_nios_cpu:cpu|av_fill_bit~1                                                                                                                                                                                                                          ; 17      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                          ; 17      ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                        ; 17      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_007|src1_valid~1                                                                                                                                         ; 17      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_007|src0_valid~0                                                                                                                                         ; 17      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                  ; 17      ;
; mi_nios:u0|mi_nios_sdram:sdram|init_done                                                                                                                                                                                                                          ; 17      ;
; mi_nios:u0|mi_nios_sdram:sdram|WideOr9~0                                                                                                                                                                                                                          ; 17      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[38]                                                                                                                                             ; 17      ;
; mi_nios:u0|mi_nios_timer:timer|period_l_wr_strobe                                                                                                                                                                                                                 ; 16      ;
; mi_nios:u0|mi_nios_timer:timer|period_h_wr_strobe                                                                                                                                                                                                                 ; 16      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13                                                                                                                                                   ; 16      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_payload~13                                                                                                                                           ; 16      ;
; mi_nios:u0|mi_nios_timer:timer|Equal6~2                                                                                                                                                                                                                           ; 16      ;
; mi_nios:u0|mi_nios_timer:timer|Equal6~1                                                                                                                                                                                                                           ; 16      ;
; mi_nios:u0|mi_nios_timer:timer|Equal6~0                                                                                                                                                                                                                           ; 16      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|always0~0                                                                                                                                                  ; 16      ;
; mi_nios:u0|mi_nios_jtag:jtag|read_0                                                                                                                                                                                                                               ; 16      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                    ; 16      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                    ; 16      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                    ; 16      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                    ; 16      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                    ; 16      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                    ; 16      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                    ; 16      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                    ; 16      ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|endofpacketvalue_wr_strobe                                                                                                                                                                 ; 16      ;
; mi_nios:u0|mi_nios_jtag:jtag|fifo_wr                                                                                                                                                                                                                              ; 16      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr~19                          ; 16      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                    ; 16      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                    ; 16      ;
; mi_nios:u0|mi_nios_sdram:sdram|m_data[15]~0                                                                                                                                                                                                                       ; 16      ;
; mi_nios:u0|mi_nios_cpu:cpu|R_src2_lo~0                                                                                                                                                                                                                            ; 16      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[11]                                                                                                                                                                                                                               ; 16      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                ; 16      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                  ; 16      ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|slaveselect_wr_strobe~0                                                                                                                                                                    ; 16      ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|always6~0                                                                                                                                                                                  ; 16      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                         ; 15      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                             ; 15      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                      ; 15      ;
; mi_nios:u0|mi_nios_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                            ; 15      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                  ; 15      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; 15      ;
; mi_nios:u0|mi_nios_sdram:sdram|pending~9                                                                                                                                                                                                                          ; 15      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                                                           ; 15      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                             ; 14      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                     ; 14      ;
; mi_nios:u0|mi_nios_jtag:jtag|wr_rfifo                                                                                                                                                                                                                             ; 14      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[13]                                                                                                                                                                                                                               ; 14      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                   ; 14      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                                                                  ; 14      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[34]                  ; 14      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                 ; 14      ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|slowcount[0]                                                                                                                                                                               ; 14      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                      ; 13      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                  ; 13      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][64]                                                                                                                                      ; 13      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][82]                                                                                                                                      ; 13      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|read_latency_shift_reg[0]                                                                                                                ; 13      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[5]~13                       ; 13      ;
; mi_nios:u0|mi_nios_sdram:sdram|i_state.000                                                                                                                                                                                                                        ; 13      ;
; mi_nios:u0|mi_nios_cpu:cpu|d_read                                                                                                                                                                                                                                 ; 13      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                  ; 13      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                           ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                             ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                     ; 12      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                      ; 12      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                  ; 12      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]                                                                                                                                     ; 12      ;
; mi_nios:u0|mi_nios_sdram:sdram|i_state.011                                                                                                                                                                                                                        ; 12      ;
; mi_nios:u0|mi_nios_sdram:sdram|i_state.101                                                                                                                                                                                                                        ; 12      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                 ; 12      ;
; mi_nios:u0|mi_nios_sdram:sdram|Selector89~1                                                                                                                                                                                                                       ; 12      ;
; mi_nios:u0|mi_nios_sdram:sdram|m_state.100000000                                                                                                                                                                                                                  ; 12      ;
; mi_nios:u0|mi_nios_sdram:sdram|m_addr[4]~0                                                                                                                                                                                                                        ; 12      ;
; mi_nios:u0|mi_nios_sdram:sdram|m_state.000001000                                                                                                                                                                                                                  ; 12      ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|SCLK_reg                                                                                                                                                                                   ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                              ; 11      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                  ; 11      ;
; mi_nios:u0|mi_nios_jtag:jtag|r_val~0                                                                                                                                                                                                                              ; 11      ;
; mi_nios:u0|mi_nios_jtag:jtag|fifo_rd~0                                                                                                                                                                                                                            ; 11      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                  ; 11      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                  ; 11      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1   ; 11      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                  ; 11      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                  ; 11      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                  ; 11      ;
; mi_nios:u0|mi_nios_cpu:cpu|Equal2~2                                                                                                                                                                                                                               ; 11      ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                            ; 11      ;
; mi_nios:u0|mi_nios_sdram:sdram|Equal0~3                                                                                                                                                                                                                           ; 11      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|cp_valid                                                                                                                                                  ; 11      ;
; mi_nios:u0|mi_nios_sdram:sdram|i_addr[11]                                                                                                                                                                                                                         ; 11      ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|transmitting~0                                                                                                                                                                             ; 11      ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|transmitting                                                                                                                                                                               ; 11      ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0                                                                                                                     ; 10      ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|data_to_cpu[4]~1                                                                                                                                                                           ; 10      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                  ; 10      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                   ; 10      ;
; mi_nios:u0|mi_nios_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                                        ; 10      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[7]                                                                                                                                                                                                                                ; 10      ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_jmp_direct                                                                                                                                                                                                                      ; 10      ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                ; 10      ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|waitrequest                                                                                                                      ; 10      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                    ; 10      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                       ; 10      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                      ; 10      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                    ; 10      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][82]                                                                                                                                    ; 10      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                  ; 10      ;
; mi_nios:u0|mi_nios_cpu:cpu|Equal133~0                                                                                                                                                                                                                             ; 10      ;
; mi_nios:u0|mi_nios_cpu:cpu|d_write                                                                                                                                                                                                                                ; 10      ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                        ; 10      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                             ; 9       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                              ; 9       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                              ; 9       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                 ; 9       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                                                                                                                  ; 9       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|MonAReg[2]                                                                                                                       ; 9       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|write~1                                                                                                                                                      ; 9       ;
; mi_nios:u0|mi_nios_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                         ; 9       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[6]                                                                                                                                                                                                                                ; 9       ;
; mi_nios:u0|mi_nios_sdram:sdram|i_state.010                                                                                                                                                                                                                        ; 9       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                              ; 9       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_state.000000100                                                                                                                                                                                                                  ; 9       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                          ; 9       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                          ; 9       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                      ; 9       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                                        ; 9       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[4]                                                                                                                                                                                                                        ; 9       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                                        ; 9       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                 ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                              ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                              ; 8       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                    ; 8       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                    ; 8       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|write~1                                                                                                                                                                             ; 8       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                    ; 8       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|always0~0                                                                                                                                                    ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[10]                                                                                                                                                                                                                        ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[9]                                                                                                                                                                                                                         ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[7]                                                                                                                                                                                                                         ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[6]                                                                                                                                                                                                                         ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[8]                                                                                                                                                                                                                         ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[14]                                                                                                                                                                                                                        ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[13]                                                                                                                                                                                                                        ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[12]                                                                                                                                                                                                                        ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[11]                                                                                                                                                                                                                        ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[15]                                                                                                                                                                                                                        ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[0]                                                                                                                                                                                                                         ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[1]                                                                                                                                                                                                                         ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[2]                                                                                                                                                                                                                         ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[5]                                                                                                                                                                                                                         ; 8       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                    ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[3]                                                                                                                                                                                                                         ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|za_data[4]                                                                                                                                                                                                                         ; 8       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                    ; 8       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                    ; 8       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                    ; 8       ;
; mi_nios:u0|mi_nios_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                  ; 8       ;
; mi_nios:u0|mi_nios_cpu:cpu|av_fill_bit~0                                                                                                                                                                                                                          ; 8       ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_ld_signed                                                                                                                                                                                                                       ; 8       ;
; mi_nios:u0|mi_nios_cpu:cpu|av_ld_byte0_data[6]~0                                                                                                                                                                                                                  ; 8       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_ctrl_b_is_dst~1                                                                                                                                                                                                                      ; 8       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                    ; 8       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|MonAReg[3]                                                                                                                       ; 8       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|MonAReg[4]                                                                                                                       ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|i_count[1]                                                                                                                                                                                                                         ; 8       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4                                                                                                                                                 ; 8       ;
; mi_nios:u0|mi_nios_cpu:cpu|av_ld_getting_data~4                                                                                                                                                                                                                   ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|Equal0~0                                                                                                                                                     ; 8       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|m0_write                                                                                                                                                          ; 8       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|uav_read                                                                                                                                        ; 8       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem_used[1]                                                                                                                                   ; 8       ;
; mi_nios:u0|mi_nios_cpu:cpu|i_read                                                                                                                                                                                                                                 ; 8       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                  ; 8       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|write_tx_holding                                                                                                                                                                           ; 8       ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|Equal1~0                                                                                                                                                     ; 8       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|control_wr_strobe                                                                                                                                                                          ; 8       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|shift_reg[2]~1                                                                                                                                                                             ; 8       ;
; mi_nios:u0|mi_nios_LED:led|always0~2                                                                                                                                                                                                                              ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                     ; 7       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                          ; 7       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                 ; 7       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                 ; 7       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; 7       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                              ; 7       ;
; mi_nios:u0|mi_nios_jtag:jtag|always2~0                                                                                                                                                                                                                            ; 7       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|data_to_cpu[4]~2                                                                                                                                                                           ; 7       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; 7       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|write                                                                                                                                                                                  ; 7       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~2                                                                                                                                            ; 7       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~1                                                                                                                                            ; 7       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|out_endofpacket~0                                                                                                                                   ; 7       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rf_source_data[83]~2                                                                                                                                              ; 7       ;
; mi_nios:u0|mi_nios_sdram:sdram|i_count[2]                                                                                                                                                                                                                         ; 7       ;
; mi_nios:u0|mi_nios_cpu:cpu|Equal2~4                                                                                                                                                                                                                               ; 7       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_ctrl_retaddr~0                                                                                                                                                                                                                       ; 7       ;
; mi_nios:u0|mi_nios_cpu:cpu|Equal2~3                                                                                                                                                                                                                               ; 7       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                   ; 7       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[0]                                                                                                                                                                                                                              ; 7       ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_break                                                                                                                                                                                                                           ; 7       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mi_nios_cpu_jtag_debug_module_phy|virtual_state_cdr                             ; 7       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_state.010000000                                                                                                                                                                                                                  ; 7       ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|entries[0]                                                                                                                                                   ; 7       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|tx_holding_primed                                                                                                                                                                          ; 7       ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                  ; 7       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|state[4]                                                                                                                                                                                   ; 7       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|state[0]                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal                                    ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0                                                         ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                 ; 6       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                             ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~11                                                                                                                                               ; 6       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_wr_strobe~3                                                                                                                                                                                                               ; 6       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                             ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                   ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                          ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                              ; 6       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|t_ena                                                                                                                                                                               ; 6       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[0]                                                         ; 6       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                  ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|address[0]                                                                                                                                                                             ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_dst_regnum[3]~0                                                                                                                                                                                                                      ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|R_valid                                                                                                                                                                                                                                ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[64]                                                                                                                                             ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                       ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                            ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                       ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                      ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                         ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                         ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                         ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                         ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                         ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                         ; 6       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|state                                                                                                                                                                               ; 6       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_count[1]                                                                                                                                                                                                                         ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|WideOr0~2                                                                                                                                                         ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_valid~0                                                                                                                                              ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                       ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                            ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router|Equal2~1                                                                                                                                                           ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                   ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                         ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[7]                                                                                                                                                                                                                         ; 6       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                    ; 6       ;
; mi_nios:u0|mi_nios_sdram:sdram|f_select                                                                                                                                                                                                                           ; 6       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_state.000100000                                                                                                                                                                                                                  ; 6       ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|entries[1]                                                                                                                                                   ; 6       ;
; mi_nios:u0|mi_nios_sdram:sdram|f_pop                                                                                                                                                                                                                              ; 6       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|always11~0                                                                                                                                                                                 ; 6       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|Equal9~0                                                                                                                                                                                   ; 6       ;
; mi_nios:u0|mi_nios_LED:led|always0~0                                                                                                                                                                                                                              ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                                        ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[7]                                                                                                                                                                                                                        ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                                        ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[13]                                                                                                                                                                                                                       ; 6       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[12]                                                                                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~23                              ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~22                              ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12                                           ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11                                           ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6                                                           ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                      ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0                                                               ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                 ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                 ; 5       ;
; mi_nios:u0|mi_nios_timer:timer|control_wr_strobe                                                                                                                                                                                                                  ; 5       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[0]                                                         ; 5       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[3]                                                         ; 5       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[4]                                                         ; 5       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[5]                                                         ; 5       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[1]                                                         ; 5       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[2]                                                         ; 5       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|p1_data_to_cpu[15]~16                                                                                                                                                                      ; 5       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_wr_strobe~2                                                                                                                                                                                                               ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                  ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~6                                                                                                                                            ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                              ; 5       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[1]                                                         ; 5       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[2]                                                         ; 5       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[3]                                                         ; 5       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[4]                                                         ; 5       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[5]                                                         ; 5       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|ROE                                                                                                                                                                                        ; 5       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[17]                  ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                          ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                  ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                  ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~5                                                                                                                                            ; 5       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                     ; 5       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_avalon_reg:the_mi_nios_cpu_nios2_avalon_reg|Equal0~1                                                                                                                 ; 5       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_avalon_reg:the_mi_nios_cpu_nios2_avalon_reg|Equal0~0                                                                                                                 ; 5       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[20]                                                                                                                                                                                                                               ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                                                                         ; 5       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|td_shift~6                                                                                                                                                                          ; 5       ;
; mi_nios:u0|mi_nios_cpu:cpu|hbreak_req~0                                                                                                                                                                                                                           ; 5       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                       ; 5       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_ctrl_shift_logical~0                                                                                                                                                                                                                 ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~3                                                                                                                                            ; 5       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a     ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_007|WideOr1                                                                                                                                                  ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~0                                                                                                                                         ; 5       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|p1_wr_strobe~0                                                                                                                                                                             ; 5       ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_br_cmp                                                                                                                                                                                                                          ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_001:router_001|Equal2~1                                                                                                                                                   ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_valid~0                                                                                                                                              ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~1                                                                                                                                            ; 5       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[10]                                                                                                                                                                                                                        ; 5       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|wr_strobe                                                                                                                                                                                  ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; 5       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                          ; 5       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                         ; 5       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[9]                                                                                                                                                                                                                        ; 5       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[10]                                                                                                                                                                                                                       ; 5       ;
; mi_nios:u0|mi_nios_cpu:cpu|Add1~7                                                                                                                                                                                                                                 ; 5       ;
; mi_nios:u0|mi_nios_cpu:cpu|Add1~5                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~19                                   ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2                                         ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0                                                                                                                       ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                         ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                             ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                        ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                      ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                    ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                     ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                      ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~2                                                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~2                                                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                           ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                           ; 4       ;
; mi_nios:u0|mi_nios_timer:timer|Equal0~10                                                                                                                                                                                                                          ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                          ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                          ; 4       ;
; mi_nios:u0|mi_nios_timer:timer|Equal6~3                                                                                                                                                                                                                           ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|always0~0                                                                                                                                                     ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~10                                                                                                                                           ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~9                                                                                                                                            ; 4       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|status_wr_strobe                                                                                                                                                                           ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]~1                                                                                                                                  ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]~0                                                                                                                                  ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                          ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                 ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                 ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                          ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                           ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_avalon_reg:the_mi_nios_cpu_nios2_avalon_reg|Equal0~2                                                                                                                 ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|readdata~3                                                                                                                                                                             ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_avalon_reg:the_mi_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                          ; 4       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|RRDY                                                                                                                                                                                       ; 4       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|TOE                                                                                                                                                                                        ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                      ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|read~0                                                                                                                                                     ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                               ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                     ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                               ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                    ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                  ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                               ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[15]                                                                                                                                                                                                                        ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[14]                                                                                                                                                                                                                        ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[13]                                                                                                                                                                                                                        ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[12]                                                                                                                                                                                                                        ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                        ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[9]                                                                                                                                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_sdram:sdram|i_count[0]                                                                                                                                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_sdram:sdram|i_refs[0]                                                                                                                                                                                                                          ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                            ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                             ; 4       ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                      ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                             ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                             ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                             ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                            ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                            ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                            ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                            ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                            ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                             ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                             ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                             ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                             ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[17]                                                                                                                                                                                                                               ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[18]                                                                                                                                                                                                                               ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[19]                                                                                                                                                                                                                               ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~1                                                                                                                                           ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|local_read~0                                                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0                                                                                                                                   ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~4                                                                                                                                            ; 4       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                        ; 4       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                       ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|Equal0~0                                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_count[0]                                                                                                                                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_007|update_grant~0                                                                                                                                           ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                             ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                             ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[26]                                                                                                                                                                                                                               ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[25]                                                                                                                                                                                                                               ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|Equal2~9                                                                                                                                                                                                                               ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                   ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|Equal101~3                                                                                                                                                                                                                             ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem_used[1]~0                                                                                                                                 ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                            ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router|always1~1                                                                                                                                                          ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                       ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                      ; 4       ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                      ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|ir[0]                    ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|ir[1]                    ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|enable_action_strobe     ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                               ; 4       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                            ; 4       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                     ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mi_nios_cpu_jtag_debug_module_phy|virtual_state_uir~0                           ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                ; 4       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_next~17                                                                                                                                                                                                                          ; 4       ;
; mi_nios:u0|mi_nios_sdram:sdram|LessThan1~0                                                                                                                                                                                                                        ; 4       ;
; mi_nios:u0|mi_nios_sdram:sdram|i_state.111                                                                                                                                                                                                                        ; 4       ;
; mi_nios:u0|mi_nios_sdram:sdram|Selector24~0                                                                                                                                                                                                                       ; 4       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_count[2]                                                                                                                                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                ; 4       ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|always2~2                                                                                                                                                    ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router|Equal0~4                                                                                                                                                           ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router|Equal3~2                                                                                                                                                           ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_001:router_001|Equal0~4                                                                                                                                                   ; 4       ;
; mi_nios:u0|mi_nios_sdram:sdram|Selector25~4                                                                                                                                                                                                                       ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[8]                                                                                                                                                                                                                                ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_rdctl_inst                                                                                                                                                                                                                      ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[1]                                                                                                                                                                                                                              ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~1                                                                                                                                           ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|waitrequest_reset_override                                                                                                               ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|wait_latency_counter[0]                                                                                                                  ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|wait_latency_counter[1]                                                                                                                  ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[9]                                                                                                                                                                                                                                ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[10]                                                                                                                                                                                                                               ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[22]                                                                                                                                                                                                                               ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|uav_read                                                                                                                                 ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~2                                                                                                                                            ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                          ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                    ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                               ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_waitrequest_generated~0                                                                                                                                ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|Mux37~0                        ; 4       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_next.010000000                                                                                                                                                                                                                   ; 4       ;
; mi_nios:u0|mi_nios_sdram:sdram|WideOr16~0                                                                                                                                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|rd_data[40]~1                                                                                                                                                ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~0                                                                                                                                            ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[2]                                                                                                                                                                                                                                ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                   ; 4       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                      ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[31]                         ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|MonARegAddrInc[8]~16                                                                                                             ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6gf1:auto_generated|q_b[1]                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6gf1:auto_generated|q_b[2]                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6gf1:auto_generated|q_b[3]                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6gf1:auto_generated|q_b[4]                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6gf1:auto_generated|q_b[5]                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6gf1:auto_generated|q_b[6]                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6gf1:auto_generated|q_b[7]                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6gf1:auto_generated|q_b[0]                                                                                                         ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[2]                                                                                                                                                                                                                              ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[11]                                                                                                                                                                                                                       ; 4       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[24]                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                    ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5                                       ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                             ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7                                                    ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6                                                       ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8                                       ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                               ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                          ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                      ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                      ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                      ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                          ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                    ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_ctrl_logic~9                                                                                                                                                                                                                         ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                           ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|force_reload                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|counter_is_running                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                           ; 3       ;
; mi_nios:u0|mi_nios_jtag:jtag|pause_irq                                                                                                                                                                                                                            ; 3       ;
; mi_nios:u0|mi_nios_jtag:jtag|ien_AF                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|timeout_occurred                                                                                                                                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[23]                  ; 3       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|write1                                                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~8                                                                                                                                            ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~7                                                                                                                                            ; 3       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|endofpacketvalue_reg[7]                                                                                                                                                                    ; 3       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|endofpacketvalue_reg[6]                                                                                                                                                                    ; 3       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|endofpacketvalue_reg[0]                                                                                                                                                                    ; 3       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|endofpacketvalue_reg[1]                                                                                                                                                                    ; 3       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|endofpacketvalue_reg[2]                                                                                                                                                                    ; 3       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|endofpacketvalue_reg[5]                                                                                                                                                                    ; 3       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|rx_holding_reg[5]                                                                                                                                                                          ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|read~0                                                                                                                                                        ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                    ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                       ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                          ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|read~0                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|read~0                                                                                                                                                     ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[24]                  ; 3       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; 3       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|td_shift~12                                                                                                                                                                         ; 3       ;
; mi_nios:u0|mi_nios_jtag:jtag|av_waitrequest                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[31]                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[30]                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[29]                  ; 3       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|endofpacketvalue_reg[3]                                                                                                                                                                    ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[18]                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[19]                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|writedata[1]                                                                                                                                                                           ; 3       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|TRDY~0                                                                                                                                                                                     ; 3       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|EOP                                                                                                                                                                                        ; 3       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|endofpacketvalue_reg[4]                                                                                                                                                                    ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                    ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                      ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_ready~0                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                       ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_ready~0                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                       ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_ready~0                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_oci_debug:the_mi_nios_cpu_nios2_oci_debug|monitor_error                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rst2                                                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|r_ena1                                                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_jtag:jtag|r_val                                                                                                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[25]                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_avalon_reg:the_mi_nios_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                     ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|writedata[0]                                                                                                                                                                           ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[27]                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[28]                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[26]                  ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|i_refs[1]                                                                                                                                                                                                                          ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|i_refs[2]                                                                                                                                                                                                                          ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_avalon_reg:the_mi_nios_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                     ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[20]                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[21]                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                                                                                                      ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_bstatus_reg                                                                                                                                                                                                                          ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_estatus_reg                                                                                                                                                                                                                          ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                                          ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|read                                                                                                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|WideOr1                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_valid~0                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; 3       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|write~0                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|always0~0                                                                                                                                                                           ; 3       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rvalid0                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_jtag:jtag|t_dav                                                                                                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_oci_debug:the_mi_nios_cpu_nios2_oci_debug|monitor_ready                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|Selector35~0                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[27]~0                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[24]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[23]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[22]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[10]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_br_nxt~0                                                                                                                                                                                                                        ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[25]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[26]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[27]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[28]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[29]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[30]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[31]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|Equal101~1                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|Equal2~8                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_ctrl_exception~5                                                                                                                                                                                                                     ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|Equal2~1                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|Equal2~0                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|av_readdatavalid~5                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted~0                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|av_waitrequest~2                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]~0                                                                                                                    ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                      ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]                                                                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|read~0                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[35]                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_sysclk:the_mi_nios_cpu_jtag_debug_module_sysclk|jdo[22]                  ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                       ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router|Equal5~0                                                                                                                                                           ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|WideOr6~0                                                                                                                                                                                                                          ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|i_state.001                                                                                                                                                                                                                        ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|wr_address                                                                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[64]                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|WideOr0~1                                                                                                                                                         ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|WideOr0~0                                                                                                                                                         ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                        ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                        ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router|Equal3~0                                                                                                                                                           ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|Selector32~0                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src2[4]                                                                                                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src2[3]                                                                                                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[46]                                                                                                                                             ; 3       ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc_no_crst_nxt[0]~0                                                                                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src2[0]                                                                                                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src2[1]                                                                                                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src2[2]                                                                                                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|uav_waitrequest~0                                                                                                                        ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[11]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[12]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[13]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[14]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[15]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[16]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[17]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[18]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[19]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[20]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|F_pc[21]                                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|data_wr_strobe                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem~0                                                                                                                                                          ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|rp_valid~0                                                                                                                                                          ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_ready~0                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                       ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|WideOr8~0                                                                                                                                                                                                                          ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|pending~8                                                                                                                                                                                                                          ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|active_cs_n                                                                                                                                                                                                                        ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|pending~6                                                                                                                                                                                                                          ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|pending~4                                                                                                                                                                                                                          ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|rd_data[39]~2                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|rd_data[26]~0                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_sdram:sdram|active_rnw                                                                                                                                                                                                                         ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                   ; 3       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                       ; 3       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|SSO_reg                                                                                                                                                                                    ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[15]                         ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[31]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[30]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[29]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[28]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[27]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[26]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[25]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[24]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[23]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[22]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[21]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[20]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[19]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[18]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[17]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[16]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[13]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[12]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[15]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[14]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[11]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[10]                                                                                                                                                                                                               ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[9]                                                                                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[8]                                                                                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[7]                                                                                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[5]                                                                                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[4]                                                                                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[6]                                                                                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[3]                                                                                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[2]                                                                                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[1]                                                                                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[0]                                                                                                                                                                                                                ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[7]                          ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|MonDReg[8]                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                                                                    ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[0]                                                                                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[35]                         ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_oci_debug:the_mi_nios_cpu_nios2_oci_debug|jtag_break                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[24]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[17]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[21]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                 ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[5]                                                                                                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[6]                                                                                                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[7]                                                                                                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[8]                                                                                                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[9]                                                                                                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[10]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[11]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[12]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[13]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[14]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[15]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[16]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[17]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[18]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[19]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[20]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[21]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[22]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[23]                                                                                                                                                                                                                             ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[4]                                                                                                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_src1[3]                                                                                                                                                                                                                              ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                                                  ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[14]                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[16]                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[17]                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[18]                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[19]                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[20]                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[21]                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[22]                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|W_alu_result[23]                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[0]                          ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~10                                      ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                         ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8                                                       ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                                                  ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~4                                                           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7                                                         ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3                                                         ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1                                                         ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                         ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1                                                                ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0                                                                ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                              ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1                                                         ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0                                                              ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                      ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                    ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                    ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                      ; 2       ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0                                                                                                                     ; 2       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_wr_dst_reg~7                                                                                                                                                                                                                         ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|read~4                                                                                                                                                          ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|read~4                                                                                                                                         ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|read~4                                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_cpu:cpu|D_ctrl_exception~6                                                                                                                                                                                                                     ; 2       ;
; mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|always2~3                                                                                                                                                    ; 2       ;
; mi_nios:u0|mi_nios_sdram:sdram|Selector25~6                                                                                                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~55                                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                          ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                          ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                          ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                          ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                           ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                           ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                           ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                           ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                          ; 2       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                             ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                           ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~54                                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~53                                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~52                                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~51                                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~50                                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~48                                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem~47                                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                           ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[14]                                                                                                                                                                                                              ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[13]                                                                                                                                                                                                              ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[12]                                                                                                                                                                                                              ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[11]                                                                                                                                                                                                              ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[9]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[8]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[6]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[5]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[13]                                                                                                                                                                                                              ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[12]                                                                                                                                                                                                              ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[14]                                                                                                                                                                                                              ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[11]                                                                                                                                                                                                              ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[9]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[8]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[5]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[6]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[15]                                                                                                                                                                                                              ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[15]                                                                                                                                                                                                              ; 2       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|jupdate1                                                                                                                                                                            ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                          ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[4]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[4]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[13]                         ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[3]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[3]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[12]                         ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|control_register[1]                                                                                                                                                                                                                ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[1]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[1]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[10]                         ; 2       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[9]                          ; 2       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[11]                         ; 2       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[14]                         ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~21                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem~15                                                                                                                                                     ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem~14                                                                                                                                                     ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~20                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem~13                                                                                                                                                     ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~19                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem~12                                                                                                                                                     ; 2       ;
; mi_nios:u0|mi_nios_jtag:jtag|woverflow                                                                                                                                                                                                                            ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~18                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem~11                                                                                                                                                     ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~17                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~16                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~15                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~14                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~13                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~12                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[16]                         ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[0]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[0]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~11                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem~10                                                                                                                                                     ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[7]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[7]                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem~7                                                                                                                                                        ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~10                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem~9                                                                                                                                                      ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem~6                                                                                                                                                        ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem~8                                                                                                                                                      ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~9                                                                                                                                        ; 2       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                         ; 2       ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_jtag_debug_module_wrapper:the_mi_nios_cpu_jtag_debug_module_wrapper|mi_nios_cpu_jtag_debug_module_tck:the_mi_nios_cpu_jtag_debug_module_tck|sr[8]                          ; 2       ;
; mi_nios:u0|mi_nios_jtag:jtag|ien_AE~0                                                                                                                                                                                                                             ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|Equal6~5                                                                                                                                                                                                                           ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~8                                                                                                                                        ; 2       ;
; mi_nios:u0|mi_nios_jtag:jtag|rvalid                                                                                                                                                                                                                               ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem~7                                                                                                                                        ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem~7                                                                                                                                                      ; 2       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|t_pause                                                                                                                                                                             ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[10]                                                                                                                                                                                                              ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_h_register[10]                                                                                                                                                                                                              ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|Equal6~4                                                                                                                                                                                                                           ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[2]                                                                                                                                                                                                               ; 2       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                     ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|mi_nios_cpu_ociram_sp_ram_module:mi_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_om71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; mi_nios_cpu_ociram_default_contents.mif ; M9K_X26_Y9_N0  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_a_module:mi_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5gf1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; mi_nios_cpu_rf_ram_a.mif                ; M9K_X26_Y18_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6gf1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; mi_nios_cpu_rf_ram_b.mif                ; M9K_X26_Y17_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom|altsyncram_sp31:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; ROM              ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; mi_nios_flash_boot_rom.hex              ; M9K_X26_Y11_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                    ; M9K_X5_Y7_N0   ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                    ; M9K_X8_Y5_N0   ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_b_module:mi_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6gf1:auto_generated|ALTSYNCRAM                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_register_bank_a_module:mi_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5gf1:auto_generated|ALTSYNCRAM                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |practica4|mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_ocimem:the_mi_nios_cpu_nios2_ocimem|mi_nios_cpu_ociram_sp_ram_module:mi_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_om71:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(10001000100110010111101011111001) (-289051463) (-2003207431) (-7-7-6-6-8-50-7)    ;(10101011101010101110010110010101) (-277731505) (-1414863467) (-5-4-5-5-1-10-6-11)   ;(00110010111111010001010011010001) (1982245025) (855446737) (32FD14D1)   ;(10110110011000011001001111000100) (1000017574) (-1235119164) (-4-9-9-14-6-12-3-12)   ;(11000110101001101010101000001001) (1463681825) (-962156023) (-3-9-5-9-5-5-15-7)   ;(00001011010000111101111001011011) (1320757133) (188997211) (B43DE5B)   ;(11010001110110010011000000101000) (-1316580434) (-774295512) (-2-14-2-6-12-15-13-8)   ;(10111100110100001000111000101010) (1833812922) (-1127182806) (-4-3-2-15-7-1-13-6)   ;
;8;(00011100100010111010111010000101) (-852240091) (478916229) (1C8BAE85)    ;(10110001000111011010110101100011) (477032413) (-1323455133) (-4-14-14-2-5-2-9-13)   ;(10000110010011011101111101100010) (-711969292) (-2041716894) (-7-9-11-2-20-9-14)   ;(01101000001100000001010010000110) (-1428438738) (1747981446) (68301486)   ;(01010001101000111101100011010000) (3270672) (1369692368) (51A3D8D0)   ;(01111010111101111101001110011110) (833300692) (2063061918) (7AF7D39E)   ;(01000111011000011011010100000011) (-1417151245) (1197585667) (4761B503)   ;(00101010100101110110111000010100) (950699728) (714567188) (2A976E14)   ;
;16;(10011000000101000001000001000001) (1669683267) (-1743515583) (-6-7-14-11-14-15-11-15)    ;(01001100000111110110010001110001) (-739821487) (1277125745) (4C1F6471)   ;(01000001110111000000101000110101) (-1980478583) (1104939573) (41DC0A35)   ;(01111101010010000100101011100011) (1079594399) (2101889763) (7D484AE3)   ;(00101010000100110010100111110011) (909657467) (705898995) (2A1329F3)   ;(01000100111011001111010010011001) (-1674311417) (1156379801) (44ECF499)   ;(11011100110011011101000100100101) (-19460037) (-590491355) (-2-3-3-2-2-14-13-11)   ;(00100100000000010100001011101001) (105274055) (604062441) (240142E9)   ;
;24;(00111011011111100100101100000101) (-1252489187) (998132485) (3B7E4B05)    ;(10111011100100101110011101100010) (1714269412) (-1148000414) (-4-4-6-13-1-8-9-14)   ;(01000101100101001010001111000101) (-1602361943) (1167369157) (4594A3C5)   ;(11101010000011011001010000001111) (1720501535) (-368208881) (-1-5-15-2-6-11-15-1)   ;(01100110010100100101110101111100) (-1817994370) (1716673916) (66525D7C)   ;(00001111010101010010001001000010) (1725221102) (257237570) (F552242)   ;(01000101001010111101010100101101) (-1634731193) (1160500525) (452BD52D)   ;(11010001111101001110110100010001) (-1307644061) (-772477679) (-2-140-11-1-2-14-15)   ;
;32;(01011101010110010000010000100010) (1378718394) (1566114850) (5D590422)    ;(11001000000000010110101101011111) (1812422351) (-939431073) (-3-7-15-14-9-4-10-1)   ;(10011010101110010100111100000111) (1920920573) (-1699131641) (-6-5-4-6-110-15-9)   ;(00010110101110101100100110110100) (-1638422632) (381340084) (16BAC9B4)   ;(11111110010101101001101011100011) (-152262435) (-27878685) (-1-10-9-6-5-1-13)   ;(11000110111000011110011011100111) (1482520161) (-958273817) (-3-9-1-14-1-9-1-9)   ;(00101111111100011001100100110010) (1479347166) (804362546) (2FF19932)   ;(11111110101100000101100010101101) (-123723523) (-21997395) (-1-4-15-10-7-5-3)   ;
;40;(00011101110011001110011001010001) (-731804175) (499967569) (1DCCE651)    ;(11100001100010111001101111111011) (659905291) (-510944261) (-1-14-7-4-6-40-5)   ;(11100010111101001111110001100100) (792365662) (-487261084) (-1-130-110-3-9-12)   ;(00000101110100110100100001000111) (564644107) (97732679) (5D34847)   ;(00000111011110101000000101000011) (736500503) (125468995) (77A8143)   ;(00101100111001000010000001111111) (1176052881) (753148031) (2CE4207F)   ;(00111111001111100101000100010011) (-872484169) (1061048595) (3F3E5113)   ;(11000010010011010010100000000011) (1035380817) (-1035130877) (-3-13-11-2-13-7-15-13)   ;
;48;(11100010100010011011010100000011) (759521921) (-494291709) (-1-13-7-6-4-10-15-13)    ;(11010001011010111100110101001110) (-1350063966) (-781464242) (-2-14-9-4-3-2-11-2)   ;(01010111101010000100000111001111) (604557069) (1470644687) (57A841CF)   ;(00010001100101001111011101010100) (2145173524) (294975316) (1194F754)   ;(01011100100100100101101000110001) (1296971413) (1553095217) (5C925A31)   ;(01000000111111010110100101000110) (-2070219142) (1090349382) (40FD6946)   ;(11100011100101111110010111010111) (862952245) (-476584489) (-1-12-6-8-1-10-2-9)   ;(11101010110110100111010101010011) (1783662041) (-354781869) (-1-5-2-5-8-10-10-13)   ;
;56;(11101011101010001110110000000001) (1869355519) (-341251071) (-1-4-5-7-1-3-15-15)    ;(11110101101100111001110100001011) (-1223061365) (-172778229) (-10-4-12-6-2-15-5)   ;(10001000101011110011100110100011) (-281692191) (-2001782365) (-7-7-50-12-6-5-13)   ;(01011011011111110010010000111110) (1190138428) (1535059006) (5B7F243E)   ;(01001111001010111011010010111010) (-434751376) (1328264378) (4F2BB4BA)   ;(10010100010100011010001000110100) (1088994230) (-1806589388) (-6-11-10-14-5-13-12-12)   ;(00010000111111011001100001001101) (2077314115) (285055053) (10FD984D)   ;(10101101010011101111010011110111) (-106721763) (-1387334409) (-5-2-11-10-110-9)   ;
;64;(01111111111010010111111110001011) (1329826669) (2146008971) (7FE97F8B)    ;(00001000111010100110000101001101) (1072460515) (149578061) (8EA614D)   ;(10011111001011000101110011110100) (-1917237766) (-1624482572) (-60-13-3-10-30-12)   ;(00111111100100001011011110100010) (-845800950) (1066448802) (3F90B7A2)   ;(10001100001010111100011101110100) (77416730) (-1943287948) (-7-3-13-4-3-8-8-12)   ;(01000101110111010110001110100101) (-1580222003) (1172136869) (45DD63A5)   ;(00110010000001000011001010011100) (1906063938) (839135900) (3204329C)   ;(10011001000010011011111000001101) (1767010181) (-1727414771) (-6-6-15-6-4-1-15-3)   ;
;72;(10111110011001011100100101111011) (2001050443) (-1100625541) (-4-1-9-10-3-6-8-5)    ;(01111000111100111101010010100100) (632301300) (2029245604) (78F3D4A4)   ;(00111110111010001011011100011100) (-917801158) (1055438620) (3EE8B71C)   ;(10011110100110100000110111100100) (-1983887386) (-1634071068) (-6-1-6-5-15-2-1-12)   ;(01010110110110110100001001101011) (519157505) (1457209963) (56DB426B)   ;(11100110100001101001110110000001) (1158706119) (-427385471) (-1-9-7-9-6-2-7-15)   ;(00100000101010110000011001010010) (-242364174) (548079186) (20AB0652)   ;(00000101110100100100011111101101) (564443755) (97667053) (5D247ED)   ;
;80;(00011110110111001100111100010010) (-627819874) (517787410) (1EDCCF12)    ;(00011110010010000011101101011010) (-672931764) (508050266) (1E483B5A)   ;(10001110010010001110111100011110) (286840602) (-1907822818) (-7-1-11-7-10-14-2)   ;(11110001100110101110111110111111) (-1631210101) (-241504321) (-14-6-5-10-4-1)   ;(10011000001100110101110100100011) (1679329609) (-1741464285) (-6-7-12-12-10-2-13-13)   ;(10010101010010101100100100100011) (1187217609) (-1790260957) (-6-10-11-5-3-6-13-13)   ;(01000110011110011100111011010110) (-1511136322) (1182387926) (4679CED6)   ;(10101110000110001101100110111000) (-24139462) (-1374103112) (-5-1-14-7-2-6-4-8)   ;
;88;(10111110010101111101101101001000) (1995461378) (-1101538488) (-4-1-10-8-2-4-11-8)    ;(00101010111110010011001111100011) (981264447) (720974819) (2AF933E3)   ;(00111111000001001110001001000100) (-888773488) (1057284676) (3F04E244)   ;(01011101000100011100100101011000) (1356860882) (1561446744) (5D11C958)   ;(01100101101111011010100011001011) (-1885126631) (1706928331) (65BDA8CB)   ;(11000101001111111110011001100100) (1329919958) (-985667996) (-3-10-120-1-9-9-12)   ;(01111001011111001110101011001000) (694714366) (2038229704) (797CEAC8)   ;(10101010101001000000011011100101) (-379290785) (-1432090907) (-5-5-5-11-15-9-1-11)   ;
;96;(11110111100001011110001001001110) (-1036416662) (-142220722) (-8-7-10-1-13-11-2)    ;(10010101010100010000000001110111) (1188873333) (-1789853577) (-6-10-10-14-15-15-8-9)   ;(01011011011011110101010110100011) (1186168995) (1534023075) (5B6F55A3)   ;(00101010001111000111010010011010) (922104936) (708605082) (2A3C749A)   ;(10101001001011100110101011100110) (-516828784) (-1456575770) (-5-6-13-1-9-5-1-10)   ;(10110010000100010111111110110000) (573983528) (-1307476048) (-4-13-14-14-80-50)   ;(00100110001010100010010101001110) (317455220) (640296270) (262A254E)   ;(10111000110001001101101001110100) (1430861034) (-1195058572) (-4-7-3-11-2-5-8-12)   ;
;104;(11110110100100000111000011101110) (-1133707422) (-158306066) (-9-6-15-8-15-1-2)    ;(10011110011111111000000010111000) (-1992593862) (-1635811144) (-6-1-80-7-15-4-8)   ;(10000011010001010010100010110100) (-1014102570) (-2092619596) (-7-12-11-10-13-7-4-12)   ;(01001010101011110110110110011000) (-893817018) (1253010840) (4AAF6D98)   ;(10010110000000100011001101110010) (1265104728) (-1778240654) (-6-9-15-13-12-12-8-14)   ;(11010001000101100110001111101101) (-1377348727) (-787061779) (-2-14-14-9-9-12-1-3)   ;(00110011101000111100000000000111) (2055772711) (866369543) (33A3C007)   ;(00001110011111110000011011101110) (1637603356) (243205870) (E7F06EE)   ;
;112;(00110100001110000101011110000111) (2121086311) (876107655) (34385787)    ;(00101110110111111101011110110000) (1372786364) (786421680) (2EDFD7B0)   ;(00000000110101100000111001001011) (65407113) (14028363) (D60E4B)   ;(01001001010100110101110000110000) (-1022827588) (1230199856) (49535C30)   ;(11101000001111110101110000010100) (1534845542) (-398500844) (-1-7-120-10-3-14-12)   ;(01011110000011000100110001011001) (1455562483) (1577864281) (5E0C4C59)   ;(00011101011110111001010001001010) (-758255184) (494638154) (1D7B944A)   ;(01101010111001101001011100110001) (-1170937483) (1793496881) (6AE69731)   ;
;120;(10111111100001000001010011100100) (2110718214) (-1081862940) (-40-7-11-14-11-1-12)    ;(01110100010100011100001000010010) (-18109922) (1951515154) (7451C212)   ;(01110100111011011110011011010010) (30912378) (1961748178) (74EDE6D2)   ;(00001000000011101010111110100101) (1003527645) (135180197) (80EAFA5)   ;(11110010000100000101001011011000) (-1573726450) (-233811240) (-13-14-15-10-13-2-8)   ;(11001100000010000001100111111011) (-2080795709) (-871884293) (-3-3-15-7-14-60-5)   ;(10001001100100111110010110110110) (-190564168) (-1986796106) (-7-6-6-12-1-10-4-10)   ;(11100010000011110010110111110110) (720816284) (-502321674) (-1-13-150-13-20-10)   ;
;128;(00001111001001100111101001100101) (1711475145) (254179941) (F267A65)    ;(01111010100011101000010000000111) (801051063) (2056160263) (7A8E8407)   ;(11100111101111100110010101101101) (1274652073) (-406952595) (-1-8-4-1-9-10-9-3)   ;(00000001101110100100110010100011) (156446243) (28986531) (1BA4CA3)   ;(01111111100110011000111001000100) (1303856160) (2140769860) (7F998E44)   ;(00101001110110000011010000100000) (871064744) (702034976) (29D83420)   ;(00010100100111111001101001110011) (-1847252133) (346004083) (149F9A73)   ;(01100100001110101110010100011110) (-2025888508) (1681581342) (643AE51E)   ;
;136;(00010010010101110001010011010011) (-2069354973) (307696851) (125714D3)    ;(01101110010010011101110000100001) (-820094903) (1850334241) (6E49DC21)   ;(00001011001000100111100101000110) (1310474506) (186808646) (B227946)   ;(00110110000010101000001101111101) (-1987433017) (906658685) (360A837D)   ;(10110010000110000111000001110100) (575776034) (-1307021196) (-4-13-14-7-8-15-8-12)   ;(00010111101100001011110110111101) (-1540830621) (397458877) (17B0BDBD)   ;(10010011100011111100011100111101) (1008416641) (-1819293891) (-6-12-70-3-8-12-3)   ;(11100111001111110101000000011110) (1234839554) (-415281122) (-1-8-120-10-15-14-2)   ;
;144;(01110000101101011011100001111110) (-387116768) (1890957438) (70B5B87E)    ;(00101010001010101110110110001010) (917599316) (707456394) (2A2AED8A)   ;(11111001011011001100100010000001) (-644633577) (-110311295) (-6-9-3-3-7-7-15)   ;(00000010000110110100100111100001) (206644741) (35342817) (21B49E1)   ;(10000110100100010110000000001101) (-691066819) (-2037293043) (-7-9-6-14-9-15-15-3)   ;(10110100010111100001110100010010) (797122292) (-1268900590) (-4-11-10-1-14-2-14-14)   ;(01100100110110010110010001001110) (-1976188828) (1691968590) (64D9644E)   ;(01001000011011001011101011111001) (-1114348277) (1215085305) (486CBAF9)   ;
;152;(00111000011010101100111100100000) (-1557387152) (946523936) (386ACF20)    ;(00001101000100111000010011010100) (1504702324) (219382996) (D1384D4)   ;(01100010010001010101111101110111) (2073773919) (1648713591) (62455F77)   ;(10000110011011111101111000100000) (-701569796) (-2039488992) (-7-9-90-2-1-140)   ;(00000000011011111110110011101100) (33766354) (7335148) (6FECEC)   ;(10010100111010000100010100010100) (1136715590) (-1796717292) (-6-11-1-7-11-10-14-12)   ;(01111011101010111100001100110011) (910290519) (2074854195) (7BABC333)   ;(10101111101010101000010001000101) (122207975) (-1347779515) (-50-5-5-7-11-11-11)   ;
;160;(10110001000101110101111000111010) (475362942) (-1323868614) (-4-14-14-8-10-1-12-6)    ;(11100000100011011110011000101001) (560552569) (-527571415) (-1-15-7-2-1-9-13-7)   ;(01111111000100101010010100101101) (1262071511) (2131928365) (7F12A52D)   ;(00001110001100100010100100001001) (1614424411) (238168329) (E322909)   ;(00011000011110000100110111000110) (-1258920590) (410537414) (18784DC6)   ;(10110010001110111100110000100000) (586451908) (-1304703968) (-4-13-12-4-3-3-140)   ;(00100110011011001001111000110100) (338149768) (644652596) (266C9E34)   ;(11001000010101111110101011110011) (1837922177) (-933762317) (-3-7-10-8-1-50-13)   ;
;168;(00101010111000111011000101100100) (975763248) (719565156) (2AE3B164)    ;(00000011100010101100111100101010) (342547452) (59428650) (38ACF2A)   ;(11000001101010111100011000001101) (964899829) (-1045707251) (-3-14-5-4-3-9-15-3)   ;(10001010111101111000011110111101) (-59623159) (-1963489347) (-7-50-8-7-8-4-3)   ;(00000100001101110010001110101001) (415621651) (70722473) (43723A9)   ;(11000011011111001001010100101101) (1149269269) (-1015245523) (-3-12-8-3-6-10-13-3)   ;(01101001001110100011011000011111) (-1326017907) (1765422623) (693A361F)   ;(11011010010010111000111010011001) (-260103251) (-632582503) (-2-5-11-4-7-1-6-7)   ;
;176;(11111011100011111101101100010000) (-434022360) (-74458352) (-4-70-2-4-150)    ;(01001101011000110110010111110010) (-616820886) (1298359794) (4D6365F2)   ;(01110001001000110101100011101001) (-331796593) (1898141929) (712358E9)   ;(10000101110110101110000011111010) (-768766462) (-2049253126) (-7-10-2-5-1-150-6)   ;(01111110100000101010010000011000) (1198071086) (2122490904) (7E82A418)   ;(11010011010010010011011101101000) (-1160576934) (-750176408) (-2-12-11-6-12-8-9-8)   ;(01110011100111000110010111101100) (-95388190) (1939629548) (739C65EC)   ;(01110011101101100110101100011001) (-86985513) (1941334809) (73B66B19)   ;
;184;(00100010000101000010100000010110) (-89943270) (571746326) (22142816)    ;(11111111010010011000001100100010) (-55476336) (-11959518) (-11-6-7-12-13-14)   ;(00110010011001100100100101011110) (1936477240) (845564254) (3266495E)   ;(11100010011011101000001000010100) (750690542) (-496074220) (-1-13-9-1-7-13-14-12)   ;(11001000110001000111000100110001) (1873227275) (-926650063) (-3-7-3-11-8-14-12-15)   ;(01100110000001111001001111011000) (-1840739214) (1711772632) (660793D8)   ;(01101000100111111000110101101001) (-1394744393) (1755286889) (689F8D69)   ;(11111010101011100011010000001011) (-524345765) (-89246709) (-5-5-1-12-11-15-5)   ;
;192;(00110111010100011000101110100111) (-1865628945) (928091047) (37518BA7)    ;(11110010100001100101111111100101) (-1536320033) (-226074651) (-13-7-9-100-1-11)   ;(00011011101101000100111100111101) (-939919821) (464801597) (1BB44F3D)   ;(00111011110011100100010011000101) (-1226492287) (1003373765) (3BCE44C5)   ;(10101111111100101101000110001000) (144256478) (-1343041144) (-500-13-2-14-7-8)   ;(10011000010101000100001011011010) (1689714498) (-1739308326) (-6-7-10-11-11-13-2-6)   ;(10000101101110110101100010111101) (-778672559) (-2051319619) (-7-10-4-4-10-7-4-3)   ;(00001100010100110001001101011101) (1424611535) (206771037) (C53135D)   ;
;200;(01001001010111111000000010111100) (-1019783374) (1230995644) (495F80BC)    ;(10000101001111001001010111011100) (-818214100) (-2059627044) (-7-10-12-3-6-10-2-4)   ;(11011101111010010011011111110001) (89423279) (-571918351) (-2-2-1-6-12-80-15)   ;(01000001100011111001010001010010) (-2003771526) (1099928658) (418F9452)   ;(01110110011010010110010000011100) (189811090) (1986618396) (7669641C)   ;(00001110011101010010010000110100) (1635222064) (242558004) (E752434)   ;(10110000111111100001011110100111) (447119517) (-1325525081) (-4-150-1-14-8-5-9)   ;(11010001101111101001101110001000) (-1325294874) (-776037496) (-2-14-4-1-6-4-7-8)   ;
;208;(11001111101111111110101101110110) (-1725044916) (-809505930) (-30-40-1-4-8-10)    ;(10000000101101001000101000010001) (-1280221813) (-2135651823) (-7-15-4-11-7-5-14-15)   ;(10010011001001111100011010011110) (976416402) (-1826109794) (-6-12-13-8-3-9-6-2)   ;(10111110110010100101101010001000) (2032161078) (-1094034808) (-4-1-3-5-10-5-7-8)   ;(11100111000111010100001010001111) (1224430735) (-417512817) (-1-8-14-2-11-13-7-1)   ;(10110011000110001101001001110101) (675857035) (-1290218891) (-4-12-14-7-2-13-8-11)   ;(01010110111111101010001101011110) (530037888) (1459528542) (56FEA35E)   ;(00010100000011001101011010111101) (-1891814021) (336385725) (140CD6BD)   ;
;216;(10111000110010010011011111001110) (1431939586) (-1194772530) (-4-7-3-6-12-8-3-2)    ;(01010100000011101110101000110110) (256081418) (1410263606) (540EEA36)   ;(11101110010110001111110001111111) (2143365695) (-296158081) (-1-1-10-70-3-8-1)   ;(01010110000101011100001110001001) (457857963) (1444266889) (5615C389)   ;(01000110011010010010101011010000) (-1515258328) (1181297360) (46692AD0)   ;(01011100011100010011111001010001) (1286753473) (1550925393) (5C713E51)   ;(01101011101010010101111101100000) (-1090193404) (1806262112) (6BA95F60)   ;(00001110000101100110011100110010) (1605463462) (236349234) (E166732)   ;
;224;(10101100000011100100100111110101) (-226849365) (-1408349707) (-5-3-15-1-11-60-11)    ;(11001001101001011110101001110110) (1963521980) (-911873418) (-3-6-5-10-1-5-8-10)   ;(00000101101100000100110110000110) (554046606) (95440262) (5B04D86)   ;(10110010100110101100011100010010) (616249292) (-1298479342) (-4-13-6-5-3-8-14-14)   ;(01001110001101000100010010010011) (-532441425) (1312048275) (4E344493)   ;(11010100010111101101111001001000) (-1055253374) (-731980216) (-2-11-10-1-2-1-11-8)   ;(00111101101001111110010000100110) (-1038172546) (1034413094) (3DA7E426)   ;(01001101011010101000100100110111) (-614979181) (1298827575) (4D6A8937)   ;
;232;(10011001101101011001101111010100) (1819988890) (-1716151340) (-6-6-4-10-6-4-2-12)    ;(00011111100010100101011101010001) (-552513775) (529160017) (1F8A5751)   ;(10001011000001111110011001001110) (-33563718) (-1962416562) (-7-4-15-8-1-9-11-2)   ;(10110100110111001101010010010110) (836858096) (-1260596074) (-4-11-2-3-2-11-6-10)   ;(01000010111110000100111111100110) (-1871435902) (1123569638) (42F84FE6)   ;(11110001110101011001010100101111) (-1612465321) (-237660881) (-14-2-10-6-10-13-1)   ;(10100010111001011010010000101101) (-1358972075) (-1562008531) (-5-13-1-10-5-11-13-3)   ;(00010101101100011010111100010110) (-1740639870) (363966230) (15B1AF16)   ;
;240;(00010110100000000001001010111100) (-1654956022) (377492156) (168012BC)    ;(00101110001001110110011000010010) (1316695726) (774333970) (2E276612)   ;(10001001100100010011111010101010) (-191089582) (-1986969942) (-7-6-6-14-12-1-5-6)   ;(11000110000001111010000110100010) (1413877456) (-972578398) (-3-9-15-8-5-14-5-14)   ;(11111101100010110101010001001101) (-235125663) (-41200563) (-2-7-4-10-11-11-3)   ;(10101110110000110001101001010011) (30320993) (-1362945453) (-5-1-3-12-14-5-10-13)   ;(00100101111110010101100010101101) (281286959) (637098157) (25F958AD)   ;(00110110010110010000001111101100) (-1963732838) (911803372) (365903EC)   ;
;248;(00010100011101100001100001100101) (-1859553151) (343283813) (14761865)    ;(01010110100011001100001000111011) (495657425) (1452065339) (568CC23B)   ;(10110000001110000110001100000101) (385767275) (-1338481915) (-4-15-12-7-9-12-15-11)   ;(11111011100111101011110110001010) (-430241166) (-73482870) (-4-6-1-4-2-7-6)   ;(10100010010110010001000111010100) (-1404083406) (-1571221036) (-5-13-10-6-14-14-2-12)   ;(10000000011011100011111110111011) (-1301889161) (-2140258373) (-7-15-9-1-120-4-5)   ;(10011101111100110101001001100100) (-2055642986) (-1644998044) (-6-20-12-10-13-9-12)   ;(11010110001010110011100000010100) (-870176458) (-701810668) (-2-9-13-4-12-7-14-12)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |practica4|mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom|altsyncram_sp31:auto_generated|ALTSYNCRAM                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000010111000000111010) (270072) (94266) (1703A)    ;(00000100110000000000000001110100) (460000164) (79691892) (4C00074)   ;(10011000000000010100100000111010) (1664917238) (-1744746438) (-6-7-15-14-11-7-12-6)   ;(10011100111111111111100000000100) (2142447170) (-1660946428) (-6-3000-7-15-12)   ;(10011000001111111111110100011110) (1682449602) (-1740636898) (-6-7-1200-2-14-2)   ;(00000000000000000010000000111010) (20072) (8250) (203A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000001001010000000110) (112006) (37894) (9406)   ;
;8;(00000001011111111111111111000100) (137777704) (25165764) (17FFFC4)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000111101000000110) (75006) (31238) (7A06)   ;(00110000000001111000100000111010) (1706736776) (805799994) (3007883A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000111011100000110) (73406) (30470) (7706)   ;(00110000000010011000100000111010) (1707336776) (805931066) (3009883A)   ;(00011000000000000000010000100110) (-1294965250) (402654246) (18000426)   ;
;16;(00011001011111111111111100100110) (-1157189850) (427818790) (197FFF26)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000100000000110) (4006) (2054) (806)   ;(00000000001111111111010100000110) (17772406) (4191494) (3FF506)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000010100100000110) (24406) (10502) (2906)   ;(00100000001111101110100000111010) (-277403224) (540993594) (203EE83A)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;
;24;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000000000000010010100000110) (22406) (9478) (2506)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(00011001000001111000100000111010) (-1193263224) (419924026) (1907883A)   ;(00011000111111111111111111000100) (-1217189592) (419430340) (18FFFFC4)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;
;32;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)    ;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)   ;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)   ;
;40;(00100001000000000000000001000100) (-194967192) (553648196) (21000044)    ;(00100000111111111111100000011110) (-217193260) (553646110) (20FFF81E)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;
;48;(10111000001011011000100000111010) (1383009942) (-1204975558) (-4-7-13-2-7-7-12-6)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001111100000110) (17406) (7942) (1F06)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(10101000000000000000010100100110) (-630291684) (-1476393690) (-5-7-15-15-15-10-13-10)   ;(00000010110000000000000011000100) (260000304) (46137540) (2C000C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;56;(00000000000000000101100100000110) (54406) (22790) (5906)    ;(00010000000101111000100000111010) (2005704072) (269977658) (1017883A)   ;(00000000000000000000001000000110) (1006) (518) (206)   ;(00000010110000001100000000110100) (260140064) (46186548) (2C0C034)   ;(01011000100101101011000000111010) (898046424) (1486270522) (5896B03A)   ;(10110000001011111000100000111010) (383409942) (-1339062214) (-4-15-130-7-7-12-6)   ;(00000000000000000100011100000110) (43406) (18182) (4706)   ;(10111101100000000000000100000100) (1909706274) (-1115684604) (-4-2-7-15-15-14-15-12)   ;
;64;(10010011000000000000001000110111) (964674233) (-1828715977) (-6-12-15-15-15-13-12-9)    ;(01100011000000000000100000001100) (-2142446930) (1660946444) (6300080C)   ;(01100000001111111111110100100110) (1870292798) (1614806310) (603FFD26)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(10101000000000000000110000100110) (-630288084) (-1476391898) (-5-7-15-15-15-3-13-10)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000000000110000100) (260000604) (46137732) (2C00184)   ;
;72;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000000000000100100000000110) (44006) (18438) (4806)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000011101001000100) (260035104) (46152260) (2C03A44)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000100001000000110) (41006) (16902) (4206)   ;
;80;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)    ;(10110000000000000110100000111010) (369769942) (-1342150598) (-4-15-15-15-9-7-12-6)   ;(10111010000000000000000100000100) (1569706274) (-1174404860) (-4-5-15-15-15-14-15-12)   ;(00000000001010111000100000111010) (12704072) (2852922) (2B883A)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000010011111000100) (260023704) (46147524) (2C027C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;88;(00000000000000000011100100000110) (34406) (14598) (3906)    ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000011011000000110) (33006) (13830) (3606)   ;(00000000001000111000100000111010) (10704072) (2328634) (23883A)   ;(00000010110000000000000001000100) (260000104) (46137412) (2C00044)   ;(01010010110101101100000000111010) (118056424) (1389805626) (52D6C03A)   ;(01011000000000000000001100100110) (852517798) (1476395814) (58000326)   ;
;96;(00000010110000000011101111000100) (260035704) (46152644) (2C03BC4)    ;(01010010110101110000000000111010) (118116424) (1389822010) (52D7003A)   ;(01011000000000000000001000100110) (852517398) (1476395558) (58000226)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(00000100010000000000000001000100) (420000104) (71303236) (4400044)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000010101100000110) (25406) (11014) (2B06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;104;(00000000000000000010100100000110) (24406) (10502) (2906)    ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(01010010100000000000011001101000) (92519502) (1384121960) (52800668)   ;(01010000000000000001100000100110) (-147469602) (1342183462) (50001826)   ;(00000101010000000000000001000100) (520000104) (88080452) (5400044)   ;(10001000000000000000110100011110) (-335320398) (-2013262562) (-7-7-15-15-15-2-14-2)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;
;112;(00000010110000000000000110000100) (260000604) (46137732) (2C00184)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001111100000110) (17406) (7942) (1F06)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000010110111000100) (260026704) (46149060) (2C02DC4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;120;(00000000000000000001100100000110) (14406) (6406) (1906)    ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000000000000000000100100000110) (4406) (2310) (906)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000000010111000100) (260002704) (46138820) (2C005C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001001000000110) (11006) (4614) (1206)   ;
;128;(00000010110000000010000000000100) (260020004) (46145540) (2C02004)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000111100000110) (7406) (3846) (F06)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(01000000000000000110100000111010) (-2147419576) (1073768506) (4000683A)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111010000000000000000100000100) (1569706274) (-1174404860) (-4-5-15-15-15-14-15-12)   ;(00000000000011011000100000111010) (3304072) (886842) (D883A)   ;
;136;(00000101000000000000000100000100) (500000404) (83886340) (5000104)    ;(01011000000101100001001000111010) (857927424) (1477841466) (5816123A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000011000000110) (3006) (1542) (606)   ;(00110010100011001011000000111010) (1948162776) (848080954) (328CB03A)   ;(00110000000011000001011000111010) (1708045776) (806098490) (300C163A)   ;(10100101001111111111111111000100) (-1112516426) (-1522532412) (-5-10-12000-3-12)   ;(10100000001111111111100100011110) (-1612519694) (-1606420194) (-5-15-1200-6-14-2)   ;
;144;(01000000000000000110100000111010) (-2147419576) (1073768506) (4000683A)    ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010110000000000000100110101) (924673631) (-1832910539) (-6-13-3-15-15-14-12-11)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;
;152;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)    ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010100000000000000000100011) (904673209) (-1837105117) (-6-13-7-15-15-15-13-13)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;(10111011010000000000000100000100) (1689706274) (-1153433340) (-4-4-11-15-15-14-15-12)   ;(00000000000111001110000000111010) (7160072) (1892410) (1CE03A)   ;(01110100100000001111111111010100) (-2273220) (1954611156) (7480FFD4)   ;(10010100100000000000000001000100) (1104673270) (-1803550652) (-6-11-7-15-15-15-11-12)   ;
;160;(00000000100000000000000000000100) (40000004) (8388612) (800004)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111000110100000110) (17706406) (4164870) (3F8D06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111110000000000110) (17760006) (4186118) (3FE006)   ;(00000011100000000000000000110100) (340000064) (58720308) (3800034)   ;(01110011100000000000000000010100) (-102450920) (1937768468) (73800014)   ;(00110011100000000000011000011110) (2045035740) (864028190) (3380061E)   ;
;168;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000001111111101101100000110) (17755406) (4184838) (3FDB06)   ;(00000011100111100001110011110100) (347416364) (60693748) (39E1CF4)   ;(01110011100111100110000011010100) (-94990620) (1939759316) (739E60D4)   ;(00110011100000000011111100011110) (2045070140) (864042782) (33803F1E)   ;(00110011100000000011101000100110) (2045067750) (864041510) (33803A26)   ;(00000011101111111111111111000100) (357777704) (62914500) (3BFFFC4)   ;(00110011100000000011110000011110) (2045068740) (864042014) (33803C1E)   ;
;176;(00000100000000000000011111000100) (400003704) (67110852) (40007C4)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111101001000000110) (17751006) (4182534) (3FD206)   ;(00110011100000000011100000011110) (2045066740) (864040990) (3380381E)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111101100011110) (-1317551398) (-2143290594) (-7-15-1200-4-14-2)   ;(00000100000000000000011001000100) (400003104) (67110468) (4000644)   ;(00000011100000000000000000000100) (340000004) (58720260) (3800004)   ;
;184;(00000000100000000000110000000100) (40006004) (8391684) (800C04)    ;(00010000000001001001000010111010) (2001110272) (268734650) (100490BA)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111000001100000110) (17701406) (4162310) (3F8306)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110111001000000110) (17671006) (4157958) (3F7206)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111100010100000110) (17742406) (4179206) (3FC506)   ;
;192;(00110001100000000000100000001100) (1845036718) (830474252) (3180080C)    ;(00110000000011001001011010111010) (1708145976) (806131386) (300C96BA)   ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110001100111001011000000111010) (-295320872) (1906094138) (719CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)   ;(00000100000000000000000111000100) (400000704) (67109316) (40001C4)   ;(00000000100000000000100001000100) (40004104) (8390724) (800844)   ;
;200;(00010000000001001001000010111010) (2001110272) (268734650) (100490BA)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110111010000000110) (17672006) (4158470) (3F7406)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110110001100000110) (17661406) (4154118) (3F6306)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111011011000000110) (17733006) (4175366) (3FB606)   ;(00110001100000000000010000001100) (1845034718) (830473228) (3180040C)   ;
;208;(00110000000011001001011011111010) (1708146076) (806131450) (300C96FA)    ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110001100111001011000000111010) (-295320872) (1906094138) (719CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)   ;(01110000000001011000100000111010) (-441146872) (1879410746) (7005883A)   ;(00000011101111111111111111000100) (357777704) (62914500) (3BFFFC4)   ;(00010011101111110100000000100110) (-1937327250) (331300902) (13BF4026)   ;
;216;(00010000100000101100011110000100) (2040543604) (277006212) (1082C784)    ;(00010000100000000000000111000100) (2040000704) (276824516) (108001C4)   ;(00010000000001001101000011111010) (2001150372) (268751098) (1004D0FA)   ;(00000011100000000000000001110100) (340000164) (58720372) (3800074)   ;(01110011100010101011010100010100) (-99918520) (1938470164) (738AB514)   ;(00010011100001011000100000111010) (-1953663224) (327518266) (1385883A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110101111100000110) (17657406) (4153094) (3F5F06)   ;
;224;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000001111110100111000000110) (17647006) (4148742) (3F4E06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111010110100000110) (17726406) (4173062) (3FAD06)   ;(00000011100000000011111111000100) (340037704) (58736580) (3803FC4)   ;(01010011100000000000011000011110) (192519388) (1400899102) (5380061E)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00010000000000000000010000011110) (2000002036) (268436510) (1000041E)   ;
;232;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000001111111001101100000110) (17715406) (4168454) (3F9B06)   ;(00010001100001011000100000111010) (2141304072) (293963834) (1185883A)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110101000100000110) (17650406) (4149510) (3F5106)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110100000000000110) (17640006) (4145158) (3F4006)   ;
;240;(01101000000000000110100000111010) (-1442386872) (1744857146) (6800683A)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,387 / 27,275 ( 16 % ) ;
; C16 interconnects     ; 18 / 1,240 ( 1 % )      ;
; C4 interconnects      ; 2,062 / 20,832 ( 10 % ) ;
; Direct links          ; 932 / 27,275 ( 3 % )    ;
; Global clocks         ; 8 / 10 ( 80 % )         ;
; Local interconnects   ; 1,465 / 8,064 ( 18 % )  ;
; R24 interconnects     ; 22 / 1,320 ( 2 % )      ;
; R4 interconnects      ; 2,248 / 28,560 ( 8 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.08) ; Number of LABs  (Total = 262) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 18                            ;
; 2                                           ; 7                             ;
; 3                                           ; 7                             ;
; 4                                           ; 6                             ;
; 5                                           ; 5                             ;
; 6                                           ; 6                             ;
; 7                                           ; 7                             ;
; 8                                           ; 5                             ;
; 9                                           ; 5                             ;
; 10                                          ; 7                             ;
; 11                                          ; 11                            ;
; 12                                          ; 11                            ;
; 13                                          ; 17                            ;
; 14                                          ; 11                            ;
; 15                                          ; 28                            ;
; 16                                          ; 111                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.37) ; Number of LABs  (Total = 262) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 170                           ;
; 1 Clock                            ; 223                           ;
; 1 Clock enable                     ; 97                            ;
; 1 Sync. clear                      ; 10                            ;
; 1 Sync. load                       ; 27                            ;
; 2 Async. clears                    ; 25                            ;
; 2 Clock enables                    ; 43                            ;
; 2 Clocks                           ; 25                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.27) ; Number of LABs  (Total = 262) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 4                             ;
; 2                                            ; 15                            ;
; 3                                            ; 3                             ;
; 4                                            ; 5                             ;
; 5                                            ; 1                             ;
; 6                                            ; 5                             ;
; 7                                            ; 3                             ;
; 8                                            ; 3                             ;
; 9                                            ; 1                             ;
; 10                                           ; 5                             ;
; 11                                           ; 2                             ;
; 12                                           ; 4                             ;
; 13                                           ; 2                             ;
; 14                                           ; 7                             ;
; 15                                           ; 6                             ;
; 16                                           ; 9                             ;
; 17                                           ; 3                             ;
; 18                                           ; 8                             ;
; 19                                           ; 15                            ;
; 20                                           ; 6                             ;
; 21                                           ; 17                            ;
; 22                                           ; 11                            ;
; 23                                           ; 11                            ;
; 24                                           ; 14                            ;
; 25                                           ; 18                            ;
; 26                                           ; 11                            ;
; 27                                           ; 10                            ;
; 28                                           ; 8                             ;
; 29                                           ; 10                            ;
; 30                                           ; 16                            ;
; 31                                           ; 3                             ;
; 32                                           ; 25                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.13) ; Number of LABs  (Total = 262) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 18                            ;
; 2                                               ; 14                            ;
; 3                                               ; 10                            ;
; 4                                               ; 12                            ;
; 5                                               ; 11                            ;
; 6                                               ; 15                            ;
; 7                                               ; 17                            ;
; 8                                               ; 26                            ;
; 9                                               ; 22                            ;
; 10                                              ; 10                            ;
; 11                                              ; 12                            ;
; 12                                              ; 19                            ;
; 13                                              ; 26                            ;
; 14                                              ; 7                             ;
; 15                                              ; 13                            ;
; 16                                              ; 17                            ;
; 17                                              ; 3                             ;
; 18                                              ; 2                             ;
; 19                                              ; 3                             ;
; 20                                              ; 0                             ;
; 21                                              ; 2                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.07) ; Number of LABs  (Total = 262) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 5                             ;
; 3                                            ; 12                            ;
; 4                                            ; 10                            ;
; 5                                            ; 6                             ;
; 6                                            ; 7                             ;
; 7                                            ; 7                             ;
; 8                                            ; 9                             ;
; 9                                            ; 7                             ;
; 10                                           ; 7                             ;
; 11                                           ; 7                             ;
; 12                                           ; 10                            ;
; 13                                           ; 17                            ;
; 14                                           ; 9                             ;
; 15                                           ; 10                            ;
; 16                                           ; 6                             ;
; 17                                           ; 10                            ;
; 18                                           ; 19                            ;
; 19                                           ; 8                             ;
; 20                                           ; 15                            ;
; 21                                           ; 14                            ;
; 22                                           ; 14                            ;
; 23                                           ; 7                             ;
; 24                                           ; 5                             ;
; 25                                           ; 4                             ;
; 26                                           ; 4                             ;
; 27                                           ; 3                             ;
; 28                                           ; 3                             ;
; 29                                           ; 2                             ;
; 30                                           ; 4                             ;
; 31                                           ; 4                             ;
; 32                                           ; 1                             ;
; 33                                           ; 3                             ;
; 34                                           ; 3                             ;
; 35                                           ; 1                             ;
; 36                                           ; 2                             ;
; 37                                           ; 3                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004 ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 109          ; 36           ; 109          ; 113       ; 0            ; 113       ; 109          ; 0            ; 113       ; 113       ; 0            ; 0            ; 0            ; 0            ; 75           ; 0            ; 0            ; 75           ; 0            ; 0            ; 52           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 113       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 77           ; 4            ; 0         ; 113          ; 0         ; 4            ; 113          ; 0         ; 0         ; 113          ; 113          ; 113          ; 113          ; 38           ; 113          ; 113          ; 38           ; 113          ; 113          ; 61           ; 113          ; 113          ; 113          ; 113          ; 113          ; 113          ; 0         ; 113          ; 113          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; USER_CLK            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFLASH_DCLK         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFLASH_ASDI         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFLASH_CSn          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[0]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[1]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[2]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[3]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[4]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[5]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[6]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[7]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[8]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[9]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[10]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[11]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_A[12]         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CASn          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CKE           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CLK           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CSn           ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_RASn          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_WEn           ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[0]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[1]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_A[0]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_A[1]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_A[2]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_A[3]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_B[0]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_B[1]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_B[2]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_B[3]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_C[0]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_C[1]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_C[2]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_C[3]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_D[0]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_D[1]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_D[2]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PMOD_D[3]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_50              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFLASH_DATA         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Internal Configuration   ;
; Enable Error Detection CRC_ERROR pin                             ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                       ;
; Enable JTAG pin sharing                                          ; Off                      ;
; Enable nCE pin                                                   ; Off                      ;
; Enable CONFIG_SEL pin                                            ; On                       ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device 10M08DAF484C8GES for design "practica4"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1|pll7" as MAX 10 PLL type
    Info (15099): Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1|wire_pll7_clk[0] port
    Info (15099): Implementing clock multiplication of 8, clock division of 5, and phase shift of -90 degrees (-3125 ps) for mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1|wire_pll7_clk[1] port
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484C8G is compatible
    Info (176445): Device 10M50DAF484C8GES is compatible
    Info (176445): Device 10M50DAF484C8G is compatible
    Info (176445): Device 10M40DAF484C8G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_BOOT_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'mi_nios/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'mi_nios/synthesis/submodules/mi_nios_cpu.sdc'
Info (332104): Reading SDC File: 'bemicro_m10_nios2_top.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(44): SYS_CLK could not be matched with a port
Warning (332049): Ignored create_clock at bemicro_m10_nios2_top.sdc(44): Argument <targets> is an empty collection
    Info (332050): create_clock -name {SYS_CLK} -period 20.000 -waveform { 0.000 10.000 } [get_ports {SYS_CLK}]
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(52): u0|sdram_pll|sd1|pll7|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(52): u0|sdram_pll|sd1|pll7|clk[0] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at bemicro_m10_nios2_top.sdc(52): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {u0|sdram_pll|sd1|pll7|clk[0]} -source [get_pins {u0|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {SYS_CLK} [get_pins {u0|sdram_pll|sd1|pll7|clk[0]}] 
Warning (332049): Ignored create_generated_clock at bemicro_m10_nios2_top.sdc(52): Argument -source is an empty collection
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(53): u0|sdram_pll|sd1|pll7|clk[1] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at bemicro_m10_nios2_top.sdc(53): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {u0|sdram_pll|sd1|pll7|clk[1]} -source [get_pins {u0|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -90.000 -master_clock {SYS_CLK} [get_pins {u0|sdram_pll|sd1|pll7|clk[1]}] 
Warning (332049): Ignored create_generated_clock at bemicro_m10_nios2_top.sdc(53): Argument -source is an empty collection
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(54): u0|adc_pll|sd1|pll7|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(54): u0|adc_pll|sd1|pll7|clk[0] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at bemicro_m10_nios2_top.sdc(54): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {u0|adc_pll|sd1|pll7|clk[0]} -source [get_pins {u0|adc_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 5 -master_clock {SYS_CLK} [get_pins {u0|adc_pll|sd1|pll7|clk[0]}] 
Warning (332049): Ignored create_generated_clock at bemicro_m10_nios2_top.sdc(54): Argument -source is an empty collection
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(107): *altera_jtag_src_crosser:*|sink_data_buffer* could not be matched with a register
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(107): *altera_jtag_src_crosser:*|src_data* could not be matched with a register
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(107): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*altera_jtag_src_crosser:*|sink_data_buffer*}] -to [get_registers {*altera_jtag_src_crosser:*|src_data*}]
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(107): Argument <to> is an empty collection
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(108): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(108): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(108): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break|break_readreg*}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr*}]
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(108): Argument <to> is an empty collection
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(109): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(109): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(109): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|*resetlatch}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr[33]}]
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(109): Argument <to> is an empty collection
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(110): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(110): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(110): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|monitor_ready}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr[0]}]
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(110): Argument <to> is an empty collection
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(111): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(111): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(111): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|monitor_error}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr[34]}]
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(111): Argument <to> is an empty collection
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(112): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(112): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem|*MonDReg*}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr*}]
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(112): Argument <to> is an empty collection
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(113): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk|*jdo* could not be matched with a keeper
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(113): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck|*sr*}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk|*jdo*}]
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(113): Argument <to> is an empty collection
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(114): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk|ir* could not be matched with a keeper
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(114): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk|ir*}]
Warning (332174): Ignored filter at bemicro_m10_nios2_top.sdc(115): *nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|monitor_go could not be matched with a keeper
Warning (332049): Ignored set_false_path at bemicro_m10_nios2_top.sdc(115): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*nios_system_cpu:*|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug|monitor_go}]
Warning (332060): Node: CLK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register mi_nios:u0|mi_nios_sdram:sdram|m_addr[0] is being clocked by CLK_50
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_internal_jtag~TCKUTAP (Rise) to altera_internal_jtag~TCKUTAP (Rise) (setup and hold)
    Critical Warning (332169): From altera_internal_jtag~TCKUTAP (Rise) to altera_internal_jtag~TCKUTAP (Fall) (setup and hold)
    Critical Warning (332169): From altera_internal_jtag~TCKUTAP (Fall) to altera_internal_jtag~TCKUTAP (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_internal_jtag~TCKUTAP
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   41.667     USER_CLK
Info (176353): Automatically promoted node CLK_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1|wire_pll7_clk[1] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node mi_nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node mi_nios:u0|altera_reset_controller:rst_controller_001|WideOr0~0
        Info (176357): Destination node mi_nios:u0|mi_nios_cpu:cpu|W_rf_wren
        Info (176357): Destination node mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_oci_debug:the_mi_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
Info (176353): Automatically promoted node mi_nios:u0|altera_reset_controller:rst_controller_002|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node mi_nios:u0|altera_reset_controller:rst_controller_002|WideOr0~0
        Info (176357): Destination node mi_nios:u0|mi_nios_sdram:sdram|active_rnw~2
        Info (176357): Destination node mi_nios:u0|mi_nios_sdram:sdram|active_cs_n~0
        Info (176357): Destination node mi_nios:u0|mi_nios_sdram:sdram|active_cs_n~1
        Info (176357): Destination node mi_nios:u0|mi_nios_sdram:sdram|i_refs[0]
        Info (176357): Destination node mi_nios:u0|mi_nios_sdram:sdram|i_refs[2]
        Info (176357): Destination node mi_nios:u0|mi_nios_sdram:sdram|i_refs[1]
Info (176353): Automatically promoted node mi_nios:u0|mi_nios_cpu:cpu|mi_nios_cpu_nios2_oci:the_mi_nios_cpu_nios2_oci|mi_nios_cpu_nios2_oci_debug:the_mi_nios_cpu_nios2_oci_debug|resetrequest 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type EC
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 52 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 35 register duplicates
Warning (15064): PLL "mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1|pll7" output port clk[1] feeds output pin "SDRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:35
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:16
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (11888): Total time spent on timing analysis during the Fitter is 3.00 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M08DAF484C8GES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M08DAF484C8GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:21
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 75 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin USER_CLK uses I/O standard 3.3-V LVTTL at N15
    Info (169178): Pin PMOD_A[0] uses I/O standard 3.3-V LVTTL at C20
    Info (169178): Pin PMOD_A[1] uses I/O standard 3.3-V LVTTL at D19
    Info (169178): Pin PMOD_A[2] uses I/O standard 3.3-V LVTTL at D18
    Info (169178): Pin PMOD_A[3] uses I/O standard 3.3-V LVTTL at E18
    Info (169178): Pin PMOD_B[0] uses I/O standard 3.3-V LVTTL at E19
    Info (169178): Pin PMOD_B[1] uses I/O standard 3.3-V LVTTL at F18
    Info (169178): Pin PMOD_B[2] uses I/O standard 3.3-V LVTTL at F20
    Info (169178): Pin PMOD_B[3] uses I/O standard 3.3-V LVTTL at G19
    Info (169178): Pin PMOD_C[0] uses I/O standard 3.3-V LVTTL at U18
    Info (169178): Pin PMOD_C[1] uses I/O standard 3.3-V LVTTL at U17
    Info (169178): Pin PMOD_C[2] uses I/O standard 3.3-V LVTTL at R18
    Info (169178): Pin PMOD_C[3] uses I/O standard 3.3-V LVTTL at P18
    Info (169178): Pin PMOD_D[0] uses I/O standard 3.3-V LVTTL at R14
    Info (169178): Pin PMOD_D[1] uses I/O standard 3.3-V LVTTL at R15
    Info (169178): Pin PMOD_D[2] uses I/O standard 3.3-V LVTTL at P15
    Info (169178): Pin PMOD_D[3] uses I/O standard 3.3-V LVTTL at P14
    Info (169178): Pin GPIO_0[0] uses I/O standard 3.3-V LVTTL at B2
    Info (169178): Pin GPIO_0[1] uses I/O standard 3.3-V LVTTL at B1
    Info (169178): Pin GPIO_0[2] uses I/O standard 3.3-V LVTTL at C3
    Info (169178): Pin GPIO_0[3] uses I/O standard 3.3-V LVTTL at A2
    Info (169178): Pin GPIO_0[4] uses I/O standard 3.3-V LVTTL at B3
    Info (169178): Pin GPIO_0[5] uses I/O standard 3.3-V LVTTL at A3
    Info (169178): Pin GPIO_0[6] uses I/O standard 3.3-V LVTTL at B4
    Info (169178): Pin GPIO_0[7] uses I/O standard 3.3-V LVTTL at A4
    Info (169178): Pin GPIO_0[8] uses I/O standard 3.3-V LVTTL at B5
    Info (169178): Pin GPIO_0[9] uses I/O standard 3.3-V LVTTL at A5
    Info (169178): Pin GPIO_0[10] uses I/O standard 3.3-V LVTTL at B7
    Info (169178): Pin GPIO_0[11] uses I/O standard 3.3-V LVTTL at A6
    Info (169178): Pin GPIO_0[12] uses I/O standard 3.3-V LVTTL at A7
    Info (169178): Pin GPIO_0[13] uses I/O standard 3.3-V LVTTL at A8
    Info (169178): Pin GPIO_0[14] uses I/O standard 3.3-V LVTTL at A9
    Info (169178): Pin GPIO_0[15] uses I/O standard 3.3-V LVTTL at B8
    Info (169178): Pin GPIO_0[16] uses I/O standard 3.3-V LVTTL at B10
    Info (169178): Pin GPIO_0[17] uses I/O standard 3.3-V LVTTL at C9
    Info (169178): Pin GPIO_0[18] uses I/O standard 3.3-V LVTTL at H12
    Info (169178): Pin GPIO_0[19] uses I/O standard 3.3-V LVTTL at J11
    Info (169178): Pin GPIO_0[20] uses I/O standard 3.3-V LVTTL at E12
    Info (169178): Pin GPIO_0[21] uses I/O standard 3.3-V LVTTL at D13
    Info (169178): Pin GPIO_0[22] uses I/O standard 3.3-V LVTTL at D14
    Info (169178): Pin GPIO_0[23] uses I/O standard 3.3-V LVTTL at E13
    Info (169178): Pin GPIO_0[24] uses I/O standard 3.3-V LVTTL at A14
    Info (169178): Pin GPIO_0[25] uses I/O standard 3.3-V LVTTL at B14
    Info (169178): Pin GPIO_0[26] uses I/O standard 3.3-V LVTTL at C14
    Info (169178): Pin GPIO_0[27] uses I/O standard 3.3-V LVTTL at C13
    Info (169178): Pin GPIO_0[28] uses I/O standard 3.3-V LVTTL at H14
    Info (169178): Pin GPIO_0[29] uses I/O standard 3.3-V LVTTL at J13
    Info (169178): Pin GPIO_0[30] uses I/O standard 3.3-V LVTTL at D17
    Info (169178): Pin GPIO_0[31] uses I/O standard 3.3-V LVTTL at C17
    Info (169178): Pin GPIO_0[32] uses I/O standard 3.3-V LVTTL at E16
    Info (169178): Pin GPIO_0[33] uses I/O standard 3.3-V LVTTL at E15
    Info (169178): Pin GPIO_0[34] uses I/O standard 3.3-V LVTTL at K14
    Info (169178): Pin GPIO_0[35] uses I/O standard 3.3-V LVTTL at K15
    Info (169178): Pin SDRAM_DQ[0] uses I/O standard 3.3-V LVTTL at C22
    Info (169178): Pin SDRAM_DQ[1] uses I/O standard 3.3-V LVTTL at D22
    Info (169178): Pin SDRAM_DQ[2] uses I/O standard 3.3-V LVTTL at E22
    Info (169178): Pin SDRAM_DQ[3] uses I/O standard 3.3-V LVTTL at F22
    Info (169178): Pin SDRAM_DQ[4] uses I/O standard 3.3-V LVTTL at G22
    Info (169178): Pin SDRAM_DQ[5] uses I/O standard 3.3-V LVTTL at H22
    Info (169178): Pin SDRAM_DQ[6] uses I/O standard 3.3-V LVTTL at J22
    Info (169178): Pin SDRAM_DQ[7] uses I/O standard 3.3-V LVTTL at K22
    Info (169178): Pin SDRAM_DQ[8] uses I/O standard 3.3-V LVTTL at K21
    Info (169178): Pin SDRAM_DQ[9] uses I/O standard 3.3-V LVTTL at J21
    Info (169178): Pin SDRAM_DQ[10] uses I/O standard 3.3-V LVTTL at H21
    Info (169178): Pin SDRAM_DQ[11] uses I/O standard 3.3-V LVTTL at G20
    Info (169178): Pin SDRAM_DQ[12] uses I/O standard 3.3-V LVTTL at F21
    Info (169178): Pin SDRAM_DQ[13] uses I/O standard 3.3-V LVTTL at E21
    Info (169178): Pin SDRAM_DQ[14] uses I/O standard 3.3-V LVTTL at D21
    Info (169178): Pin SDRAM_DQ[15] uses I/O standard 3.3-V LVTTL at C21
    Info (169178): Pin CLK_50 uses I/O standard 3.3-V LVTTL at N14
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at V5
    Info (169178): Pin SFLASH_DATA uses I/O standard 3.3-V LVTTL at P10
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at M1
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at R1
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at AB5
Warning (14579): Pin GPIO_0[0] uses I/O standard 3.3-V LVTTL located at B2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin GPIO_0[1] uses I/O standard 3.3-V LVTTL located at B1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin GPIO_0[2] uses I/O standard 3.3-V LVTTL located at C3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin GPIO_0[3] uses I/O standard 3.3-V LVTTL located at A2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin GPIO_0[4] uses I/O standard 3.3-V LVTTL located at B3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin GPIO_0[5] uses I/O standard 3.3-V LVTTL located at A3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin GPIO_0[6] uses I/O standard 3.3-V LVTTL located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin GPIO_0[7] uses I/O standard 3.3-V LVTTL located at A4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin GPIO_0[8] uses I/O standard 3.3-V LVTTL located at B5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin GPIO_0[9] uses I/O standard 3.3-V LVTTL located at A5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin GPIO_0[10] uses I/O standard 3.3-V LVTTL located at B7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin GPIO_0[11] uses I/O standard 3.3-V LVTTL located at A6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (169064): Following 52 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin PMOD_A[0] has a permanently disabled output enable
    Info (169065): Pin PMOD_A[1] has a permanently disabled output enable
    Info (169065): Pin PMOD_A[2] has a permanently disabled output enable
    Info (169065): Pin PMOD_A[3] has a permanently disabled output enable
    Info (169065): Pin PMOD_B[0] has a permanently disabled output enable
    Info (169065): Pin PMOD_B[1] has a permanently disabled output enable
    Info (169065): Pin PMOD_B[2] has a permanently disabled output enable
    Info (169065): Pin PMOD_B[3] has a permanently disabled output enable
    Info (169065): Pin PMOD_C[0] has a permanently disabled output enable
    Info (169065): Pin PMOD_C[1] has a permanently disabled output enable
    Info (169065): Pin PMOD_C[2] has a permanently disabled output enable
    Info (169065): Pin PMOD_C[3] has a permanently disabled output enable
    Info (169065): Pin PMOD_D[0] has a permanently disabled output enable
    Info (169065): Pin PMOD_D[1] has a permanently disabled output enable
    Info (169065): Pin PMOD_D[2] has a permanently disabled output enable
    Info (169065): Pin PMOD_D[3] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable
Info (144001): Generated suppressed messages file C:/FPGAs/practica4/output_files/practica4.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 1264 megabytes
    Info: Processing ended: Wed May 20 09:00:25 2015
    Info: Elapsed time: 00:02:28
    Info: Total CPU time (on all processors): 00:02:43


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/FPGAs/practica4/output_files/practica4.fit.smsg.


