# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_microblaze_0_0/sim/MCU_microblaze_0_0.vhd" \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_mdm_1_0/sim/MCU_mdm_1_0.vhd" \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/sim/MCU_rst_clk_wiz_1_100M_0.vhd" \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_dlmb_v10_0/sim/MCU_dlmb_v10_0.vhd" \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_ilmb_v10_0/sim/MCU_ilmb_v10_0.vhd" \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/sim/MCU_dlmb_bram_if_cntlr_0.vhd" \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/sim/MCU_ilmb_bram_if_cntlr_0.vhd" \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_axi_uartlite_0_0/sim/MCU_axi_uartlite_0_0.vhd" \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_axi_intc_0_0/sim/MCU_axi_intc_0_0.vhd" \

# Do not sort compile order
nosort
