package Common

import spinal.core._

object spinalConfig{
  val setconfig = SpinalConfig(mode = Verilog,targetDirectory = "./rtl")
}
