<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Development\Project\melon-riscv\melon-riscv\impl\gwsynthesis\melon-riscv.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Development\Project\melon-riscv\melon-riscv\src\melon-riscv.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May 17 16:50:48 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>419</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>471</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>103</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>slow_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_div/slow_clk_count_0_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>slow_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">79.736(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slow_clk</td>
<td>Setup</td>
<td>-179.894</td>
<td>103</td>
</tr>
<tr>
<td>slow_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.541</td>
<td>u_cpu/instr_2_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DI[25]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.533</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_25_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.498</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.525</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[0]</td>
<td>u_cpu/x10_3_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.490</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.517</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_16_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.482</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.512</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_2_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.508</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_3_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.473</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.508</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_5_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.473</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.492</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[18]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DI[19]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.457</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.490</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_14_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.484</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_15_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.449</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.469</td>
<td>u_cpu/instr_2_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DI[23]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.434</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.461</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_10_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.426</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.461</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_21_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.426</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.449</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[0]</td>
<td>u_cpu/x10_5_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.414</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.447</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[0]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DI[1]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.412</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.421</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_8_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.386</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.421</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_9_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.386</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.408</td>
<td>u_cpu/instr_2_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DI[14]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.373</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.406</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_1_s0/CE</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.371</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.401</td>
<td>u_cpu/instr_2_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DI[30]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.367</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.372</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_6_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.337</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.356</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_17_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.321</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.356</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_18_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.321</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.351</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_27_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.316</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.328</td>
<td>u_cpu/instr_1_s0/Q</td>
<td>u_cpu/PC_11_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.293</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.715</td>
<td>clk_div/add_4_s7/I0</td>
<td>clk_div/slow_clk_count_0_s0/D</td>
<td>slow_clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.903</td>
<td>0.234</td>
</tr>
<tr>
<td>2</td>
<td>0.344</td>
<td>u_cpu/instr_16_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/ADB[6]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>3</td>
<td>0.348</td>
<td>u_cpu/instr_10_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/ADA[8]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>4</td>
<td>0.430</td>
<td>u_cpu/state_1_s5/Q</td>
<td>u_cpu/state_1_s5/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>5</td>
<td>0.459</td>
<td>u_cpu/instr_7_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADA[5]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>6</td>
<td>0.470</td>
<td>u_cpu/instr_17_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/ADB[7]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>7</td>
<td>0.485</td>
<td>u_cpu/instr_18_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/ADB[8]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>8</td>
<td>0.486</td>
<td>u_cpu/instr_23_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADB[8]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.604</td>
</tr>
<tr>
<td>9</td>
<td>0.486</td>
<td>u_cpu/instr_8_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADA[6]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.604</td>
</tr>
<tr>
<td>10</td>
<td>0.487</td>
<td>u_cpu/state_2_s7/Q</td>
<td>u_cpu/state_2_s7/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.498</td>
</tr>
<tr>
<td>11</td>
<td>0.487</td>
<td>u_cpu/instr_9_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/ADA[7]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.605</td>
</tr>
<tr>
<td>12</td>
<td>0.487</td>
<td>u_cpu/instr_11_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADA[9]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.605</td>
</tr>
<tr>
<td>13</td>
<td>0.496</td>
<td>u_cpu/instr_9_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADA[7]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.614</td>
</tr>
<tr>
<td>14</td>
<td>0.497</td>
<td>u_cpu/instr_15_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/ADB[5]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.615</td>
</tr>
<tr>
<td>15</td>
<td>0.502</td>
<td>u_cpu/instr_21_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADB[6]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.620</td>
</tr>
<tr>
<td>16</td>
<td>0.517</td>
<td>u_cpu/instr_24_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADB[9]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.635</td>
</tr>
<tr>
<td>17</td>
<td>0.561</td>
<td>u_cpu/state_0_s4/Q</td>
<td>u_cpu/state_0_s4/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>18</td>
<td>0.591</td>
<td>u_cpu/instr_19_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/ADB[9]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.609</td>
<td>u_cpu/instr_11_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/ADA[9]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.727</td>
</tr>
<tr>
<td>20</td>
<td>0.661</td>
<td>u_cpu/instr_22_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADB[7]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.779</td>
</tr>
<tr>
<td>21</td>
<td>0.735</td>
<td>u_cpu/instr_7_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/ADA[5]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>22</td>
<td>0.737</td>
<td>u_cpu/PC_2_s0/Q</td>
<td>u_cpu/PC_2_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.748</td>
</tr>
<tr>
<td>23</td>
<td>0.756</td>
<td>u_cpu/instr_8_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/ADA[6]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.874</td>
</tr>
<tr>
<td>24</td>
<td>0.774</td>
<td>u_cpu/instr_20_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADB[5]</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>25</td>
<td>0.898</td>
<td>u_cpu/PC_25_s0/Q</td>
<td>u_cpu/PC_25_s0/D</td>
<td>slow_clk:[R]</td>
<td>slow_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.909</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clk_div/slow_clk_count_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.696</td>
<td>3.696</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>clk_div/slow_clk_count_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slow_clk</td>
<td>u_mem/MEM_0_MEM_0_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slow_clk</td>
<td>u_mem/MEM_2_MEM_2_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slow_clk</td>
<td>u_cpu/PC_26_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slow_clk</td>
<td>u_cpu/PC_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slow_clk</td>
<td>u_cpu/instr_15_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slow_clk</td>
<td>u_cpu/instr_16_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slow_clk</td>
<td>u_cpu/PC_11_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.843</td>
<td>3.843</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>slow_clk</td>
<td>u_cpu/instr_17_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[2][B]</td>
<td>u_cpu/instr_2_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R29C41[2][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_2_s0/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>u_cpu/aluIn2_29_s4/I0</td>
</tr>
<tr>
<td>4.543</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R25C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_29_s4/F</td>
</tr>
<tr>
<td>5.304</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[0][A]</td>
<td>u_cpu/n2069_s2/I3</td>
</tr>
<tr>
<td>5.757</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R34C43[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/n2069_s2/F</td>
</tr>
<tr>
<td>6.294</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>u_cpu/n2073_s0/I2</td>
</tr>
<tr>
<td>6.665</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/n2073_s0/F</td>
</tr>
<tr>
<td>7.078</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C42[0][A]</td>
<td>u_cpu/loadstore_addr_0_s/I1</td>
</tr>
<tr>
<td>7.449</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C42[0][B]</td>
<td>u_cpu/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.919</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R27C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_1_s/SUM</td>
</tr>
<tr>
<td>8.904</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td>u_cpu/writeBackData_26_s19/I2</td>
</tr>
<tr>
<td>9.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_26_s19/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[3][B]</td>
<td>u_cpu/writeBackData_26_s15/I0</td>
</tr>
<tr>
<td>10.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_26_s15/F</td>
</tr>
<tr>
<td>11.418</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[3][B]</td>
<td>u_cpu/writeBackData_25_s19/I2</td>
</tr>
<tr>
<td>11.789</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C39[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_25_s19/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[3][A]</td>
<td>u_cpu/writeBackData_25_s11/I0</td>
</tr>
<tr>
<td>12.606</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_25_s11/F</td>
</tr>
<tr>
<td>12.607</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[3][B]</td>
<td>u_cpu/writeBackData_25_s4/I3</td>
</tr>
<tr>
<td>13.060</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C39[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_25_s4/F</td>
</tr>
<tr>
<td>13.910</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>u_cpu/writeBackData_25_s1/I2</td>
</tr>
<tr>
<td>14.363</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_25_s1/F</td>
</tr>
<tr>
<td>15.565</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.993, 39.923%; route: 7.282, 58.222%; tC2Q: 0.232, 1.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.987</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[0][B]</td>
<td>u_cpu/nextPC_25_s0/I2</td>
</tr>
<tr>
<td>15.557</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_25_s0/F</td>
</tr>
<tr>
<td>15.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[0][B]</td>
<td>u_cpu/PC_25_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C39[0][B]</td>
<td>u_cpu/PC_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.383, 43.070%; route: 6.883, 55.074%; tC2Q: 0.232, 1.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/x10_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>5.319</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.446</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>u_cpu/shamt_0_s0/I0</td>
</tr>
<tr>
<td>7.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R17C43[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/shamt_0_s0/F</td>
</tr>
<tr>
<td>7.535</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td>u_cpu/n58_s3/I2</td>
</tr>
<tr>
<td>8.052</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/n58_s3/F</td>
</tr>
<tr>
<td>8.474</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][A]</td>
<td>u_cpu/n60_s1/I1</td>
</tr>
<tr>
<td>8.927</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/n60_s1/F</td>
</tr>
<tr>
<td>9.354</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td>u_cpu/writeBackData_27_s18/I2</td>
</tr>
<tr>
<td>9.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_27_s18/F</td>
</tr>
<tr>
<td>10.409</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>u_cpu/writeBackData_19_s8/I2</td>
</tr>
<tr>
<td>10.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_19_s8/F</td>
</tr>
<tr>
<td>12.157</td>
<td>1.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[1][B]</td>
<td>u_cpu/writeBackData_3_s2/I1</td>
</tr>
<tr>
<td>12.712</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_3_s2/F</td>
</tr>
<tr>
<td>13.125</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[0][A]</td>
<td>u_cpu/writeBackData_3_s1/I0</td>
</tr>
<tr>
<td>13.578</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C39[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_3_s1/F</td>
</tr>
<tr>
<td>15.549</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT52[B]</td>
<td style=" font-weight:bold;">u_cpu/x10_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT52[B]</td>
<td>u_cpu/x10_3_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT52[B]</td>
<td>u_cpu/x10_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.605, 28.863%; route: 6.625, 53.042%; tC2Q: 2.260, 18.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.991</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C39[1][A]</td>
<td>u_cpu/nextPC_16_s0/I2</td>
</tr>
<tr>
<td>15.540</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_16_s0/F</td>
</tr>
<tr>
<td>15.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C39[1][A]</td>
<td style=" font-weight:bold;">u_cpu/PC_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C39[1][A]</td>
<td>u_cpu/PC_16_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C39[1][A]</td>
<td>u_cpu/PC_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.362, 42.957%; route: 6.888, 55.184%; tC2Q: 0.232, 1.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.566</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td>u_cpu/nextPC_2_s5/I2</td>
</tr>
<tr>
<td>15.115</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_2_s5/F</td>
</tr>
<tr>
<td>15.259</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td>u_cpu/nextPC_2_s3/S0</td>
</tr>
<tr>
<td>15.528</td>
<td>0.269</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_2_s3/O</td>
</tr>
<tr>
<td>15.535</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td style=" font-weight:bold;">u_cpu/PC_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td>u_cpu/PC_2_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C41[2][A]</td>
<td>u_cpu/PC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.631, 45.131%; route: 6.614, 53.009%; tC2Q: 0.232, 1.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.983</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[1][A]</td>
<td>u_cpu/nextPC_3_s0/I2</td>
</tr>
<tr>
<td>15.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C38[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_3_s0/F</td>
</tr>
<tr>
<td>15.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[1][A]</td>
<td style=" font-weight:bold;">u_cpu/PC_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[1][A]</td>
<td>u_cpu/PC_3_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C38[1][A]</td>
<td>u_cpu/PC_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.362, 42.988%; route: 6.879, 55.152%; tC2Q: 0.232, 1.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.983</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_cpu/nextPC_5_s0/I3</td>
</tr>
<tr>
<td>15.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_5_s0/F</td>
</tr>
<tr>
<td>15.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_cpu/PC_5_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_cpu/PC_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.362, 42.988%; route: 6.879, 55.152%; tC2Q: 0.232, 1.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>5.319</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DO[18]</td>
</tr>
<tr>
<td>6.681</td>
<td>1.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[1][B]</td>
<td>u_cpu/aluIn2_18_s2/I0</td>
</tr>
<tr>
<td>7.143</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C42[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_18_s2/F</td>
</tr>
<tr>
<td>7.145</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td>u_cpu/aluIn2_18_s1/I3</td>
</tr>
<tr>
<td>7.700</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C42[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_18_s1/F</td>
</tr>
<tr>
<td>8.906</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C41[0][A]</td>
<td>u_cpu/aluPlus_18_s/I1</td>
</tr>
<tr>
<td>9.277</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluPlus_18_s/COUT</td>
</tr>
<tr>
<td>9.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C41[0][B]</td>
<td>u_cpu/aluPlus_19_s/CIN</td>
</tr>
<tr>
<td>9.747</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluPlus_19_s/SUM</td>
</tr>
<tr>
<td>10.407</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][B]</td>
<td>u_cpu/writeBackData_19_s7/I0</td>
</tr>
<tr>
<td>10.860</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_19_s7/F</td>
</tr>
<tr>
<td>11.836</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>u_cpu/writeBackData_19_s2/I2</td>
</tr>
<tr>
<td>12.391</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_19_s2/F</td>
</tr>
<tr>
<td>13.560</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>u_cpu/writeBackData_19_s1/I0</td>
</tr>
<tr>
<td>14.115</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C39[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_19_s1/F</td>
</tr>
<tr>
<td>15.516</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.421, 27.462%; route: 6.776, 54.397%; tC2Q: 2.260, 18.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[1][B]</td>
<td>u_cpu/nextPC_14_s0/I2</td>
</tr>
<tr>
<td>15.514</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C38[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_14_s0/F</td>
</tr>
<tr>
<td>15.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[1][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[1][B]</td>
<td>u_cpu/PC_14_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C38[1][B]</td>
<td>u_cpu/PC_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.184, 41.620%; route: 7.039, 56.517%; tC2Q: 0.232, 1.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.958</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>u_cpu/nextPC_15_s0/I2</td>
</tr>
<tr>
<td>15.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_15_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td style=" font-weight:bold;">u_cpu/PC_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>u_cpu/PC_15_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>u_cpu/PC_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.362, 43.071%; route: 6.855, 55.065%; tC2Q: 0.232, 1.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[2][B]</td>
<td>u_cpu/instr_2_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R29C41[2][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_2_s0/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>u_cpu/aluIn2_29_s4/I0</td>
</tr>
<tr>
<td>4.543</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R25C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_29_s4/F</td>
</tr>
<tr>
<td>5.304</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[0][A]</td>
<td>u_cpu/n2069_s2/I3</td>
</tr>
<tr>
<td>5.757</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R34C43[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/n2069_s2/F</td>
</tr>
<tr>
<td>6.294</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>u_cpu/n2073_s0/I2</td>
</tr>
<tr>
<td>6.665</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/n2073_s0/F</td>
</tr>
<tr>
<td>7.078</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C42[0][A]</td>
<td>u_cpu/loadstore_addr_0_s/I1</td>
</tr>
<tr>
<td>7.449</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C42[0][B]</td>
<td>u_cpu/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.919</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R27C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_1_s/SUM</td>
</tr>
<tr>
<td>8.904</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td>u_cpu/writeBackData_26_s19/I2</td>
</tr>
<tr>
<td>9.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_26_s19/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[3][B]</td>
<td>u_cpu/writeBackData_26_s15/I0</td>
</tr>
<tr>
<td>10.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_26_s15/F</td>
</tr>
<tr>
<td>10.829</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][A]</td>
<td>u_cpu/writeBackData_23_s15/I2</td>
</tr>
<tr>
<td>11.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_23_s15/F</td>
</tr>
<tr>
<td>12.099</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>u_cpu/writeBackData_23_s12/I1</td>
</tr>
<tr>
<td>12.561</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_23_s12/F</td>
</tr>
<tr>
<td>12.733</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[1][B]</td>
<td>u_cpu/writeBackData_23_s4/I2</td>
</tr>
<tr>
<td>13.186</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C41[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_23_s4/F</td>
</tr>
<tr>
<td>13.749</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[1][A]</td>
<td>u_cpu/writeBackData_23_s1/I2</td>
</tr>
<tr>
<td>14.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_23_s1/F</td>
</tr>
<tr>
<td>15.493</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DI[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.803, 38.628%; route: 7.399, 59.507%; tC2Q: 0.232, 1.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.915</td>
<td>1.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_cpu/nextPC_10_s0/I2</td>
</tr>
<tr>
<td>15.485</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_10_s0/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_cpu/PC_10_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_cpu/PC_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.383, 43.319%; route: 6.811, 54.813%; tC2Q: 0.232, 1.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.915</td>
<td>1.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][A]</td>
<td>u_cpu/nextPC_21_s0/I2</td>
</tr>
<tr>
<td>15.485</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C38[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_21_s0/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[2][A]</td>
<td style=" font-weight:bold;">u_cpu/PC_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[2][A]</td>
<td>u_cpu/PC_21_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C38[2][A]</td>
<td>u_cpu/PC_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.383, 43.319%; route: 6.811, 54.813%; tC2Q: 0.232, 1.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/x10_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>5.319</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.446</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>u_cpu/shamt_0_s0/I0</td>
</tr>
<tr>
<td>7.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R17C43[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/shamt_0_s0/F</td>
</tr>
<tr>
<td>8.260</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td>u_cpu/n36_s4/I2</td>
</tr>
<tr>
<td>8.631</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C37[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/n36_s4/F</td>
</tr>
<tr>
<td>9.153</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_cpu/n38_s2/I1</td>
</tr>
<tr>
<td>9.524</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/n38_s2/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>u_cpu/writeBackData_5_s11/I1</td>
</tr>
<tr>
<td>10.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_5_s11/F</td>
</tr>
<tr>
<td>10.922</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>u_cpu/writeBackData_5_s5/I2</td>
</tr>
<tr>
<td>11.471</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_5_s5/F</td>
</tr>
<tr>
<td>11.472</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u_cpu/writeBackData_5_s2/I3</td>
</tr>
<tr>
<td>12.027</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_5_s2/F</td>
</tr>
<tr>
<td>13.524</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/writeBackData_5_s1/I0</td>
</tr>
<tr>
<td>13.895</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_5_s1/F</td>
</tr>
<tr>
<td>15.473</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">u_cpu/x10_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_cpu/x10_5_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_cpu/x10_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.327, 26.801%; route: 6.827, 54.994%; tC2Q: 2.260, 18.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>5.319</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>6.446</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>u_cpu/shamt_0_s0/I0</td>
</tr>
<tr>
<td>7.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R17C43[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/shamt_0_s0/F</td>
</tr>
<tr>
<td>7.734</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>u_cpu/n30_s1/I2</td>
</tr>
<tr>
<td>8.105</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/n30_s1/F</td>
</tr>
<tr>
<td>8.289</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>u_cpu/writeBackData_29_s23/I2</td>
</tr>
<tr>
<td>8.742</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_29_s23/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>u_cpu/writeBackData_29_s18/I1</td>
</tr>
<tr>
<td>9.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_29_s18/F</td>
</tr>
<tr>
<td>10.026</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>u_cpu/writeBackData_25_s8/I0</td>
</tr>
<tr>
<td>10.479</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_25_s8/F</td>
</tr>
<tr>
<td>11.002</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][B]</td>
<td>u_cpu/writeBackData_17_s12/I0</td>
</tr>
<tr>
<td>11.373</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_17_s12/F</td>
</tr>
<tr>
<td>12.785</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td>u_cpu/writeBackData_1_s2/I1</td>
</tr>
<tr>
<td>13.302</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_1_s2/F</td>
</tr>
<tr>
<td>13.715</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[0][B]</td>
<td>u_cpu/writeBackData_1_s1/I0</td>
</tr>
<tr>
<td>14.086</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_1_s1/F</td>
</tr>
<tr>
<td>15.471</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.544, 28.553%; route: 6.608, 53.238%; tC2Q: 2.260, 18.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.983</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][A]</td>
<td>u_cpu/nextPC_8_s0/I2</td>
</tr>
<tr>
<td>15.445</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_8_s0/F</td>
</tr>
<tr>
<td>15.445</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][A]</td>
<td style=" font-weight:bold;">u_cpu/PC_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][A]</td>
<td>u_cpu/PC_8_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C41[0][A]</td>
<td>u_cpu/PC_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.275, 42.588%; route: 6.879, 55.539%; tC2Q: 0.232, 1.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.983</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>u_cpu/nextPC_9_s0/I2</td>
</tr>
<tr>
<td>15.445</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_9_s0/F</td>
</tr>
<tr>
<td>15.445</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>u_cpu/PC_9_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>u_cpu/PC_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.275, 42.588%; route: 6.879, 55.539%; tC2Q: 0.232, 1.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[2][B]</td>
<td>u_cpu/instr_2_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R29C41[2][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_2_s0/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>u_cpu/aluIn2_29_s4/I0</td>
</tr>
<tr>
<td>4.543</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R25C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_29_s4/F</td>
</tr>
<tr>
<td>5.304</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[0][A]</td>
<td>u_cpu/n2069_s2/I3</td>
</tr>
<tr>
<td>5.757</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R34C43[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/n2069_s2/F</td>
</tr>
<tr>
<td>6.294</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>u_cpu/n2073_s0/I2</td>
</tr>
<tr>
<td>6.665</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/n2073_s0/F</td>
</tr>
<tr>
<td>7.078</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C42[0][A]</td>
<td>u_cpu/loadstore_addr_0_s/I1</td>
</tr>
<tr>
<td>7.449</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C42[0][B]</td>
<td>u_cpu/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.919</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R27C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_1_s/SUM</td>
</tr>
<tr>
<td>8.904</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td>u_cpu/writeBackData_26_s19/I2</td>
</tr>
<tr>
<td>9.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_26_s19/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[3][B]</td>
<td>u_cpu/writeBackData_26_s15/I0</td>
</tr>
<tr>
<td>10.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_26_s15/F</td>
</tr>
<tr>
<td>11.423</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][B]</td>
<td>u_cpu/writeBackData_14_s17/I2</td>
</tr>
<tr>
<td>11.978</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_14_s17/F</td>
</tr>
<tr>
<td>12.467</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[1][B]</td>
<td>u_cpu/writeBackData_14_s4/I2</td>
</tr>
<tr>
<td>12.838</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_14_s4/F</td>
</tr>
<tr>
<td>13.523</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][A]</td>
<td>u_cpu/writeBackData_14_s1/I3</td>
</tr>
<tr>
<td>13.976</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_14_s1/F</td>
</tr>
<tr>
<td>15.432</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.525, 36.570%; route: 7.616, 61.555%; tC2Q: 0.232, 1.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.716</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C39[3][B]</td>
<td>u_cpu/PC_1_s2/I0</td>
</tr>
<tr>
<td>15.286</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/PC_1_s2/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td>u_cpu/PC_1_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C39[2][B]</td>
<td>u_cpu/PC_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.383, 43.511%; route: 6.756, 54.614%; tC2Q: 0.232, 1.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[2][B]</td>
<td>u_cpu/instr_2_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R29C41[2][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_2_s0/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>u_cpu/aluIn2_29_s4/I0</td>
</tr>
<tr>
<td>4.543</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R25C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_29_s4/F</td>
</tr>
<tr>
<td>5.304</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[0][A]</td>
<td>u_cpu/n2069_s2/I3</td>
</tr>
<tr>
<td>5.757</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R34C43[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/n2069_s2/F</td>
</tr>
<tr>
<td>6.294</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>u_cpu/n2073_s0/I2</td>
</tr>
<tr>
<td>6.665</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/n2073_s0/F</td>
</tr>
<tr>
<td>7.078</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C42[0][A]</td>
<td>u_cpu/loadstore_addr_0_s/I1</td>
</tr>
<tr>
<td>7.449</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C42[0][B]</td>
<td>u_cpu/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.919</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R27C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_1_s/SUM</td>
</tr>
<tr>
<td>8.904</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td>u_cpu/writeBackData_26_s19/I2</td>
</tr>
<tr>
<td>9.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_26_s19/F</td>
</tr>
<tr>
<td>9.450</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[3][B]</td>
<td>u_cpu/writeBackData_26_s15/I0</td>
</tr>
<tr>
<td>10.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_26_s15/F</td>
</tr>
<tr>
<td>11.261</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>u_cpu/writeBackData_30_s22/I2</td>
</tr>
<tr>
<td>11.831</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_30_s22/F</td>
</tr>
<tr>
<td>12.004</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[0][B]</td>
<td>u_cpu/writeBackData_30_s15/I2</td>
</tr>
<tr>
<td>12.466</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C38[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_30_s15/F</td>
</tr>
<tr>
<td>12.467</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>u_cpu/writeBackData_30_s5/I3</td>
</tr>
<tr>
<td>13.022</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_30_s5/F</td>
</tr>
<tr>
<td>13.678</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[3][A]</td>
<td>u_cpu/writeBackData_30_s1/I3</td>
</tr>
<tr>
<td>14.195</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_30_s1/F</td>
</tr>
<tr>
<td>15.425</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.250, 42.453%; route: 6.885, 55.671%; tC2Q: 0.232, 1.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.825</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[0][B]</td>
<td>u_cpu/nextPC_6_s0/I2</td>
</tr>
<tr>
<td>15.395</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_6_s0/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C40[0][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C40[0][B]</td>
<td>u_cpu/PC_6_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C40[0][B]</td>
<td>u_cpu/PC_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.383, 43.633%; route: 6.722, 54.487%; tC2Q: 0.232, 1.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.831</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>u_cpu/nextPC_17_s0/I3</td>
</tr>
<tr>
<td>15.380</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_17_s0/F</td>
</tr>
<tr>
<td>15.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>u_cpu/PC_17_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>u_cpu/PC_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.362, 43.516%; route: 6.728, 54.601%; tC2Q: 0.232, 1.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.831</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td>u_cpu/nextPC_18_s0/I2</td>
</tr>
<tr>
<td>15.380</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_18_s0/F</td>
</tr>
<tr>
<td>15.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" font-weight:bold;">u_cpu/PC_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td>u_cpu/PC_18_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C40[1][A]</td>
<td>u_cpu/PC_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.362, 43.516%; route: 6.728, 54.601%; tC2Q: 0.232, 1.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.825</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[0][A]</td>
<td>u_cpu/nextPC_27_s0/I2</td>
</tr>
<tr>
<td>15.374</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C39[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_27_s0/F</td>
</tr>
<tr>
<td>15.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[0][A]</td>
<td style=" font-weight:bold;">u_cpu/PC_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[0][A]</td>
<td>u_cpu/PC_27_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C39[0][A]</td>
<td>u_cpu/PC_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.362, 43.537%; route: 6.722, 54.580%; tC2Q: 0.232, 1.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/instr_1_s0/CLK</td>
</tr>
<tr>
<td>3.291</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_1_s0/Q</td>
</tr>
<tr>
<td>4.277</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>u_cpu/aluIn2_27_s4/I1</td>
</tr>
<tr>
<td>4.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_27_s4/F</td>
</tr>
<tr>
<td>5.982</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[3][A]</td>
<td>u_cpu/aluIn2_20_s2/I2</td>
</tr>
<tr>
<td>6.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s2/F</td>
</tr>
<tr>
<td>7.478</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>u_cpu/aluIn2_20_s1/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_20_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][A]</td>
<td>u_cpu/aluMinus_20_s/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>9.099</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>9.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>9.169</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>9.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>9.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>9.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>9.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>9.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>9.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>9.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>9.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>9.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C40[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>9.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>9.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>9.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>10.025</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td>u_cpu/nextPC_31_s12/I2</td>
</tr>
<tr>
<td>10.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s12/F</td>
</tr>
<tr>
<td>10.977</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_cpu/nextPC_31_s7/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s7/F</td>
</tr>
<tr>
<td>11.595</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>u_cpu/nextPC_31_s6/I0</td>
</tr>
<tr>
<td>11.967</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>12.817</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>13.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>13.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_cpu/nextPC_31_s1/I2</td>
</tr>
<tr>
<td>13.733</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s1/F</td>
</tr>
<tr>
<td>14.803</td>
<td>1.070</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>u_cpu/nextPC_11_s0/I2</td>
</tr>
<tr>
<td>15.352</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_11_s0/F</td>
</tr>
<tr>
<td>15.352</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>13.059</td>
<td>3.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>u_cpu/PC_11_s0/CLK</td>
</tr>
<tr>
<td>13.024</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>u_cpu/PC_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.362, 43.616%; route: 6.699, 54.497%; tC2Q: 0.232, 1.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_div/add_4_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_div/slow_clk_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" font-weight:bold;">clk_div/add_4_s7/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" background: #97FFFF;">clk_div/add_4_s7/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" font-weight:bold;">clk_div/slow_clk_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_div/slow_clk_count_0_s0</td>
</tr>
<tr>
<td>2.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.903</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[1][B]</td>
<td>u_cpu/instr_16_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C41[1][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_16_s0/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKB</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][B]</td>
<td>u_cpu/instr_10_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R29C43[1][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_10_s0/Q</td>
</tr>
<tr>
<td>2.536</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/state_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/state_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>u_cpu/state_1_s5/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R34C44[0][A]</td>
<td style=" font-weight:bold;">u_cpu/state_1_s5/Q</td>
</tr>
<tr>
<td>2.279</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>u_cpu/n416_s22/I1</td>
</tr>
<tr>
<td>2.511</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/n416_s22/F</td>
</tr>
<tr>
<td>2.511</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td style=" font-weight:bold;">u_cpu/state_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>u_cpu/state_1_s5/CLK</td>
</tr>
<tr>
<td>2.081</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>u_cpu/state_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>u_cpu/instr_7_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_7_s0/Q</td>
</tr>
<tr>
<td>2.647</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 64.983%; tC2Q: 0.202, 35.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[0][A]</td>
<td>u_cpu/instr_17_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R32C42[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_17_s0/Q</td>
</tr>
<tr>
<td>2.658</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKB</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 65.646%; tC2Q: 0.202, 34.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[1][A]</td>
<td>u_cpu/instr_18_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R32C42[1][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_18_s0/Q</td>
</tr>
<tr>
<td>2.673</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKB</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.401, 66.495%; tC2Q: 0.202, 33.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>u_cpu/instr_23_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C42[1][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_23_s0/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.402, 66.563%; tC2Q: 0.202, 33.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>u_cpu/instr_8_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R17C41[1][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_8_s0/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.402, 66.563%; tC2Q: 0.202, 33.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/state_2_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/state_2_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[2][A]</td>
<td>u_cpu/state_2_s7/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R34C44[2][A]</td>
<td style=" font-weight:bold;">u_cpu/state_2_s7/Q</td>
</tr>
<tr>
<td>2.278</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[2][A]</td>
<td>u_cpu/n415_s19/I1</td>
</tr>
<tr>
<td>2.568</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C44[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/n415_s19/F</td>
</tr>
<tr>
<td>2.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[2][A]</td>
<td style=" font-weight:bold;">u_cpu/state_2_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[2][A]</td>
<td>u_cpu/state_2_s7/CLK</td>
</tr>
<tr>
<td>2.081</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C44[2][A]</td>
<td>u_cpu/state_2_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.220%; route: 0.006, 1.227%; tC2Q: 0.202, 40.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>u_cpu/instr_9_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C42[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_9_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 66.620%; tC2Q: 0.202, 33.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>u_cpu/instr_11_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C41[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_11_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 66.630%; tC2Q: 0.202, 33.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>u_cpu/instr_9_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C42[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_9_s0/Q</td>
</tr>
<tr>
<td>2.684</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 67.106%; tC2Q: 0.202, 32.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td>u_cpu/instr_15_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_15_s0/Q</td>
</tr>
<tr>
<td>2.685</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKB</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.413, 67.171%; tC2Q: 0.202, 32.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>u_cpu/instr_21_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R17C40[1][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_21_s0/Q</td>
</tr>
<tr>
<td>2.690</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 67.427%; tC2Q: 0.202, 32.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>u_cpu/instr_24_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C41[1][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_24_s0/Q</td>
</tr>
<tr>
<td>2.705</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.433, 68.202%; tC2Q: 0.202, 31.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/state_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/state_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[1][B]</td>
<td>u_cpu/state_0_s4/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R34C44[1][B]</td>
<td style=" font-weight:bold;">u_cpu/state_0_s4/Q</td>
</tr>
<tr>
<td>2.278</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[1][B]</td>
<td>u_cpu/n417_s15/I2</td>
</tr>
<tr>
<td>2.642</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C44[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/n417_s15/F</td>
</tr>
<tr>
<td>2.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[1][B]</td>
<td style=" font-weight:bold;">u_cpu/state_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[1][B]</td>
<td>u_cpu/state_0_s4/CLK</td>
</tr>
<tr>
<td>2.081</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C44[1][B]</td>
<td>u_cpu/state_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.624%; route: 0.006, 1.068%; tC2Q: 0.202, 35.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[2][A]</td>
<td>u_cpu/instr_19_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C44[2][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_19_s0/Q</td>
</tr>
<tr>
<td>2.779</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKB</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.502%; tC2Q: 0.202, 28.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>u_cpu/instr_11_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C41[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_11_s0/Q</td>
</tr>
<tr>
<td>2.797</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.525, 72.227%; tC2Q: 0.202, 27.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][B]</td>
<td>u_cpu/instr_22_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R30C43[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_22_s0/Q</td>
</tr>
<tr>
<td>2.849</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 74.072%; tC2Q: 0.202, 25.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>u_cpu/instr_7_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_7_s0/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.651, 76.308%; tC2Q: 0.202, 23.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/PC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td>u_cpu/PC_2_s0/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R36C41[2][A]</td>
<td style=" font-weight:bold;">u_cpu/PC_2_s0/Q</td>
</tr>
<tr>
<td>2.412</td>
<td>0.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>u_cpu/nextPC_2_s7/I0</td>
</tr>
<tr>
<td>2.756</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_2_s7/F</td>
</tr>
<tr>
<td>2.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td>u_cpu/nextPC_2_s3/I1</td>
</tr>
<tr>
<td>2.808</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_2_s3/O</td>
</tr>
<tr>
<td>2.818</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td style=" font-weight:bold;">u_cpu/PC_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td>u_cpu/PC_2_s0/CLK</td>
</tr>
<tr>
<td>2.081</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C41[2][A]</td>
<td>u_cpu/PC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.396, 52.974%; route: 0.151, 20.137%; tC2Q: 0.201, 26.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>u_cpu/instr_8_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R17C41[1][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_8_s0/Q</td>
</tr>
<tr>
<td>2.945</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 76.900%; tC2Q: 0.202, 23.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>u_cpu/instr_20_s0/CLK</td>
</tr>
<tr>
<td>2.272</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_20_s0/Q</td>
</tr>
<tr>
<td>2.962</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>2.188</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 77.362%; tC2Q: 0.202, 22.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/PC_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slow_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slow_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[0][B]</td>
<td>u_cpu/PC_25_s0/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R39C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_25_s0/Q</td>
</tr>
<tr>
<td>2.400</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[0][A]</td>
<td>u_cpu/nextPC_25_s1/I2</td>
</tr>
<tr>
<td>2.744</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_25_s1/F</td>
</tr>
<tr>
<td>2.747</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[0][B]</td>
<td>u_cpu/nextPC_25_s0/I0</td>
</tr>
<tr>
<td>2.979</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_25_s0/F</td>
</tr>
<tr>
<td>2.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[0][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>85</td>
<td>R13C36[0][A]</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[0][B]</td>
<td>u_cpu/PC_25_s0/CLK</td>
</tr>
<tr>
<td>2.081</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C39[0][B]</td>
<td>u_cpu/PC_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 63.369%; route: 0.132, 14.517%; tC2Q: 0.201, 22.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.070, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clk_div/slow_clk_count_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clk_div/slow_clk_count_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clk_div/slow_clk_count_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clk_div/slow_clk_count_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>clk_div/slow_clk_count_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.056</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>clk_div/slow_clk_count_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slow_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_mem/MEM_0_MEM_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_mem/MEM_0_MEM_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_mem/MEM_0_MEM_0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slow_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_mem/MEM_2_MEM_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_mem/MEM_2_MEM_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_mem/MEM_2_MEM_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slow_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cpu/PC_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/PC_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/PC_26_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slow_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cpu/PC_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/PC_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/PC_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slow_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cpu/instr_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/instr_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/instr_15_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slow_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cpu/instr_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/instr_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/instr_16_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slow_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cpu/PC_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/PC_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/PC_11_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>slow_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cpu/instr_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>8.227</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/instr_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>slow_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/slow_clk_count_0_s0/Q</td>
</tr>
<tr>
<td>12.070</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/instr_17_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>91</td>
<td>instr[12]</td>
<td>0.325</td>
<td>1.392</td>
</tr>
<tr>
<td>85</td>
<td>slow_clk</td>
<td>-2.541</td>
<td>3.227</td>
</tr>
<tr>
<td>84</td>
<td>instr[13]</td>
<td>0.184</td>
<td>1.674</td>
</tr>
<tr>
<td>78</td>
<td>u_cpu/writeBackData_30_19</td>
<td>-0.290</td>
<td>1.093</td>
</tr>
<tr>
<td>65</td>
<td>u_cpu/n1961_11</td>
<td>1.424</td>
<td>1.829</td>
</tr>
<tr>
<td>65</td>
<td>u_cpu/instr_0[3]</td>
<td>-2.384</td>
<td>1.271</td>
</tr>
<tr>
<td>63</td>
<td>u_cpu/shamt[0]</td>
<td>-2.525</td>
<td>1.284</td>
</tr>
<tr>
<td>63</td>
<td>u_cpu/shamt[1]</td>
<td>-1.978</td>
<td>1.056</td>
</tr>
<tr>
<td>55</td>
<td>u_cpu/instr_0[4]</td>
<td>-2.507</td>
<td>1.473</td>
</tr>
<tr>
<td>52</td>
<td>u_cpu/instr_0[5]</td>
<td>-1.938</td>
<td>1.251</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C37</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R22C18</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
