=====
SETUP
10.548
10.635
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_rx/rx_cnt_8_s0
1.226
1.684
u_uart_rx/n265_s2
3.179
4.211
u_uart_rx/n72_s5
5.036
5.858
u_uart_rx/n72_s3
7.173
8.199
u_uart_rx/n72_s1
8.618
9.420
u_uart_rx/rx_cnt_1_s0
10.635
=====
SETUP
10.548
10.635
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_rx/rx_cnt_8_s0
1.226
1.684
u_uart_rx/n265_s2
3.179
4.211
u_uart_rx/n72_s5
5.036
5.858
u_uart_rx/n72_s3
7.173
8.199
u_uart_rx/n72_s1
8.618
9.420
u_uart_rx/rx_cnt_2_s0
10.635
=====
SETUP
10.548
10.635
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_rx/rx_cnt_8_s0
1.226
1.684
u_uart_rx/n265_s2
3.179
4.211
u_uart_rx/n72_s5
5.036
5.858
u_uart_rx/n72_s3
7.173
8.199
u_uart_rx/n72_s1
8.618
9.420
u_uart_rx/rx_cnt_3_s0
10.635
=====
SETUP
10.548
10.635
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_rx/rx_cnt_8_s0
1.226
1.684
u_uart_rx/n265_s2
3.179
4.211
u_uart_rx/n72_s5
5.036
5.858
u_uart_rx/n72_s3
7.173
8.199
u_uart_rx/n72_s1
8.618
9.420
u_uart_rx/rx_cnt_4_s0
10.635
=====
SETUP
10.548
10.635
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_rx/rx_cnt_8_s0
1.226
1.684
u_uart_rx/n265_s2
3.179
4.211
u_uart_rx/n72_s5
5.036
5.858
u_uart_rx/n72_s3
7.173
8.199
u_uart_rx/n72_s1
8.618
9.420
u_uart_rx/rx_cnt_5_s0
10.635
=====
SETUP
10.548
10.635
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_rx/rx_cnt_8_s0
1.226
1.684
u_uart_rx/n265_s2
3.179
4.211
u_uart_rx/n72_s5
5.036
5.858
u_uart_rx/n72_s3
7.173
8.199
u_uart_rx/n72_s1
8.618
9.420
u_uart_rx/rx_cnt_6_s0
10.635
=====
SETUP
10.639
10.543
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_rx/rx_cnt_8_s0
1.226
1.684
u_uart_rx/n265_s2
3.179
4.211
u_uart_rx/n72_s5
5.036
5.858
u_uart_rx/n72_s3
7.173
8.199
u_uart_rx/n72_s1
8.618
9.420
u_uart_rx/rx_cnt_7_s0
10.543
=====
SETUP
10.639
10.543
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_rx/rx_cnt_8_s0
1.226
1.684
u_uart_rx/n265_s2
3.179
4.211
u_uart_rx/n72_s5
5.036
5.858
u_uart_rx/n72_s3
7.173
8.199
u_uart_rx/n72_s1
8.618
9.420
u_uart_rx/rx_cnt_8_s0
10.543
=====
SETUP
11.055
10.128
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_rx/rx_cnt_8_s0
1.226
1.684
u_uart_rx/n265_s2
3.179
4.211
u_uart_rx/n72_s5
5.036
5.858
u_uart_rx/n72_s3
7.173
8.199
u_uart_rx/n72_s1
8.618
9.420
u_uart_rx/rx_cnt_0_s0
10.128
=====
SETUP
11.674
9.509
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_rx/rx_cnt_2_s0
1.226
1.684
u_uart_rx/n263_s2
3.155
4.254
u_uart_rx/n72_s4
5.234
5.860
u_uart_rx/n72_s2
6.665
7.691
u_uart_rx/rx_bsy_s4
8.111
9.172
u_uart_rx/rx_bsy_s1
9.509
=====
SETUP
12.649
8.177
20.826
clk_27mhz_ibuf
0.000
0.982
u_uart_rx/rx_cnt_3_s0
1.226
1.684
u_uart_rx/n96_s2
3.473
4.099
u_uart_rx/n96_s1
4.104
5.136
u_uart_rx/n96_s0
5.945
6.571
u_uart_rx/block_timeout_s0
8.177
=====
SETUP
13.030
7.796
20.826
clk_27mhz_ibuf
0.000
0.982
u_uart_tx/tx_cnt_0_s0
1.226
1.684
u_uart_tx/n129_s40
3.004
4.103
u_uart_tx/n129_s35
4.108
4.930
u_uart_tx/n129_s26
5.267
6.366
u_uart_tx/n129_s22
7.170
7.796
u_uart_tx/tx_s1
7.796
=====
SETUP
13.056
8.127
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_tx/tx_cnt_6_s0
1.226
1.684
u_uart_tx/n153_s3
2.110
3.142
u_uart_tx/n153_s2
3.946
5.045
u_uart_tx/n153_s1
5.051
6.112
u_uart_tx/n153_s0
6.534
7.336
u_uart_tx/tx_cnt_0_s0
8.127
=====
SETUP
13.056
8.127
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_tx/tx_cnt_6_s0
1.226
1.684
u_uart_tx/n153_s3
2.110
3.142
u_uart_tx/n153_s2
3.946
5.045
u_uart_tx/n153_s1
5.051
6.112
u_uart_tx/n153_s0
6.534
7.336
u_uart_tx/tx_cnt_7_s0
8.127
=====
SETUP
13.056
8.127
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_tx/tx_cnt_6_s0
1.226
1.684
u_uart_tx/n153_s3
2.110
3.142
u_uart_tx/n153_s2
3.946
5.045
u_uart_tx/n153_s1
5.051
6.112
u_uart_tx/n153_s0
6.534
7.336
u_uart_tx/tx_cnt_8_s0
8.127
=====
SETUP
13.351
7.831
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_rx/rx_cnt_8_s0
1.226
1.684
u_uart_rx/n265_s2
3.179
4.211
u_uart_rx/n263_s1
5.036
5.858
u_uart_rx/n264_s0
6.837
7.462
u_uart_rx/data_out_4_s0
7.831
=====
SETUP
13.384
7.798
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_rx/rx_cnt_8_s0
1.226
1.684
u_uart_rx/n265_s2
3.179
4.211
u_uart_rx/n263_s1
5.036
5.858
u_uart_rx/n263_s0
6.837
7.462
u_uart_rx/data_out_5_s0
7.798
=====
SETUP
13.438
7.388
20.826
clk_27mhz_ibuf
0.000
0.982
u_uart_rx/rx_cnt_8_s0
1.226
1.684
u_uart_rx/frame_end_s1
3.000
4.032
u_uart_rx/frame_end_s0
4.842
5.941
u_uart_rx/data_valid_s0
7.388
=====
SETUP
13.463
7.719
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_tx/tx_cnt_6_s0
1.226
1.684
u_uart_tx/n153_s3
2.110
3.142
u_uart_tx/n153_s2
3.946
5.045
u_uart_tx/n153_s1
5.051
6.112
u_uart_tx/n153_s0
6.534
7.336
u_uart_tx/tx_cnt_1_s0
7.719
=====
SETUP
13.463
7.719
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_tx/tx_cnt_6_s0
1.226
1.684
u_uart_tx/n153_s3
2.110
3.142
u_uart_tx/n153_s2
3.946
5.045
u_uart_tx/n153_s1
5.051
6.112
u_uart_tx/n153_s0
6.534
7.336
u_uart_tx/tx_cnt_2_s0
7.719
=====
SETUP
13.463
7.719
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_tx/tx_cnt_6_s0
1.226
1.684
u_uart_tx/n153_s3
2.110
3.142
u_uart_tx/n153_s2
3.946
5.045
u_uart_tx/n153_s1
5.051
6.112
u_uart_tx/n153_s0
6.534
7.336
u_uart_tx/tx_cnt_3_s0
7.719
=====
SETUP
13.463
7.719
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_tx/tx_cnt_6_s0
1.226
1.684
u_uart_tx/n153_s3
2.110
3.142
u_uart_tx/n153_s2
3.946
5.045
u_uart_tx/n153_s1
5.051
6.112
u_uart_tx/n153_s0
6.534
7.336
u_uart_tx/tx_cnt_4_s0
7.719
=====
SETUP
13.463
7.719
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_tx/tx_cnt_6_s0
1.226
1.684
u_uart_tx/n153_s3
2.110
3.142
u_uart_tx/n153_s2
3.946
5.045
u_uart_tx/n153_s1
5.051
6.112
u_uart_tx/n153_s0
6.534
7.336
u_uart_tx/tx_cnt_5_s0
7.719
=====
SETUP
13.463
7.719
21.182
clk_27mhz_ibuf
0.000
0.982
u_uart_tx/tx_cnt_6_s0
1.226
1.684
u_uart_tx/n153_s3
2.110
3.142
u_uart_tx/n153_s2
3.946
5.045
u_uart_tx/n153_s1
5.051
6.112
u_uart_tx/n153_s0
6.534
7.336
u_uart_tx/tx_cnt_6_s0
7.719
=====
SETUP
13.469
7.356
20.826
clk_27mhz_ibuf
0.000
0.982
u_uart_tx/tx_cnt_6_s0
1.226
1.684
u_uart_tx/n153_s3
2.110
3.142
u_uart_tx/n153_s2
3.946
5.045
u_uart_tx/n153_s1
5.051
6.112
u_uart_tx/frame_begin_s2
6.534
7.356
u_uart_tx/tx_bsy_s5
7.356
=====
HOLD
0.710
1.739
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_bsy_s5
1.029
1.362
u_uart_tx/frame_begin_s2
1.367
1.739
u_uart_tx/tx_bsy_s5
1.739
=====
HOLD
0.711
1.740
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_cnt_0_s0
1.029
1.362
u_uart_tx/n27_s2
1.368
1.740
u_uart_tx/tx_cnt_0_s0
1.740
=====
HOLD
0.730
1.759
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_cnt_7_s0
1.029
1.362
u_uart_tx/n20_s
1.365
1.759
u_uart_tx/tx_cnt_7_s0
1.759
=====
HOLD
0.732
1.761
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_cnt_3_s0
1.029
1.362
u_uart_tx/n24_s
1.367
1.761
u_uart_tx/tx_cnt_3_s0
1.761
=====
HOLD
0.732
1.761
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_rx/rx_cnt_7_s0
1.029
1.362
u_uart_rx/n37_s
1.367
1.761
u_uart_rx/rx_cnt_7_s0
1.761
=====
HOLD
0.733
1.762
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_rx/rx_cnt_3_s0
1.029
1.362
u_uart_rx/n41_s
1.368
1.762
u_uart_rx/rx_cnt_3_s0
1.762
=====
HOLD
0.892
1.936
1.044
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_bsy_s5
1.029
1.362
u_uart_tx/tx_cnt_0_s0
1.936
=====
HOLD
0.896
1.925
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_rx/rx_cnt_0_s0
1.029
1.362
u_uart_rx/n44_s2
1.369
1.925
u_uart_rx/rx_cnt_0_s0
1.925
=====
HOLD
0.901
1.945
1.044
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_bsy_s5
1.029
1.362
u_uart_tx/tx_cnt_7_s0
1.945
=====
HOLD
0.901
1.945
1.044
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_bsy_s5
1.029
1.362
u_uart_tx/tx_cnt_8_s0
1.945
=====
HOLD
0.905
1.949
1.044
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_bsy_s5
1.029
1.362
u_uart_tx/tx_cnt_1_s0
1.949
=====
HOLD
0.905
1.949
1.044
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_bsy_s5
1.029
1.362
u_uart_tx/tx_cnt_2_s0
1.949
=====
HOLD
0.905
1.949
1.044
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_bsy_s5
1.029
1.362
u_uart_tx/tx_cnt_3_s0
1.949
=====
HOLD
0.905
1.949
1.044
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_bsy_s5
1.029
1.362
u_uart_tx/tx_cnt_4_s0
1.949
=====
HOLD
0.905
1.949
1.044
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_bsy_s5
1.029
1.362
u_uart_tx/tx_cnt_5_s0
1.949
=====
HOLD
0.905
1.949
1.044
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_bsy_s5
1.029
1.362
u_uart_tx/tx_cnt_6_s0
1.949
=====
HOLD
0.937
1.966
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_rx/data_out_1_s0
1.029
1.362
u_uart_tx/data2send_1_s0
1.966
=====
HOLD
0.965
1.994
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_cnt_5_s0
1.029
1.362
u_uart_tx/n22_s
1.600
1.994
u_uart_tx/tx_cnt_5_s0
1.994
=====
HOLD
0.966
1.995
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_cnt_6_s0
1.029
1.362
u_uart_tx/n21_s
1.601
1.995
u_uart_tx/tx_cnt_6_s0
1.995
=====
HOLD
0.966
1.995
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_rx/rx_cnt_5_s0
1.029
1.362
u_uart_rx/n39_s
1.601
1.995
u_uart_rx/rx_cnt_5_s0
1.995
=====
HOLD
0.967
1.996
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_rx/rx_cnt_6_s0
1.029
1.362
u_uart_rx/n38_s
1.602
1.996
u_uart_rx/rx_cnt_6_s0
1.996
=====
HOLD
0.967
1.996
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_rx/rx_cnt_8_s0
1.029
1.362
u_uart_rx/n36_s
1.602
1.996
u_uart_rx/rx_cnt_8_s0
1.996
=====
HOLD
0.968
1.997
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_rx/rx_cnt_4_s0
1.029
1.362
u_uart_rx/n40_s
1.603
1.997
u_uart_rx/rx_cnt_4_s0
1.997
=====
HOLD
0.971
2.000
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_cnt_4_s0
1.029
1.362
u_uart_tx/n23_s
1.606
2.000
u_uart_tx/tx_cnt_4_s0
2.000
=====
HOLD
0.976
2.005
1.029
clk_27mhz_ibuf
0.000
0.844
u_uart_tx/tx_cnt_8_s0
1.029
1.362
u_uart_tx/n19_s
1.611
2.005
u_uart_tx/tx_cnt_8_s0
2.005
