// Seed: 1253634419
module module_0;
  assign id_1 = -1;
  tri id_2;
  initial begin : LABEL_0
    if (1 % 1);
    id_1 = -1;
  end
  assign id_1 = id_1;
  assign module_1.type_1 = 0;
  wire id_3;
  id_4(
      1,
  );
  wire id_5;
  parameter id_6 = -1;
  assign id_2 = -1'b0;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input supply0 id_2
);
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
