

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Tue Apr 13 11:18:12 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          658
LUT:           1535
FF:            2089
DSP:              4
BRAM:             0
SRL:              6
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.276
CP achieved post-implementation:    8.369
Timing met
