{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681375885394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681375885408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 14:21:25 2023 " "Processing started: Thu Apr 13 14:21:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681375885408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681375885408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO_UART -c FIFO_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_UART -c FIFO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681375885408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1681375886050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375904542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375904542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "baudrate.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/baudrate.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375904547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375904547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375904550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375904550 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "FIFO_UART.v(49) " "Verilog HDL Module Instantiation warning at FIFO_UART.v(49): ignored dangling comma in List of Port Connections" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1681375904552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_UART " "Found entity 1: FIFO_UART" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375904553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375904553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1mhz " "Found entity 1: clock_1mhz" {  } { { "clock_1mhz.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_1mhz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375904557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375904557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1hz " "Found entity 1: clock_1hz" {  } { { "clock_1hz.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375904560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375904560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_var.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_var.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_var " "Found entity 1: clock_var" {  } { { "clock_var.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_var.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375904564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375904564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_25hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_25hz " "Found entity 1: clock_25hz" {  } { { "clock_25hz.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_25hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375904569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375904569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_16bit " "Found entity 1: counter_16bit" {  } { { "counter_16bit.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/counter_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375904574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375904574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO_UART " "Elaborating entity \"FIFO_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681375904698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate baudrate:uart_baud " "Elaborating entity \"baudrate\" for hierarchy \"baudrate:uart_baud\"" {  } { { "FIFO_UART.v" "uart_baud" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:uart_Tx " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:uart_Tx\"" {  } { { "FIFO_UART.v" "uart_Tx" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:FIFO " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:FIFO\"" {  } { { "FIFO_UART.v" "FIFO" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681375904803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904807 ""}  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1681375904807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_kfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_kfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_kfg1 " "Found entity 1: dcfifo_kfg1" {  } { { "db/dcfifo_kfg1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375904874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375904874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_kfg1 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated " "Elaborating entity \"dcfifo_kfg1\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375904945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375904945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_kfg1.tdf" "rdptr_g1p" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375904946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n5c " "Found entity 1: a_graycounter_n5c" {  } { { "db/a_graycounter_n5c.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/a_graycounter_n5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375905007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375905007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n5c FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|a_graycounter_n5c:wrptr_g1p " "Elaborating entity \"a_graycounter_n5c\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|a_graycounter_n5c:wrptr_g1p\"" {  } { { "db/dcfifo_kfg1.tdf" "wrptr_g1p" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375905007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0011 " "Found entity 1: altsyncram_0011" {  } { { "db/altsyncram_0011.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/altsyncram_0011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375905075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375905075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0011 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|altsyncram_0011:fifo_ram " "Elaborating entity \"altsyncram_0011\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|altsyncram_0011:fifo_ram\"" {  } { { "db/dcfifo_kfg1.tdf" "fifo_ram" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375905076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_36d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_36d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_36d " "Found entity 1: alt_synch_pipe_36d" {  } { { "db/alt_synch_pipe_36d.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/alt_synch_pipe_36d.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375905096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375905096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_36d FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_36d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_36d\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_36d:rs_dgwp\"" {  } { { "db/dcfifo_kfg1.tdf" "rs_dgwp" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375905097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375905118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375905118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_36d:rs_dgwp\|dffpipe_2v8:dffpipe12 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_36d:rs_dgwp\|dffpipe_2v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_36d.tdf" "dffpipe12" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/alt_synch_pipe_36d.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375905118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_46d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_46d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_46d " "Found entity 1: alt_synch_pipe_46d" {  } { { "db/alt_synch_pipe_46d.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/alt_synch_pipe_46d.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375905140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375905140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_46d FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_46d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_46d\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_46d:ws_dgrp\"" {  } { { "db/dcfifo_kfg1.tdf" "ws_dgrp" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375905140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375905162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375905162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_46d:ws_dgrp\|dffpipe_3v8:dffpipe15 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|alt_synch_pipe_46d:ws_dgrp\|dffpipe_3v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_46d.tdf" "dffpipe15" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/alt_synch_pipe_46d.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375905163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375905229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375905229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_kfg1.tdf" "rdempty_eq_comp" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375905230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pld " "Found entity 1: cntr_pld" {  } { { "db/cntr_pld.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/cntr_pld.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681375905292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681375905292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pld FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|cntr_pld:cntr_b " "Elaborating entity \"cntr_pld\" for hierarchy \"FIFO:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_kfg1:auto_generated\|cntr_pld:cntr_b\"" {  } { { "db/dcfifo_kfg1.tdf" "cntr_b" { Text "C:/Users/Anjana/Desktop/Final_UART/3/db/dcfifo_kfg1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375905292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_16bit counter_16bit:counter_16bit " "Elaborating entity \"counter_16bit\" for hierarchy \"counter_16bit:counter_16bit\"" {  } { { "FIFO_UART.v" "counter_16bit" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375905295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter_16bit.v(17) " "Verilog HDL assignment warning at counter_16bit.v(17): truncated value with size 32 to match size of target (16)" {  } { { "counter_16bit.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/counter_16bit.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681375905297 "|FIFO_UART|counter_16bit:counter_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_var clock_var:clock_var " "Elaborating entity \"clock_var\" for hierarchy \"clock_var:clock_var\"" {  } { { "FIFO_UART.v" "clock_var" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375905312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock_var.v(14) " "Verilog HDL assignment warning at clock_var.v(14): truncated value with size 32 to match size of target (26)" {  } { { "clock_var.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_var.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681375905314 "|FIFO_UART|clock_var:clock_var"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25hz clock_25hz:clock_25hz " "Elaborating entity \"clock_25hz\" for hierarchy \"clock_25hz:clock_25hz\"" {  } { { "FIFO_UART.v" "clock_25hz" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681375905316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock_25hz.v(14) " "Verilog HDL assignment warning at clock_25hz.v(14): truncated value with size 32 to match size of target (26)" {  } { { "clock_25hz.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/clock_25hz.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681375905318 "|FIFO_UART|clock_25hz:clock_25hz"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[5\] GND " "Pin \"Count_out\[5\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[6\] GND " "Pin \"Count_out\[6\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[7\] GND " "Pin \"Count_out\[7\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[13\] VCC " "Pin \"Count_out\[13\]\" is stuck at VCC" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[14\] GND " "Pin \"Count_out\[14\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[15\] GND " "Pin \"Count_out\[15\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[21\] GND " "Pin \"Count_out\[21\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[22\] VCC " "Pin \"Count_out\[22\]\" is stuck at VCC" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[23\] GND " "Pin \"Count_out\[23\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[26\] GND " "Pin \"Count_out\[26\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[27\] GND " "Pin \"Count_out\[27\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[28\] GND " "Pin \"Count_out\[28\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[29\] VCC " "Pin \"Count_out\[29\]\" is stuck at VCC" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[30\] VCC " "Pin \"Count_out\[30\]\" is stuck at VCC" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count_out\[31\] GND " "Pin \"Count_out\[31\]\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/3/FIFO_UART.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681375906570 "|FIFO_UART|Count_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1681375906570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1681375906699 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1681375907484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1681375907750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681375907750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "335 " "Implemented 335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1681375907852 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1681375907852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "275 " "Implemented 275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1681375907852 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1681375907852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1681375907852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681375907916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 14:21:47 2023 " "Processing ended: Thu Apr 13 14:21:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681375907916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681375907916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681375907916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681375907916 ""}
