
tactGenerator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005468  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08005574  08005574  00015574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055e0  080055e0  0002017c  2**0
                  CONTENTS
  4 .ARM          00000000  080055e0  080055e0  0002017c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080055e0  080055e0  0002017c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055e0  080055e0  000155e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080055e4  080055e4  000155e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000017c  20000000  080055e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008f4  2000017c  08005764  0002017c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a70  08005764  00020a70  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010228  00000000  00000000  000201a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000028f5  00000000  00000000  000303cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a68  00000000  00000000  00032cc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000920  00000000  00000000  00033730  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016066  00000000  00000000  00034050  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b721  00000000  00000000  0004a0b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006cf97  00000000  00000000  000557d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c276e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027ec  00000000  00000000  000c27ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000017c 	.word	0x2000017c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800555c 	.word	0x0800555c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000180 	.word	0x20000180
 8000148:	0800555c 	.word	0x0800555c

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 f9bb 	bl	80004cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f823 	bl	80001a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f883 	bl	8000264 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 800015e:	f004 fd41 	bl	8004be4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  uint8_t RawComPortData[2];
  uint16_t timeDelay = 1000;
 8000162:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000166:	80fb      	strh	r3, [r7, #6]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  CDC_Transmit_FS(NULL, 0);
 8000168:	2100      	movs	r1, #0
 800016a:	2000      	movs	r0, #0
 800016c:	f004 fdf8 	bl	8004d60 <CDC_Transmit_FS>
	  CDC_Receive_FS(RawComPortData, 2);
 8000170:	1d3b      	adds	r3, r7, #4
 8000172:	2102      	movs	r1, #2
 8000174:	4618      	mov	r0, r3
 8000176:	f004 fddf 	bl	8004d38 <CDC_Receive_FS>
	  //timeDelay = transform8to16bitNumber(&RawComPortData);
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800017a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800017e:	4806      	ldr	r0, [pc, #24]	; (8000198 <main+0x4c>)
 8000180:	f000 fca8 	bl	8000ad4 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 8000184:	2101      	movs	r1, #1
 8000186:	4805      	ldr	r0, [pc, #20]	; (800019c <main+0x50>)
 8000188:	f000 fca4 	bl	8000ad4 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 800018c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000190:	f000 f9fe 	bl	8000590 <HAL_Delay>
	  CDC_Transmit_FS(NULL, 0);
 8000194:	e7e8      	b.n	8000168 <main+0x1c>
 8000196:	bf00      	nop
 8000198:	40011000 	.word	0x40011000
 800019c:	40010800 	.word	0x40010800

080001a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b094      	sub	sp, #80	; 0x50
 80001a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80001aa:	2228      	movs	r2, #40	; 0x28
 80001ac:	2100      	movs	r1, #0
 80001ae:	4618      	mov	r0, r3
 80001b0:	f005 f9cc 	bl	800554c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001b4:	f107 0314 	add.w	r3, r7, #20
 80001b8:	2200      	movs	r2, #0
 80001ba:	601a      	str	r2, [r3, #0]
 80001bc:	605a      	str	r2, [r3, #4]
 80001be:	609a      	str	r2, [r3, #8]
 80001c0:	60da      	str	r2, [r3, #12]
 80001c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80001c4:	1d3b      	adds	r3, r7, #4
 80001c6:	2200      	movs	r2, #0
 80001c8:	601a      	str	r2, [r3, #0]
 80001ca:	605a      	str	r2, [r3, #4]
 80001cc:	609a      	str	r2, [r3, #8]
 80001ce:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001d0:	2301      	movs	r3, #1
 80001d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001da:	2300      	movs	r3, #0
 80001dc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001de:	2301      	movs	r3, #1
 80001e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001e2:	2302      	movs	r3, #2
 80001e4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80001ec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80001f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80001f6:	4618      	mov	r0, r3
 80001f8:	f001 fb66 	bl	80018c8 <HAL_RCC_OscConfig>
 80001fc:	4603      	mov	r3, r0
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d001      	beq.n	8000206 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000202:	f000 f89d 	bl	8000340 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000206:	230f      	movs	r3, #15
 8000208:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800020a:	2302      	movs	r3, #2
 800020c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800020e:	2300      	movs	r3, #0
 8000210:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000212:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000216:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000218:	2300      	movs	r3, #0
 800021a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800021c:	f107 0314 	add.w	r3, r7, #20
 8000220:	2101      	movs	r1, #1
 8000222:	4618      	mov	r0, r3
 8000224:	f001 fdd0 	bl	8001dc8 <HAL_RCC_ClockConfig>
 8000228:	4603      	mov	r3, r0
 800022a:	2b00      	cmp	r3, #0
 800022c:	d001      	beq.n	8000232 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800022e:	f000 f887 	bl	8000340 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000232:	2310      	movs	r3, #16
 8000234:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000236:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800023a:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800023c:	1d3b      	adds	r3, r7, #4
 800023e:	4618      	mov	r0, r3
 8000240:	f001 ff64 	bl	800210c <HAL_RCCEx_PeriphCLKConfig>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d001      	beq.n	800024e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800024a:	f000 f879 	bl	8000340 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_PLLCLK, RCC_MCODIV_1);
 800024e:	2200      	movs	r2, #0
 8000250:	f04f 61e0 	mov.w	r1, #117440512	; 0x7000000
 8000254:	2000      	movs	r0, #0
 8000256:	f001 fea1 	bl	8001f9c <HAL_RCC_MCOConfig>
}
 800025a:	bf00      	nop
 800025c:	3750      	adds	r7, #80	; 0x50
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
	...

08000264 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b088      	sub	sp, #32
 8000268:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800026a:	f107 0310 	add.w	r3, r7, #16
 800026e:	2200      	movs	r2, #0
 8000270:	601a      	str	r2, [r3, #0]
 8000272:	605a      	str	r2, [r3, #4]
 8000274:	609a      	str	r2, [r3, #8]
 8000276:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000278:	4b2e      	ldr	r3, [pc, #184]	; (8000334 <MX_GPIO_Init+0xd0>)
 800027a:	699b      	ldr	r3, [r3, #24]
 800027c:	4a2d      	ldr	r2, [pc, #180]	; (8000334 <MX_GPIO_Init+0xd0>)
 800027e:	f043 0310 	orr.w	r3, r3, #16
 8000282:	6193      	str	r3, [r2, #24]
 8000284:	4b2b      	ldr	r3, [pc, #172]	; (8000334 <MX_GPIO_Init+0xd0>)
 8000286:	699b      	ldr	r3, [r3, #24]
 8000288:	f003 0310 	and.w	r3, r3, #16
 800028c:	60fb      	str	r3, [r7, #12]
 800028e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000290:	4b28      	ldr	r3, [pc, #160]	; (8000334 <MX_GPIO_Init+0xd0>)
 8000292:	699b      	ldr	r3, [r3, #24]
 8000294:	4a27      	ldr	r2, [pc, #156]	; (8000334 <MX_GPIO_Init+0xd0>)
 8000296:	f043 0320 	orr.w	r3, r3, #32
 800029a:	6193      	str	r3, [r2, #24]
 800029c:	4b25      	ldr	r3, [pc, #148]	; (8000334 <MX_GPIO_Init+0xd0>)
 800029e:	699b      	ldr	r3, [r3, #24]
 80002a0:	f003 0320 	and.w	r3, r3, #32
 80002a4:	60bb      	str	r3, [r7, #8]
 80002a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002a8:	4b22      	ldr	r3, [pc, #136]	; (8000334 <MX_GPIO_Init+0xd0>)
 80002aa:	699b      	ldr	r3, [r3, #24]
 80002ac:	4a21      	ldr	r2, [pc, #132]	; (8000334 <MX_GPIO_Init+0xd0>)
 80002ae:	f043 0304 	orr.w	r3, r3, #4
 80002b2:	6193      	str	r3, [r2, #24]
 80002b4:	4b1f      	ldr	r3, [pc, #124]	; (8000334 <MX_GPIO_Init+0xd0>)
 80002b6:	699b      	ldr	r3, [r3, #24]
 80002b8:	f003 0304 	and.w	r3, r3, #4
 80002bc:	607b      	str	r3, [r7, #4]
 80002be:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80002c0:	2200      	movs	r2, #0
 80002c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002c6:	481c      	ldr	r0, [pc, #112]	; (8000338 <MX_GPIO_Init+0xd4>)
 80002c8:	f000 fbec 	bl	8000aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80002cc:	2200      	movs	r2, #0
 80002ce:	2101      	movs	r1, #1
 80002d0:	481a      	ldr	r0, [pc, #104]	; (800033c <MX_GPIO_Init+0xd8>)
 80002d2:	f000 fbe7 	bl	8000aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80002d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80002da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002dc:	2301      	movs	r3, #1
 80002de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002e0:	2300      	movs	r3, #0
 80002e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002e4:	2302      	movs	r3, #2
 80002e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002e8:	f107 0310 	add.w	r3, r7, #16
 80002ec:	4619      	mov	r1, r3
 80002ee:	4812      	ldr	r0, [pc, #72]	; (8000338 <MX_GPIO_Init+0xd4>)
 80002f0:	f000 fa7e 	bl	80007f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80002f4:	2301      	movs	r3, #1
 80002f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002f8:	2301      	movs	r3, #1
 80002fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fc:	2300      	movs	r3, #0
 80002fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000300:	2303      	movs	r3, #3
 8000302:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000304:	f107 0310 	add.w	r3, r7, #16
 8000308:	4619      	mov	r1, r3
 800030a:	480c      	ldr	r0, [pc, #48]	; (800033c <MX_GPIO_Init+0xd8>)
 800030c:	f000 fa70 	bl	80007f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000310:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000314:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000316:	2302      	movs	r3, #2
 8000318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800031a:	2302      	movs	r3, #2
 800031c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800031e:	f107 0310 	add.w	r3, r7, #16
 8000322:	4619      	mov	r1, r3
 8000324:	4805      	ldr	r0, [pc, #20]	; (800033c <MX_GPIO_Init+0xd8>)
 8000326:	f000 fa63 	bl	80007f0 <HAL_GPIO_Init>

}
 800032a:	bf00      	nop
 800032c:	3720      	adds	r7, #32
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	40021000 	.word	0x40021000
 8000338:	40011000 	.word	0x40011000
 800033c:	40010800 	.word	0x40010800

08000340 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000340:	b480      	push	{r7}
 8000342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000344:	bf00      	nop
 8000346:	46bd      	mov	sp, r7
 8000348:	bc80      	pop	{r7}
 800034a:	4770      	bx	lr

0800034c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800034c:	b480      	push	{r7}
 800034e:	b085      	sub	sp, #20
 8000350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000352:	4b15      	ldr	r3, [pc, #84]	; (80003a8 <HAL_MspInit+0x5c>)
 8000354:	699b      	ldr	r3, [r3, #24]
 8000356:	4a14      	ldr	r2, [pc, #80]	; (80003a8 <HAL_MspInit+0x5c>)
 8000358:	f043 0301 	orr.w	r3, r3, #1
 800035c:	6193      	str	r3, [r2, #24]
 800035e:	4b12      	ldr	r3, [pc, #72]	; (80003a8 <HAL_MspInit+0x5c>)
 8000360:	699b      	ldr	r3, [r3, #24]
 8000362:	f003 0301 	and.w	r3, r3, #1
 8000366:	60bb      	str	r3, [r7, #8]
 8000368:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800036a:	4b0f      	ldr	r3, [pc, #60]	; (80003a8 <HAL_MspInit+0x5c>)
 800036c:	69db      	ldr	r3, [r3, #28]
 800036e:	4a0e      	ldr	r2, [pc, #56]	; (80003a8 <HAL_MspInit+0x5c>)
 8000370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000374:	61d3      	str	r3, [r2, #28]
 8000376:	4b0c      	ldr	r3, [pc, #48]	; (80003a8 <HAL_MspInit+0x5c>)
 8000378:	69db      	ldr	r3, [r3, #28]
 800037a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800037e:	607b      	str	r3, [r7, #4]
 8000380:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000382:	4b0a      	ldr	r3, [pc, #40]	; (80003ac <HAL_MspInit+0x60>)
 8000384:	685b      	ldr	r3, [r3, #4]
 8000386:	60fb      	str	r3, [r7, #12]
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800038e:	60fb      	str	r3, [r7, #12]
 8000390:	68fb      	ldr	r3, [r7, #12]
 8000392:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000396:	60fb      	str	r3, [r7, #12]
 8000398:	4a04      	ldr	r2, [pc, #16]	; (80003ac <HAL_MspInit+0x60>)
 800039a:	68fb      	ldr	r3, [r7, #12]
 800039c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800039e:	bf00      	nop
 80003a0:	3714      	adds	r7, #20
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bc80      	pop	{r7}
 80003a6:	4770      	bx	lr
 80003a8:	40021000 	.word	0x40021000
 80003ac:	40010000 	.word	0x40010000

080003b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80003b4:	bf00      	nop
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bc80      	pop	{r7}
 80003ba:	4770      	bx	lr

080003bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003c0:	e7fe      	b.n	80003c0 <HardFault_Handler+0x4>

080003c2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003c2:	b480      	push	{r7}
 80003c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003c6:	e7fe      	b.n	80003c6 <MemManage_Handler+0x4>

080003c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003cc:	e7fe      	b.n	80003cc <BusFault_Handler+0x4>

080003ce <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003ce:	b480      	push	{r7}
 80003d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003d2:	e7fe      	b.n	80003d2 <UsageFault_Handler+0x4>

080003d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003d8:	bf00      	nop
 80003da:	46bd      	mov	sp, r7
 80003dc:	bc80      	pop	{r7}
 80003de:	4770      	bx	lr

080003e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003e4:	bf00      	nop
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bc80      	pop	{r7}
 80003ea:	4770      	bx	lr

080003ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003f0:	bf00      	nop
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bc80      	pop	{r7}
 80003f6:	4770      	bx	lr

080003f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003fc:	f000 f8ac 	bl	8000558 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000400:	bf00      	nop
 8000402:	bd80      	pop	{r7, pc}

08000404 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000408:	4802      	ldr	r0, [pc, #8]	; (8000414 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800040a:	f000 fc82 	bl	8000d12 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800040e:	bf00      	nop
 8000410:	bd80      	pop	{r7, pc}
 8000412:	bf00      	nop
 8000414:	20000804 	.word	0x20000804

08000418 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800041c:	4b15      	ldr	r3, [pc, #84]	; (8000474 <SystemInit+0x5c>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4a14      	ldr	r2, [pc, #80]	; (8000474 <SystemInit+0x5c>)
 8000422:	f043 0301 	orr.w	r3, r3, #1
 8000426:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000428:	4b12      	ldr	r3, [pc, #72]	; (8000474 <SystemInit+0x5c>)
 800042a:	685a      	ldr	r2, [r3, #4]
 800042c:	4911      	ldr	r1, [pc, #68]	; (8000474 <SystemInit+0x5c>)
 800042e:	4b12      	ldr	r3, [pc, #72]	; (8000478 <SystemInit+0x60>)
 8000430:	4013      	ands	r3, r2
 8000432:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000434:	4b0f      	ldr	r3, [pc, #60]	; (8000474 <SystemInit+0x5c>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	4a0e      	ldr	r2, [pc, #56]	; (8000474 <SystemInit+0x5c>)
 800043a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800043e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000442:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000444:	4b0b      	ldr	r3, [pc, #44]	; (8000474 <SystemInit+0x5c>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4a0a      	ldr	r2, [pc, #40]	; (8000474 <SystemInit+0x5c>)
 800044a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800044e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000450:	4b08      	ldr	r3, [pc, #32]	; (8000474 <SystemInit+0x5c>)
 8000452:	685b      	ldr	r3, [r3, #4]
 8000454:	4a07      	ldr	r2, [pc, #28]	; (8000474 <SystemInit+0x5c>)
 8000456:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800045a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800045c:	4b05      	ldr	r3, [pc, #20]	; (8000474 <SystemInit+0x5c>)
 800045e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000462:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000464:	4b05      	ldr	r3, [pc, #20]	; (800047c <SystemInit+0x64>)
 8000466:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800046a:	609a      	str	r2, [r3, #8]
#endif 
}
 800046c:	bf00      	nop
 800046e:	46bd      	mov	sp, r7
 8000470:	bc80      	pop	{r7}
 8000472:	4770      	bx	lr
 8000474:	40021000 	.word	0x40021000
 8000478:	f8ff0000 	.word	0xf8ff0000
 800047c:	e000ed00 	.word	0xe000ed00

08000480 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000480:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000482:	e003      	b.n	800048c <LoopCopyDataInit>

08000484 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000484:	4b0b      	ldr	r3, [pc, #44]	; (80004b4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000486:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000488:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800048a:	3104      	adds	r1, #4

0800048c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800048c:	480a      	ldr	r0, [pc, #40]	; (80004b8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800048e:	4b0b      	ldr	r3, [pc, #44]	; (80004bc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000490:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000492:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000494:	d3f6      	bcc.n	8000484 <CopyDataInit>
  ldr r2, =_sbss
 8000496:	4a0a      	ldr	r2, [pc, #40]	; (80004c0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000498:	e002      	b.n	80004a0 <LoopFillZerobss>

0800049a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800049a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800049c:	f842 3b04 	str.w	r3, [r2], #4

080004a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80004a0:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80004a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80004a4:	d3f9      	bcc.n	800049a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80004a6:	f7ff ffb7 	bl	8000418 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004aa:	f005 f82b 	bl	8005504 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004ae:	f7ff fe4d 	bl	800014c <main>
  bx lr
 80004b2:	4770      	bx	lr
  ldr r3, =_sidata
 80004b4:	080055e8 	.word	0x080055e8
  ldr r0, =_sdata
 80004b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80004bc:	2000017c 	.word	0x2000017c
  ldr r2, =_sbss
 80004c0:	2000017c 	.word	0x2000017c
  ldr r3, = _ebss
 80004c4:	20000a70 	.word	0x20000a70

080004c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004c8:	e7fe      	b.n	80004c8 <ADC1_2_IRQHandler>
	...

080004cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004d0:	4b08      	ldr	r3, [pc, #32]	; (80004f4 <HAL_Init+0x28>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a07      	ldr	r2, [pc, #28]	; (80004f4 <HAL_Init+0x28>)
 80004d6:	f043 0310 	orr.w	r3, r3, #16
 80004da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004dc:	2003      	movs	r0, #3
 80004de:	f000 f945 	bl	800076c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004e2:	2000      	movs	r0, #0
 80004e4:	f000 f808 	bl	80004f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004e8:	f7ff ff30 	bl	800034c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004ec:	2300      	movs	r3, #0
}
 80004ee:	4618      	mov	r0, r3
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	40022000 	.word	0x40022000

080004f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000500:	4b12      	ldr	r3, [pc, #72]	; (800054c <HAL_InitTick+0x54>)
 8000502:	681a      	ldr	r2, [r3, #0]
 8000504:	4b12      	ldr	r3, [pc, #72]	; (8000550 <HAL_InitTick+0x58>)
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	4619      	mov	r1, r3
 800050a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800050e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000512:	fbb2 f3f3 	udiv	r3, r2, r3
 8000516:	4618      	mov	r0, r3
 8000518:	f000 f95d 	bl	80007d6 <HAL_SYSTICK_Config>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000522:	2301      	movs	r3, #1
 8000524:	e00e      	b.n	8000544 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	2b0f      	cmp	r3, #15
 800052a:	d80a      	bhi.n	8000542 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800052c:	2200      	movs	r2, #0
 800052e:	6879      	ldr	r1, [r7, #4]
 8000530:	f04f 30ff 	mov.w	r0, #4294967295
 8000534:	f000 f925 	bl	8000782 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000538:	4a06      	ldr	r2, [pc, #24]	; (8000554 <HAL_InitTick+0x5c>)
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800053e:	2300      	movs	r3, #0
 8000540:	e000      	b.n	8000544 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000542:	2301      	movs	r3, #1
}
 8000544:	4618      	mov	r0, r3
 8000546:	3708      	adds	r7, #8
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	20000000 	.word	0x20000000
 8000550:	20000008 	.word	0x20000008
 8000554:	20000004 	.word	0x20000004

08000558 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800055c:	4b05      	ldr	r3, [pc, #20]	; (8000574 <HAL_IncTick+0x1c>)
 800055e:	781b      	ldrb	r3, [r3, #0]
 8000560:	461a      	mov	r2, r3
 8000562:	4b05      	ldr	r3, [pc, #20]	; (8000578 <HAL_IncTick+0x20>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	4413      	add	r3, r2
 8000568:	4a03      	ldr	r2, [pc, #12]	; (8000578 <HAL_IncTick+0x20>)
 800056a:	6013      	str	r3, [r2, #0]
}
 800056c:	bf00      	nop
 800056e:	46bd      	mov	sp, r7
 8000570:	bc80      	pop	{r7}
 8000572:	4770      	bx	lr
 8000574:	20000008 	.word	0x20000008
 8000578:	200003bc 	.word	0x200003bc

0800057c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  return uwTick;
 8000580:	4b02      	ldr	r3, [pc, #8]	; (800058c <HAL_GetTick+0x10>)
 8000582:	681b      	ldr	r3, [r3, #0]
}
 8000584:	4618      	mov	r0, r3
 8000586:	46bd      	mov	sp, r7
 8000588:	bc80      	pop	{r7}
 800058a:	4770      	bx	lr
 800058c:	200003bc 	.word	0x200003bc

08000590 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000598:	f7ff fff0 	bl	800057c <HAL_GetTick>
 800059c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005a8:	d005      	beq.n	80005b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005aa:	4b09      	ldr	r3, [pc, #36]	; (80005d0 <HAL_Delay+0x40>)
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	461a      	mov	r2, r3
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	4413      	add	r3, r2
 80005b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005b6:	bf00      	nop
 80005b8:	f7ff ffe0 	bl	800057c <HAL_GetTick>
 80005bc:	4602      	mov	r2, r0
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	1ad3      	subs	r3, r2, r3
 80005c2:	68fa      	ldr	r2, [r7, #12]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	d8f7      	bhi.n	80005b8 <HAL_Delay+0x28>
  {
  }
}
 80005c8:	bf00      	nop
 80005ca:	3710      	adds	r7, #16
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	20000008 	.word	0x20000008

080005d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b085      	sub	sp, #20
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	f003 0307 	and.w	r3, r3, #7
 80005e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005e4:	4b0c      	ldr	r3, [pc, #48]	; (8000618 <__NVIC_SetPriorityGrouping+0x44>)
 80005e6:	68db      	ldr	r3, [r3, #12]
 80005e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005ea:	68ba      	ldr	r2, [r7, #8]
 80005ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005f0:	4013      	ands	r3, r2
 80005f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005f8:	68bb      	ldr	r3, [r7, #8]
 80005fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000600:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000604:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000606:	4a04      	ldr	r2, [pc, #16]	; (8000618 <__NVIC_SetPriorityGrouping+0x44>)
 8000608:	68bb      	ldr	r3, [r7, #8]
 800060a:	60d3      	str	r3, [r2, #12]
}
 800060c:	bf00      	nop
 800060e:	3714      	adds	r7, #20
 8000610:	46bd      	mov	sp, r7
 8000612:	bc80      	pop	{r7}
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	e000ed00 	.word	0xe000ed00

0800061c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000620:	4b04      	ldr	r3, [pc, #16]	; (8000634 <__NVIC_GetPriorityGrouping+0x18>)
 8000622:	68db      	ldr	r3, [r3, #12]
 8000624:	0a1b      	lsrs	r3, r3, #8
 8000626:	f003 0307 	and.w	r3, r3, #7
}
 800062a:	4618      	mov	r0, r3
 800062c:	46bd      	mov	sp, r7
 800062e:	bc80      	pop	{r7}
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	4603      	mov	r3, r0
 8000640:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000646:	2b00      	cmp	r3, #0
 8000648:	db0b      	blt.n	8000662 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800064a:	79fb      	ldrb	r3, [r7, #7]
 800064c:	f003 021f 	and.w	r2, r3, #31
 8000650:	4906      	ldr	r1, [pc, #24]	; (800066c <__NVIC_EnableIRQ+0x34>)
 8000652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000656:	095b      	lsrs	r3, r3, #5
 8000658:	2001      	movs	r0, #1
 800065a:	fa00 f202 	lsl.w	r2, r0, r2
 800065e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000662:	bf00      	nop
 8000664:	370c      	adds	r7, #12
 8000666:	46bd      	mov	sp, r7
 8000668:	bc80      	pop	{r7}
 800066a:	4770      	bx	lr
 800066c:	e000e100 	.word	0xe000e100

08000670 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
 8000676:	4603      	mov	r3, r0
 8000678:	6039      	str	r1, [r7, #0]
 800067a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800067c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000680:	2b00      	cmp	r3, #0
 8000682:	db0a      	blt.n	800069a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	b2da      	uxtb	r2, r3
 8000688:	490c      	ldr	r1, [pc, #48]	; (80006bc <__NVIC_SetPriority+0x4c>)
 800068a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068e:	0112      	lsls	r2, r2, #4
 8000690:	b2d2      	uxtb	r2, r2
 8000692:	440b      	add	r3, r1
 8000694:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000698:	e00a      	b.n	80006b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	b2da      	uxtb	r2, r3
 800069e:	4908      	ldr	r1, [pc, #32]	; (80006c0 <__NVIC_SetPriority+0x50>)
 80006a0:	79fb      	ldrb	r3, [r7, #7]
 80006a2:	f003 030f 	and.w	r3, r3, #15
 80006a6:	3b04      	subs	r3, #4
 80006a8:	0112      	lsls	r2, r2, #4
 80006aa:	b2d2      	uxtb	r2, r2
 80006ac:	440b      	add	r3, r1
 80006ae:	761a      	strb	r2, [r3, #24]
}
 80006b0:	bf00      	nop
 80006b2:	370c      	adds	r7, #12
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bc80      	pop	{r7}
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	e000e100 	.word	0xe000e100
 80006c0:	e000ed00 	.word	0xe000ed00

080006c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b089      	sub	sp, #36	; 0x24
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	60f8      	str	r0, [r7, #12]
 80006cc:	60b9      	str	r1, [r7, #8]
 80006ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	f003 0307 	and.w	r3, r3, #7
 80006d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006d8:	69fb      	ldr	r3, [r7, #28]
 80006da:	f1c3 0307 	rsb	r3, r3, #7
 80006de:	2b04      	cmp	r3, #4
 80006e0:	bf28      	it	cs
 80006e2:	2304      	movcs	r3, #4
 80006e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006e6:	69fb      	ldr	r3, [r7, #28]
 80006e8:	3304      	adds	r3, #4
 80006ea:	2b06      	cmp	r3, #6
 80006ec:	d902      	bls.n	80006f4 <NVIC_EncodePriority+0x30>
 80006ee:	69fb      	ldr	r3, [r7, #28]
 80006f0:	3b03      	subs	r3, #3
 80006f2:	e000      	b.n	80006f6 <NVIC_EncodePriority+0x32>
 80006f4:	2300      	movs	r3, #0
 80006f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f8:	f04f 32ff 	mov.w	r2, #4294967295
 80006fc:	69bb      	ldr	r3, [r7, #24]
 80006fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000702:	43da      	mvns	r2, r3
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	401a      	ands	r2, r3
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800070c:	f04f 31ff 	mov.w	r1, #4294967295
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	fa01 f303 	lsl.w	r3, r1, r3
 8000716:	43d9      	mvns	r1, r3
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800071c:	4313      	orrs	r3, r2
         );
}
 800071e:	4618      	mov	r0, r3
 8000720:	3724      	adds	r7, #36	; 0x24
 8000722:	46bd      	mov	sp, r7
 8000724:	bc80      	pop	{r7}
 8000726:	4770      	bx	lr

08000728 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	3b01      	subs	r3, #1
 8000734:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000738:	d301      	bcc.n	800073e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800073a:	2301      	movs	r3, #1
 800073c:	e00f      	b.n	800075e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800073e:	4a0a      	ldr	r2, [pc, #40]	; (8000768 <SysTick_Config+0x40>)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	3b01      	subs	r3, #1
 8000744:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000746:	210f      	movs	r1, #15
 8000748:	f04f 30ff 	mov.w	r0, #4294967295
 800074c:	f7ff ff90 	bl	8000670 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000750:	4b05      	ldr	r3, [pc, #20]	; (8000768 <SysTick_Config+0x40>)
 8000752:	2200      	movs	r2, #0
 8000754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000756:	4b04      	ldr	r3, [pc, #16]	; (8000768 <SysTick_Config+0x40>)
 8000758:	2207      	movs	r2, #7
 800075a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800075c:	2300      	movs	r3, #0
}
 800075e:	4618      	mov	r0, r3
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	e000e010 	.word	0xe000e010

0800076c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f7ff ff2d 	bl	80005d4 <__NVIC_SetPriorityGrouping>
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}

08000782 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000782:	b580      	push	{r7, lr}
 8000784:	b086      	sub	sp, #24
 8000786:	af00      	add	r7, sp, #0
 8000788:	4603      	mov	r3, r0
 800078a:	60b9      	str	r1, [r7, #8]
 800078c:	607a      	str	r2, [r7, #4]
 800078e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000790:	2300      	movs	r3, #0
 8000792:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000794:	f7ff ff42 	bl	800061c <__NVIC_GetPriorityGrouping>
 8000798:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800079a:	687a      	ldr	r2, [r7, #4]
 800079c:	68b9      	ldr	r1, [r7, #8]
 800079e:	6978      	ldr	r0, [r7, #20]
 80007a0:	f7ff ff90 	bl	80006c4 <NVIC_EncodePriority>
 80007a4:	4602      	mov	r2, r0
 80007a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007aa:	4611      	mov	r1, r2
 80007ac:	4618      	mov	r0, r3
 80007ae:	f7ff ff5f 	bl	8000670 <__NVIC_SetPriority>
}
 80007b2:	bf00      	nop
 80007b4:	3718      	adds	r7, #24
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	b082      	sub	sp, #8
 80007be:	af00      	add	r7, sp, #0
 80007c0:	4603      	mov	r3, r0
 80007c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c8:	4618      	mov	r0, r3
 80007ca:	f7ff ff35 	bl	8000638 <__NVIC_EnableIRQ>
}
 80007ce:	bf00      	nop
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}

080007d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007d6:	b580      	push	{r7, lr}
 80007d8:	b082      	sub	sp, #8
 80007da:	af00      	add	r7, sp, #0
 80007dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007de:	6878      	ldr	r0, [r7, #4]
 80007e0:	f7ff ffa2 	bl	8000728 <SysTick_Config>
 80007e4:	4603      	mov	r3, r0
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
	...

080007f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b08b      	sub	sp, #44	; 0x2c
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007fa:	2300      	movs	r3, #0
 80007fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80007fe:	2300      	movs	r3, #0
 8000800:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000802:	e127      	b.n	8000a54 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000804:	2201      	movs	r2, #1
 8000806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000808:	fa02 f303 	lsl.w	r3, r2, r3
 800080c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	69fa      	ldr	r2, [r7, #28]
 8000814:	4013      	ands	r3, r2
 8000816:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000818:	69ba      	ldr	r2, [r7, #24]
 800081a:	69fb      	ldr	r3, [r7, #28]
 800081c:	429a      	cmp	r2, r3
 800081e:	f040 8116 	bne.w	8000a4e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	685b      	ldr	r3, [r3, #4]
 8000826:	2b12      	cmp	r3, #18
 8000828:	d034      	beq.n	8000894 <HAL_GPIO_Init+0xa4>
 800082a:	2b12      	cmp	r3, #18
 800082c:	d80d      	bhi.n	800084a <HAL_GPIO_Init+0x5a>
 800082e:	2b02      	cmp	r3, #2
 8000830:	d02b      	beq.n	800088a <HAL_GPIO_Init+0x9a>
 8000832:	2b02      	cmp	r3, #2
 8000834:	d804      	bhi.n	8000840 <HAL_GPIO_Init+0x50>
 8000836:	2b00      	cmp	r3, #0
 8000838:	d031      	beq.n	800089e <HAL_GPIO_Init+0xae>
 800083a:	2b01      	cmp	r3, #1
 800083c:	d01c      	beq.n	8000878 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800083e:	e048      	b.n	80008d2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000840:	2b03      	cmp	r3, #3
 8000842:	d043      	beq.n	80008cc <HAL_GPIO_Init+0xdc>
 8000844:	2b11      	cmp	r3, #17
 8000846:	d01b      	beq.n	8000880 <HAL_GPIO_Init+0x90>
          break;
 8000848:	e043      	b.n	80008d2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800084a:	4a89      	ldr	r2, [pc, #548]	; (8000a70 <HAL_GPIO_Init+0x280>)
 800084c:	4293      	cmp	r3, r2
 800084e:	d026      	beq.n	800089e <HAL_GPIO_Init+0xae>
 8000850:	4a87      	ldr	r2, [pc, #540]	; (8000a70 <HAL_GPIO_Init+0x280>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d806      	bhi.n	8000864 <HAL_GPIO_Init+0x74>
 8000856:	4a87      	ldr	r2, [pc, #540]	; (8000a74 <HAL_GPIO_Init+0x284>)
 8000858:	4293      	cmp	r3, r2
 800085a:	d020      	beq.n	800089e <HAL_GPIO_Init+0xae>
 800085c:	4a86      	ldr	r2, [pc, #536]	; (8000a78 <HAL_GPIO_Init+0x288>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d01d      	beq.n	800089e <HAL_GPIO_Init+0xae>
          break;
 8000862:	e036      	b.n	80008d2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000864:	4a85      	ldr	r2, [pc, #532]	; (8000a7c <HAL_GPIO_Init+0x28c>)
 8000866:	4293      	cmp	r3, r2
 8000868:	d019      	beq.n	800089e <HAL_GPIO_Init+0xae>
 800086a:	4a85      	ldr	r2, [pc, #532]	; (8000a80 <HAL_GPIO_Init+0x290>)
 800086c:	4293      	cmp	r3, r2
 800086e:	d016      	beq.n	800089e <HAL_GPIO_Init+0xae>
 8000870:	4a84      	ldr	r2, [pc, #528]	; (8000a84 <HAL_GPIO_Init+0x294>)
 8000872:	4293      	cmp	r3, r2
 8000874:	d013      	beq.n	800089e <HAL_GPIO_Init+0xae>
          break;
 8000876:	e02c      	b.n	80008d2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	623b      	str	r3, [r7, #32]
          break;
 800087e:	e028      	b.n	80008d2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	68db      	ldr	r3, [r3, #12]
 8000884:	3304      	adds	r3, #4
 8000886:	623b      	str	r3, [r7, #32]
          break;
 8000888:	e023      	b.n	80008d2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	68db      	ldr	r3, [r3, #12]
 800088e:	3308      	adds	r3, #8
 8000890:	623b      	str	r3, [r7, #32]
          break;
 8000892:	e01e      	b.n	80008d2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	68db      	ldr	r3, [r3, #12]
 8000898:	330c      	adds	r3, #12
 800089a:	623b      	str	r3, [r7, #32]
          break;
 800089c:	e019      	b.n	80008d2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	689b      	ldr	r3, [r3, #8]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d102      	bne.n	80008ac <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80008a6:	2304      	movs	r3, #4
 80008a8:	623b      	str	r3, [r7, #32]
          break;
 80008aa:	e012      	b.n	80008d2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	689b      	ldr	r3, [r3, #8]
 80008b0:	2b01      	cmp	r3, #1
 80008b2:	d105      	bne.n	80008c0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008b4:	2308      	movs	r3, #8
 80008b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	69fa      	ldr	r2, [r7, #28]
 80008bc:	611a      	str	r2, [r3, #16]
          break;
 80008be:	e008      	b.n	80008d2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008c0:	2308      	movs	r3, #8
 80008c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	69fa      	ldr	r2, [r7, #28]
 80008c8:	615a      	str	r2, [r3, #20]
          break;
 80008ca:	e002      	b.n	80008d2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80008cc:	2300      	movs	r3, #0
 80008ce:	623b      	str	r3, [r7, #32]
          break;
 80008d0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008d2:	69bb      	ldr	r3, [r7, #24]
 80008d4:	2bff      	cmp	r3, #255	; 0xff
 80008d6:	d801      	bhi.n	80008dc <HAL_GPIO_Init+0xec>
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	e001      	b.n	80008e0 <HAL_GPIO_Init+0xf0>
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	3304      	adds	r3, #4
 80008e0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80008e2:	69bb      	ldr	r3, [r7, #24]
 80008e4:	2bff      	cmp	r3, #255	; 0xff
 80008e6:	d802      	bhi.n	80008ee <HAL_GPIO_Init+0xfe>
 80008e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	e002      	b.n	80008f4 <HAL_GPIO_Init+0x104>
 80008ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008f0:	3b08      	subs	r3, #8
 80008f2:	009b      	lsls	r3, r3, #2
 80008f4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	681a      	ldr	r2, [r3, #0]
 80008fa:	210f      	movs	r1, #15
 80008fc:	693b      	ldr	r3, [r7, #16]
 80008fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000902:	43db      	mvns	r3, r3
 8000904:	401a      	ands	r2, r3
 8000906:	6a39      	ldr	r1, [r7, #32]
 8000908:	693b      	ldr	r3, [r7, #16]
 800090a:	fa01 f303 	lsl.w	r3, r1, r3
 800090e:	431a      	orrs	r2, r3
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800091c:	2b00      	cmp	r3, #0
 800091e:	f000 8096 	beq.w	8000a4e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000922:	4b59      	ldr	r3, [pc, #356]	; (8000a88 <HAL_GPIO_Init+0x298>)
 8000924:	699b      	ldr	r3, [r3, #24]
 8000926:	4a58      	ldr	r2, [pc, #352]	; (8000a88 <HAL_GPIO_Init+0x298>)
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	6193      	str	r3, [r2, #24]
 800092e:	4b56      	ldr	r3, [pc, #344]	; (8000a88 <HAL_GPIO_Init+0x298>)
 8000930:	699b      	ldr	r3, [r3, #24]
 8000932:	f003 0301 	and.w	r3, r3, #1
 8000936:	60bb      	str	r3, [r7, #8]
 8000938:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800093a:	4a54      	ldr	r2, [pc, #336]	; (8000a8c <HAL_GPIO_Init+0x29c>)
 800093c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800093e:	089b      	lsrs	r3, r3, #2
 8000940:	3302      	adds	r3, #2
 8000942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000946:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800094a:	f003 0303 	and.w	r3, r3, #3
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	220f      	movs	r2, #15
 8000952:	fa02 f303 	lsl.w	r3, r2, r3
 8000956:	43db      	mvns	r3, r3
 8000958:	68fa      	ldr	r2, [r7, #12]
 800095a:	4013      	ands	r3, r2
 800095c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	4a4b      	ldr	r2, [pc, #300]	; (8000a90 <HAL_GPIO_Init+0x2a0>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d013      	beq.n	800098e <HAL_GPIO_Init+0x19e>
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	4a4a      	ldr	r2, [pc, #296]	; (8000a94 <HAL_GPIO_Init+0x2a4>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d00d      	beq.n	800098a <HAL_GPIO_Init+0x19a>
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4a49      	ldr	r2, [pc, #292]	; (8000a98 <HAL_GPIO_Init+0x2a8>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d007      	beq.n	8000986 <HAL_GPIO_Init+0x196>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4a48      	ldr	r2, [pc, #288]	; (8000a9c <HAL_GPIO_Init+0x2ac>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d101      	bne.n	8000982 <HAL_GPIO_Init+0x192>
 800097e:	2303      	movs	r3, #3
 8000980:	e006      	b.n	8000990 <HAL_GPIO_Init+0x1a0>
 8000982:	2304      	movs	r3, #4
 8000984:	e004      	b.n	8000990 <HAL_GPIO_Init+0x1a0>
 8000986:	2302      	movs	r3, #2
 8000988:	e002      	b.n	8000990 <HAL_GPIO_Init+0x1a0>
 800098a:	2301      	movs	r3, #1
 800098c:	e000      	b.n	8000990 <HAL_GPIO_Init+0x1a0>
 800098e:	2300      	movs	r3, #0
 8000990:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000992:	f002 0203 	and.w	r2, r2, #3
 8000996:	0092      	lsls	r2, r2, #2
 8000998:	4093      	lsls	r3, r2
 800099a:	68fa      	ldr	r2, [r7, #12]
 800099c:	4313      	orrs	r3, r2
 800099e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80009a0:	493a      	ldr	r1, [pc, #232]	; (8000a8c <HAL_GPIO_Init+0x29c>)
 80009a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a4:	089b      	lsrs	r3, r3, #2
 80009a6:	3302      	adds	r3, #2
 80009a8:	68fa      	ldr	r2, [r7, #12]
 80009aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d006      	beq.n	80009c8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80009ba:	4b39      	ldr	r3, [pc, #228]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 80009bc:	681a      	ldr	r2, [r3, #0]
 80009be:	4938      	ldr	r1, [pc, #224]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 80009c0:	69bb      	ldr	r3, [r7, #24]
 80009c2:	4313      	orrs	r3, r2
 80009c4:	600b      	str	r3, [r1, #0]
 80009c6:	e006      	b.n	80009d6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009c8:	4b35      	ldr	r3, [pc, #212]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 80009ca:	681a      	ldr	r2, [r3, #0]
 80009cc:	69bb      	ldr	r3, [r7, #24]
 80009ce:	43db      	mvns	r3, r3
 80009d0:	4933      	ldr	r1, [pc, #204]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 80009d2:	4013      	ands	r3, r2
 80009d4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d006      	beq.n	80009f0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80009e2:	4b2f      	ldr	r3, [pc, #188]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 80009e4:	685a      	ldr	r2, [r3, #4]
 80009e6:	492e      	ldr	r1, [pc, #184]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 80009e8:	69bb      	ldr	r3, [r7, #24]
 80009ea:	4313      	orrs	r3, r2
 80009ec:	604b      	str	r3, [r1, #4]
 80009ee:	e006      	b.n	80009fe <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80009f0:	4b2b      	ldr	r3, [pc, #172]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 80009f2:	685a      	ldr	r2, [r3, #4]
 80009f4:	69bb      	ldr	r3, [r7, #24]
 80009f6:	43db      	mvns	r3, r3
 80009f8:	4929      	ldr	r1, [pc, #164]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 80009fa:	4013      	ands	r3, r2
 80009fc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d006      	beq.n	8000a18 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a0a:	4b25      	ldr	r3, [pc, #148]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 8000a0c:	689a      	ldr	r2, [r3, #8]
 8000a0e:	4924      	ldr	r1, [pc, #144]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 8000a10:	69bb      	ldr	r3, [r7, #24]
 8000a12:	4313      	orrs	r3, r2
 8000a14:	608b      	str	r3, [r1, #8]
 8000a16:	e006      	b.n	8000a26 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a18:	4b21      	ldr	r3, [pc, #132]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 8000a1a:	689a      	ldr	r2, [r3, #8]
 8000a1c:	69bb      	ldr	r3, [r7, #24]
 8000a1e:	43db      	mvns	r3, r3
 8000a20:	491f      	ldr	r1, [pc, #124]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 8000a22:	4013      	ands	r3, r2
 8000a24:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	685b      	ldr	r3, [r3, #4]
 8000a2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d006      	beq.n	8000a40 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a32:	4b1b      	ldr	r3, [pc, #108]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 8000a34:	68da      	ldr	r2, [r3, #12]
 8000a36:	491a      	ldr	r1, [pc, #104]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 8000a38:	69bb      	ldr	r3, [r7, #24]
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	60cb      	str	r3, [r1, #12]
 8000a3e:	e006      	b.n	8000a4e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a40:	4b17      	ldr	r3, [pc, #92]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 8000a42:	68da      	ldr	r2, [r3, #12]
 8000a44:	69bb      	ldr	r3, [r7, #24]
 8000a46:	43db      	mvns	r3, r3
 8000a48:	4915      	ldr	r1, [pc, #84]	; (8000aa0 <HAL_GPIO_Init+0x2b0>)
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a50:	3301      	adds	r3, #1
 8000a52:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a5a:	fa22 f303 	lsr.w	r3, r2, r3
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	f47f aed0 	bne.w	8000804 <HAL_GPIO_Init+0x14>
  }
}
 8000a64:	bf00      	nop
 8000a66:	372c      	adds	r7, #44	; 0x2c
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bc80      	pop	{r7}
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	10210000 	.word	0x10210000
 8000a74:	10110000 	.word	0x10110000
 8000a78:	10120000 	.word	0x10120000
 8000a7c:	10310000 	.word	0x10310000
 8000a80:	10320000 	.word	0x10320000
 8000a84:	10220000 	.word	0x10220000
 8000a88:	40021000 	.word	0x40021000
 8000a8c:	40010000 	.word	0x40010000
 8000a90:	40010800 	.word	0x40010800
 8000a94:	40010c00 	.word	0x40010c00
 8000a98:	40011000 	.word	0x40011000
 8000a9c:	40011400 	.word	0x40011400
 8000aa0:	40010400 	.word	0x40010400

08000aa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	460b      	mov	r3, r1
 8000aae:	807b      	strh	r3, [r7, #2]
 8000ab0:	4613      	mov	r3, r2
 8000ab2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ab4:	787b      	ldrb	r3, [r7, #1]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d003      	beq.n	8000ac2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000aba:	887a      	ldrh	r2, [r7, #2]
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000ac0:	e003      	b.n	8000aca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ac2:	887b      	ldrh	r3, [r7, #2]
 8000ac4:	041a      	lsls	r2, r3, #16
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	611a      	str	r2, [r3, #16]
}
 8000aca:	bf00      	nop
 8000acc:	370c      	adds	r7, #12
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr

08000ad4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
 8000adc:	460b      	mov	r3, r1
 8000ade:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	68da      	ldr	r2, [r3, #12]
 8000ae4:	887b      	ldrh	r3, [r7, #2]
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d003      	beq.n	8000af4 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000aec:	887a      	ldrh	r2, [r7, #2]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000af2:	e002      	b.n	8000afa <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000af4:	887a      	ldrh	r2, [r7, #2]
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	611a      	str	r2, [r3, #16]
}
 8000afa:	bf00      	nop
 8000afc:	370c      	adds	r7, #12
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bc80      	pop	{r7}
 8000b02:	4770      	bx	lr

08000b04 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b06:	b08b      	sub	sp, #44	; 0x2c
 8000b08:	af06      	add	r7, sp, #24
 8000b0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d101      	bne.n	8000b16 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000b12:	2301      	movs	r3, #1
 8000b14:	e0d3      	b.n	8000cbe <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d106      	bne.n	8000b30 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	2200      	movs	r2, #0
 8000b26:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000b2a:	6878      	ldr	r0, [r7, #4]
 8000b2c:	f004 fa4c 	bl	8004fc8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	2203      	movs	r2, #3
 8000b34:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f001 fbc2 	bl	80022c6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	603b      	str	r3, [r7, #0]
 8000b48:	687e      	ldr	r6, [r7, #4]
 8000b4a:	466d      	mov	r5, sp
 8000b4c:	f106 0410 	add.w	r4, r6, #16
 8000b50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b54:	6823      	ldr	r3, [r4, #0]
 8000b56:	602b      	str	r3, [r5, #0]
 8000b58:	1d33      	adds	r3, r6, #4
 8000b5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b5c:	6838      	ldr	r0, [r7, #0]
 8000b5e:	f001 fb8b 	bl	8002278 <USB_CoreInit>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d005      	beq.n	8000b74 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2202      	movs	r2, #2
 8000b6c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8000b70:	2301      	movs	r3, #1
 8000b72:	e0a4      	b.n	8000cbe <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2100      	movs	r1, #0
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f001 fbbf 	bl	80022fe <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000b80:	2300      	movs	r3, #0
 8000b82:	73fb      	strb	r3, [r7, #15]
 8000b84:	e035      	b.n	8000bf2 <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000b86:	7bfb      	ldrb	r3, [r7, #15]
 8000b88:	687a      	ldr	r2, [r7, #4]
 8000b8a:	015b      	lsls	r3, r3, #5
 8000b8c:	4413      	add	r3, r2
 8000b8e:	3329      	adds	r3, #41	; 0x29
 8000b90:	2201      	movs	r2, #1
 8000b92:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000b94:	7bfb      	ldrb	r3, [r7, #15]
 8000b96:	687a      	ldr	r2, [r7, #4]
 8000b98:	015b      	lsls	r3, r3, #5
 8000b9a:	4413      	add	r3, r2
 8000b9c:	3328      	adds	r3, #40	; 0x28
 8000b9e:	7bfa      	ldrb	r2, [r7, #15]
 8000ba0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000ba2:	7bfb      	ldrb	r3, [r7, #15]
 8000ba4:	7bfa      	ldrb	r2, [r7, #15]
 8000ba6:	b291      	uxth	r1, r2
 8000ba8:	687a      	ldr	r2, [r7, #4]
 8000baa:	015b      	lsls	r3, r3, #5
 8000bac:	4413      	add	r3, r2
 8000bae:	3336      	adds	r3, #54	; 0x36
 8000bb0:	460a      	mov	r2, r1
 8000bb2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000bb4:	7bfb      	ldrb	r3, [r7, #15]
 8000bb6:	687a      	ldr	r2, [r7, #4]
 8000bb8:	015b      	lsls	r3, r3, #5
 8000bba:	4413      	add	r3, r2
 8000bbc:	332b      	adds	r3, #43	; 0x2b
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000bc2:	7bfb      	ldrb	r3, [r7, #15]
 8000bc4:	687a      	ldr	r2, [r7, #4]
 8000bc6:	015b      	lsls	r3, r3, #5
 8000bc8:	4413      	add	r3, r2
 8000bca:	3338      	adds	r3, #56	; 0x38
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000bd0:	7bfb      	ldrb	r3, [r7, #15]
 8000bd2:	687a      	ldr	r2, [r7, #4]
 8000bd4:	015b      	lsls	r3, r3, #5
 8000bd6:	4413      	add	r3, r2
 8000bd8:	333c      	adds	r3, #60	; 0x3c
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000bde:	7bfb      	ldrb	r3, [r7, #15]
 8000be0:	687a      	ldr	r2, [r7, #4]
 8000be2:	3302      	adds	r3, #2
 8000be4:	015b      	lsls	r3, r3, #5
 8000be6:	4413      	add	r3, r2
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000bec:	7bfb      	ldrb	r3, [r7, #15]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	73fb      	strb	r3, [r7, #15]
 8000bf2:	7bfa      	ldrb	r2, [r7, #15]
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	d3c4      	bcc.n	8000b86 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	73fb      	strb	r3, [r7, #15]
 8000c00:	e031      	b.n	8000c66 <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000c02:	7bfb      	ldrb	r3, [r7, #15]
 8000c04:	687a      	ldr	r2, [r7, #4]
 8000c06:	015b      	lsls	r3, r3, #5
 8000c08:	4413      	add	r3, r2
 8000c0a:	f203 1329 	addw	r3, r3, #297	; 0x129
 8000c0e:	2200      	movs	r2, #0
 8000c10:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000c12:	7bfb      	ldrb	r3, [r7, #15]
 8000c14:	687a      	ldr	r2, [r7, #4]
 8000c16:	015b      	lsls	r3, r3, #5
 8000c18:	4413      	add	r3, r2
 8000c1a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000c1e:	7bfa      	ldrb	r2, [r7, #15]
 8000c20:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000c22:	7bfb      	ldrb	r3, [r7, #15]
 8000c24:	687a      	ldr	r2, [r7, #4]
 8000c26:	015b      	lsls	r3, r3, #5
 8000c28:	4413      	add	r3, r2
 8000c2a:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8000c2e:	2200      	movs	r2, #0
 8000c30:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000c32:	7bfb      	ldrb	r3, [r7, #15]
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	015b      	lsls	r3, r3, #5
 8000c38:	4413      	add	r3, r2
 8000c3a:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000c42:	7bfb      	ldrb	r3, [r7, #15]
 8000c44:	687a      	ldr	r2, [r7, #4]
 8000c46:	015b      	lsls	r3, r3, #5
 8000c48:	4413      	add	r3, r2
 8000c4a:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000c52:	7bfb      	ldrb	r3, [r7, #15]
 8000c54:	687a      	ldr	r2, [r7, #4]
 8000c56:	330a      	adds	r3, #10
 8000c58:	015b      	lsls	r3, r3, #5
 8000c5a:	4413      	add	r3, r2
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000c60:	7bfb      	ldrb	r3, [r7, #15]
 8000c62:	3301      	adds	r3, #1
 8000c64:	73fb      	strb	r3, [r7, #15]
 8000c66:	7bfa      	ldrb	r2, [r7, #15]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d3c8      	bcc.n	8000c02 <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	603b      	str	r3, [r7, #0]
 8000c76:	687e      	ldr	r6, [r7, #4]
 8000c78:	466d      	mov	r5, sp
 8000c7a:	f106 0410 	add.w	r4, r6, #16
 8000c7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c82:	6823      	ldr	r3, [r4, #0]
 8000c84:	602b      	str	r3, [r5, #0]
 8000c86:	1d33      	adds	r3, r6, #4
 8000c88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c8a:	6838      	ldr	r0, [r7, #0]
 8000c8c:	f001 fb43 	bl	8002316 <USB_DevInit>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d005      	beq.n	8000ca2 <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2202      	movs	r2, #2
 8000c9a:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e00d      	b.n	8000cbe <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2201      	movs	r2, #1
 8000cae:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f002 fb81 	bl	80033be <USB_DevDisconnect>

  return HAL_OK;
 8000cbc:	2300      	movs	r3, #0
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3714      	adds	r7, #20
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000cc6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	b082      	sub	sp, #8
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d101      	bne.n	8000cdc <HAL_PCD_Start+0x16>
 8000cd8:	2302      	movs	r3, #2
 8000cda:	e016      	b.n	8000d0a <HAL_PCD_Start+0x44>
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2201      	movs	r2, #1
 8000ce0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	6878      	ldr	r0, [r7, #4]
 8000ce8:	f004 fbd5 	bl	8005496 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f002 fb5a 	bl	80033aa <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f001 facc 	bl	8002298 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	2200      	movs	r2, #0
 8000d04:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3708      	adds	r7, #8
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}

08000d12 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8000d12:	b580      	push	{r7, lr}
 8000d14:	b082      	sub	sp, #8
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f002 fb57 	bl	80033d2 <USB_ReadInterrupts>
 8000d24:	4603      	mov	r3, r0
 8000d26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000d2e:	d102      	bne.n	8000d36 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8000d30:	6878      	ldr	r0, [r7, #4]
 8000d32:	f000 faf3 	bl	800131c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f002 fb49 	bl	80033d2 <USB_ReadInterrupts>
 8000d40:	4603      	mov	r3, r0
 8000d42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d4a:	d112      	bne.n	8000d72 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000d54:	b29a      	uxth	r2, r3
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000d5e:	b292      	uxth	r2, r2
 8000d60:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8000d64:	6878      	ldr	r0, [r7, #4]
 8000d66:	f004 f9a4 	bl	80050b2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f000 f8de 	bl	8000f2e <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f002 fb2b 	bl	80033d2 <USB_ReadInterrupts>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d82:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000d86:	d10b      	bne.n	8000da0 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000d90:	b29a      	uxth	r2, r3
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000d9a:	b292      	uxth	r2, r2
 8000d9c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4618      	mov	r0, r3
 8000da6:	f002 fb14 	bl	80033d2 <USB_ReadInterrupts>
 8000daa:	4603      	mov	r3, r0
 8000dac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000db0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000db4:	d10b      	bne.n	8000dce <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000dbe:	b29a      	uxth	r2, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000dc8:	b292      	uxth	r2, r2
 8000dca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f002 fafd 	bl	80033d2 <USB_ReadInterrupts>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000dde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000de2:	d126      	bne.n	8000e32 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000dec:	b29a      	uxth	r2, r3
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f022 0204 	bic.w	r2, r2, #4
 8000df6:	b292      	uxth	r2, r2
 8000df8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000e04:	b29a      	uxth	r2, r3
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f022 0208 	bic.w	r2, r2, #8
 8000e0e:	b292      	uxth	r2, r2
 8000e10:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f004 f985 	bl	8005124 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000e22:	b29a      	uxth	r2, r3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000e2c:	b292      	uxth	r2, r2
 8000e2e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f002 facb 	bl	80033d2 <USB_ReadInterrupts>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000e46:	d13d      	bne.n	8000ec4 <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000e50:	b29a      	uxth	r2, r3
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f042 0208 	orr.w	r2, r2, #8
 8000e5a:	b292      	uxth	r2, r2
 8000e5c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000e68:	b29a      	uxth	r2, r3
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000e72:	b292      	uxth	r2, r2
 8000e74:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000e80:	b29a      	uxth	r2, r3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f042 0204 	orr.w	r2, r2, #4
 8000e8a:	b292      	uxth	r2, r2
 8000e8c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4618      	mov	r0, r3
 8000e96:	f002 fa9c 	bl	80033d2 <USB_ReadInterrupts>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ea0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000ea4:	d10b      	bne.n	8000ebe <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000eae:	b29a      	uxth	r2, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000eb8:	b292      	uxth	r2, r2
 8000eba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f004 f916 	bl	80050f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f002 fa82 	bl	80033d2 <USB_ReadInterrupts>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ed4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000ed8:	d10e      	bne.n	8000ef8 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000eec:	b292      	uxth	r2, r2
 8000eee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	f004 f8cf 	bl	8005096 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f002 fa68 	bl	80033d2 <USB_ReadInterrupts>
 8000f02:	4603      	mov	r3, r0
 8000f04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f0c:	d10b      	bne.n	8000f26 <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000f16:	b29a      	uxth	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000f20:	b292      	uxth	r2, r2
 8000f22:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8000f26:	bf00      	nop
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}

08000f2e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	b082      	sub	sp, #8
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
 8000f36:	460b      	mov	r3, r1
 8000f38:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8000f40:	2b01      	cmp	r3, #1
 8000f42:	d101      	bne.n	8000f48 <HAL_PCD_SetAddress+0x1a>
 8000f44:	2302      	movs	r3, #2
 8000f46:	e013      	b.n	8000f70 <HAL_PCD_SetAddress+0x42>
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	78fa      	ldrb	r2, [r7, #3]
 8000f54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	78fa      	ldrb	r2, [r7, #3]
 8000f5e:	4611      	mov	r1, r2
 8000f60:	4618      	mov	r0, r3
 8000f62:	f002 fa0f 	bl	8003384 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8000f6e:	2300      	movs	r3, #0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	4608      	mov	r0, r1
 8000f82:	4611      	mov	r1, r2
 8000f84:	461a      	mov	r2, r3
 8000f86:	4603      	mov	r3, r0
 8000f88:	70fb      	strb	r3, [r7, #3]
 8000f8a:	460b      	mov	r3, r1
 8000f8c:	803b      	strh	r3, [r7, #0]
 8000f8e:	4613      	mov	r3, r2
 8000f90:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8000f92:	2300      	movs	r3, #0
 8000f94:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8000f96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	da0b      	bge.n	8000fb6 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000f9e:	78fb      	ldrb	r3, [r7, #3]
 8000fa0:	f003 0307 	and.w	r3, r3, #7
 8000fa4:	015b      	lsls	r3, r3, #5
 8000fa6:	3328      	adds	r3, #40	; 0x28
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	4413      	add	r3, r2
 8000fac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	705a      	strb	r2, [r3, #1]
 8000fb4:	e00b      	b.n	8000fce <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8000fb6:	78fb      	ldrb	r3, [r7, #3]
 8000fb8:	f003 0307 	and.w	r3, r3, #7
 8000fbc:	015b      	lsls	r3, r3, #5
 8000fbe:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	2200      	movs	r2, #0
 8000fcc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8000fce:	78fb      	ldrb	r3, [r7, #3]
 8000fd0:	f003 0307 	and.w	r3, r3, #7
 8000fd4:	b2da      	uxtb	r2, r3
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8000fda:	883a      	ldrh	r2, [r7, #0]
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	78ba      	ldrb	r2, [r7, #2]
 8000fe4:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	785b      	ldrb	r3, [r3, #1]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d004      	beq.n	8000ff8 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	b29a      	uxth	r2, r3
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8000ff8:	78bb      	ldrb	r3, [r7, #2]
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d102      	bne.n	8001004 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	2200      	movs	r2, #0
 8001002:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800100a:	2b01      	cmp	r3, #1
 800100c:	d101      	bne.n	8001012 <HAL_PCD_EP_Open+0x9a>
 800100e:	2302      	movs	r3, #2
 8001010:	e00e      	b.n	8001030 <HAL_PCD_EP_Open+0xb8>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2201      	movs	r2, #1
 8001016:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	68f9      	ldr	r1, [r7, #12]
 8001020:	4618      	mov	r0, r3
 8001022:	f001 f99d 	bl	8002360 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2200      	movs	r2, #0
 800102a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 800102e:	7afb      	ldrb	r3, [r7, #11]
}
 8001030:	4618      	mov	r0, r3
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	460b      	mov	r3, r1
 8001042:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001044:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001048:	2b00      	cmp	r3, #0
 800104a:	da0b      	bge.n	8001064 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800104c:	78fb      	ldrb	r3, [r7, #3]
 800104e:	f003 0307 	and.w	r3, r3, #7
 8001052:	015b      	lsls	r3, r3, #5
 8001054:	3328      	adds	r3, #40	; 0x28
 8001056:	687a      	ldr	r2, [r7, #4]
 8001058:	4413      	add	r3, r2
 800105a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	2201      	movs	r2, #1
 8001060:	705a      	strb	r2, [r3, #1]
 8001062:	e00b      	b.n	800107c <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001064:	78fb      	ldrb	r3, [r7, #3]
 8001066:	f003 0307 	and.w	r3, r3, #7
 800106a:	015b      	lsls	r3, r3, #5
 800106c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	4413      	add	r3, r2
 8001074:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	2200      	movs	r2, #0
 800107a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800107c:	78fb      	ldrb	r3, [r7, #3]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	b2da      	uxtb	r2, r3
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800108e:	2b01      	cmp	r3, #1
 8001090:	d101      	bne.n	8001096 <HAL_PCD_EP_Close+0x5e>
 8001092:	2302      	movs	r3, #2
 8001094:	e00e      	b.n	80010b4 <HAL_PCD_EP_Close+0x7c>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2201      	movs	r2, #1
 800109a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	68f9      	ldr	r1, [r7, #12]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f001 fc49 	bl	800293c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2200      	movs	r2, #0
 80010ae:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80010b2:	2300      	movs	r3, #0
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	607a      	str	r2, [r7, #4]
 80010c6:	603b      	str	r3, [r7, #0]
 80010c8:	460b      	mov	r3, r1
 80010ca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80010cc:	7afb      	ldrb	r3, [r7, #11]
 80010ce:	f003 0307 	and.w	r3, r3, #7
 80010d2:	015b      	lsls	r3, r3, #5
 80010d4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80010d8:	68fa      	ldr	r2, [r7, #12]
 80010da:	4413      	add	r3, r2
 80010dc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	687a      	ldr	r2, [r7, #4]
 80010e2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	683a      	ldr	r2, [r7, #0]
 80010e8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	2200      	movs	r2, #0
 80010ee:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	2200      	movs	r2, #0
 80010f4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80010f6:	7afb      	ldrb	r3, [r7, #11]
 80010f8:	f003 0307 	and.w	r3, r3, #7
 80010fc:	b2da      	uxtb	r2, r3
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001102:	7afb      	ldrb	r3, [r7, #11]
 8001104:	f003 0307 	and.w	r3, r3, #7
 8001108:	2b00      	cmp	r3, #0
 800110a:	d106      	bne.n	800111a <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	6979      	ldr	r1, [r7, #20]
 8001112:	4618      	mov	r0, r3
 8001114:	f001 fda8 	bl	8002c68 <USB_EPStartXfer>
 8001118:	e005      	b.n	8001126 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	6979      	ldr	r1, [r7, #20]
 8001120:	4618      	mov	r0, r3
 8001122:	f001 fda1 	bl	8002c68 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001126:	2300      	movs	r3, #0
}
 8001128:	4618      	mov	r0, r3
 800112a:	3718      	adds	r7, #24
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	460b      	mov	r3, r1
 800113a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800113c:	78fb      	ldrb	r3, [r7, #3]
 800113e:	f003 0307 	and.w	r3, r3, #7
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	330a      	adds	r3, #10
 8001146:	015b      	lsls	r3, r3, #5
 8001148:	4413      	add	r3, r2
 800114a:	3304      	adds	r3, #4
 800114c:	681b      	ldr	r3, [r3, #0]
}
 800114e:	4618      	mov	r0, r3
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr

08001158 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	607a      	str	r2, [r7, #4]
 8001162:	603b      	str	r3, [r7, #0]
 8001164:	460b      	mov	r3, r1
 8001166:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001168:	7afb      	ldrb	r3, [r7, #11]
 800116a:	f003 0307 	and.w	r3, r3, #7
 800116e:	015b      	lsls	r3, r3, #5
 8001170:	3328      	adds	r3, #40	; 0x28
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	4413      	add	r3, r2
 8001176:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	687a      	ldr	r2, [r7, #4]
 800117c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	683a      	ldr	r2, [r7, #0]
 8001182:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	2200      	movs	r2, #0
 8001188:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	2201      	movs	r2, #1
 800118e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001190:	7afb      	ldrb	r3, [r7, #11]
 8001192:	f003 0307 	and.w	r3, r3, #7
 8001196:	b2da      	uxtb	r2, r3
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800119c:	7afb      	ldrb	r3, [r7, #11]
 800119e:	f003 0307 	and.w	r3, r3, #7
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d106      	bne.n	80011b4 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6979      	ldr	r1, [r7, #20]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f001 fd5b 	bl	8002c68 <USB_EPStartXfer>
 80011b2:	e005      	b.n	80011c0 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	6979      	ldr	r1, [r7, #20]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f001 fd54 	bl	8002c68 <USB_EPStartXfer>
  }

  return HAL_OK;
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b084      	sub	sp, #16
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
 80011d2:	460b      	mov	r3, r1
 80011d4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80011d6:	78fb      	ldrb	r3, [r7, #3]
 80011d8:	f003 0207 	and.w	r2, r3, #7
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d901      	bls.n	80011e8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e046      	b.n	8001276 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80011e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	da0b      	bge.n	8001208 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80011f0:	78fb      	ldrb	r3, [r7, #3]
 80011f2:	f003 0307 	and.w	r3, r3, #7
 80011f6:	015b      	lsls	r3, r3, #5
 80011f8:	3328      	adds	r3, #40	; 0x28
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	4413      	add	r3, r2
 80011fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2201      	movs	r2, #1
 8001204:	705a      	strb	r2, [r3, #1]
 8001206:	e009      	b.n	800121c <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001208:	78fb      	ldrb	r3, [r7, #3]
 800120a:	015b      	lsls	r3, r3, #5
 800120c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	4413      	add	r3, r2
 8001214:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	2200      	movs	r2, #0
 800121a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	2201      	movs	r2, #1
 8001220:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001222:	78fb      	ldrb	r3, [r7, #3]
 8001224:	f003 0307 	and.w	r3, r3, #7
 8001228:	b2da      	uxtb	r2, r3
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001234:	2b01      	cmp	r3, #1
 8001236:	d101      	bne.n	800123c <HAL_PCD_EP_SetStall+0x72>
 8001238:	2302      	movs	r3, #2
 800123a:	e01c      	b.n	8001276 <HAL_PCD_EP_SetStall+0xac>
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2201      	movs	r2, #1
 8001240:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	68f9      	ldr	r1, [r7, #12]
 800124a:	4618      	mov	r0, r3
 800124c:	f001 ffc4 	bl	80031d8 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001250:	78fb      	ldrb	r3, [r7, #3]
 8001252:	f003 0307 	and.w	r3, r3, #7
 8001256:	2b00      	cmp	r3, #0
 8001258:	d108      	bne.n	800126c <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8001264:	4619      	mov	r1, r3
 8001266:	4610      	mov	r0, r2
 8001268:	f002 f8c2 	bl	80033f0 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2200      	movs	r2, #0
 8001270:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001274:	2300      	movs	r3, #0
}
 8001276:	4618      	mov	r0, r3
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b084      	sub	sp, #16
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
 8001286:	460b      	mov	r3, r1
 8001288:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800128a:	78fb      	ldrb	r3, [r7, #3]
 800128c:	f003 020f 	and.w	r2, r3, #15
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	429a      	cmp	r2, r3
 8001296:	d901      	bls.n	800129c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001298:	2301      	movs	r3, #1
 800129a:	e03a      	b.n	8001312 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800129c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	da0b      	bge.n	80012bc <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80012a4:	78fb      	ldrb	r3, [r7, #3]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	015b      	lsls	r3, r3, #5
 80012ac:	3328      	adds	r3, #40	; 0x28
 80012ae:	687a      	ldr	r2, [r7, #4]
 80012b0:	4413      	add	r3, r2
 80012b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	2201      	movs	r2, #1
 80012b8:	705a      	strb	r2, [r3, #1]
 80012ba:	e00b      	b.n	80012d4 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80012bc:	78fb      	ldrb	r3, [r7, #3]
 80012be:	f003 0307 	and.w	r3, r3, #7
 80012c2:	015b      	lsls	r3, r3, #5
 80012c4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	4413      	add	r3, r2
 80012cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	2200      	movs	r2, #0
 80012d2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	2200      	movs	r2, #0
 80012d8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80012da:	78fb      	ldrb	r3, [r7, #3]
 80012dc:	f003 0307 	and.w	r3, r3, #7
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d101      	bne.n	80012f4 <HAL_PCD_EP_ClrStall+0x76>
 80012f0:	2302      	movs	r3, #2
 80012f2:	e00e      	b.n	8001312 <HAL_PCD_EP_ClrStall+0x94>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2201      	movs	r2, #1
 80012f8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	68f9      	ldr	r1, [r7, #12]
 8001302:	4618      	mov	r0, r3
 8001304:	f001 ffaa 	bl	800325c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2200      	movs	r2, #0
 800130c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
	...

0800131c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800131c:	b590      	push	{r4, r7, lr}
 800131e:	b089      	sub	sp, #36	; 0x24
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001324:	e282      	b.n	800182c <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800132e:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001330:	8afb      	ldrh	r3, [r7, #22]
 8001332:	b2db      	uxtb	r3, r3
 8001334:	f003 030f 	and.w	r3, r3, #15
 8001338:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 800133a:	7d7b      	ldrb	r3, [r7, #21]
 800133c:	2b00      	cmp	r3, #0
 800133e:	f040 8142 	bne.w	80015c6 <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001342:	8afb      	ldrh	r3, [r7, #22]
 8001344:	f003 0310 	and.w	r3, r3, #16
 8001348:	2b00      	cmp	r3, #0
 800134a:	d151      	bne.n	80013f0 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	881b      	ldrh	r3, [r3, #0]
 8001352:	b29b      	uxth	r3, r3
 8001354:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001358:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800135c:	b29c      	uxth	r4, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8001366:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800136a:	b29b      	uxth	r3, r3
 800136c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	3328      	adds	r3, #40	; 0x28
 8001372:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800137c:	b29b      	uxth	r3, r3
 800137e:	461a      	mov	r2, r3
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	00db      	lsls	r3, r3, #3
 8001386:	4413      	add	r3, r2
 8001388:	3302      	adds	r3, #2
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	6812      	ldr	r2, [r2, #0]
 8001390:	4413      	add	r3, r2
 8001392:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001396:	881b      	ldrh	r3, [r3, #0]
 8001398:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	695a      	ldr	r2, [r3, #20]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	69db      	ldr	r3, [r3, #28]
 80013a8:	441a      	add	r2, r3
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80013ae:	2100      	movs	r1, #0
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f003 fe59 	bl	8005068 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	2b00      	cmp	r3, #0
 80013c0:	f000 8234 	beq.w	800182c <PCD_EP_ISR_Handler+0x510>
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	f040 822f 	bne.w	800182c <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80013da:	b2da      	uxtb	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	b292      	uxth	r2, r2
 80013e2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2200      	movs	r2, #0
 80013ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80013ee:	e21d      	b.n	800182c <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80013f6:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001400:	8a7b      	ldrh	r3, [r7, #18]
 8001402:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001406:	2b00      	cmp	r3, #0
 8001408:	d033      	beq.n	8001472 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001412:	b29b      	uxth	r3, r3
 8001414:	461a      	mov	r2, r3
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	00db      	lsls	r3, r3, #3
 800141c:	4413      	add	r3, r2
 800141e:	3306      	adds	r3, #6
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	6812      	ldr	r2, [r2, #0]
 8001426:	4413      	add	r3, r2
 8001428:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800142c:	881b      	ldrh	r3, [r3, #0]
 800142e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6818      	ldr	r0, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001448:	b29b      	uxth	r3, r3
 800144a:	f002 f820 	bl	800348e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	881b      	ldrh	r3, [r3, #0]
 8001454:	b29a      	uxth	r2, r3
 8001456:	f640 738f 	movw	r3, #3983	; 0xf8f
 800145a:	4013      	ands	r3, r2
 800145c:	b29c      	uxth	r4, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001466:	b292      	uxth	r2, r2
 8001468:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f003 fdd2 	bl	8005014 <HAL_PCD_SetupStageCallback>
 8001470:	e1dc      	b.n	800182c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001472:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001476:	2b00      	cmp	r3, #0
 8001478:	f280 81d8 	bge.w	800182c <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	b29a      	uxth	r2, r3
 8001484:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001488:	4013      	ands	r3, r2
 800148a:	b29c      	uxth	r4, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001494:	b292      	uxth	r2, r2
 8001496:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	461a      	mov	r2, r3
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	00db      	lsls	r3, r3, #3
 80014aa:	4413      	add	r3, r2
 80014ac:	3306      	adds	r3, #6
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	6812      	ldr	r2, [r2, #0]
 80014b4:	4413      	add	r3, r2
 80014b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80014ba:	881b      	ldrh	r3, [r3, #0]
 80014bc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	69db      	ldr	r3, [r3, #28]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d019      	beq.n	8001500 <PCD_EP_ISR_Handler+0x1e4>
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d015      	beq.n	8001500 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6818      	ldr	r0, [r3, #0]
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	6959      	ldr	r1, [r3, #20]
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	f001 ffd2 	bl	800348e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	695a      	ldr	r2, [r3, #20]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	69db      	ldr	r3, [r3, #28]
 80014f2:	441a      	add	r2, r3
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80014f8:	2100      	movs	r1, #0
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f003 fd9c 	bl	8005038 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	461c      	mov	r4, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800150e:	b29b      	uxth	r3, r3
 8001510:	441c      	add	r4, r3
 8001512:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8001516:	461c      	mov	r4, r3
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	691b      	ldr	r3, [r3, #16]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d10e      	bne.n	800153e <PCD_EP_ISR_Handler+0x222>
 8001520:	8823      	ldrh	r3, [r4, #0]
 8001522:	b29b      	uxth	r3, r3
 8001524:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8001528:	b29b      	uxth	r3, r3
 800152a:	8023      	strh	r3, [r4, #0]
 800152c:	8823      	ldrh	r3, [r4, #0]
 800152e:	b29b      	uxth	r3, r3
 8001530:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001534:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001538:	b29b      	uxth	r3, r3
 800153a:	8023      	strh	r3, [r4, #0]
 800153c:	e02d      	b.n	800159a <PCD_EP_ISR_Handler+0x27e>
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	691b      	ldr	r3, [r3, #16]
 8001542:	2b3e      	cmp	r3, #62	; 0x3e
 8001544:	d812      	bhi.n	800156c <PCD_EP_ISR_Handler+0x250>
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	691b      	ldr	r3, [r3, #16]
 800154a:	085b      	lsrs	r3, r3, #1
 800154c:	61bb      	str	r3, [r7, #24]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	691b      	ldr	r3, [r3, #16]
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	2b00      	cmp	r3, #0
 8001558:	d002      	beq.n	8001560 <PCD_EP_ISR_Handler+0x244>
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	3301      	adds	r3, #1
 800155e:	61bb      	str	r3, [r7, #24]
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	b29b      	uxth	r3, r3
 8001564:	029b      	lsls	r3, r3, #10
 8001566:	b29b      	uxth	r3, r3
 8001568:	8023      	strh	r3, [r4, #0]
 800156a:	e016      	b.n	800159a <PCD_EP_ISR_Handler+0x27e>
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	691b      	ldr	r3, [r3, #16]
 8001570:	095b      	lsrs	r3, r3, #5
 8001572:	61bb      	str	r3, [r7, #24]
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	f003 031f 	and.w	r3, r3, #31
 800157c:	2b00      	cmp	r3, #0
 800157e:	d102      	bne.n	8001586 <PCD_EP_ISR_Handler+0x26a>
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	3b01      	subs	r3, #1
 8001584:	61bb      	str	r3, [r7, #24]
 8001586:	69bb      	ldr	r3, [r7, #24]
 8001588:	b29b      	uxth	r3, r3
 800158a:	029b      	lsls	r3, r3, #10
 800158c:	b29b      	uxth	r3, r3
 800158e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001592:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001596:	b29b      	uxth	r3, r3
 8001598:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	881b      	ldrh	r3, [r3, #0]
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80015a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80015aa:	b29c      	uxth	r4, r3
 80015ac:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80015b0:	b29c      	uxth	r4, r3
 80015b2:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80015b6:	b29c      	uxth	r4, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	4ba2      	ldr	r3, [pc, #648]	; (8001848 <PCD_EP_ISR_Handler+0x52c>)
 80015be:	4323      	orrs	r3, r4
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	8013      	strh	r3, [r2, #0]
 80015c4:	e132      	b.n	800182c <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	461a      	mov	r2, r3
 80015cc:	7d7b      	ldrb	r3, [r7, #21]
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	4413      	add	r3, r2
 80015d2:	881b      	ldrh	r3, [r3, #0]
 80015d4:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80015d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	f280 80d1 	bge.w	8001782 <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	461a      	mov	r2, r3
 80015e6:	7d7b      	ldrb	r3, [r7, #21]
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	4413      	add	r3, r2
 80015ec:	881b      	ldrh	r3, [r3, #0]
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80015f4:	4013      	ands	r3, r2
 80015f6:	b29c      	uxth	r4, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	461a      	mov	r2, r3
 80015fe:	7d7b      	ldrb	r3, [r7, #21]
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	4413      	add	r3, r2
 8001604:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001608:	b292      	uxth	r2, r2
 800160a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800160c:	7d7b      	ldrb	r3, [r7, #21]
 800160e:	015b      	lsls	r3, r3, #5
 8001610:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	4413      	add	r3, r2
 8001618:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	7b1b      	ldrb	r3, [r3, #12]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d121      	bne.n	8001666 <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800162a:	b29b      	uxth	r3, r3
 800162c:	461a      	mov	r2, r3
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	00db      	lsls	r3, r3, #3
 8001634:	4413      	add	r3, r2
 8001636:	3306      	adds	r3, #6
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	6812      	ldr	r2, [r2, #0]
 800163e:	4413      	add	r3, r2
 8001640:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001644:	881b      	ldrh	r3, [r3, #0]
 8001646:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800164a:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 800164c:	8bfb      	ldrh	r3, [r7, #30]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d072      	beq.n	8001738 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6818      	ldr	r0, [r3, #0]
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	6959      	ldr	r1, [r3, #20]
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	88da      	ldrh	r2, [r3, #6]
 800165e:	8bfb      	ldrh	r3, [r7, #30]
 8001660:	f001 ff15 	bl	800348e <USB_ReadPMA>
 8001664:	e068      	b.n	8001738 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	461a      	mov	r2, r3
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	4413      	add	r3, r2
 8001674:	881b      	ldrh	r3, [r3, #0]
 8001676:	b29b      	uxth	r3, r3
 8001678:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800167c:	2b00      	cmp	r3, #0
 800167e:	d021      	beq.n	80016c4 <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001688:	b29b      	uxth	r3, r3
 800168a:	461a      	mov	r2, r3
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	00db      	lsls	r3, r3, #3
 8001692:	4413      	add	r3, r2
 8001694:	3302      	adds	r3, #2
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	6812      	ldr	r2, [r2, #0]
 800169c:	4413      	add	r3, r2
 800169e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80016a2:	881b      	ldrh	r3, [r3, #0]
 80016a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80016a8:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80016aa:	8bfb      	ldrh	r3, [r7, #30]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d02a      	beq.n	8001706 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6818      	ldr	r0, [r3, #0]
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	6959      	ldr	r1, [r3, #20]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	891a      	ldrh	r2, [r3, #8]
 80016bc:	8bfb      	ldrh	r3, [r7, #30]
 80016be:	f001 fee6 	bl	800348e <USB_ReadPMA>
 80016c2:	e020      	b.n	8001706 <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	461a      	mov	r2, r3
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	00db      	lsls	r3, r3, #3
 80016d6:	4413      	add	r3, r2
 80016d8:	3306      	adds	r3, #6
 80016da:	005b      	lsls	r3, r3, #1
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	6812      	ldr	r2, [r2, #0]
 80016e0:	4413      	add	r3, r2
 80016e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80016e6:	881b      	ldrh	r3, [r3, #0]
 80016e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80016ec:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80016ee:	8bfb      	ldrh	r3, [r7, #30]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d008      	beq.n	8001706 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6818      	ldr	r0, [r3, #0]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	6959      	ldr	r1, [r3, #20]
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	895a      	ldrh	r2, [r3, #10]
 8001700:	8bfb      	ldrh	r3, [r7, #30]
 8001702:	f001 fec4 	bl	800348e <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	461a      	mov	r2, r3
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	4413      	add	r3, r2
 8001714:	881b      	ldrh	r3, [r3, #0]
 8001716:	b29b      	uxth	r3, r3
 8001718:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800171c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001720:	b29c      	uxth	r4, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	461a      	mov	r2, r3
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	441a      	add	r2, r3
 8001730:	4b46      	ldr	r3, [pc, #280]	; (800184c <PCD_EP_ISR_Handler+0x530>)
 8001732:	4323      	orrs	r3, r4
 8001734:	b29b      	uxth	r3, r3
 8001736:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	69da      	ldr	r2, [r3, #28]
 800173c:	8bfb      	ldrh	r3, [r7, #30]
 800173e:	441a      	add	r2, r3
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	695a      	ldr	r2, [r3, #20]
 8001748:	8bfb      	ldrh	r3, [r7, #30]
 800174a:	441a      	add	r2, r3
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d004      	beq.n	8001762 <PCD_EP_ISR_Handler+0x446>
 8001758:	8bfa      	ldrh	r2, [r7, #30]
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	691b      	ldr	r3, [r3, #16]
 800175e:	429a      	cmp	r2, r3
 8001760:	d206      	bcs.n	8001770 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	4619      	mov	r1, r3
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f003 fc65 	bl	8005038 <HAL_PCD_DataOutStageCallback>
 800176e:	e008      	b.n	8001782 <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	7819      	ldrb	r1, [r3, #0]
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	695a      	ldr	r2, [r3, #20]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f7ff fc9d 	bl	80010bc <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001782:	8a7b      	ldrh	r3, [r7, #18]
 8001784:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001788:	2b00      	cmp	r3, #0
 800178a:	d04f      	beq.n	800182c <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 800178c:	7d7b      	ldrb	r3, [r7, #21]
 800178e:	015b      	lsls	r3, r3, #5
 8001790:	3328      	adds	r3, #40	; 0x28
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	4413      	add	r3, r2
 8001796:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	461a      	mov	r2, r3
 800179e:	7d7b      	ldrb	r3, [r7, #21]
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	4413      	add	r3, r2
 80017a4:	881b      	ldrh	r3, [r3, #0]
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80017ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017b0:	b29c      	uxth	r4, r3
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	461a      	mov	r2, r3
 80017b8:	7d7b      	ldrb	r3, [r7, #21]
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	441a      	add	r2, r3
 80017be:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80017c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	461a      	mov	r2, r3
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	4413      	add	r3, r2
 80017de:	3302      	adds	r3, #2
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	6812      	ldr	r2, [r2, #0]
 80017e6:	4413      	add	r3, r2
 80017e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80017ec:	881b      	ldrh	r3, [r3, #0]
 80017ee:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	695a      	ldr	r2, [r3, #20]
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	69db      	ldr	r3, [r3, #28]
 80017fe:	441a      	add	r2, r3
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	699b      	ldr	r3, [r3, #24]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d106      	bne.n	800181a <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	4619      	mov	r1, r3
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f003 fc28 	bl	8005068 <HAL_PCD_DataInStageCallback>
 8001818:	e008      	b.n	800182c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	7819      	ldrb	r1, [r3, #0]
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	695a      	ldr	r2, [r3, #20]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	699b      	ldr	r3, [r3, #24]
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f7ff fc96 	bl	8001158 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001834:	b29b      	uxth	r3, r3
 8001836:	b21b      	sxth	r3, r3
 8001838:	2b00      	cmp	r3, #0
 800183a:	f6ff ad74 	blt.w	8001326 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 800183e:	2300      	movs	r3, #0
}
 8001840:	4618      	mov	r0, r3
 8001842:	3724      	adds	r7, #36	; 0x24
 8001844:	46bd      	mov	sp, r7
 8001846:	bd90      	pop	{r4, r7, pc}
 8001848:	ffff8080 	.word	0xffff8080
 800184c:	ffff80c0 	.word	0xffff80c0

08001850 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8001850:	b480      	push	{r7}
 8001852:	b087      	sub	sp, #28
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	607b      	str	r3, [r7, #4]
 800185a:	460b      	mov	r3, r1
 800185c:	817b      	strh	r3, [r7, #10]
 800185e:	4613      	mov	r3, r2
 8001860:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8001862:	897b      	ldrh	r3, [r7, #10]
 8001864:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001868:	b29b      	uxth	r3, r3
 800186a:	2b00      	cmp	r3, #0
 800186c:	d008      	beq.n	8001880 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800186e:	897b      	ldrh	r3, [r7, #10]
 8001870:	f003 0307 	and.w	r3, r3, #7
 8001874:	015b      	lsls	r3, r3, #5
 8001876:	3328      	adds	r3, #40	; 0x28
 8001878:	68fa      	ldr	r2, [r7, #12]
 800187a:	4413      	add	r3, r2
 800187c:	617b      	str	r3, [r7, #20]
 800187e:	e006      	b.n	800188e <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001880:	897b      	ldrh	r3, [r7, #10]
 8001882:	015b      	lsls	r3, r3, #5
 8001884:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001888:	68fa      	ldr	r2, [r7, #12]
 800188a:	4413      	add	r3, r2
 800188c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800188e:	893b      	ldrh	r3, [r7, #8]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d107      	bne.n	80018a4 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	2200      	movs	r2, #0
 8001898:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	b29a      	uxth	r2, r3
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	80da      	strh	r2, [r3, #6]
 80018a2:	e00b      	b.n	80018bc <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	2201      	movs	r2, #1
 80018a8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	b29a      	uxth	r2, r3
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	0c1b      	lsrs	r3, r3, #16
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	371c      	adds	r7, #28
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr

080018c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d101      	bne.n	80018da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e26c      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	f000 8087 	beq.w	80019f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018e8:	4b92      	ldr	r3, [pc, #584]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f003 030c 	and.w	r3, r3, #12
 80018f0:	2b04      	cmp	r3, #4
 80018f2:	d00c      	beq.n	800190e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018f4:	4b8f      	ldr	r3, [pc, #572]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f003 030c 	and.w	r3, r3, #12
 80018fc:	2b08      	cmp	r3, #8
 80018fe:	d112      	bne.n	8001926 <HAL_RCC_OscConfig+0x5e>
 8001900:	4b8c      	ldr	r3, [pc, #560]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001908:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800190c:	d10b      	bne.n	8001926 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800190e:	4b89      	ldr	r3, [pc, #548]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d06c      	beq.n	80019f4 <HAL_RCC_OscConfig+0x12c>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d168      	bne.n	80019f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e246      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800192e:	d106      	bne.n	800193e <HAL_RCC_OscConfig+0x76>
 8001930:	4b80      	ldr	r3, [pc, #512]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a7f      	ldr	r2, [pc, #508]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001936:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800193a:	6013      	str	r3, [r2, #0]
 800193c:	e02e      	b.n	800199c <HAL_RCC_OscConfig+0xd4>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d10c      	bne.n	8001960 <HAL_RCC_OscConfig+0x98>
 8001946:	4b7b      	ldr	r3, [pc, #492]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a7a      	ldr	r2, [pc, #488]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 800194c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001950:	6013      	str	r3, [r2, #0]
 8001952:	4b78      	ldr	r3, [pc, #480]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a77      	ldr	r2, [pc, #476]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001958:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800195c:	6013      	str	r3, [r2, #0]
 800195e:	e01d      	b.n	800199c <HAL_RCC_OscConfig+0xd4>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001968:	d10c      	bne.n	8001984 <HAL_RCC_OscConfig+0xbc>
 800196a:	4b72      	ldr	r3, [pc, #456]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a71      	ldr	r2, [pc, #452]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001970:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001974:	6013      	str	r3, [r2, #0]
 8001976:	4b6f      	ldr	r3, [pc, #444]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a6e      	ldr	r2, [pc, #440]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 800197c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001980:	6013      	str	r3, [r2, #0]
 8001982:	e00b      	b.n	800199c <HAL_RCC_OscConfig+0xd4>
 8001984:	4b6b      	ldr	r3, [pc, #428]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a6a      	ldr	r2, [pc, #424]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 800198a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800198e:	6013      	str	r3, [r2, #0]
 8001990:	4b68      	ldr	r3, [pc, #416]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a67      	ldr	r2, [pc, #412]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001996:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800199a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d013      	beq.n	80019cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a4:	f7fe fdea 	bl	800057c <HAL_GetTick>
 80019a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019aa:	e008      	b.n	80019be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019ac:	f7fe fde6 	bl	800057c <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	2b64      	cmp	r3, #100	; 0x64
 80019b8:	d901      	bls.n	80019be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e1fa      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019be:	4b5d      	ldr	r3, [pc, #372]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d0f0      	beq.n	80019ac <HAL_RCC_OscConfig+0xe4>
 80019ca:	e014      	b.n	80019f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019cc:	f7fe fdd6 	bl	800057c <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019d4:	f7fe fdd2 	bl	800057c <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b64      	cmp	r3, #100	; 0x64
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e1e6      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019e6:	4b53      	ldr	r3, [pc, #332]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d1f0      	bne.n	80019d4 <HAL_RCC_OscConfig+0x10c>
 80019f2:	e000      	b.n	80019f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d063      	beq.n	8001aca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a02:	4b4c      	ldr	r3, [pc, #304]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f003 030c 	and.w	r3, r3, #12
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d00b      	beq.n	8001a26 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a0e:	4b49      	ldr	r3, [pc, #292]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f003 030c 	and.w	r3, r3, #12
 8001a16:	2b08      	cmp	r3, #8
 8001a18:	d11c      	bne.n	8001a54 <HAL_RCC_OscConfig+0x18c>
 8001a1a:	4b46      	ldr	r3, [pc, #280]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d116      	bne.n	8001a54 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a26:	4b43      	ldr	r3, [pc, #268]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d005      	beq.n	8001a3e <HAL_RCC_OscConfig+0x176>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	691b      	ldr	r3, [r3, #16]
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d001      	beq.n	8001a3e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e1ba      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a3e:	4b3d      	ldr	r3, [pc, #244]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	4939      	ldr	r1, [pc, #228]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a52:	e03a      	b.n	8001aca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	691b      	ldr	r3, [r3, #16]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d020      	beq.n	8001a9e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a5c:	4b36      	ldr	r3, [pc, #216]	; (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a62:	f7fe fd8b 	bl	800057c <HAL_GetTick>
 8001a66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a68:	e008      	b.n	8001a7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a6a:	f7fe fd87 	bl	800057c <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d901      	bls.n	8001a7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	e19b      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a7c:	4b2d      	ldr	r3, [pc, #180]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 0302 	and.w	r3, r3, #2
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d0f0      	beq.n	8001a6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a88:	4b2a      	ldr	r3, [pc, #168]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	695b      	ldr	r3, [r3, #20]
 8001a94:	00db      	lsls	r3, r3, #3
 8001a96:	4927      	ldr	r1, [pc, #156]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	600b      	str	r3, [r1, #0]
 8001a9c:	e015      	b.n	8001aca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a9e:	4b26      	ldr	r3, [pc, #152]	; (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa4:	f7fe fd6a 	bl	800057c <HAL_GetTick>
 8001aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aaa:	e008      	b.n	8001abe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aac:	f7fe fd66 	bl	800057c <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e17a      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001abe:	4b1d      	ldr	r3, [pc, #116]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1f0      	bne.n	8001aac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0308 	and.w	r3, r3, #8
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d03a      	beq.n	8001b4c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	699b      	ldr	r3, [r3, #24]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d019      	beq.n	8001b12 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ade:	4b17      	ldr	r3, [pc, #92]	; (8001b3c <HAL_RCC_OscConfig+0x274>)
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae4:	f7fe fd4a 	bl	800057c <HAL_GetTick>
 8001ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aea:	e008      	b.n	8001afe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aec:	f7fe fd46 	bl	800057c <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d901      	bls.n	8001afe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001afa:	2303      	movs	r3, #3
 8001afc:	e15a      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001afe:	4b0d      	ldr	r3, [pc, #52]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b02:	f003 0302 	and.w	r3, r3, #2
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d0f0      	beq.n	8001aec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	f000 fae0 	bl	80020d0 <RCC_Delay>
 8001b10:	e01c      	b.n	8001b4c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b12:	4b0a      	ldr	r3, [pc, #40]	; (8001b3c <HAL_RCC_OscConfig+0x274>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b18:	f7fe fd30 	bl	800057c <HAL_GetTick>
 8001b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b1e:	e00f      	b.n	8001b40 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b20:	f7fe fd2c 	bl	800057c <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d908      	bls.n	8001b40 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e140      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
 8001b32:	bf00      	nop
 8001b34:	40021000 	.word	0x40021000
 8001b38:	42420000 	.word	0x42420000
 8001b3c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b40:	4b9e      	ldr	r3, [pc, #632]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b44:	f003 0302 	and.w	r3, r3, #2
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1e9      	bne.n	8001b20 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f000 80a6 	beq.w	8001ca6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b5e:	4b97      	ldr	r3, [pc, #604]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001b60:	69db      	ldr	r3, [r3, #28]
 8001b62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d10d      	bne.n	8001b86 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b6a:	4b94      	ldr	r3, [pc, #592]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	4a93      	ldr	r2, [pc, #588]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001b70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b74:	61d3      	str	r3, [r2, #28]
 8001b76:	4b91      	ldr	r3, [pc, #580]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b7e:	60bb      	str	r3, [r7, #8]
 8001b80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b82:	2301      	movs	r3, #1
 8001b84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b86:	4b8e      	ldr	r3, [pc, #568]	; (8001dc0 <HAL_RCC_OscConfig+0x4f8>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d118      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b92:	4b8b      	ldr	r3, [pc, #556]	; (8001dc0 <HAL_RCC_OscConfig+0x4f8>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a8a      	ldr	r2, [pc, #552]	; (8001dc0 <HAL_RCC_OscConfig+0x4f8>)
 8001b98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b9e:	f7fe fced 	bl	800057c <HAL_GetTick>
 8001ba2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba4:	e008      	b.n	8001bb8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ba6:	f7fe fce9 	bl	800057c <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	2b64      	cmp	r3, #100	; 0x64
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e0fd      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bb8:	4b81      	ldr	r3, [pc, #516]	; (8001dc0 <HAL_RCC_OscConfig+0x4f8>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d0f0      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d106      	bne.n	8001bda <HAL_RCC_OscConfig+0x312>
 8001bcc:	4b7b      	ldr	r3, [pc, #492]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001bce:	6a1b      	ldr	r3, [r3, #32]
 8001bd0:	4a7a      	ldr	r2, [pc, #488]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001bd2:	f043 0301 	orr.w	r3, r3, #1
 8001bd6:	6213      	str	r3, [r2, #32]
 8001bd8:	e02d      	b.n	8001c36 <HAL_RCC_OscConfig+0x36e>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d10c      	bne.n	8001bfc <HAL_RCC_OscConfig+0x334>
 8001be2:	4b76      	ldr	r3, [pc, #472]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001be4:	6a1b      	ldr	r3, [r3, #32]
 8001be6:	4a75      	ldr	r2, [pc, #468]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001be8:	f023 0301 	bic.w	r3, r3, #1
 8001bec:	6213      	str	r3, [r2, #32]
 8001bee:	4b73      	ldr	r3, [pc, #460]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001bf0:	6a1b      	ldr	r3, [r3, #32]
 8001bf2:	4a72      	ldr	r2, [pc, #456]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001bf4:	f023 0304 	bic.w	r3, r3, #4
 8001bf8:	6213      	str	r3, [r2, #32]
 8001bfa:	e01c      	b.n	8001c36 <HAL_RCC_OscConfig+0x36e>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	2b05      	cmp	r3, #5
 8001c02:	d10c      	bne.n	8001c1e <HAL_RCC_OscConfig+0x356>
 8001c04:	4b6d      	ldr	r3, [pc, #436]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	4a6c      	ldr	r2, [pc, #432]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c0a:	f043 0304 	orr.w	r3, r3, #4
 8001c0e:	6213      	str	r3, [r2, #32]
 8001c10:	4b6a      	ldr	r3, [pc, #424]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c12:	6a1b      	ldr	r3, [r3, #32]
 8001c14:	4a69      	ldr	r2, [pc, #420]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c16:	f043 0301 	orr.w	r3, r3, #1
 8001c1a:	6213      	str	r3, [r2, #32]
 8001c1c:	e00b      	b.n	8001c36 <HAL_RCC_OscConfig+0x36e>
 8001c1e:	4b67      	ldr	r3, [pc, #412]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c20:	6a1b      	ldr	r3, [r3, #32]
 8001c22:	4a66      	ldr	r2, [pc, #408]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c24:	f023 0301 	bic.w	r3, r3, #1
 8001c28:	6213      	str	r3, [r2, #32]
 8001c2a:	4b64      	ldr	r3, [pc, #400]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c2c:	6a1b      	ldr	r3, [r3, #32]
 8001c2e:	4a63      	ldr	r2, [pc, #396]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c30:	f023 0304 	bic.w	r3, r3, #4
 8001c34:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d015      	beq.n	8001c6a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c3e:	f7fe fc9d 	bl	800057c <HAL_GetTick>
 8001c42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c44:	e00a      	b.n	8001c5c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c46:	f7fe fc99 	bl	800057c <HAL_GetTick>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d901      	bls.n	8001c5c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e0ab      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c5c:	4b57      	ldr	r3, [pc, #348]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c5e:	6a1b      	ldr	r3, [r3, #32]
 8001c60:	f003 0302 	and.w	r3, r3, #2
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d0ee      	beq.n	8001c46 <HAL_RCC_OscConfig+0x37e>
 8001c68:	e014      	b.n	8001c94 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c6a:	f7fe fc87 	bl	800057c <HAL_GetTick>
 8001c6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c70:	e00a      	b.n	8001c88 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c72:	f7fe fc83 	bl	800057c <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d901      	bls.n	8001c88 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c84:	2303      	movs	r3, #3
 8001c86:	e095      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c88:	4b4c      	ldr	r3, [pc, #304]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c8a:	6a1b      	ldr	r3, [r3, #32]
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d1ee      	bne.n	8001c72 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c94:	7dfb      	ldrb	r3, [r7, #23]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d105      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c9a:	4b48      	ldr	r3, [pc, #288]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	4a47      	ldr	r2, [pc, #284]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001ca0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ca4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	f000 8081 	beq.w	8001db2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cb0:	4b42      	ldr	r3, [pc, #264]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f003 030c 	and.w	r3, r3, #12
 8001cb8:	2b08      	cmp	r3, #8
 8001cba:	d061      	beq.n	8001d80 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	69db      	ldr	r3, [r3, #28]
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d146      	bne.n	8001d52 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc4:	4b3f      	ldr	r3, [pc, #252]	; (8001dc4 <HAL_RCC_OscConfig+0x4fc>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cca:	f7fe fc57 	bl	800057c <HAL_GetTick>
 8001cce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cd0:	e008      	b.n	8001ce4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cd2:	f7fe fc53 	bl	800057c <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e067      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce4:	4b35      	ldr	r3, [pc, #212]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d1f0      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
 8001cf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cf8:	d108      	bne.n	8001d0c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001cfa:	4b30      	ldr	r3, [pc, #192]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	492d      	ldr	r1, [pc, #180]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d0c:	4b2b      	ldr	r3, [pc, #172]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a19      	ldr	r1, [r3, #32]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d1c:	430b      	orrs	r3, r1
 8001d1e:	4927      	ldr	r1, [pc, #156]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001d20:	4313      	orrs	r3, r2
 8001d22:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d24:	4b27      	ldr	r3, [pc, #156]	; (8001dc4 <HAL_RCC_OscConfig+0x4fc>)
 8001d26:	2201      	movs	r2, #1
 8001d28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d2a:	f7fe fc27 	bl	800057c <HAL_GetTick>
 8001d2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d30:	e008      	b.n	8001d44 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d32:	f7fe fc23 	bl	800057c <HAL_GetTick>
 8001d36:	4602      	mov	r2, r0
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d901      	bls.n	8001d44 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d40:	2303      	movs	r3, #3
 8001d42:	e037      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d44:	4b1d      	ldr	r3, [pc, #116]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d0f0      	beq.n	8001d32 <HAL_RCC_OscConfig+0x46a>
 8001d50:	e02f      	b.n	8001db2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d52:	4b1c      	ldr	r3, [pc, #112]	; (8001dc4 <HAL_RCC_OscConfig+0x4fc>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d58:	f7fe fc10 	bl	800057c <HAL_GetTick>
 8001d5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d5e:	e008      	b.n	8001d72 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d60:	f7fe fc0c 	bl	800057c <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e020      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d72:	4b12      	ldr	r3, [pc, #72]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1f0      	bne.n	8001d60 <HAL_RCC_OscConfig+0x498>
 8001d7e:	e018      	b.n	8001db2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	69db      	ldr	r3, [r3, #28]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d101      	bne.n	8001d8c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e013      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d8c:	4b0b      	ldr	r3, [pc, #44]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a1b      	ldr	r3, [r3, #32]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d106      	bne.n	8001dae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d001      	beq.n	8001db2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e000      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001db2:	2300      	movs	r3, #0
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	40007000 	.word	0x40007000
 8001dc4:	42420060 	.word	0x42420060

08001dc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d101      	bne.n	8001ddc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e0d0      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ddc:	4b6a      	ldr	r3, [pc, #424]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0307 	and.w	r3, r3, #7
 8001de4:	683a      	ldr	r2, [r7, #0]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d910      	bls.n	8001e0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dea:	4b67      	ldr	r3, [pc, #412]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f023 0207 	bic.w	r2, r3, #7
 8001df2:	4965      	ldr	r1, [pc, #404]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dfa:	4b63      	ldr	r3, [pc, #396]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	683a      	ldr	r2, [r7, #0]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d001      	beq.n	8001e0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e0b8      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0302 	and.w	r3, r3, #2
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d020      	beq.n	8001e5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d005      	beq.n	8001e30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e24:	4b59      	ldr	r3, [pc, #356]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	4a58      	ldr	r2, [pc, #352]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0308 	and.w	r3, r3, #8
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d005      	beq.n	8001e48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e3c:	4b53      	ldr	r3, [pc, #332]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	4a52      	ldr	r2, [pc, #328]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e42:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e48:	4b50      	ldr	r3, [pc, #320]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	494d      	ldr	r1, [pc, #308]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e56:	4313      	orrs	r3, r2
 8001e58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d040      	beq.n	8001ee8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d107      	bne.n	8001e7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e6e:	4b47      	ldr	r3, [pc, #284]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d115      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e07f      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d107      	bne.n	8001e96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e86:	4b41      	ldr	r3, [pc, #260]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d109      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e073      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e96:	4b3d      	ldr	r3, [pc, #244]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0302 	and.w	r3, r3, #2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e06b      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ea6:	4b39      	ldr	r3, [pc, #228]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f023 0203 	bic.w	r2, r3, #3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	4936      	ldr	r1, [pc, #216]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001eb8:	f7fe fb60 	bl	800057c <HAL_GetTick>
 8001ebc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ebe:	e00a      	b.n	8001ed6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec0:	f7fe fb5c 	bl	800057c <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d901      	bls.n	8001ed6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e053      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ed6:	4b2d      	ldr	r3, [pc, #180]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f003 020c 	and.w	r2, r3, #12
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d1eb      	bne.n	8001ec0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ee8:	4b27      	ldr	r3, [pc, #156]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0307 	and.w	r3, r3, #7
 8001ef0:	683a      	ldr	r2, [r7, #0]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d210      	bcs.n	8001f18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ef6:	4b24      	ldr	r3, [pc, #144]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f023 0207 	bic.w	r2, r3, #7
 8001efe:	4922      	ldr	r1, [pc, #136]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f06:	4b20      	ldr	r3, [pc, #128]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d001      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e032      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0304 	and.w	r3, r3, #4
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d008      	beq.n	8001f36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f24:	4b19      	ldr	r3, [pc, #100]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	4916      	ldr	r1, [pc, #88]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0308 	and.w	r3, r3, #8
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d009      	beq.n	8001f56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f42:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	00db      	lsls	r3, r3, #3
 8001f50:	490e      	ldr	r1, [pc, #56]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f52:	4313      	orrs	r3, r2
 8001f54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f56:	f000 f859 	bl	800200c <HAL_RCC_GetSysClockFreq>
 8001f5a:	4601      	mov	r1, r0
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	091b      	lsrs	r3, r3, #4
 8001f62:	f003 030f 	and.w	r3, r3, #15
 8001f66:	4a0a      	ldr	r2, [pc, #40]	; (8001f90 <HAL_RCC_ClockConfig+0x1c8>)
 8001f68:	5cd3      	ldrb	r3, [r2, r3]
 8001f6a:	fa21 f303 	lsr.w	r3, r1, r3
 8001f6e:	4a09      	ldr	r2, [pc, #36]	; (8001f94 <HAL_RCC_ClockConfig+0x1cc>)
 8001f70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f72:	4b09      	ldr	r3, [pc, #36]	; (8001f98 <HAL_RCC_ClockConfig+0x1d0>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7fe fabe 	bl	80004f8 <HAL_InitTick>

  return HAL_OK;
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3710      	adds	r7, #16
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40022000 	.word	0x40022000
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	080055d0 	.word	0x080055d0
 8001f94:	20000000 	.word	0x20000000
 8001f98:	20000004 	.word	0x20000004

08001f9c <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b08a      	sub	sp, #40	; 0x28
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 8001fa8:	f107 0318 	add.w	r3, r7, #24
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	627b      	str	r3, [r7, #36]	; 0x24
  gpio.Pull      = GPIO_NOPULL;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 8001fc2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fc6:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 8001fc8:	4b0e      	ldr	r3, [pc, #56]	; (8002004 <HAL_RCC_MCOConfig+0x68>)
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	4a0d      	ldr	r2, [pc, #52]	; (8002004 <HAL_RCC_MCOConfig+0x68>)
 8001fce:	f043 0304 	orr.w	r3, r3, #4
 8001fd2:	6193      	str	r3, [r2, #24]
 8001fd4:	4b0b      	ldr	r3, [pc, #44]	; (8002004 <HAL_RCC_MCOConfig+0x68>)
 8001fd6:	699b      	ldr	r3, [r3, #24]
 8001fd8:	f003 0304 	and.w	r3, r3, #4
 8001fdc:	617b      	str	r3, [r7, #20]
 8001fde:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8001fe0:	f107 0318 	add.w	r3, r7, #24
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4808      	ldr	r0, [pc, #32]	; (8002008 <HAL_RCC_MCOConfig+0x6c>)
 8001fe8:	f7fe fc02 	bl	80007f0 <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8001fec:	4b05      	ldr	r3, [pc, #20]	; (8002004 <HAL_RCC_MCOConfig+0x68>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8001ff4:	4903      	ldr	r1, [pc, #12]	; (8002004 <HAL_RCC_MCOConfig+0x68>)
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	604b      	str	r3, [r1, #4]
}
 8001ffc:	bf00      	nop
 8001ffe:	3728      	adds	r7, #40	; 0x28
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	40021000 	.word	0x40021000
 8002008:	40010800 	.word	0x40010800

0800200c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800200c:	b490      	push	{r4, r7}
 800200e:	b08a      	sub	sp, #40	; 0x28
 8002010:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002012:	4b2a      	ldr	r3, [pc, #168]	; (80020bc <HAL_RCC_GetSysClockFreq+0xb0>)
 8002014:	1d3c      	adds	r4, r7, #4
 8002016:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002018:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800201c:	4b28      	ldr	r3, [pc, #160]	; (80020c0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800201e:	881b      	ldrh	r3, [r3, #0]
 8002020:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002022:	2300      	movs	r3, #0
 8002024:	61fb      	str	r3, [r7, #28]
 8002026:	2300      	movs	r3, #0
 8002028:	61bb      	str	r3, [r7, #24]
 800202a:	2300      	movs	r3, #0
 800202c:	627b      	str	r3, [r7, #36]	; 0x24
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002032:	2300      	movs	r3, #0
 8002034:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002036:	4b23      	ldr	r3, [pc, #140]	; (80020c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	f003 030c 	and.w	r3, r3, #12
 8002042:	2b04      	cmp	r3, #4
 8002044:	d002      	beq.n	800204c <HAL_RCC_GetSysClockFreq+0x40>
 8002046:	2b08      	cmp	r3, #8
 8002048:	d003      	beq.n	8002052 <HAL_RCC_GetSysClockFreq+0x46>
 800204a:	e02d      	b.n	80020a8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800204c:	4b1e      	ldr	r3, [pc, #120]	; (80020c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800204e:	623b      	str	r3, [r7, #32]
      break;
 8002050:	e02d      	b.n	80020ae <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	0c9b      	lsrs	r3, r3, #18
 8002056:	f003 030f 	and.w	r3, r3, #15
 800205a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800205e:	4413      	add	r3, r2
 8002060:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002064:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d013      	beq.n	8002098 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002070:	4b14      	ldr	r3, [pc, #80]	; (80020c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	0c5b      	lsrs	r3, r3, #17
 8002076:	f003 0301 	and.w	r3, r3, #1
 800207a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800207e:	4413      	add	r3, r2
 8002080:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002084:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	4a0f      	ldr	r2, [pc, #60]	; (80020c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800208a:	fb02 f203 	mul.w	r2, r2, r3
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	fbb2 f3f3 	udiv	r3, r2, r3
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
 8002096:	e004      	b.n	80020a2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	4a0c      	ldr	r2, [pc, #48]	; (80020cc <HAL_RCC_GetSysClockFreq+0xc0>)
 800209c:	fb02 f303 	mul.w	r3, r2, r3
 80020a0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80020a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a4:	623b      	str	r3, [r7, #32]
      break;
 80020a6:	e002      	b.n	80020ae <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020a8:	4b07      	ldr	r3, [pc, #28]	; (80020c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80020aa:	623b      	str	r3, [r7, #32]
      break;
 80020ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020ae:	6a3b      	ldr	r3, [r7, #32]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3728      	adds	r7, #40	; 0x28
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bc90      	pop	{r4, r7}
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	08005574 	.word	0x08005574
 80020c0:	08005584 	.word	0x08005584
 80020c4:	40021000 	.word	0x40021000
 80020c8:	007a1200 	.word	0x007a1200
 80020cc:	003d0900 	.word	0x003d0900

080020d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020d8:	4b0a      	ldr	r3, [pc, #40]	; (8002104 <RCC_Delay+0x34>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a0a      	ldr	r2, [pc, #40]	; (8002108 <RCC_Delay+0x38>)
 80020de:	fba2 2303 	umull	r2, r3, r2, r3
 80020e2:	0a5b      	lsrs	r3, r3, #9
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	fb02 f303 	mul.w	r3, r2, r3
 80020ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020ec:	bf00      	nop
  }
  while (Delay --);
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	1e5a      	subs	r2, r3, #1
 80020f2:	60fa      	str	r2, [r7, #12]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1f9      	bne.n	80020ec <RCC_Delay+0x1c>
}
 80020f8:	bf00      	nop
 80020fa:	3714      	adds	r7, #20
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	20000000 	.word	0x20000000
 8002108:	10624dd3 	.word	0x10624dd3

0800210c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b086      	sub	sp, #24
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002114:	2300      	movs	r3, #0
 8002116:	613b      	str	r3, [r7, #16]
 8002118:	2300      	movs	r3, #0
 800211a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	2b00      	cmp	r3, #0
 8002126:	d07d      	beq.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002128:	2300      	movs	r3, #0
 800212a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800212c:	4b4f      	ldr	r3, [pc, #316]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800212e:	69db      	ldr	r3, [r3, #28]
 8002130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d10d      	bne.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002138:	4b4c      	ldr	r3, [pc, #304]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800213a:	69db      	ldr	r3, [r3, #28]
 800213c:	4a4b      	ldr	r2, [pc, #300]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800213e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002142:	61d3      	str	r3, [r2, #28]
 8002144:	4b49      	ldr	r3, [pc, #292]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002146:	69db      	ldr	r3, [r3, #28]
 8002148:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800214c:	60bb      	str	r3, [r7, #8]
 800214e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002150:	2301      	movs	r3, #1
 8002152:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002154:	4b46      	ldr	r3, [pc, #280]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800215c:	2b00      	cmp	r3, #0
 800215e:	d118      	bne.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002160:	4b43      	ldr	r3, [pc, #268]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a42      	ldr	r2, [pc, #264]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002166:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800216a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800216c:	f7fe fa06 	bl	800057c <HAL_GetTick>
 8002170:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002172:	e008      	b.n	8002186 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002174:	f7fe fa02 	bl	800057c <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b64      	cmp	r3, #100	; 0x64
 8002180:	d901      	bls.n	8002186 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e06d      	b.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002186:	4b3a      	ldr	r3, [pc, #232]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800218e:	2b00      	cmp	r3, #0
 8002190:	d0f0      	beq.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002192:	4b36      	ldr	r3, [pc, #216]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002194:	6a1b      	ldr	r3, [r3, #32]
 8002196:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800219a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d02e      	beq.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d027      	beq.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80021b0:	4b2e      	ldr	r3, [pc, #184]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021b8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80021ba:	4b2e      	ldr	r3, [pc, #184]	; (8002274 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80021bc:	2201      	movs	r2, #1
 80021be:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021c0:	4b2c      	ldr	r3, [pc, #176]	; (8002274 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80021c6:	4a29      	ldr	r2, [pc, #164]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f003 0301 	and.w	r3, r3, #1
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d014      	beq.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d6:	f7fe f9d1 	bl	800057c <HAL_GetTick>
 80021da:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021dc:	e00a      	b.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021de:	f7fe f9cd 	bl	800057c <HAL_GetTick>
 80021e2:	4602      	mov	r2, r0
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d901      	bls.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e036      	b.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021f4:	4b1d      	ldr	r3, [pc, #116]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021f6:	6a1b      	ldr	r3, [r3, #32]
 80021f8:	f003 0302 	and.w	r3, r3, #2
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d0ee      	beq.n	80021de <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002200:	4b1a      	ldr	r3, [pc, #104]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	4917      	ldr	r1, [pc, #92]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800220e:	4313      	orrs	r3, r2
 8002210:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002212:	7dfb      	ldrb	r3, [r7, #23]
 8002214:	2b01      	cmp	r3, #1
 8002216:	d105      	bne.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002218:	4b14      	ldr	r3, [pc, #80]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800221a:	69db      	ldr	r3, [r3, #28]
 800221c:	4a13      	ldr	r2, [pc, #76]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800221e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002222:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d008      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002230:	4b0e      	ldr	r3, [pc, #56]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	490b      	ldr	r1, [pc, #44]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800223e:	4313      	orrs	r3, r2
 8002240:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0310 	and.w	r3, r3, #16
 800224a:	2b00      	cmp	r3, #0
 800224c:	d008      	beq.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800224e:	4b07      	ldr	r3, [pc, #28]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	4904      	ldr	r1, [pc, #16]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800225c:	4313      	orrs	r3, r2
 800225e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002260:	2300      	movs	r3, #0
}
 8002262:	4618      	mov	r0, r3
 8002264:	3718      	adds	r7, #24
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40021000 	.word	0x40021000
 8002270:	40007000 	.word	0x40007000
 8002274:	42420440 	.word	0x42420440

08002278 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8002278:	b084      	sub	sp, #16
 800227a:	b480      	push	{r7}
 800227c:	b083      	sub	sp, #12
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
 8002282:	f107 0014 	add.w	r0, r7, #20
 8002286:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	bc80      	pop	{r7}
 8002294:	b004      	add	sp, #16
 8002296:	4770      	bx	lr

08002298 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8002298:	b480      	push	{r7}
 800229a:	b085      	sub	sp, #20
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80022a0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80022a4:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80022ac:	b29a      	uxth	r2, r3
 80022ae:	89fb      	ldrh	r3, [r7, #14]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	b29a      	uxth	r2, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3714      	adds	r7, #20
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bc80      	pop	{r7}
 80022c4:	4770      	bx	lr

080022c6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80022c6:	b480      	push	{r7}
 80022c8:	b085      	sub	sp, #20
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80022ce:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80022d2:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80022da:	b29b      	uxth	r3, r3
 80022dc:	b21a      	sxth	r2, r3
 80022de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80022e2:	43db      	mvns	r3, r3
 80022e4:	b21b      	sxth	r3, r3
 80022e6:	4013      	ands	r3, r2
 80022e8:	b21b      	sxth	r3, r3
 80022ea:	b29a      	uxth	r2, r3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3714      	adds	r7, #20
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bc80      	pop	{r7}
 80022fc:	4770      	bx	lr

080022fe <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80022fe:	b480      	push	{r7}
 8002300:	b083      	sub	sp, #12
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
 8002306:	460b      	mov	r3, r1
 8002308:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800230a:	2300      	movs	r3, #0
}
 800230c:	4618      	mov	r0, r3
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	bc80      	pop	{r7}
 8002314:	4770      	bx	lr

08002316 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8002316:	b084      	sub	sp, #16
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	f107 0014 	add.w	r0, r7, #20
 8002324:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2200      	movs	r2, #0
 8002344:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f7ff ffa5 	bl	8002298 <USB_EnableGlobalInt>

  return HAL_OK;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	3708      	adds	r7, #8
 8002354:	46bd      	mov	sp, r7
 8002356:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800235a:	b004      	add	sp, #16
 800235c:	4770      	bx	lr
	...

08002360 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8002360:	b490      	push	{r4, r7}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800236a:	2300      	movs	r3, #0
 800236c:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	4413      	add	r3, r2
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	b29b      	uxth	r3, r3
 800237c:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8002380:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002384:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	78db      	ldrb	r3, [r3, #3]
 800238a:	2b03      	cmp	r3, #3
 800238c:	d819      	bhi.n	80023c2 <USB_ActivateEndpoint+0x62>
 800238e:	a201      	add	r2, pc, #4	; (adr r2, 8002394 <USB_ActivateEndpoint+0x34>)
 8002390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002394:	080023a5 	.word	0x080023a5
 8002398:	080023b9 	.word	0x080023b9
 800239c:	080023c9 	.word	0x080023c9
 80023a0:	080023af 	.word	0x080023af
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80023a4:	89bb      	ldrh	r3, [r7, #12]
 80023a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023aa:	81bb      	strh	r3, [r7, #12]
      break;
 80023ac:	e00d      	b.n	80023ca <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80023ae:	89bb      	ldrh	r3, [r7, #12]
 80023b0:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80023b4:	81bb      	strh	r3, [r7, #12]
      break;
 80023b6:	e008      	b.n	80023ca <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80023b8:	89bb      	ldrh	r3, [r7, #12]
 80023ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023be:	81bb      	strh	r3, [r7, #12]
      break;
 80023c0:	e003      	b.n	80023ca <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	73fb      	strb	r3, [r7, #15]
      break;
 80023c6:	e000      	b.n	80023ca <USB_ActivateEndpoint+0x6a>
      break;
 80023c8:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	441a      	add	r2, r3
 80023d4:	89bb      	ldrh	r3, [r7, #12]
 80023d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80023da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80023de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	4413      	add	r3, r2
 80023f4:	881b      	ldrh	r3, [r3, #0]
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80023fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002400:	b29a      	uxth	r2, r3
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	b29b      	uxth	r3, r3
 8002408:	4313      	orrs	r3, r2
 800240a:	b29c      	uxth	r4, r3
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	441a      	add	r2, r3
 8002416:	4b8a      	ldr	r3, [pc, #552]	; (8002640 <USB_ActivateEndpoint+0x2e0>)
 8002418:	4323      	orrs	r3, r4
 800241a:	b29b      	uxth	r3, r3
 800241c:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	7b1b      	ldrb	r3, [r3, #12]
 8002422:	2b00      	cmp	r3, #0
 8002424:	f040 8112 	bne.w	800264c <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	785b      	ldrb	r3, [r3, #1]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d067      	beq.n	8002500 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8002430:	687c      	ldr	r4, [r7, #4]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002438:	b29b      	uxth	r3, r3
 800243a:	441c      	add	r4, r3
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	011b      	lsls	r3, r3, #4
 8002442:	4423      	add	r3, r4
 8002444:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002448:	461c      	mov	r4, r3
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	88db      	ldrh	r3, [r3, #6]
 800244e:	085b      	lsrs	r3, r3, #1
 8002450:	b29b      	uxth	r3, r3
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	b29b      	uxth	r3, r3
 8002456:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	4413      	add	r3, r2
 8002462:	881b      	ldrh	r3, [r3, #0]
 8002464:	b29c      	uxth	r4, r3
 8002466:	4623      	mov	r3, r4
 8002468:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800246c:	2b00      	cmp	r3, #0
 800246e:	d014      	beq.n	800249a <USB_ActivateEndpoint+0x13a>
 8002470:	687a      	ldr	r2, [r7, #4]
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	4413      	add	r3, r2
 800247a:	881b      	ldrh	r3, [r3, #0]
 800247c:	b29b      	uxth	r3, r3
 800247e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002486:	b29c      	uxth	r4, r3
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	441a      	add	r2, r3
 8002492:	4b6c      	ldr	r3, [pc, #432]	; (8002644 <USB_ActivateEndpoint+0x2e4>)
 8002494:	4323      	orrs	r3, r4
 8002496:	b29b      	uxth	r3, r3
 8002498:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	78db      	ldrb	r3, [r3, #3]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d018      	beq.n	80024d4 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	881b      	ldrh	r3, [r3, #0]
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80024b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80024b8:	b29c      	uxth	r4, r3
 80024ba:	f084 0320 	eor.w	r3, r4, #32
 80024be:	b29c      	uxth	r4, r3
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	441a      	add	r2, r3
 80024ca:	4b5d      	ldr	r3, [pc, #372]	; (8002640 <USB_ActivateEndpoint+0x2e0>)
 80024cc:	4323      	orrs	r3, r4
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	8013      	strh	r3, [r2, #0]
 80024d2:	e22b      	b.n	800292c <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	4413      	add	r3, r2
 80024de:	881b      	ldrh	r3, [r3, #0]
 80024e0:	b29b      	uxth	r3, r3
 80024e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80024e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80024ea:	b29c      	uxth	r4, r3
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	441a      	add	r2, r3
 80024f6:	4b52      	ldr	r3, [pc, #328]	; (8002640 <USB_ActivateEndpoint+0x2e0>)
 80024f8:	4323      	orrs	r3, r4
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	8013      	strh	r3, [r2, #0]
 80024fe:	e215      	b.n	800292c <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8002500:	687c      	ldr	r4, [r7, #4]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002508:	b29b      	uxth	r3, r3
 800250a:	441c      	add	r4, r3
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	011b      	lsls	r3, r3, #4
 8002512:	4423      	add	r3, r4
 8002514:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8002518:	461c      	mov	r4, r3
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	88db      	ldrh	r3, [r3, #6]
 800251e:	085b      	lsrs	r3, r3, #1
 8002520:	b29b      	uxth	r3, r3
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	b29b      	uxth	r3, r3
 8002526:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8002528:	687c      	ldr	r4, [r7, #4]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002530:	b29b      	uxth	r3, r3
 8002532:	441c      	add	r4, r3
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	011b      	lsls	r3, r3, #4
 800253a:	4423      	add	r3, r4
 800253c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002540:	461c      	mov	r4, r3
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d10e      	bne.n	8002568 <USB_ActivateEndpoint+0x208>
 800254a:	8823      	ldrh	r3, [r4, #0]
 800254c:	b29b      	uxth	r3, r3
 800254e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002552:	b29b      	uxth	r3, r3
 8002554:	8023      	strh	r3, [r4, #0]
 8002556:	8823      	ldrh	r3, [r4, #0]
 8002558:	b29b      	uxth	r3, r3
 800255a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800255e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002562:	b29b      	uxth	r3, r3
 8002564:	8023      	strh	r3, [r4, #0]
 8002566:	e02d      	b.n	80025c4 <USB_ActivateEndpoint+0x264>
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	691b      	ldr	r3, [r3, #16]
 800256c:	2b3e      	cmp	r3, #62	; 0x3e
 800256e:	d812      	bhi.n	8002596 <USB_ActivateEndpoint+0x236>
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	085b      	lsrs	r3, r3, #1
 8002576:	60bb      	str	r3, [r7, #8]
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	691b      	ldr	r3, [r3, #16]
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	2b00      	cmp	r3, #0
 8002582:	d002      	beq.n	800258a <USB_ActivateEndpoint+0x22a>
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	3301      	adds	r3, #1
 8002588:	60bb      	str	r3, [r7, #8]
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	b29b      	uxth	r3, r3
 800258e:	029b      	lsls	r3, r3, #10
 8002590:	b29b      	uxth	r3, r3
 8002592:	8023      	strh	r3, [r4, #0]
 8002594:	e016      	b.n	80025c4 <USB_ActivateEndpoint+0x264>
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	691b      	ldr	r3, [r3, #16]
 800259a:	095b      	lsrs	r3, r3, #5
 800259c:	60bb      	str	r3, [r7, #8]
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	f003 031f 	and.w	r3, r3, #31
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d102      	bne.n	80025b0 <USB_ActivateEndpoint+0x250>
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	3b01      	subs	r3, #1
 80025ae:	60bb      	str	r3, [r7, #8]
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	029b      	lsls	r3, r3, #10
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80025bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80025c4:	687a      	ldr	r2, [r7, #4]
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	4413      	add	r3, r2
 80025ce:	881b      	ldrh	r3, [r3, #0]
 80025d0:	b29c      	uxth	r4, r3
 80025d2:	4623      	mov	r3, r4
 80025d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d014      	beq.n	8002606 <USB_ActivateEndpoint+0x2a6>
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	4413      	add	r3, r2
 80025e6:	881b      	ldrh	r3, [r3, #0]
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80025ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025f2:	b29c      	uxth	r4, r3
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	441a      	add	r2, r3
 80025fe:	4b12      	ldr	r3, [pc, #72]	; (8002648 <USB_ActivateEndpoint+0x2e8>)
 8002600:	4323      	orrs	r3, r4
 8002602:	b29b      	uxth	r3, r3
 8002604:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	4413      	add	r3, r2
 8002610:	881b      	ldrh	r3, [r3, #0]
 8002612:	b29b      	uxth	r3, r3
 8002614:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002618:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800261c:	b29c      	uxth	r4, r3
 800261e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8002622:	b29c      	uxth	r4, r3
 8002624:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8002628:	b29c      	uxth	r4, r3
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	441a      	add	r2, r3
 8002634:	4b02      	ldr	r3, [pc, #8]	; (8002640 <USB_ActivateEndpoint+0x2e0>)
 8002636:	4323      	orrs	r3, r4
 8002638:	b29b      	uxth	r3, r3
 800263a:	8013      	strh	r3, [r2, #0]
 800263c:	e176      	b.n	800292c <USB_ActivateEndpoint+0x5cc>
 800263e:	bf00      	nop
 8002640:	ffff8080 	.word	0xffff8080
 8002644:	ffff80c0 	.word	0xffff80c0
 8002648:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	4413      	add	r3, r2
 8002656:	881b      	ldrh	r3, [r3, #0]
 8002658:	b29b      	uxth	r3, r3
 800265a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800265e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002662:	b29c      	uxth	r4, r3
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	441a      	add	r2, r3
 800266e:	4b96      	ldr	r3, [pc, #600]	; (80028c8 <USB_ActivateEndpoint+0x568>)
 8002670:	4323      	orrs	r3, r4
 8002672:	b29b      	uxth	r3, r3
 8002674:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8002676:	687c      	ldr	r4, [r7, #4]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800267e:	b29b      	uxth	r3, r3
 8002680:	441c      	add	r4, r3
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	011b      	lsls	r3, r3, #4
 8002688:	4423      	add	r3, r4
 800268a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800268e:	461c      	mov	r4, r3
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	891b      	ldrh	r3, [r3, #8]
 8002694:	085b      	lsrs	r3, r3, #1
 8002696:	b29b      	uxth	r3, r3
 8002698:	005b      	lsls	r3, r3, #1
 800269a:	b29b      	uxth	r3, r3
 800269c:	8023      	strh	r3, [r4, #0]
 800269e:	687c      	ldr	r4, [r7, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	441c      	add	r4, r3
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	011b      	lsls	r3, r3, #4
 80026b0:	4423      	add	r3, r4
 80026b2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80026b6:	461c      	mov	r4, r3
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	895b      	ldrh	r3, [r3, #10]
 80026bc:	085b      	lsrs	r3, r3, #1
 80026be:	b29b      	uxth	r3, r3
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	785b      	ldrb	r3, [r3, #1]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	f040 8088 	bne.w	80027e0 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	4413      	add	r3, r2
 80026da:	881b      	ldrh	r3, [r3, #0]
 80026dc:	b29c      	uxth	r4, r3
 80026de:	4623      	mov	r3, r4
 80026e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d014      	beq.n	8002712 <USB_ActivateEndpoint+0x3b2>
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	4413      	add	r3, r2
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80026fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026fe:	b29c      	uxth	r4, r3
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	441a      	add	r2, r3
 800270a:	4b70      	ldr	r3, [pc, #448]	; (80028cc <USB_ActivateEndpoint+0x56c>)
 800270c:	4323      	orrs	r3, r4
 800270e:	b29b      	uxth	r3, r3
 8002710:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	4413      	add	r3, r2
 800271c:	881b      	ldrh	r3, [r3, #0]
 800271e:	b29c      	uxth	r4, r3
 8002720:	4623      	mov	r3, r4
 8002722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002726:	2b00      	cmp	r3, #0
 8002728:	d014      	beq.n	8002754 <USB_ActivateEndpoint+0x3f4>
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	4413      	add	r3, r2
 8002734:	881b      	ldrh	r3, [r3, #0]
 8002736:	b29b      	uxth	r3, r3
 8002738:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800273c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002740:	b29c      	uxth	r4, r3
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	441a      	add	r2, r3
 800274c:	4b60      	ldr	r3, [pc, #384]	; (80028d0 <USB_ActivateEndpoint+0x570>)
 800274e:	4323      	orrs	r3, r4
 8002750:	b29b      	uxth	r3, r3
 8002752:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	4413      	add	r3, r2
 800275e:	881b      	ldrh	r3, [r3, #0]
 8002760:	b29b      	uxth	r3, r3
 8002762:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800276a:	b29c      	uxth	r4, r3
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	441a      	add	r2, r3
 8002776:	4b56      	ldr	r3, [pc, #344]	; (80028d0 <USB_ActivateEndpoint+0x570>)
 8002778:	4323      	orrs	r3, r4
 800277a:	b29b      	uxth	r3, r3
 800277c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	4413      	add	r3, r2
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	b29b      	uxth	r3, r3
 800278c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002790:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002794:	b29c      	uxth	r4, r3
 8002796:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800279a:	b29c      	uxth	r4, r3
 800279c:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80027a0:	b29c      	uxth	r4, r3
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	441a      	add	r2, r3
 80027ac:	4b49      	ldr	r3, [pc, #292]	; (80028d4 <USB_ActivateEndpoint+0x574>)
 80027ae:	4323      	orrs	r3, r4
 80027b0:	b29b      	uxth	r3, r3
 80027b2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4413      	add	r3, r2
 80027be:	881b      	ldrh	r3, [r3, #0]
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80027c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027ca:	b29c      	uxth	r4, r3
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	441a      	add	r2, r3
 80027d6:	4b3f      	ldr	r3, [pc, #252]	; (80028d4 <USB_ActivateEndpoint+0x574>)
 80027d8:	4323      	orrs	r3, r4
 80027da:	b29b      	uxth	r3, r3
 80027dc:	8013      	strh	r3, [r2, #0]
 80027de:	e0a5      	b.n	800292c <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4413      	add	r3, r2
 80027ea:	881b      	ldrh	r3, [r3, #0]
 80027ec:	b29c      	uxth	r4, r3
 80027ee:	4623      	mov	r3, r4
 80027f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d014      	beq.n	8002822 <USB_ActivateEndpoint+0x4c2>
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	4413      	add	r3, r2
 8002802:	881b      	ldrh	r3, [r3, #0]
 8002804:	b29b      	uxth	r3, r3
 8002806:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800280a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800280e:	b29c      	uxth	r4, r3
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	781b      	ldrb	r3, [r3, #0]
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	441a      	add	r2, r3
 800281a:	4b2c      	ldr	r3, [pc, #176]	; (80028cc <USB_ActivateEndpoint+0x56c>)
 800281c:	4323      	orrs	r3, r4
 800281e:	b29b      	uxth	r3, r3
 8002820:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	4413      	add	r3, r2
 800282c:	881b      	ldrh	r3, [r3, #0]
 800282e:	b29c      	uxth	r4, r3
 8002830:	4623      	mov	r3, r4
 8002832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002836:	2b00      	cmp	r3, #0
 8002838:	d014      	beq.n	8002864 <USB_ActivateEndpoint+0x504>
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	4413      	add	r3, r2
 8002844:	881b      	ldrh	r3, [r3, #0]
 8002846:	b29b      	uxth	r3, r3
 8002848:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800284c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002850:	b29c      	uxth	r4, r3
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	441a      	add	r2, r3
 800285c:	4b1c      	ldr	r3, [pc, #112]	; (80028d0 <USB_ActivateEndpoint+0x570>)
 800285e:	4323      	orrs	r3, r4
 8002860:	b29b      	uxth	r3, r3
 8002862:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4413      	add	r3, r2
 800286e:	881b      	ldrh	r3, [r3, #0]
 8002870:	b29b      	uxth	r3, r3
 8002872:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002876:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800287a:	b29c      	uxth	r4, r3
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	441a      	add	r2, r3
 8002886:	4b11      	ldr	r3, [pc, #68]	; (80028cc <USB_ActivateEndpoint+0x56c>)
 8002888:	4323      	orrs	r3, r4
 800288a:	b29b      	uxth	r3, r3
 800288c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	78db      	ldrb	r3, [r3, #3]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d020      	beq.n	80028d8 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	4413      	add	r3, r2
 80028a0:	881b      	ldrh	r3, [r3, #0]
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80028a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028ac:	b29c      	uxth	r4, r3
 80028ae:	f084 0320 	eor.w	r3, r4, #32
 80028b2:	b29c      	uxth	r4, r3
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	441a      	add	r2, r3
 80028be:	4b05      	ldr	r3, [pc, #20]	; (80028d4 <USB_ActivateEndpoint+0x574>)
 80028c0:	4323      	orrs	r3, r4
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	8013      	strh	r3, [r2, #0]
 80028c6:	e01c      	b.n	8002902 <USB_ActivateEndpoint+0x5a2>
 80028c8:	ffff8180 	.word	0xffff8180
 80028cc:	ffffc080 	.word	0xffffc080
 80028d0:	ffff80c0 	.word	0xffff80c0
 80028d4:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	4413      	add	r3, r2
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80028ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028ee:	b29c      	uxth	r4, r3
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	441a      	add	r2, r3
 80028fa:	4b0f      	ldr	r3, [pc, #60]	; (8002938 <USB_ActivateEndpoint+0x5d8>)
 80028fc:	4323      	orrs	r3, r4
 80028fe:	b29b      	uxth	r3, r3
 8002900:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	4413      	add	r3, r2
 800290c:	881b      	ldrh	r3, [r3, #0]
 800290e:	b29b      	uxth	r3, r3
 8002910:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002914:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002918:	b29c      	uxth	r4, r3
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	441a      	add	r2, r3
 8002924:	4b04      	ldr	r3, [pc, #16]	; (8002938 <USB_ActivateEndpoint+0x5d8>)
 8002926:	4323      	orrs	r3, r4
 8002928:	b29b      	uxth	r3, r3
 800292a:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800292c:	7bfb      	ldrb	r3, [r7, #15]
}
 800292e:	4618      	mov	r0, r3
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bc90      	pop	{r4, r7}
 8002936:	4770      	bx	lr
 8002938:	ffff8080 	.word	0xffff8080

0800293c <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800293c:	b490      	push	{r4, r7}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	7b1b      	ldrb	r3, [r3, #12]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d171      	bne.n	8002a32 <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	785b      	ldrb	r3, [r3, #1]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d036      	beq.n	80029c4 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4413      	add	r3, r2
 8002960:	881b      	ldrh	r3, [r3, #0]
 8002962:	b29c      	uxth	r4, r3
 8002964:	4623      	mov	r3, r4
 8002966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800296a:	2b00      	cmp	r3, #0
 800296c:	d014      	beq.n	8002998 <USB_DeactivateEndpoint+0x5c>
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	4413      	add	r3, r2
 8002978:	881b      	ldrh	r3, [r3, #0]
 800297a:	b29b      	uxth	r3, r3
 800297c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002980:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002984:	b29c      	uxth	r4, r3
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	441a      	add	r2, r3
 8002990:	4b6b      	ldr	r3, [pc, #428]	; (8002b40 <USB_DeactivateEndpoint+0x204>)
 8002992:	4323      	orrs	r3, r4
 8002994:	b29b      	uxth	r3, r3
 8002996:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	4413      	add	r3, r2
 80029a2:	881b      	ldrh	r3, [r3, #0]
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80029aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029ae:	b29c      	uxth	r4, r3
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	441a      	add	r2, r3
 80029ba:	4b62      	ldr	r3, [pc, #392]	; (8002b44 <USB_DeactivateEndpoint+0x208>)
 80029bc:	4323      	orrs	r3, r4
 80029be:	b29b      	uxth	r3, r3
 80029c0:	8013      	strh	r3, [r2, #0]
 80029c2:	e144      	b.n	8002c4e <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4413      	add	r3, r2
 80029ce:	881b      	ldrh	r3, [r3, #0]
 80029d0:	b29c      	uxth	r4, r3
 80029d2:	4623      	mov	r3, r4
 80029d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d014      	beq.n	8002a06 <USB_DeactivateEndpoint+0xca>
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	4413      	add	r3, r2
 80029e6:	881b      	ldrh	r3, [r3, #0]
 80029e8:	b29b      	uxth	r3, r3
 80029ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80029ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029f2:	b29c      	uxth	r4, r3
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	441a      	add	r2, r3
 80029fe:	4b52      	ldr	r3, [pc, #328]	; (8002b48 <USB_DeactivateEndpoint+0x20c>)
 8002a00:	4323      	orrs	r3, r4
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	4413      	add	r3, r2
 8002a10:	881b      	ldrh	r3, [r3, #0]
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a1c:	b29c      	uxth	r4, r3
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	441a      	add	r2, r3
 8002a28:	4b46      	ldr	r3, [pc, #280]	; (8002b44 <USB_DeactivateEndpoint+0x208>)
 8002a2a:	4323      	orrs	r3, r4
 8002a2c:	b29b      	uxth	r3, r3
 8002a2e:	8013      	strh	r3, [r2, #0]
 8002a30:	e10d      	b.n	8002c4e <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	785b      	ldrb	r3, [r3, #1]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	f040 8088 	bne.w	8002b4c <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	4413      	add	r3, r2
 8002a46:	881b      	ldrh	r3, [r3, #0]
 8002a48:	b29c      	uxth	r4, r3
 8002a4a:	4623      	mov	r3, r4
 8002a4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d014      	beq.n	8002a7e <USB_DeactivateEndpoint+0x142>
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	4413      	add	r3, r2
 8002a5e:	881b      	ldrh	r3, [r3, #0]
 8002a60:	b29b      	uxth	r3, r3
 8002a62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a6a:	b29c      	uxth	r4, r3
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	441a      	add	r2, r3
 8002a76:	4b34      	ldr	r3, [pc, #208]	; (8002b48 <USB_DeactivateEndpoint+0x20c>)
 8002a78:	4323      	orrs	r3, r4
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	4413      	add	r3, r2
 8002a88:	881b      	ldrh	r3, [r3, #0]
 8002a8a:	b29c      	uxth	r4, r3
 8002a8c:	4623      	mov	r3, r4
 8002a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d014      	beq.n	8002ac0 <USB_DeactivateEndpoint+0x184>
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	4413      	add	r3, r2
 8002aa0:	881b      	ldrh	r3, [r3, #0]
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002aa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002aac:	b29c      	uxth	r4, r3
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	441a      	add	r2, r3
 8002ab8:	4b21      	ldr	r3, [pc, #132]	; (8002b40 <USB_DeactivateEndpoint+0x204>)
 8002aba:	4323      	orrs	r3, r4
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	4413      	add	r3, r2
 8002aca:	881b      	ldrh	r3, [r3, #0]
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ad2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ad6:	b29c      	uxth	r4, r3
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	441a      	add	r2, r3
 8002ae2:	4b17      	ldr	r3, [pc, #92]	; (8002b40 <USB_DeactivateEndpoint+0x204>)
 8002ae4:	4323      	orrs	r3, r4
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	4413      	add	r3, r2
 8002af4:	881b      	ldrh	r3, [r3, #0]
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002afc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b00:	b29c      	uxth	r4, r3
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	441a      	add	r2, r3
 8002b0c:	4b0d      	ldr	r3, [pc, #52]	; (8002b44 <USB_DeactivateEndpoint+0x208>)
 8002b0e:	4323      	orrs	r3, r4
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	4413      	add	r3, r2
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b2a:	b29c      	uxth	r4, r3
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	441a      	add	r2, r3
 8002b36:	4b03      	ldr	r3, [pc, #12]	; (8002b44 <USB_DeactivateEndpoint+0x208>)
 8002b38:	4323      	orrs	r3, r4
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	8013      	strh	r3, [r2, #0]
 8002b3e:	e086      	b.n	8002c4e <USB_DeactivateEndpoint+0x312>
 8002b40:	ffff80c0 	.word	0xffff80c0
 8002b44:	ffff8080 	.word	0xffff8080
 8002b48:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	4413      	add	r3, r2
 8002b56:	881b      	ldrh	r3, [r3, #0]
 8002b58:	b29c      	uxth	r4, r3
 8002b5a:	4623      	mov	r3, r4
 8002b5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d014      	beq.n	8002b8e <USB_DeactivateEndpoint+0x252>
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	4413      	add	r3, r2
 8002b6e:	881b      	ldrh	r3, [r3, #0]
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b7a:	b29c      	uxth	r4, r3
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	441a      	add	r2, r3
 8002b86:	4b35      	ldr	r3, [pc, #212]	; (8002c5c <USB_DeactivateEndpoint+0x320>)
 8002b88:	4323      	orrs	r3, r4
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	4413      	add	r3, r2
 8002b98:	881b      	ldrh	r3, [r3, #0]
 8002b9a:	b29c      	uxth	r4, r3
 8002b9c:	4623      	mov	r3, r4
 8002b9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d014      	beq.n	8002bd0 <USB_DeactivateEndpoint+0x294>
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	4413      	add	r3, r2
 8002bb0:	881b      	ldrh	r3, [r3, #0]
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002bb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bbc:	b29c      	uxth	r4, r3
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	441a      	add	r2, r3
 8002bc8:	4b25      	ldr	r3, [pc, #148]	; (8002c60 <USB_DeactivateEndpoint+0x324>)
 8002bca:	4323      	orrs	r3, r4
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	4413      	add	r3, r2
 8002bda:	881b      	ldrh	r3, [r3, #0]
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002be2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002be6:	b29c      	uxth	r4, r3
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	441a      	add	r2, r3
 8002bf2:	4b1a      	ldr	r3, [pc, #104]	; (8002c5c <USB_DeactivateEndpoint+0x320>)
 8002bf4:	4323      	orrs	r3, r4
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	4413      	add	r3, r2
 8002c04:	881b      	ldrh	r3, [r3, #0]
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c10:	b29c      	uxth	r4, r3
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	441a      	add	r2, r3
 8002c1c:	4b11      	ldr	r3, [pc, #68]	; (8002c64 <USB_DeactivateEndpoint+0x328>)
 8002c1e:	4323      	orrs	r3, r4
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	4413      	add	r3, r2
 8002c2e:	881b      	ldrh	r3, [r3, #0]
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c3a:	b29c      	uxth	r4, r3
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	441a      	add	r2, r3
 8002c46:	4b07      	ldr	r3, [pc, #28]	; (8002c64 <USB_DeactivateEndpoint+0x328>)
 8002c48:	4323      	orrs	r3, r4
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3708      	adds	r7, #8
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bc90      	pop	{r4, r7}
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	ffffc080 	.word	0xffffc080
 8002c60:	ffff80c0 	.word	0xffff80c0
 8002c64:	ffff8080 	.word	0xffff8080

08002c68 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8002c68:	b590      	push	{r4, r7, lr}
 8002c6a:	b08d      	sub	sp, #52	; 0x34
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	785b      	ldrb	r3, [r3, #1]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	f040 8160 	bne.w	8002f3c <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	699a      	ldr	r2, [r3, #24]
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	691b      	ldr	r3, [r3, #16]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d909      	bls.n	8002c9c <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	691b      	ldr	r3, [r3, #16]
 8002c8c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	699a      	ldr	r2, [r3, #24]
 8002c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c94:	1ad2      	subs	r2, r2, r3
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	619a      	str	r2, [r3, #24]
 8002c9a:	e005      	b.n	8002ca8 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	7b1b      	ldrb	r3, [r3, #12]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d119      	bne.n	8002ce4 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	6959      	ldr	r1, [r3, #20]
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	88da      	ldrh	r2, [r3, #6]
 8002cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f000 fba2 	bl	8003406 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8002cc2:	687c      	ldr	r4, [r7, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	441c      	add	r4, r3
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	011b      	lsls	r3, r3, #4
 8002cd4:	4423      	add	r3, r4
 8002cd6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002cda:	461c      	mov	r4, r3
 8002cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	8023      	strh	r3, [r4, #0]
 8002ce2:	e10f      	b.n	8002f04 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	4413      	add	r3, r2
 8002cee:	881b      	ldrh	r3, [r3, #0]
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d065      	beq.n	8002dc6 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8002cfa:	687c      	ldr	r4, [r7, #4]
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	785b      	ldrb	r3, [r3, #1]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d148      	bne.n	8002d96 <USB_EPStartXfer+0x12e>
 8002d04:	687c      	ldr	r4, [r7, #4]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	441c      	add	r4, r3
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	011b      	lsls	r3, r3, #4
 8002d16:	4423      	add	r3, r4
 8002d18:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002d1c:	461c      	mov	r4, r3
 8002d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d10e      	bne.n	8002d42 <USB_EPStartXfer+0xda>
 8002d24:	8823      	ldrh	r3, [r4, #0]
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	8023      	strh	r3, [r4, #0]
 8002d30:	8823      	ldrh	r3, [r4, #0]
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	8023      	strh	r3, [r4, #0]
 8002d40:	e03d      	b.n	8002dbe <USB_EPStartXfer+0x156>
 8002d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d44:	2b3e      	cmp	r3, #62	; 0x3e
 8002d46:	d810      	bhi.n	8002d6a <USB_EPStartXfer+0x102>
 8002d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d4a:	085b      	lsrs	r3, r3, #1
 8002d4c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d002      	beq.n	8002d5e <USB_EPStartXfer+0xf6>
 8002d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	029b      	lsls	r3, r3, #10
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	8023      	strh	r3, [r4, #0]
 8002d68:	e029      	b.n	8002dbe <USB_EPStartXfer+0x156>
 8002d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d6c:	095b      	lsrs	r3, r3, #5
 8002d6e:	627b      	str	r3, [r7, #36]	; 0x24
 8002d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d72:	f003 031f 	and.w	r3, r3, #31
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d102      	bne.n	8002d80 <USB_EPStartXfer+0x118>
 8002d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d7c:	3b01      	subs	r3, #1
 8002d7e:	627b      	str	r3, [r7, #36]	; 0x24
 8002d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	029b      	lsls	r3, r3, #10
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	8023      	strh	r3, [r4, #0]
 8002d94:	e013      	b.n	8002dbe <USB_EPStartXfer+0x156>
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	785b      	ldrb	r3, [r3, #1]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d10f      	bne.n	8002dbe <USB_EPStartXfer+0x156>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	441c      	add	r4, r3
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	011b      	lsls	r3, r3, #4
 8002dae:	4423      	add	r3, r4
 8002db0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002db4:	60fb      	str	r3, [r7, #12]
 8002db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	895b      	ldrh	r3, [r3, #10]
 8002dc2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002dc4:	e063      	b.n	8002e8e <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	785b      	ldrb	r3, [r3, #1]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d148      	bne.n	8002e60 <USB_EPStartXfer+0x1f8>
 8002dce:	687c      	ldr	r4, [r7, #4]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	441c      	add	r4, r3
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	011b      	lsls	r3, r3, #4
 8002de0:	4423      	add	r3, r4
 8002de2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002de6:	461c      	mov	r4, r3
 8002de8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d10e      	bne.n	8002e0c <USB_EPStartXfer+0x1a4>
 8002dee:	8823      	ldrh	r3, [r4, #0]
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	8023      	strh	r3, [r4, #0]
 8002dfa:	8823      	ldrh	r3, [r4, #0]
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	8023      	strh	r3, [r4, #0]
 8002e0a:	e03d      	b.n	8002e88 <USB_EPStartXfer+0x220>
 8002e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e0e:	2b3e      	cmp	r3, #62	; 0x3e
 8002e10:	d810      	bhi.n	8002e34 <USB_EPStartXfer+0x1cc>
 8002e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e14:	085b      	lsrs	r3, r3, #1
 8002e16:	623b      	str	r3, [r7, #32]
 8002e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d002      	beq.n	8002e28 <USB_EPStartXfer+0x1c0>
 8002e22:	6a3b      	ldr	r3, [r7, #32]
 8002e24:	3301      	adds	r3, #1
 8002e26:	623b      	str	r3, [r7, #32]
 8002e28:	6a3b      	ldr	r3, [r7, #32]
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	029b      	lsls	r3, r3, #10
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	8023      	strh	r3, [r4, #0]
 8002e32:	e029      	b.n	8002e88 <USB_EPStartXfer+0x220>
 8002e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e36:	095b      	lsrs	r3, r3, #5
 8002e38:	623b      	str	r3, [r7, #32]
 8002e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e3c:	f003 031f 	and.w	r3, r3, #31
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d102      	bne.n	8002e4a <USB_EPStartXfer+0x1e2>
 8002e44:	6a3b      	ldr	r3, [r7, #32]
 8002e46:	3b01      	subs	r3, #1
 8002e48:	623b      	str	r3, [r7, #32]
 8002e4a:	6a3b      	ldr	r3, [r7, #32]
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	029b      	lsls	r3, r3, #10
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	8023      	strh	r3, [r4, #0]
 8002e5e:	e013      	b.n	8002e88 <USB_EPStartXfer+0x220>
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	785b      	ldrb	r3, [r3, #1]
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d10f      	bne.n	8002e88 <USB_EPStartXfer+0x220>
 8002e68:	687c      	ldr	r4, [r7, #4]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	441c      	add	r4, r3
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	011b      	lsls	r3, r3, #4
 8002e7a:	4423      	add	r3, r4
 8002e7c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002e80:	461c      	mov	r4, r3
 8002e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	891b      	ldrh	r3, [r3, #8]
 8002e8c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	6959      	ldr	r1, [r3, #20]
 8002e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f000 fab4 	bl	8003406 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	785b      	ldrb	r3, [r3, #1]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d115      	bne.n	8002ed2 <USB_EPStartXfer+0x26a>
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	4413      	add	r3, r2
 8002eb0:	881b      	ldrh	r3, [r3, #0]
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002eb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ebc:	b29c      	uxth	r4, r3
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	441a      	add	r2, r3
 8002ec8:	4b9a      	ldr	r3, [pc, #616]	; (8003134 <USB_EPStartXfer+0x4cc>)
 8002eca:	4323      	orrs	r3, r4
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	8013      	strh	r3, [r2, #0]
 8002ed0:	e018      	b.n	8002f04 <USB_EPStartXfer+0x29c>
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	785b      	ldrb	r3, [r3, #1]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d114      	bne.n	8002f04 <USB_EPStartXfer+0x29c>
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	881b      	ldrh	r3, [r3, #0]
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002eec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ef0:	b29c      	uxth	r4, r3
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	441a      	add	r2, r3
 8002efc:	4b8e      	ldr	r3, [pc, #568]	; (8003138 <USB_EPStartXfer+0x4d0>)
 8002efe:	4323      	orrs	r3, r4
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8002f04:	687a      	ldr	r2, [r7, #4]
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	4413      	add	r3, r2
 8002f0e:	881b      	ldrh	r3, [r3, #0]
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f1a:	b29c      	uxth	r4, r3
 8002f1c:	f084 0310 	eor.w	r3, r4, #16
 8002f20:	b29c      	uxth	r4, r3
 8002f22:	f084 0320 	eor.w	r3, r4, #32
 8002f26:	b29c      	uxth	r4, r3
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	441a      	add	r2, r3
 8002f32:	4b82      	ldr	r3, [pc, #520]	; (800313c <USB_EPStartXfer+0x4d4>)
 8002f34:	4323      	orrs	r3, r4
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	8013      	strh	r3, [r2, #0]
 8002f3a:	e146      	b.n	80031ca <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	699a      	ldr	r2, [r3, #24]
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d909      	bls.n	8002f5c <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	699a      	ldr	r2, [r3, #24]
 8002f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f54:	1ad2      	subs	r2, r2, r3
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	619a      	str	r2, [r3, #24]
 8002f5a:	e005      	b.n	8002f68 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	2200      	movs	r2, #0
 8002f66:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	7b1b      	ldrb	r3, [r3, #12]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d148      	bne.n	8003002 <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8002f70:	687c      	ldr	r4, [r7, #4]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	441c      	add	r4, r3
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	011b      	lsls	r3, r3, #4
 8002f82:	4423      	add	r3, r4
 8002f84:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002f88:	461c      	mov	r4, r3
 8002f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d10e      	bne.n	8002fae <USB_EPStartXfer+0x346>
 8002f90:	8823      	ldrh	r3, [r4, #0]
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	8023      	strh	r3, [r4, #0]
 8002f9c:	8823      	ldrh	r3, [r4, #0]
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002fa4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	8023      	strh	r3, [r4, #0]
 8002fac:	e0f2      	b.n	8003194 <USB_EPStartXfer+0x52c>
 8002fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fb0:	2b3e      	cmp	r3, #62	; 0x3e
 8002fb2:	d810      	bhi.n	8002fd6 <USB_EPStartXfer+0x36e>
 8002fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fb6:	085b      	lsrs	r3, r3, #1
 8002fb8:	61fb      	str	r3, [r7, #28]
 8002fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d002      	beq.n	8002fca <USB_EPStartXfer+0x362>
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	61fb      	str	r3, [r7, #28]
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	029b      	lsls	r3, r3, #10
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	8023      	strh	r3, [r4, #0]
 8002fd4:	e0de      	b.n	8003194 <USB_EPStartXfer+0x52c>
 8002fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fd8:	095b      	lsrs	r3, r3, #5
 8002fda:	61fb      	str	r3, [r7, #28]
 8002fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fde:	f003 031f 	and.w	r3, r3, #31
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d102      	bne.n	8002fec <USB_EPStartXfer+0x384>
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	3b01      	subs	r3, #1
 8002fea:	61fb      	str	r3, [r7, #28]
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	029b      	lsls	r3, r3, #10
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ff8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	8023      	strh	r3, [r4, #0]
 8003000:	e0c8      	b.n	8003194 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	785b      	ldrb	r3, [r3, #1]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d148      	bne.n	800309c <USB_EPStartXfer+0x434>
 800300a:	687c      	ldr	r4, [r7, #4]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003012:	b29b      	uxth	r3, r3
 8003014:	441c      	add	r4, r3
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	4423      	add	r3, r4
 800301e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003022:	461c      	mov	r4, r3
 8003024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10e      	bne.n	8003048 <USB_EPStartXfer+0x3e0>
 800302a:	8823      	ldrh	r3, [r4, #0]
 800302c:	b29b      	uxth	r3, r3
 800302e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003032:	b29b      	uxth	r3, r3
 8003034:	8023      	strh	r3, [r4, #0]
 8003036:	8823      	ldrh	r3, [r4, #0]
 8003038:	b29b      	uxth	r3, r3
 800303a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800303e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003042:	b29b      	uxth	r3, r3
 8003044:	8023      	strh	r3, [r4, #0]
 8003046:	e03d      	b.n	80030c4 <USB_EPStartXfer+0x45c>
 8003048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800304a:	2b3e      	cmp	r3, #62	; 0x3e
 800304c:	d810      	bhi.n	8003070 <USB_EPStartXfer+0x408>
 800304e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003050:	085b      	lsrs	r3, r3, #1
 8003052:	61bb      	str	r3, [r7, #24]
 8003054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b00      	cmp	r3, #0
 800305c:	d002      	beq.n	8003064 <USB_EPStartXfer+0x3fc>
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	3301      	adds	r3, #1
 8003062:	61bb      	str	r3, [r7, #24]
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	b29b      	uxth	r3, r3
 8003068:	029b      	lsls	r3, r3, #10
 800306a:	b29b      	uxth	r3, r3
 800306c:	8023      	strh	r3, [r4, #0]
 800306e:	e029      	b.n	80030c4 <USB_EPStartXfer+0x45c>
 8003070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003072:	095b      	lsrs	r3, r3, #5
 8003074:	61bb      	str	r3, [r7, #24]
 8003076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003078:	f003 031f 	and.w	r3, r3, #31
 800307c:	2b00      	cmp	r3, #0
 800307e:	d102      	bne.n	8003086 <USB_EPStartXfer+0x41e>
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	3b01      	subs	r3, #1
 8003084:	61bb      	str	r3, [r7, #24]
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	b29b      	uxth	r3, r3
 800308a:	029b      	lsls	r3, r3, #10
 800308c:	b29b      	uxth	r3, r3
 800308e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003092:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003096:	b29b      	uxth	r3, r3
 8003098:	8023      	strh	r3, [r4, #0]
 800309a:	e013      	b.n	80030c4 <USB_EPStartXfer+0x45c>
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	785b      	ldrb	r3, [r3, #1]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d10f      	bne.n	80030c4 <USB_EPStartXfer+0x45c>
 80030a4:	687c      	ldr	r4, [r7, #4]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	441c      	add	r4, r3
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	011b      	lsls	r3, r3, #4
 80030b6:	4423      	add	r3, r4
 80030b8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80030bc:	461c      	mov	r4, r3
 80030be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	8023      	strh	r3, [r4, #0]
 80030c4:	687c      	ldr	r4, [r7, #4]
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	785b      	ldrb	r3, [r3, #1]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d14e      	bne.n	800316c <USB_EPStartXfer+0x504>
 80030ce:	687c      	ldr	r4, [r7, #4]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	441c      	add	r4, r3
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	011b      	lsls	r3, r3, #4
 80030e0:	4423      	add	r3, r4
 80030e2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80030e6:	461c      	mov	r4, r3
 80030e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d10e      	bne.n	800310c <USB_EPStartXfer+0x4a4>
 80030ee:	8823      	ldrh	r3, [r4, #0]
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	8023      	strh	r3, [r4, #0]
 80030fa:	8823      	ldrh	r3, [r4, #0]
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003102:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003106:	b29b      	uxth	r3, r3
 8003108:	8023      	strh	r3, [r4, #0]
 800310a:	e043      	b.n	8003194 <USB_EPStartXfer+0x52c>
 800310c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800310e:	2b3e      	cmp	r3, #62	; 0x3e
 8003110:	d816      	bhi.n	8003140 <USB_EPStartXfer+0x4d8>
 8003112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003114:	085b      	lsrs	r3, r3, #1
 8003116:	617b      	str	r3, [r7, #20]
 8003118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	2b00      	cmp	r3, #0
 8003120:	d002      	beq.n	8003128 <USB_EPStartXfer+0x4c0>
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	3301      	adds	r3, #1
 8003126:	617b      	str	r3, [r7, #20]
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	b29b      	uxth	r3, r3
 800312c:	029b      	lsls	r3, r3, #10
 800312e:	b29b      	uxth	r3, r3
 8003130:	8023      	strh	r3, [r4, #0]
 8003132:	e02f      	b.n	8003194 <USB_EPStartXfer+0x52c>
 8003134:	ffff80c0 	.word	0xffff80c0
 8003138:	ffffc080 	.word	0xffffc080
 800313c:	ffff8080 	.word	0xffff8080
 8003140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003142:	095b      	lsrs	r3, r3, #5
 8003144:	617b      	str	r3, [r7, #20]
 8003146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003148:	f003 031f 	and.w	r3, r3, #31
 800314c:	2b00      	cmp	r3, #0
 800314e:	d102      	bne.n	8003156 <USB_EPStartXfer+0x4ee>
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	3b01      	subs	r3, #1
 8003154:	617b      	str	r3, [r7, #20]
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	b29b      	uxth	r3, r3
 800315a:	029b      	lsls	r3, r3, #10
 800315c:	b29b      	uxth	r3, r3
 800315e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003162:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003166:	b29b      	uxth	r3, r3
 8003168:	8023      	strh	r3, [r4, #0]
 800316a:	e013      	b.n	8003194 <USB_EPStartXfer+0x52c>
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	785b      	ldrb	r3, [r3, #1]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d10f      	bne.n	8003194 <USB_EPStartXfer+0x52c>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800317a:	b29b      	uxth	r3, r3
 800317c:	441c      	add	r4, r3
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	011b      	lsls	r3, r3, #4
 8003184:	4423      	add	r3, r4
 8003186:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800318a:	613b      	str	r3, [r7, #16]
 800318c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800318e:	b29a      	uxth	r2, r3
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003194:	687a      	ldr	r2, [r7, #4]
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	4413      	add	r3, r2
 800319e:	881b      	ldrh	r3, [r3, #0]
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031aa:	b29c      	uxth	r4, r3
 80031ac:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80031b0:	b29c      	uxth	r4, r3
 80031b2:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80031b6:	b29c      	uxth	r4, r3
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	441a      	add	r2, r3
 80031c2:	4b04      	ldr	r3, [pc, #16]	; (80031d4 <USB_EPStartXfer+0x56c>)
 80031c4:	4323      	orrs	r3, r4
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3734      	adds	r7, #52	; 0x34
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd90      	pop	{r4, r7, pc}
 80031d4:	ffff8080 	.word	0xffff8080

080031d8 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80031d8:	b490      	push	{r4, r7}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	785b      	ldrb	r3, [r3, #1]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d018      	beq.n	800321c <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	4413      	add	r3, r2
 80031f4:	881b      	ldrh	r3, [r3, #0]
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003200:	b29c      	uxth	r4, r3
 8003202:	f084 0310 	eor.w	r3, r4, #16
 8003206:	b29c      	uxth	r4, r3
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	441a      	add	r2, r3
 8003212:	4b11      	ldr	r3, [pc, #68]	; (8003258 <USB_EPSetStall+0x80>)
 8003214:	4323      	orrs	r3, r4
 8003216:	b29b      	uxth	r3, r3
 8003218:	8013      	strh	r3, [r2, #0]
 800321a:	e017      	b.n	800324c <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	4413      	add	r3, r2
 8003226:	881b      	ldrh	r3, [r3, #0]
 8003228:	b29b      	uxth	r3, r3
 800322a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800322e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003232:	b29c      	uxth	r4, r3
 8003234:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003238:	b29c      	uxth	r4, r3
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	441a      	add	r2, r3
 8003244:	4b04      	ldr	r3, [pc, #16]	; (8003258 <USB_EPSetStall+0x80>)
 8003246:	4323      	orrs	r3, r4
 8003248:	b29b      	uxth	r3, r3
 800324a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bc90      	pop	{r4, r7}
 8003256:	4770      	bx	lr
 8003258:	ffff8080 	.word	0xffff8080

0800325c <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800325c:	b490      	push	{r4, r7}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	7b1b      	ldrb	r3, [r3, #12]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d17d      	bne.n	800336a <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	785b      	ldrb	r3, [r3, #1]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d03d      	beq.n	80032f2 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	4413      	add	r3, r2
 8003280:	881b      	ldrh	r3, [r3, #0]
 8003282:	b29c      	uxth	r4, r3
 8003284:	4623      	mov	r3, r4
 8003286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800328a:	2b00      	cmp	r3, #0
 800328c:	d014      	beq.n	80032b8 <USB_EPClearStall+0x5c>
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	4413      	add	r3, r2
 8003298:	881b      	ldrh	r3, [r3, #0]
 800329a:	b29b      	uxth	r3, r3
 800329c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032a4:	b29c      	uxth	r4, r3
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	441a      	add	r2, r3
 80032b0:	4b31      	ldr	r3, [pc, #196]	; (8003378 <USB_EPClearStall+0x11c>)
 80032b2:	4323      	orrs	r3, r4
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	78db      	ldrb	r3, [r3, #3]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d054      	beq.n	800336a <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	881b      	ldrh	r3, [r3, #0]
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032d6:	b29c      	uxth	r4, r3
 80032d8:	f084 0320 	eor.w	r3, r4, #32
 80032dc:	b29c      	uxth	r4, r3
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	441a      	add	r2, r3
 80032e8:	4b24      	ldr	r3, [pc, #144]	; (800337c <USB_EPClearStall+0x120>)
 80032ea:	4323      	orrs	r3, r4
 80032ec:	b29b      	uxth	r3, r3
 80032ee:	8013      	strh	r3, [r2, #0]
 80032f0:	e03b      	b.n	800336a <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	4413      	add	r3, r2
 80032fc:	881b      	ldrh	r3, [r3, #0]
 80032fe:	b29c      	uxth	r4, r3
 8003300:	4623      	mov	r3, r4
 8003302:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d014      	beq.n	8003334 <USB_EPClearStall+0xd8>
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	4413      	add	r3, r2
 8003314:	881b      	ldrh	r3, [r3, #0]
 8003316:	b29b      	uxth	r3, r3
 8003318:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800331c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003320:	b29c      	uxth	r4, r3
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	441a      	add	r2, r3
 800332c:	4b14      	ldr	r3, [pc, #80]	; (8003380 <USB_EPClearStall+0x124>)
 800332e:	4323      	orrs	r3, r4
 8003330:	b29b      	uxth	r3, r3
 8003332:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003334:	687a      	ldr	r2, [r7, #4]
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	4413      	add	r3, r2
 800333e:	881b      	ldrh	r3, [r3, #0]
 8003340:	b29b      	uxth	r3, r3
 8003342:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800334a:	b29c      	uxth	r4, r3
 800334c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003350:	b29c      	uxth	r4, r3
 8003352:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8003356:	b29c      	uxth	r4, r3
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	441a      	add	r2, r3
 8003362:	4b06      	ldr	r3, [pc, #24]	; (800337c <USB_EPClearStall+0x120>)
 8003364:	4323      	orrs	r3, r4
 8003366:	b29b      	uxth	r3, r3
 8003368:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bc90      	pop	{r4, r7}
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	ffff80c0 	.word	0xffff80c0
 800337c:	ffff8080 	.word	0xffff8080
 8003380:	ffffc080 	.word	0xffffc080

08003384 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	460b      	mov	r3, r1
 800338e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8003390:	78fb      	ldrb	r3, [r7, #3]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d103      	bne.n	800339e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2280      	movs	r2, #128	; 0x80
 800339a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800339e:	2300      	movs	r3, #0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bc80      	pop	{r7}
 80033a8:	4770      	bx	lr

080033aa <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80033aa:	b480      	push	{r7}
 80033ac:	b083      	sub	sp, #12
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bc80      	pop	{r7}
 80033bc:	4770      	bx	lr

080033be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80033be:	b480      	push	{r7}
 80033c0:	b083      	sub	sp, #12
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bc80      	pop	{r7}
 80033d0:	4770      	bx	lr

080033d2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80033d2:	b480      	push	{r7}
 80033d4:	b085      	sub	sp, #20
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80033e4:	68fb      	ldr	r3, [r7, #12]
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3714      	adds	r7, #20
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bc80      	pop	{r7}
 80033ee:	4770      	bx	lr

080033f0 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80033fa:	2300      	movs	r3, #0
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	bc80      	pop	{r7}
 8003404:	4770      	bx	lr

08003406 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8003406:	b480      	push	{r7}
 8003408:	b08d      	sub	sp, #52	; 0x34
 800340a:	af00      	add	r7, sp, #0
 800340c:	60f8      	str	r0, [r7, #12]
 800340e:	60b9      	str	r1, [r7, #8]
 8003410:	4611      	mov	r1, r2
 8003412:	461a      	mov	r2, r3
 8003414:	460b      	mov	r3, r1
 8003416:	80fb      	strh	r3, [r7, #6]
 8003418:	4613      	mov	r3, r2
 800341a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800341c:	88bb      	ldrh	r3, [r7, #4]
 800341e:	3301      	adds	r3, #1
 8003420:	085b      	lsrs	r3, r3, #1
 8003422:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800342c:	88fb      	ldrh	r3, [r7, #6]
 800342e:	005a      	lsls	r2, r3, #1
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	4413      	add	r3, r2
 8003434:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003438:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800343a:	6a3b      	ldr	r3, [r7, #32]
 800343c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800343e:	e01e      	b.n	800347e <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8003440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8003446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003448:	3301      	adds	r3, #1
 800344a:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800344c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	b29b      	uxth	r3, r3
 8003452:	021b      	lsls	r3, r3, #8
 8003454:	b29b      	uxth	r3, r3
 8003456:	461a      	mov	r2, r3
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	4313      	orrs	r3, r2
 800345c:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	b29a      	uxth	r2, r3
 8003462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003464:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8003466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003468:	3302      	adds	r3, #2
 800346a:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800346c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800346e:	3302      	adds	r3, #2
 8003470:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8003472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003474:	3301      	adds	r3, #1
 8003476:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8003478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800347a:	3b01      	subs	r3, #1
 800347c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800347e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1dd      	bne.n	8003440 <USB_WritePMA+0x3a>
  }
}
 8003484:	bf00      	nop
 8003486:	3734      	adds	r7, #52	; 0x34
 8003488:	46bd      	mov	sp, r7
 800348a:	bc80      	pop	{r7}
 800348c:	4770      	bx	lr

0800348e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800348e:	b480      	push	{r7}
 8003490:	b08b      	sub	sp, #44	; 0x2c
 8003492:	af00      	add	r7, sp, #0
 8003494:	60f8      	str	r0, [r7, #12]
 8003496:	60b9      	str	r1, [r7, #8]
 8003498:	4611      	mov	r1, r2
 800349a:	461a      	mov	r2, r3
 800349c:	460b      	mov	r3, r1
 800349e:	80fb      	strh	r3, [r7, #6]
 80034a0:	4613      	mov	r3, r2
 80034a2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80034a4:	88bb      	ldrh	r3, [r7, #4]
 80034a6:	085b      	lsrs	r3, r3, #1
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80034b4:	88fb      	ldrh	r3, [r7, #6]
 80034b6:	005a      	lsls	r2, r3, #1
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	4413      	add	r3, r2
 80034bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034c0:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	627b      	str	r3, [r7, #36]	; 0x24
 80034c6:	e01b      	b.n	8003500 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80034c8:	6a3b      	ldr	r3, [r7, #32]
 80034ca:	881b      	ldrh	r3, [r3, #0]
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80034d0:	6a3b      	ldr	r3, [r7, #32]
 80034d2:	3302      	adds	r3, #2
 80034d4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	b2da      	uxtb	r2, r3
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	3301      	adds	r3, #1
 80034e2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	0a1b      	lsrs	r3, r3, #8
 80034e8:	b2da      	uxtb	r2, r3
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	3301      	adds	r3, #1
 80034f2:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80034f4:	6a3b      	ldr	r3, [r7, #32]
 80034f6:	3302      	adds	r3, #2
 80034f8:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 80034fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fc:	3b01      	subs	r3, #1
 80034fe:	627b      	str	r3, [r7, #36]	; 0x24
 8003500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003502:	2b00      	cmp	r3, #0
 8003504:	d1e0      	bne.n	80034c8 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8003506:	88bb      	ldrh	r3, [r7, #4]
 8003508:	f003 0301 	and.w	r3, r3, #1
 800350c:	b29b      	uxth	r3, r3
 800350e:	2b00      	cmp	r3, #0
 8003510:	d007      	beq.n	8003522 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8003512:	6a3b      	ldr	r3, [r7, #32]
 8003514:	881b      	ldrh	r3, [r3, #0]
 8003516:	b29b      	uxth	r3, r3
 8003518:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	b2da      	uxtb	r2, r3
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	701a      	strb	r2, [r3, #0]
  }
}
 8003522:	bf00      	nop
 8003524:	372c      	adds	r7, #44	; 0x2c
 8003526:	46bd      	mov	sp, r7
 8003528:	bc80      	pop	{r7}
 800352a:	4770      	bx	lr

0800352c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	460b      	mov	r3, r1
 8003536:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8003538:	2300      	movs	r3, #0
 800353a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	7c1b      	ldrb	r3, [r3, #16]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d115      	bne.n	8003570 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8003544:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003548:	2202      	movs	r2, #2
 800354a:	2181      	movs	r1, #129	; 0x81
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f001 fe6c 	bl	800522a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2201      	movs	r2, #1
 8003556:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8003558:	f44f 7300 	mov.w	r3, #512	; 0x200
 800355c:	2202      	movs	r2, #2
 800355e:	2101      	movs	r1, #1
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f001 fe62 	bl	800522a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2201      	movs	r2, #1
 800356a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800356e:	e012      	b.n	8003596 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8003570:	2340      	movs	r3, #64	; 0x40
 8003572:	2202      	movs	r2, #2
 8003574:	2181      	movs	r1, #129	; 0x81
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f001 fe57 	bl	800522a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8003582:	2340      	movs	r3, #64	; 0x40
 8003584:	2202      	movs	r2, #2
 8003586:	2101      	movs	r1, #1
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f001 fe4e 	bl	800522a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2201      	movs	r2, #1
 8003592:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8003596:	2308      	movs	r3, #8
 8003598:	2203      	movs	r2, #3
 800359a:	2182      	movs	r1, #130	; 0x82
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f001 fe44 	bl	800522a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2201      	movs	r2, #1
 80035a6:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80035a8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80035ac:	f001 ff5e 	bl	800546c <USBD_static_malloc>
 80035b0:	4602      	mov	r2, r0
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d102      	bne.n	80035c8 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80035c2:	2301      	movs	r3, #1
 80035c4:	73fb      	strb	r3, [r7, #15]
 80035c6:	e026      	b.n	8003616 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80035ce:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	2200      	movs	r2, #0
 80035de:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	7c1b      	ldrb	r3, [r3, #16]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d109      	bne.n	8003606 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80035f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80035fc:	2101      	movs	r1, #1
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f001 fefd 	bl	80053fe <USBD_LL_PrepareReceive>
 8003604:	e007      	b.n	8003616 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800360c:	2340      	movs	r3, #64	; 0x40
 800360e:	2101      	movs	r1, #1
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f001 fef4 	bl	80053fe <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8003616:	7bfb      	ldrb	r3, [r7, #15]
}
 8003618:	4618      	mov	r0, r3
 800361a:	3710      	adds	r7, #16
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	460b      	mov	r3, r1
 800362a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800362c:	2300      	movs	r3, #0
 800362e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8003630:	2181      	movs	r1, #129	; 0x81
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f001 fe1f 	bl	8005276 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800363e:	2101      	movs	r1, #1
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f001 fe18 	bl	8005276 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800364e:	2182      	movs	r1, #130	; 0x82
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f001 fe10 	bl	8005276 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00e      	beq.n	8003684 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8003676:	4618      	mov	r0, r3
 8003678:	f001 ff04 	bl	8005484 <USBD_static_free>
    pdev->pClassData = NULL;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8003684:	7bfb      	ldrb	r3, [r7, #15]
}
 8003686:	4618      	mov	r0, r3
 8003688:	3710      	adds	r7, #16
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b086      	sub	sp, #24
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
 8003696:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800369e:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80036a0:	2300      	movs	r3, #0
 80036a2:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80036a4:	2300      	movs	r3, #0
 80036a6:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80036a8:	2300      	movs	r3, #0
 80036aa:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d039      	beq.n	800372c <USBD_CDC_Setup+0x9e>
 80036b8:	2b20      	cmp	r3, #32
 80036ba:	d17c      	bne.n	80037b6 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	88db      	ldrh	r3, [r3, #6]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d029      	beq.n	8003718 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	b25b      	sxtb	r3, r3
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	da11      	bge.n	80036f2 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	683a      	ldr	r2, [r7, #0]
 80036d8:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80036da:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	88d2      	ldrh	r2, [r2, #6]
 80036e0:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80036e2:	6939      	ldr	r1, [r7, #16]
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	88db      	ldrh	r3, [r3, #6]
 80036e8:	461a      	mov	r2, r3
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f001 f9f6 	bl	8004adc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80036f0:	e068      	b.n	80037c4 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	785a      	ldrb	r2, [r3, #1]
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	88db      	ldrh	r3, [r3, #6]
 8003700:	b2da      	uxtb	r2, r3
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8003708:	6939      	ldr	r1, [r7, #16]
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	88db      	ldrh	r3, [r3, #6]
 800370e:	461a      	mov	r2, r3
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f001 fa11 	bl	8004b38 <USBD_CtlPrepareRx>
      break;
 8003716:	e055      	b.n	80037c4 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	683a      	ldr	r2, [r7, #0]
 8003722:	7850      	ldrb	r0, [r2, #1]
 8003724:	2200      	movs	r2, #0
 8003726:	6839      	ldr	r1, [r7, #0]
 8003728:	4798      	blx	r3
      break;
 800372a:	e04b      	b.n	80037c4 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	785b      	ldrb	r3, [r3, #1]
 8003730:	2b0a      	cmp	r3, #10
 8003732:	d017      	beq.n	8003764 <USBD_CDC_Setup+0xd6>
 8003734:	2b0b      	cmp	r3, #11
 8003736:	d029      	beq.n	800378c <USBD_CDC_Setup+0xfe>
 8003738:	2b00      	cmp	r3, #0
 800373a:	d133      	bne.n	80037a4 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8003742:	2b03      	cmp	r3, #3
 8003744:	d107      	bne.n	8003756 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8003746:	f107 030c 	add.w	r3, r7, #12
 800374a:	2202      	movs	r2, #2
 800374c:	4619      	mov	r1, r3
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f001 f9c4 	bl	8004adc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8003754:	e02e      	b.n	80037b4 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8003756:	6839      	ldr	r1, [r7, #0]
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f001 f955 	bl	8004a08 <USBD_CtlError>
            ret = USBD_FAIL;
 800375e:	2302      	movs	r3, #2
 8003760:	75fb      	strb	r3, [r7, #23]
          break;
 8003762:	e027      	b.n	80037b4 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800376a:	2b03      	cmp	r3, #3
 800376c:	d107      	bne.n	800377e <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800376e:	f107 030f 	add.w	r3, r7, #15
 8003772:	2201      	movs	r2, #1
 8003774:	4619      	mov	r1, r3
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f001 f9b0 	bl	8004adc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800377c:	e01a      	b.n	80037b4 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800377e:	6839      	ldr	r1, [r7, #0]
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f001 f941 	bl	8004a08 <USBD_CtlError>
            ret = USBD_FAIL;
 8003786:	2302      	movs	r3, #2
 8003788:	75fb      	strb	r3, [r7, #23]
          break;
 800378a:	e013      	b.n	80037b4 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8003792:	2b03      	cmp	r3, #3
 8003794:	d00d      	beq.n	80037b2 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8003796:	6839      	ldr	r1, [r7, #0]
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f001 f935 	bl	8004a08 <USBD_CtlError>
            ret = USBD_FAIL;
 800379e:	2302      	movs	r3, #2
 80037a0:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80037a2:	e006      	b.n	80037b2 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 80037a4:	6839      	ldr	r1, [r7, #0]
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f001 f92e 	bl	8004a08 <USBD_CtlError>
          ret = USBD_FAIL;
 80037ac:	2302      	movs	r3, #2
 80037ae:	75fb      	strb	r3, [r7, #23]
          break;
 80037b0:	e000      	b.n	80037b4 <USBD_CDC_Setup+0x126>
          break;
 80037b2:	bf00      	nop
      }
      break;
 80037b4:	e006      	b.n	80037c4 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 80037b6:	6839      	ldr	r1, [r7, #0]
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f001 f925 	bl	8004a08 <USBD_CtlError>
      ret = USBD_FAIL;
 80037be:	2302      	movs	r3, #2
 80037c0:	75fb      	strb	r3, [r7, #23]
      break;
 80037c2:	bf00      	nop
  }

  return ret;
 80037c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3718      	adds	r7, #24
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}

080037ce <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80037ce:	b580      	push	{r7, lr}
 80037d0:	b084      	sub	sp, #16
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
 80037d6:	460b      	mov	r3, r1
 80037d8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80037e0:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80037e8:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d037      	beq.n	8003864 <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80037f4:	78fa      	ldrb	r2, [r7, #3]
 80037f6:	6879      	ldr	r1, [r7, #4]
 80037f8:	4613      	mov	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	4413      	add	r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	440b      	add	r3, r1
 8003802:	331c      	adds	r3, #28
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d026      	beq.n	8003858 <USBD_CDC_DataIn+0x8a>
 800380a:	78fa      	ldrb	r2, [r7, #3]
 800380c:	6879      	ldr	r1, [r7, #4]
 800380e:	4613      	mov	r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	4413      	add	r3, r2
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	440b      	add	r3, r1
 8003818:	331c      	adds	r3, #28
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	78fa      	ldrb	r2, [r7, #3]
 800381e:	68b9      	ldr	r1, [r7, #8]
 8003820:	0152      	lsls	r2, r2, #5
 8003822:	440a      	add	r2, r1
 8003824:	3238      	adds	r2, #56	; 0x38
 8003826:	6812      	ldr	r2, [r2, #0]
 8003828:	fbb3 f1f2 	udiv	r1, r3, r2
 800382c:	fb02 f201 	mul.w	r2, r2, r1
 8003830:	1a9b      	subs	r3, r3, r2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d110      	bne.n	8003858 <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8003836:	78fa      	ldrb	r2, [r7, #3]
 8003838:	6879      	ldr	r1, [r7, #4]
 800383a:	4613      	mov	r3, r2
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	4413      	add	r3, r2
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	440b      	add	r3, r1
 8003844:	331c      	adds	r3, #28
 8003846:	2200      	movs	r2, #0
 8003848:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800384a:	78f9      	ldrb	r1, [r7, #3]
 800384c:	2300      	movs	r3, #0
 800384e:	2200      	movs	r2, #0
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f001 fdb1 	bl	80053b8 <USBD_LL_Transmit>
 8003856:	e003      	b.n	8003860 <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8003860:	2300      	movs	r3, #0
 8003862:	e000      	b.n	8003866 <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 8003864:	2302      	movs	r3, #2
  }
}
 8003866:	4618      	mov	r0, r3
 8003868:	3710      	adds	r7, #16
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}

0800386e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800386e:	b580      	push	{r7, lr}
 8003870:	b084      	sub	sp, #16
 8003872:	af00      	add	r7, sp, #0
 8003874:	6078      	str	r0, [r7, #4]
 8003876:	460b      	mov	r3, r1
 8003878:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8003880:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8003882:	78fb      	ldrb	r3, [r7, #3]
 8003884:	4619      	mov	r1, r3
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f001 fddc 	bl	8005444 <USBD_LL_GetRxDataSize>
 800388c:	4602      	mov	r2, r0
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00d      	beq.n	80038ba <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80038ac:	68fa      	ldr	r2, [r7, #12]
 80038ae:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80038b2:	4611      	mov	r1, r2
 80038b4:	4798      	blx	r3

    return USBD_OK;
 80038b6:	2300      	movs	r3, #0
 80038b8:	e000      	b.n	80038bc <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80038ba:	2302      	movs	r3, #2
  }
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80038d2:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d015      	beq.n	800390a <USBD_CDC_EP0_RxReady+0x46>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80038e4:	2bff      	cmp	r3, #255	; 0xff
 80038e6:	d010      	beq.n	800390a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	68fa      	ldr	r2, [r7, #12]
 80038f2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80038f6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80038f8:	68fa      	ldr	r2, [r7, #12]
 80038fa:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80038fe:	b292      	uxth	r2, r2
 8003900:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	22ff      	movs	r2, #255	; 0xff
 8003906:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800390a:	2300      	movs	r3, #0
}
 800390c:	4618      	mov	r0, r3
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2243      	movs	r2, #67	; 0x43
 8003920:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8003922:	4b03      	ldr	r3, [pc, #12]	; (8003930 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8003924:	4618      	mov	r0, r3
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	bc80      	pop	{r7}
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	20000094 	.word	0x20000094

08003934 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2243      	movs	r2, #67	; 0x43
 8003940:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8003942:	4b03      	ldr	r3, [pc, #12]	; (8003950 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8003944:	4618      	mov	r0, r3
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	bc80      	pop	{r7}
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	20000050 	.word	0x20000050

08003954 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2243      	movs	r2, #67	; 0x43
 8003960:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8003962:	4b03      	ldr	r3, [pc, #12]	; (8003970 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8003964:	4618      	mov	r0, r3
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	bc80      	pop	{r7}
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	200000d8 	.word	0x200000d8

08003974 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	220a      	movs	r2, #10
 8003980:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8003982:	4b03      	ldr	r3, [pc, #12]	; (8003990 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8003984:	4618      	mov	r0, r3
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	bc80      	pop	{r7}
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	2000000c 	.word	0x2000000c

08003994 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800399e:	2302      	movs	r3, #2
 80039a0:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	683a      	ldr	r2, [r7, #0]
 80039ac:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80039b0:	2300      	movs	r3, #0
 80039b2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80039b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3714      	adds	r7, #20
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bc80      	pop	{r7}
 80039be:	4770      	bx	lr

080039c0 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b087      	sub	sp, #28
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	60b9      	str	r1, [r7, #8]
 80039ca:	4613      	mov	r3, r2
 80039cc:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80039d4:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	68ba      	ldr	r2, [r7, #8]
 80039da:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80039de:	88fa      	ldrh	r2, [r7, #6]
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 80039e6:	2300      	movs	r3, #0
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	371c      	adds	r7, #28
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bc80      	pop	{r7}
 80039f0:	4770      	bx	lr

080039f2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80039f2:	b480      	push	{r7}
 80039f4:	b085      	sub	sp, #20
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	6078      	str	r0, [r7, #4]
 80039fa:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8003a02:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	683a      	ldr	r2, [r7, #0]
 8003a08:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3714      	adds	r7, #20
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bc80      	pop	{r7}
 8003a16:	4770      	bx	lr

08003a18 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8003a26:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d01c      	beq.n	8003a6c <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d115      	bne.n	8003a68 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8003a5a:	b29b      	uxth	r3, r3
 8003a5c:	2181      	movs	r1, #129	; 0x81
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f001 fcaa 	bl	80053b8 <USBD_LL_Transmit>

      return USBD_OK;
 8003a64:	2300      	movs	r3, #0
 8003a66:	e002      	b.n	8003a6e <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e000      	b.n	8003a6e <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8003a6c:	2302      	movs	r3, #2
  }
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b084      	sub	sp, #16
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8003a84:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d017      	beq.n	8003ac0 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	7c1b      	ldrb	r3, [r3, #16]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d109      	bne.n	8003aac <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003a9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003aa2:	2101      	movs	r1, #1
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f001 fcaa 	bl	80053fe <USBD_LL_PrepareReceive>
 8003aaa:	e007      	b.n	8003abc <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003ab2:	2340      	movs	r3, #64	; 0x40
 8003ab4:	2101      	movs	r1, #1
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f001 fca1 	bl	80053fe <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8003abc:	2300      	movs	r3, #0
 8003abe:	e000      	b.n	8003ac2 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8003ac0:	2302      	movs	r3, #2
  }
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b084      	sub	sp, #16
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	60f8      	str	r0, [r7, #12]
 8003ad2:	60b9      	str	r1, [r7, #8]
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d101      	bne.n	8003ae2 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8003ade:	2302      	movs	r3, #2
 8003ae0:	e01a      	b.n	8003b18 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d003      	beq.n	8003af4 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d003      	beq.n	8003b02 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	68ba      	ldr	r2, [r7, #8]
 8003afe:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2201      	movs	r2, #1
 8003b06:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	79fa      	ldrb	r2, [r7, #7]
 8003b0e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f001 fb15 	bl	8005140 <USBD_LL_Init>

  return USBD_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3710      	adds	r7, #16
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b085      	sub	sp, #20
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d006      	beq.n	8003b42 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	73fb      	strb	r3, [r7, #15]
 8003b40:	e001      	b.n	8003b46 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8003b42:	2302      	movs	r3, #2
 8003b44:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3714      	adds	r7, #20
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bc80      	pop	{r7}
 8003b50:	4770      	bx	lr

08003b52 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b082      	sub	sp, #8
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f001 fb4a 	bl	80051f4 <USBD_LL_Start>

  return USBD_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8003b6a:	b480      	push	{r7}
 8003b6c:	b083      	sub	sp, #12
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bc80      	pop	{r7}
 8003b7c:	4770      	bx	lr

08003b7e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b084      	sub	sp, #16
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	6078      	str	r0, [r7, #4]
 8003b86:	460b      	mov	r3, r1
 8003b88:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00c      	beq.n	8003bb2 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	78fa      	ldrb	r2, [r7, #3]
 8003ba2:	4611      	mov	r1, r2
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	4798      	blx	r3
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d101      	bne.n	8003bb2 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8003bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3710      	adds	r7, #16
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	460b      	mov	r3, r1
 8003bc6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	78fa      	ldrb	r2, [r7, #3]
 8003bd2:	4611      	mov	r1, r2
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	4798      	blx	r3

  return USBD_OK;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b082      	sub	sp, #8
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
 8003bea:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8003bf2:	6839      	ldr	r1, [r7, #0]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f000 fecb 	bl	8004990 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8003c08:	461a      	mov	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003c16:	f003 031f 	and.w	r3, r3, #31
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d00c      	beq.n	8003c38 <USBD_LL_SetupStage+0x56>
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d302      	bcc.n	8003c28 <USBD_LL_SetupStage+0x46>
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d010      	beq.n	8003c48 <USBD_LL_SetupStage+0x66>
 8003c26:	e017      	b.n	8003c58 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8003c2e:	4619      	mov	r1, r3
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 f9cb 	bl	8003fcc <USBD_StdDevReq>
      break;
 8003c36:	e01a      	b.n	8003c6e <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8003c3e:	4619      	mov	r1, r3
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f000 fa2d 	bl	80040a0 <USBD_StdItfReq>
      break;
 8003c46:	e012      	b.n	8003c6e <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8003c4e:	4619      	mov	r1, r3
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f000 fa6b 	bl	800412c <USBD_StdEPReq>
      break;
 8003c56:	e00a      	b.n	8003c6e <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003c5e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	4619      	mov	r1, r3
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f001 fb24 	bl	80052b4 <USBD_LL_StallEP>
      break;
 8003c6c:	bf00      	nop
  }

  return USBD_OK;
 8003c6e:	2300      	movs	r3, #0
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3708      	adds	r7, #8
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b086      	sub	sp, #24
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	460b      	mov	r3, r1
 8003c82:	607a      	str	r2, [r7, #4]
 8003c84:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8003c86:	7afb      	ldrb	r3, [r7, #11]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d14b      	bne.n	8003d24 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8003c92:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8003c9a:	2b03      	cmp	r3, #3
 8003c9c:	d134      	bne.n	8003d08 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	68da      	ldr	r2, [r3, #12]
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d919      	bls.n	8003cde <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	68da      	ldr	r2, [r3, #12]
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	691b      	ldr	r3, [r3, #16]
 8003cb2:	1ad2      	subs	r2, r2, r3
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	68da      	ldr	r2, [r3, #12]
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d203      	bcs.n	8003ccc <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	e002      	b.n	8003cd2 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	6879      	ldr	r1, [r7, #4]
 8003cd6:	68f8      	ldr	r0, [r7, #12]
 8003cd8:	f000 ff4c 	bl	8004b74 <USBD_CtlContinueRx>
 8003cdc:	e038      	b.n	8003d50 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d00a      	beq.n	8003d00 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8003cf0:	2b03      	cmp	r3, #3
 8003cf2:	d105      	bne.n	8003d00 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003cfa:	691b      	ldr	r3, [r3, #16]
 8003cfc:	68f8      	ldr	r0, [r7, #12]
 8003cfe:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f000 ff49 	bl	8004b98 <USBD_CtlSendStatus>
 8003d06:	e023      	b.n	8003d50 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8003d0e:	2b05      	cmp	r3, #5
 8003d10:	d11e      	bne.n	8003d50 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8003d1a:	2100      	movs	r1, #0
 8003d1c:	68f8      	ldr	r0, [r7, #12]
 8003d1e:	f001 fac9 	bl	80052b4 <USBD_LL_StallEP>
 8003d22:	e015      	b.n	8003d50 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003d2a:	699b      	ldr	r3, [r3, #24]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d00d      	beq.n	8003d4c <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8003d36:	2b03      	cmp	r3, #3
 8003d38:	d108      	bne.n	8003d4c <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	7afa      	ldrb	r2, [r7, #11]
 8003d44:	4611      	mov	r1, r2
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	4798      	blx	r3
 8003d4a:	e001      	b.n	8003d50 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	e000      	b.n	8003d52 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3718      	adds	r7, #24
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8003d5a:	b580      	push	{r7, lr}
 8003d5c:	b086      	sub	sp, #24
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	60f8      	str	r0, [r7, #12]
 8003d62:	460b      	mov	r3, r1
 8003d64:	607a      	str	r2, [r7, #4]
 8003d66:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8003d68:	7afb      	ldrb	r3, [r7, #11]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d17f      	bne.n	8003e6e <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	3314      	adds	r3, #20
 8003d72:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d15c      	bne.n	8003e38 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	68da      	ldr	r2, [r3, #12]
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	691b      	ldr	r3, [r3, #16]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d915      	bls.n	8003db6 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	68da      	ldr	r2, [r3, #12]
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	1ad2      	subs	r2, r2, r3
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	461a      	mov	r2, r3
 8003da0:	6879      	ldr	r1, [r7, #4]
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f000 feb6 	bl	8004b14 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8003da8:	2300      	movs	r3, #0
 8003daa:	2200      	movs	r2, #0
 8003dac:	2100      	movs	r1, #0
 8003dae:	68f8      	ldr	r0, [r7, #12]
 8003db0:	f001 fb25 	bl	80053fe <USBD_LL_PrepareReceive>
 8003db4:	e04e      	b.n	8003e54 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	697a      	ldr	r2, [r7, #20]
 8003dbc:	6912      	ldr	r2, [r2, #16]
 8003dbe:	fbb3 f1f2 	udiv	r1, r3, r2
 8003dc2:	fb02 f201 	mul.w	r2, r2, r1
 8003dc6:	1a9b      	subs	r3, r3, r2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d11c      	bne.n	8003e06 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d316      	bcc.n	8003e06 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d20f      	bcs.n	8003e06 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8003de6:	2200      	movs	r2, #0
 8003de8:	2100      	movs	r1, #0
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 fe92 	bl	8004b14 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8003df8:	2300      	movs	r3, #0
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f001 fafd 	bl	80053fe <USBD_LL_PrepareReceive>
 8003e04:	e026      	b.n	8003e54 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d00a      	beq.n	8003e28 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8003e18:	2b03      	cmp	r3, #3
 8003e1a:	d105      	bne.n	8003e28 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	68f8      	ldr	r0, [r7, #12]
 8003e26:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8003e28:	2180      	movs	r1, #128	; 0x80
 8003e2a:	68f8      	ldr	r0, [r7, #12]
 8003e2c:	f001 fa42 	bl	80052b4 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8003e30:	68f8      	ldr	r0, [r7, #12]
 8003e32:	f000 fec4 	bl	8004bbe <USBD_CtlReceiveStatus>
 8003e36:	e00d      	b.n	8003e54 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8003e3e:	2b04      	cmp	r3, #4
 8003e40:	d004      	beq.n	8003e4c <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d103      	bne.n	8003e54 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8003e4c:	2180      	movs	r1, #128	; 0x80
 8003e4e:	68f8      	ldr	r0, [r7, #12]
 8003e50:	f001 fa30 	bl	80052b4 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d11d      	bne.n	8003e9a <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8003e5e:	68f8      	ldr	r0, [r7, #12]
 8003e60:	f7ff fe83 	bl	8003b6a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8003e6c:	e015      	b.n	8003e9a <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d00d      	beq.n	8003e96 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8003e80:	2b03      	cmp	r3, #3
 8003e82:	d108      	bne.n	8003e96 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003e8a:	695b      	ldr	r3, [r3, #20]
 8003e8c:	7afa      	ldrb	r2, [r7, #11]
 8003e8e:	4611      	mov	r1, r2
 8003e90:	68f8      	ldr	r0, [r7, #12]
 8003e92:	4798      	blx	r3
 8003e94:	e001      	b.n	8003e9a <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8003e96:	2302      	movs	r3, #2
 8003e98:	e000      	b.n	8003e9c <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3718      	adds	r7, #24
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8003eac:	2340      	movs	r3, #64	; 0x40
 8003eae:	2200      	movs	r2, #0
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f001 f9b9 	bl	800522a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2240      	movs	r2, #64	; 0x40
 8003ec4:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8003ec8:	2340      	movs	r3, #64	; 0x40
 8003eca:	2200      	movs	r2, #0
 8003ecc:	2180      	movs	r1, #128	; 0x80
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f001 f9ab 	bl	800522a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2240      	movs	r2, #64	; 0x40
 8003ede:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d009      	beq.n	8003f1c <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	6852      	ldr	r2, [r2, #4]
 8003f14:	b2d2      	uxtb	r2, r2
 8003f16:	4611      	mov	r1, r2
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	4798      	blx	r3
  }

  return USBD_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8003f26:	b480      	push	{r7}
 8003f28:	b083      	sub	sp, #12
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
 8003f2e:	460b      	mov	r3, r1
 8003f30:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	78fa      	ldrb	r2, [r7, #3]
 8003f36:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	370c      	adds	r7, #12
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bc80      	pop	{r7}
 8003f42:	4770      	bx	lr

08003f44 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2204      	movs	r2, #4
 8003f5c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	370c      	adds	r7, #12
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bc80      	pop	{r7}
 8003f6a:	4770      	bx	lr

08003f6c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d105      	bne.n	8003f8a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bc80      	pop	{r7}
 8003f94:	4770      	bx	lr

08003f96 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b082      	sub	sp, #8
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8003fa4:	2b03      	cmp	r3, #3
 8003fa6:	d10b      	bne.n	8003fc0 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003fae:	69db      	ldr	r3, [r3, #28]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d005      	beq.n	8003fc0 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003fba:	69db      	ldr	r3, [r3, #28]
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3708      	adds	r7, #8
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
	...

08003fcc <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8003fe2:	2b20      	cmp	r3, #32
 8003fe4:	d004      	beq.n	8003ff0 <USBD_StdDevReq+0x24>
 8003fe6:	2b40      	cmp	r3, #64	; 0x40
 8003fe8:	d002      	beq.n	8003ff0 <USBD_StdDevReq+0x24>
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d008      	beq.n	8004000 <USBD_StdDevReq+0x34>
 8003fee:	e04c      	b.n	800408a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	6839      	ldr	r1, [r7, #0]
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	4798      	blx	r3
      break;
 8003ffe:	e049      	b.n	8004094 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	785b      	ldrb	r3, [r3, #1]
 8004004:	2b09      	cmp	r3, #9
 8004006:	d83a      	bhi.n	800407e <USBD_StdDevReq+0xb2>
 8004008:	a201      	add	r2, pc, #4	; (adr r2, 8004010 <USBD_StdDevReq+0x44>)
 800400a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800400e:	bf00      	nop
 8004010:	08004061 	.word	0x08004061
 8004014:	08004075 	.word	0x08004075
 8004018:	0800407f 	.word	0x0800407f
 800401c:	0800406b 	.word	0x0800406b
 8004020:	0800407f 	.word	0x0800407f
 8004024:	08004043 	.word	0x08004043
 8004028:	08004039 	.word	0x08004039
 800402c:	0800407f 	.word	0x0800407f
 8004030:	08004057 	.word	0x08004057
 8004034:	0800404d 	.word	0x0800404d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8004038:	6839      	ldr	r1, [r7, #0]
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 f9d4 	bl	80043e8 <USBD_GetDescriptor>
          break;
 8004040:	e022      	b.n	8004088 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8004042:	6839      	ldr	r1, [r7, #0]
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f000 fb37 	bl	80046b8 <USBD_SetAddress>
          break;
 800404a:	e01d      	b.n	8004088 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800404c:	6839      	ldr	r1, [r7, #0]
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f000 fb74 	bl	800473c <USBD_SetConfig>
          break;
 8004054:	e018      	b.n	8004088 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8004056:	6839      	ldr	r1, [r7, #0]
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f000 fbfd 	bl	8004858 <USBD_GetConfig>
          break;
 800405e:	e013      	b.n	8004088 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8004060:	6839      	ldr	r1, [r7, #0]
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 fc2c 	bl	80048c0 <USBD_GetStatus>
          break;
 8004068:	e00e      	b.n	8004088 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800406a:	6839      	ldr	r1, [r7, #0]
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f000 fc5a 	bl	8004926 <USBD_SetFeature>
          break;
 8004072:	e009      	b.n	8004088 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8004074:	6839      	ldr	r1, [r7, #0]
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 fc69 	bl	800494e <USBD_ClrFeature>
          break;
 800407c:	e004      	b.n	8004088 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800407e:	6839      	ldr	r1, [r7, #0]
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 fcc1 	bl	8004a08 <USBD_CtlError>
          break;
 8004086:	bf00      	nop
      }
      break;
 8004088:	e004      	b.n	8004094 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800408a:	6839      	ldr	r1, [r7, #0]
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f000 fcbb 	bl	8004a08 <USBD_CtlError>
      break;
 8004092:	bf00      	nop
  }

  return ret;
 8004094:	7bfb      	ldrb	r3, [r7, #15]
}
 8004096:	4618      	mov	r0, r3
 8004098:	3710      	adds	r7, #16
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop

080040a0 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80040aa:	2300      	movs	r3, #0
 80040ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80040b6:	2b20      	cmp	r3, #32
 80040b8:	d003      	beq.n	80040c2 <USBD_StdItfReq+0x22>
 80040ba:	2b40      	cmp	r3, #64	; 0x40
 80040bc:	d001      	beq.n	80040c2 <USBD_StdItfReq+0x22>
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d12a      	bne.n	8004118 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80040c8:	3b01      	subs	r3, #1
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d81d      	bhi.n	800410a <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	889b      	ldrh	r3, [r3, #4]
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d813      	bhi.n	8004100 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	6839      	ldr	r1, [r7, #0]
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	4798      	blx	r3
 80040e6:	4603      	mov	r3, r0
 80040e8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	88db      	ldrh	r3, [r3, #6]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d110      	bne.n	8004114 <USBD_StdItfReq+0x74>
 80040f2:	7bfb      	ldrb	r3, [r7, #15]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d10d      	bne.n	8004114 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f000 fd4d 	bl	8004b98 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80040fe:	e009      	b.n	8004114 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8004100:	6839      	ldr	r1, [r7, #0]
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 fc80 	bl	8004a08 <USBD_CtlError>
          break;
 8004108:	e004      	b.n	8004114 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800410a:	6839      	ldr	r1, [r7, #0]
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 fc7b 	bl	8004a08 <USBD_CtlError>
          break;
 8004112:	e000      	b.n	8004116 <USBD_StdItfReq+0x76>
          break;
 8004114:	bf00      	nop
      }
      break;
 8004116:	e004      	b.n	8004122 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8004118:	6839      	ldr	r1, [r7, #0]
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 fc74 	bl	8004a08 <USBD_CtlError>
      break;
 8004120:	bf00      	nop
  }

  return USBD_OK;
 8004122:	2300      	movs	r3, #0
}
 8004124:	4618      	mov	r0, r3
 8004126:	3710      	adds	r7, #16
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8004136:	2300      	movs	r3, #0
 8004138:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	889b      	ldrh	r3, [r3, #4]
 800413e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004148:	2b20      	cmp	r3, #32
 800414a:	d004      	beq.n	8004156 <USBD_StdEPReq+0x2a>
 800414c:	2b40      	cmp	r3, #64	; 0x40
 800414e:	d002      	beq.n	8004156 <USBD_StdEPReq+0x2a>
 8004150:	2b00      	cmp	r3, #0
 8004152:	d008      	beq.n	8004166 <USBD_StdEPReq+0x3a>
 8004154:	e13d      	b.n	80043d2 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	6839      	ldr	r1, [r7, #0]
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	4798      	blx	r3
      break;
 8004164:	e13a      	b.n	80043dc <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	781b      	ldrb	r3, [r3, #0]
 800416a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800416e:	2b20      	cmp	r3, #32
 8004170:	d10a      	bne.n	8004188 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	6839      	ldr	r1, [r7, #0]
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	4798      	blx	r3
 8004180:	4603      	mov	r3, r0
 8004182:	73fb      	strb	r3, [r7, #15]

        return ret;
 8004184:	7bfb      	ldrb	r3, [r7, #15]
 8004186:	e12a      	b.n	80043de <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	785b      	ldrb	r3, [r3, #1]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d03e      	beq.n	800420e <USBD_StdEPReq+0xe2>
 8004190:	2b03      	cmp	r3, #3
 8004192:	d002      	beq.n	800419a <USBD_StdEPReq+0x6e>
 8004194:	2b00      	cmp	r3, #0
 8004196:	d070      	beq.n	800427a <USBD_StdEPReq+0x14e>
 8004198:	e115      	b.n	80043c6 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d002      	beq.n	80041aa <USBD_StdEPReq+0x7e>
 80041a4:	2b03      	cmp	r3, #3
 80041a6:	d015      	beq.n	80041d4 <USBD_StdEPReq+0xa8>
 80041a8:	e02b      	b.n	8004202 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80041aa:	7bbb      	ldrb	r3, [r7, #14]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d00c      	beq.n	80041ca <USBD_StdEPReq+0x9e>
 80041b0:	7bbb      	ldrb	r3, [r7, #14]
 80041b2:	2b80      	cmp	r3, #128	; 0x80
 80041b4:	d009      	beq.n	80041ca <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80041b6:	7bbb      	ldrb	r3, [r7, #14]
 80041b8:	4619      	mov	r1, r3
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f001 f87a 	bl	80052b4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80041c0:	2180      	movs	r1, #128	; 0x80
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f001 f876 	bl	80052b4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80041c8:	e020      	b.n	800420c <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 80041ca:	6839      	ldr	r1, [r7, #0]
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f000 fc1b 	bl	8004a08 <USBD_CtlError>
              break;
 80041d2:	e01b      	b.n	800420c <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	885b      	ldrh	r3, [r3, #2]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d10e      	bne.n	80041fa <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 80041dc:	7bbb      	ldrb	r3, [r7, #14]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d00b      	beq.n	80041fa <USBD_StdEPReq+0xce>
 80041e2:	7bbb      	ldrb	r3, [r7, #14]
 80041e4:	2b80      	cmp	r3, #128	; 0x80
 80041e6:	d008      	beq.n	80041fa <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	88db      	ldrh	r3, [r3, #6]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d104      	bne.n	80041fa <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80041f0:	7bbb      	ldrb	r3, [r7, #14]
 80041f2:	4619      	mov	r1, r3
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f001 f85d 	bl	80052b4 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 fccc 	bl	8004b98 <USBD_CtlSendStatus>

              break;
 8004200:	e004      	b.n	800420c <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8004202:	6839      	ldr	r1, [r7, #0]
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f000 fbff 	bl	8004a08 <USBD_CtlError>
              break;
 800420a:	bf00      	nop
          }
          break;
 800420c:	e0e0      	b.n	80043d0 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004214:	2b02      	cmp	r3, #2
 8004216:	d002      	beq.n	800421e <USBD_StdEPReq+0xf2>
 8004218:	2b03      	cmp	r3, #3
 800421a:	d015      	beq.n	8004248 <USBD_StdEPReq+0x11c>
 800421c:	e026      	b.n	800426c <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800421e:	7bbb      	ldrb	r3, [r7, #14]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00c      	beq.n	800423e <USBD_StdEPReq+0x112>
 8004224:	7bbb      	ldrb	r3, [r7, #14]
 8004226:	2b80      	cmp	r3, #128	; 0x80
 8004228:	d009      	beq.n	800423e <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800422a:	7bbb      	ldrb	r3, [r7, #14]
 800422c:	4619      	mov	r1, r3
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f001 f840 	bl	80052b4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8004234:	2180      	movs	r1, #128	; 0x80
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f001 f83c 	bl	80052b4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800423c:	e01c      	b.n	8004278 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800423e:	6839      	ldr	r1, [r7, #0]
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f000 fbe1 	bl	8004a08 <USBD_CtlError>
              break;
 8004246:	e017      	b.n	8004278 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	885b      	ldrh	r3, [r3, #2]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d112      	bne.n	8004276 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8004250:	7bbb      	ldrb	r3, [r7, #14]
 8004252:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004256:	2b00      	cmp	r3, #0
 8004258:	d004      	beq.n	8004264 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800425a:	7bbb      	ldrb	r3, [r7, #14]
 800425c:	4619      	mov	r1, r3
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f001 f847 	bl	80052f2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f000 fc97 	bl	8004b98 <USBD_CtlSendStatus>
              }
              break;
 800426a:	e004      	b.n	8004276 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800426c:	6839      	ldr	r1, [r7, #0]
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 fbca 	bl	8004a08 <USBD_CtlError>
              break;
 8004274:	e000      	b.n	8004278 <USBD_StdEPReq+0x14c>
              break;
 8004276:	bf00      	nop
          }
          break;
 8004278:	e0aa      	b.n	80043d0 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004280:	2b02      	cmp	r3, #2
 8004282:	d002      	beq.n	800428a <USBD_StdEPReq+0x15e>
 8004284:	2b03      	cmp	r3, #3
 8004286:	d032      	beq.n	80042ee <USBD_StdEPReq+0x1c2>
 8004288:	e097      	b.n	80043ba <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800428a:	7bbb      	ldrb	r3, [r7, #14]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d007      	beq.n	80042a0 <USBD_StdEPReq+0x174>
 8004290:	7bbb      	ldrb	r3, [r7, #14]
 8004292:	2b80      	cmp	r3, #128	; 0x80
 8004294:	d004      	beq.n	80042a0 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8004296:	6839      	ldr	r1, [r7, #0]
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f000 fbb5 	bl	8004a08 <USBD_CtlError>
                break;
 800429e:	e091      	b.n	80043c4 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80042a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	da0b      	bge.n	80042c0 <USBD_StdEPReq+0x194>
 80042a8:	7bbb      	ldrb	r3, [r7, #14]
 80042aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80042ae:	4613      	mov	r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	4413      	add	r3, r2
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	3310      	adds	r3, #16
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	4413      	add	r3, r2
 80042bc:	3304      	adds	r3, #4
 80042be:	e00b      	b.n	80042d8 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80042c0:	7bbb      	ldrb	r3, [r7, #14]
 80042c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80042c6:	4613      	mov	r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	4413      	add	r3, r2
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	4413      	add	r3, r2
 80042d6:	3304      	adds	r3, #4
 80042d8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	2202      	movs	r2, #2
 80042e4:	4619      	mov	r1, r3
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 fbf8 	bl	8004adc <USBD_CtlSendData>
              break;
 80042ec:	e06a      	b.n	80043c4 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80042ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	da11      	bge.n	800431a <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80042f6:	7bbb      	ldrb	r3, [r7, #14]
 80042f8:	f003 020f 	and.w	r2, r3, #15
 80042fc:	6879      	ldr	r1, [r7, #4]
 80042fe:	4613      	mov	r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	4413      	add	r3, r2
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	440b      	add	r3, r1
 8004308:	3318      	adds	r3, #24
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d117      	bne.n	8004340 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8004310:	6839      	ldr	r1, [r7, #0]
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f000 fb78 	bl	8004a08 <USBD_CtlError>
                  break;
 8004318:	e054      	b.n	80043c4 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800431a:	7bbb      	ldrb	r3, [r7, #14]
 800431c:	f003 020f 	and.w	r2, r3, #15
 8004320:	6879      	ldr	r1, [r7, #4]
 8004322:	4613      	mov	r3, r2
 8004324:	009b      	lsls	r3, r3, #2
 8004326:	4413      	add	r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	440b      	add	r3, r1
 800432c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d104      	bne.n	8004340 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8004336:	6839      	ldr	r1, [r7, #0]
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 fb65 	bl	8004a08 <USBD_CtlError>
                  break;
 800433e:	e041      	b.n	80043c4 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8004340:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004344:	2b00      	cmp	r3, #0
 8004346:	da0b      	bge.n	8004360 <USBD_StdEPReq+0x234>
 8004348:	7bbb      	ldrb	r3, [r7, #14]
 800434a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800434e:	4613      	mov	r3, r2
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	4413      	add	r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	3310      	adds	r3, #16
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	4413      	add	r3, r2
 800435c:	3304      	adds	r3, #4
 800435e:	e00b      	b.n	8004378 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8004360:	7bbb      	ldrb	r3, [r7, #14]
 8004362:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8004366:	4613      	mov	r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	4413      	add	r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	4413      	add	r3, r2
 8004376:	3304      	adds	r3, #4
 8004378:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800437a:	7bbb      	ldrb	r3, [r7, #14]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d002      	beq.n	8004386 <USBD_StdEPReq+0x25a>
 8004380:	7bbb      	ldrb	r3, [r7, #14]
 8004382:	2b80      	cmp	r3, #128	; 0x80
 8004384:	d103      	bne.n	800438e <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	2200      	movs	r2, #0
 800438a:	601a      	str	r2, [r3, #0]
 800438c:	e00e      	b.n	80043ac <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800438e:	7bbb      	ldrb	r3, [r7, #14]
 8004390:	4619      	mov	r1, r3
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 ffcc 	bl	8005330 <USBD_LL_IsStallEP>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d003      	beq.n	80043a6 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	2201      	movs	r2, #1
 80043a2:	601a      	str	r2, [r3, #0]
 80043a4:	e002      	b.n	80043ac <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	2200      	movs	r2, #0
 80043aa:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	2202      	movs	r2, #2
 80043b0:	4619      	mov	r1, r3
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f000 fb92 	bl	8004adc <USBD_CtlSendData>
              break;
 80043b8:	e004      	b.n	80043c4 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 80043ba:	6839      	ldr	r1, [r7, #0]
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f000 fb23 	bl	8004a08 <USBD_CtlError>
              break;
 80043c2:	bf00      	nop
          }
          break;
 80043c4:	e004      	b.n	80043d0 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 80043c6:	6839      	ldr	r1, [r7, #0]
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 fb1d 	bl	8004a08 <USBD_CtlError>
          break;
 80043ce:	bf00      	nop
      }
      break;
 80043d0:	e004      	b.n	80043dc <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 80043d2:	6839      	ldr	r1, [r7, #0]
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 fb17 	bl	8004a08 <USBD_CtlError>
      break;
 80043da:	bf00      	nop
  }

  return ret;
 80043dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3710      	adds	r7, #16
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
	...

080043e8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80043f2:	2300      	movs	r3, #0
 80043f4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80043f6:	2300      	movs	r3, #0
 80043f8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80043fa:	2300      	movs	r3, #0
 80043fc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	885b      	ldrh	r3, [r3, #2]
 8004402:	0a1b      	lsrs	r3, r3, #8
 8004404:	b29b      	uxth	r3, r3
 8004406:	3b01      	subs	r3, #1
 8004408:	2b06      	cmp	r3, #6
 800440a:	f200 8128 	bhi.w	800465e <USBD_GetDescriptor+0x276>
 800440e:	a201      	add	r2, pc, #4	; (adr r2, 8004414 <USBD_GetDescriptor+0x2c>)
 8004410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004414:	08004431 	.word	0x08004431
 8004418:	08004449 	.word	0x08004449
 800441c:	08004489 	.word	0x08004489
 8004420:	0800465f 	.word	0x0800465f
 8004424:	0800465f 	.word	0x0800465f
 8004428:	080045ff 	.word	0x080045ff
 800442c:	0800462b 	.word	0x0800462b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	7c12      	ldrb	r2, [r2, #16]
 800443c:	f107 0108 	add.w	r1, r7, #8
 8004440:	4610      	mov	r0, r2
 8004442:	4798      	blx	r3
 8004444:	60f8      	str	r0, [r7, #12]
      break;
 8004446:	e112      	b.n	800466e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	7c1b      	ldrb	r3, [r3, #16]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d10d      	bne.n	800446c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8004456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004458:	f107 0208 	add.w	r2, r7, #8
 800445c:	4610      	mov	r0, r2
 800445e:	4798      	blx	r3
 8004460:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	3301      	adds	r3, #1
 8004466:	2202      	movs	r2, #2
 8004468:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800446a:	e100      	b.n	800466e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8004472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004474:	f107 0208 	add.w	r2, r7, #8
 8004478:	4610      	mov	r0, r2
 800447a:	4798      	blx	r3
 800447c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	3301      	adds	r3, #1
 8004482:	2202      	movs	r2, #2
 8004484:	701a      	strb	r2, [r3, #0]
      break;
 8004486:	e0f2      	b.n	800466e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	885b      	ldrh	r3, [r3, #2]
 800448c:	b2db      	uxtb	r3, r3
 800448e:	2b05      	cmp	r3, #5
 8004490:	f200 80ac 	bhi.w	80045ec <USBD_GetDescriptor+0x204>
 8004494:	a201      	add	r2, pc, #4	; (adr r2, 800449c <USBD_GetDescriptor+0xb4>)
 8004496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800449a:	bf00      	nop
 800449c:	080044b5 	.word	0x080044b5
 80044a0:	080044e9 	.word	0x080044e9
 80044a4:	0800451d 	.word	0x0800451d
 80044a8:	08004551 	.word	0x08004551
 80044ac:	08004585 	.word	0x08004585
 80044b0:	080045b9 	.word	0x080045b9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d00b      	beq.n	80044d8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	7c12      	ldrb	r2, [r2, #16]
 80044cc:	f107 0108 	add.w	r1, r7, #8
 80044d0:	4610      	mov	r0, r2
 80044d2:	4798      	blx	r3
 80044d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80044d6:	e091      	b.n	80045fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80044d8:	6839      	ldr	r1, [r7, #0]
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f000 fa94 	bl	8004a08 <USBD_CtlError>
            err++;
 80044e0:	7afb      	ldrb	r3, [r7, #11]
 80044e2:	3301      	adds	r3, #1
 80044e4:	72fb      	strb	r3, [r7, #11]
          break;
 80044e6:	e089      	b.n	80045fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d00b      	beq.n	800450c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	7c12      	ldrb	r2, [r2, #16]
 8004500:	f107 0108 	add.w	r1, r7, #8
 8004504:	4610      	mov	r0, r2
 8004506:	4798      	blx	r3
 8004508:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800450a:	e077      	b.n	80045fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800450c:	6839      	ldr	r1, [r7, #0]
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 fa7a 	bl	8004a08 <USBD_CtlError>
            err++;
 8004514:	7afb      	ldrb	r3, [r7, #11]
 8004516:	3301      	adds	r3, #1
 8004518:	72fb      	strb	r3, [r7, #11]
          break;
 800451a:	e06f      	b.n	80045fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d00b      	beq.n	8004540 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	7c12      	ldrb	r2, [r2, #16]
 8004534:	f107 0108 	add.w	r1, r7, #8
 8004538:	4610      	mov	r0, r2
 800453a:	4798      	blx	r3
 800453c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800453e:	e05d      	b.n	80045fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8004540:	6839      	ldr	r1, [r7, #0]
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 fa60 	bl	8004a08 <USBD_CtlError>
            err++;
 8004548:	7afb      	ldrb	r3, [r7, #11]
 800454a:	3301      	adds	r3, #1
 800454c:	72fb      	strb	r3, [r7, #11]
          break;
 800454e:	e055      	b.n	80045fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d00b      	beq.n	8004574 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8004562:	691b      	ldr	r3, [r3, #16]
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	7c12      	ldrb	r2, [r2, #16]
 8004568:	f107 0108 	add.w	r1, r7, #8
 800456c:	4610      	mov	r0, r2
 800456e:	4798      	blx	r3
 8004570:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8004572:	e043      	b.n	80045fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8004574:	6839      	ldr	r1, [r7, #0]
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 fa46 	bl	8004a08 <USBD_CtlError>
            err++;
 800457c:	7afb      	ldrb	r3, [r7, #11]
 800457e:	3301      	adds	r3, #1
 8004580:	72fb      	strb	r3, [r7, #11]
          break;
 8004582:	e03b      	b.n	80045fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800458a:	695b      	ldr	r3, [r3, #20]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d00b      	beq.n	80045a8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	687a      	ldr	r2, [r7, #4]
 800459a:	7c12      	ldrb	r2, [r2, #16]
 800459c:	f107 0108 	add.w	r1, r7, #8
 80045a0:	4610      	mov	r0, r2
 80045a2:	4798      	blx	r3
 80045a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80045a6:	e029      	b.n	80045fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80045a8:	6839      	ldr	r1, [r7, #0]
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 fa2c 	bl	8004a08 <USBD_CtlError>
            err++;
 80045b0:	7afb      	ldrb	r3, [r7, #11]
 80045b2:	3301      	adds	r3, #1
 80045b4:	72fb      	strb	r3, [r7, #11]
          break;
 80045b6:	e021      	b.n	80045fc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d00b      	beq.n	80045dc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80045ca:	699b      	ldr	r3, [r3, #24]
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	7c12      	ldrb	r2, [r2, #16]
 80045d0:	f107 0108 	add.w	r1, r7, #8
 80045d4:	4610      	mov	r0, r2
 80045d6:	4798      	blx	r3
 80045d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80045da:	e00f      	b.n	80045fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80045dc:	6839      	ldr	r1, [r7, #0]
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 fa12 	bl	8004a08 <USBD_CtlError>
            err++;
 80045e4:	7afb      	ldrb	r3, [r7, #11]
 80045e6:	3301      	adds	r3, #1
 80045e8:	72fb      	strb	r3, [r7, #11]
          break;
 80045ea:	e007      	b.n	80045fc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80045ec:	6839      	ldr	r1, [r7, #0]
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 fa0a 	bl	8004a08 <USBD_CtlError>
          err++;
 80045f4:	7afb      	ldrb	r3, [r7, #11]
 80045f6:	3301      	adds	r3, #1
 80045f8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80045fa:	e038      	b.n	800466e <USBD_GetDescriptor+0x286>
 80045fc:	e037      	b.n	800466e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	7c1b      	ldrb	r3, [r3, #16]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d109      	bne.n	800461a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800460c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800460e:	f107 0208 	add.w	r2, r7, #8
 8004612:	4610      	mov	r0, r2
 8004614:	4798      	blx	r3
 8004616:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8004618:	e029      	b.n	800466e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800461a:	6839      	ldr	r1, [r7, #0]
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f000 f9f3 	bl	8004a08 <USBD_CtlError>
        err++;
 8004622:	7afb      	ldrb	r3, [r7, #11]
 8004624:	3301      	adds	r3, #1
 8004626:	72fb      	strb	r3, [r7, #11]
      break;
 8004628:	e021      	b.n	800466e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	7c1b      	ldrb	r3, [r3, #16]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d10d      	bne.n	800464e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8004638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463a:	f107 0208 	add.w	r2, r7, #8
 800463e:	4610      	mov	r0, r2
 8004640:	4798      	blx	r3
 8004642:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	3301      	adds	r3, #1
 8004648:	2207      	movs	r2, #7
 800464a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800464c:	e00f      	b.n	800466e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800464e:	6839      	ldr	r1, [r7, #0]
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f000 f9d9 	bl	8004a08 <USBD_CtlError>
        err++;
 8004656:	7afb      	ldrb	r3, [r7, #11]
 8004658:	3301      	adds	r3, #1
 800465a:	72fb      	strb	r3, [r7, #11]
      break;
 800465c:	e007      	b.n	800466e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800465e:	6839      	ldr	r1, [r7, #0]
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f000 f9d1 	bl	8004a08 <USBD_CtlError>
      err++;
 8004666:	7afb      	ldrb	r3, [r7, #11]
 8004668:	3301      	adds	r3, #1
 800466a:	72fb      	strb	r3, [r7, #11]
      break;
 800466c:	bf00      	nop
  }

  if (err != 0U)
 800466e:	7afb      	ldrb	r3, [r7, #11]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d11c      	bne.n	80046ae <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8004674:	893b      	ldrh	r3, [r7, #8]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d011      	beq.n	800469e <USBD_GetDescriptor+0x2b6>
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	88db      	ldrh	r3, [r3, #6]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00d      	beq.n	800469e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	88da      	ldrh	r2, [r3, #6]
 8004686:	893b      	ldrh	r3, [r7, #8]
 8004688:	4293      	cmp	r3, r2
 800468a:	bf28      	it	cs
 800468c:	4613      	movcs	r3, r2
 800468e:	b29b      	uxth	r3, r3
 8004690:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8004692:	893b      	ldrh	r3, [r7, #8]
 8004694:	461a      	mov	r2, r3
 8004696:	68f9      	ldr	r1, [r7, #12]
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f000 fa1f 	bl	8004adc <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	88db      	ldrh	r3, [r3, #6]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d104      	bne.n	80046b0 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 fa76 	bl	8004b98 <USBD_CtlSendStatus>
 80046ac:	e000      	b.n	80046b0 <USBD_GetDescriptor+0x2c8>
    return;
 80046ae:	bf00      	nop
    }
  }
}
 80046b0:	3710      	adds	r7, #16
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop

080046b8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	889b      	ldrh	r3, [r3, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d130      	bne.n	800472c <USBD_SetAddress+0x74>
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	88db      	ldrh	r3, [r3, #6]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d12c      	bne.n	800472c <USBD_SetAddress+0x74>
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	885b      	ldrh	r3, [r3, #2]
 80046d6:	2b7f      	cmp	r3, #127	; 0x7f
 80046d8:	d828      	bhi.n	800472c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	885b      	ldrh	r3, [r3, #2]
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046e4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80046ec:	2b03      	cmp	r3, #3
 80046ee:	d104      	bne.n	80046fa <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80046f0:	6839      	ldr	r1, [r7, #0]
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f000 f988 	bl	8004a08 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80046f8:	e01c      	b.n	8004734 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	7bfa      	ldrb	r2, [r7, #15]
 80046fe:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8004702:	7bfb      	ldrb	r3, [r7, #15]
 8004704:	4619      	mov	r1, r3
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 fe37 	bl	800537a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 fa43 	bl	8004b98 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8004712:	7bfb      	ldrb	r3, [r7, #15]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d004      	beq.n	8004722 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2202      	movs	r2, #2
 800471c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004720:	e008      	b.n	8004734 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2201      	movs	r2, #1
 8004726:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800472a:	e003      	b.n	8004734 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800472c:	6839      	ldr	r1, [r7, #0]
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 f96a 	bl	8004a08 <USBD_CtlError>
  }
}
 8004734:	bf00      	nop
 8004736:	3710      	adds	r7, #16
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}

0800473c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b082      	sub	sp, #8
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	885b      	ldrh	r3, [r3, #2]
 800474a:	b2da      	uxtb	r2, r3
 800474c:	4b41      	ldr	r3, [pc, #260]	; (8004854 <USBD_SetConfig+0x118>)
 800474e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8004750:	4b40      	ldr	r3, [pc, #256]	; (8004854 <USBD_SetConfig+0x118>)
 8004752:	781b      	ldrb	r3, [r3, #0]
 8004754:	2b01      	cmp	r3, #1
 8004756:	d904      	bls.n	8004762 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8004758:	6839      	ldr	r1, [r7, #0]
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f954 	bl	8004a08 <USBD_CtlError>
 8004760:	e075      	b.n	800484e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004768:	2b02      	cmp	r3, #2
 800476a:	d002      	beq.n	8004772 <USBD_SetConfig+0x36>
 800476c:	2b03      	cmp	r3, #3
 800476e:	d023      	beq.n	80047b8 <USBD_SetConfig+0x7c>
 8004770:	e062      	b.n	8004838 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8004772:	4b38      	ldr	r3, [pc, #224]	; (8004854 <USBD_SetConfig+0x118>)
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d01a      	beq.n	80047b0 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800477a:	4b36      	ldr	r3, [pc, #216]	; (8004854 <USBD_SetConfig+0x118>)
 800477c:	781b      	ldrb	r3, [r3, #0]
 800477e:	461a      	mov	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2203      	movs	r2, #3
 8004788:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800478c:	4b31      	ldr	r3, [pc, #196]	; (8004854 <USBD_SetConfig+0x118>)
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	4619      	mov	r1, r3
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f7ff f9f3 	bl	8003b7e <USBD_SetClassConfig>
 8004798:	4603      	mov	r3, r0
 800479a:	2b02      	cmp	r3, #2
 800479c:	d104      	bne.n	80047a8 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800479e:	6839      	ldr	r1, [r7, #0]
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f000 f931 	bl	8004a08 <USBD_CtlError>
            return;
 80047a6:	e052      	b.n	800484e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f000 f9f5 	bl	8004b98 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80047ae:	e04e      	b.n	800484e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 f9f1 	bl	8004b98 <USBD_CtlSendStatus>
        break;
 80047b6:	e04a      	b.n	800484e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80047b8:	4b26      	ldr	r3, [pc, #152]	; (8004854 <USBD_SetConfig+0x118>)
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d112      	bne.n	80047e6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2202      	movs	r2, #2
 80047c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 80047c8:	4b22      	ldr	r3, [pc, #136]	; (8004854 <USBD_SetConfig+0x118>)
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	461a      	mov	r2, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80047d2:	4b20      	ldr	r3, [pc, #128]	; (8004854 <USBD_SetConfig+0x118>)
 80047d4:	781b      	ldrb	r3, [r3, #0]
 80047d6:	4619      	mov	r1, r3
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f7ff f9ef 	bl	8003bbc <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 f9da 	bl	8004b98 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80047e4:	e033      	b.n	800484e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80047e6:	4b1b      	ldr	r3, [pc, #108]	; (8004854 <USBD_SetConfig+0x118>)
 80047e8:	781b      	ldrb	r3, [r3, #0]
 80047ea:	461a      	mov	r2, r3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d01d      	beq.n	8004830 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	4619      	mov	r1, r3
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f7ff f9dd 	bl	8003bbc <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8004802:	4b14      	ldr	r3, [pc, #80]	; (8004854 <USBD_SetConfig+0x118>)
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	461a      	mov	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800480c:	4b11      	ldr	r3, [pc, #68]	; (8004854 <USBD_SetConfig+0x118>)
 800480e:	781b      	ldrb	r3, [r3, #0]
 8004810:	4619      	mov	r1, r3
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f7ff f9b3 	bl	8003b7e <USBD_SetClassConfig>
 8004818:	4603      	mov	r3, r0
 800481a:	2b02      	cmp	r3, #2
 800481c:	d104      	bne.n	8004828 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800481e:	6839      	ldr	r1, [r7, #0]
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f000 f8f1 	bl	8004a08 <USBD_CtlError>
            return;
 8004826:	e012      	b.n	800484e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f000 f9b5 	bl	8004b98 <USBD_CtlSendStatus>
        break;
 800482e:	e00e      	b.n	800484e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 f9b1 	bl	8004b98 <USBD_CtlSendStatus>
        break;
 8004836:	e00a      	b.n	800484e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8004838:	6839      	ldr	r1, [r7, #0]
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 f8e4 	bl	8004a08 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8004840:	4b04      	ldr	r3, [pc, #16]	; (8004854 <USBD_SetConfig+0x118>)
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	4619      	mov	r1, r3
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f7ff f9b8 	bl	8003bbc <USBD_ClrClassConfig>
        break;
 800484c:	bf00      	nop
    }
  }
}
 800484e:	3708      	adds	r7, #8
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	20000198 	.word	0x20000198

08004858 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b082      	sub	sp, #8
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	88db      	ldrh	r3, [r3, #6]
 8004866:	2b01      	cmp	r3, #1
 8004868:	d004      	beq.n	8004874 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800486a:	6839      	ldr	r1, [r7, #0]
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	f000 f8cb 	bl	8004a08 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8004872:	e021      	b.n	80048b8 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800487a:	2b01      	cmp	r3, #1
 800487c:	db17      	blt.n	80048ae <USBD_GetConfig+0x56>
 800487e:	2b02      	cmp	r3, #2
 8004880:	dd02      	ble.n	8004888 <USBD_GetConfig+0x30>
 8004882:	2b03      	cmp	r3, #3
 8004884:	d00b      	beq.n	800489e <USBD_GetConfig+0x46>
 8004886:	e012      	b.n	80048ae <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	3308      	adds	r3, #8
 8004892:	2201      	movs	r2, #1
 8004894:	4619      	mov	r1, r3
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f000 f920 	bl	8004adc <USBD_CtlSendData>
        break;
 800489c:	e00c      	b.n	80048b8 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	3304      	adds	r3, #4
 80048a2:	2201      	movs	r2, #1
 80048a4:	4619      	mov	r1, r3
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 f918 	bl	8004adc <USBD_CtlSendData>
        break;
 80048ac:	e004      	b.n	80048b8 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 80048ae:	6839      	ldr	r1, [r7, #0]
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 f8a9 	bl	8004a08 <USBD_CtlError>
        break;
 80048b6:	bf00      	nop
}
 80048b8:	bf00      	nop
 80048ba:	3708      	adds	r7, #8
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80048d0:	3b01      	subs	r3, #1
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d81e      	bhi.n	8004914 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	88db      	ldrh	r3, [r3, #6]
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d004      	beq.n	80048e8 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80048de:	6839      	ldr	r1, [r7, #0]
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 f891 	bl	8004a08 <USBD_CtlError>
        break;
 80048e6:	e01a      	b.n	800491e <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d005      	beq.n	8004904 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	f043 0202 	orr.w	r2, r3, #2
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	330c      	adds	r3, #12
 8004908:	2202      	movs	r2, #2
 800490a:	4619      	mov	r1, r3
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f000 f8e5 	bl	8004adc <USBD_CtlSendData>
      break;
 8004912:	e004      	b.n	800491e <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8004914:	6839      	ldr	r1, [r7, #0]
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 f876 	bl	8004a08 <USBD_CtlError>
      break;
 800491c:	bf00      	nop
  }
}
 800491e:	bf00      	nop
 8004920:	3708      	adds	r7, #8
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}

08004926 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8004926:	b580      	push	{r7, lr}
 8004928:	b082      	sub	sp, #8
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
 800492e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	885b      	ldrh	r3, [r3, #2]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d106      	bne.n	8004946 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f000 f929 	bl	8004b98 <USBD_CtlSendStatus>
  }
}
 8004946:	bf00      	nop
 8004948:	3708      	adds	r7, #8
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800494e:	b580      	push	{r7, lr}
 8004950:	b082      	sub	sp, #8
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
 8004956:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800495e:	3b01      	subs	r3, #1
 8004960:	2b02      	cmp	r3, #2
 8004962:	d80b      	bhi.n	800497c <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	885b      	ldrh	r3, [r3, #2]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d10c      	bne.n	8004986 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f000 f90f 	bl	8004b98 <USBD_CtlSendStatus>
      }
      break;
 800497a:	e004      	b.n	8004986 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800497c:	6839      	ldr	r1, [r7, #0]
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 f842 	bl	8004a08 <USBD_CtlError>
      break;
 8004984:	e000      	b.n	8004988 <USBD_ClrFeature+0x3a>
      break;
 8004986:	bf00      	nop
  }
}
 8004988:	bf00      	nop
 800498a:	3708      	adds	r7, #8
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	781a      	ldrb	r2, [r3, #0]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	785a      	ldrb	r2, [r3, #1]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	3302      	adds	r3, #2
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	b29a      	uxth	r2, r3
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	3303      	adds	r3, #3
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	021b      	lsls	r3, r3, #8
 80049bc:	b29b      	uxth	r3, r3
 80049be:	4413      	add	r3, r2
 80049c0:	b29a      	uxth	r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	3304      	adds	r3, #4
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	3305      	adds	r3, #5
 80049d2:	781b      	ldrb	r3, [r3, #0]
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	021b      	lsls	r3, r3, #8
 80049d8:	b29b      	uxth	r3, r3
 80049da:	4413      	add	r3, r2
 80049dc:	b29a      	uxth	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	3306      	adds	r3, #6
 80049e6:	781b      	ldrb	r3, [r3, #0]
 80049e8:	b29a      	uxth	r2, r3
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	3307      	adds	r3, #7
 80049ee:	781b      	ldrb	r3, [r3, #0]
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	021b      	lsls	r3, r3, #8
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	4413      	add	r3, r2
 80049f8:	b29a      	uxth	r2, r3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	80da      	strh	r2, [r3, #6]

}
 80049fe:	bf00      	nop
 8004a00:	370c      	adds	r7, #12
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bc80      	pop	{r7}
 8004a06:	4770      	bx	lr

08004a08 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b082      	sub	sp, #8
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8004a12:	2180      	movs	r1, #128	; 0x80
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 fc4d 	bl	80052b4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8004a1a:	2100      	movs	r1, #0
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f000 fc49 	bl	80052b4 <USBD_LL_StallEP>
}
 8004a22:	bf00      	nop
 8004a24:	3708      	adds	r7, #8
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}

08004a2a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8004a2a:	b580      	push	{r7, lr}
 8004a2c:	b086      	sub	sp, #24
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	60f8      	str	r0, [r7, #12]
 8004a32:	60b9      	str	r1, [r7, #8]
 8004a34:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8004a36:	2300      	movs	r3, #0
 8004a38:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d032      	beq.n	8004aa6 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8004a40:	68f8      	ldr	r0, [r7, #12]
 8004a42:	f000 f834 	bl	8004aae <USBD_GetLen>
 8004a46:	4603      	mov	r3, r0
 8004a48:	3301      	adds	r3, #1
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	005b      	lsls	r3, r3, #1
 8004a4e:	b29a      	uxth	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8004a54:	7dfb      	ldrb	r3, [r7, #23]
 8004a56:	1c5a      	adds	r2, r3, #1
 8004a58:	75fa      	strb	r2, [r7, #23]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	4413      	add	r3, r2
 8004a60:	687a      	ldr	r2, [r7, #4]
 8004a62:	7812      	ldrb	r2, [r2, #0]
 8004a64:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8004a66:	7dfb      	ldrb	r3, [r7, #23]
 8004a68:	1c5a      	adds	r2, r3, #1
 8004a6a:	75fa      	strb	r2, [r7, #23]
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	4413      	add	r3, r2
 8004a72:	2203      	movs	r2, #3
 8004a74:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8004a76:	e012      	b.n	8004a9e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	1c5a      	adds	r2, r3, #1
 8004a7c:	60fa      	str	r2, [r7, #12]
 8004a7e:	7dfa      	ldrb	r2, [r7, #23]
 8004a80:	1c51      	adds	r1, r2, #1
 8004a82:	75f9      	strb	r1, [r7, #23]
 8004a84:	4611      	mov	r1, r2
 8004a86:	68ba      	ldr	r2, [r7, #8]
 8004a88:	440a      	add	r2, r1
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8004a8e:	7dfb      	ldrb	r3, [r7, #23]
 8004a90:	1c5a      	adds	r2, r3, #1
 8004a92:	75fa      	strb	r2, [r7, #23]
 8004a94:	461a      	mov	r2, r3
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	4413      	add	r3, r2
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	781b      	ldrb	r3, [r3, #0]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d1e8      	bne.n	8004a78 <USBD_GetString+0x4e>
    }
  }
}
 8004aa6:	bf00      	nop
 8004aa8:	3718      	adds	r7, #24
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}

08004aae <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8004aae:	b480      	push	{r7}
 8004ab0:	b085      	sub	sp, #20
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8004aba:	e005      	b.n	8004ac8 <USBD_GetLen+0x1a>
  {
    len++;
 8004abc:	7bfb      	ldrb	r3, [r7, #15]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	73fb      	strb	r3, [r7, #15]
    buf++;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d1f5      	bne.n	8004abc <USBD_GetLen+0xe>
  }

  return len;
 8004ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3714      	adds	r7, #20
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bc80      	pop	{r7}
 8004ada:	4770      	bx	lr

08004adc <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	60b9      	str	r1, [r7, #8]
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2202      	movs	r2, #2
 8004aee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8004af2:	88fa      	ldrh	r2, [r7, #6]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8004af8:	88fa      	ldrh	r2, [r7, #6]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8004afe:	88fb      	ldrh	r3, [r7, #6]
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	2100      	movs	r1, #0
 8004b04:	68f8      	ldr	r0, [r7, #12]
 8004b06:	f000 fc57 	bl	80053b8 <USBD_LL_Transmit>

  return USBD_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	4613      	mov	r3, r2
 8004b20:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8004b22:	88fb      	ldrh	r3, [r7, #6]
 8004b24:	68ba      	ldr	r2, [r7, #8]
 8004b26:	2100      	movs	r1, #0
 8004b28:	68f8      	ldr	r0, [r7, #12]
 8004b2a:	f000 fc45 	bl	80053b8 <USBD_LL_Transmit>

  return USBD_OK;
 8004b2e:	2300      	movs	r3, #0
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3710      	adds	r7, #16
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	4613      	mov	r3, r2
 8004b44:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2203      	movs	r2, #3
 8004b4a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8004b4e:	88fa      	ldrh	r2, [r7, #6]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8004b56:	88fa      	ldrh	r2, [r7, #6]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8004b5e:	88fb      	ldrh	r3, [r7, #6]
 8004b60:	68ba      	ldr	r2, [r7, #8]
 8004b62:	2100      	movs	r1, #0
 8004b64:	68f8      	ldr	r0, [r7, #12]
 8004b66:	f000 fc4a 	bl	80053fe <USBD_LL_PrepareReceive>

  return USBD_OK;
 8004b6a:	2300      	movs	r3, #0
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3710      	adds	r7, #16
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	4613      	mov	r3, r2
 8004b80:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8004b82:	88fb      	ldrh	r3, [r7, #6]
 8004b84:	68ba      	ldr	r2, [r7, #8]
 8004b86:	2100      	movs	r1, #0
 8004b88:	68f8      	ldr	r0, [r7, #12]
 8004b8a:	f000 fc38 	bl	80053fe <USBD_LL_PrepareReceive>

  return USBD_OK;
 8004b8e:	2300      	movs	r3, #0
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3710      	adds	r7, #16
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2204      	movs	r2, #4
 8004ba4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8004ba8:	2300      	movs	r3, #0
 8004baa:	2200      	movs	r2, #0
 8004bac:	2100      	movs	r1, #0
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 fc02 	bl	80053b8 <USBD_LL_Transmit>

  return USBD_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3708      	adds	r7, #8
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}

08004bbe <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	b082      	sub	sp, #8
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2205      	movs	r2, #5
 8004bca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004bce:	2300      	movs	r3, #0
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	2100      	movs	r1, #0
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f000 fc12 	bl	80053fe <USBD_LL_PrepareReceive>

  return USBD_OK;
 8004bda:	2300      	movs	r3, #0
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3708      	adds	r7, #8
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8004be8:	2200      	movs	r2, #0
 8004bea:	4912      	ldr	r1, [pc, #72]	; (8004c34 <MX_USB_DEVICE_Init+0x50>)
 8004bec:	4812      	ldr	r0, [pc, #72]	; (8004c38 <MX_USB_DEVICE_Init+0x54>)
 8004bee:	f7fe ff6c 	bl	8003aca <USBD_Init>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d001      	beq.n	8004bfc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8004bf8:	f7fb fba2 	bl	8000340 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8004bfc:	490f      	ldr	r1, [pc, #60]	; (8004c3c <MX_USB_DEVICE_Init+0x58>)
 8004bfe:	480e      	ldr	r0, [pc, #56]	; (8004c38 <MX_USB_DEVICE_Init+0x54>)
 8004c00:	f7fe ff8e 	bl	8003b20 <USBD_RegisterClass>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d001      	beq.n	8004c0e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8004c0a:	f7fb fb99 	bl	8000340 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8004c0e:	490c      	ldr	r1, [pc, #48]	; (8004c40 <MX_USB_DEVICE_Init+0x5c>)
 8004c10:	4809      	ldr	r0, [pc, #36]	; (8004c38 <MX_USB_DEVICE_Init+0x54>)
 8004c12:	f7fe febf 	bl	8003994 <USBD_CDC_RegisterInterface>
 8004c16:	4603      	mov	r3, r0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d001      	beq.n	8004c20 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8004c1c:	f7fb fb90 	bl	8000340 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8004c20:	4805      	ldr	r0, [pc, #20]	; (8004c38 <MX_USB_DEVICE_Init+0x54>)
 8004c22:	f7fe ff96 	bl	8003b52 <USBD_Start>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d001      	beq.n	8004c30 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8004c2c:	f7fb fb88 	bl	8000340 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8004c30:	bf00      	nop
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	2000012c 	.word	0x2000012c
 8004c38:	200003c0 	.word	0x200003c0
 8004c3c:	20000018 	.word	0x20000018
 8004c40:	2000011c 	.word	0x2000011c

08004c44 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8004c48:	2200      	movs	r2, #0
 8004c4a:	4905      	ldr	r1, [pc, #20]	; (8004c60 <CDC_Init_FS+0x1c>)
 8004c4c:	4805      	ldr	r0, [pc, #20]	; (8004c64 <CDC_Init_FS+0x20>)
 8004c4e:	f7fe feb7 	bl	80039c0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8004c52:	4905      	ldr	r1, [pc, #20]	; (8004c68 <CDC_Init_FS+0x24>)
 8004c54:	4803      	ldr	r0, [pc, #12]	; (8004c64 <CDC_Init_FS+0x20>)
 8004c56:	f7fe fecc 	bl	80039f2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8004c5a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	200006c4 	.word	0x200006c4
 8004c64:	200003c0 	.word	0x200003c0
 8004c68:	20000684 	.word	0x20000684

08004c6c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8004c70:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bc80      	pop	{r7}
 8004c78:	4770      	bx	lr
	...

08004c7c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b083      	sub	sp, #12
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	4603      	mov	r3, r0
 8004c84:	6039      	str	r1, [r7, #0]
 8004c86:	71fb      	strb	r3, [r7, #7]
 8004c88:	4613      	mov	r3, r2
 8004c8a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8004c8c:	79fb      	ldrb	r3, [r7, #7]
 8004c8e:	2b23      	cmp	r3, #35	; 0x23
 8004c90:	d84a      	bhi.n	8004d28 <CDC_Control_FS+0xac>
 8004c92:	a201      	add	r2, pc, #4	; (adr r2, 8004c98 <CDC_Control_FS+0x1c>)
 8004c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c98:	08004d29 	.word	0x08004d29
 8004c9c:	08004d29 	.word	0x08004d29
 8004ca0:	08004d29 	.word	0x08004d29
 8004ca4:	08004d29 	.word	0x08004d29
 8004ca8:	08004d29 	.word	0x08004d29
 8004cac:	08004d29 	.word	0x08004d29
 8004cb0:	08004d29 	.word	0x08004d29
 8004cb4:	08004d29 	.word	0x08004d29
 8004cb8:	08004d29 	.word	0x08004d29
 8004cbc:	08004d29 	.word	0x08004d29
 8004cc0:	08004d29 	.word	0x08004d29
 8004cc4:	08004d29 	.word	0x08004d29
 8004cc8:	08004d29 	.word	0x08004d29
 8004ccc:	08004d29 	.word	0x08004d29
 8004cd0:	08004d29 	.word	0x08004d29
 8004cd4:	08004d29 	.word	0x08004d29
 8004cd8:	08004d29 	.word	0x08004d29
 8004cdc:	08004d29 	.word	0x08004d29
 8004ce0:	08004d29 	.word	0x08004d29
 8004ce4:	08004d29 	.word	0x08004d29
 8004ce8:	08004d29 	.word	0x08004d29
 8004cec:	08004d29 	.word	0x08004d29
 8004cf0:	08004d29 	.word	0x08004d29
 8004cf4:	08004d29 	.word	0x08004d29
 8004cf8:	08004d29 	.word	0x08004d29
 8004cfc:	08004d29 	.word	0x08004d29
 8004d00:	08004d29 	.word	0x08004d29
 8004d04:	08004d29 	.word	0x08004d29
 8004d08:	08004d29 	.word	0x08004d29
 8004d0c:	08004d29 	.word	0x08004d29
 8004d10:	08004d29 	.word	0x08004d29
 8004d14:	08004d29 	.word	0x08004d29
 8004d18:	08004d29 	.word	0x08004d29
 8004d1c:	08004d29 	.word	0x08004d29
 8004d20:	08004d29 	.word	0x08004d29
 8004d24:	08004d29 	.word	0x08004d29
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8004d28:	bf00      	nop
  }

  return (USBD_OK);
 8004d2a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	370c      	adds	r7, #12
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bc80      	pop	{r7}
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop

08004d38 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b082      	sub	sp, #8
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8004d42:	6879      	ldr	r1, [r7, #4]
 8004d44:	4805      	ldr	r0, [pc, #20]	; (8004d5c <CDC_Receive_FS+0x24>)
 8004d46:	f7fe fe54 	bl	80039f2 <USBD_CDC_SetRxBuffer>
  //USBD_CDC_ReceivePacket(&hUsbDeviceFS);
  return (USBD_CDC_ReceivePacket(&hUsbDeviceFS));
 8004d4a:	4804      	ldr	r0, [pc, #16]	; (8004d5c <CDC_Receive_FS+0x24>)
 8004d4c:	f7fe fe93 	bl	8003a76 <USBD_CDC_ReceivePacket>
 8004d50:	4603      	mov	r3, r0
 8004d52:	b25b      	sxtb	r3, r3
  /* USER CODE END 6 */
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3708      	adds	r7, #8
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	200003c0 	.word	0x200003c0

08004d60 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b084      	sub	sp, #16
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
 8004d68:	460b      	mov	r3, r1
 8004d6a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8004d70:	4b0d      	ldr	r3, [pc, #52]	; (8004da8 <CDC_Transmit_FS+0x48>)
 8004d72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004d76:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d001      	beq.n	8004d86 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e00b      	b.n	8004d9e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8004d86:	887b      	ldrh	r3, [r7, #2]
 8004d88:	461a      	mov	r2, r3
 8004d8a:	6879      	ldr	r1, [r7, #4]
 8004d8c:	4806      	ldr	r0, [pc, #24]	; (8004da8 <CDC_Transmit_FS+0x48>)
 8004d8e:	f7fe fe17 	bl	80039c0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8004d92:	4805      	ldr	r0, [pc, #20]	; (8004da8 <CDC_Transmit_FS+0x48>)
 8004d94:	f7fe fe40 	bl	8003a18 <USBD_CDC_TransmitPacket>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8004d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3710      	adds	r7, #16
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	200003c0 	.word	0x200003c0

08004dac <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b083      	sub	sp, #12
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	4603      	mov	r3, r0
 8004db4:	6039      	str	r1, [r7, #0]
 8004db6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	2212      	movs	r2, #18
 8004dbc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8004dbe:	4b03      	ldr	r3, [pc, #12]	; (8004dcc <USBD_FS_DeviceDescriptor+0x20>)
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bc80      	pop	{r7}
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	20000148 	.word	0x20000148

08004dd0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	6039      	str	r1, [r7, #0]
 8004dda:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	2204      	movs	r2, #4
 8004de0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8004de2:	4b03      	ldr	r3, [pc, #12]	; (8004df0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bc80      	pop	{r7}
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	2000015c 	.word	0x2000015c

08004df4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	6039      	str	r1, [r7, #0]
 8004dfe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8004e00:	79fb      	ldrb	r3, [r7, #7]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d105      	bne.n	8004e12 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004e06:	683a      	ldr	r2, [r7, #0]
 8004e08:	4907      	ldr	r1, [pc, #28]	; (8004e28 <USBD_FS_ProductStrDescriptor+0x34>)
 8004e0a:	4808      	ldr	r0, [pc, #32]	; (8004e2c <USBD_FS_ProductStrDescriptor+0x38>)
 8004e0c:	f7ff fe0d 	bl	8004a2a <USBD_GetString>
 8004e10:	e004      	b.n	8004e1c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004e12:	683a      	ldr	r2, [r7, #0]
 8004e14:	4904      	ldr	r1, [pc, #16]	; (8004e28 <USBD_FS_ProductStrDescriptor+0x34>)
 8004e16:	4805      	ldr	r0, [pc, #20]	; (8004e2c <USBD_FS_ProductStrDescriptor+0x38>)
 8004e18:	f7ff fe07 	bl	8004a2a <USBD_GetString>
  }
  return USBD_StrDesc;
 8004e1c:	4b02      	ldr	r3, [pc, #8]	; (8004e28 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3708      	adds	r7, #8
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	20000704 	.word	0x20000704
 8004e2c:	08005588 	.word	0x08005588

08004e30 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b082      	sub	sp, #8
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	4603      	mov	r3, r0
 8004e38:	6039      	str	r1, [r7, #0]
 8004e3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	4904      	ldr	r1, [pc, #16]	; (8004e50 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8004e40:	4804      	ldr	r0, [pc, #16]	; (8004e54 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8004e42:	f7ff fdf2 	bl	8004a2a <USBD_GetString>
  return USBD_StrDesc;
 8004e46:	4b02      	ldr	r3, [pc, #8]	; (8004e50 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3708      	adds	r7, #8
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	20000704 	.word	0x20000704
 8004e54:	080055a0 	.word	0x080055a0

08004e58 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	4603      	mov	r3, r0
 8004e60:	6039      	str	r1, [r7, #0]
 8004e62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	221a      	movs	r2, #26
 8004e68:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8004e6a:	f000 f843 	bl	8004ef4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8004e6e:	4b02      	ldr	r3, [pc, #8]	; (8004e78 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3708      	adds	r7, #8
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	20000160 	.word	0x20000160

08004e7c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	4603      	mov	r3, r0
 8004e84:	6039      	str	r1, [r7, #0]
 8004e86:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8004e88:	79fb      	ldrb	r3, [r7, #7]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d105      	bne.n	8004e9a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8004e8e:	683a      	ldr	r2, [r7, #0]
 8004e90:	4907      	ldr	r1, [pc, #28]	; (8004eb0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8004e92:	4808      	ldr	r0, [pc, #32]	; (8004eb4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8004e94:	f7ff fdc9 	bl	8004a2a <USBD_GetString>
 8004e98:	e004      	b.n	8004ea4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8004e9a:	683a      	ldr	r2, [r7, #0]
 8004e9c:	4904      	ldr	r1, [pc, #16]	; (8004eb0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8004e9e:	4805      	ldr	r0, [pc, #20]	; (8004eb4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8004ea0:	f7ff fdc3 	bl	8004a2a <USBD_GetString>
  }
  return USBD_StrDesc;
 8004ea4:	4b02      	ldr	r3, [pc, #8]	; (8004eb0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3708      	adds	r7, #8
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	20000704 	.word	0x20000704
 8004eb4:	080055b4 	.word	0x080055b4

08004eb8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b082      	sub	sp, #8
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	6039      	str	r1, [r7, #0]
 8004ec2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8004ec4:	79fb      	ldrb	r3, [r7, #7]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d105      	bne.n	8004ed6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8004eca:	683a      	ldr	r2, [r7, #0]
 8004ecc:	4907      	ldr	r1, [pc, #28]	; (8004eec <USBD_FS_InterfaceStrDescriptor+0x34>)
 8004ece:	4808      	ldr	r0, [pc, #32]	; (8004ef0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8004ed0:	f7ff fdab 	bl	8004a2a <USBD_GetString>
 8004ed4:	e004      	b.n	8004ee0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8004ed6:	683a      	ldr	r2, [r7, #0]
 8004ed8:	4904      	ldr	r1, [pc, #16]	; (8004eec <USBD_FS_InterfaceStrDescriptor+0x34>)
 8004eda:	4805      	ldr	r0, [pc, #20]	; (8004ef0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8004edc:	f7ff fda5 	bl	8004a2a <USBD_GetString>
  }
  return USBD_StrDesc;
 8004ee0:	4b02      	ldr	r3, [pc, #8]	; (8004eec <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3708      	adds	r7, #8
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	20000704 	.word	0x20000704
 8004ef0:	080055c0 	.word	0x080055c0

08004ef4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8004efa:	4b0f      	ldr	r3, [pc, #60]	; (8004f38 <Get_SerialNum+0x44>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8004f00:	4b0e      	ldr	r3, [pc, #56]	; (8004f3c <Get_SerialNum+0x48>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8004f06:	4b0e      	ldr	r3, [pc, #56]	; (8004f40 <Get_SerialNum+0x4c>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8004f0c:	68fa      	ldr	r2, [r7, #12]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4413      	add	r3, r2
 8004f12:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d009      	beq.n	8004f2e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8004f1a:	2208      	movs	r2, #8
 8004f1c:	4909      	ldr	r1, [pc, #36]	; (8004f44 <Get_SerialNum+0x50>)
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	f000 f814 	bl	8004f4c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8004f24:	2204      	movs	r2, #4
 8004f26:	4908      	ldr	r1, [pc, #32]	; (8004f48 <Get_SerialNum+0x54>)
 8004f28:	68b8      	ldr	r0, [r7, #8]
 8004f2a:	f000 f80f 	bl	8004f4c <IntToUnicode>
  }
}
 8004f2e:	bf00      	nop
 8004f30:	3710      	adds	r7, #16
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	1ffff7e8 	.word	0x1ffff7e8
 8004f3c:	1ffff7ec 	.word	0x1ffff7ec
 8004f40:	1ffff7f0 	.word	0x1ffff7f0
 8004f44:	20000162 	.word	0x20000162
 8004f48:	20000172 	.word	0x20000172

08004f4c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b087      	sub	sp, #28
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	4613      	mov	r3, r2
 8004f58:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8004f5e:	2300      	movs	r3, #0
 8004f60:	75fb      	strb	r3, [r7, #23]
 8004f62:	e027      	b.n	8004fb4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	0f1b      	lsrs	r3, r3, #28
 8004f68:	2b09      	cmp	r3, #9
 8004f6a:	d80b      	bhi.n	8004f84 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	0f1b      	lsrs	r3, r3, #28
 8004f70:	b2da      	uxtb	r2, r3
 8004f72:	7dfb      	ldrb	r3, [r7, #23]
 8004f74:	005b      	lsls	r3, r3, #1
 8004f76:	4619      	mov	r1, r3
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	440b      	add	r3, r1
 8004f7c:	3230      	adds	r2, #48	; 0x30
 8004f7e:	b2d2      	uxtb	r2, r2
 8004f80:	701a      	strb	r2, [r3, #0]
 8004f82:	e00a      	b.n	8004f9a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	0f1b      	lsrs	r3, r3, #28
 8004f88:	b2da      	uxtb	r2, r3
 8004f8a:	7dfb      	ldrb	r3, [r7, #23]
 8004f8c:	005b      	lsls	r3, r3, #1
 8004f8e:	4619      	mov	r1, r3
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	440b      	add	r3, r1
 8004f94:	3237      	adds	r2, #55	; 0x37
 8004f96:	b2d2      	uxtb	r2, r2
 8004f98:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	011b      	lsls	r3, r3, #4
 8004f9e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8004fa0:	7dfb      	ldrb	r3, [r7, #23]
 8004fa2:	005b      	lsls	r3, r3, #1
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	68ba      	ldr	r2, [r7, #8]
 8004fa8:	4413      	add	r3, r2
 8004faa:	2200      	movs	r2, #0
 8004fac:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8004fae:	7dfb      	ldrb	r3, [r7, #23]
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	75fb      	strb	r3, [r7, #23]
 8004fb4:	7dfa      	ldrb	r2, [r7, #23]
 8004fb6:	79fb      	ldrb	r3, [r7, #7]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d3d3      	bcc.n	8004f64 <IntToUnicode+0x18>
  }
}
 8004fbc:	bf00      	nop
 8004fbe:	371c      	adds	r7, #28
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bc80      	pop	{r7}
 8004fc4:	4770      	bx	lr
	...

08004fc8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a0d      	ldr	r2, [pc, #52]	; (800500c <HAL_PCD_MspInit+0x44>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d113      	bne.n	8005002 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8004fda:	4b0d      	ldr	r3, [pc, #52]	; (8005010 <HAL_PCD_MspInit+0x48>)
 8004fdc:	69db      	ldr	r3, [r3, #28]
 8004fde:	4a0c      	ldr	r2, [pc, #48]	; (8005010 <HAL_PCD_MspInit+0x48>)
 8004fe0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004fe4:	61d3      	str	r3, [r2, #28]
 8004fe6:	4b0a      	ldr	r3, [pc, #40]	; (8005010 <HAL_PCD_MspInit+0x48>)
 8004fe8:	69db      	ldr	r3, [r3, #28]
 8004fea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004fee:	60fb      	str	r3, [r7, #12]
 8004ff0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	2100      	movs	r1, #0
 8004ff6:	2014      	movs	r0, #20
 8004ff8:	f7fb fbc3 	bl	8000782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8004ffc:	2014      	movs	r0, #20
 8004ffe:	f7fb fbdc 	bl	80007ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8005002:	bf00      	nop
 8005004:	3710      	adds	r7, #16
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	40005c00 	.word	0x40005c00
 8005010:	40021000 	.word	0x40021000

08005014 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8005028:	4619      	mov	r1, r3
 800502a:	4610      	mov	r0, r2
 800502c:	f7fe fdd9 	bl	8003be2 <USBD_LL_SetupStage>
}
 8005030:	bf00      	nop
 8005032:	3708      	adds	r7, #8
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}

08005038 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b082      	sub	sp, #8
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	460b      	mov	r3, r1
 8005042:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800504a:	78fb      	ldrb	r3, [r7, #3]
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	015b      	lsls	r3, r3, #5
 8005050:	4413      	add	r3, r2
 8005052:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	78fb      	ldrb	r3, [r7, #3]
 800505a:	4619      	mov	r1, r3
 800505c:	f7fe fe0c 	bl	8003c78 <USBD_LL_DataOutStage>
}
 8005060:	bf00      	nop
 8005062:	3708      	adds	r7, #8
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b082      	sub	sp, #8
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	460b      	mov	r3, r1
 8005072:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800507a:	78fb      	ldrb	r3, [r7, #3]
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	015b      	lsls	r3, r3, #5
 8005080:	4413      	add	r3, r2
 8005082:	333c      	adds	r3, #60	; 0x3c
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	78fb      	ldrb	r3, [r7, #3]
 8005088:	4619      	mov	r1, r3
 800508a:	f7fe fe66 	bl	8003d5a <USBD_LL_DataInStage>
}
 800508e:	bf00      	nop
 8005090:	3708      	adds	r7, #8
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}

08005096 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8005096:	b580      	push	{r7, lr}
 8005098:	b082      	sub	sp, #8
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80050a4:	4618      	mov	r0, r3
 80050a6:	f7fe ff76 	bl	8003f96 <USBD_LL_SOF>
}
 80050aa:	bf00      	nop
 80050ac:	3708      	adds	r7, #8
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}

080050b2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 80050b2:	b580      	push	{r7, lr}
 80050b4:	b084      	sub	sp, #16
 80050b6:	af00      	add	r7, sp, #0
 80050b8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80050ba:	2301      	movs	r3, #1
 80050bc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	2b02      	cmp	r3, #2
 80050c4:	d001      	beq.n	80050ca <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80050c6:	f7fb f93b 	bl	8000340 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80050d0:	7bfa      	ldrb	r2, [r7, #15]
 80050d2:	4611      	mov	r1, r2
 80050d4:	4618      	mov	r0, r3
 80050d6:	f7fe ff26 	bl	8003f26 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80050e0:	4618      	mov	r0, r3
 80050e2:	f7fe fedf 	bl	8003ea4 <USBD_LL_Reset>
}
 80050e6:	bf00      	nop
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
	...

080050f0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b082      	sub	sp, #8
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80050fe:	4618      	mov	r0, r3
 8005100:	f7fe ff20 	bl	8003f44 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d005      	beq.n	8005118 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800510c:	4b04      	ldr	r3, [pc, #16]	; (8005120 <HAL_PCD_SuspendCallback+0x30>)
 800510e:	691b      	ldr	r3, [r3, #16]
 8005110:	4a03      	ldr	r2, [pc, #12]	; (8005120 <HAL_PCD_SuspendCallback+0x30>)
 8005112:	f043 0306 	orr.w	r3, r3, #6
 8005116:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8005118:	bf00      	nop
 800511a:	3708      	adds	r7, #8
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}
 8005120:	e000ed00 	.word	0xe000ed00

08005124 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b082      	sub	sp, #8
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8005132:	4618      	mov	r0, r3
 8005134:	f7fe ff1a 	bl	8003f6c <USBD_LL_Resume>
}
 8005138:	bf00      	nop
 800513a:	3708      	adds	r7, #8
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8005148:	4a28      	ldr	r2, [pc, #160]	; (80051ec <USBD_LL_Init+0xac>)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	4a26      	ldr	r2, [pc, #152]	; (80051ec <USBD_LL_Init+0xac>)
 8005154:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8005158:	4b24      	ldr	r3, [pc, #144]	; (80051ec <USBD_LL_Init+0xac>)
 800515a:	4a25      	ldr	r2, [pc, #148]	; (80051f0 <USBD_LL_Init+0xb0>)
 800515c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800515e:	4b23      	ldr	r3, [pc, #140]	; (80051ec <USBD_LL_Init+0xac>)
 8005160:	2208      	movs	r2, #8
 8005162:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8005164:	4b21      	ldr	r3, [pc, #132]	; (80051ec <USBD_LL_Init+0xac>)
 8005166:	2202      	movs	r2, #2
 8005168:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800516a:	4b20      	ldr	r3, [pc, #128]	; (80051ec <USBD_LL_Init+0xac>)
 800516c:	2200      	movs	r2, #0
 800516e:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8005170:	4b1e      	ldr	r3, [pc, #120]	; (80051ec <USBD_LL_Init+0xac>)
 8005172:	2200      	movs	r2, #0
 8005174:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8005176:	4b1d      	ldr	r3, [pc, #116]	; (80051ec <USBD_LL_Init+0xac>)
 8005178:	2200      	movs	r2, #0
 800517a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800517c:	481b      	ldr	r0, [pc, #108]	; (80051ec <USBD_LL_Init+0xac>)
 800517e:	f7fb fcc1 	bl	8000b04 <HAL_PCD_Init>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d001      	beq.n	800518c <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8005188:	f7fb f8da 	bl	8000340 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8005192:	2318      	movs	r3, #24
 8005194:	2200      	movs	r2, #0
 8005196:	2100      	movs	r1, #0
 8005198:	f7fc fb5a 	bl	8001850 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80051a2:	2358      	movs	r3, #88	; 0x58
 80051a4:	2200      	movs	r2, #0
 80051a6:	2180      	movs	r1, #128	; 0x80
 80051a8:	f7fc fb52 	bl	8001850 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80051b2:	23c0      	movs	r3, #192	; 0xc0
 80051b4:	2200      	movs	r2, #0
 80051b6:	2181      	movs	r1, #129	; 0x81
 80051b8:	f7fc fb4a 	bl	8001850 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80051c2:	f44f 7388 	mov.w	r3, #272	; 0x110
 80051c6:	2200      	movs	r2, #0
 80051c8:	2101      	movs	r1, #1
 80051ca:	f7fc fb41 	bl	8001850 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80051d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80051d8:	2200      	movs	r2, #0
 80051da:	2182      	movs	r1, #130	; 0x82
 80051dc:	f7fc fb38 	bl	8001850 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80051e0:	2300      	movs	r3, #0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3708      	adds	r7, #8
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	20000804 	.word	0x20000804
 80051f0:	40005c00 	.word	0x40005c00

080051f4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b084      	sub	sp, #16
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80051fc:	2300      	movs	r3, #0
 80051fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8005200:	2300      	movs	r3, #0
 8005202:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800520a:	4618      	mov	r0, r3
 800520c:	f7fb fd5b 	bl	8000cc6 <HAL_PCD_Start>
 8005210:	4603      	mov	r3, r0
 8005212:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005214:	7bfb      	ldrb	r3, [r7, #15]
 8005216:	4618      	mov	r0, r3
 8005218:	f000 f948 	bl	80054ac <USBD_Get_USB_Status>
 800521c:	4603      	mov	r3, r0
 800521e:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8005220:	7bbb      	ldrb	r3, [r7, #14]
}
 8005222:	4618      	mov	r0, r3
 8005224:	3710      	adds	r7, #16
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b084      	sub	sp, #16
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
 8005232:	4608      	mov	r0, r1
 8005234:	4611      	mov	r1, r2
 8005236:	461a      	mov	r2, r3
 8005238:	4603      	mov	r3, r0
 800523a:	70fb      	strb	r3, [r7, #3]
 800523c:	460b      	mov	r3, r1
 800523e:	70bb      	strb	r3, [r7, #2]
 8005240:	4613      	mov	r3, r2
 8005242:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8005244:	2300      	movs	r3, #0
 8005246:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8005248:	2300      	movs	r3, #0
 800524a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8005252:	78bb      	ldrb	r3, [r7, #2]
 8005254:	883a      	ldrh	r2, [r7, #0]
 8005256:	78f9      	ldrb	r1, [r7, #3]
 8005258:	f7fb fe8e 	bl	8000f78 <HAL_PCD_EP_Open>
 800525c:	4603      	mov	r3, r0
 800525e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8005260:	7bfb      	ldrb	r3, [r7, #15]
 8005262:	4618      	mov	r0, r3
 8005264:	f000 f922 	bl	80054ac <USBD_Get_USB_Status>
 8005268:	4603      	mov	r3, r0
 800526a:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 800526c:	7bbb      	ldrb	r3, [r7, #14]
}
 800526e:	4618      	mov	r0, r3
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}

08005276 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005276:	b580      	push	{r7, lr}
 8005278:	b084      	sub	sp, #16
 800527a:	af00      	add	r7, sp, #0
 800527c:	6078      	str	r0, [r7, #4]
 800527e:	460b      	mov	r3, r1
 8005280:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8005282:	2300      	movs	r3, #0
 8005284:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8005286:	2300      	movs	r3, #0
 8005288:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005290:	78fa      	ldrb	r2, [r7, #3]
 8005292:	4611      	mov	r1, r2
 8005294:	4618      	mov	r0, r3
 8005296:	f7fb fecf 	bl	8001038 <HAL_PCD_EP_Close>
 800529a:	4603      	mov	r3, r0
 800529c:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800529e:	7bfb      	ldrb	r3, [r7, #15]
 80052a0:	4618      	mov	r0, r3
 80052a2:	f000 f903 	bl	80054ac <USBD_Get_USB_Status>
 80052a6:	4603      	mov	r3, r0
 80052a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 80052aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3710      	adds	r7, #16
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	460b      	mov	r3, r1
 80052be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80052c0:	2300      	movs	r3, #0
 80052c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80052c4:	2300      	movs	r3, #0
 80052c6:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80052ce:	78fa      	ldrb	r2, [r7, #3]
 80052d0:	4611      	mov	r1, r2
 80052d2:	4618      	mov	r0, r3
 80052d4:	f7fb ff79 	bl	80011ca <HAL_PCD_EP_SetStall>
 80052d8:	4603      	mov	r3, r0
 80052da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80052dc:	7bfb      	ldrb	r3, [r7, #15]
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 f8e4 	bl	80054ac <USBD_Get_USB_Status>
 80052e4:	4603      	mov	r3, r0
 80052e6:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 80052e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}

080052f2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80052f2:	b580      	push	{r7, lr}
 80052f4:	b084      	sub	sp, #16
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	6078      	str	r0, [r7, #4]
 80052fa:	460b      	mov	r3, r1
 80052fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80052fe:	2300      	movs	r3, #0
 8005300:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8005302:	2300      	movs	r3, #0
 8005304:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800530c:	78fa      	ldrb	r2, [r7, #3]
 800530e:	4611      	mov	r1, r2
 8005310:	4618      	mov	r0, r3
 8005312:	f7fb ffb4 	bl	800127e <HAL_PCD_EP_ClrStall>
 8005316:	4603      	mov	r3, r0
 8005318:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800531a:	7bfb      	ldrb	r3, [r7, #15]
 800531c:	4618      	mov	r0, r3
 800531e:	f000 f8c5 	bl	80054ac <USBD_Get_USB_Status>
 8005322:	4603      	mov	r3, r0
 8005324:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 8005326:	7bbb      	ldrb	r3, [r7, #14]
}
 8005328:	4618      	mov	r0, r3
 800532a:	3710      	adds	r7, #16
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005330:	b480      	push	{r7}
 8005332:	b085      	sub	sp, #20
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	460b      	mov	r3, r1
 800533a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005342:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8005344:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005348:	2b00      	cmp	r3, #0
 800534a:	da08      	bge.n	800535e <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800534c:	78fb      	ldrb	r3, [r7, #3]
 800534e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005352:	68fa      	ldr	r2, [r7, #12]
 8005354:	015b      	lsls	r3, r3, #5
 8005356:	4413      	add	r3, r2
 8005358:	332a      	adds	r3, #42	; 0x2a
 800535a:	781b      	ldrb	r3, [r3, #0]
 800535c:	e008      	b.n	8005370 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800535e:	78fb      	ldrb	r3, [r7, #3]
 8005360:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005364:	68fa      	ldr	r2, [r7, #12]
 8005366:	015b      	lsls	r3, r3, #5
 8005368:	4413      	add	r3, r2
 800536a:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800536e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8005370:	4618      	mov	r0, r3
 8005372:	3714      	adds	r7, #20
 8005374:	46bd      	mov	sp, r7
 8005376:	bc80      	pop	{r7}
 8005378:	4770      	bx	lr

0800537a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800537a:	b580      	push	{r7, lr}
 800537c:	b084      	sub	sp, #16
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
 8005382:	460b      	mov	r3, r1
 8005384:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8005386:	2300      	movs	r3, #0
 8005388:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800538a:	2300      	movs	r3, #0
 800538c:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005394:	78fa      	ldrb	r2, [r7, #3]
 8005396:	4611      	mov	r1, r2
 8005398:	4618      	mov	r0, r3
 800539a:	f7fb fdc8 	bl	8000f2e <HAL_PCD_SetAddress>
 800539e:	4603      	mov	r3, r0
 80053a0:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80053a2:	7bfb      	ldrb	r3, [r7, #15]
 80053a4:	4618      	mov	r0, r3
 80053a6:	f000 f881 	bl	80054ac <USBD_Get_USB_Status>
 80053aa:	4603      	mov	r3, r0
 80053ac:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 80053ae:	7bbb      	ldrb	r3, [r7, #14]
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3710      	adds	r7, #16
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}

080053b8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b086      	sub	sp, #24
 80053bc:	af00      	add	r7, sp, #0
 80053be:	60f8      	str	r0, [r7, #12]
 80053c0:	607a      	str	r2, [r7, #4]
 80053c2:	461a      	mov	r2, r3
 80053c4:	460b      	mov	r3, r1
 80053c6:	72fb      	strb	r3, [r7, #11]
 80053c8:	4613      	mov	r3, r2
 80053ca:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80053cc:	2300      	movs	r3, #0
 80053ce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80053d0:	2300      	movs	r3, #0
 80053d2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80053da:	893b      	ldrh	r3, [r7, #8]
 80053dc:	7af9      	ldrb	r1, [r7, #11]
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	f7fb feba 	bl	8001158 <HAL_PCD_EP_Transmit>
 80053e4:	4603      	mov	r3, r0
 80053e6:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80053e8:	7dfb      	ldrb	r3, [r7, #23]
 80053ea:	4618      	mov	r0, r3
 80053ec:	f000 f85e 	bl	80054ac <USBD_Get_USB_Status>
 80053f0:	4603      	mov	r3, r0
 80053f2:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 80053f4:	7dbb      	ldrb	r3, [r7, #22]
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3718      	adds	r7, #24
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}

080053fe <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80053fe:	b580      	push	{r7, lr}
 8005400:	b086      	sub	sp, #24
 8005402:	af00      	add	r7, sp, #0
 8005404:	60f8      	str	r0, [r7, #12]
 8005406:	607a      	str	r2, [r7, #4]
 8005408:	461a      	mov	r2, r3
 800540a:	460b      	mov	r3, r1
 800540c:	72fb      	strb	r3, [r7, #11]
 800540e:	4613      	mov	r3, r2
 8005410:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8005412:	2300      	movs	r3, #0
 8005414:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8005416:	2300      	movs	r3, #0
 8005418:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8005420:	893b      	ldrh	r3, [r7, #8]
 8005422:	7af9      	ldrb	r1, [r7, #11]
 8005424:	687a      	ldr	r2, [r7, #4]
 8005426:	f7fb fe49 	bl	80010bc <HAL_PCD_EP_Receive>
 800542a:	4603      	mov	r3, r0
 800542c:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800542e:	7dfb      	ldrb	r3, [r7, #23]
 8005430:	4618      	mov	r0, r3
 8005432:	f000 f83b 	bl	80054ac <USBD_Get_USB_Status>
 8005436:	4603      	mov	r3, r0
 8005438:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 800543a:	7dbb      	ldrb	r3, [r7, #22]
}
 800543c:	4618      	mov	r0, r3
 800543e:	3718      	adds	r7, #24
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}

08005444 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b082      	sub	sp, #8
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	460b      	mov	r3, r1
 800544e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005456:	78fa      	ldrb	r2, [r7, #3]
 8005458:	4611      	mov	r1, r2
 800545a:	4618      	mov	r0, r3
 800545c:	f7fb fe68 	bl	8001130 <HAL_PCD_EP_GetRxCount>
 8005460:	4603      	mov	r3, r0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3708      	adds	r7, #8
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
	...

0800546c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8005474:	4b02      	ldr	r3, [pc, #8]	; (8005480 <USBD_static_malloc+0x14>)
}
 8005476:	4618      	mov	r0, r3
 8005478:	370c      	adds	r7, #12
 800547a:	46bd      	mov	sp, r7
 800547c:	bc80      	pop	{r7}
 800547e:	4770      	bx	lr
 8005480:	2000019c 	.word	0x2000019c

08005484 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8005484:	b480      	push	{r7}
 8005486:	b083      	sub	sp, #12
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]

}
 800548c:	bf00      	nop
 800548e:	370c      	adds	r7, #12
 8005490:	46bd      	mov	sp, r7
 8005492:	bc80      	pop	{r7}
 8005494:	4770      	bx	lr

08005496 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8005496:	b480      	push	{r7}
 8005498:	b083      	sub	sp, #12
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
 800549e:	460b      	mov	r3, r1
 80054a0:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 80054a2:	bf00      	nop
 80054a4:	370c      	adds	r7, #12
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bc80      	pop	{r7}
 80054aa:	4770      	bx	lr

080054ac <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b085      	sub	sp, #20
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	4603      	mov	r3, r0
 80054b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80054b6:	2300      	movs	r3, #0
 80054b8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80054ba:	79fb      	ldrb	r3, [r7, #7]
 80054bc:	2b03      	cmp	r3, #3
 80054be:	d817      	bhi.n	80054f0 <USBD_Get_USB_Status+0x44>
 80054c0:	a201      	add	r2, pc, #4	; (adr r2, 80054c8 <USBD_Get_USB_Status+0x1c>)
 80054c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054c6:	bf00      	nop
 80054c8:	080054d9 	.word	0x080054d9
 80054cc:	080054df 	.word	0x080054df
 80054d0:	080054e5 	.word	0x080054e5
 80054d4:	080054eb 	.word	0x080054eb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80054d8:	2300      	movs	r3, #0
 80054da:	73fb      	strb	r3, [r7, #15]
    break;
 80054dc:	e00b      	b.n	80054f6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80054de:	2302      	movs	r3, #2
 80054e0:	73fb      	strb	r3, [r7, #15]
    break;
 80054e2:	e008      	b.n	80054f6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80054e4:	2301      	movs	r3, #1
 80054e6:	73fb      	strb	r3, [r7, #15]
    break;
 80054e8:	e005      	b.n	80054f6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80054ea:	2302      	movs	r3, #2
 80054ec:	73fb      	strb	r3, [r7, #15]
    break;
 80054ee:	e002      	b.n	80054f6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80054f0:	2302      	movs	r3, #2
 80054f2:	73fb      	strb	r3, [r7, #15]
    break;
 80054f4:	bf00      	nop
  }
  return usb_status;
 80054f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3714      	adds	r7, #20
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bc80      	pop	{r7}
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop

08005504 <__libc_init_array>:
 8005504:	b570      	push	{r4, r5, r6, lr}
 8005506:	2500      	movs	r5, #0
 8005508:	4e0c      	ldr	r6, [pc, #48]	; (800553c <__libc_init_array+0x38>)
 800550a:	4c0d      	ldr	r4, [pc, #52]	; (8005540 <__libc_init_array+0x3c>)
 800550c:	1ba4      	subs	r4, r4, r6
 800550e:	10a4      	asrs	r4, r4, #2
 8005510:	42a5      	cmp	r5, r4
 8005512:	d109      	bne.n	8005528 <__libc_init_array+0x24>
 8005514:	f000 f822 	bl	800555c <_init>
 8005518:	2500      	movs	r5, #0
 800551a:	4e0a      	ldr	r6, [pc, #40]	; (8005544 <__libc_init_array+0x40>)
 800551c:	4c0a      	ldr	r4, [pc, #40]	; (8005548 <__libc_init_array+0x44>)
 800551e:	1ba4      	subs	r4, r4, r6
 8005520:	10a4      	asrs	r4, r4, #2
 8005522:	42a5      	cmp	r5, r4
 8005524:	d105      	bne.n	8005532 <__libc_init_array+0x2e>
 8005526:	bd70      	pop	{r4, r5, r6, pc}
 8005528:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800552c:	4798      	blx	r3
 800552e:	3501      	adds	r5, #1
 8005530:	e7ee      	b.n	8005510 <__libc_init_array+0xc>
 8005532:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005536:	4798      	blx	r3
 8005538:	3501      	adds	r5, #1
 800553a:	e7f2      	b.n	8005522 <__libc_init_array+0x1e>
 800553c:	080055e0 	.word	0x080055e0
 8005540:	080055e0 	.word	0x080055e0
 8005544:	080055e0 	.word	0x080055e0
 8005548:	080055e4 	.word	0x080055e4

0800554c <memset>:
 800554c:	4603      	mov	r3, r0
 800554e:	4402      	add	r2, r0
 8005550:	4293      	cmp	r3, r2
 8005552:	d100      	bne.n	8005556 <memset+0xa>
 8005554:	4770      	bx	lr
 8005556:	f803 1b01 	strb.w	r1, [r3], #1
 800555a:	e7f9      	b.n	8005550 <memset+0x4>

0800555c <_init>:
 800555c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800555e:	bf00      	nop
 8005560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005562:	bc08      	pop	{r3}
 8005564:	469e      	mov	lr, r3
 8005566:	4770      	bx	lr

08005568 <_fini>:
 8005568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800556a:	bf00      	nop
 800556c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800556e:	bc08      	pop	{r3}
 8005570:	469e      	mov	lr, r3
 8005572:	4770      	bx	lr
