#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a28c7ec2c0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x55a28c84ca10_0 .var "Clk", 0 0;
v0x55a28c84cab0_0 .var "Reset", 0 0;
v0x55a28c84cbc0_0 .var "Start", 0 0;
v0x55a28c84ccb0_0 .var/i "counter", 31 0;
v0x55a28c84cd50_0 .var/i "i", 31 0;
v0x55a28c84ce80_0 .var/i "outfile", 31 0;
S_0x55a28c7f4180 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x55a28c7ec2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x55a28c84b570_0 .net "ALUCrtl", 2 0, L_0x55a28c85fa20;  1 drivers
v0x55a28c84b680_0 .net "ALUOp", 1 0, L_0x55a28c84d990;  1 drivers
v0x55a28c84b790_0 .net "ALUSrc", 0 0, L_0x55a28c823300;  1 drivers
v0x55a28c84b880_0 .net "MUX_o", 31 0, L_0x55a28c84e3e0;  1 drivers
v0x55a28c84b970_0 .net "Op_i", 6 0, L_0x55a28c84cf60;  1 drivers
v0x55a28c84ba80_0 .net "RDaddr_i", 4 0, L_0x55a28c84d2a0;  1 drivers
v0x55a28c84bb20_0 .net "RDdata", 31 0, v0x55a28c845cd0_0;  1 drivers
v0x55a28c84bc10_0 .net "RS1addr_i", 4 0, L_0x55a28c84d0c0;  1 drivers
v0x55a28c84bcd0_0 .net "RS1data", 31 0, L_0x55a28c84e030;  1 drivers
v0x55a28c84be00_0 .net "RS2addr_i", 4 0, L_0x55a28c84d1b0;  1 drivers
v0x55a28c84bec0_0 .net "RS2data", 31 0, L_0x55a28c84e320;  1 drivers
L_0x7f5784892018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a28c84bfb0_0 .net "RegWrite", 0 0, L_0x7f5784892018;  1 drivers
v0x55a28c84c0a0_0 .net "ST_i", 11 0, L_0x55a28c84d340;  1 drivers
v0x55a28c84c160_0 .net "ST_o", 31 0, L_0x55a28c85e820;  1 drivers
o0x7f57848db048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a28c84c250_0 .net "Zero", 0 0, o0x7f57848db048;  0 drivers
v0x55a28c84c2f0_0 .net *"_s11", 6 0, L_0x55a28c84d430;  1 drivers
v0x55a28c84c3b0_0 .net *"_s13", 2 0, L_0x55a28c84d510;  1 drivers
v0x55a28c84c490_0 .net "clk_i", 0 0, v0x55a28c84ca10_0;  1 drivers
v0x55a28c84c580_0 .net "funct_i", 9 0, L_0x55a28c84d6c0;  1 drivers
v0x55a28c84c640_0 .net "instr_o", 31 0, L_0x55a28c84dad0;  1 drivers
v0x55a28c84c6e0_0 .net "pc_i", 31 0, L_0x55a28c84da30;  1 drivers
v0x55a28c84c7d0_0 .net "pc_o", 31 0, v0x55a28c849960_0;  1 drivers
v0x55a28c84c890_0 .net "rst_i", 0 0, v0x55a28c84cab0_0;  1 drivers
v0x55a28c84c930_0 .net "start_i", 0 0, v0x55a28c84cbc0_0;  1 drivers
L_0x55a28c84cf60 .part L_0x55a28c84dad0, 0, 7;
L_0x55a28c84d0c0 .part L_0x55a28c84dad0, 15, 5;
L_0x55a28c84d1b0 .part L_0x55a28c84dad0, 20, 5;
L_0x55a28c84d2a0 .part L_0x55a28c84dad0, 7, 5;
L_0x55a28c84d340 .part L_0x55a28c84dad0, 20, 12;
L_0x55a28c84d430 .part L_0x55a28c84dad0, 25, 7;
L_0x55a28c84d510 .part L_0x55a28c84dad0, 12, 3;
L_0x55a28c84d6c0 .concat [ 3 7 0 0], L_0x55a28c84d510, L_0x55a28c84d430;
S_0x55a28c7f0e80 .scope module, "ALU" "ALU" 3 91, 4 1 0, S_0x55a28c7f4180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x55a28c82a3b0_0 .net "ALUCtrl_i", 2 0, L_0x55a28c85fa20;  alias, 1 drivers
v0x55a28c7eda70_0 .net "Zero_o", 0 0, o0x7f57848db048;  alias, 0 drivers
v0x55a28c845b30_0 .net/s "data1_i", 31 0, L_0x55a28c84e030;  alias, 1 drivers
v0x55a28c845bf0_0 .net/s "data2_i", 31 0, L_0x55a28c84e3e0;  alias, 1 drivers
v0x55a28c845cd0_0 .var "data_o", 31 0;
E_0x55a28c7f8680 .event edge, v0x55a28c82a3b0_0, v0x55a28c845bf0_0, v0x55a28c845b30_0;
S_0x55a28c845ea0 .scope module, "ALU_Control" "ALU_Control" 3 101, 5 1 0, S_0x55a28c7f4180;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x55a28c85eba0 .functor OR 1, L_0x55a28c85e9d0, L_0x55a28c85ea70, C4<0>, C4<0>;
L_0x55a28c85ee60 .functor OR 1, L_0x55a28c85eba0, L_0x55a28c85ed90, C4<0>, C4<0>;
L_0x55a28c85f510 .functor AND 1, L_0x55a28c85f1e0, L_0x55a28c85f3c0, C4<1>, C4<1>;
L_0x55a28c85f7d0 .functor AND 1, L_0x55a28c85f510, L_0x55a28c85f670, C4<1>, C4<1>;
L_0x55a28c85f910 .functor OR 1, L_0x55a28c85f010, L_0x55a28c85f7d0, C4<0>, C4<0>;
L_0x55a28c85f760 .functor AND 1, L_0x55a28c85fb60, L_0x55a28c85fd90, C4<1>, C4<1>;
L_0x55a28c860360 .functor AND 1, L_0x55a28c860040, L_0x55a28c860270, C4<1>, C4<1>;
L_0x55a28c8605c0 .functor AND 1, L_0x55a28c860360, L_0x55a28c860470, C4<1>, C4<1>;
L_0x55a28c860720 .functor OR 1, L_0x55a28c85f760, L_0x55a28c8605c0, C4<0>, C4<0>;
v0x55a28c8460e0_0 .net "ALUCtrl_o", 2 0, L_0x55a28c85fa20;  alias, 1 drivers
v0x55a28c8461c0_0 .net "ALUOp_i", 1 0, L_0x55a28c84d990;  alias, 1 drivers
v0x55a28c846280_0 .net *"_s11", 0 0, L_0x55a28c85ed90;  1 drivers
v0x55a28c846320_0 .net *"_s12", 0 0, L_0x55a28c85ee60;  1 drivers
v0x55a28c8463e0_0 .net *"_s17", 0 0, L_0x55a28c85ef70;  1 drivers
v0x55a28c846510_0 .net *"_s19", 0 0, L_0x55a28c85f010;  1 drivers
v0x55a28c8465d0_0 .net *"_s21", 0 0, L_0x55a28c85f140;  1 drivers
v0x55a28c8466b0_0 .net *"_s23", 0 0, L_0x55a28c85f1e0;  1 drivers
v0x55a28c846770_0 .net *"_s25", 0 0, L_0x55a28c85f320;  1 drivers
v0x55a28c846850_0 .net *"_s27", 0 0, L_0x55a28c85f3c0;  1 drivers
v0x55a28c846910_0 .net *"_s28", 0 0, L_0x55a28c85f510;  1 drivers
v0x55a28c8469d0_0 .net *"_s3", 0 0, L_0x55a28c85e9d0;  1 drivers
v0x55a28c846ab0_0 .net *"_s31", 0 0, L_0x55a28c85f5d0;  1 drivers
v0x55a28c846b90_0 .net *"_s33", 0 0, L_0x55a28c85f670;  1 drivers
v0x55a28c846c50_0 .net *"_s34", 0 0, L_0x55a28c85f7d0;  1 drivers
v0x55a28c846d10_0 .net *"_s36", 0 0, L_0x55a28c85f910;  1 drivers
v0x55a28c846dd0_0 .net *"_s42", 0 0, L_0x55a28c85fb60;  1 drivers
v0x55a28c846eb0_0 .net *"_s44", 0 0, L_0x55a28c85fd90;  1 drivers
v0x55a28c846f90_0 .net *"_s45", 0 0, L_0x55a28c85f760;  1 drivers
v0x55a28c847050_0 .net *"_s48", 0 0, L_0x55a28c85ff10;  1 drivers
v0x55a28c847130_0 .net *"_s5", 0 0, L_0x55a28c85ea70;  1 drivers
v0x55a28c847210_0 .net *"_s50", 0 0, L_0x55a28c860040;  1 drivers
v0x55a28c8472d0_0 .net *"_s52", 0 0, L_0x55a28c860130;  1 drivers
v0x55a28c8473b0_0 .net *"_s54", 0 0, L_0x55a28c860270;  1 drivers
v0x55a28c847470_0 .net *"_s55", 0 0, L_0x55a28c860360;  1 drivers
v0x55a28c847530_0 .net *"_s58", 0 0, L_0x55a28c860470;  1 drivers
v0x55a28c847610_0 .net *"_s59", 0 0, L_0x55a28c8605c0;  1 drivers
v0x55a28c8476d0_0 .net *"_s6", 0 0, L_0x55a28c85eba0;  1 drivers
v0x55a28c847790_0 .net *"_s61", 0 0, L_0x55a28c860720;  1 drivers
v0x55a28c847850_0 .net *"_s9", 0 0, L_0x55a28c85ec60;  1 drivers
v0x55a28c847930_0 .net "funct_i", 9 0, L_0x55a28c84d6c0;  alias, 1 drivers
L_0x55a28c85e9d0 .part L_0x55a28c84d6c0, 8, 1;
L_0x55a28c85ea70 .part L_0x55a28c84d6c0, 3, 1;
L_0x55a28c85ec60 .part L_0x55a28c84d990, 0, 1;
L_0x55a28c85ed90 .reduce/nor L_0x55a28c85ec60;
L_0x55a28c85ef70 .part L_0x55a28c84d990, 0, 1;
L_0x55a28c85f010 .reduce/nor L_0x55a28c85ef70;
L_0x55a28c85f140 .part L_0x55a28c84d6c0, 8, 1;
L_0x55a28c85f1e0 .reduce/nor L_0x55a28c85f140;
L_0x55a28c85f320 .part L_0x55a28c84d6c0, 3, 1;
L_0x55a28c85f3c0 .reduce/nor L_0x55a28c85f320;
L_0x55a28c85f5d0 .part L_0x55a28c84d6c0, 2, 1;
L_0x55a28c85f670 .reduce/nor L_0x55a28c85f5d0;
L_0x55a28c85fa20 .concat8 [ 1 1 1 0], L_0x55a28c860720, L_0x55a28c85f910, L_0x55a28c85ee60;
L_0x55a28c85fb60 .part L_0x55a28c84d6c0, 8, 1;
L_0x55a28c85fd90 .part L_0x55a28c84d6c0, 0, 1;
L_0x55a28c85ff10 .part L_0x55a28c84d6c0, 8, 1;
L_0x55a28c860040 .reduce/nor L_0x55a28c85ff10;
L_0x55a28c860130 .part L_0x55a28c84d6c0, 0, 1;
L_0x55a28c860270 .reduce/nor L_0x55a28c860130;
L_0x55a28c860470 .part L_0x55a28c84d990, 0, 1;
S_0x55a28c847a90 .scope module, "Add_PC" "Adder" 3 43, 6 1 0, S_0x55a28c7f4180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 3 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
L_0x7f5784892210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a28c847c60_0 .net *"_s0", 31 0, L_0x7f5784892210;  1 drivers
v0x55a28c847d40_0 .net "data1_in", 31 0, v0x55a28c849960_0;  alias, 1 drivers
L_0x7f5784892060 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55a28c847e20_0 .net "data2_in", 2 0, L_0x7f5784892060;  1 drivers
v0x55a28c847ee0_0 .net "data_o", 31 0, L_0x55a28c84da30;  alias, 1 drivers
L_0x55a28c84da30 .arith/sum 32, v0x55a28c849960_0, L_0x7f5784892210;
S_0x55a28c848040 .scope module, "Control" "Control" 3 35, 7 1 0, S_0x55a28c7f4180;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /OUTPUT 2 "ALUOp_o"
    .port_info 2 /OUTPUT 1 "ALUSrc_o"
    .port_info 3 /OUTPUT 1 "RegWrite_o"
L_0x55a28c823300 .functor NOT 1, L_0x55a28c84d8a0, C4<0>, C4<0>, C4<0>;
v0x55a28c848210_0 .net "ALUOp_o", 1 0, L_0x55a28c84d990;  alias, 1 drivers
v0x55a28c848300_0 .net "ALUSrc_o", 0 0, L_0x55a28c823300;  alias, 1 drivers
v0x55a28c8483a0_0 .net "Op_i", 6 0, L_0x55a28c84cf60;  alias, 1 drivers
v0x55a28c848490_0 .net "RegWrite_o", 0 0, L_0x7f5784892018;  alias, 1 drivers
v0x55a28c848550_0 .net *"_s3", 0 0, L_0x55a28c84d8a0;  1 drivers
L_0x55a28c84d8a0 .part L_0x55a28c84cf60, 5, 1;
L_0x55a28c84d990 .part L_0x55a28c84cf60, 5, 2;
S_0x55a28c848700 .scope module, "Instruction_Memory" "Instruction_Memory" 3 58, 8 1 0, S_0x55a28c7f4180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x55a28c84dad0 .functor BUFZ 32, L_0x55a28c84dbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a28c848940_0 .net *"_s0", 31 0, L_0x55a28c84dbd0;  1 drivers
v0x55a28c848a40_0 .net *"_s2", 31 0, L_0x55a28c84dd10;  1 drivers
v0x55a28c848b20_0 .net *"_s4", 29 0, L_0x55a28c84dc70;  1 drivers
L_0x7f57848920a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a28c848be0_0 .net *"_s6", 1 0, L_0x7f57848920a8;  1 drivers
v0x55a28c848cc0_0 .net "addr_i", 31 0, v0x55a28c849960_0;  alias, 1 drivers
v0x55a28c848dd0_0 .net "instr_o", 31 0, L_0x55a28c84dad0;  alias, 1 drivers
v0x55a28c848e90 .array "memory", 255 0, 31 0;
L_0x55a28c84dbd0 .array/port v0x55a28c848e90, L_0x55a28c84dd10;
L_0x55a28c84dc70 .part v0x55a28c849960_0, 2, 30;
L_0x55a28c84dd10 .concat [ 30 2 0 0], L_0x55a28c84dc70, L_0x7f57848920a8;
S_0x55a28c848fb0 .scope module, "MUX_ALUSrc" "MUX32" 3 75, 9 1 0, S_0x55a28c7f4180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55a28c849180_0 .net "data1_i", 31 0, L_0x55a28c84e320;  alias, 1 drivers
v0x55a28c849260_0 .net "data2_i", 31 0, L_0x55a28c85e820;  alias, 1 drivers
v0x55a28c849340_0 .net "data_o", 31 0, L_0x55a28c84e3e0;  alias, 1 drivers
v0x55a28c849440_0 .net "select_i", 0 0, L_0x55a28c823300;  alias, 1 drivers
L_0x55a28c84e3e0 .functor MUXZ 32, L_0x55a28c84e320, L_0x55a28c85e820, L_0x55a28c823300, C4<>;
S_0x55a28c849580 .scope module, "PC" "PC" 3 50, 10 1 0, S_0x55a28c7f4180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x55a28c849790_0 .net "clk_i", 0 0, v0x55a28c84ca10_0;  alias, 1 drivers
v0x55a28c849870_0 .net "pc_i", 31 0, L_0x55a28c84da30;  alias, 1 drivers
v0x55a28c849960_0 .var "pc_o", 31 0;
v0x55a28c849a80_0 .net "rst_i", 0 0, v0x55a28c84cab0_0;  alias, 1 drivers
v0x55a28c849b20_0 .net "start_i", 0 0, v0x55a28c84cbc0_0;  alias, 1 drivers
E_0x55a28c7f80c0/0 .event negedge, v0x55a28c849a80_0;
E_0x55a28c7f80c0/1 .event posedge, v0x55a28c849790_0;
E_0x55a28c7f80c0 .event/or E_0x55a28c7f80c0/0, E_0x55a28c7f80c0/1;
S_0x55a28c849cd0 .scope module, "Registers" "Registers" 3 63, 11 1 0, S_0x55a28c7f4180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x55a28c84e030 .functor BUFZ 32, L_0x55a28c84de50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a28c84e320 .functor BUFZ 32, L_0x55a28c84e0f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a28c84a000_0 .net "RDaddr_i", 4 0, L_0x55a28c84d2a0;  alias, 1 drivers
v0x55a28c84a100_0 .net "RDdata_i", 31 0, v0x55a28c845cd0_0;  alias, 1 drivers
v0x55a28c84a1c0_0 .net "RS1addr_i", 4 0, L_0x55a28c84d0c0;  alias, 1 drivers
v0x55a28c84a260_0 .net "RS1data_o", 31 0, L_0x55a28c84e030;  alias, 1 drivers
v0x55a28c84a350_0 .net "RS2addr_i", 4 0, L_0x55a28c84d1b0;  alias, 1 drivers
v0x55a28c84a460_0 .net "RS2data_o", 31 0, L_0x55a28c84e320;  alias, 1 drivers
v0x55a28c84a520_0 .net "RegWrite_i", 0 0, L_0x7f5784892018;  alias, 1 drivers
v0x55a28c84a5f0_0 .net *"_s0", 31 0, L_0x55a28c84de50;  1 drivers
v0x55a28c84a690_0 .net *"_s10", 6 0, L_0x55a28c84e190;  1 drivers
L_0x7f5784892138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a28c84a770_0 .net *"_s13", 1 0, L_0x7f5784892138;  1 drivers
v0x55a28c84a850_0 .net *"_s2", 6 0, L_0x55a28c84def0;  1 drivers
L_0x7f57848920f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a28c84a930_0 .net *"_s5", 1 0, L_0x7f57848920f0;  1 drivers
v0x55a28c84aa10_0 .net *"_s8", 31 0, L_0x55a28c84e0f0;  1 drivers
v0x55a28c84aaf0_0 .net "clk_i", 0 0, v0x55a28c84ca10_0;  alias, 1 drivers
v0x55a28c84abc0 .array/s "register", 31 0, 31 0;
E_0x55a28c7f8570 .event posedge, v0x55a28c849790_0;
L_0x55a28c84de50 .array/port v0x55a28c84abc0, L_0x55a28c84def0;
L_0x55a28c84def0 .concat [ 5 2 0 0], L_0x55a28c84d0c0, L_0x7f57848920f0;
L_0x55a28c84e0f0 .array/port v0x55a28c84abc0, L_0x55a28c84e190;
L_0x55a28c84e190 .concat [ 5 2 0 0], L_0x55a28c84d1b0, L_0x7f5784892138;
S_0x55a28c84ad60 .scope module, "Sign_Extend" "Sign_Extend" 3 84, 12 1 0, S_0x55a28c7f4180;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x55a28c84af00_0 .net *"_s1", 0 0, L_0x55a28c84e5a0;  1 drivers
L_0x7f5784892180 .functor BUFT 1, C4<11111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a28c84b000_0 .net/2u *"_s2", 19 0, L_0x7f5784892180;  1 drivers
v0x55a28c84b0e0_0 .net *"_s4", 31 0, L_0x55a28c85e650;  1 drivers
L_0x7f57848921c8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a28c84b1d0_0 .net/2u *"_s6", 19 0, L_0x7f57848921c8;  1 drivers
v0x55a28c84b2b0_0 .net *"_s8", 31 0, L_0x55a28c85e780;  1 drivers
v0x55a28c84b390_0 .net "data_i", 11 0, L_0x55a28c84d340;  alias, 1 drivers
v0x55a28c84b470_0 .net "data_o", 31 0, L_0x55a28c85e820;  alias, 1 drivers
L_0x55a28c84e5a0 .part L_0x55a28c84d340, 11, 1;
L_0x55a28c85e650 .concat [ 12 20 0 0], L_0x55a28c84d340, L_0x7f5784892180;
L_0x55a28c85e780 .concat [ 12 20 0 0], L_0x55a28c84d340, L_0x7f57848921c8;
L_0x55a28c85e820 .functor MUXZ 32, L_0x55a28c85e780, L_0x55a28c85e650, L_0x55a28c84e5a0, C4<>;
    .scope S_0x55a28c849580;
T_0 ;
    %wait E_0x55a28c7f80c0;
    %load/vec4 v0x55a28c849a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a28c849960_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55a28c849b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55a28c849870_0;
    %assign/vec4 v0x55a28c849960_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55a28c849960_0;
    %assign/vec4 v0x55a28c849960_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a28c849cd0;
T_1 ;
    %wait E_0x55a28c7f8570;
    %load/vec4 v0x55a28c84a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55a28c84a100_0;
    %load/vec4 v0x55a28c84a000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a28c84abc0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a28c7f0e80;
T_2 ;
    %wait E_0x55a28c7f8680;
    %load/vec4 v0x55a28c82a3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0x55a28c845b30_0;
    %load/vec4 v0x55a28c845bf0_0;
    %and;
    %store/vec4 v0x55a28c845cd0_0, 0, 32;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v0x55a28c845b30_0;
    %load/vec4 v0x55a28c845bf0_0;
    %xor;
    %store/vec4 v0x55a28c845cd0_0, 0, 32;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x55a28c845b30_0;
    %load/vec4 v0x55a28c845bf0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55a28c845cd0_0, 0, 32;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x55a28c845b30_0;
    %load/vec4 v0x55a28c845bf0_0;
    %add;
    %store/vec4 v0x55a28c845cd0_0, 0, 32;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x55a28c845b30_0;
    %load/vec4 v0x55a28c845bf0_0;
    %sub;
    %store/vec4 v0x55a28c845cd0_0, 0, 32;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x55a28c845b30_0;
    %load/vec4 v0x55a28c845bf0_0;
    %mul;
    %store/vec4 v0x55a28c845cd0_0, 0, 32;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x55a28c845b30_0;
    %load/vec4 v0x55a28c845bf0_0;
    %add;
    %store/vec4 v0x55a28c845cd0_0, 0, 32;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x55a28c845b30_0;
    %load/vec4 v0x55a28c845bf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55a28c845cd0_0, 0, 32;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55a28c7ec2c0;
T_3 ;
    %delay 25, 0;
    %load/vec4 v0x55a28c84ca10_0;
    %inv;
    %store/vec4 v0x55a28c84ca10_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a28c7ec2c0;
T_4 ;
    %vpi_call 2 19 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a28c84ccb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a28c84cd50_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55a28c84cd50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55a28c84cd50_0;
    %store/vec4a v0x55a28c848e90, 4, 0;
    %load/vec4 v0x55a28c84cd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a28c84cd50_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a28c84cd50_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55a28c84cd50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55a28c84cd50_0;
    %store/vec4a v0x55a28c84abc0, 4, 0;
    %load/vec4 v0x55a28c84cd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a28c84cd50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call 2 35 "$readmemb", "test.txt", v0x55a28c848e90 {0 0 0};
    %vpi_func 2 38 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x55a28c84ce80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a28c84ca10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a28c84cab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a28c84cbc0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a28c84cab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a28c84cbc0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55a28c7ec2c0;
T_5 ;
    %wait E_0x55a28c7f8570;
    %load/vec4 v0x55a28c84ccb0_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 2 53 "$finish" {0 0 0};
T_5.0 ;
    %vpi_call 2 56 "$fdisplay", v0x55a28c84ce80_0, "PC = %d", v0x55a28c849960_0 {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0x55a28c84ce80_0, "Registers" {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x55a28c84ce80_0, "x0     = %d, x8(s0)  = %d, x16(a6) = %d, x24(s8)  = %d", &A<v0x55a28c84abc0, 0>, &A<v0x55a28c84abc0, 8>, &A<v0x55a28c84abc0, 16>, &A<v0x55a28c84abc0, 24> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x55a28c84ce80_0, "x1(ra) = %d, x9(s1)  = %d, x17(a7) = %d, x25(s9)  = %d", &A<v0x55a28c84abc0, 1>, &A<v0x55a28c84abc0, 9>, &A<v0x55a28c84abc0, 17>, &A<v0x55a28c84abc0, 25> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x55a28c84ce80_0, "x2(sp) = %d, x10(a0) = %d, x18(s2) = %d, x26(s10) = %d", &A<v0x55a28c84abc0, 2>, &A<v0x55a28c84abc0, 10>, &A<v0x55a28c84abc0, 18>, &A<v0x55a28c84abc0, 26> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x55a28c84ce80_0, "x3(gp) = %d, x11(a1) = %d, x19(s3) = %d, x27(s11) = %d", &A<v0x55a28c84abc0, 3>, &A<v0x55a28c84abc0, 11>, &A<v0x55a28c84abc0, 19>, &A<v0x55a28c84abc0, 27> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x55a28c84ce80_0, "x4(tp) = %d, x12(a2) = %d, x20(s4) = %d, x28(t3)  = %d", &A<v0x55a28c84abc0, 4>, &A<v0x55a28c84abc0, 12>, &A<v0x55a28c84abc0, 20>, &A<v0x55a28c84abc0, 28> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x55a28c84ce80_0, "x5(t0) = %d, x13(a3) = %d, x21(s5) = %d, x29(t4)  = %d", &A<v0x55a28c84abc0, 5>, &A<v0x55a28c84abc0, 13>, &A<v0x55a28c84abc0, 21>, &A<v0x55a28c84abc0, 29> {0 0 0};
    %vpi_call 2 66 "$fdisplay", v0x55a28c84ce80_0, "x6(t1) = %d, x14(a4) = %d, x22(s6) = %d, x30(t5)  = %d", &A<v0x55a28c84abc0, 6>, &A<v0x55a28c84abc0, 14>, &A<v0x55a28c84abc0, 22>, &A<v0x55a28c84abc0, 30> {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x55a28c84ce80_0, "x7(t2) = %d, x15(a5) = %d, x23(s7) = %d, x31(t6)  = %d", &A<v0x55a28c84abc0, 7>, &A<v0x55a28c84abc0, 15>, &A<v0x55a28c84abc0, 23>, &A<v0x55a28c84abc0, 31> {0 0 0};
    %vpi_call 2 69 "$fdisplay", v0x55a28c84ce80_0, "\012" {0 0 0};
    %load/vec4 v0x55a28c84ccb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a28c84ccb0_0, 0, 32;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../../testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "../../Instruction_Memory.v";
    "MUX32.v";
    "../../PC.v";
    "../../Registers.v";
    "Sign_Extend.v";
