
cmsis-testing-drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000166c  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  08001800  08001800  00011800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a08  08001a08  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08001a08  08001a08  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001a08  08001a08  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a08  08001a08  00011a08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001a0c  08001a0c  00011a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08001a10  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000042c  20000004  08001a14  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  08001a14  00020430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000058ee  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000fb3  00000000  00000000  00025922  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000290  00000000  00000000  000268d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000208  00000000  00000000  00026b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000305f  00000000  00000000  00026d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00050ea8  00000000  00000000  00029dcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  0007ac77  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000084c  00000000  00000000  0007accc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0000e289  00000000  00000000  0007b518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080017e8 	.word	0x080017e8

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	080017e8 	.word	0x080017e8

080001d4 <strlen>:
 80001d4:	4603      	mov	r3, r0
 80001d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001da:	2a00      	cmp	r2, #0
 80001dc:	d1fb      	bne.n	80001d6 <strlen+0x2>
 80001de:	1a18      	subs	r0, r3, r0
 80001e0:	3801      	subs	r0, #1
 80001e2:	4770      	bx	lr

080001e4 <GFX_SetFont>:
#if  USING_STRINGS == 1
const uint8_t* font;
uint8_t size = 1;

void GFX_SetFont(const uint8_t* font_t)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b083      	sub	sp, #12
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
	font = font_t;
 80001ec:	4a04      	ldr	r2, [pc, #16]	; (8000200 <GFX_SetFont+0x1c>)
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	6013      	str	r3, [r2, #0]
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	20000420 	.word	0x20000420

08000204 <GFX_DrawChar>:
{
	return size;
}

void GFX_DrawChar(int x, int y, char chr, uint8_t color, uint8_t background)
{
 8000204:	b590      	push	{r4, r7, lr}
 8000206:	b089      	sub	sp, #36	; 0x24
 8000208:	af02      	add	r7, sp, #8
 800020a:	60f8      	str	r0, [r7, #12]
 800020c:	60b9      	str	r1, [r7, #8]
 800020e:	4611      	mov	r1, r2
 8000210:	461a      	mov	r2, r3
 8000212:	460b      	mov	r3, r1
 8000214:	71fb      	strb	r3, [r7, #7]
 8000216:	4613      	mov	r3, r2
 8000218:	71bb      	strb	r3, [r7, #6]
	if(chr > 0x7E) return; // chr > '~'
 800021a:	79fb      	ldrb	r3, [r7, #7]
 800021c:	2b7e      	cmp	r3, #126	; 0x7e
 800021e:	f200 80a3 	bhi.w	8000368 <GFX_DrawChar+0x164>

	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 8000222:	2300      	movs	r3, #0
 8000224:	75fb      	strb	r3, [r7, #23]
 8000226:	e096      	b.n	8000356 <GFX_DrawChar+0x152>
	{
        uint8_t line = (uint8_t)font[(chr-0x20) * font[1] + i + 2]; // Takie this line, (chr-0x20) = move 20 chars back,
 8000228:	4b51      	ldr	r3, [pc, #324]	; (8000370 <GFX_DrawChar+0x16c>)
 800022a:	681a      	ldr	r2, [r3, #0]
 800022c:	79fb      	ldrb	r3, [r7, #7]
 800022e:	3b20      	subs	r3, #32
 8000230:	494f      	ldr	r1, [pc, #316]	; (8000370 <GFX_DrawChar+0x16c>)
 8000232:	6809      	ldr	r1, [r1, #0]
 8000234:	3101      	adds	r1, #1
 8000236:	7809      	ldrb	r1, [r1, #0]
 8000238:	fb01 f103 	mul.w	r1, r1, r3
 800023c:	7dfb      	ldrb	r3, [r7, #23]
 800023e:	440b      	add	r3, r1
 8000240:	3302      	adds	r3, #2
 8000242:	4413      	add	r3, r2
 8000244:	781b      	ldrb	r3, [r3, #0]
 8000246:	75bb      	strb	r3, [r7, #22]

        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 8000248:	2300      	movs	r3, #0
 800024a:	757b      	strb	r3, [r7, #21]
 800024c:	e078      	b.n	8000340 <GFX_DrawChar+0x13c>
        {
            if(line & 1) // Check last pixel in line
 800024e:	7dbb      	ldrb	r3, [r7, #22]
 8000250:	f003 0301 	and.w	r3, r3, #1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d032      	beq.n	80002be <GFX_DrawChar+0xba>
            {
            	if(size == 1)
 8000258:	4b46      	ldr	r3, [pc, #280]	; (8000374 <GFX_DrawChar+0x170>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	2b01      	cmp	r3, #1
 800025e:	d113      	bne.n	8000288 <GFX_DrawChar+0x84>
            		GFX_DrawPixel(x+i, y+j, color); // Draw this pixel
 8000260:	7dfb      	ldrb	r3, [r7, #23]
 8000262:	b29a      	uxth	r2, r3
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	b29b      	uxth	r3, r3
 8000268:	4413      	add	r3, r2
 800026a:	b29b      	uxth	r3, r3
 800026c:	b218      	sxth	r0, r3
 800026e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000272:	b29a      	uxth	r2, r3
 8000274:	68bb      	ldr	r3, [r7, #8]
 8000276:	b29b      	uxth	r3, r3
 8000278:	4413      	add	r3, r2
 800027a:	b29b      	uxth	r3, r3
 800027c:	b21b      	sxth	r3, r3
 800027e:	79ba      	ldrb	r2, [r7, #6]
 8000280:	4619      	mov	r1, r3
 8000282:	f000 fa2b 	bl	80006dc <SSD1306_DrawPixel>
 8000286:	e052      	b.n	800032e <GFX_DrawChar+0x12a>
            	else
            		GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, color); // Or bigger pixel
 8000288:	7dfb      	ldrb	r3, [r7, #23]
 800028a:	4a3a      	ldr	r2, [pc, #232]	; (8000374 <GFX_DrawChar+0x170>)
 800028c:	7812      	ldrb	r2, [r2, #0]
 800028e:	fb02 f203 	mul.w	r2, r2, r3
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	18d0      	adds	r0, r2, r3
 8000296:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800029a:	4a36      	ldr	r2, [pc, #216]	; (8000374 <GFX_DrawChar+0x170>)
 800029c:	7812      	ldrb	r2, [r2, #0]
 800029e:	fb02 f203 	mul.w	r2, r2, r3
 80002a2:	68bb      	ldr	r3, [r7, #8]
 80002a4:	18d1      	adds	r1, r2, r3
 80002a6:	4b33      	ldr	r3, [pc, #204]	; (8000374 <GFX_DrawChar+0x170>)
 80002a8:	781b      	ldrb	r3, [r3, #0]
 80002aa:	b29a      	uxth	r2, r3
 80002ac:	4b31      	ldr	r3, [pc, #196]	; (8000374 <GFX_DrawChar+0x170>)
 80002ae:	781b      	ldrb	r3, [r3, #0]
 80002b0:	b29c      	uxth	r4, r3
 80002b2:	79bb      	ldrb	r3, [r7, #6]
 80002b4:	9300      	str	r3, [sp, #0]
 80002b6:	4623      	mov	r3, r4
 80002b8:	f000 f9a3 	bl	8000602 <GFX_DrawFillRectangle>
 80002bc:	e037      	b.n	800032e <GFX_DrawChar+0x12a>
            }
            else if(background == 0)
 80002be:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d133      	bne.n	800032e <GFX_DrawChar+0x12a>
            {
            	if(size == 1)
 80002c6:	4b2b      	ldr	r3, [pc, #172]	; (8000374 <GFX_DrawChar+0x170>)
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	2b01      	cmp	r3, #1
 80002cc:	d114      	bne.n	80002f8 <GFX_DrawChar+0xf4>
					GFX_DrawPixel(x+i, y+j, background); // Draw black BG
 80002ce:	7dfb      	ldrb	r3, [r7, #23]
 80002d0:	b29a      	uxth	r2, r3
 80002d2:	68fb      	ldr	r3, [r7, #12]
 80002d4:	b29b      	uxth	r3, r3
 80002d6:	4413      	add	r3, r2
 80002d8:	b29b      	uxth	r3, r3
 80002da:	b218      	sxth	r0, r3
 80002dc:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80002e0:	b29a      	uxth	r2, r3
 80002e2:	68bb      	ldr	r3, [r7, #8]
 80002e4:	b29b      	uxth	r3, r3
 80002e6:	4413      	add	r3, r2
 80002e8:	b29b      	uxth	r3, r3
 80002ea:	b21b      	sxth	r3, r3
 80002ec:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80002f0:	4619      	mov	r1, r3
 80002f2:	f000 f9f3 	bl	80006dc <SSD1306_DrawPixel>
 80002f6:	e01a      	b.n	800032e <GFX_DrawChar+0x12a>
				else
					GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, background); // Or bigger
 80002f8:	7dfb      	ldrb	r3, [r7, #23]
 80002fa:	4a1e      	ldr	r2, [pc, #120]	; (8000374 <GFX_DrawChar+0x170>)
 80002fc:	7812      	ldrb	r2, [r2, #0]
 80002fe:	fb02 f203 	mul.w	r2, r2, r3
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	18d0      	adds	r0, r2, r3
 8000306:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800030a:	4a1a      	ldr	r2, [pc, #104]	; (8000374 <GFX_DrawChar+0x170>)
 800030c:	7812      	ldrb	r2, [r2, #0]
 800030e:	fb02 f203 	mul.w	r2, r2, r3
 8000312:	68bb      	ldr	r3, [r7, #8]
 8000314:	18d1      	adds	r1, r2, r3
 8000316:	4b17      	ldr	r3, [pc, #92]	; (8000374 <GFX_DrawChar+0x170>)
 8000318:	781b      	ldrb	r3, [r3, #0]
 800031a:	b29a      	uxth	r2, r3
 800031c:	4b15      	ldr	r3, [pc, #84]	; (8000374 <GFX_DrawChar+0x170>)
 800031e:	781b      	ldrb	r3, [r3, #0]
 8000320:	b29c      	uxth	r4, r3
 8000322:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000326:	9300      	str	r3, [sp, #0]
 8000328:	4623      	mov	r3, r4
 800032a:	f000 f96a 	bl	8000602 <GFX_DrawFillRectangle>
        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 800032e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000332:	b2db      	uxtb	r3, r3
 8000334:	3301      	adds	r3, #1
 8000336:	b2db      	uxtb	r3, r3
 8000338:	757b      	strb	r3, [r7, #21]
 800033a:	7dbb      	ldrb	r3, [r7, #22]
 800033c:	085b      	lsrs	r3, r3, #1
 800033e:	75bb      	strb	r3, [r7, #22]
 8000340:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000344:	4a0a      	ldr	r2, [pc, #40]	; (8000370 <GFX_DrawChar+0x16c>)
 8000346:	6812      	ldr	r2, [r2, #0]
 8000348:	7812      	ldrb	r2, [r2, #0]
 800034a:	4293      	cmp	r3, r2
 800034c:	f6ff af7f 	blt.w	800024e <GFX_DrawChar+0x4a>
	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 8000350:	7dfb      	ldrb	r3, [r7, #23]
 8000352:	3301      	adds	r3, #1
 8000354:	75fb      	strb	r3, [r7, #23]
 8000356:	4b06      	ldr	r3, [pc, #24]	; (8000370 <GFX_DrawChar+0x16c>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	3301      	adds	r3, #1
 800035c:	781b      	ldrb	r3, [r3, #0]
 800035e:	7dfa      	ldrb	r2, [r7, #23]
 8000360:	429a      	cmp	r2, r3
 8000362:	f4ff af61 	bcc.w	8000228 <GFX_DrawChar+0x24>
 8000366:	e000      	b.n	800036a <GFX_DrawChar+0x166>
	if(chr > 0x7E) return; // chr > '~'
 8000368:	bf00      	nop
            }
        }
    }
}
 800036a:	371c      	adds	r7, #28
 800036c:	46bd      	mov	sp, r7
 800036e:	bd90      	pop	{r4, r7, pc}
 8000370:	20000420 	.word	0x20000420
 8000374:	20000000 	.word	0x20000000

08000378 <GFX_DrawString>:


void GFX_DrawString(int x, int y, char* str, uint8_t color, uint8_t background)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b088      	sub	sp, #32
 800037c:	af02      	add	r7, sp, #8
 800037e:	60f8      	str	r0, [r7, #12]
 8000380:	60b9      	str	r1, [r7, #8]
 8000382:	607a      	str	r2, [r7, #4]
 8000384:	70fb      	strb	r3, [r7, #3]
	int x_tmp = x;
 8000386:	68fb      	ldr	r3, [r7, #12]
 8000388:	617b      	str	r3, [r7, #20]

	char znak;
	znak = *str;
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	74fb      	strb	r3, [r7, #19]

	while(*str++)
 8000390:	e03e      	b.n	8000410 <GFX_DrawString+0x98>
	{
		GFX_DrawChar(x_tmp, y, znak, color, background); // Draw current char
 8000392:	78f9      	ldrb	r1, [r7, #3]
 8000394:	7cfa      	ldrb	r2, [r7, #19]
 8000396:	f897 3020 	ldrb.w	r3, [r7, #32]
 800039a:	9300      	str	r3, [sp, #0]
 800039c:	460b      	mov	r3, r1
 800039e:	68b9      	ldr	r1, [r7, #8]
 80003a0:	6978      	ldr	r0, [r7, #20]
 80003a2:	f7ff ff2f 	bl	8000204 <GFX_DrawChar>

		x_tmp += ((uint8_t)font[1] * size) + 1; // Move X drawing pointer do char width + 1 (space)
 80003a6:	4b20      	ldr	r3, [pc, #128]	; (8000428 <GFX_DrawString+0xb0>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	3301      	adds	r3, #1
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	461a      	mov	r2, r3
 80003b0:	4b1e      	ldr	r3, [pc, #120]	; (800042c <GFX_DrawString+0xb4>)
 80003b2:	781b      	ldrb	r3, [r3, #0]
 80003b4:	fb03 f302 	mul.w	r3, r3, r2
 80003b8:	3301      	adds	r3, #1
 80003ba:	697a      	ldr	r2, [r7, #20]
 80003bc:	4413      	add	r3, r2
 80003be:	617b      	str	r3, [r7, #20]

		if(background == 0) // Draw black space if needed
 80003c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d120      	bne.n	800040a <GFX_DrawString+0x92>
		{
			for(uint8_t i=0; i<(font[0]*size); i++)
 80003c8:	2300      	movs	r3, #0
 80003ca:	74bb      	strb	r3, [r7, #18]
 80003cc:	e012      	b.n	80003f4 <GFX_DrawString+0x7c>
			{
				GFX_DrawPixel(x_tmp-1, y+i, PIXEL_BLACK);
 80003ce:	697b      	ldr	r3, [r7, #20]
 80003d0:	b29b      	uxth	r3, r3
 80003d2:	3b01      	subs	r3, #1
 80003d4:	b29b      	uxth	r3, r3
 80003d6:	b218      	sxth	r0, r3
 80003d8:	7cbb      	ldrb	r3, [r7, #18]
 80003da:	b29a      	uxth	r2, r3
 80003dc:	68bb      	ldr	r3, [r7, #8]
 80003de:	b29b      	uxth	r3, r3
 80003e0:	4413      	add	r3, r2
 80003e2:	b29b      	uxth	r3, r3
 80003e4:	b21b      	sxth	r3, r3
 80003e6:	2200      	movs	r2, #0
 80003e8:	4619      	mov	r1, r3
 80003ea:	f000 f977 	bl	80006dc <SSD1306_DrawPixel>
			for(uint8_t i=0; i<(font[0]*size); i++)
 80003ee:	7cbb      	ldrb	r3, [r7, #18]
 80003f0:	3301      	adds	r3, #1
 80003f2:	74bb      	strb	r3, [r7, #18]
 80003f4:	7cba      	ldrb	r2, [r7, #18]
 80003f6:	4b0c      	ldr	r3, [pc, #48]	; (8000428 <GFX_DrawString+0xb0>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	4619      	mov	r1, r3
 80003fe:	4b0b      	ldr	r3, [pc, #44]	; (800042c <GFX_DrawString+0xb4>)
 8000400:	781b      	ldrb	r3, [r3, #0]
 8000402:	fb03 f301 	mul.w	r3, r3, r1
 8000406:	429a      	cmp	r2, r3
 8000408:	dbe1      	blt.n	80003ce <GFX_DrawString+0x56>
			}
		}

		znak = *str; // Next char
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	781b      	ldrb	r3, [r3, #0]
 800040e:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	1c5a      	adds	r2, r3, #1
 8000414:	607a      	str	r2, [r7, #4]
 8000416:	781b      	ldrb	r3, [r3, #0]
 8000418:	2b00      	cmp	r3, #0
 800041a:	d1ba      	bne.n	8000392 <GFX_DrawString+0x1a>
	}
}
 800041c:	bf00      	nop
 800041e:	bf00      	nop
 8000420:	3718      	adds	r7, #24
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	20000420 	.word	0x20000420
 800042c:	20000000 	.word	0x20000000

08000430 <GFX_WriteLine>:
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b08c      	sub	sp, #48	; 0x30
 8000434:	af00      	add	r7, sp, #0
 8000436:	60f8      	str	r0, [r7, #12]
 8000438:	60b9      	str	r1, [r7, #8]
 800043a:	607a      	str	r2, [r7, #4]
 800043c:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 800043e:	683a      	ldr	r2, [r7, #0]
 8000440:	68bb      	ldr	r3, [r7, #8]
 8000442:	1ad3      	subs	r3, r2, r3
 8000444:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000448:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800044c:	6879      	ldr	r1, [r7, #4]
 800044e:	68fb      	ldr	r3, [r7, #12]
 8000450:	1acb      	subs	r3, r1, r3
 8000452:	2b00      	cmp	r3, #0
 8000454:	bfb8      	it	lt
 8000456:	425b      	neglt	r3, r3
 8000458:	429a      	cmp	r2, r3
 800045a:	bfcc      	ite	gt
 800045c:	2301      	movgt	r3, #1
 800045e:	2300      	movle	r3, #0
 8000460:	b2db      	uxtb	r3, r3
 8000462:	857b      	strh	r3, [r7, #42]	; 0x2a

	    if (steep) {
 8000464:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8000468:	2b00      	cmp	r3, #0
 800046a:	d00b      	beq.n	8000484 <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	627b      	str	r3, [r7, #36]	; 0x24
 8000470:	68bb      	ldr	r3, [r7, #8]
 8000472:	60fb      	str	r3, [r7, #12]
 8000474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000476:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	623b      	str	r3, [r7, #32]
 800047c:	683b      	ldr	r3, [r7, #0]
 800047e:	607b      	str	r3, [r7, #4]
 8000480:	6a3b      	ldr	r3, [r7, #32]
 8000482:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 8000484:	68fa      	ldr	r2, [r7, #12]
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	429a      	cmp	r2, r3
 800048a:	dd0b      	ble.n	80004a4 <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	61fb      	str	r3, [r7, #28]
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	60fb      	str	r3, [r7, #12]
 8000494:	69fb      	ldr	r3, [r7, #28]
 8000496:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8000498:	68bb      	ldr	r3, [r7, #8]
 800049a:	61bb      	str	r3, [r7, #24]
 800049c:	683b      	ldr	r3, [r7, #0]
 800049e:	60bb      	str	r3, [r7, #8]
 80004a0:	69bb      	ldr	r3, [r7, #24]
 80004a2:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	b29a      	uxth	r2, r3
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	b29b      	uxth	r3, r3
 80004ac:	1ad3      	subs	r3, r2, r3
 80004ae:	b29b      	uxth	r3, r3
 80004b0:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 80004b2:	683a      	ldr	r2, [r7, #0]
 80004b4:	68bb      	ldr	r3, [r7, #8]
 80004b6:	1ad3      	subs	r3, r2, r3
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	bfb8      	it	lt
 80004bc:	425b      	neglt	r3, r3
 80004be:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 80004c0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80004c4:	0fda      	lsrs	r2, r3, #31
 80004c6:	4413      	add	r3, r2
 80004c8:	105b      	asrs	r3, r3, #1
 80004ca:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 80004cc:	68ba      	ldr	r2, [r7, #8]
 80004ce:	683b      	ldr	r3, [r7, #0]
 80004d0:	429a      	cmp	r2, r3
 80004d2:	da02      	bge.n	80004da <GFX_WriteLine+0xaa>
	        ystep = 1;
 80004d4:	2301      	movs	r3, #1
 80004d6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80004d8:	e030      	b.n	800053c <GFX_WriteLine+0x10c>
	    } else {
	        ystep = -1;
 80004da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004de:	85bb      	strh	r3, [r7, #44]	; 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 80004e0:	e02c      	b.n	800053c <GFX_WriteLine+0x10c>
	        if (steep) {
 80004e2:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d009      	beq.n	80004fe <GFX_WriteLine+0xce>
	        	GFX_DrawPixel(y_start, x_start, color);
 80004ea:	68bb      	ldr	r3, [r7, #8]
 80004ec:	b21b      	sxth	r3, r3
 80004ee:	68fa      	ldr	r2, [r7, #12]
 80004f0:	b211      	sxth	r1, r2
 80004f2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80004f6:	4618      	mov	r0, r3
 80004f8:	f000 f8f0 	bl	80006dc <SSD1306_DrawPixel>
 80004fc:	e008      	b.n	8000510 <GFX_WriteLine+0xe0>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	b21b      	sxth	r3, r3
 8000502:	68ba      	ldr	r2, [r7, #8]
 8000504:	b211      	sxth	r1, r2
 8000506:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800050a:	4618      	mov	r0, r3
 800050c:	f000 f8e6 	bl	80006dc <SSD1306_DrawPixel>
	        }
	        err -= dy;
 8000510:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000512:	8abb      	ldrh	r3, [r7, #20]
 8000514:	1ad3      	subs	r3, r2, r3
 8000516:	b29b      	uxth	r3, r3
 8000518:	85fb      	strh	r3, [r7, #46]	; 0x2e
	        if (err < 0) {
 800051a:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800051e:	2b00      	cmp	r3, #0
 8000520:	da09      	bge.n	8000536 <GFX_WriteLine+0x106>
	            y_start += ystep;
 8000522:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8000526:	68ba      	ldr	r2, [r7, #8]
 8000528:	4413      	add	r3, r2
 800052a:	60bb      	str	r3, [r7, #8]
	            err += dx;
 800052c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800052e:	8afb      	ldrh	r3, [r7, #22]
 8000530:	4413      	add	r3, r2
 8000532:	b29b      	uxth	r3, r3
 8000534:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    for (; x_start<=x_end; x_start++) {
 8000536:	68fb      	ldr	r3, [r7, #12]
 8000538:	3301      	adds	r3, #1
 800053a:	60fb      	str	r3, [r7, #12]
 800053c:	68fa      	ldr	r2, [r7, #12]
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	429a      	cmp	r2, r3
 8000542:	ddce      	ble.n	80004e2 <GFX_WriteLine+0xb2>
	        }
	    }
}
 8000544:	bf00      	nop
 8000546:	bf00      	nop
 8000548:	3730      	adds	r7, #48	; 0x30
 800054a:	46bd      	mov	sp, r7
 800054c:	bd80      	pop	{r7, pc}

0800054e <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, uint8_t color)
{
 800054e:	b580      	push	{r7, lr}
 8000550:	b086      	sub	sp, #24
 8000552:	af02      	add	r7, sp, #8
 8000554:	60f8      	str	r0, [r7, #12]
 8000556:	60b9      	str	r1, [r7, #8]
 8000558:	607a      	str	r2, [r7, #4]
 800055a:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 800055c:	68ba      	ldr	r2, [r7, #8]
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4413      	add	r3, r2
 8000562:	1e5a      	subs	r2, r3, #1
 8000564:	78fb      	ldrb	r3, [r7, #3]
 8000566:	9300      	str	r3, [sp, #0]
 8000568:	4613      	mov	r3, r2
 800056a:	68fa      	ldr	r2, [r7, #12]
 800056c:	68b9      	ldr	r1, [r7, #8]
 800056e:	68f8      	ldr	r0, [r7, #12]
 8000570:	f7ff ff5e 	bl	8000430 <GFX_WriteLine>
}
 8000574:	bf00      	nop
 8000576:	3710      	adds	r7, #16
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}

0800057c <GFX_DrawFastHLine>:

void GFX_DrawFastHLine(int x_start, int y_start, int w, uint8_t color)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b086      	sub	sp, #24
 8000580:	af02      	add	r7, sp, #8
 8000582:	60f8      	str	r0, [r7, #12]
 8000584:	60b9      	str	r1, [r7, #8]
 8000586:	607a      	str	r2, [r7, #4]
 8000588:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start+w-1, y_start, color);
 800058a:	68fa      	ldr	r2, [r7, #12]
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	4413      	add	r3, r2
 8000590:	1e5a      	subs	r2, r3, #1
 8000592:	78fb      	ldrb	r3, [r7, #3]
 8000594:	9300      	str	r3, [sp, #0]
 8000596:	68bb      	ldr	r3, [r7, #8]
 8000598:	68b9      	ldr	r1, [r7, #8]
 800059a:	68f8      	ldr	r0, [r7, #12]
 800059c:	f7ff ff48 	bl	8000430 <GFX_WriteLine>
}
 80005a0:	bf00      	nop
 80005a2:	3710      	adds	r7, #16
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}

080005a8 <GFX_DrawRectangle>:
	    }
}
#endif
#if USING_RECTANGLE == 1
void GFX_DrawRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b084      	sub	sp, #16
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	60f8      	str	r0, [r7, #12]
 80005b0:	60b9      	str	r1, [r7, #8]
 80005b2:	4611      	mov	r1, r2
 80005b4:	461a      	mov	r2, r3
 80005b6:	460b      	mov	r3, r1
 80005b8:	80fb      	strh	r3, [r7, #6]
 80005ba:	4613      	mov	r3, r2
 80005bc:	80bb      	strh	r3, [r7, #4]

    GFX_DrawFastHLine(x, y, w, color);
 80005be:	88fa      	ldrh	r2, [r7, #6]
 80005c0:	7e3b      	ldrb	r3, [r7, #24]
 80005c2:	68b9      	ldr	r1, [r7, #8]
 80005c4:	68f8      	ldr	r0, [r7, #12]
 80005c6:	f7ff ffd9 	bl	800057c <GFX_DrawFastHLine>
    GFX_DrawFastHLine(x, y+h-1, w, color);
 80005ca:	88ba      	ldrh	r2, [r7, #4]
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	4413      	add	r3, r2
 80005d0:	1e59      	subs	r1, r3, #1
 80005d2:	88fa      	ldrh	r2, [r7, #6]
 80005d4:	7e3b      	ldrb	r3, [r7, #24]
 80005d6:	68f8      	ldr	r0, [r7, #12]
 80005d8:	f7ff ffd0 	bl	800057c <GFX_DrawFastHLine>
    GFX_DrawFastVLine(x, y, h, color);
 80005dc:	88ba      	ldrh	r2, [r7, #4]
 80005de:	7e3b      	ldrb	r3, [r7, #24]
 80005e0:	68b9      	ldr	r1, [r7, #8]
 80005e2:	68f8      	ldr	r0, [r7, #12]
 80005e4:	f7ff ffb3 	bl	800054e <GFX_DrawFastVLine>
    GFX_DrawFastVLine(x+w-1, y, h, color);
 80005e8:	88fa      	ldrh	r2, [r7, #6]
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	4413      	add	r3, r2
 80005ee:	1e58      	subs	r0, r3, #1
 80005f0:	88ba      	ldrh	r2, [r7, #4]
 80005f2:	7e3b      	ldrb	r3, [r7, #24]
 80005f4:	68b9      	ldr	r1, [r7, #8]
 80005f6:	f7ff ffaa 	bl	800054e <GFX_DrawFastVLine>

}
 80005fa:	bf00      	nop
 80005fc:	3710      	adds	r7, #16
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}

08000602 <GFX_DrawFillRectangle>:
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 8000602:	b580      	push	{r7, lr}
 8000604:	b086      	sub	sp, #24
 8000606:	af00      	add	r7, sp, #0
 8000608:	60f8      	str	r0, [r7, #12]
 800060a:	60b9      	str	r1, [r7, #8]
 800060c:	4611      	mov	r1, r2
 800060e:	461a      	mov	r2, r3
 8000610:	460b      	mov	r3, r1
 8000612:	80fb      	strh	r3, [r7, #6]
 8000614:	4613      	mov	r3, r2
 8000616:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	617b      	str	r3, [r7, #20]
 800061c:	e009      	b.n	8000632 <GFX_DrawFillRectangle+0x30>
    	GFX_DrawFastVLine(i, y, h, color);
 800061e:	88ba      	ldrh	r2, [r7, #4]
 8000620:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000624:	68b9      	ldr	r1, [r7, #8]
 8000626:	6978      	ldr	r0, [r7, #20]
 8000628:	f7ff ff91 	bl	800054e <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 800062c:	697b      	ldr	r3, [r7, #20]
 800062e:	3301      	adds	r3, #1
 8000630:	617b      	str	r3, [r7, #20]
 8000632:	88fa      	ldrh	r2, [r7, #6]
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	4413      	add	r3, r2
 8000638:	697a      	ldr	r2, [r7, #20]
 800063a:	429a      	cmp	r2, r3
 800063c:	dbef      	blt.n	800061e <GFX_DrawFillRectangle+0x1c>
    }

}
 800063e:	bf00      	nop
 8000640:	bf00      	nop
 8000642:	3718      	adds	r7, #24
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}

08000648 <SSD1306_Command>:

static uint8_t buffer [SSD1306_BUFFERSIZE];


void SSD1306_Command(uint8_t Command)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af02      	add	r7, sp, #8
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
	I2C_Transmit(oled_i2c, SSD1306_ADDRESS, SSD1306_REG_COMMAND, &Command, 1);
 8000652:	4b06      	ldr	r3, [pc, #24]	; (800066c <SSD1306_Command+0x24>)
 8000654:	6818      	ldr	r0, [r3, #0]
 8000656:	1dfb      	adds	r3, r7, #7
 8000658:	2201      	movs	r2, #1
 800065a:	9200      	str	r2, [sp, #0]
 800065c:	2200      	movs	r2, #0
 800065e:	213c      	movs	r1, #60	; 0x3c
 8000660:	f000 fee6 	bl	8001430 <I2C_Transmit>

}
 8000664:	bf00      	nop
 8000666:	3708      	adds	r7, #8
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	20000424 	.word	0x20000424

08000670 <SSD1306_Data>:

void SSD1306_Data(uint8_t *Data, uint16_t Size)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af02      	add	r7, sp, #8
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	460b      	mov	r3, r1
 800067a:	807b      	strh	r3, [r7, #2]
	I2C_Transmit(oled_i2c, SSD1306_ADDRESS , SSD1306_REG_DATA, Data, Size);
 800067c:	4b06      	ldr	r3, [pc, #24]	; (8000698 <SSD1306_Data+0x28>)
 800067e:	6818      	ldr	r0, [r3, #0]
 8000680:	887b      	ldrh	r3, [r7, #2]
 8000682:	9300      	str	r3, [sp, #0]
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	2240      	movs	r2, #64	; 0x40
 8000688:	213c      	movs	r1, #60	; 0x3c
 800068a:	f000 fed1 	bl	8001430 <I2C_Transmit>

}
 800068e:	bf00      	nop
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	20000424 	.word	0x20000424

0800069c <SSD1306_Clear>:

void SSD1306_Clear(uint8_t Color)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	71fb      	strb	r3, [r7, #7]
	switch(Color)
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d002      	beq.n	80006b2 <SSD1306_Clear+0x16>
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d007      	beq.n	80006c0 <SSD1306_Clear+0x24>

	case YELLOWBLUE:
		memset(buffer,0xFF,SSD1306_BUFFERSIZE);
		break;
	}
}
 80006b0:	e00d      	b.n	80006ce <SSD1306_Clear+0x32>
		memset(buffer,0x00,SSD1306_BUFFERSIZE);
 80006b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006b6:	2100      	movs	r1, #0
 80006b8:	4807      	ldr	r0, [pc, #28]	; (80006d8 <SSD1306_Clear+0x3c>)
 80006ba:	f001 f88d 	bl	80017d8 <memset>
		break;
 80006be:	e006      	b.n	80006ce <SSD1306_Clear+0x32>
		memset(buffer,0xFF,SSD1306_BUFFERSIZE);
 80006c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006c4:	21ff      	movs	r1, #255	; 0xff
 80006c6:	4804      	ldr	r0, [pc, #16]	; (80006d8 <SSD1306_Clear+0x3c>)
 80006c8:	f001 f886 	bl	80017d8 <memset>
		break;
 80006cc:	bf00      	nop
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	20000020 	.word	0x20000020

080006dc <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(int16_t x, int16_t y, uint8_t color) {
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	80fb      	strh	r3, [r7, #6]
 80006e6:	460b      	mov	r3, r1
 80006e8:	80bb      	strh	r3, [r7, #4]
 80006ea:	4613      	mov	r3, r2
 80006ec:	70fb      	strb	r3, [r7, #3]

	if ((x < 0) || (x >= SSD1306_LCDWIDTH) || (y < 0) || (y >= SSD1306_LCDWIDTH))
 80006ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	f2c0 8087 	blt.w	8000806 <SSD1306_DrawPixel+0x12a>
 80006f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006fc:	2b7f      	cmp	r3, #127	; 0x7f
 80006fe:	f300 8082 	bgt.w	8000806 <SSD1306_DrawPixel+0x12a>
 8000702:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000706:	2b00      	cmp	r3, #0
 8000708:	db7d      	blt.n	8000806 <SSD1306_DrawPixel+0x12a>
 800070a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800070e:	2b7f      	cmp	r3, #127	; 0x7f
 8000710:	dc79      	bgt.n	8000806 <SSD1306_DrawPixel+0x12a>
		return;
    switch (color) {
 8000712:	78fb      	ldrb	r3, [r7, #3]
 8000714:	2b02      	cmp	r3, #2
 8000716:	d051      	beq.n	80007bc <SSD1306_DrawPixel+0xe0>
 8000718:	2b02      	cmp	r3, #2
 800071a:	dc75      	bgt.n	8000808 <SSD1306_DrawPixel+0x12c>
 800071c:	2b00      	cmp	r3, #0
 800071e:	d026      	beq.n	800076e <SSD1306_DrawPixel+0x92>
 8000720:	2b01      	cmp	r3, #1
 8000722:	d171      	bne.n	8000808 <SSD1306_DrawPixel+0x12c>
    case SSD1306_COLOR_YELLOWBLUE:
    //buffer[x + (y / 8) * SSD1306_LCDWIDTH] |= (1 << (y & 7)); // byte 0 on the left side near GND
    buffer[(y/8) * SSD1306_LCDWIDTH + (SSD1306_LCDWIDTH - 1 - x)] |= (1 << (y & 7)); //  byte 0 on the right side near SDA
 8000724:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000728:	2b00      	cmp	r3, #0
 800072a:	da00      	bge.n	800072e <SSD1306_DrawPixel+0x52>
 800072c:	3307      	adds	r3, #7
 800072e:	10db      	asrs	r3, r3, #3
 8000730:	b218      	sxth	r0, r3
 8000732:	4603      	mov	r3, r0
 8000734:	01da      	lsls	r2, r3, #7
 8000736:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800073a:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800073e:	4413      	add	r3, r2
 8000740:	4a34      	ldr	r2, [pc, #208]	; (8000814 <SSD1306_DrawPixel+0x138>)
 8000742:	5cd3      	ldrb	r3, [r2, r3]
 8000744:	b25a      	sxtb	r2, r3
 8000746:	88bb      	ldrh	r3, [r7, #4]
 8000748:	f003 0307 	and.w	r3, r3, #7
 800074c:	2101      	movs	r1, #1
 800074e:	fa01 f303 	lsl.w	r3, r1, r3
 8000752:	b25b      	sxtb	r3, r3
 8000754:	4313      	orrs	r3, r2
 8000756:	b259      	sxtb	r1, r3
 8000758:	4603      	mov	r3, r0
 800075a:	01da      	lsls	r2, r3, #7
 800075c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000760:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8000764:	4413      	add	r3, r2
 8000766:	b2c9      	uxtb	r1, r1
 8000768:	4a2a      	ldr	r2, [pc, #168]	; (8000814 <SSD1306_DrawPixel+0x138>)
 800076a:	54d1      	strb	r1, [r2, r3]

      break;
 800076c:	e04c      	b.n	8000808 <SSD1306_DrawPixel+0x12c>
    case SSD1306_COLOR_BLACK:
      //buffer[x + (y / 8) * SSD1306_LCDWIDTH] &= ~(1 << (y & 7));
    	buffer[(y/8) * SSD1306_LCDWIDTH + (SSD1306_LCDWIDTH - 1 - x)] &= ~(1 << (y & 7));
 800076e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000772:	2b00      	cmp	r3, #0
 8000774:	da00      	bge.n	8000778 <SSD1306_DrawPixel+0x9c>
 8000776:	3307      	adds	r3, #7
 8000778:	10db      	asrs	r3, r3, #3
 800077a:	b218      	sxth	r0, r3
 800077c:	4603      	mov	r3, r0
 800077e:	01da      	lsls	r2, r3, #7
 8000780:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000784:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8000788:	4413      	add	r3, r2
 800078a:	4a22      	ldr	r2, [pc, #136]	; (8000814 <SSD1306_DrawPixel+0x138>)
 800078c:	5cd3      	ldrb	r3, [r2, r3]
 800078e:	b25a      	sxtb	r2, r3
 8000790:	88bb      	ldrh	r3, [r7, #4]
 8000792:	f003 0307 	and.w	r3, r3, #7
 8000796:	2101      	movs	r1, #1
 8000798:	fa01 f303 	lsl.w	r3, r1, r3
 800079c:	b25b      	sxtb	r3, r3
 800079e:	43db      	mvns	r3, r3
 80007a0:	b25b      	sxtb	r3, r3
 80007a2:	4013      	ands	r3, r2
 80007a4:	b259      	sxtb	r1, r3
 80007a6:	4603      	mov	r3, r0
 80007a8:	01da      	lsls	r2, r3, #7
 80007aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007ae:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 80007b2:	4413      	add	r3, r2
 80007b4:	b2c9      	uxtb	r1, r1
 80007b6:	4a17      	ldr	r2, [pc, #92]	; (8000814 <SSD1306_DrawPixel+0x138>)
 80007b8:	54d1      	strb	r1, [r2, r3]
      break;
 80007ba:	e025      	b.n	8000808 <SSD1306_DrawPixel+0x12c>
    case SSD1306_INVERSE:
      //buffer[x + (y / 8) * SSD1306_LCDWIDTH] ^= (1 << (y & 7));
    	buffer[(y/8) * SSD1306_LCDWIDTH + (SSD1306_LCDWIDTH - 1 - x)] ^= (1 << (y & 7));
 80007bc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	da00      	bge.n	80007c6 <SSD1306_DrawPixel+0xea>
 80007c4:	3307      	adds	r3, #7
 80007c6:	10db      	asrs	r3, r3, #3
 80007c8:	b218      	sxth	r0, r3
 80007ca:	4603      	mov	r3, r0
 80007cc:	01da      	lsls	r2, r3, #7
 80007ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007d2:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 80007d6:	4413      	add	r3, r2
 80007d8:	4a0e      	ldr	r2, [pc, #56]	; (8000814 <SSD1306_DrawPixel+0x138>)
 80007da:	5cd3      	ldrb	r3, [r2, r3]
 80007dc:	b25a      	sxtb	r2, r3
 80007de:	88bb      	ldrh	r3, [r7, #4]
 80007e0:	f003 0307 	and.w	r3, r3, #7
 80007e4:	2101      	movs	r1, #1
 80007e6:	fa01 f303 	lsl.w	r3, r1, r3
 80007ea:	b25b      	sxtb	r3, r3
 80007ec:	4053      	eors	r3, r2
 80007ee:	b259      	sxtb	r1, r3
 80007f0:	4603      	mov	r3, r0
 80007f2:	01da      	lsls	r2, r3, #7
 80007f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007f8:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 80007fc:	4413      	add	r3, r2
 80007fe:	b2c9      	uxtb	r1, r1
 8000800:	4a04      	ldr	r2, [pc, #16]	; (8000814 <SSD1306_DrawPixel+0x138>)
 8000802:	54d1      	strb	r1, [r2, r3]
      break;
 8000804:	e000      	b.n	8000808 <SSD1306_DrawPixel+0x12c>
		return;
 8000806:	bf00      	nop
    }
  }
 8000808:	370c      	adds	r7, #12
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	20000020 	.word	0x20000020

08000818 <SSD1306_Display>:


void SSD1306_Display(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0

	  SSD1306_Command(SSD1306_PAGEADDR);
 800081c:	2022      	movs	r0, #34	; 0x22
 800081e:	f7ff ff13 	bl	8000648 <SSD1306_Command>
	  SSD1306_Command(0);				// Page start address
 8000822:	2000      	movs	r0, #0
 8000824:	f7ff ff10 	bl	8000648 <SSD1306_Command>
	  SSD1306_Command(0xFF);				// Page end (not really, but works here)
 8000828:	20ff      	movs	r0, #255	; 0xff
 800082a:	f7ff ff0d 	bl	8000648 <SSD1306_Command>
	  SSD1306_Command(SSD1306_COLUMNADDR);
 800082e:	2021      	movs	r0, #33	; 0x21
 8000830:	f7ff ff0a 	bl	8000648 <SSD1306_Command>
	  SSD1306_Command(0);				// Column start address
 8000834:	2000      	movs	r0, #0
 8000836:	f7ff ff07 	bl	8000648 <SSD1306_Command>
	  SSD1306_Command(SSD1306_LCDWIDTH - 1); 		// Column end address
 800083a:	207f      	movs	r0, #127	; 0x7f
 800083c:	f7ff ff04 	bl	8000648 <SSD1306_Command>

	  SSD1306_Data(buffer,SSD1306_BUFFERSIZE);
 8000840:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000844:	4802      	ldr	r0, [pc, #8]	; (8000850 <SSD1306_Display+0x38>)
 8000846:	f7ff ff13 	bl	8000670 <SSD1306_Data>


}
 800084a:	bf00      	nop
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	20000020 	.word	0x20000020

08000854 <SSD1306_Init>:
void SSD1306_Init(I2C_Handle_t *i2c)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
	oled_i2c = i2c;
 800085c:	4a2a      	ldr	r2, [pc, #168]	; (8000908 <SSD1306_Init+0xb4>)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	6013      	str	r3, [r2, #0]

	SSD1306_Command(SSD1306_DISPLAYOFF);
 8000862:	20ae      	movs	r0, #174	; 0xae
 8000864:	f7ff fef0 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETDISPLAYCLOCKDIV);
 8000868:	20d5      	movs	r0, #213	; 0xd5
 800086a:	f7ff feed 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(0x80);
 800086e:	2080      	movs	r0, #128	; 0x80
 8000870:	f7ff feea 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETMULTIPLEX);
 8000874:	20a8      	movs	r0, #168	; 0xa8
 8000876:	f7ff fee7 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(SSD1306_LCDHEIGHT - 1);
 800087a:	203f      	movs	r0, #63	; 0x3f
 800087c:	f7ff fee4 	bl	8000648 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYOFFSET);
 8000880:	20d3      	movs	r0, #211	; 0xd3
 8000882:	f7ff fee1 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(0x00);
 8000886:	2000      	movs	r0, #0
 8000888:	f7ff fede 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(0x80);
 800088c:	2080      	movs	r0, #128	; 0x80
 800088e:	f7ff fedb 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(SSD1306_CHARGEPUMP);
 8000892:	208d      	movs	r0, #141	; 0x8d
 8000894:	f7ff fed8 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(0x14);
 8000898:	2014      	movs	r0, #20
 800089a:	f7ff fed5 	bl	8000648 <SSD1306_Command>

	SSD1306_Command(SSD1306_MEMORYMODE);
 800089e:	2020      	movs	r0, #32
 80008a0:	f7ff fed2 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(0x00);
 80008a4:	2000      	movs	r0, #0
 80008a6:	f7ff fecf 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(SSD1306_SEGREMAP);
 80008aa:	20a0      	movs	r0, #160	; 0xa0
 80008ac:	f7ff fecc 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(SSD1306_COMSCANDEC);
 80008b0:	20c8      	movs	r0, #200	; 0xc8
 80008b2:	f7ff fec9 	bl	8000648 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETCOMPINS);
 80008b6:	20da      	movs	r0, #218	; 0xda
 80008b8:	f7ff fec6 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(0x12);
 80008bc:	2012      	movs	r0, #18
 80008be:	f7ff fec3 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETCONTRAST);
 80008c2:	2081      	movs	r0, #129	; 0x81
 80008c4:	f7ff fec0 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(0xFF);
 80008c8:	20ff      	movs	r0, #255	; 0xff
 80008ca:	f7ff febd 	bl	8000648 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETPRECHARGE); // 0xd9
 80008ce:	20d9      	movs	r0, #217	; 0xd9
 80008d0:	f7ff feba 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(0xF1);
 80008d4:	20f1      	movs	r0, #241	; 0xf1
 80008d6:	f7ff feb7 	bl	8000648 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETVCOMDETECT);
 80008da:	20db      	movs	r0, #219	; 0xdb
 80008dc:	f7ff feb4 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(0x40);
 80008e0:	2040      	movs	r0, #64	; 0x40
 80008e2:	f7ff feb1 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(SSD1306_DISPLAYALLON_RESUME);
 80008e6:	20a4      	movs	r0, #164	; 0xa4
 80008e8:	f7ff feae 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(SSD1306_NORMALDISPLAY);
 80008ec:	20a6      	movs	r0, #166	; 0xa6
 80008ee:	f7ff feab 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(SSD1306_DEACTIVATE_SCROLL);
 80008f2:	202e      	movs	r0, #46	; 0x2e
 80008f4:	f7ff fea8 	bl	8000648 <SSD1306_Command>
	SSD1306_Command(SSD1306_DISPLAYON);
 80008f8:	20af      	movs	r0, #175	; 0xaf
 80008fa:	f7ff fea5 	bl	8000648 <SSD1306_Command>


}
 80008fe:	bf00      	nop
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	20000424 	.word	0x20000424

0800090c <Snek_DrawButton>:

GameState_t State;
MenuButtons_t Buttons;

static uint16_t Snek_DrawButton (uint8_t* Text, uint8_t Count, uint8_t Select)
{
 800090c:	b590      	push	{r4, r7, lr}
 800090e:	b087      	sub	sp, #28
 8000910:	af02      	add	r7, sp, #8
 8000912:	6078      	str	r0, [r7, #4]
 8000914:	460b      	mov	r3, r1
 8000916:	70fb      	strb	r3, [r7, #3]
 8000918:	4613      	mov	r3, r2
 800091a:	70bb      	strb	r3, [r7, #2]
	uint8_t _tempX = ((SSD1306_LCDWIDTH - 1 - (strlen((char*)Text) * 5) + strlen((char*)Text) - 1)) / 2;
 800091c:	6878      	ldr	r0, [r7, #4]
 800091e:	f7ff fc59 	bl	80001d4 <strlen>
 8000922:	4604      	mov	r4, r0
 8000924:	6878      	ldr	r0, [r7, #4]
 8000926:	f7ff fc55 	bl	80001d4 <strlen>
 800092a:	4602      	mov	r2, r0
 800092c:	4613      	mov	r3, r2
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	4413      	add	r3, r2
 8000932:	1ae3      	subs	r3, r4, r3
 8000934:	337e      	adds	r3, #126	; 0x7e
 8000936:	085b      	lsrs	r3, r3, #1
 8000938:	73fb      	strb	r3, [r7, #15]

	//draw selected button
	if(Select)
 800093a:	78bb      	ldrb	r3, [r7, #2]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d013      	beq.n	8000968 <Snek_DrawButton+0x5c>
	{
		GFX_DrawFillRectangle(0, Count * 16, 128, 15, SSD1306_COLOR_YELLOWBLUE);
 8000940:	78fb      	ldrb	r3, [r7, #3]
 8000942:	0119      	lsls	r1, r3, #4
 8000944:	2301      	movs	r3, #1
 8000946:	9300      	str	r3, [sp, #0]
 8000948:	230f      	movs	r3, #15
 800094a:	2280      	movs	r2, #128	; 0x80
 800094c:	2000      	movs	r0, #0
 800094e:	f7ff fe58 	bl	8000602 <GFX_DrawFillRectangle>
		GFX_DrawString(_tempX, (Count * 16) + 4, (char*)Text, SSD1306_COLOR_BLACK, SSD1306_COLOR_YELLOWBLUE);
 8000952:	7bf8      	ldrb	r0, [r7, #15]
 8000954:	78fb      	ldrb	r3, [r7, #3]
 8000956:	011b      	lsls	r3, r3, #4
 8000958:	1d19      	adds	r1, r3, #4
 800095a:	2301      	movs	r3, #1
 800095c:	9300      	str	r3, [sp, #0]
 800095e:	2300      	movs	r3, #0
 8000960:	687a      	ldr	r2, [r7, #4]
 8000962:	f7ff fd09 	bl	8000378 <GFX_DrawString>
 8000966:	e012      	b.n	800098e <Snek_DrawButton+0x82>
	}else // draw unselected button
	{
		GFX_DrawRectangle(0, Count * 16, 128, 15, SSD1306_COLOR_YELLOWBLUE);
 8000968:	78fb      	ldrb	r3, [r7, #3]
 800096a:	0119      	lsls	r1, r3, #4
 800096c:	2301      	movs	r3, #1
 800096e:	9300      	str	r3, [sp, #0]
 8000970:	230f      	movs	r3, #15
 8000972:	2280      	movs	r2, #128	; 0x80
 8000974:	2000      	movs	r0, #0
 8000976:	f7ff fe17 	bl	80005a8 <GFX_DrawRectangle>
		GFX_DrawString(_tempX, (Count * 16) + 4, (char*)Text, SSD1306_COLOR_YELLOWBLUE, SSD1306_COLOR_BLACK);
 800097a:	7bf8      	ldrb	r0, [r7, #15]
 800097c:	78fb      	ldrb	r3, [r7, #3]
 800097e:	011b      	lsls	r3, r3, #4
 8000980:	1d19      	adds	r1, r3, #4
 8000982:	2300      	movs	r3, #0
 8000984:	9300      	str	r3, [sp, #0]
 8000986:	2301      	movs	r3, #1
 8000988:	687a      	ldr	r2, [r7, #4]
 800098a:	f7ff fcf5 	bl	8000378 <GFX_DrawString>
	}


	return 0;
 800098e:	2300      	movs	r3, #0
}
 8000990:	4618      	mov	r0, r3
 8000992:	3714      	adds	r7, #20
 8000994:	46bd      	mov	sp, r7
 8000996:	bd90      	pop	{r4, r7, pc}

08000998 <Snek_Init>:

static void Snek_Init(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0

	// switch to menu screen
	State = GAMESTATE_MENUMAIN;
 800099c:	4b05      	ldr	r3, [pc, #20]	; (80009b4 <Snek_Init+0x1c>)
 800099e:	2201      	movs	r2, #1
 80009a0:	701a      	strb	r2, [r3, #0]
	// set button on first button
	Buttons = BUTTON_START;
 80009a2:	4b05      	ldr	r3, [pc, #20]	; (80009b8 <Snek_Init+0x20>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	701a      	strb	r2, [r3, #0]

}
 80009a8:	bf00      	nop
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	20000428 	.word	0x20000428
 80009b8:	20000429 	.word	0x20000429

080009bc <Snek_MenuMain>:

static void Snek_MenuMain (void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
	//draw buttons
	Snek_DrawButton((uint8_t*)"Start", 0, 0);
 80009c0:	2200      	movs	r2, #0
 80009c2:	2100      	movs	r1, #0
 80009c4:	481e      	ldr	r0, [pc, #120]	; (8000a40 <Snek_MenuMain+0x84>)
 80009c6:	f7ff ffa1 	bl	800090c <Snek_DrawButton>
	Snek_DrawButton((uint8_t*)"High scores", 1, 0);
 80009ca:	2200      	movs	r2, #0
 80009cc:	2101      	movs	r1, #1
 80009ce:	481d      	ldr	r0, [pc, #116]	; (8000a44 <Snek_MenuMain+0x88>)
 80009d0:	f7ff ff9c 	bl	800090c <Snek_DrawButton>
	Snek_DrawButton((uint8_t*)"Settings", 2, 0);
 80009d4:	2200      	movs	r2, #0
 80009d6:	2102      	movs	r1, #2
 80009d8:	481b      	ldr	r0, [pc, #108]	; (8000a48 <Snek_MenuMain+0x8c>)
 80009da:	f7ff ff97 	bl	800090c <Snek_DrawButton>
	Snek_DrawButton((uint8_t*)"About", 3, 0);
 80009de:	2200      	movs	r2, #0
 80009e0:	2103      	movs	r1, #3
 80009e2:	481a      	ldr	r0, [pc, #104]	; (8000a4c <Snek_MenuMain+0x90>)
 80009e4:	f7ff ff92 	bl	800090c <Snek_DrawButton>

	//draw selected button
	switch(Buttons)
 80009e8:	4b19      	ldr	r3, [pc, #100]	; (8000a50 <Snek_MenuMain+0x94>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b03      	cmp	r3, #3
 80009ee:	d823      	bhi.n	8000a38 <Snek_MenuMain+0x7c>
 80009f0:	a201      	add	r2, pc, #4	; (adr r2, 80009f8 <Snek_MenuMain+0x3c>)
 80009f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009f6:	bf00      	nop
 80009f8:	08000a09 	.word	0x08000a09
 80009fc:	08000a15 	.word	0x08000a15
 8000a00:	08000a21 	.word	0x08000a21
 8000a04:	08000a2d 	.word	0x08000a2d
	{
	case(BUTTON_START):
		Snek_DrawButton((uint8_t*)"Start", 0, 1);
 8000a08:	2201      	movs	r2, #1
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	480c      	ldr	r0, [pc, #48]	; (8000a40 <Snek_MenuMain+0x84>)
 8000a0e:	f7ff ff7d 	bl	800090c <Snek_DrawButton>
		break;
 8000a12:	e011      	b.n	8000a38 <Snek_MenuMain+0x7c>

	case(BUTTON_SCORES):
		Snek_DrawButton((uint8_t*)"High scores", 1, 1);
 8000a14:	2201      	movs	r2, #1
 8000a16:	2101      	movs	r1, #1
 8000a18:	480a      	ldr	r0, [pc, #40]	; (8000a44 <Snek_MenuMain+0x88>)
 8000a1a:	f7ff ff77 	bl	800090c <Snek_DrawButton>
		break;
 8000a1e:	e00b      	b.n	8000a38 <Snek_MenuMain+0x7c>

	case(BUTTON_SETTINGS):
		Snek_DrawButton((uint8_t*)"Settings", 2, 1);
 8000a20:	2201      	movs	r2, #1
 8000a22:	2102      	movs	r1, #2
 8000a24:	4808      	ldr	r0, [pc, #32]	; (8000a48 <Snek_MenuMain+0x8c>)
 8000a26:	f7ff ff71 	bl	800090c <Snek_DrawButton>
		break;
 8000a2a:	e005      	b.n	8000a38 <Snek_MenuMain+0x7c>

	case(BUTTON_ABOUT):
		Snek_DrawButton((uint8_t*)"About", 3, 1);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	2103      	movs	r1, #3
 8000a30:	4806      	ldr	r0, [pc, #24]	; (8000a4c <Snek_MenuMain+0x90>)
 8000a32:	f7ff ff6b 	bl	800090c <Snek_DrawButton>
		break;
 8000a36:	bf00      	nop
	}


	SSD1306_Display();
 8000a38:	f7ff feee 	bl	8000818 <SSD1306_Display>
}
 8000a3c:	bf00      	nop
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	08001800 	.word	0x08001800
 8000a44:	08001808 	.word	0x08001808
 8000a48:	08001814 	.word	0x08001814
 8000a4c:	08001820 	.word	0x08001820
 8000a50:	20000429 	.word	0x20000429

08000a54 <Snek>:

void Snek(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
	switch(State)
 8000a58:	4b0e      	ldr	r3, [pc, #56]	; (8000a94 <Snek+0x40>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	2b05      	cmp	r3, #5
 8000a5e:	d816      	bhi.n	8000a8e <Snek+0x3a>
 8000a60:	a201      	add	r2, pc, #4	; (adr r2, 8000a68 <Snek+0x14>)
 8000a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a66:	bf00      	nop
 8000a68:	08000a81 	.word	0x08000a81
 8000a6c:	08000a87 	.word	0x08000a87
 8000a70:	08000a8d 	.word	0x08000a8d
 8000a74:	08000a8d 	.word	0x08000a8d
 8000a78:	08000a8d 	.word	0x08000a8d
 8000a7c:	08000a8d 	.word	0x08000a8d
	{
	case GAMESTATE_INIT:
		Snek_Init();
 8000a80:	f7ff ff8a 	bl	8000998 <Snek_Init>
		break;
 8000a84:	e003      	b.n	8000a8e <Snek+0x3a>

	case GAMESTATE_MENUMAIN:
		Snek_MenuMain();
 8000a86:	f7ff ff99 	bl	80009bc <Snek_MenuMain>
		break;
 8000a8a:	e000      	b.n	8000a8e <Snek+0x3a>

	case GAMESTATE_MENUSCORES:
		break;
 8000a8c:	bf00      	nop
		break;

	case GAMESTATE_OVER:
		break;
	}
}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	20000428 	.word	0x20000428

08000a98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	6039      	str	r1, [r7, #0]
 8000aa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	db0a      	blt.n	8000ac2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	b2da      	uxtb	r2, r3
 8000ab0:	490c      	ldr	r1, [pc, #48]	; (8000ae4 <__NVIC_SetPriority+0x4c>)
 8000ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab6:	0112      	lsls	r2, r2, #4
 8000ab8:	b2d2      	uxtb	r2, r2
 8000aba:	440b      	add	r3, r1
 8000abc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ac0:	e00a      	b.n	8000ad8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	b2da      	uxtb	r2, r3
 8000ac6:	4908      	ldr	r1, [pc, #32]	; (8000ae8 <__NVIC_SetPriority+0x50>)
 8000ac8:	79fb      	ldrb	r3, [r7, #7]
 8000aca:	f003 030f 	and.w	r3, r3, #15
 8000ace:	3b04      	subs	r3, #4
 8000ad0:	0112      	lsls	r2, r2, #4
 8000ad2:	b2d2      	uxtb	r2, r2
 8000ad4:	440b      	add	r3, r1
 8000ad6:	761a      	strb	r2, [r3, #24]
}
 8000ad8:	bf00      	nop
 8000ada:	370c      	adds	r7, #12
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr
 8000ae4:	e000e100 	.word	0xe000e100
 8000ae8:	e000ed00 	.word	0xe000ed00

08000aec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	3b01      	subs	r3, #1
 8000af8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000afc:	d301      	bcc.n	8000b02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000afe:	2301      	movs	r3, #1
 8000b00:	e00f      	b.n	8000b22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b02:	4a0a      	ldr	r2, [pc, #40]	; (8000b2c <SysTick_Config+0x40>)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	3b01      	subs	r3, #1
 8000b08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b0a:	210f      	movs	r1, #15
 8000b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b10:	f7ff ffc2 	bl	8000a98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b14:	4b05      	ldr	r3, [pc, #20]	; (8000b2c <SysTick_Config+0x40>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b1a:	4b04      	ldr	r3, [pc, #16]	; (8000b2c <SysTick_Config+0x40>)
 8000b1c:	2207      	movs	r2, #7
 8000b1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b20:	2300      	movs	r3, #0
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	e000e010 	.word	0xe000e010

08000b30 <main>:
void I2C1Config(I2C_Handle_t *phI2C1);

volatile uint32_t TickS;

int main()
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
	I2C_Handle_t hI2C1;

	SysTick_Config(84000000);
 8000b36:	480d      	ldr	r0, [pc, #52]	; (8000b6c <main+0x3c>)
 8000b38:	f7ff ffd8 	bl	8000aec <SysTick_Config>

	// Configure RCC
	SysClockInit();
 8000b3c:	f000 f836 	bl	8000bac <SysClockInit>

	// Configure GPIO pins
	GPIOConfig();
 8000b40:	f000 f858 	bl	8000bf4 <GPIOConfig>

	// Configure I2C peripherals
	I2C1Config(&hI2C1);
 8000b44:	463b      	mov	r3, r7
 8000b46:	4618      	mov	r0, r3
 8000b48:	f000 f878 	bl	8000c3c <I2C1Config>
	SSD1306_Init(&hI2C1);
 8000b4c:	463b      	mov	r3, r7
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff fe80 	bl	8000854 <SSD1306_Init>

	SSD1306_Clear(SSD1306_COLOR_BLACK);
 8000b54:	2000      	movs	r0, #0
 8000b56:	f7ff fda1 	bl	800069c <SSD1306_Clear>
	GFX_SetFont(font_8x5);
 8000b5a:	4805      	ldr	r0, [pc, #20]	; (8000b70 <main+0x40>)
 8000b5c:	f7ff fb42 	bl	80001e4 <GFX_SetFont>

	SSD1306_Display();
 8000b60:	f7ff fe5a 	bl	8000818 <SSD1306_Display>



	while(1)
	{
		Snek();
 8000b64:	f7ff ff76 	bl	8000a54 <Snek>
 8000b68:	e7fc      	b.n	8000b64 <main+0x34>
 8000b6a:	bf00      	nop
 8000b6c:	0501bd00 	.word	0x0501bd00
 8000b70:	08001828 	.word	0x08001828

08000b74 <EXTI15_10_IRQHandler>:
	}
}

void EXTI15_10_IRQHandler()
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0

	GPIO_ClearPendingEXTIFlag(GPIO_PIN_13);
 8000b78:	200d      	movs	r0, #13
 8000b7a:	f000 faaf 	bl	80010dc <GPIO_ClearPendingEXTIFlag>
	GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000b7e:	2105      	movs	r1, #5
 8000b80:	4802      	ldr	r0, [pc, #8]	; (8000b8c <EXTI15_10_IRQHandler+0x18>)
 8000b82:	f000 fa95 	bl	80010b0 <GPIO_TogglePin>
}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40020000 	.word	0x40020000

08000b90 <SysTick_Handler>:

void SysTick_Handler()
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
	TickS++;
 8000b94:	4b04      	ldr	r3, [pc, #16]	; (8000ba8 <SysTick_Handler+0x18>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	4a03      	ldr	r2, [pc, #12]	; (8000ba8 <SysTick_Handler+0x18>)
 8000b9c:	6013      	str	r3, [r2, #0]
}
 8000b9e:	bf00      	nop
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr
 8000ba8:	2000042c 	.word	0x2000042c

08000bac <SysClockInit>:

// system clock init function
void SysClockInit(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
	RCC_ClockInitTypeDef pClockInit;

	pClockInit.APB1Prescaler = RCC_ABP1_PRESCALER_DIV2;
 8000bb2:	2304      	movs	r3, #4
 8000bb4:	713b      	strb	r3, [r7, #4]
	pClockInit.APB2Prescaler = RCC_ABP2_PRESCALER_NODIV;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	717b      	strb	r3, [r7, #5]
	pClockInit.FLASHLatency = RCC_FLASHLATENCY_2WS;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	70bb      	strb	r3, [r7, #2]
	pClockInit.HPREPrescaler = RCC_HPRE_PRESCALER_NODIV;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	70fb      	strb	r3, [r7, #3]
	pClockInit.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	703b      	strb	r3, [r7, #0]
	pClockInit.VOSScale = RCC_VOS_SCALE2;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	707b      	strb	r3, [r7, #1]
	pClockInit.PLL.PLLSource = RCC_PLL_SOURCE_HSI;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	71fb      	strb	r3, [r7, #7]
	pClockInit.PLL.PLLState = RCC_PLL_STATE_ENABLE;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	71bb      	strb	r3, [r7, #6]
	pClockInit.PLL.PLLM = 16;
 8000bd2:	2310      	movs	r3, #16
 8000bd4:	723b      	strb	r3, [r7, #8]
	pClockInit.PLL.PLLN = 336;
 8000bd6:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000bda:	817b      	strh	r3, [r7, #10]
	pClockInit.PLL.PLLP = RCC_PLLP_DIV4;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	733b      	strb	r3, [r7, #12]
	pClockInit.PLL.PLLQ = 7;
 8000be0:	2307      	movs	r3, #7
 8000be2:	737b      	strb	r3, [r7, #13]

	RCC_InitClock(&pClockInit);
 8000be4:	463b      	mov	r3, r7
 8000be6:	4618      	mov	r0, r3
 8000be8:	f000 fca0 	bl	800152c <RCC_InitClock>
}
 8000bec:	bf00      	nop
 8000bee:	3710      	adds	r7, #16
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <GPIOConfig>:

//configure GPIO used in the project
void GPIOConfig(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOx;
	GPIOx.PinConfig.PinNumber = GPIO_PIN_5;
 8000bfa:	2305      	movs	r3, #5
 8000bfc:	723b      	strb	r3, [r7, #8]
	GPIOx.PinConfig.Mode = GPIO_PIN_MODE_OUTPUT;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	727b      	strb	r3, [r7, #9]
	GPIOx.PinConfig.OutputType = GPIO_PIN_OT_PP;
 8000c02:	2300      	movs	r3, #0
 8000c04:	72bb      	strb	r3, [r7, #10]
	GPIOx.PinConfig.PullUpPullDown = GPIO_PIN_PUPD_NOPULL;
 8000c06:	2300      	movs	r3, #0
 8000c08:	733b      	strb	r3, [r7, #12]
	GPIOx.pGPIOx = GPIOA;
 8000c0a:	4b0a      	ldr	r3, [pc, #40]	; (8000c34 <GPIOConfig+0x40>)
 8000c0c:	607b      	str	r3, [r7, #4]

	GPIO_InitPin(&GPIOx);
 8000c0e:	1d3b      	adds	r3, r7, #4
 8000c10:	4618      	mov	r0, r3
 8000c12:	f000 f8bf 	bl	8000d94 <GPIO_InitPin>

	GPIOx.PinConfig.PinNumber = GPIO_PIN_13;
 8000c16:	230d      	movs	r3, #13
 8000c18:	723b      	strb	r3, [r7, #8]
	GPIOx.PinConfig.Mode = GPIO_PIN_MODE_EXTI_FT;
 8000c1a:	2304      	movs	r3, #4
 8000c1c:	727b      	strb	r3, [r7, #9]
	GPIOx.pGPIOx = GPIOC;
 8000c1e:	4b06      	ldr	r3, [pc, #24]	; (8000c38 <GPIOConfig+0x44>)
 8000c20:	607b      	str	r3, [r7, #4]

	GPIO_InitPin(&GPIOx);
 8000c22:	1d3b      	adds	r3, r7, #4
 8000c24:	4618      	mov	r0, r3
 8000c26:	f000 f8b5 	bl	8000d94 <GPIO_InitPin>
}
 8000c2a:	bf00      	nop
 8000c2c:	3710      	adds	r7, #16
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40020000 	.word	0x40020000
 8000c38:	40020800 	.word	0x40020800

08000c3c <I2C1Config>:

void I2C1Config(I2C_Handle_t *phI2C1)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
	

	phI2C1->pI2Cx = I2C1;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	4a07      	ldr	r2, [pc, #28]	; (8000c64 <I2C1Config+0x28>)
 8000c48:	601a      	str	r2, [r3, #0]
	phI2C1->I2CConfig.ABP1FrequencyMHz = 42;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	222a      	movs	r2, #42	; 0x2a
 8000c4e:	711a      	strb	r2, [r3, #4]
	phI2C1->I2CConfig.Speed = I2C_SPEED_FAST_DUTY0;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2201      	movs	r2, #1
 8000c54:	715a      	strb	r2, [r3, #5]

	I2C_Init(phI2C1);
 8000c56:	6878      	ldr	r0, [r7, #4]
 8000c58:	f000 fb0a 	bl	8001270 <I2C_Init>
}
 8000c5c:	bf00      	nop
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40005400 	.word	0x40005400

08000c68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c6c:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <SystemInit+0x20>)
 8000c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c72:	4a05      	ldr	r2, [pc, #20]	; (8000c88 <SystemInit+0x20>)
 8000c74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	e000ed00 	.word	0xe000ed00

08000c8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cc4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c90:	480d      	ldr	r0, [pc, #52]	; (8000cc8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c92:	490e      	ldr	r1, [pc, #56]	; (8000ccc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c94:	4a0e      	ldr	r2, [pc, #56]	; (8000cd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c98:	e002      	b.n	8000ca0 <LoopCopyDataInit>

08000c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9e:	3304      	adds	r3, #4

08000ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca4:	d3f9      	bcc.n	8000c9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca6:	4a0b      	ldr	r2, [pc, #44]	; (8000cd4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ca8:	4c0b      	ldr	r4, [pc, #44]	; (8000cd8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cac:	e001      	b.n	8000cb2 <LoopFillZerobss>

08000cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb0:	3204      	adds	r2, #4

08000cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb4:	d3fb      	bcc.n	8000cae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000cb6:	f7ff ffd7 	bl	8000c68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cba:	f000 fd69 	bl	8001790 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cbe:	f7ff ff37 	bl	8000b30 <main>
  bx  lr    
 8000cc2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cc4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000cc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ccc:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000cd0:	08001a10 	.word	0x08001a10
  ldr r2, =_sbss
 8000cd4:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000cd8:	20000430 	.word	0x20000430

08000cdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cdc:	e7fe      	b.n	8000cdc <ADC_IRQHandler>
	...

08000ce0 <GPIO_ClockEnable>:
 *
 * @param[*GPIO] - base address of gpiox peripheral
 * @return - void
 */
static void GPIO_ClockEnable(GPIO_TypeDef *GPIO)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	if (GPIO == GPIOA)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	4a23      	ldr	r2, [pc, #140]	; (8000d78 <GPIO_ClockEnable+0x98>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d106      	bne.n	8000cfe <GPIO_ClockEnable+0x1e>
	{
		RCC_CLOCK_GPIOA_ENABLE();
 8000cf0:	4b22      	ldr	r3, [pc, #136]	; (8000d7c <GPIO_ClockEnable+0x9c>)
 8000cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf4:	4a21      	ldr	r2, [pc, #132]	; (8000d7c <GPIO_ClockEnable+0x9c>)
 8000cf6:	f043 0301 	orr.w	r3, r3, #1
 8000cfa:	6313      	str	r3, [r2, #48]	; 0x30
	else if (GPIO == GPIOH)
	{
		RCC_CLOCK_GPIOH_ENABLE();
	}

}
 8000cfc:	e035      	b.n	8000d6a <GPIO_ClockEnable+0x8a>
	else if (GPIO == GPIOB)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	4a1f      	ldr	r2, [pc, #124]	; (8000d80 <GPIO_ClockEnable+0xa0>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d106      	bne.n	8000d14 <GPIO_ClockEnable+0x34>
		RCC_CLOCK_GPIOB_ENABLE();
 8000d06:	4b1d      	ldr	r3, [pc, #116]	; (8000d7c <GPIO_ClockEnable+0x9c>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0a:	4a1c      	ldr	r2, [pc, #112]	; (8000d7c <GPIO_ClockEnable+0x9c>)
 8000d0c:	f043 0302 	orr.w	r3, r3, #2
 8000d10:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d12:	e02a      	b.n	8000d6a <GPIO_ClockEnable+0x8a>
	else if (GPIO == GPIOC)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	4a1b      	ldr	r2, [pc, #108]	; (8000d84 <GPIO_ClockEnable+0xa4>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d106      	bne.n	8000d2a <GPIO_ClockEnable+0x4a>
		RCC_CLOCK_GPIOC_ENABLE();
 8000d1c:	4b17      	ldr	r3, [pc, #92]	; (8000d7c <GPIO_ClockEnable+0x9c>)
 8000d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d20:	4a16      	ldr	r2, [pc, #88]	; (8000d7c <GPIO_ClockEnable+0x9c>)
 8000d22:	f043 0304 	orr.w	r3, r3, #4
 8000d26:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d28:	e01f      	b.n	8000d6a <GPIO_ClockEnable+0x8a>
	else if (GPIO == GPIOD)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	4a16      	ldr	r2, [pc, #88]	; (8000d88 <GPIO_ClockEnable+0xa8>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d106      	bne.n	8000d40 <GPIO_ClockEnable+0x60>
		RCC_CLOCK_GPIOD_ENABLE();
 8000d32:	4b12      	ldr	r3, [pc, #72]	; (8000d7c <GPIO_ClockEnable+0x9c>)
 8000d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d36:	4a11      	ldr	r2, [pc, #68]	; (8000d7c <GPIO_ClockEnable+0x9c>)
 8000d38:	f043 0308 	orr.w	r3, r3, #8
 8000d3c:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d3e:	e014      	b.n	8000d6a <GPIO_ClockEnable+0x8a>
	else if (GPIO == GPIOE)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	4a12      	ldr	r2, [pc, #72]	; (8000d8c <GPIO_ClockEnable+0xac>)
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d106      	bne.n	8000d56 <GPIO_ClockEnable+0x76>
		RCC_CLOCK_GPIOE_ENABLE();
 8000d48:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <GPIO_ClockEnable+0x9c>)
 8000d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4c:	4a0b      	ldr	r2, [pc, #44]	; (8000d7c <GPIO_ClockEnable+0x9c>)
 8000d4e:	f043 0310 	orr.w	r3, r3, #16
 8000d52:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d54:	e009      	b.n	8000d6a <GPIO_ClockEnable+0x8a>
	else if (GPIO == GPIOH)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	4a0d      	ldr	r2, [pc, #52]	; (8000d90 <GPIO_ClockEnable+0xb0>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d105      	bne.n	8000d6a <GPIO_ClockEnable+0x8a>
		RCC_CLOCK_GPIOH_ENABLE();
 8000d5e:	4b07      	ldr	r3, [pc, #28]	; (8000d7c <GPIO_ClockEnable+0x9c>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	4a06      	ldr	r2, [pc, #24]	; (8000d7c <GPIO_ClockEnable+0x9c>)
 8000d64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d68:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d6a:	bf00      	nop
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	40020000 	.word	0x40020000
 8000d7c:	40023800 	.word	0x40023800
 8000d80:	40020400 	.word	0x40020400
 8000d84:	40020800 	.word	0x40020800
 8000d88:	40020c00 	.word	0x40020c00
 8000d8c:	40021000 	.word	0x40021000
 8000d90:	40021c00 	.word	0x40021c00

08000d94 <GPIO_InitPin>:
 *
 * @param[*hGPIO] - handler to GPIO structure that contains peripheral base address and pin configuration
 * @return - void
 */
void GPIO_InitPin(GPIO_Handle_t *hGPIO)
{
 8000d94:	b590      	push	{r4, r7, lr}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]

	//enable clock
	GPIO_ClockEnable(hGPIO->pGPIOx);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff ff9d 	bl	8000ce0 <GPIO_ClockEnable>

	// mode selection
	if (hGPIO->PinConfig.Mode < GPIO_PIN_MODE_EXTI_FT)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	795b      	ldrb	r3, [r3, #5]
 8000daa:	2b03      	cmp	r3, #3
 8000dac:	d81f      	bhi.n	8000dee <GPIO_InitPin+0x5a>
	{
		// non IRQ mode
	hGPIO->pGPIOx->MODER &= ~(0b11 << (hGPIO->PinConfig.PinNumber * 2));
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	791b      	ldrb	r3, [r3, #4]
 8000db8:	005b      	lsls	r3, r3, #1
 8000dba:	2103      	movs	r1, #3
 8000dbc:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc0:	43db      	mvns	r3, r3
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	400a      	ands	r2, r1
 8000dca:	601a      	str	r2, [r3, #0]
	hGPIO->pGPIOx->MODER |= hGPIO->PinConfig.Mode << (hGPIO->PinConfig.PinNumber * 2);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	795b      	ldrb	r3, [r3, #5]
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	791b      	ldrb	r3, [r3, #4]
 8000ddc:	005b      	lsls	r3, r3, #1
 8000dde:	fa01 f303 	lsl.w	r3, r1, r3
 8000de2:	4619      	mov	r1, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	430a      	orrs	r2, r1
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	e0a9      	b.n	8000f42 <GPIO_InitPin+0x1ae>
	else
	{
		//IRQ mode

		//set as input
		hGPIO->pGPIOx->MODER &= ~(0b11 << (hGPIO->PinConfig.PinNumber * 2));
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	681a      	ldr	r2, [r3, #0]
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	791b      	ldrb	r3, [r3, #4]
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	2103      	movs	r1, #3
 8000dfc:	fa01 f303 	lsl.w	r3, r1, r3
 8000e00:	43db      	mvns	r3, r3
 8000e02:	4619      	mov	r1, r3
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	400a      	ands	r2, r1
 8000e0a:	601a      	str	r2, [r3, #0]
		//interrupt mask
		EXTI->IMR |= (0b1 << hGPIO->PinConfig.PinNumber);
 8000e0c:	4b9e      	ldr	r3, [pc, #632]	; (8001088 <GPIO_InitPin+0x2f4>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	687a      	ldr	r2, [r7, #4]
 8000e12:	7912      	ldrb	r2, [r2, #4]
 8000e14:	4611      	mov	r1, r2
 8000e16:	2201      	movs	r2, #1
 8000e18:	408a      	lsls	r2, r1
 8000e1a:	4611      	mov	r1, r2
 8000e1c:	4a9a      	ldr	r2, [pc, #616]	; (8001088 <GPIO_InitPin+0x2f4>)
 8000e1e:	430b      	orrs	r3, r1
 8000e20:	6013      	str	r3, [r2, #0]

		//rising/falling trigger
		if ((hGPIO->PinConfig.Mode == GPIO_PIN_MODE_EXTI_FT) || (hGPIO->PinConfig.Mode == GPIO_PIN_MODE_EXTI_FTRT))
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	795b      	ldrb	r3, [r3, #5]
 8000e26:	2b04      	cmp	r3, #4
 8000e28:	d003      	beq.n	8000e32 <GPIO_InitPin+0x9e>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	795b      	ldrb	r3, [r3, #5]
 8000e2e:	2b06      	cmp	r3, #6
 8000e30:	d10a      	bne.n	8000e48 <GPIO_InitPin+0xb4>
		{
			EXTI->FTSR |= (0b1 << hGPIO->PinConfig.PinNumber);
 8000e32:	4b95      	ldr	r3, [pc, #596]	; (8001088 <GPIO_InitPin+0x2f4>)
 8000e34:	68db      	ldr	r3, [r3, #12]
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	7912      	ldrb	r2, [r2, #4]
 8000e3a:	4611      	mov	r1, r2
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	408a      	lsls	r2, r1
 8000e40:	4611      	mov	r1, r2
 8000e42:	4a91      	ldr	r2, [pc, #580]	; (8001088 <GPIO_InitPin+0x2f4>)
 8000e44:	430b      	orrs	r3, r1
 8000e46:	60d3      	str	r3, [r2, #12]
		}

		if ((hGPIO->PinConfig.Mode == GPIO_PIN_MODE_EXTI_RT) || (hGPIO->PinConfig.Mode == GPIO_PIN_MODE_EXTI_FTRT))
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	795b      	ldrb	r3, [r3, #5]
 8000e4c:	2b05      	cmp	r3, #5
 8000e4e:	d003      	beq.n	8000e58 <GPIO_InitPin+0xc4>
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	795b      	ldrb	r3, [r3, #5]
 8000e54:	2b06      	cmp	r3, #6
 8000e56:	d10a      	bne.n	8000e6e <GPIO_InitPin+0xda>
		{
			EXTI->RTSR |= (0b1 << hGPIO->PinConfig.PinNumber);
 8000e58:	4b8b      	ldr	r3, [pc, #556]	; (8001088 <GPIO_InitPin+0x2f4>)
 8000e5a:	689b      	ldr	r3, [r3, #8]
 8000e5c:	687a      	ldr	r2, [r7, #4]
 8000e5e:	7912      	ldrb	r2, [r2, #4]
 8000e60:	4611      	mov	r1, r2
 8000e62:	2201      	movs	r2, #1
 8000e64:	408a      	lsls	r2, r1
 8000e66:	4611      	mov	r1, r2
 8000e68:	4a87      	ldr	r2, [pc, #540]	; (8001088 <GPIO_InitPin+0x2f4>)
 8000e6a:	430b      	orrs	r3, r1
 8000e6c:	6093      	str	r3, [r2, #8]
		}

		//enable NVIC interrupt
		if (hGPIO->PinConfig.PinNumber < GPIO_PIN_5)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	791b      	ldrb	r3, [r3, #4]
 8000e72:	2b04      	cmp	r3, #4
 8000e74:	d80c      	bhi.n	8000e90 <GPIO_InitPin+0xfc>
		{
			// positions for EXTI interrupts in NVIC vector table are 6-10
			NVIC->ISER[0] |= (0b1 << (hGPIO->PinConfig.PinNumber + 6));
 8000e76:	4b85      	ldr	r3, [pc, #532]	; (800108c <GPIO_InitPin+0x2f8>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	687a      	ldr	r2, [r7, #4]
 8000e7c:	7912      	ldrb	r2, [r2, #4]
 8000e7e:	3206      	adds	r2, #6
 8000e80:	2101      	movs	r1, #1
 8000e82:	fa01 f202 	lsl.w	r2, r1, r2
 8000e86:	4611      	mov	r1, r2
 8000e88:	4a80      	ldr	r2, [pc, #512]	; (800108c <GPIO_InitPin+0x2f8>)
 8000e8a:	430b      	orrs	r3, r1
 8000e8c:	6013      	str	r3, [r2, #0]
 8000e8e:	e010      	b.n	8000eb2 <GPIO_InitPin+0x11e>
		}
		else if (hGPIO->PinConfig.PinNumber < GPIO_PIN_10)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	791b      	ldrb	r3, [r3, #4]
 8000e94:	2b09      	cmp	r3, #9
 8000e96:	d806      	bhi.n	8000ea6 <GPIO_InitPin+0x112>
		{
			// position for EXTI9_5 is 23
			NVIC->ISER[0] |= (0b1 << 23);
 8000e98:	4b7c      	ldr	r3, [pc, #496]	; (800108c <GPIO_InitPin+0x2f8>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a7b      	ldr	r2, [pc, #492]	; (800108c <GPIO_InitPin+0x2f8>)
 8000e9e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000ea2:	6013      	str	r3, [r2, #0]
 8000ea4:	e005      	b.n	8000eb2 <GPIO_InitPin+0x11e>
		}
		else
		{
			// position for EXTI15_10 is 40
			NVIC->ISER[1] |= (0b1 << 8);
 8000ea6:	4b79      	ldr	r3, [pc, #484]	; (800108c <GPIO_InitPin+0x2f8>)
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	4a78      	ldr	r2, [pc, #480]	; (800108c <GPIO_InitPin+0x2f8>)
 8000eac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eb0:	6053      	str	r3, [r2, #4]
		}

		// set SYSCFG for external IRQ
		// enable clock
		RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000eb2:	4b77      	ldr	r3, [pc, #476]	; (8001090 <GPIO_InitPin+0x2fc>)
 8000eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eb6:	4a76      	ldr	r2, [pc, #472]	; (8001090 <GPIO_InitPin+0x2fc>)
 8000eb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ebc:	6453      	str	r3, [r2, #68]	; 0x44
		// get 4 bits code for certain port
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(hGPIO->pGPIOx);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a74      	ldr	r2, [pc, #464]	; (8001094 <GPIO_InitPin+0x300>)
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	d024      	beq.n	8000f12 <GPIO_InitPin+0x17e>
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a72      	ldr	r2, [pc, #456]	; (8001098 <GPIO_InitPin+0x304>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d01d      	beq.n	8000f0e <GPIO_InitPin+0x17a>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a71      	ldr	r2, [pc, #452]	; (800109c <GPIO_InitPin+0x308>)
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	d016      	beq.n	8000f0a <GPIO_InitPin+0x176>
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a6f      	ldr	r2, [pc, #444]	; (80010a0 <GPIO_InitPin+0x30c>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d00f      	beq.n	8000f06 <GPIO_InitPin+0x172>
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a6e      	ldr	r2, [pc, #440]	; (80010a4 <GPIO_InitPin+0x310>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d008      	beq.n	8000f02 <GPIO_InitPin+0x16e>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a6c      	ldr	r2, [pc, #432]	; (80010a8 <GPIO_InitPin+0x314>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d101      	bne.n	8000efe <GPIO_InitPin+0x16a>
 8000efa:	2307      	movs	r3, #7
 8000efc:	e00a      	b.n	8000f14 <GPIO_InitPin+0x180>
 8000efe:	2300      	movs	r3, #0
 8000f00:	e008      	b.n	8000f14 <GPIO_InitPin+0x180>
 8000f02:	2304      	movs	r3, #4
 8000f04:	e006      	b.n	8000f14 <GPIO_InitPin+0x180>
 8000f06:	2303      	movs	r3, #3
 8000f08:	e004      	b.n	8000f14 <GPIO_InitPin+0x180>
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	e002      	b.n	8000f14 <GPIO_InitPin+0x180>
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e000      	b.n	8000f14 <GPIO_InitPin+0x180>
 8000f12:	2300      	movs	r3, #0
 8000f14:	73fb      	strb	r3, [r7, #15]
		// put it in syscfg register
		SYSCFG->EXTICR[hGPIO->PinConfig.PinNumber / 4] |= (portcode << ((hGPIO->PinConfig.PinNumber % 4) * 4));
 8000f16:	4a65      	ldr	r2, [pc, #404]	; (80010ac <GPIO_InitPin+0x318>)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	791b      	ldrb	r3, [r3, #4]
 8000f1c:	089b      	lsrs	r3, r3, #2
 8000f1e:	b2d8      	uxtb	r0, r3
 8000f20:	4603      	mov	r3, r0
 8000f22:	3302      	adds	r3, #2
 8000f24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f28:	7bf9      	ldrb	r1, [r7, #15]
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	7912      	ldrb	r2, [r2, #4]
 8000f2e:	f002 0203 	and.w	r2, r2, #3
 8000f32:	0092      	lsls	r2, r2, #2
 8000f34:	fa01 f202 	lsl.w	r2, r1, r2
 8000f38:	495c      	ldr	r1, [pc, #368]	; (80010ac <GPIO_InitPin+0x318>)
 8000f3a:	431a      	orrs	r2, r3
 8000f3c:	1c83      	adds	r3, r0, #2
 8000f3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	// set speed and output type for mode output or AF
	if ((hGPIO->PinConfig.Mode == GPIO_PIN_MODE_OUTPUT) || (hGPIO->PinConfig.Mode == GPIO_PIN_MODE_AF))
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	795b      	ldrb	r3, [r3, #5]
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d003      	beq.n	8000f52 <GPIO_InitPin+0x1be>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	795b      	ldrb	r3, [r3, #5]
 8000f4e:	2b02      	cmp	r3, #2
 8000f50:	d13b      	bne.n	8000fca <GPIO_InitPin+0x236>
	{
		//speed selection
		hGPIO->pGPIOx->OSPEEDR &= ~(0b11 << (hGPIO->PinConfig.PinNumber * 2));
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	689a      	ldr	r2, [r3, #8]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	791b      	ldrb	r3, [r3, #4]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	2103      	movs	r1, #3
 8000f60:	fa01 f303 	lsl.w	r3, r1, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	4619      	mov	r1, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	400a      	ands	r2, r1
 8000f6e:	609a      	str	r2, [r3, #8]
		hGPIO->pGPIOx->OSPEEDR |= hGPIO->PinConfig.OutputSpeed << (hGPIO->PinConfig.PinNumber * 2);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	689a      	ldr	r2, [r3, #8]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	79db      	ldrb	r3, [r3, #7]
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	791b      	ldrb	r3, [r3, #4]
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	fa01 f303 	lsl.w	r3, r1, r3
 8000f86:	4619      	mov	r1, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	609a      	str	r2, [r3, #8]

		//output type selection
		hGPIO->pGPIOx->OTYPER &= ~(0b1 << (hGPIO->PinConfig.PinNumber));
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	685a      	ldr	r2, [r3, #4]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	791b      	ldrb	r3, [r3, #4]
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	408b      	lsls	r3, r1
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	400a      	ands	r2, r1
 8000faa:	605a      	str	r2, [r3, #4]
		hGPIO->pGPIOx->OTYPER |= hGPIO->PinConfig.OutputType << (hGPIO->PinConfig.PinNumber);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	685a      	ldr	r2, [r3, #4]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	799b      	ldrb	r3, [r3, #6]
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	791b      	ldrb	r3, [r3, #4]
 8000fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	605a      	str	r2, [r3, #4]
	}

	// set alternate function bits
	if (hGPIO->PinConfig.Mode == GPIO_PIN_MODE_AF)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	795b      	ldrb	r3, [r3, #5]
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d137      	bne.n	8001042 <GPIO_InitPin+0x2ae>
	{
		// clear 4 AF bits and set new value
		hGPIO->pGPIOx->AFR[(hGPIO->PinConfig.PinNumber) / 8] &= ~(15UL << ((hGPIO->PinConfig.PinNumber % 8) * 4));
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	687a      	ldr	r2, [r7, #4]
 8000fd8:	7912      	ldrb	r2, [r2, #4]
 8000fda:	08d2      	lsrs	r2, r2, #3
 8000fdc:	b2d0      	uxtb	r0, r2
 8000fde:	4602      	mov	r2, r0
 8000fe0:	3208      	adds	r2, #8
 8000fe2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	791b      	ldrb	r3, [r3, #4]
 8000fea:	f003 0307 	and.w	r3, r3, #7
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	220f      	movs	r2, #15
 8000ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff6:	43da      	mvns	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4011      	ands	r1, r2
 8000ffe:	f100 0208 	add.w	r2, r0, #8
 8001002:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		hGPIO->pGPIOx->AFR[(hGPIO->PinConfig.PinNumber) / 8] |= (hGPIO->PinConfig.AF << ((hGPIO->PinConfig.PinNumber % 8) * 4));
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	7912      	ldrb	r2, [r2, #4]
 800100e:	08d2      	lsrs	r2, r2, #3
 8001010:	b2d1      	uxtb	r1, r2
 8001012:	460a      	mov	r2, r1
 8001014:	3208      	adds	r2, #8
 8001016:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	7a5b      	ldrb	r3, [r3, #9]
 800101e:	4618      	mov	r0, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	791b      	ldrb	r3, [r3, #4]
 8001024:	f003 0307 	and.w	r3, r3, #7
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	fa00 f303 	lsl.w	r3, r0, r3
 800102e:	461c      	mov	r4, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4608      	mov	r0, r1
 8001036:	ea42 0104 	orr.w	r1, r2, r4
 800103a:	f100 0208 	add.w	r2, r0, #8
 800103e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

	// pull ups pull downs
	hGPIO->pGPIOx->PUPDR &= ~(0b11 << (hGPIO->PinConfig.PinNumber * 2));
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	68da      	ldr	r2, [r3, #12]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	791b      	ldrb	r3, [r3, #4]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	2103      	movs	r1, #3
 8001050:	fa01 f303 	lsl.w	r3, r1, r3
 8001054:	43db      	mvns	r3, r3
 8001056:	4619      	mov	r1, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	400a      	ands	r2, r1
 800105e:	60da      	str	r2, [r3, #12]
	hGPIO->pGPIOx->PUPDR |= (hGPIO->PinConfig.PullUpPullDown << (hGPIO->PinConfig.PinNumber * 2));
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	68da      	ldr	r2, [r3, #12]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	7a1b      	ldrb	r3, [r3, #8]
 800106a:	4619      	mov	r1, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	791b      	ldrb	r3, [r3, #4]
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	fa01 f303 	lsl.w	r3, r1, r3
 8001076:	4619      	mov	r1, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	430a      	orrs	r2, r1
 800107e:	60da      	str	r2, [r3, #12]

}
 8001080:	bf00      	nop
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	bd90      	pop	{r4, r7, pc}
 8001088:	40013c00 	.word	0x40013c00
 800108c:	e000e100 	.word	0xe000e100
 8001090:	40023800 	.word	0x40023800
 8001094:	40020000 	.word	0x40020000
 8001098:	40020400 	.word	0x40020400
 800109c:	40020800 	.word	0x40020800
 80010a0:	40020c00 	.word	0x40020c00
 80010a4:	40021000 	.word	0x40021000
 80010a8:	40021c00 	.word	0x40021c00
 80010ac:	40013800 	.word	0x40013800

080010b0 <GPIO_TogglePin>:
 * @param[*GPIO] - base address of gpiox peripheral
 * @param[PinNumber] - GPIO_PIN_x @PinNumber
 * @return - void
 */
void GPIO_TogglePin(GPIO_TypeDef *GPIO, uint8_t PinNumber)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	460b      	mov	r3, r1
 80010ba:	70fb      	strb	r3, [r7, #3]
	GPIO->ODR ^= 0b1 << PinNumber;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	695b      	ldr	r3, [r3, #20]
 80010c0:	78fa      	ldrb	r2, [r7, #3]
 80010c2:	2101      	movs	r1, #1
 80010c4:	fa01 f202 	lsl.w	r2, r1, r2
 80010c8:	405a      	eors	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	615a      	str	r2, [r3, #20]
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
	...

080010dc <GPIO_ClearPendingEXTIFlag>:
 *
 * @param[PinNumber] - GPIO_PIN_x @PinNumber
 * @return - void
 */
void GPIO_ClearPendingEXTIFlag(uint8_t PinNumber)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
	EXTI->PR |= (0b1 << PinNumber);
 80010e6:	4b08      	ldr	r3, [pc, #32]	; (8001108 <GPIO_ClearPendingEXTIFlag+0x2c>)
 80010e8:	695b      	ldr	r3, [r3, #20]
 80010ea:	79fa      	ldrb	r2, [r7, #7]
 80010ec:	2101      	movs	r1, #1
 80010ee:	fa01 f202 	lsl.w	r2, r1, r2
 80010f2:	4611      	mov	r1, r2
 80010f4:	4a04      	ldr	r2, [pc, #16]	; (8001108 <GPIO_ClearPendingEXTIFlag+0x2c>)
 80010f6:	430b      	orrs	r3, r1
 80010f8:	6153      	str	r3, [r2, #20]
}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	40013c00 	.word	0x40013c00

0800110c <I2C_ClockEnable>:
 *
 * @param[*pI2Cx] - base address of i2c peripheral
 * @return - void
 */
static void I2C_ClockEnable(I2C_TypeDef *pI2Cx)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
	if (pI2Cx == I2C1)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	4a12      	ldr	r2, [pc, #72]	; (8001160 <I2C_ClockEnable+0x54>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d106      	bne.n	800112a <I2C_ClockEnable+0x1e>
	{
		RCC_CLOCK_I2C1_ENABLE();
 800111c:	4b11      	ldr	r3, [pc, #68]	; (8001164 <I2C_ClockEnable+0x58>)
 800111e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001120:	4a10      	ldr	r2, [pc, #64]	; (8001164 <I2C_ClockEnable+0x58>)
 8001122:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001126:	6413      	str	r3, [r2, #64]	; 0x40
	}
	else if (pI2Cx == I2C3)
	{
		RCC_CLOCK_I2C3_ENABLE();
	}
}
 8001128:	e014      	b.n	8001154 <I2C_ClockEnable+0x48>
	else if (pI2Cx == I2C2)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a0e      	ldr	r2, [pc, #56]	; (8001168 <I2C_ClockEnable+0x5c>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d106      	bne.n	8001140 <I2C_ClockEnable+0x34>
		RCC_CLOCK_I2C2_ENABLE();
 8001132:	4b0c      	ldr	r3, [pc, #48]	; (8001164 <I2C_ClockEnable+0x58>)
 8001134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001136:	4a0b      	ldr	r2, [pc, #44]	; (8001164 <I2C_ClockEnable+0x58>)
 8001138:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800113c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800113e:	e009      	b.n	8001154 <I2C_ClockEnable+0x48>
	else if (pI2Cx == I2C3)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	4a0a      	ldr	r2, [pc, #40]	; (800116c <I2C_ClockEnable+0x60>)
 8001144:	4293      	cmp	r3, r2
 8001146:	d105      	bne.n	8001154 <I2C_ClockEnable+0x48>
		RCC_CLOCK_I2C3_ENABLE();
 8001148:	4b06      	ldr	r3, [pc, #24]	; (8001164 <I2C_ClockEnable+0x58>)
 800114a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114c:	4a05      	ldr	r2, [pc, #20]	; (8001164 <I2C_ClockEnable+0x58>)
 800114e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001152:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001154:	bf00      	nop
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr
 8001160:	40005400 	.word	0x40005400
 8001164:	40023800 	.word	0x40023800
 8001168:	40005800 	.word	0x40005800
 800116c:	40005c00 	.word	0x40005c00

08001170 <I2C_InitGPIOPins>:

static void I2C_InitGPIOPins(I2C_TypeDef *pI2Cx, uint8_t AlternatePosition)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b088      	sub	sp, #32
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	460b      	mov	r3, r1
 800117a:	70fb      	strb	r3, [r7, #3]
	GPIO_Handle_t GPIO_SDA, GPIO_SCL;

	if (pI2Cx == I2C1)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a35      	ldr	r2, [pc, #212]	; (8001254 <I2C_InitGPIOPins+0xe4>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d112      	bne.n	80011aa <I2C_InitGPIOPins+0x3a>
	{
		// PB6 SCL
		GPIO_SCL.pGPIOx = GPIOB;
 8001184:	4b34      	ldr	r3, [pc, #208]	; (8001258 <I2C_InitGPIOPins+0xe8>)
 8001186:	60bb      	str	r3, [r7, #8]
		GPIO_SCL.PinConfig.PinNumber = GPIO_PIN_6;
 8001188:	2306      	movs	r3, #6
 800118a:	733b      	strb	r3, [r7, #12]

		// PB7 SDA
		GPIO_SDA.pGPIOx = GPIOB;
 800118c:	4b32      	ldr	r3, [pc, #200]	; (8001258 <I2C_InitGPIOPins+0xe8>)
 800118e:	617b      	str	r3, [r7, #20]
		GPIO_SDA.PinConfig.PinNumber = GPIO_PIN_7;
 8001190:	2307      	movs	r3, #7
 8001192:	763b      	strb	r3, [r7, #24]

		// Alternate Function
		GPIO_SCL.PinConfig.AF = GPIO_PIN_AF_AF4;
 8001194:	2304      	movs	r3, #4
 8001196:	747b      	strb	r3, [r7, #17]
		GPIO_SDA.PinConfig.AF = GPIO_PIN_AF_AF4;
 8001198:	2304      	movs	r3, #4
 800119a:	777b      	strb	r3, [r7, #29]

		if (AlternatePosition == 1)
 800119c:	78fb      	ldrb	r3, [r7, #3]
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d103      	bne.n	80011aa <I2C_InitGPIOPins+0x3a>
		{
			// PB8 SCL
			GPIO_SCL.PinConfig.PinNumber = GPIO_PIN_8;
 80011a2:	2308      	movs	r3, #8
 80011a4:	733b      	strb	r3, [r7, #12]
			// PB9 SDA
			GPIO_SDA.PinConfig.PinNumber = GPIO_PIN_9;
 80011a6:	2309      	movs	r3, #9
 80011a8:	763b      	strb	r3, [r7, #24]
		}


	}

	if (pI2Cx == I2C2)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a2b      	ldr	r2, [pc, #172]	; (800125c <I2C_InitGPIOPins+0xec>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d112      	bne.n	80011d8 <I2C_InitGPIOPins+0x68>
	{

		// PB10 SCL
		GPIO_SCL.pGPIOx = GPIOB;
 80011b2:	4b29      	ldr	r3, [pc, #164]	; (8001258 <I2C_InitGPIOPins+0xe8>)
 80011b4:	60bb      	str	r3, [r7, #8]
		GPIO_SCL.PinConfig.PinNumber = GPIO_PIN_10;
 80011b6:	230a      	movs	r3, #10
 80011b8:	733b      	strb	r3, [r7, #12]

		// PB11 SDA
		GPIO_SDA.pGPIOx = GPIOB;
 80011ba:	4b27      	ldr	r3, [pc, #156]	; (8001258 <I2C_InitGPIOPins+0xe8>)
 80011bc:	617b      	str	r3, [r7, #20]
		GPIO_SDA.PinConfig.PinNumber = GPIO_PIN_11;
 80011be:	230b      	movs	r3, #11
 80011c0:	763b      	strb	r3, [r7, #24]

		// Alternate Function
		GPIO_SCL.PinConfig.AF = GPIO_PIN_AF_AF4;
 80011c2:	2304      	movs	r3, #4
 80011c4:	747b      	strb	r3, [r7, #17]
		GPIO_SDA.PinConfig.AF = GPIO_PIN_AF_AF4;
 80011c6:	2304      	movs	r3, #4
 80011c8:	777b      	strb	r3, [r7, #29]


		if (AlternatePosition == 1)
 80011ca:	78fb      	ldrb	r3, [r7, #3]
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d103      	bne.n	80011d8 <I2C_InitGPIOPins+0x68>
		{
			// PB3 SDA
			GPIO_SDA.PinConfig.PinNumber = GPIO_PIN_3;
 80011d0:	2303      	movs	r3, #3
 80011d2:	763b      	strb	r3, [r7, #24]
			GPIO_SDA.PinConfig.AF = GPIO_PIN_AF_AF9;
 80011d4:	2309      	movs	r3, #9
 80011d6:	777b      	strb	r3, [r7, #29]
		}


	}

	if (pI2Cx == I2C3)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	4a21      	ldr	r2, [pc, #132]	; (8001260 <I2C_InitGPIOPins+0xf0>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d11a      	bne.n	8001216 <I2C_InitGPIOPins+0xa6>
	{

		// PA8 SCL
		GPIO_SCL.pGPIOx = GPIOA;
 80011e0:	4b20      	ldr	r3, [pc, #128]	; (8001264 <I2C_InitGPIOPins+0xf4>)
 80011e2:	60bb      	str	r3, [r7, #8]
		GPIO_SCL.PinConfig.PinNumber = GPIO_PIN_8;
 80011e4:	2308      	movs	r3, #8
 80011e6:	733b      	strb	r3, [r7, #12]

		// PB9 SDA
		GPIO_SDA.pGPIOx = GPIOB;
 80011e8:	4b1b      	ldr	r3, [pc, #108]	; (8001258 <I2C_InitGPIOPins+0xe8>)
 80011ea:	617b      	str	r3, [r7, #20]
		GPIO_SDA.PinConfig.PinNumber = GPIO_PIN_4;
 80011ec:	2304      	movs	r3, #4
 80011ee:	763b      	strb	r3, [r7, #24]

		// Alternate Function
		GPIO_SCL.PinConfig.AF = GPIO_PIN_AF_AF4;
 80011f0:	2304      	movs	r3, #4
 80011f2:	747b      	strb	r3, [r7, #17]
		GPIO_SDA.PinConfig.AF = GPIO_PIN_AF_AF4;
 80011f4:	2304      	movs	r3, #4
 80011f6:	777b      	strb	r3, [r7, #29]

		if (AlternatePosition == 1)
 80011f8:	78fb      	ldrb	r3, [r7, #3]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d10b      	bne.n	8001216 <I2C_InitGPIOPins+0xa6>
		{
			RCC_CLOCK_GPIOC_ENABLE();
 80011fe:	4b1a      	ldr	r3, [pc, #104]	; (8001268 <I2C_InitGPIOPins+0xf8>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001202:	4a19      	ldr	r2, [pc, #100]	; (8001268 <I2C_InitGPIOPins+0xf8>)
 8001204:	f043 0304 	orr.w	r3, r3, #4
 8001208:	6313      	str	r3, [r2, #48]	; 0x30
			// PC9 SDA
			GPIO_SDA.pGPIOx = GPIOC;
 800120a:	4b18      	ldr	r3, [pc, #96]	; (800126c <I2C_InitGPIOPins+0xfc>)
 800120c:	617b      	str	r3, [r7, #20]
			GPIO_SDA.PinConfig.PinNumber = GPIO_PIN_9;
 800120e:	2309      	movs	r3, #9
 8001210:	763b      	strb	r3, [r7, #24]

			// Alternate Function
			GPIO_SDA.PinConfig.AF = GPIO_PIN_AF_AF9;
 8001212:	2309      	movs	r3, #9
 8001214:	777b      	strb	r3, [r7, #29]
		}

	}

	// Mode AF
	GPIO_SCL.PinConfig.Mode = GPIO_PIN_MODE_AF;
 8001216:	2302      	movs	r3, #2
 8001218:	737b      	strb	r3, [r7, #13]
	GPIO_SDA.PinConfig.Mode = GPIO_PIN_MODE_AF;
 800121a:	2302      	movs	r3, #2
 800121c:	767b      	strb	r3, [r7, #25]

	// Output type open drain
	GPIO_SCL.PinConfig.OutputType = GPIO_PIN_OT_OD;
 800121e:	2301      	movs	r3, #1
 8001220:	73bb      	strb	r3, [r7, #14]
	GPIO_SDA.PinConfig.OutputType = GPIO_PIN_OT_OD;
 8001222:	2301      	movs	r3, #1
 8001224:	76bb      	strb	r3, [r7, #26]

	// Output speed very high
	GPIO_SCL.PinConfig.OutputSpeed = GPIO_PIN_SPEED_VERYHIGH;
 8001226:	2303      	movs	r3, #3
 8001228:	73fb      	strb	r3, [r7, #15]
	GPIO_SDA.PinConfig.OutputSpeed = GPIO_PIN_SPEED_VERYHIGH;
 800122a:	2303      	movs	r3, #3
 800122c:	76fb      	strb	r3, [r7, #27]

	// Pull ups
	GPIO_SCL.PinConfig.PullUpPullDown = GPIO_PIN_PUPD_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	743b      	strb	r3, [r7, #16]
	GPIO_SDA.PinConfig.PullUpPullDown = GPIO_PIN_PUPD_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	773b      	strb	r3, [r7, #28]

	GPIO_InitPin(&GPIO_SDA);
 8001236:	f107 0314 	add.w	r3, r7, #20
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff fdaa 	bl	8000d94 <GPIO_InitPin>
	GPIO_InitPin(&GPIO_SCL);
 8001240:	f107 0308 	add.w	r3, r7, #8
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff fda5 	bl	8000d94 <GPIO_InitPin>

}
 800124a:	bf00      	nop
 800124c:	3720      	adds	r7, #32
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	40005400 	.word	0x40005400
 8001258:	40020400 	.word	0x40020400
 800125c:	40005800 	.word	0x40005800
 8001260:	40005c00 	.word	0x40005c00
 8001264:	40020000 	.word	0x40020000
 8001268:	40023800 	.word	0x40023800
 800126c:	40020800 	.word	0x40020800

08001270 <I2C_Init>:
 *
 * @param[*phI2C] - handler to i2c structure
 * @return - void
 */
uint8_t I2C_Init(I2C_Handle_t *phI2C)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	// enable peripheral clock
	I2C_ClockEnable(phI2C->pI2Cx);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ff45 	bl	800110c <I2C_ClockEnable>

	// init GPIO pins
	I2C_InitGPIOPins(phI2C->pI2Cx, 0);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2100      	movs	r1, #0
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff ff71 	bl	8001170 <I2C_InitGPIOPins>

	//reset I2C
	phI2C->pI2Cx->CR1 |= I2C_CR1_SWRST;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800129c:	601a      	str	r2, [r3, #0]
	phI2C->pI2Cx->CR1 &= ~(I2C_CR1_SWRST);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80012ac:	601a      	str	r2, [r3, #0]

	// check frequency limits
	if (phI2C->I2CConfig.ABP1FrequencyMHz < I2C_FREQUENCY_MINIMUM || phI2C->I2CConfig.ABP1FrequencyMHz > I2C_FREQUENCY_MAXIMUM)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	791b      	ldrb	r3, [r3, #4]
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d903      	bls.n	80012be <I2C_Init+0x4e>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	791b      	ldrb	r3, [r3, #4]
 80012ba:	2b32      	cmp	r3, #50	; 0x32
 80012bc:	d901      	bls.n	80012c2 <I2C_Init+0x52>
	{
		return I2C_ERROR_WRONG_FREQUENCY;
 80012be:	2301      	movs	r3, #1
 80012c0:	e0af      	b.n	8001422 <I2C_Init+0x1b2>
	}

	// set frequency (same as ABP1 frequency)
	phI2C->pI2Cx->CR2 &= ~(I2C_CR2_FREQ);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	685a      	ldr	r2, [r3, #4]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80012d0:	605a      	str	r2, [r3, #4]
	phI2C->pI2Cx->CR2 |= (phI2C->I2CConfig.ABP1FrequencyMHz << I2C_CR2_FREQ_Pos);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	685a      	ldr	r2, [r3, #4]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	791b      	ldrb	r3, [r3, #4]
 80012dc:	4619      	mov	r1, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	430a      	orrs	r2, r1
 80012e4:	605a      	str	r2, [r3, #4]

	// set speed
	uint16_t _tempCCR, _tempTRISE;
	// set slow mode, reset DUTY
	phI2C->pI2Cx->CCR &= ~(I2C_CCR_FS);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	69da      	ldr	r2, [r3, #28]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80012f4:	61da      	str	r2, [r3, #28]
	phI2C->pI2Cx->CCR &= ~(I2C_CCR_DUTY);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	69da      	ldr	r2, [r3, #28]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001304:	61da      	str	r2, [r3, #28]


	// CCR calculation for slow mode -> values are coming from RM CCR register and result is in [ns]
	// (Thigh + Tlow) / (CEOFF * PCLK)
	_tempCCR = (I2C_CCR_SM_THIGH + I2C_CCR_SM_TLOW) / (I2C_CCR_SM_COEFF * (1000 / phI2C->I2CConfig.ABP1FrequencyMHz));
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	791b      	ldrb	r3, [r3, #4]
 800130a:	461a      	mov	r2, r3
 800130c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001310:	fb93 f3f2 	sdiv	r3, r3, r2
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	f242 7210 	movw	r2, #10000	; 0x2710
 800131a:	fbb2 f3f3 	udiv	r3, r2, r3
 800131e:	81fb      	strh	r3, [r7, #14]

	// TRISE calculation for slow mode -> equation is from RM
	_tempTRISE = ((I2C_CCR_SM_TR_SCL * phI2C->I2CConfig.ABP1FrequencyMHz) / 1000) + 1;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	791b      	ldrb	r3, [r3, #4]
 8001324:	461a      	mov	r2, r3
 8001326:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800132a:	fb03 f302 	mul.w	r3, r3, r2
 800132e:	4a3f      	ldr	r2, [pc, #252]	; (800142c <I2C_Init+0x1bc>)
 8001330:	fba2 2303 	umull	r2, r3, r2, r3
 8001334:	099b      	lsrs	r3, r3, #6
 8001336:	b29b      	uxth	r3, r3
 8001338:	3301      	adds	r3, #1
 800133a:	81bb      	strh	r3, [r7, #12]

	// fast mode
	if (phI2C->I2CConfig.Speed != I2C_SPEED_SLOW)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	795b      	ldrb	r3, [r3, #5]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d043      	beq.n	80013cc <I2C_Init+0x15c>
	{
		// set fast mode
		phI2C->pI2Cx->CCR |= I2C_CCR_FS;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	69da      	ldr	r2, [r3, #28]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001352:	61da      	str	r2, [r3, #28]
		// calculate CCR for fast mode with DUTY 0
		_tempCCR = (I2C_CCR_FM_THIGH + I2C_CCR_FM_TLOW) / (I2C_CCR_FM_COEFF_DUTY0 * (1000 / phI2C->I2CConfig.ABP1FrequencyMHz));
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	791b      	ldrb	r3, [r3, #4]
 8001358:	461a      	mov	r2, r3
 800135a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800135e:	fb93 f3f2 	sdiv	r3, r3, r2
 8001362:	461a      	mov	r2, r3
 8001364:	4613      	mov	r3, r2
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	4413      	add	r3, r2
 800136a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800136e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001372:	81fb      	strh	r3, [r7, #14]
		// calculate TRISE for fast mode
		_tempTRISE = ((I2C_CCR_FM_TR_SCL * phI2C->I2CConfig.ABP1FrequencyMHz) / 1000) + 1;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	791b      	ldrb	r3, [r3, #4]
 8001378:	461a      	mov	r2, r3
 800137a:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800137e:	fb03 f302 	mul.w	r3, r3, r2
 8001382:	4a2a      	ldr	r2, [pc, #168]	; (800142c <I2C_Init+0x1bc>)
 8001384:	fba2 2303 	umull	r2, r3, r2, r3
 8001388:	099b      	lsrs	r3, r3, #6
 800138a:	b29b      	uxth	r3, r3
 800138c:	3301      	adds	r3, #1
 800138e:	81bb      	strh	r3, [r7, #12]
		if (phI2C->I2CConfig.Speed == I2C_SPEED_FAST_DUTY1)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	795b      	ldrb	r3, [r3, #5]
 8001394:	2b02      	cmp	r3, #2
 8001396:	d119      	bne.n	80013cc <I2C_Init+0x15c>
		{
			// set DUTY flag
			phI2C->pI2Cx->CCR |= I2C_CCR_DUTY;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	69da      	ldr	r2, [r3, #28]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80013a6:	61da      	str	r2, [r3, #28]
			// calculate CCR with fast mode DUTY1
			_tempCCR = (I2C_CCR_FM_THIGH + I2C_CCR_FM_TLOW) / (I2C_CCR_FM_COEFF_DUTY1 * (1000 / phI2C->I2CConfig.ABP1FrequencyMHz));
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	791b      	ldrb	r3, [r3, #4]
 80013ac:	461a      	mov	r2, r3
 80013ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80013b6:	461a      	mov	r2, r3
 80013b8:	4613      	mov	r3, r2
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	4413      	add	r3, r2
 80013be:	009a      	lsls	r2, r3, #2
 80013c0:	4413      	add	r3, r2
 80013c2:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80013c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ca:	81fb      	strh	r3, [r7, #14]
		}
	}
	phI2C->pI2Cx->CCR &= ~(I2C_CCR_CCR);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	69db      	ldr	r3, [r3, #28]
 80013d2:	687a      	ldr	r2, [r7, #4]
 80013d4:	6812      	ldr	r2, [r2, #0]
 80013d6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80013da:	f023 030f 	bic.w	r3, r3, #15
 80013de:	61d3      	str	r3, [r2, #28]
	phI2C->pI2Cx->CCR |= (_tempCCR << I2C_CCR_CCR_Pos);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	69d9      	ldr	r1, [r3, #28]
 80013e6:	89fa      	ldrh	r2, [r7, #14]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	430a      	orrs	r2, r1
 80013ee:	61da      	str	r2, [r3, #28]

	// write correct TRISE to the register
	phI2C->pI2Cx->TRISE &= ~(I2C_TRISE_TRISE);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6a1a      	ldr	r2, [r3, #32]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80013fe:	621a      	str	r2, [r3, #32]
	phI2C->pI2Cx->TRISE |= (_tempTRISE << I2C_TRISE_TRISE_Pos);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	6a19      	ldr	r1, [r3, #32]
 8001406:	89ba      	ldrh	r2, [r7, #12]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	430a      	orrs	r2, r1
 800140e:	621a      	str	r2, [r3, #32]


	// enable I2c
	phI2C->pI2Cx->CR1 |= I2C_CR1_PE;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f042 0201 	orr.w	r2, r2, #1
 800141e:	601a      	str	r2, [r3, #0]

	return 0;
 8001420:	2300      	movs	r3, #0
}
 8001422:	4618      	mov	r0, r3
 8001424:	3710      	adds	r7, #16
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	10624dd3 	.word	0x10624dd3

08001430 <I2C_Transmit>:

uint8_t I2C_Transmit(I2C_Handle_t *phI2C, uint8_t SlaveAddres, uint8_t MemAddress, uint8_t *pDataBuffer,uint32_t DataSize)
{
 8001430:	b480      	push	{r7}
 8001432:	b089      	sub	sp, #36	; 0x24
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	607b      	str	r3, [r7, #4]
 800143a:	460b      	mov	r3, r1
 800143c:	72fb      	strb	r3, [r7, #11]
 800143e:	4613      	mov	r3, r2
 8001440:	72bb      	strb	r3, [r7, #10]
	uint8_t _temp8reg;
	uint32_t _txDataToSend = DataSize;
 8001442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001444:	61fb      	str	r3, [r7, #28]
	uint32_t _txDataIndex = 0;
 8001446:	2300      	movs	r3, #0
 8001448:	61bb      	str	r3, [r7, #24]
//1.0 Set START BIT
	phI2C->pI2Cx->CR1 |= I2C_CR1_ACK;
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001458:	601a      	str	r2, [r3, #0]
	phI2C->pI2Cx->CR1 |= I2C_CR1_START;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001468:	601a      	str	r2, [r3, #0]

//1.1 Wait until SB flag is set
	while (!(I2C_SR1_SB & phI2C->pI2Cx->SR1))
 800146a:	bf00      	nop
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	2b00      	cmp	r3, #0
 8001478:	d0f8      	beq.n	800146c <I2C_Transmit+0x3c>
		;
//1.2 Clear SB by reading SR1
	_temp8reg = phI2C->pI2Cx->SR1;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	695b      	ldr	r3, [r3, #20]
 8001480:	75fb      	strb	r3, [r7, #23]
//2. Put slave address in DR register - If transmitting set slave addres LSB to 0, reciever 1
	phI2C->pI2Cx->DR = (SlaveAddres << 1);
 8001482:	7afb      	ldrb	r3, [r7, #11]
 8001484:	005a      	lsls	r2, r3, #1
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	611a      	str	r2, [r3, #16]
//3. ADDR bit set by hardware

	// wait until ADDR is set
	while (!(I2C_SR1_ADDR & phI2C->pI2Cx->SR1))
 800148c:	bf00      	nop
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	695b      	ldr	r3, [r3, #20]
 8001494:	f003 0302 	and.w	r3, r3, #2
 8001498:	2b00      	cmp	r3, #0
 800149a:	d0f8      	beq.n	800148e <I2C_Transmit+0x5e>
		;
//4. ADDR is cleared by reading SR1 , Read SR2
	_temp8reg = phI2C->pI2Cx->SR1;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	695b      	ldr	r3, [r3, #20]
 80014a2:	75fb      	strb	r3, [r7, #23]
	_temp8reg = phI2C->pI2Cx->SR2;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	699b      	ldr	r3, [r3, #24]
 80014aa:	75fb      	strb	r3, [r7, #23]
//5. TxE bit is set when acknowledge bit is sent
	while (!(phI2C->pI2Cx->SR1 & I2C_SR1_TXE))
 80014ac:	bf00      	nop
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	695b      	ldr	r3, [r3, #20]
 80014b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d0f8      	beq.n	80014ae <I2C_Transmit+0x7e>
		;
//6. Write memory address to DR to clear TxE
	phI2C->pI2Cx->DR = MemAddress;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	7aba      	ldrb	r2, [r7, #10]
 80014c2:	611a      	str	r2, [r3, #16]

//7. Data transfer
	while(_txDataToSend > 0)
 80014c4:	e027      	b.n	8001516 <I2C_Transmit+0xe6>
	{
		// wait until data register is empty
		while (!(phI2C->pI2Cx->SR1 & I2C_SR1_TXE))
 80014c6:	bf00      	nop
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	695b      	ldr	r3, [r3, #20]
 80014ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d0f8      	beq.n	80014c8 <I2C_Transmit+0x98>
			;

		// put data in data register
		phI2C->pI2Cx->DR = pDataBuffer[_txDataIndex];
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	4413      	add	r3, r2
 80014dc:	781a      	ldrb	r2, [r3, #0]
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	611a      	str	r2, [r3, #16]

		//change counters
		_txDataToSend--;
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	3b01      	subs	r3, #1
 80014e8:	61fb      	str	r3, [r7, #28]
		_txDataIndex++;
 80014ea:	69bb      	ldr	r3, [r7, #24]
 80014ec:	3301      	adds	r3, #1
 80014ee:	61bb      	str	r3, [r7, #24]


//8. After last bit is written to DR register , Set STOP bit  and interface is going back to slave mode
		if(_txDataToSend == 0)
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d10f      	bne.n	8001516 <I2C_Transmit+0xe6>
		{
			// check if data transfer is finsihed
			while (!(phI2C->pI2Cx->SR1 & I2C_SR1_BTF))
 80014f6:	bf00      	nop
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	695b      	ldr	r3, [r3, #20]
 80014fe:	f003 0304 	and.w	r3, r3, #4
 8001502:	2b00      	cmp	r3, #0
 8001504:	d0f8      	beq.n	80014f8 <I2C_Transmit+0xc8>
				;
			// stop transfer
			phI2C->pI2Cx->CR1 |= I2C_CR1_STOP;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001514:	601a      	str	r2, [r3, #0]
	while(_txDataToSend > 0)
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d1d4      	bne.n	80014c6 <I2C_Transmit+0x96>
		}

	}


	return 0;
 800151c:	2300      	movs	r3, #0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3724      	adds	r7, #36	; 0x24
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
	...

0800152c <RCC_InitClock>:
 * 7. Select system clock
 * @param[*GPIO] - base address of gpiox peripheral
 * @return - void
 */
uint8_t RCC_InitClock(RCC_ClockInitTypeDef *pClockInit)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]

/* 1. Enable HSI/HSE as main source RCC->CR */

	//enable HSI/HSE
	if (pClockInit->OscillatorType == RCC_OSCILLATORTYPE_HSI)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d10d      	bne.n	8001558 <RCC_InitClock+0x2c>
	{
		// set HSI flag
		RCC->CR |= RCC_CR_HSION;
 800153c:	4b91      	ldr	r3, [pc, #580]	; (8001784 <RCC_InitClock+0x258>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a90      	ldr	r2, [pc, #576]	; (8001784 <RCC_InitClock+0x258>)
 8001542:	f043 0301 	orr.w	r3, r3, #1
 8001546:	6013      	str	r3, [r2, #0]
		// wait until HSI is on
		while (!(RCC->CR & RCC_CR_HSIRDY))
 8001548:	bf00      	nop
 800154a:	4b8e      	ldr	r3, [pc, #568]	; (8001784 <RCC_InitClock+0x258>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d0f9      	beq.n	800154a <RCC_InitClock+0x1e>
 8001556:	e010      	b.n	800157a <RCC_InitClock+0x4e>
			;
	}
	else if (pClockInit->OscillatorType == RCC_OSCILLATORTYPE_HSE)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b01      	cmp	r3, #1
 800155e:	d10c      	bne.n	800157a <RCC_InitClock+0x4e>
	{
		// set HSE flag
		RCC->CR |= RCC_CR_HSEON;
 8001560:	4b88      	ldr	r3, [pc, #544]	; (8001784 <RCC_InitClock+0x258>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a87      	ldr	r2, [pc, #540]	; (8001784 <RCC_InitClock+0x258>)
 8001566:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800156a:	6013      	str	r3, [r2, #0]
		// wait until HSE is on
		while (!(RCC->CR & RCC_CR_HSERDY))
 800156c:	bf00      	nop
 800156e:	4b85      	ldr	r3, [pc, #532]	; (8001784 <RCC_InitClock+0x258>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d0f9      	beq.n	800156e <RCC_InitClock+0x42>
			;
	}

/* 2. Set regulator scaling PWR->VOS if necessary before PLL is ON */
	PWR->CR &= ~(PWR_CR_VOS);
 800157a:	4b83      	ldr	r3, [pc, #524]	; (8001788 <RCC_InitClock+0x25c>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a82      	ldr	r2, [pc, #520]	; (8001788 <RCC_InitClock+0x25c>)
 8001580:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001584:	6013      	str	r3, [r2, #0]
	PWR->CR |= (pClockInit->VOSScale << PWR_CR_VOS_Pos);
 8001586:	4b80      	ldr	r3, [pc, #512]	; (8001788 <RCC_InitClock+0x25c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	7852      	ldrb	r2, [r2, #1]
 800158e:	0392      	lsls	r2, r2, #14
 8001590:	4611      	mov	r1, r2
 8001592:	4a7d      	ldr	r2, [pc, #500]	; (8001788 <RCC_InitClock+0x25c>)
 8001594:	430b      	orrs	r3, r1
 8001596:	6013      	str	r3, [r2, #0]

/* 3. Configure Flash and Latency settings */
	// enable data, instruction and prefetch cache
	FLASH->ACR |= (FLASH_ACR_DCEN | FLASH_ACR_ICEN | FLASH_ACR_PRFTEN);
 8001598:	4b7c      	ldr	r3, [pc, #496]	; (800178c <RCC_InitClock+0x260>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a7b      	ldr	r2, [pc, #492]	; (800178c <RCC_InitClock+0x260>)
 800159e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80015a2:	6013      	str	r3, [r2, #0]
	// to read correct from flash at certain voltage and frequency latency between read has to be set correctly
	// this table can be found in reference manual
	FLASH->ACR &= ~(FLASH_ACR_LATENCY);
 80015a4:	4b79      	ldr	r3, [pc, #484]	; (800178c <RCC_InitClock+0x260>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a78      	ldr	r2, [pc, #480]	; (800178c <RCC_InitClock+0x260>)
 80015aa:	f023 0307 	bic.w	r3, r3, #7
 80015ae:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= (pClockInit->FLASHLatency << FLASH_ACR_LATENCY_Pos);
 80015b0:	4b76      	ldr	r3, [pc, #472]	; (800178c <RCC_InitClock+0x260>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	7892      	ldrb	r2, [r2, #2]
 80015b8:	4611      	mov	r1, r2
 80015ba:	4a74      	ldr	r2, [pc, #464]	; (800178c <RCC_InitClock+0x260>)
 80015bc:	430b      	orrs	r3, r1
 80015be:	6013      	str	r3, [r2, #0]

/* 4. Configure HCLK, PCLK1, PCLK2 */
	// configure AHB prescaler
	RCC->CFGR &= ~(RCC_CFGR_HPRE);
 80015c0:	4b70      	ldr	r3, [pc, #448]	; (8001784 <RCC_InitClock+0x258>)
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	4a6f      	ldr	r2, [pc, #444]	; (8001784 <RCC_InitClock+0x258>)
 80015c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80015ca:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (pClockInit->HPREPrescaler << RCC_CFGR_HPRE_Pos);
 80015cc:	4b6d      	ldr	r3, [pc, #436]	; (8001784 <RCC_InitClock+0x258>)
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	78d2      	ldrb	r2, [r2, #3]
 80015d4:	0112      	lsls	r2, r2, #4
 80015d6:	4611      	mov	r1, r2
 80015d8:	4a6a      	ldr	r2, [pc, #424]	; (8001784 <RCC_InitClock+0x258>)
 80015da:	430b      	orrs	r3, r1
 80015dc:	6093      	str	r3, [r2, #8]

	// configure APB1 prescaler
	RCC->CFGR &= ~(RCC_CFGR_PPRE1);
 80015de:	4b69      	ldr	r3, [pc, #420]	; (8001784 <RCC_InitClock+0x258>)
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	4a68      	ldr	r2, [pc, #416]	; (8001784 <RCC_InitClock+0x258>)
 80015e4:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80015e8:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (pClockInit->APB1Prescaler << RCC_CFGR_PPRE1_Pos);
 80015ea:	4b66      	ldr	r3, [pc, #408]	; (8001784 <RCC_InitClock+0x258>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	7912      	ldrb	r2, [r2, #4]
 80015f2:	0292      	lsls	r2, r2, #10
 80015f4:	4611      	mov	r1, r2
 80015f6:	4a63      	ldr	r2, [pc, #396]	; (8001784 <RCC_InitClock+0x258>)
 80015f8:	430b      	orrs	r3, r1
 80015fa:	6093      	str	r3, [r2, #8]

	// configure APB2 prescaler
	RCC->CFGR &= ~(RCC_CFGR_PPRE2);
 80015fc:	4b61      	ldr	r3, [pc, #388]	; (8001784 <RCC_InitClock+0x258>)
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	4a60      	ldr	r2, [pc, #384]	; (8001784 <RCC_InitClock+0x258>)
 8001602:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001606:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (pClockInit->APB2Prescaler << RCC_CFGR_PPRE2_Pos);
 8001608:	4b5e      	ldr	r3, [pc, #376]	; (8001784 <RCC_InitClock+0x258>)
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	7952      	ldrb	r2, [r2, #5]
 8001610:	0352      	lsls	r2, r2, #13
 8001612:	4611      	mov	r1, r2
 8001614:	4a5b      	ldr	r2, [pc, #364]	; (8001784 <RCC_InitClock+0x258>)
 8001616:	430b      	orrs	r3, r1
 8001618:	6093      	str	r3, [r2, #8]
/* 5. Configure PLL */

			// PLL - phase-locked loop - clock generation engine in the MCU

			// if PLL is enable
			if (pClockInit->PLL.PLLState == RCC_PLL_STATE_ENABLE)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8001620:	2b01      	cmp	r3, #1
 8001622:	f040 8088 	bne.w	8001736 <RCC_InitClock+0x20a>
			{
				// init PLL source
				RCC->PLLCFGR |= (pClockInit->PLL.PLLSource << RCC_PLLCFGR_PLLSRC_Pos);
 8001626:	4b57      	ldr	r3, [pc, #348]	; (8001784 <RCC_InitClock+0x258>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	79d2      	ldrb	r2, [r2, #7]
 800162e:	0592      	lsls	r2, r2, #22
 8001630:	4611      	mov	r1, r2
 8001632:	4a54      	ldr	r2, [pc, #336]	; (8001784 <RCC_InitClock+0x258>)
 8001634:	430b      	orrs	r3, r1
 8001636:	6053      	str	r3, [r2, #4]

				// PLLM - division factor for the main PLL
				// It is recommended to put source frequency in range of 1 - 2Mhz (2Mhz recommended)
				// Frequency after this division operation is input of VCO (voltage controlled oscillator)

				if (pClockInit->PLL.PLLM < 3 || pClockInit->PLL.PLLM > 63)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	7a1b      	ldrb	r3, [r3, #8]
 800163c:	2b02      	cmp	r3, #2
 800163e:	d903      	bls.n	8001648 <RCC_InitClock+0x11c>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	7a1b      	ldrb	r3, [r3, #8]
 8001644:	2b3f      	cmp	r3, #63	; 0x3f
 8001646:	d901      	bls.n	800164c <RCC_InitClock+0x120>
				{
					return PLL_CONFIG_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e095      	b.n	8001778 <RCC_InitClock+0x24c>
				}
				RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLM);
 800164c:	4b4d      	ldr	r3, [pc, #308]	; (8001784 <RCC_InitClock+0x258>)
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	4a4c      	ldr	r2, [pc, #304]	; (8001784 <RCC_InitClock+0x258>)
 8001652:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001656:	6053      	str	r3, [r2, #4]
				RCC->PLLCFGR |= (pClockInit->PLL.PLLM << RCC_PLLCFGR_PLLM_Pos);
 8001658:	4b4a      	ldr	r3, [pc, #296]	; (8001784 <RCC_InitClock+0x258>)
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	7a12      	ldrb	r2, [r2, #8]
 8001660:	4611      	mov	r1, r2
 8001662:	4a48      	ldr	r2, [pc, #288]	; (8001784 <RCC_InitClock+0x258>)
 8001664:	430b      	orrs	r3, r1
 8001666:	6053      	str	r3, [r2, #4]

				// PLLN - multiplication factor for VCO
				// After this operation value should be between 192 and 432 MHz
				// Frequency after this operation is output of VCO

				if (pClockInit->PLL.PLLN < 2 || pClockInit->PLL.PLLM > 432)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	895b      	ldrh	r3, [r3, #10]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d801      	bhi.n	8001674 <RCC_InitClock+0x148>
				{
					return PLL_CONFIG_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e081      	b.n	8001778 <RCC_InitClock+0x24c>
				}
				RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLN);
 8001674:	4b43      	ldr	r3, [pc, #268]	; (8001784 <RCC_InitClock+0x258>)
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	4a42      	ldr	r2, [pc, #264]	; (8001784 <RCC_InitClock+0x258>)
 800167a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800167e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001682:	6053      	str	r3, [r2, #4]
				RCC->PLLCFGR |= (pClockInit->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos);
 8001684:	4b3f      	ldr	r3, [pc, #252]	; (8001784 <RCC_InitClock+0x258>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	8952      	ldrh	r2, [r2, #10]
 800168c:	0192      	lsls	r2, r2, #6
 800168e:	4611      	mov	r1, r2
 8001690:	4a3c      	ldr	r2, [pc, #240]	; (8001784 <RCC_InitClock+0x258>)
 8001692:	430b      	orrs	r3, r1
 8001694:	6053      	str	r3, [r2, #4]
				// PLLP - division factor for main system clock
				// After this operation values should not exceed 84MHz
				// Frequency after this operation is frequency of main system clock

				// 2 bits register so value can not be more than 3
				if (pClockInit->PLL.PLLP > 3)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	7b1b      	ldrb	r3, [r3, #12]
 800169a:	2b03      	cmp	r3, #3
 800169c:	d901      	bls.n	80016a2 <RCC_InitClock+0x176>
				{
					return PLL_CONFIG_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e06a      	b.n	8001778 <RCC_InitClock+0x24c>
				}
				RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLP);
 80016a2:	4b38      	ldr	r3, [pc, #224]	; (8001784 <RCC_InitClock+0x258>)
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	4a37      	ldr	r2, [pc, #220]	; (8001784 <RCC_InitClock+0x258>)
 80016a8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80016ac:	6053      	str	r3, [r2, #4]
				RCC->PLLCFGR |= (pClockInit->PLL.PLLP << RCC_PLLCFGR_PLLP_Pos);
 80016ae:	4b35      	ldr	r3, [pc, #212]	; (8001784 <RCC_InitClock+0x258>)
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	7b12      	ldrb	r2, [r2, #12]
 80016b6:	0412      	lsls	r2, r2, #16
 80016b8:	4611      	mov	r1, r2
 80016ba:	4a32      	ldr	r2, [pc, #200]	; (8001784 <RCC_InitClock+0x258>)
 80016bc:	430b      	orrs	r3, r1
 80016be:	6053      	str	r3, [r2, #4]
				// PLLQ - ) division factor for USB OTG FS, SDIO and random number generator clocks
				// The USB OTG FS requires a 48 MHz clock to work correctly. The SDIO and the
				// random number generator need a frequency lower than or equal to 48 MHz to work
				// correctly

				if (pClockInit->PLL.PLLQ < 2 || pClockInit->PLL.PLLQ > 15)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	7b5b      	ldrb	r3, [r3, #13]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d903      	bls.n	80016d0 <RCC_InitClock+0x1a4>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	7b5b      	ldrb	r3, [r3, #13]
 80016cc:	2b0f      	cmp	r3, #15
 80016ce:	d901      	bls.n	80016d4 <RCC_InitClock+0x1a8>
				{
					return PLL_CONFIG_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e051      	b.n	8001778 <RCC_InitClock+0x24c>
				}
				RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLQ);
 80016d4:	4b2b      	ldr	r3, [pc, #172]	; (8001784 <RCC_InitClock+0x258>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	4a2a      	ldr	r2, [pc, #168]	; (8001784 <RCC_InitClock+0x258>)
 80016da:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80016de:	6053      	str	r3, [r2, #4]
				RCC->PLLCFGR |= (pClockInit->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos);
 80016e0:	4b28      	ldr	r3, [pc, #160]	; (8001784 <RCC_InitClock+0x258>)
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	7b52      	ldrb	r2, [r2, #13]
 80016e8:	0612      	lsls	r2, r2, #24
 80016ea:	4611      	mov	r1, r2
 80016ec:	4a25      	ldr	r2, [pc, #148]	; (8001784 <RCC_InitClock+0x258>)
 80016ee:	430b      	orrs	r3, r1
 80016f0:	6053      	str	r3, [r2, #4]

/* 6. Enable the PLL */
				RCC->CR |= (RCC_PLL_STATE_ENABLE << RCC_CR_PLLON_Pos);
 80016f2:	4b24      	ldr	r3, [pc, #144]	; (8001784 <RCC_InitClock+0x258>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a23      	ldr	r2, [pc, #140]	; (8001784 <RCC_InitClock+0x258>)
 80016f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016fc:	6013      	str	r3, [r2, #0]

				// wait until PLL is ready
				while (!(RCC->CR & RCC_CR_PLLRDY))
 80016fe:	bf00      	nop
 8001700:	4b20      	ldr	r3, [pc, #128]	; (8001784 <RCC_InitClock+0x258>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d0f9      	beq.n	8001700 <RCC_InitClock+0x1d4>
					;
/* 7. Select system clock switch */
				// set PLL as system clock
				RCC->CFGR &= ~(RCC_CFGR_SW);
 800170c:	4b1d      	ldr	r3, [pc, #116]	; (8001784 <RCC_InitClock+0x258>)
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	4a1c      	ldr	r2, [pc, #112]	; (8001784 <RCC_InitClock+0x258>)
 8001712:	f023 0303 	bic.w	r3, r3, #3
 8001716:	6093      	str	r3, [r2, #8]
				RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001718:	4b1a      	ldr	r3, [pc, #104]	; (8001784 <RCC_InitClock+0x258>)
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	4a19      	ldr	r2, [pc, #100]	; (8001784 <RCC_InitClock+0x258>)
 800171e:	f043 0302 	orr.w	r3, r3, #2
 8001722:	6093      	str	r3, [r2, #8]
				while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 8001724:	bf00      	nop
 8001726:	4b17      	ldr	r3, [pc, #92]	; (8001784 <RCC_InitClock+0x258>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	f003 030c 	and.w	r3, r3, #12
 800172e:	2b08      	cmp	r3, #8
 8001730:	d1f9      	bne.n	8001726 <RCC_InitClock+0x1fa>

				return 0;
 8001732:	2300      	movs	r3, #0
 8001734:	e020      	b.n	8001778 <RCC_InitClock+0x24c>
			}
			else
			{
/* 6. Disable the PLL */
				RCC->CR = (RCC_PLL_STATE_DISABLE << RCC_CR_PLLON_Pos);
 8001736:	4b13      	ldr	r3, [pc, #76]	; (8001784 <RCC_InitClock+0x258>)
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]

				// wait until PLL is disables
				while (!(RCC->CR & RCC_CR_PLLRDY));
 800173c:	bf00      	nop
 800173e:	4b11      	ldr	r3, [pc, #68]	; (8001784 <RCC_InitClock+0x258>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d0f9      	beq.n	800173e <RCC_InitClock+0x212>
/* 7. Select system clock switch */
				// set HSI or HE as main system clock
				RCC->CFGR &= ~(RCC_CFGR_SW);
 800174a:	4b0e      	ldr	r3, [pc, #56]	; (8001784 <RCC_InitClock+0x258>)
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	4a0d      	ldr	r2, [pc, #52]	; (8001784 <RCC_InitClock+0x258>)
 8001750:	f023 0303 	bic.w	r3, r3, #3
 8001754:	6093      	str	r3, [r2, #8]
				RCC->CFGR |= (pClockInit->OscillatorType << RCC_CFGR_SW_Pos);
 8001756:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <RCC_InitClock+0x258>)
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	7812      	ldrb	r2, [r2, #0]
 800175e:	4611      	mov	r1, r2
 8001760:	4a08      	ldr	r2, [pc, #32]	; (8001784 <RCC_InitClock+0x258>)
 8001762:	430b      	orrs	r3, r1
 8001764:	6093      	str	r3, [r2, #8]

				// wait until HSI/HSE is set as a clock source
				while((RCC->CFGR & (pClockInit->OscillatorType << RCC_CFGR_SW_Pos)) != RCC_CFGR_SWS_PLL);
 8001766:	bf00      	nop
 8001768:	4b06      	ldr	r3, [pc, #24]	; (8001784 <RCC_InitClock+0x258>)
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	7812      	ldrb	r2, [r2, #0]
 8001770:	4013      	ands	r3, r2
 8001772:	2b08      	cmp	r3, #8
 8001774:	d1f8      	bne.n	8001768 <RCC_InitClock+0x23c>

			}

	return 0;
 8001776:	2300      	movs	r3, #0
}
 8001778:	4618      	mov	r0, r3
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	40023800 	.word	0x40023800
 8001788:	40007000 	.word	0x40007000
 800178c:	40023c00 	.word	0x40023c00

08001790 <__libc_init_array>:
 8001790:	b570      	push	{r4, r5, r6, lr}
 8001792:	4d0d      	ldr	r5, [pc, #52]	; (80017c8 <__libc_init_array+0x38>)
 8001794:	4c0d      	ldr	r4, [pc, #52]	; (80017cc <__libc_init_array+0x3c>)
 8001796:	1b64      	subs	r4, r4, r5
 8001798:	10a4      	asrs	r4, r4, #2
 800179a:	2600      	movs	r6, #0
 800179c:	42a6      	cmp	r6, r4
 800179e:	d109      	bne.n	80017b4 <__libc_init_array+0x24>
 80017a0:	4d0b      	ldr	r5, [pc, #44]	; (80017d0 <__libc_init_array+0x40>)
 80017a2:	4c0c      	ldr	r4, [pc, #48]	; (80017d4 <__libc_init_array+0x44>)
 80017a4:	f000 f820 	bl	80017e8 <_init>
 80017a8:	1b64      	subs	r4, r4, r5
 80017aa:	10a4      	asrs	r4, r4, #2
 80017ac:	2600      	movs	r6, #0
 80017ae:	42a6      	cmp	r6, r4
 80017b0:	d105      	bne.n	80017be <__libc_init_array+0x2e>
 80017b2:	bd70      	pop	{r4, r5, r6, pc}
 80017b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80017b8:	4798      	blx	r3
 80017ba:	3601      	adds	r6, #1
 80017bc:	e7ee      	b.n	800179c <__libc_init_array+0xc>
 80017be:	f855 3b04 	ldr.w	r3, [r5], #4
 80017c2:	4798      	blx	r3
 80017c4:	3601      	adds	r6, #1
 80017c6:	e7f2      	b.n	80017ae <__libc_init_array+0x1e>
 80017c8:	08001a08 	.word	0x08001a08
 80017cc:	08001a08 	.word	0x08001a08
 80017d0:	08001a08 	.word	0x08001a08
 80017d4:	08001a0c 	.word	0x08001a0c

080017d8 <memset>:
 80017d8:	4402      	add	r2, r0
 80017da:	4603      	mov	r3, r0
 80017dc:	4293      	cmp	r3, r2
 80017de:	d100      	bne.n	80017e2 <memset+0xa>
 80017e0:	4770      	bx	lr
 80017e2:	f803 1b01 	strb.w	r1, [r3], #1
 80017e6:	e7f9      	b.n	80017dc <memset+0x4>

080017e8 <_init>:
 80017e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017ea:	bf00      	nop
 80017ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80017ee:	bc08      	pop	{r3}
 80017f0:	469e      	mov	lr, r3
 80017f2:	4770      	bx	lr

080017f4 <_fini>:
 80017f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017f6:	bf00      	nop
 80017f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80017fa:	bc08      	pop	{r3}
 80017fc:	469e      	mov	lr, r3
 80017fe:	4770      	bx	lr
