Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/TriggerPack2TB_isim_beh.exe -prj C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/TriggerPack2TB_beh.prj work.TriggerPack2TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/ipcore_dir/Timestamper.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/ipcore_dir/CMD_FIFO_w8r32.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/ipcore_dir/serializationFifo.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/ipcore_dir/QBLtxFIFO.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/../../../../QBLink/QBLink/source/UtilityPkg.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/../../../../QBLink/source/Encode8b10b.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/../../../../QBLink/source/Decode8b10b.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/../../../../QBLink/source/SyncBit.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/../../../../QBLink/source/S6SerialInterfaceOut.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/../../../../QBLink/source/S6SerialInterfaceOut.vhd" Line 65: Actual for formal port rd_en is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/../../../../QBLink/source/S6SerialInterfaceOut.vhd" Line 130: Actual for formal port c1 is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/../../../../QBLink/source/S6SerialInterfaceIn.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/../../../../QBLink/source/S6SerialInterfaceIn.vhd" Line 80: Actual for formal port c1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/../../../../QBLink/source/S6SerialInterfaceIn.vhd" Line 197: Actual for formal port rd_en is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/../../../../QBLink/source/ByteLink.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/../../../../QBLink/QBLink/cores/clockgen_bytelink.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/../../../../QBLink/source/QBlink.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/../../../QBLink/source/BMD_definitions.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/TriggerPack2.vhd" into library work
Parsing VHDL file "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/TriggerPack2TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package bmd_definitions
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package utilitypkg
Compiling package vcomponents
Compiling architecture behavioral of entity TriggerPack2 [triggerpack2_default]
Compiling package textio
Compiling package bip_utils_pkg_v2_0
Compiling package xbip_counter_v2_0_pkg
Compiling package c_counter_binary_v11_0_pkg
Compiling package xbip_counter_v2_0_xst_comp
Compiling package bip_usecase_utils_pkg_v2_0
Compiling package c_addsub_pkg_v11_0
Compiling package c_compare_v11_0_comp
Compiling package c_mux_bus_v11_0_comp
Compiling package c_reg_fd_v11_0_comp
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(24,"0","0",1,0,1...]
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(24,"0","0",1,0,1...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(24,24,24,...]
Compiling architecture behavioral of entity c_counter_binary_v11_0_legacy [\c_counter_binary_v11_0_legacy("...]
Compiling architecture behavioral of entity c_counter_binary_v11_0 [\c_counter_binary_v11_0(0,0,"spa...]
Compiling architecture timestamper_a of entity Timestamper [timestamper_default]
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity clockgen_bytelink [clockgen_bytelink_default]
Compiling architecture fdre_v of entity FDRE [\FDRE('1')\]
Compiling architecture structural of entity SyncBit [\SyncBit(2,'1','1','1',1000)\]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(10,"...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,4,...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,4,"Blan...]
Compiling architecture serializationfifo_a of entity serializationFifo [serializationfifo_default]
Compiling architecture oddr2_v of entity ODDR2 [\ODDR2("C0",'0',"ASYNC")(1,2,1,5...]
Compiling architecture behavioral of entity S6SerialInterfaceOut [s6serialinterfaceout_default]
Compiling architecture iddr2_v of entity IDDR2 [\IDDR2("C0",'0','0',"SYNC")(1,2,...]
Compiling architecture behavioral of entity S6SerialInterfaceIn [s6serialinterfacein_default]
Compiling architecture rtl of entity Encode8b10b [\Encode8b10b(1000)\]
Compiling architecture rtl of entity Decode8b10b [\Decode8b10b(1000)\]
Compiling architecture rtl of entity ByteLink [\ByteLink(100,1000)\]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(32,"...]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_preload0 [\fifo_generator_v9_3_bhv_preload...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,10...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,10,"Bla...]
Compiling architecture qbltxfifo_a of entity QBLtxFIFO [qbltxfifo_default]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(8,"0...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,7,...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,7,"Blan...]
Compiling architecture cmd_fifo_w8r32_a of entity CMD_FIFO_w8r32 [cmd_fifo_w8r32_default]
Compiling architecture behavioral of entity QBlink [qblink_default]
Compiling architecture behavior of entity triggerpack2tb
Time Resolution for simulation is 1ps.
Waiting for 29 sub-compilation(s) to finish...
Compiled 96 VHDL Units
Built simulation executable C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/TriggerPack2TB_isim_beh.exe
Fuse Memory Usage: 74284 KB
Fuse CPU Usage: 2171 ms
