verilog xil_defaultlib --include "../../../../aFIFO.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../aFIFO.srcs/sources_1/bd/design_2/ipshared/2d50/hdl" --include "../../../../aFIFO.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0_1" \
"../../../bd/design_2/ip/design_2_processing_system7_0_0_1/sim/design_2_processing_system7_0_0.v" \
"../../../bd/design_2/ip/design_2_rclk_0/sim/design_2_rclk_0.v" \
"../../../bd/design_2/ip/design_2_rd_0/sim/design_2_rd_0.v" \
"../../../bd/design_2/ip/design_2_rrst_0/sim/design_2_rrst_0.v" \
"../../../bd/design_2/ip/design_2_wclk_0/sim/design_2_wclk_0.v" \
"../../../bd/design_2/ip/design_2_wdata_0/sim/design_2_wdata_0.v" \
"../../../bd/design_2/ip/design_2_wr_0/sim/design_2_wr_0.v" \
"../../../bd/design_2/ip/design_2_wrst_0/sim/design_2_wrst_0.v" \
"../../../bd/design_2/ip/design_2_xlconcat_0_0_1/sim/design_2_xlconcat_0_0.v" \
"../../../bd/design_2/sim/design_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
