/**
 * \file IfxLeth_PinMap_BGA292_COM.c
 * \brief LETH  details
 *
 * \version iLLD-TC4-v2.2.0
 * \copyright Copyright (c) 2025 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 */

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#if defined(__TASKING__)
#pragma warning 508
#endif

#if defined(__ghs__)
#pragma ghs nowarning 96
#endif
#include "Ifx_PinMap.h"
#ifdef IFX_PIN_PACKAGE_BGA292_COM
#include "IfxLeth_PinMap_BGA292_COM.h"

/******************************************************************************/
/*-----------------------Exported Variables/Constants-------------------------*/
/******************************************************************************/

IfxLeth_P_In    IfxLeth0_P0_COLC_P21_6_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P21, 6}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P0_COLD_P20_9_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 9}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P0_CRSC_P20_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 1}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P0_CRSD_P20_8_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 8}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P0_EDA_P14_9_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P14, 9}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P0_EDB_P01_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P01, 3}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P0_EDC_P02_4_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P02, 4}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P0_EDD_P16_11_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 11}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P0_EDH_P20_14_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 14}, Ifx_RxSel_h};

IfxLeth_P_OutEn IfxLeth0_P0_MDC_P01_5_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P01, 5}, Ifx_TxEn_6};

IfxLeth_P_OutEn IfxLeth0_P0_MDC_P02_1_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P02, 1}, Ifx_TxEn_2};

IfxLeth_P_OutEn IfxLeth0_P0_MDC_P14_1_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P14, 1}, Ifx_TxEn_1};

IfxLeth_P_OutEn IfxLeth0_P0_MDC_P14_8_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P14, 8}, Ifx_TxEn_0};

IfxLeth_P_Out   IfxLeth0_P0_MDC_P16_14_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 14}, IfxPort_OutputIdx_alt11};

IfxLeth_P_InOut IfxLeth0_P0_MDIO_P01_3_INOUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P01, 3}, Ifx_RxSel_b, IfxPort_OutputIdx_general};

IfxLeth_P_InOut IfxLeth0_P0_MDIO_P02_4_INOUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P02, 4}, Ifx_RxSel_c, IfxPort_OutputIdx_general};

IfxLeth_P_InOut IfxLeth0_P0_MDIO_P14_9_INOUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P14, 9}, Ifx_RxSel_a, IfxPort_OutputIdx_general};

IfxLeth_P_InOut IfxLeth0_P0_MDIO_P16_11_INOUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 11}, Ifx_RxSel_d, IfxPort_OutputIdx_general};

IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXD0_P20_10_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 10}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXD0_P20_1_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 1}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXD1_P20_7_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 7}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXD1_P20_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 9}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXD2_P20_0_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 0}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXD3_P20_1_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 1}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXD3_P20_7_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 7}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXEN_P20_6_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 6}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXEN_P21_1_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P21, 1}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXEN_P21_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P21, 5}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXER_P20_6_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 6}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P0_MIIB_TXER_P21_1_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P21, 1}, IfxPort_OutputIdx_alt10};

IfxLeth_P_Out   IfxLeth0_P0_MIIC_TXD0_P16_6_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 6}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P0_MIIC_TXD0_P16_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 9}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P0_MIIC_TXD1_P16_8_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 8}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P0_MIIC_TXD2_P16_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 9}, IfxPort_OutputIdx_alt5};

IfxLeth_P_Out   IfxLeth0_P0_MIIC_TXD3_P16_10_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 10}, IfxPort_OutputIdx_alt7};

IfxLeth_P_Out   IfxLeth0_P0_MIIC_TXEN_P16_13_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 13}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P0_MIIC_TXER_P16_12_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 12}, IfxPort_OutputIdx_alt7};

IfxLeth_P_Out   IfxLeth0_P0_MIID_TXD0_P16_6_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 6}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P0_MIID_TXD0_P16_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 9}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P0_MIID_TXD1_P16_8_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 8}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P0_MIID_TXD2_P16_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 9}, IfxPort_OutputIdx_alt7};

IfxLeth_P_Out   IfxLeth0_P0_MIID_TXD3_P16_10_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 10}, IfxPort_OutputIdx_alt10};

IfxLeth_P_Out   IfxLeth0_P0_MIID_TXEN_P16_13_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 13}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P0_MIID_TXER_P16_12_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 12}, IfxPort_OutputIdx_alt10};

IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXD0B_P20_12_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 12}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXD0C_P16_4_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 4}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXD0D_P16_4_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 4}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXD1B_P20_11_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 11}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXD1C_P16_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 3}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXD1D_P16_0_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 0}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXDVB_P20_8_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 8}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXDVC_P16_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 1}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P0_MII_RMII_RXDVD_P16_10_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 10}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P0_MII_RXD2B_P20_13_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 13}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P0_MII_RXD2C_P16_5_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 5}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P0_MII_RXD2D_P16_5_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 5}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P0_MII_RXD3B_P20_14_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 14}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P0_MII_RXD3C_P16_7_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 7}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P0_MII_RXD3D_P16_7_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 7}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P0_MII_RXERB_P20_0_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 0}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P0_MII_RXERC_P21_7_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P21, 7}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P0_MII_RXERD_P16_12_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 12}, Ifx_RxSel_d};

IfxLeth_P_Out   IfxLeth0_P0_PPS_P14_2_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P14, 2}, IfxPort_OutputIdx_alt13};

IfxLeth_P_In    IfxLeth0_P0_REFCLKB_P21_4_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P21, 4}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P0_REFCLKC_P16_2_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 2}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P0_REFCLKD_P16_2_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 2}, Ifx_RxSel_d};

IfxLeth_P_Out   IfxLeth0_P0_RMIIB_TXD0_P20_10_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 10}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P0_RMIIB_TXD0_P20_1_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 1}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P0_RMIIB_TXD1_P20_7_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 7}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P0_RMIIB_TXD1_P20_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 9}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P0_RMIIB_TXEN_P20_6_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 6}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P0_RMIIB_TXEN_P21_1_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P21, 1}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P0_RMIIC_TXD0_P16_6_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 6}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P0_RMIIC_TXD0_P16_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 9}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P0_RMIIC_TXD1_P16_8_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 8}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P0_RMIIC_TXEN_P16_13_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 13}, IfxPort_OutputIdx_alt13};

IfxLeth_P_In    IfxLeth0_P0_RXCLKB_P21_4_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P21, 4}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P0_RXCLKC_P16_2_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 2}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P0_RXCLKD_P16_2_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 2}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P0_RXDA_P14_8_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P14, 8}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P0_RXDB_P14_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P14, 1}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P0_RXDC_P02_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P02, 1}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P0_RXDE_P15_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P15, 1}, Ifx_RxSel_e};

IfxLeth_P_In    IfxLeth0_P0_RXDG_P01_5_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P01, 5}, Ifx_RxSel_g};

IfxLeth_P_In    IfxLeth0_P0_TXCLKB_P20_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 3}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P0_TXCLKC_P16_0_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 0}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P0_TXCLKD_P16_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 3}, Ifx_RxSel_d};

IfxLeth_P_Out   IfxLeth0_P0_TXD_P01_4_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P01, 4}, IfxPort_OutputIdx_alt7};

IfxLeth_P_Out   IfxLeth0_P0_TXD_P02_0_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P02, 0}, IfxPort_OutputIdx_alt7};

IfxLeth_P_Out   IfxLeth0_P0_TXD_P14_0_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P14, 0}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P0_TXD_P14_10_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P14, 10}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P0_TXD_P15_0_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P15, 0}, IfxPort_OutputIdx_alt8};

IfxLeth_P_Out   IfxLeth0_P0_TXD_P15_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P15, 5}, IfxPort_OutputIdx_alt8};

IfxLeth_P_Out   IfxLeth0_P0_TXD_P16_6_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P16, 6}, IfxPort_OutputIdx_alt14};

IfxLeth_P_Out   IfxLeth0_P0_TXD_P20_10_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 10}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P0_TXD_P20_3_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)0, {&MODULE_P20, 3}, IfxPort_OutputIdx_alt10};

IfxLeth_P_In    IfxLeth0_P1_COLA_P22_2_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 2}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P1_COLC_P22_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 3}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P1_CRSB_P22_0_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 0}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P1_EDB_P14_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P14, 3}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P1_EDC_P02_5_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P02, 5}, Ifx_RxSel_c};

IfxLeth_P_OutEn IfxLeth0_P1_MDC_P02_3_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P02, 3}, Ifx_TxEn_2};

IfxLeth_P_OutEn IfxLeth0_P1_MDC_P14_2_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P14, 2}, Ifx_TxEn_3};

IfxLeth_P_OutEn IfxLeth0_P1_MDC_P14_4_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P14, 4}, Ifx_TxEn_0};

IfxLeth_P_Out   IfxLeth0_P1_MDC_P20_0_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P20, 0}, IfxPort_OutputIdx_alt12};

IfxLeth_P_OutEn IfxLeth0_P1_MDC_P23_1_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P23, 1}, Ifx_TxEn_6};

IfxLeth_P_InOut IfxLeth0_P1_MDIO_P02_5_INOUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P02, 5}, Ifx_RxSel_c, IfxPort_OutputIdx_general};

IfxLeth_P_InOut IfxLeth0_P1_MDIO_P14_3_INOUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P14, 3}, Ifx_RxSel_b, IfxPort_OutputIdx_general};

IfxLeth_P_Out   IfxLeth0_P1_MIIA_TXD0_P23_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P23, 5}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P1_MIIA_TXD1_P23_4_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P23, 4}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P1_MIIA_TXEN_P22_2_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 2}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P1_MIIB_TXD0_P23_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P23, 5}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P1_MIIB_TXD1_P23_4_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P23, 4}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P1_MIIB_TXEN_P22_2_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 2}, IfxPort_OutputIdx_alt13};

IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXD0B_P22_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 3}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXD1B_P23_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P23, 1}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P1_MII_RMII_RXDVB_P22_0_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 0}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P1_MII_RXD3C_P23_5_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P23, 5}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P1_MII_RXERA_P22_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 1}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P1_MII_RXERB_P32_7_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P32, 7}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P1_MII_RXERC_P22_2_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 2}, Ifx_RxSel_c};

IfxLeth_P_Out   IfxLeth0_P1_PPS_P21_0_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P21, 0}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P1_PPS_P32_6_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P32, 6}, IfxPort_OutputIdx_alt12};

IfxLeth_P_In    IfxLeth0_P1_REFCLKB_P22_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 1}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P1_REFCLKC_P22_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 3}, Ifx_RxSel_c};

IfxLeth_P_Out   IfxLeth0_P1_RMIIA_TXD0_P23_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P23, 5}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P1_RMIIA_TXD1_P23_4_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P23, 4}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P1_RMIIA_TXEN_P22_2_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 2}, IfxPort_OutputIdx_alt14};

IfxLeth_P_Out   IfxLeth0_P1_RMIIB_TXD0_P23_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P23, 5}, IfxPort_OutputIdx_alt14};

IfxLeth_P_Out   IfxLeth0_P1_RMIIB_TXD1_P23_4_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P23, 4}, IfxPort_OutputIdx_alt14};

IfxLeth_P_Out   IfxLeth0_P1_RMIIB_TXEN_P22_2_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 2}, IfxPort_OutputIdx_alt15};

IfxLeth_P_In    IfxLeth0_P1_RXCLKB_P22_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 1}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P1_RXCLKC_P22_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P22, 3}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P1_RXDA_P14_4_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P14, 4}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P1_RXDC_P02_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P02, 3}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P1_RXDD_P14_2_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P14, 2}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P1_RXDG_P23_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P23, 1}, Ifx_RxSel_g};

IfxLeth_P_Out   IfxLeth0_P1_TXD_P02_2_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P02, 2}, IfxPort_OutputIdx_alt7};

IfxLeth_P_Out   IfxLeth0_P1_TXD_P14_0_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P14, 0}, IfxPort_OutputIdx_alt14};

IfxLeth_P_Out   IfxLeth0_P1_TXD_P14_3_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P14, 3}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P1_TXD_P14_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P14, 5}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P1_TXD_P23_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)1, {&MODULE_P23, 5}, IfxPort_OutputIdx_alt15};

IfxLeth_P_In    IfxLeth0_P2_EDC_P14_6_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 6}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P2_EDD_P03_14_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 14}, Ifx_RxSel_d};

IfxLeth_P_OutEn IfxLeth0_P2_MDC_P03_15_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 15}, Ifx_TxEn_3};

IfxLeth_P_OutEn IfxLeth0_P2_MDC_P14_7_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 7}, Ifx_TxEn_2};

IfxLeth_P_InOut IfxLeth0_P2_MDIO_P03_14_INOUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 14}, Ifx_RxSel_d, IfxPort_OutputIdx_general};

IfxLeth_P_InOut IfxLeth0_P2_MDIO_P14_6_INOUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 6}, Ifx_RxSel_c, IfxPort_OutputIdx_general};

IfxLeth_P_Out   IfxLeth0_P2_MIIA_TXD0_P14_10_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 10}, IfxPort_OutputIdx_alt10};

IfxLeth_P_Out   IfxLeth0_P2_MIIA_TXD1_P14_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 9}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P2_MIIA_TXD3_P14_4_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 4}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P2_MIIA_TXEN_P14_7_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 7}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P2_MIIB_TXD0_P03_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 9}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P2_MIIB_TXD1_P03_8_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 8}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P2_MIIB_TXD2_P03_11_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 11}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P2_MIIB_TXD3_P03_12_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 12}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P2_MIIB_TXEN_P03_0_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 0}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P2_MIIB_TXER_P03_15_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 15}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P2_MIIC_TXD0_P14_10_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 10}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P2_MIIC_TXD1_P14_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 9}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P2_MIIC_TXD3_P14_4_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 4}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P2_MIIC_TXEN_P14_7_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 7}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P2_MIID_TXD0_P03_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 9}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P2_MIID_TXD1_P03_8_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 8}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P2_MIID_TXD2_P03_11_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 11}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P2_MIID_TXD3_P03_12_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 12}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P2_MIID_TXEN_P03_0_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 0}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P2_MIID_TXER_P03_15_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 15}, IfxPort_OutputIdx_alt12};

IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXD0A_P14_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 1}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXD0C_P14_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 1}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXD1A_P14_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 3}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXD1B_P10_8_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P10, 8}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXD1C_P14_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 3}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXD1D_P10_8_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P10, 8}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXDVB_P10_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P10, 3}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXDVC_P15_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P15, 3}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P2_MII_RMII_RXDVD_P10_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P10, 3}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P2_MII_RXD2B_P10_2_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P10, 2}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P2_MII_RXD2C_P14_6_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 6}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P2_MII_RXD3C_P14_5_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 5}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P2_MII_RXERA_P14_2_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 2}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P2_MII_RXERB_P03_3_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 3}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P2_MII_RXERC_P14_2_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 2}, Ifx_RxSel_c};

IfxLeth_P_Out   IfxLeth0_P2_PPS_P02_11_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P02, 11}, IfxPort_OutputIdx_alt10};

IfxLeth_P_Out   IfxLeth0_P2_PPS_P03_6_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 6}, IfxPort_OutputIdx_alt11};

IfxLeth_P_In    IfxLeth0_P2_REFCLKA_P14_0_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 0}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P2_REFCLKB_P10_7_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P10, 7}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P2_REFCLKC_P14_0_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 0}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P2_REFCLKD_P10_7_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P10, 7}, Ifx_RxSel_d};

IfxLeth_P_Out   IfxLeth0_P2_RMIIA_TXD0_P14_10_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 10}, IfxPort_OutputIdx_alt8};

IfxLeth_P_Out   IfxLeth0_P2_RMIIA_TXD1_P14_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 9}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P2_RMIIA_TXEN_P14_7_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 7}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P2_RMIIB_TXD0_P03_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 9}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P2_RMIIB_TXD1_P03_8_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 8}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P2_RMIIB_TXEN_P03_0_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 0}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P2_RMIIRA_TXD0_P14_10_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 10}, IfxPort_OutputIdx_general};

IfxLeth_P_Out   IfxLeth0_P2_RMIIRA_TXD1_P14_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 9}, IfxPort_OutputIdx_general};

IfxLeth_P_Out   IfxLeth0_P2_RMIIRA_TXEN_P14_7_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 7}, IfxPort_OutputIdx_general};

IfxLeth_P_Out   IfxLeth0_P2_RMIIRB_TXD0_P03_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 9}, IfxPort_OutputIdx_general};

IfxLeth_P_Out   IfxLeth0_P2_RMIIRB_TXD1_P03_8_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 8}, IfxPort_OutputIdx_general};

IfxLeth_P_Out   IfxLeth0_P2_RMIIRB_TXEN_P03_0_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 0}, IfxPort_OutputIdx_general};

IfxLeth_P_In    IfxLeth0_P2_RXCLKA_P14_0_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 0}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P2_RXCLKB_P10_7_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P10, 7}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P2_RXCLKC_P14_0_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 0}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P2_RXCLKD_P10_7_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P10, 7}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P2_RXDC_P14_7_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 7}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P2_RXDD_P03_15_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 15}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P2_TXCLKA_P14_8_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 8}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P2_TXCLKC_P14_8_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 8}, Ifx_RxSel_c};

IfxLeth_P_Out   IfxLeth0_P2_TXD_P03_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P03, 9}, IfxPort_OutputIdx_alt14};

IfxLeth_P_Out   IfxLeth0_P2_TXD_P14_10_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)2, {&MODULE_P14, 10}, IfxPort_OutputIdx_alt14};

IfxLeth_P_In    IfxLeth0_P3_COLC_P03_7_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P03, 7}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P3_CRSD_P03_4_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P03, 4}, Ifx_RxSel_d};

IfxLeth_P_In    IfxLeth0_P3_EDB_P15_4_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 4}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P3_EDF_P10_6_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P10, 6}, Ifx_RxSel_f};

IfxLeth_P_OutEn IfxLeth0_P3_MDC_P00_12_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P00, 12}, Ifx_TxEn_4};

IfxLeth_P_Out   IfxLeth0_P3_MDC_P00_9_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P00, 9}, IfxPort_OutputIdx_alt15};

IfxLeth_P_OutEn IfxLeth0_P3_MDC_P03_7_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P03, 7}, Ifx_TxEn_2};

IfxLeth_P_OutEn IfxLeth0_P3_MDC_P10_7_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P10, 7}, Ifx_TxEn_5};

IfxLeth_P_Out   IfxLeth0_P3_MDC_P14_4_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P14, 4}, IfxPort_OutputIdx_alt14};

IfxLeth_P_OutEn IfxLeth0_P3_MDC_P15_1_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 1}, Ifx_TxEn_1};

IfxLeth_P_OutEn IfxLeth0_P3_MDC_P15_8_OUTEN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 8}, Ifx_TxEn_6};

IfxLeth_P_InOut IfxLeth0_P3_MDIO_P10_6_INOUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P10, 6}, Ifx_RxSel_f, IfxPort_OutputIdx_general};

IfxLeth_P_InOut IfxLeth0_P3_MDIO_P15_4_INOUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 4}, Ifx_RxSel_b, IfxPort_OutputIdx_general};

IfxLeth_P_Out   IfxLeth0_P3_MIIA_TXD0_P15_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 5}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P3_MIIA_TXD1_P15_7_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 7}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P3_MIIA_TXEN_P15_4_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 4}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P3_MIIA_TXER_P15_3_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 3}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXD0_P15_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 5}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXD1_P15_7_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 7}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXD3_P14_4_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P14, 4}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXEN_P15_4_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 4}, IfxPort_OutputIdx_alt12};

IfxLeth_P_Out   IfxLeth0_P3_MIIC_TXER_P15_3_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 3}, IfxPort_OutputIdx_alt12};

IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXD0A_P15_8_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 8}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXD0C_P15_8_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 8}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXD1A_P15_6_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 6}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXD1C_P15_6_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 6}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXDVA_P15_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 1}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P3_MII_RMII_RXDVC_P15_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 1}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P3_MII_RXERC_P10_5_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P10, 5}, Ifx_RxSel_c};

IfxLeth_P_Out   IfxLeth0_P3_PPS_P03_13_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P03, 13}, IfxPort_OutputIdx_alt11};

IfxLeth_P_In    IfxLeth0_P3_REFCLKA_P15_0_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 0}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P3_REFCLKC_P15_0_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 0}, Ifx_RxSel_c};

IfxLeth_P_Out   IfxLeth0_P3_RMIIA_TXD0_P15_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 5}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P3_RMIIA_TXD1_P15_7_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 7}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P3_RMIIA_TXEN_P15_4_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 4}, IfxPort_OutputIdx_alt13};

IfxLeth_P_In    IfxLeth0_P3_RXCLKA_P15_0_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 0}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P3_RXCLKC_P15_0_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 0}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P3_RXDB_P15_1_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 1}, Ifx_RxSel_b};

IfxLeth_P_In    IfxLeth0_P3_RXDC_P03_7_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P03, 7}, Ifx_RxSel_c};

IfxLeth_P_In    IfxLeth0_P3_RXDE_P00_12_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P00, 12}, Ifx_RxSel_e};

IfxLeth_P_In    IfxLeth0_P3_RXDF_P10_7_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P10, 7}, Ifx_RxSel_f};

IfxLeth_P_In    IfxLeth0_P3_RXDG_P15_8_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 8}, Ifx_RxSel_g};

IfxLeth_P_In    IfxLeth0_P3_TXCLKA_P15_2_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 2}, Ifx_RxSel_a};

IfxLeth_P_In    IfxLeth0_P3_TXCLKC_P15_2_IN = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 2}, Ifx_RxSel_c};

IfxLeth_P_Out   IfxLeth0_P3_TXD_P00_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P00, 5}, IfxPort_OutputIdx_alt7};

IfxLeth_P_Out   IfxLeth0_P3_TXD_P03_10_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P03, 10}, IfxPort_OutputIdx_alt14};

IfxLeth_P_Out   IfxLeth0_P3_TXD_P10_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P10, 5}, IfxPort_OutputIdx_alt11};

IfxLeth_P_Out   IfxLeth0_P3_TXD_P14_3_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P14, 3}, IfxPort_OutputIdx_alt14};

IfxLeth_P_Out   IfxLeth0_P3_TXD_P14_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P14, 5}, IfxPort_OutputIdx_alt14};

IfxLeth_P_Out   IfxLeth0_P3_TXD_P15_0_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 0}, IfxPort_OutputIdx_alt13};

IfxLeth_P_Out   IfxLeth0_P3_TXD_P15_5_OUT = {&MODULE_LETH0, (IfxLeth_PortIndex)3, {&MODULE_P15, 5}, IfxPort_OutputIdx_alt14};

/** \addtogroup IfxLld_Leth__PinTables
 * \{ */

/******************************************************************************/
/*-----------------------Exported Variables/Constants-------------------------*/
/******************************************************************************/

IFX_CONST IfxLeth_P_In    *IfxLeth_MII_Col_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_COL_IN_NUM_ITEMS] = {
    {
        NULL_PTR,
        NULL_PTR,
        &IfxLeth0_P0_COLC_P21_6_IN,
        &IfxLeth0_P0_COLD_P20_9_IN,
    },
    {
        &IfxLeth0_P1_COLA_P22_2_IN,
        NULL_PTR,
        &IfxLeth0_P1_COLC_P22_3_IN,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        &IfxLeth0_P3_COLC_P03_7_IN,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_In    *IfxLeth_MII_Crs_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_CRS_IN_NUM_ITEMS] = {
    {
        NULL_PTR,
        NULL_PTR,
        &IfxLeth0_P0_CRSC_P20_1_IN,
        &IfxLeth0_P0_CRSD_P20_8_IN,
    },
    {
        NULL_PTR,
        &IfxLeth0_P1_CRSB_P22_0_IN,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        &IfxLeth0_P3_CRSD_P03_4_IN,
    },
};

IFX_CONST IfxLeth_P_In    *IfxLeth_MII_RMII_Rxd0_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_RMII_RXD0_IN_NUM_ITEMS] = {
    {
        NULL_PTR,
        &IfxLeth0_P0_MII_RMII_RXD0B_P20_12_IN,
        &IfxLeth0_P0_MII_RMII_RXD0C_P16_4_IN,
        &IfxLeth0_P0_MII_RMII_RXD0D_P16_4_IN,
    },
    {
        NULL_PTR,
        &IfxLeth0_P1_MII_RMII_RXD0B_P22_3_IN,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxLeth0_P2_MII_RMII_RXD0A_P14_1_IN,
        NULL_PTR,
        &IfxLeth0_P2_MII_RMII_RXD0C_P14_1_IN,
        NULL_PTR,
    },
    {
        &IfxLeth0_P3_MII_RMII_RXD0A_P15_8_IN,
        NULL_PTR,
        &IfxLeth0_P3_MII_RMII_RXD0C_P15_8_IN,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_In    *IfxLeth_MII_RMII_Rxd1_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_RMII_RXD1_IN_NUM_ITEMS] = {
    {
        NULL_PTR,
        &IfxLeth0_P0_MII_RMII_RXD1B_P20_11_IN,
        &IfxLeth0_P0_MII_RMII_RXD1C_P16_3_IN,
        &IfxLeth0_P0_MII_RMII_RXD1D_P16_0_IN,
    },
    {
        NULL_PTR,
        &IfxLeth0_P1_MII_RMII_RXD1B_P23_1_IN,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxLeth0_P2_MII_RMII_RXD1A_P14_3_IN,
        &IfxLeth0_P2_MII_RMII_RXD1B_P10_8_IN,
        &IfxLeth0_P2_MII_RMII_RXD1C_P14_3_IN,
        &IfxLeth0_P2_MII_RMII_RXD1D_P10_8_IN,
    },
    {
        &IfxLeth0_P3_MII_RMII_RXD1A_P15_6_IN,
        NULL_PTR,
        &IfxLeth0_P3_MII_RMII_RXD1C_P15_6_IN,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_In    *IfxLeth_MII_RMII_Rxdv_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_RMII_RXDV_IN_NUM_ITEMS] = {
    {
        NULL_PTR,
        &IfxLeth0_P0_MII_RMII_RXDVB_P20_8_IN,
        &IfxLeth0_P0_MII_RMII_RXDVC_P16_1_IN,
        &IfxLeth0_P0_MII_RMII_RXDVD_P16_10_IN,
    },
    {
        NULL_PTR,
        &IfxLeth0_P1_MII_RMII_RXDVB_P22_0_IN,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        &IfxLeth0_P2_MII_RMII_RXDVB_P10_3_IN,
        &IfxLeth0_P2_MII_RMII_RXDVC_P15_3_IN,
        &IfxLeth0_P2_MII_RMII_RXDVD_P10_3_IN,
    },
    {
        &IfxLeth0_P3_MII_RMII_RXDVA_P15_1_IN,
        NULL_PTR,
        &IfxLeth0_P3_MII_RMII_RXDVC_P15_1_IN,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_In    *IfxLeth_MII_Rx_Clk_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_RX_CLK_IN_NUM_ITEMS] = {
    {
        NULL_PTR,
        &IfxLeth0_P0_RXCLKB_P21_4_IN,
        &IfxLeth0_P0_RXCLKC_P16_2_IN,
        &IfxLeth0_P0_RXCLKD_P16_2_IN,
    },
    {
        NULL_PTR,
        &IfxLeth0_P1_RXCLKB_P22_1_IN,
        &IfxLeth0_P1_RXCLKC_P22_3_IN,
        NULL_PTR,
    },
    {
        &IfxLeth0_P2_RXCLKA_P14_0_IN,
        &IfxLeth0_P2_RXCLKB_P10_7_IN,
        &IfxLeth0_P2_RXCLKC_P14_0_IN,
        &IfxLeth0_P2_RXCLKD_P10_7_IN,
    },
    {
        &IfxLeth0_P3_RXCLKA_P15_0_IN,
        NULL_PTR,
        &IfxLeth0_P3_RXCLKC_P15_0_IN,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_In    *IfxLeth_MII_Rx_Er_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_RX_ER_IN_NUM_ITEMS] = {
    {
        NULL_PTR,
        &IfxLeth0_P0_MII_RXERB_P20_0_IN,
        &IfxLeth0_P0_MII_RXERC_P21_7_IN,
        &IfxLeth0_P0_MII_RXERD_P16_12_IN,
    },
    {
        &IfxLeth0_P1_MII_RXERA_P22_1_IN,
        &IfxLeth0_P1_MII_RXERB_P32_7_IN,
        &IfxLeth0_P1_MII_RXERC_P22_2_IN,
        NULL_PTR,
    },
    {
        &IfxLeth0_P2_MII_RXERA_P14_2_IN,
        &IfxLeth0_P2_MII_RXERB_P03_3_IN,
        &IfxLeth0_P2_MII_RXERC_P14_2_IN,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        &IfxLeth0_P3_MII_RXERC_P10_5_IN,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_In    *IfxLeth_MII_Rxd2_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_RXD2_IN_NUM_ITEMS] = {
    {
        NULL_PTR,
        &IfxLeth0_P0_MII_RXD2B_P20_13_IN,
        &IfxLeth0_P0_MII_RXD2C_P16_5_IN,
        &IfxLeth0_P0_MII_RXD2D_P16_5_IN,
    },
    {
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        &IfxLeth0_P2_MII_RXD2B_P10_2_IN,
        &IfxLeth0_P2_MII_RXD2C_P14_6_IN,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_In    *IfxLeth_MII_Rxd3_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_RXD3_IN_NUM_ITEMS] = {
    {
        NULL_PTR,
        &IfxLeth0_P0_MII_RXD3B_P20_14_IN,
        &IfxLeth0_P0_MII_RXD3C_P16_7_IN,
        &IfxLeth0_P0_MII_RXD3D_P16_7_IN,
    },
    {
        NULL_PTR,
        NULL_PTR,
        &IfxLeth0_P1_MII_RXD3C_P23_5_IN,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        &IfxLeth0_P2_MII_RXD3C_P14_5_IN,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_In    *IfxLeth_MII_Tx_Clk_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MII_TX_CLK_IN_NUM_ITEMS] = {
    {
        NULL_PTR,
        &IfxLeth0_P0_TXCLKB_P20_3_IN,
        &IfxLeth0_P0_TXCLKC_P16_0_IN,
        &IfxLeth0_P0_TXCLKD_P16_3_IN,
    },
    {
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxLeth0_P2_TXCLKA_P14_8_IN,
        NULL_PTR,
        &IfxLeth0_P2_TXCLKC_P14_8_IN,
        NULL_PTR,
    },
    {
        &IfxLeth0_P3_TXCLKA_P15_2_IN,
        NULL_PTR,
        &IfxLeth0_P3_TXCLKC_P15_2_IN,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_Out   *IfxLeth_MII_Tx_En_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_MII_TX_EN_OUT_NUM_ITEMS] = {
    {
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_MIIB_TXEN_P20_6_OUT,
            &IfxLeth0_P0_MIIB_TXEN_P21_1_OUT,
            &IfxLeth0_P0_MIIB_TXEN_P21_5_OUT,
        },
        {
            &IfxLeth0_P0_MIIC_TXEN_P16_13_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_MIID_TXEN_P16_13_OUT,
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P1_MIIA_TXEN_P22_2_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P1_MIIB_TXEN_P22_2_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P2_MIIA_TXEN_P14_7_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIIB_TXEN_P03_0_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIIC_TXEN_P14_7_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIID_TXEN_P03_0_OUT,
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P3_MIIA_TXEN_P15_4_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P3_MIIC_TXEN_P15_4_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
    },
};

IFX_CONST IfxLeth_P_Out   *IfxLeth_MII_Tx_Er_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_MII_TX_ER_OUT_NUM_ITEMS] = {
    {
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_MIIB_TXER_P20_6_OUT,
            &IfxLeth0_P0_MIIB_TXER_P21_1_OUT,
        },
        {
            &IfxLeth0_P0_MIIC_TXER_P16_12_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_MIID_TXER_P16_12_OUT,
            NULL_PTR,
        },
    },
    {
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIIB_TXER_P03_15_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIID_TXER_P03_15_OUT,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P3_MIIA_TXER_P15_3_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P3_MIIC_TXER_P15_3_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
};

IFX_CONST IfxLeth_P_Out   *IfxLeth_MII_Txd0_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_MII_TXD0_OUT_NUM_ITEMS] = {
    {
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_MIIB_TXD0_P20_1_OUT,
            &IfxLeth0_P0_MIIB_TXD0_P20_10_OUT,
        },
        {
            &IfxLeth0_P0_MIIC_TXD0_P16_6_OUT,
            &IfxLeth0_P0_MIIC_TXD0_P16_9_OUT,
        },
        {
            &IfxLeth0_P0_MIID_TXD0_P16_6_OUT,
            &IfxLeth0_P0_MIID_TXD0_P16_9_OUT,
        },
    },
    {
        {
            &IfxLeth0_P1_MIIA_TXD0_P23_5_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P1_MIIB_TXD0_P23_5_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P2_MIIA_TXD0_P14_10_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIIB_TXD0_P03_9_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIIC_TXD0_P14_10_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIID_TXD0_P03_9_OUT,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P3_MIIA_TXD0_P15_5_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P3_MIIC_TXD0_P15_5_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
};

IFX_CONST IfxLeth_P_Out   *IfxLeth_MII_Txd1_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_MII_TXD1_OUT_NUM_ITEMS] = {
    {
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_MIIB_TXD1_P20_7_OUT,
            &IfxLeth0_P0_MIIB_TXD1_P20_9_OUT,
        },
        {
            &IfxLeth0_P0_MIIC_TXD1_P16_8_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_MIID_TXD1_P16_8_OUT,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P1_MIIA_TXD1_P23_4_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P1_MIIB_TXD1_P23_4_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P2_MIIA_TXD1_P14_9_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIIB_TXD1_P03_8_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIIC_TXD1_P14_9_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIID_TXD1_P03_8_OUT,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P3_MIIA_TXD1_P15_7_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P3_MIIC_TXD1_P15_7_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
};

IFX_CONST IfxLeth_P_Out   *IfxLeth_MII_Txd2_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_MII_TXD2_OUT_NUM_ITEMS] = {
    {
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_MIIB_TXD2_P20_0_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_MIIC_TXD2_P16_9_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_MIID_TXD2_P16_9_OUT,
            NULL_PTR,
        },
    },
    {
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIIB_TXD2_P03_11_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIID_TXD2_P03_11_OUT,
            NULL_PTR,
        },
    },
    {
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
};

IFX_CONST IfxLeth_P_Out   *IfxLeth_MII_Txd3_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_MII_TXD3_OUT_NUM_ITEMS] = {
    {
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_MIIB_TXD3_P20_1_OUT,
            &IfxLeth0_P0_MIIB_TXD3_P20_7_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_MIIC_TXD3_P16_10_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_MIID_TXD3_P16_10_OUT,
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P2_MIIA_TXD3_P14_4_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIIB_TXD3_P03_12_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIIC_TXD3_P14_4_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P2_MIID_TXD3_P03_12_OUT,
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P3_MIIC_TXD3_P14_4_OUT,
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
            NULL_PTR,
        },
    },
};

IFX_CONST IfxLeth_P_OutEn *IfxLeth_Mdc_OutEn_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MDC_OUTEN_NUM_ITEMS] = {
    {
        &IfxLeth0_P0_MDC_P01_5_OUTEN,
        &IfxLeth0_P0_MDC_P02_1_OUTEN,
        &IfxLeth0_P0_MDC_P14_1_OUTEN,
        &IfxLeth0_P0_MDC_P14_8_OUTEN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxLeth0_P1_MDC_P02_3_OUTEN,
        &IfxLeth0_P1_MDC_P14_2_OUTEN,
        &IfxLeth0_P1_MDC_P14_4_OUTEN,
        &IfxLeth0_P1_MDC_P23_1_OUTEN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxLeth0_P2_MDC_P03_15_OUTEN,
        &IfxLeth0_P2_MDC_P14_7_OUTEN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxLeth0_P3_MDC_P00_12_OUTEN,
        &IfxLeth0_P3_MDC_P03_7_OUTEN,
        &IfxLeth0_P3_MDC_P10_7_OUTEN,
        &IfxLeth0_P3_MDC_P15_1_OUTEN,
        &IfxLeth0_P3_MDC_P15_8_OUTEN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_Out   *IfxLeth_Mdc_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MDC_OUT_NUM_ITEMS] = {
    {
        &IfxLeth0_P0_MDC_P16_14_OUT,
        NULL_PTR,
    },
    {
        &IfxLeth0_P1_MDC_P20_0_OUT,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxLeth0_P3_MDC_P00_9_OUT,
        &IfxLeth0_P3_MDC_P14_4_OUT,
    },
};

IFX_CONST IfxLeth_P_InOut *IfxLeth_Mdio_InOut_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_MDIO_INOUT_NUM_ITEMS] = {
    {
        &IfxLeth0_P0_MDIO_P14_9_INOUT,
        &IfxLeth0_P0_MDIO_P01_3_INOUT,
        &IfxLeth0_P0_MDIO_P02_4_INOUT,
        &IfxLeth0_P0_MDIO_P16_11_INOUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        &IfxLeth0_P1_MDIO_P14_3_INOUT,
        &IfxLeth0_P1_MDIO_P02_5_INOUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        &IfxLeth0_P2_MDIO_P14_6_INOUT,
        &IfxLeth0_P2_MDIO_P03_14_INOUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        &IfxLeth0_P3_MDIO_P15_4_INOUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        &IfxLeth0_P3_MDIO_P10_6_INOUT,
        NULL_PTR,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_Out   *IfxLeth_Pps_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_PPS_OUT_NUM_ITEMS] = {
    {
        &IfxLeth0_P0_PPS_P14_2_OUT,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxLeth0_P1_PPS_P21_0_OUT,
        &IfxLeth0_P1_PPS_P32_6_OUT,
        NULL_PTR,
    },
    {
        &IfxLeth0_P2_PPS_P02_11_OUT,
        &IfxLeth0_P2_PPS_P03_6_OUT,
        NULL_PTR,
    },
    {
        &IfxLeth0_P3_PPS_P03_13_OUT,
        NULL_PTR,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_In    *IfxLeth_RMII_Ref_Clk_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_RMII_REF_CLK_IN_NUM_ITEMS] = {
    {
        NULL_PTR,
        &IfxLeth0_P0_REFCLKB_P21_4_IN,
        &IfxLeth0_P0_REFCLKC_P16_2_IN,
        &IfxLeth0_P0_REFCLKD_P16_2_IN,
    },
    {
        NULL_PTR,
        &IfxLeth0_P1_REFCLKB_P22_1_IN,
        &IfxLeth0_P1_REFCLKC_P22_3_IN,
        NULL_PTR,
    },
    {
        &IfxLeth0_P2_REFCLKA_P14_0_IN,
        &IfxLeth0_P2_REFCLKB_P10_7_IN,
        &IfxLeth0_P2_REFCLKC_P14_0_IN,
        &IfxLeth0_P2_REFCLKD_P10_7_IN,
    },
    {
        &IfxLeth0_P3_REFCLKA_P15_0_IN,
        NULL_PTR,
        &IfxLeth0_P3_REFCLKC_P15_0_IN,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_Out   *IfxLeth_RMII_Tx_En_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_RMII_TX_EN_OUT_NUM_ITEMS] = {
    {
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_RMIIB_TXEN_P20_6_OUT,
            &IfxLeth0_P0_RMIIB_TXEN_P21_1_OUT,
        },
        {
            &IfxLeth0_P0_RMIIC_TXEN_P16_13_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P1_RMIIA_TXEN_P22_2_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P1_RMIIB_TXEN_P22_2_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P2_RMIIA_TXEN_P14_7_OUT,
            &IfxLeth0_P2_RMIIRA_TXEN_P14_7_OUT,
        },
        {
            &IfxLeth0_P2_RMIIB_TXEN_P03_0_OUT,
            &IfxLeth0_P2_RMIIRB_TXEN_P03_0_OUT,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P3_RMIIA_TXEN_P15_4_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
};

IFX_CONST IfxLeth_P_Out   *IfxLeth_RMII_Txd0_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_RMII_TXD0_OUT_NUM_ITEMS] = {
    {
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_RMIIB_TXD0_P20_1_OUT,
            &IfxLeth0_P0_RMIIB_TXD0_P20_10_OUT,
        },
        {
            &IfxLeth0_P0_RMIIC_TXD0_P16_6_OUT,
            &IfxLeth0_P0_RMIIC_TXD0_P16_9_OUT,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P1_RMIIA_TXD0_P23_5_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P1_RMIIB_TXD0_P23_5_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P2_RMIIA_TXD0_P14_10_OUT,
            &IfxLeth0_P2_RMIIRA_TXD0_P14_10_OUT,
        },
        {
            &IfxLeth0_P2_RMIIB_TXD0_P03_9_OUT,
            &IfxLeth0_P2_RMIIRB_TXD0_P03_9_OUT,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P3_RMIIA_TXD0_P15_5_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
};

IFX_CONST IfxLeth_P_Out   *IfxLeth_RMII_Txd1_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_NUM_GROUPS][IFXLETH_PINMAP_RMII_TXD1_OUT_NUM_ITEMS] = {
    {
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            &IfxLeth0_P0_RMIIB_TXD1_P20_7_OUT,
            &IfxLeth0_P0_RMIIB_TXD1_P20_9_OUT,
        },
        {
            &IfxLeth0_P0_RMIIC_TXD1_P16_8_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P1_RMIIA_TXD1_P23_4_OUT,
            NULL_PTR,
        },
        {
            &IfxLeth0_P1_RMIIB_TXD1_P23_4_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P2_RMIIA_TXD1_P14_9_OUT,
            &IfxLeth0_P2_RMIIRA_TXD1_P14_9_OUT,
        },
        {
            &IfxLeth0_P2_RMIIB_TXD1_P03_8_OUT,
            &IfxLeth0_P2_RMIIRB_TXD1_P03_8_OUT,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
    {
        {
            &IfxLeth0_P3_RMIIA_TXD1_P15_7_OUT,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
        {
            NULL_PTR,
            NULL_PTR,
        },
    },
};

IFX_CONST IfxLeth_P_In    *IfxLeth_TC14_Ed_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_TC14_ED_IN_NUM_ITEMS] = {
    {
        &IfxLeth0_P0_EDA_P14_9_IN,
        &IfxLeth0_P0_EDB_P01_3_IN,
        &IfxLeth0_P0_EDC_P02_4_IN,
        &IfxLeth0_P0_EDD_P16_11_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        &IfxLeth0_P0_EDH_P20_14_IN,
    },
    {
        NULL_PTR,
        &IfxLeth0_P1_EDB_P14_3_IN,
        &IfxLeth0_P1_EDC_P02_5_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        &IfxLeth0_P2_EDC_P14_6_IN,
        &IfxLeth0_P2_EDD_P03_14_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        &IfxLeth0_P3_EDB_P15_4_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        &IfxLeth0_P3_EDF_P10_6_IN,
        NULL_PTR,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_In    *IfxLeth_TC14_Rxd_In_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_TC14_RXD_IN_NUM_ITEMS] = {
    {
        &IfxLeth0_P0_RXDA_P14_8_IN,
        &IfxLeth0_P0_RXDB_P14_1_IN,
        &IfxLeth0_P0_RXDC_P02_1_IN,
        NULL_PTR,
        &IfxLeth0_P0_RXDE_P15_1_IN,
        NULL_PTR,
        &IfxLeth0_P0_RXDG_P01_5_IN,
        NULL_PTR,
    },
    {
        &IfxLeth0_P1_RXDA_P14_4_IN,
        NULL_PTR,
        &IfxLeth0_P1_RXDC_P02_3_IN,
        &IfxLeth0_P1_RXDD_P14_2_IN,
        NULL_PTR,
        NULL_PTR,
        &IfxLeth0_P1_RXDG_P23_1_IN,
        NULL_PTR,
    },
    {
        NULL_PTR,
        NULL_PTR,
        &IfxLeth0_P2_RXDC_P14_7_IN,
        &IfxLeth0_P2_RXDD_P03_15_IN,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        NULL_PTR,
        &IfxLeth0_P3_RXDB_P15_1_IN,
        &IfxLeth0_P3_RXDC_P03_7_IN,
        NULL_PTR,
        &IfxLeth0_P3_RXDE_P00_12_IN,
        &IfxLeth0_P3_RXDF_P10_7_IN,
        &IfxLeth0_P3_RXDG_P15_8_IN,
        NULL_PTR,
    },
};

IFX_CONST IfxLeth_P_Out   *IfxLeth_TC14_Txd_Out_pinTable[IFXLETH_PINMAP_NUM_PORTS][IFXLETH_PINMAP_TC14_TXD_OUT_NUM_ITEMS] = {
    {
        &IfxLeth0_P0_TXD_P01_4_OUT,
        &IfxLeth0_P0_TXD_P02_0_OUT,
        &IfxLeth0_P0_TXD_P14_0_OUT,
        &IfxLeth0_P0_TXD_P14_10_OUT,
        &IfxLeth0_P0_TXD_P15_0_OUT,
        &IfxLeth0_P0_TXD_P15_5_OUT,
        &IfxLeth0_P0_TXD_P16_6_OUT,
        &IfxLeth0_P0_TXD_P20_3_OUT,
        &IfxLeth0_P0_TXD_P20_10_OUT,
        NULL_PTR,
    },
    {
        &IfxLeth0_P1_TXD_P02_2_OUT,
        &IfxLeth0_P1_TXD_P14_0_OUT,
        &IfxLeth0_P1_TXD_P14_3_OUT,
        &IfxLeth0_P1_TXD_P14_5_OUT,
        &IfxLeth0_P1_TXD_P23_5_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxLeth0_P2_TXD_P03_9_OUT,
        &IfxLeth0_P2_TXD_P14_10_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
    {
        &IfxLeth0_P3_TXD_P00_5_OUT,
        &IfxLeth0_P3_TXD_P03_10_OUT,
        &IfxLeth0_P3_TXD_P10_5_OUT,
        &IfxLeth0_P3_TXD_P14_3_OUT,
        &IfxLeth0_P3_TXD_P14_5_OUT,
        &IfxLeth0_P3_TXD_P15_0_OUT,
        &IfxLeth0_P3_TXD_P15_5_OUT,
        NULL_PTR,
        NULL_PTR,
        NULL_PTR,
    },
};

/** \} */

#endif
