OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/ayush/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52/tmp/routing/25-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 5.0
[INFO]: Setting input delay to: 5.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   pl_riscv_cpu
Die area:                 ( 0 0 ) ( 638325 649045 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     51454
Number of terminals:      37
Number of snets:          2
Number of nets:           22510

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 488.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 844497.
[INFO DRT-0033] mcon shape region query size = 107592.
[INFO DRT-0033] met1 shape region query size = 141629.
[INFO DRT-0033] via shape region query size = 4620.
[INFO DRT-0033] met2 shape region query size = 2773.
[INFO DRT-0033] via2 shape region query size = 3696.
[INFO DRT-0033] met3 shape region query size = 2806.
[INFO DRT-0033] via3 shape region query size = 3696.
[INFO DRT-0033] met4 shape region query size = 972.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1837 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 470 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 13319 groups.
#scanned instances     = 51454
#unique  instances     = 488
#stdCellGenAp          = 13951
#stdCellValidPlanarAp  = 110
#stdCellValidViaAp     = 10822
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 71155
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:13, elapsed time = 00:01:04, memory = 314.45 (MB), peak = 329.74 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     182394

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 92 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 94 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 58936.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 46449.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 27435.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6511.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2981.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 112.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 89352 vertical wires in 2 frboxes and 53072 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 10994 vertical wires in 2 frboxes and 17169 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:06, memory = 608.60 (MB), peak = 608.60 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 608.60 (MB), peak = 608.60 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:38, memory = 727.26 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:01:21, memory = 992.41 (MB).
    Completing 30% with 3545 violations.
    elapsed time = 00:01:43, memory = 1078.10 (MB).
    Completing 40% with 3545 violations.
    elapsed time = 00:02:34, memory = 1105.53 (MB).
    Completing 50% with 3545 violations.
    elapsed time = 00:03:02, memory = 1114.36 (MB).
    Completing 60% with 7007 violations.
    elapsed time = 00:04:02, memory = 1138.59 (MB).
    Completing 70% with 7007 violations.
    elapsed time = 00:04:31, memory = 1140.59 (MB).
    Completing 80% with 10257 violations.
    elapsed time = 00:05:15, memory = 1143.83 (MB).
    Completing 90% with 10257 violations.
    elapsed time = 00:06:04, memory = 1163.32 (MB).
    Completing 100% with 14075 violations.
    elapsed time = 00:06:51, memory = 1122.53 (MB).
[INFO DRT-0199]   Number of violations = 19632.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   met5
Cut Spacing          0      4      0      0      0      0      0      0
Metal Spacing      159      0   1816      0    605    131     20      0
Min Hole             0      0      8      0      0      0      0      0
NS Metal             5      0      0      0      0      0      0      0
Recheck              2      0   3067      0   1770    514    198      6
Short                0      1   9201      4   1966    141     14      0
[INFO DRT-0267] cpu time = 00:13:37, elapsed time = 00:06:53, memory = 1250.93 (MB), peak = 1250.93 (MB)
Total wire length = 985085 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 344336 um.
Total wire length on LAYER met2 = 383840 um.
Total wire length on LAYER met3 = 152096 um.
Total wire length on LAYER met4 = 97747 um.
Total wire length on LAYER met5 = 7065 um.
Total number of vias = 169103.
Up-via summary (total 169103):

-------------------------
 FR_MASTERSLICE         0
            li1     71656
           met1     83137
           met2      9598
           met3      4536
           met4       176
-------------------------
                   169103


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 19632 violations.
    elapsed time = 00:00:28, memory = 1250.93 (MB).
    Completing 20% with 19632 violations.
    elapsed time = 00:01:15, memory = 1269.15 (MB).
    Completing 30% with 16221 violations.
    elapsed time = 00:01:31, memory = 1269.35 (MB).
    Completing 40% with 16221 violations.
    elapsed time = 00:02:19, memory = 1301.35 (MB).
    Completing 50% with 16221 violations.
    elapsed time = 00:02:47, memory = 1269.46 (MB).
    Completing 60% with 13630 violations.
    elapsed time = 00:03:36, memory = 1284.91 (MB).
    Completing 70% with 13630 violations.
    elapsed time = 00:03:59, memory = 1284.91 (MB).
    Completing 80% with 11128 violations.
    elapsed time = 00:04:35, memory = 1284.99 (MB).
    Completing 90% with 11128 violations.
    elapsed time = 00:05:21, memory = 1284.99 (MB).
    Completing 100% with 8148 violations.
    elapsed time = 00:05:54, memory = 1284.99 (MB).
[INFO DRT-0199]   Number of violations = 8153.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          5      0      0      0      0      0
Metal Spacing        0    893      0    325     42      8
Min Hole             0      2      0      0      0      0
Recheck              0      4      0      1      0      0
Short                0   5987      2    858     21      5
[INFO DRT-0267] cpu time = 00:11:40, elapsed time = 00:05:55, memory = 1284.99 (MB), peak = 1301.35 (MB)
Total wire length = 977608 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 341626 um.
Total wire length on LAYER met2 = 381693 um.
Total wire length on LAYER met3 = 151150 um.
Total wire length on LAYER met4 = 96390 um.
Total wire length on LAYER met5 = 6748 um.
Total number of vias = 167914.
Up-via summary (total 167914):

-------------------------
 FR_MASTERSLICE         0
            li1     71643
           met1     82396
           met2      9487
           met3      4236
           met4       152
-------------------------
                   167914


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8153 violations.
    elapsed time = 00:00:22, memory = 1338.11 (MB).
    Completing 20% with 8153 violations.
    elapsed time = 00:01:09, memory = 1356.12 (MB).
    Completing 30% with 8154 violations.
    elapsed time = 00:01:30, memory = 1393.11 (MB).
    Completing 40% with 8154 violations.
    elapsed time = 00:02:14, memory = 1356.25 (MB).
    Completing 50% with 8154 violations.
    elapsed time = 00:02:56, memory = 1356.25 (MB).
    Completing 60% with 7911 violations.
    elapsed time = 00:03:34, memory = 1389.79 (MB).
    Completing 70% with 7911 violations.
    elapsed time = 00:04:01, memory = 1361.11 (MB).
    Completing 80% with 7900 violations.
    elapsed time = 00:04:25, memory = 1361.11 (MB).
    Completing 90% with 7900 violations.
    elapsed time = 00:05:07, memory = 1361.11 (MB).
    Completing 100% with 7717 violations.
    elapsed time = 00:05:36, memory = 1319.57 (MB).
[INFO DRT-0199]   Number of violations = 7724.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          5      0      0      0      0
Metal Spacing        0    771    299     22      8
Recheck              0      5      2      0      0
Short                0   5770    818     19      5
[INFO DRT-0267] cpu time = 00:11:07, elapsed time = 00:05:37, memory = 1319.57 (MB), peak = 1393.11 (MB)
Total wire length = 975003 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 340395 um.
Total wire length on LAYER met2 = 380616 um.
Total wire length on LAYER met3 = 150785 um.
Total wire length on LAYER met4 = 96450 um.
Total wire length on LAYER met5 = 6755 um.
Total number of vias = 167416.
Up-via summary (total 167416):

-------------------------
 FR_MASTERSLICE         0
            li1     71643
           met1     81898
           met2      9503
           met3      4225
           met4       147
-------------------------
                   167416


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7724 violations.
    elapsed time = 00:00:25, memory = 1358.53 (MB).
    Completing 20% with 7724 violations.
    elapsed time = 00:01:07, memory = 1349.06 (MB).
    Completing 30% with 6543 violations.
    elapsed time = 00:01:21, memory = 1353.06 (MB).
    Completing 40% with 6543 violations.
    elapsed time = 00:02:03, memory = 1347.02 (MB).
    Completing 50% with 6543 violations.
    elapsed time = 00:02:29, memory = 1359.10 (MB).
    Completing 60% with 5259 violations.
    elapsed time = 00:03:12, memory = 1389.03 (MB).
    Completing 70% with 5259 violations.
    elapsed time = 00:03:36, memory = 1389.16 (MB).
    Completing 80% with 3401 violations.
    elapsed time = 00:04:02, memory = 1332.95 (MB).
    Completing 90% with 3401 violations.
    elapsed time = 00:05:09, memory = 1380.36 (MB).
    Completing 100% with 1805 violations.
    elapsed time = 00:05:38, memory = 1349.68 (MB).
[INFO DRT-0199]   Number of violations = 1805.
Viol/Layer        met1   met2   met3   met4
Metal Spacing      355    113      9      4
Min Hole             1      1      0      0
Short             1124    188      9      1
[INFO DRT-0267] cpu time = 00:11:11, elapsed time = 00:05:39, memory = 1349.68 (MB), peak = 1425.02 (MB)
Total wire length = 973952 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 315927 um.
Total wire length on LAYER met2 = 376959 um.
Total wire length on LAYER met3 = 173584 um.
Total wire length on LAYER met4 = 100655 um.
Total wire length on LAYER met5 = 6827 um.
Total number of vias = 171059.
Up-via summary (total 171059):

-------------------------
 FR_MASTERSLICE         0
            li1     71643
           met1     82236
           met2     12409
           met3      4623
           met4       148
-------------------------
                   171059


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1805 violations.
    elapsed time = 00:00:01, memory = 1349.68 (MB).
    Completing 20% with 1805 violations.
    elapsed time = 00:00:06, memory = 1349.68 (MB).
    Completing 30% with 1375 violations.
    elapsed time = 00:00:17, memory = 1359.02 (MB).
    Completing 40% with 1375 violations.
    elapsed time = 00:00:26, memory = 1359.23 (MB).
    Completing 50% with 1375 violations.
    elapsed time = 00:00:37, memory = 1359.23 (MB).
    Completing 60% with 1049 violations.
    elapsed time = 00:00:41, memory = 1379.77 (MB).
    Completing 70% with 1049 violations.
    elapsed time = 00:00:44, memory = 1370.06 (MB).
    Completing 80% with 713 violations.
    elapsed time = 00:00:57, memory = 1339.73 (MB).
    Completing 90% with 713 violations.
    elapsed time = 00:01:05, memory = 1361.73 (MB).
    Completing 100% with 182 violations.
    elapsed time = 00:01:42, memory = 1310.15 (MB).
[INFO DRT-0199]   Number of violations = 182.
Viol/Layer        met1    via   met2   met3   met4
Metal Spacing       35      0     14      4      1
Short              106      1     17      4      0
[INFO DRT-0267] cpu time = 00:02:51, elapsed time = 00:01:42, memory = 1310.15 (MB), peak = 1425.02 (MB)
Total wire length = 973736 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 314196 um.
Total wire length on LAYER met2 = 376612 um.
Total wire length on LAYER met3 = 175108 um.
Total wire length on LAYER met4 = 101012 um.
Total wire length on LAYER met5 = 6806 um.
Total number of vias = 171197.
Up-via summary (total 171197):

-------------------------
 FR_MASTERSLICE         0
            li1     71643
           met1     82198
           met2     12552
           met3      4657
           met4       147
-------------------------
                   171197


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 182 violations.
    elapsed time = 00:00:00, memory = 1310.15 (MB).
    Completing 20% with 182 violations.
    elapsed time = 00:00:02, memory = 1367.74 (MB).
    Completing 30% with 139 violations.
    elapsed time = 00:00:17, memory = 1310.15 (MB).
    Completing 40% with 139 violations.
    elapsed time = 00:00:17, memory = 1340.41 (MB).
    Completing 50% with 139 violations.
    elapsed time = 00:00:26, memory = 1353.95 (MB).
    Completing 60% with 99 violations.
    elapsed time = 00:00:27, memory = 1393.48 (MB).
    Completing 70% with 99 violations.
    elapsed time = 00:00:28, memory = 1363.30 (MB).
    Completing 80% with 82 violations.
    elapsed time = 00:00:29, memory = 1363.30 (MB).
    Completing 90% with 82 violations.
    elapsed time = 00:00:30, memory = 1363.30 (MB).
    Completing 100% with 79 violations.
    elapsed time = 00:00:48, memory = 1363.30 (MB).
[INFO DRT-0199]   Number of violations = 79.
Viol/Layer        met1   met2
Metal Spacing       19      2
Short               52      6
[INFO DRT-0267] cpu time = 00:00:59, elapsed time = 00:00:49, memory = 1363.30 (MB), peak = 1425.02 (MB)
Total wire length = 973716 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 314090 um.
Total wire length on LAYER met2 = 376592 um.
Total wire length on LAYER met3 = 175208 um.
Total wire length on LAYER met4 = 101017 um.
Total wire length on LAYER met5 = 6806 um.
Total number of vias = 171247.
Up-via summary (total 171247):

-------------------------
 FR_MASTERSLICE         0
            li1     71643
           met1     82231
           met2     12568
           met3      4658
           met4       147
-------------------------
                   171247


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 79 violations.
    elapsed time = 00:00:00, memory = 1363.30 (MB).
    Completing 20% with 79 violations.
    elapsed time = 00:00:00, memory = 1363.30 (MB).
    Completing 30% with 71 violations.
    elapsed time = 00:00:02, memory = 1363.30 (MB).
    Completing 40% with 71 violations.
    elapsed time = 00:00:02, memory = 1363.30 (MB).
    Completing 50% with 71 violations.
    elapsed time = 00:00:16, memory = 1310.15 (MB).
    Completing 60% with 60 violations.
    elapsed time = 00:00:16, memory = 1310.15 (MB).
    Completing 70% with 60 violations.
    elapsed time = 00:00:16, memory = 1310.15 (MB).
    Completing 80% with 53 violations.
    elapsed time = 00:00:17, memory = 1334.68 (MB).
    Completing 90% with 53 violations.
    elapsed time = 00:00:17, memory = 1334.68 (MB).
    Completing 100% with 53 violations.
    elapsed time = 00:00:36, memory = 1334.90 (MB).
[INFO DRT-0199]   Number of violations = 53.
Viol/Layer        met1   met2
Metal Spacing       14      2
Short               34      3
[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:36, memory = 1334.90 (MB), peak = 1425.02 (MB)
Total wire length = 973733 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 314078 um.
Total wire length on LAYER met2 = 376586 um.
Total wire length on LAYER met3 = 175230 um.
Total wire length on LAYER met4 = 101030 um.
Total wire length on LAYER met5 = 6806 um.
Total number of vias = 171249.
Up-via summary (total 171249):

-------------------------
 FR_MASTERSLICE         0
            li1     71643
           met1     82224
           met2     12575
           met3      4660
           met4       147
-------------------------
                   171249


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 53 violations.
    elapsed time = 00:00:00, memory = 1334.90 (MB).
    Completing 20% with 53 violations.
    elapsed time = 00:00:00, memory = 1334.90 (MB).
    Completing 30% with 53 violations.
    elapsed time = 00:00:00, memory = 1334.90 (MB).
    Completing 40% with 53 violations.
    elapsed time = 00:00:00, memory = 1334.90 (MB).
    Completing 50% with 53 violations.
    elapsed time = 00:00:00, memory = 1334.90 (MB).
    Completing 60% with 52 violations.
    elapsed time = 00:00:00, memory = 1334.90 (MB).
    Completing 70% with 52 violations.
    elapsed time = 00:00:00, memory = 1334.90 (MB).
    Completing 80% with 52 violations.
    elapsed time = 00:00:18, memory = 1334.90 (MB).
    Completing 90% with 52 violations.
    elapsed time = 00:00:18, memory = 1334.90 (MB).
    Completing 100% with 52 violations.
    elapsed time = 00:00:39, memory = 1339.96 (MB).
[INFO DRT-0199]   Number of violations = 52.
Viol/Layer        met1   met2
Metal Spacing       13      2
Short               34      3
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:39, memory = 1339.96 (MB), peak = 1425.02 (MB)
Total wire length = 973735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 314091 um.
Total wire length on LAYER met2 = 376588 um.
Total wire length on LAYER met3 = 175217 um.
Total wire length on LAYER met4 = 101030 um.
Total wire length on LAYER met5 = 6806 um.
Total number of vias = 171249.
Up-via summary (total 171249):

-------------------------
 FR_MASTERSLICE         0
            li1     71643
           met1     82226
           met2     12573
           met3      4660
           met4       147
-------------------------
                   171249


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 52 violations.
    elapsed time = 00:00:00, memory = 1339.96 (MB).
    Completing 20% with 52 violations.
    elapsed time = 00:00:00, memory = 1339.96 (MB).
    Completing 30% with 50 violations.
    elapsed time = 00:00:00, memory = 1339.96 (MB).
    Completing 40% with 50 violations.
    elapsed time = 00:00:00, memory = 1339.96 (MB).
    Completing 50% with 50 violations.
    elapsed time = 00:00:01, memory = 1347.96 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:01, memory = 1347.96 (MB).
    Completing 70% with 49 violations.
    elapsed time = 00:00:01, memory = 1347.96 (MB).
    Completing 80% with 33 violations.
    elapsed time = 00:00:09, memory = 1357.74 (MB).
    Completing 90% with 33 violations.
    elapsed time = 00:00:09, memory = 1357.74 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:15, memory = 1357.74 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met1   met2
Metal Spacing        8      0
Short               22      3
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:15, memory = 1357.74 (MB), peak = 1425.02 (MB)
Total wire length = 973760 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 314082 um.
Total wire length on LAYER met2 = 376601 um.
Total wire length on LAYER met3 = 175232 um.
Total wire length on LAYER met4 = 101036 um.
Total wire length on LAYER met5 = 6806 um.
Total number of vias = 171259.
Up-via summary (total 171259):

-------------------------
 FR_MASTERSLICE         0
            li1     71643
           met1     82231
           met2     12578
           met3      4660
           met4       147
-------------------------
                   171259


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 1357.74 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 1357.74 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:04, memory = 1358.50 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:04, memory = 1358.50 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:04, memory = 1358.50 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:04, memory = 1358.50 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:04, memory = 1358.50 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:08, memory = 1358.50 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:08, memory = 1358.50 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:14, memory = 1358.50 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met1   met2
Metal Spacing        8      0
Short               21      3
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:13, memory = 1358.50 (MB), peak = 1425.02 (MB)
Total wire length = 973747 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 314046 um.
Total wire length on LAYER met2 = 376572 um.
Total wire length on LAYER met3 = 175228 um.
Total wire length on LAYER met4 = 101060 um.
Total wire length on LAYER met5 = 6839 um.
Total number of vias = 171270.
Up-via summary (total 171270):

-------------------------
 FR_MASTERSLICE         0
            li1     71643
           met1     82235
           met2     12578
           met3      4665
           met4       149
-------------------------
                   171270


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 1358.50 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 1358.50 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:14, memory = 1310.15 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:14, memory = 1310.15 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:14, memory = 1310.15 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:14, memory = 1310.15 (MB).
    Completing 70% with 23 violations.
    elapsed time = 00:00:14, memory = 1310.15 (MB).
    Completing 80% with 21 violations.
    elapsed time = 00:00:15, memory = 1310.15 (MB).
    Completing 90% with 21 violations.
    elapsed time = 00:00:15, memory = 1310.15 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:25, memory = 1347.96 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1   met2
Metal Spacing        1      2
Short                8      2
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1347.96 (MB), peak = 1425.02 (MB)
Total wire length = 973746 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 314053 um.
Total wire length on LAYER met2 = 376573 um.
Total wire length on LAYER met3 = 175203 um.
Total wire length on LAYER met4 = 101076 um.
Total wire length on LAYER met5 = 6839 um.
Total number of vias = 171288.
Up-via summary (total 171288):

-------------------------
 FR_MASTERSLICE         0
            li1     71643
           met1     82250
           met2     12583
           met3      4663
           met4       149
-------------------------
                   171288


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 1347.96 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 1347.96 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 1347.96 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 1347.96 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 1347.96 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:02, memory = 1347.96 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:02, memory = 1347.96 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:03, memory = 1347.96 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:03, memory = 1347.96 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 1347.96 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1347.96 (MB), peak = 1425.02 (MB)
Total wire length = 973745 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 314049 um.
Total wire length on LAYER met2 = 376569 um.
Total wire length on LAYER met3 = 175206 um.
Total wire length on LAYER met4 = 101080 um.
Total wire length on LAYER met5 = 6839 um.
Total number of vias = 171289.
Up-via summary (total 171289):

-------------------------
 FR_MASTERSLICE         0
            li1     71643
           met1     82250
           met2     12582
           met3      4665
           met4       149
-------------------------
                   171289


[INFO DRT-0198] Complete detail routing.
Total wire length = 973745 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 314049 um.
Total wire length on LAYER met2 = 376569 um.
Total wire length on LAYER met3 = 175206 um.
Total wire length on LAYER met4 = 101080 um.
Total wire length on LAYER met5 = 6839 um.
Total number of vias = 171289.
Up-via summary (total 171289):

-------------------------
 FR_MASTERSLICE         0
            li1     71643
           met1     82250
           met2     12582
           met3      4665
           met4       149
-------------------------
                   171289


[INFO DRT-0267] cpu time = 00:54:02, elapsed time = 00:28:52, memory = 1347.96 (MB), peak = 1425.02 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52/results/routing/pl_riscv_cpu.odb'…
Writing netlist to '/openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52/results/routing/pl_riscv_cpu.nl.v'…
Writing powered netlist to '/openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52/results/routing/pl_riscv_cpu.pnl.v'…
Writing layout to '/openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52/results/routing/pl_riscv_cpu.def'…
