{
  "Top": "sobel",
  "RtlTop": "sobel",
  "RtlPrefix": "",
  "RtlSubPrefix": "sobel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu250",
    "Package": "-figd2104",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_address0",
          "name": "data_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_ce0",
          "name": "data_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "data_q0",
          "name": "data_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "GradPix*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_r_address0",
          "name": "out_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_ce0",
          "name": "out_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_we0",
          "name": "out_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_d0",
          "name": "out_r_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top sobel -name sobel"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sobel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2.5",
    "Uncertainty": "0.675",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "76046"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.500 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sobel",
    "Version": "1.0",
    "DisplayName": "Sobel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sobel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/src\/sobel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sobel_fsqrt_32ns_32ns_32_17_no_dsp_1.vhd",
      "impl\/vhdl\/sobel_line_buf.vhd",
      "impl\/vhdl\/sobel_mac_muladd_11s_11s_22s_22_4_1.vhd",
      "impl\/vhdl\/sobel_mul_mul_11s_8ns_28_4_1.vhd",
      "impl\/vhdl\/sobel_mul_mul_11s_8s_28_4_1.vhd",
      "impl\/vhdl\/sobel_mul_mul_11s_11s_22_4_1.vhd",
      "impl\/vhdl\/sobel_mul_mul_11s_11s_31_4_1.vhd",
      "impl\/vhdl\/sobel_sdiv_20s_11s_20_24_1.vhd",
      "impl\/vhdl\/sobel_sitofp_32s_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/sobel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sobel_fsqrt_32ns_32ns_32_17_no_dsp_1.v",
      "impl\/verilog\/sobel_line_buf.v",
      "impl\/verilog\/sobel_mac_muladd_11s_11s_22s_22_4_1.v",
      "impl\/verilog\/sobel_mul_mul_11s_8ns_28_4_1.v",
      "impl\/verilog\/sobel_mul_mul_11s_8s_28_4_1.v",
      "impl\/verilog\/sobel_mul_mul_11s_11s_22_4_1.v",
      "impl\/verilog\/sobel_mul_mul_11s_11s_31_4_1.v",
      "impl\/verilog\/sobel_sdiv_20s_11s_20_24_1.v",
      "impl\/verilog\/sobel_sitofp_32s_32_6_no_dsp_1.v",
      "impl\/verilog\/sobel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/sobel_ap_fsqrt_15_no_dsp_32_ip.tcl",
      "impl\/misc\/sobel_ap_sitofp_4_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/sobel.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/luoyanl2\/ece527_taskpar\/fpga_kernels\/sobel_hls\/test.prj\/solution1\/.debug\/sobel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "sobel_ap_fsqrt_15_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 15 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name sobel_ap_fsqrt_15_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "sobel_ap_sitofp_4_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name sobel_ap_sitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_idle": "1",
        "ap_ready": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "data_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "16",
      "ports": ["data_address0"]
    },
    "data_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "8",
      "ports": ["data_q0"]
    },
    "out_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "16",
      "ports": ["out_r_address0"]
    },
    "out_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "16",
      "ports": ["out_r_d0"]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_address0": {
      "dir": "out",
      "width": "16"
    },
    "data_ce0": {
      "dir": "out",
      "width": "1"
    },
    "data_q0": {
      "dir": "in",
      "width": "8"
    },
    "out_r_address0": {
      "dir": "out",
      "width": "16"
    },
    "out_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_we0": {
      "dir": "out",
      "width": "2"
    },
    "out_r_d0": {
      "dir": "out",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "sobel"},
    "Info": {"sobel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"sobel": {
        "Latency": {
          "LatencyBest": "76046",
          "LatencyAvg": "76046",
          "LatencyWorst": "76046",
          "PipelineII": "76047",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.68",
          "Estimate": "1.750"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_41_1",
            "TripCount": "256",
            "Latency": "75264",
            "PipelineII": "",
            "PipelineDepth": "294",
            "Loops": [{
                "Name": "VITIS_LOOP_42_2",
                "TripCount": "256",
                "Latency": "291",
                "PipelineII": "1",
                "PipelineDepth": "37"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "2636",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "2212",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-12-12 08:47:40 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
