;redcode
;assert 1
	SPL -9, @-22
	MOV 100, @802
	MOV -507, <-20
	MOV -507, <-27
	ADD -1, <-22
	ADD -1, <-22
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SPL 0, <702
	SUB @10, 1
	SUB @-60, @2
	SUB @-60, @2
	SUB 1, <-1
	ADD 10, 120
	SUB 1, <-1
	DAT <12, <10
	DAT <12, <10
	SLT 260, 90
	SUB #300, 90
	SUB #0, @2
	SPL 0, <-54
	MOV 800, -55
	SLT 1, -1
	JMZ <127, 106
	SLT 1, -1
	SLT 101, 801
	SLT 101, 801
	SLT #130, 9
	SLT #130, 9
	ADD 10, 10
	SUB #0, -10
	SUB #60, 1
	JMN 0, <-54
	JMP 350, <32
	JMP 350, <32
	MOV -7, <-20
	ADD @129, 109
	JMN @12, #207
	CMP @-0, -10
	JMZ @270, 7
	CMP @-0, -10
	ADD 10, 10
	JMZ <127, 106
	JMZ <127, 106
	CMP 10, @10
	SPL -9, @-22
	SPL -9, @-22
	MOV 100, @802
