// Seed: 1995035111
module module_0 ();
  assign id_1 = id_1;
  always id_2 = 1;
  wire id_3;
  timeprecision 1ps;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_5;
  initial $display(id_1, id_2[1], id_4);
endmodule
module module_2 (
    inout supply0 id_0,
    output wire id_1,
    output supply0 id_2,
    input supply0 id_3,
    output tri id_4,
    output tri id_5,
    input wor id_6,
    input wand id_7,
    input wand id_8,
    input wor id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output uwire id_13,
    output tri1 id_14,
    input wire id_15,
    input tri0 id_16,
    output tri id_17,
    id_21,
    input supply1 id_18,
    input tri1 id_19
);
  wire id_22;
  module_0 modCall_1 ();
endmodule
