-------------------------------------------------------------------
-- Automatically generated by SCALe Autoreg GenSwFlatFile module.
-------------------------------------------------------------------
-- !! WARNING !! DO NOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-- !! WARNING !! OR JUST DOO'T MANUALLY EDIT THIS FILE AT ALL.
-------------------------------------------------------------------

----------------------------------------------------------------------------------------
-- Memory: A7SS_L2
----------------------------------------------------------------------------------------
A7SS_L2_BASE  BASE  0x08000000 a7ss_l2_startaddr 31:0
A7SS_L2_END  BASE  0x0803FFFF a7ss_l2_endaddr 31:0
A7SS_L2_SIZE  BASE  0x00040000 a7ss_l2_size 31:0
----------------------------------------------------------------------------------------
-- Memory: IMEM
----------------------------------------------------------------------------------------
IMEM_BASE  BASE  0x08600000 imem_startaddr 31:0
IMEM_END  BASE  0x08628FFF imem_endaddr 31:0
IMEM_SIZE  BASE  0x00029000 imem_size 31:0
----------------------------------------------------------------------------------------
-- Memory: LPASS_LPM
----------------------------------------------------------------------------------------
LPASS_LPM_BASE  BASE  0x07718000 lpass_lpm_startaddr 31:0
LPASS_LPM_END  BASE  0x07718FFF lpass_lpm_endaddr 31:0
LPASS_LPM_SIZE  BASE  0x00001000 lpass_lpm_size 31:0
----------------------------------------------------------------------------------------
-- Memory: MSS_TCM
----------------------------------------------------------------------------------------
MSS_TCM_BASE  BASE  0x04400000 mss_tcm_startaddr 31:0
MSS_TCM_END  BASE  0x047FFFFF mss_tcm_endaddr 31:0
MSS_TCM_SIZE  BASE  0x00400000 mss_tcm_size 31:0
----------------------------------------------------------------------------------------
-- Memory: BOOT_ROM
----------------------------------------------------------------------------------------
BOOT_ROM_START_ADDRESS  BASE  0x00100000 boot_rom_startaddr 31:0
BOOT_ROM_END_ADDRESS  BASE  0x0012BFFF boot_rom_endaddr 31:0
BOOT_ROM_SIZE  BASE  0x0002C000 boot_rom_size 31:0
----------------------------------------------------------------------------------------
-- Memory: DDR
----------------------------------------------------------------------------------------
DDR_BASE  BASE  0x40000000 ddr_startaddr 31:0
DDR_END  BASE  0xFFFFFFFF ddr_endaddr 31:0
DDR_SIZE  BASE  0xC0000000 ddr_size 31:0
----------------------------------------------------------------------------------------
-- Memory: QDSS_STM
----------------------------------------------------------------------------------------
QDSS_STM_BASE  BASE  0x09000000 qdss_stm_startaddr 31:0
QDSS_STM_END  BASE  0x09FFFFFF qdss_stm_endaddr 31:0
QDSS_STM_SIZE  BASE  0x01000000 qdss_stm_size 31:0
----------------------------------------------------------------------------------------
-- Memory: RPM_CODE_RAM
----------------------------------------------------------------------------------------
RPM_CODE_RAM_START_ADDRESS  BASE  0x00200000 rpm_code_ram_startaddr 31:0
RPM_CODE_RAM_END_ADDRESS  BASE  0x00223FFF rpm_code_ram_endaddr 31:0
RPM_CODE_RAM_SIZE  BASE  0x00024000 rpm_code_ram_size 31:0
----------------------------------------------------------------------------------------
-- Memory: RPM_SS_MSG_RAM
----------------------------------------------------------------------------------------
RPM_SS_MSG_RAM_START_ADDRESS  BASE  0x00060000 rpm_ss_msg_ram_startaddr 31:0
RPM_SS_MSG_RAM_END_ADDRESS  BASE  0x00062FFF rpm_ss_msg_ram_endaddr 31:0
RPM_SS_MSG_RAM_SIZE  BASE  0x00003000 rpm_ss_msg_ram_size 31:0
----------------------------------------------------------------------------------------
-- Memory: RPM_DATA_RAM
----------------------------------------------------------------------------------------
RPM_DATA_RAM_START_ADDRESS  BASE  0x00290000 rpm_data_ram_startaddr 31:0
RPM_DATA_RAM_END_ADDRESS  BASE  0x0029FFFF rpm_data_ram_endaddr 31:0
RPM_DATA_RAM_SIZE  BASE  0x00010000 rpm_data_ram_size 31:0
----------------------------------------------------------------------------------------
-- Memory: BOOT_IMEM
----------------------------------------------------------------------------------------
BOOT_IMEM_BASE  BASE  0x08C00000 boot_imem_startaddr 31:0
BOOT_IMEM_END  BASE  0x08C7FFFF boot_imem_endaddr 31:0
BOOT_IMEM_SIZE  BASE  0x00080000 boot_imem_size 31:0
----------------------------------------------------------------------------------------
-- BASE TWIZY.BOOT_ROM (level 1)
----------------------------------------------------------------------------------------
BOOT_ROM BASE 0x00100000 SIZE=0x00000380 boot_romaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BOOT_ROM.BOOT_ROM_MPU1032_3_M20L12_AHB (level 2)
----------------------------------------------------------------------------------------
boot_rom_mpu1032_3_m20l12_ahb MODULE OFFSET=BOOT_ROM+0x000FF000 MAX=BOOT_ROM+0x000FF37F APRE=BOOT_ROM_ SPRE=BOOT_ROM_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	ROGE BIT[25] RW  
	ROE BIT[24] RW  
	ROVMID BIT[23:16] RW  
	RWGE BIT[9] RW  
	RWE BIT[8] RW  
	RWVMID BIT[7:0] RW  

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:12] RW  

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:12] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	ROGE BIT[25] RW  
	ROE BIT[24] RW  
	ROVMID BIT[23:16] RW  
	RWGE BIT[9] RW  
	RWE BIT[8] RW  
	RWVMID BIT[7:0] RW  

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:12] RW  

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:12] RW  

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1] RW  
	MSACLRWE BIT[0] RW  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x140C2802
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	MSB BIT[29:24] R  
	LSB BIT[21:16] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_PRTn_RACRm(n,m):(0,0)-(2,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	ROGE BIT[25] RW  
	ROE BIT[24] RW  
	ROVMID BIT[23:16] RW  
	RWGE BIT[9] RW  
	RWE BIT[8] RW  
	RWVMID BIT[7:0] RW  

XPU_PRTn_START0(n):(0)-(2) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x001FF000
	ADDR BIT[20:12] RW  

XPU_PRTn_END0(n):(0)-(2) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x001FF000
	ADDR BIT[20:12] RW  

XPU_PRTn_SCR(n):(0)-(2) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_PRTn_MCR(n):(0)-(2) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

XPU_PRTn_CNTL0(n):(0)-(2) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31] RW  

XPU_PRTn_CNTL1(n):(0)-(2) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W NO_CSR_TEST
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1] W  
	CSRC BIT[0] W  

----------------------------------------------------------------------------------------
-- BASE TWIZY.BIMC (level 1)
----------------------------------------------------------------------------------------
BIMC BASE 0x00400000 SIZE=0x00080000 bimcaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.GLOBAL0 (level 2)
----------------------------------------------------------------------------------------
global0 MODULE OFFSET=BIMC+0x00000000 MAX=BIMC+0x00000FFF APRE=BIMC_ SPRE=BIMC_

HW_VERSION ADDRESS 0x0000 R NO_CSR_TEST
HW_VERSION RESET_VALUE 0x2001000E
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

CORE_INFO ADDRESS 0x0004 R NO_CSR_TEST
CORE_INFO RESET_VALUE 0x00000001
	ID BIT[31:0] R  

HW_INFO ADDRESS 0x0008 R NO_CSR_TEST
HW_INFO RESET_VALUE 0x01000100
	MAJOR BIT[31:24] R  
	BRANCH BIT[23:16] R  
	MINOR BIT[15:8] R  
	ECO BIT[7:0] R  

DDR_CHn_CLK_2X_MODE(n):(0)-(0) ARRAY 0x00000020+0x4*n
DDR_CH0_CLK_2X_MODE ADDRESS 0x0020 RW
DDR_CH0_CLK_2X_MODE RESET_VALUE 0x00000000
	CLK_2X_MODE BIT[0] RW  

DDR_CHn_CLK_PERIOD(n):(0)-(0) ARRAY 0x00000028+0x4*n
DDR_CH0_CLK_PERIOD ADDRESS 0x0028 RW
DDR_CH0_CLK_PERIOD RESET_VALUE 0x00000000
	CLK_PERIOD_RESOLUTION BIT[28] RW  
	PERIOD BIT[16:0] RW  

DDR_CHn_PHY_CLK_SEL(n):(0)-(0) ARRAY 0x00000030+0x4*n
DDR_CH0_PHY_CLK_SEL ADDRESS 0x0030 RW
DDR_CH0_PHY_CLK_SEL RESET_VALUE 0x00000000
	SEL_2X BIT[0] RW  

DDR_CHn_LP_CLK_DIV_CFG(n):(0)-(0) ARRAY 0x00000050+0x4*n
DDR_CH0_LP_CLK_DIV_CFG ADDRESS 0x0050 RW
DDR_CH0_LP_CLK_DIV_CFG RESET_VALUE 0x00080000
	CLK_DIV_ENA BIT[31] RW  
	CORE_IDLE_HYST_COUNT BIT[23:16] RW  
	CLK_DIV_COUNT BIT[3:0] RW  

SCMOn_LOCAL_CGC_THRESHOLD(n):(0)-(0) ARRAY 0x00000100+0x4*n
SCMO0_LOCAL_CGC_THRESHOLD ADDRESS 0x0100 RW
SCMO0_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD_ENA BIT[28] RW  
	THRESHOLD_VAL BIT[7:0] RW  

DPEn_LOCAL_CGC_THRESHOLD(n):(0)-(0) ARRAY 0x00000140+0x4*n
DPE0_LOCAL_CGC_THRESHOLD ADDRESS 0x0140 RW
DPE0_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD_ENA BIT[28] RW  
	THRESHOLD_VAL BIT[7:0] RW  

MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD ADDRESS 0x0180 RW
MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD_ENA BIT[28] RW  
	THRESHOLD_VAL BIT[7:0] RW  

MPORTn_CLK_LOCAL_CGC_THRESHOLD(n):(0)-(3) ARRAY 0x000001C0+0x4*n
MPORT0_CLK_LOCAL_CGC_THRESHOLD ADDRESS 0x01C0 RW
MPORT0_CLK_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD_ENA BIT[28] RW  
	THRESHOLD_VAL BIT[7:0] RW  

SWAY_LOCAL_CGC_THRESHOLD ADDRESS 0x0200 RW
SWAY_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD_ENA BIT[28] RW  
	THRESHOLD_VAL BIT[7:0] RW  

SCMOn_CGC_CFG(n):(0)-(0) ARRAY 0x00000240+0x4*n
SCMO0_CGC_CFG ADDRESS 0x0240 RW
SCMO0_CGC_CFG RESET_VALUE 0x00000000
	CLK_DIS BIT[28] RW  
	THRESHOLD_ENA BIT[24] RW  
	THRESHOLD_VAL BIT[7:0] RW  

DPEn_CGC_CFG(n):(0)-(0) ARRAY 0x00000280+0x4*n
DPE0_CGC_CFG ADDRESS 0x0280 RW
DPE0_CGC_CFG RESET_VALUE 0x00000000
	CLK_DIS BIT[28] RW  
	THRESHOLD_ENA BIT[24] RW  
	THRESHOLD_VAL BIT[7:0] RW  

DDR_CHn_CAL_CFG_0(n):(0)-(0) ARRAY 0x00000400+0x4*n
DDR_CH0_CAL_CFG_0 ADDRESS 0x0400 RW
DDR_CH0_CAL_CFG_0 RESET_VALUE 0x00000000
	CAL_PERIODIC_ENA BIT[28] RW  
	CAL_PERIODIC_COUNT_VAL BIT[23:0] RW  

DDR_CHn_CAL_CFG_1(n):(0)-(0) ARRAY 0x00000410+0x4*n
DDR_CH0_CAL_CFG_1 ADDRESS 0x0410 RW
DDR_CH0_CAL_CFG_1 RESET_VALUE 0x00000000
	CAL_PERIODIC_EXTEND_CYCLES BIT[9:0] RW  

DDR_CHn_CAL_CFG_2(n):(0)-(0) ARRAY 0x00000420+0x4*n
DDR_CH0_CAL_CFG_2 ADDRESS 0x0420 RW
DDR_CH0_CAL_CFG_2 RESET_VALUE 0x00000000
	CAL_CLK_SWITCH_ENA BIT[28] RW  
	CAL_CLK_SWITCH_EXTEND_CYCLES BIT[9:0] RW  

DDR_CHn_CAL_CFG_3(n):(0)-(0) ARRAY 0x00000428+0x4*n
DDR_CH0_CAL_CFG_3 ADDRESS 0x0428 RW
DDR_CH0_CAL_CFG_3 RESET_VALUE 0x00000000
	CAL_CLK_COUNT_VAL BIT[9:0] RW  

DDR_CHn_SW_CAL_ENA(n):(0)-(0) ARRAY 0x00000430+0x4*n
DDR_CH0_SW_CAL_ENA ADDRESS 0x0430 RW
DDR_CH0_SW_CAL_ENA RESET_VALUE 0x00000000
	CAL_DDRCC_ENA BIT[2] RW  
	CAL_CAPHY_ENA BIT[1] RW  
	CAL_DQPHY_ENA BIT[0] RW  

DDR_CHn_SW_CLKEN_DDRCC(n):(0)-(0) ARRAY 0x00000438+0x4*n
DDR_CH0_SW_CLKEN_DDRCC ADDRESS 0x0438 RW
DDR_CH0_SW_CLKEN_DDRCC RESET_VALUE 0x00000000
	CLKEN_DDRCC_ENA BIT[28] RW  
	CLKEN_DDRCC_SET BIT[0] RW  

DDR_CHn_SW_CLKEN_CAPHY(n):(0)-(0) ARRAY 0x00000440+0x4*n
DDR_CH0_SW_CLKEN_CAPHY ADDRESS 0x0440 RW
DDR_CH0_SW_CLKEN_CAPHY RESET_VALUE 0x00000000
	CLKEN_CAPHY_ENA BIT[28] RW  
	CLKEN_CAPHY_SET BIT[0] RW  

DDR_CHn_SW_CLKEN_DQPHY(n):(0)-(0) ARRAY 0x00000448+0x4*n
DDR_CH0_SW_CLKEN_DQPHY ADDRESS 0x0448 RW
DDR_CH0_SW_CLKEN_DQPHY RESET_VALUE 0x00000000
	CLKEN_DQPHY_ENA BIT[28] RW  
	CLKEN_DQPHY_SET BIT[0] RW  

DDR_CHn_SW_CLK_READY_OVERRIDE(n):(0)-(0) ARRAY 0x00000450+0x4*n
DDR_CH0_SW_CLK_READY_OVERRIDE ADDRESS 0x0450 RW
DDR_CH0_SW_CLK_READY_OVERRIDE RESET_VALUE 0x00000000
	CLK_READY_ENA BIT[28] RW  
	CLK_READY_SET BIT[0] RW  

DDR_CHn_DDRCC_CLK_EXTEND(n):(0)-(0) ARRAY 0x00000460+0x4*n
DDR_CH0_DDRCC_CLK_EXTEND ADDRESS 0x0460 RW
DDR_CH0_DDRCC_CLK_EXTEND RESET_VALUE 0x00000000
	CYCLES BIT[7:0] RW  

DDR_CHn_CAPHY_CLK_EXTEND(n):(0)-(0) ARRAY 0x00000470+0x4*n
DDR_CH0_CAPHY_CLK_EXTEND ADDRESS 0x0470 RW
DDR_CH0_CAPHY_CLK_EXTEND RESET_VALUE 0x00000000
	CYCLES BIT[7:0] RW  

DDR_CHn_DQPHY_CLK_EXTEND(n):(0)-(0) ARRAY 0x00000480+0x4*n
DDR_CH0_DQPHY_CLK_EXTEND ADDRESS 0x0480 RW
DDR_CH0_DQPHY_CLK_EXTEND RESET_VALUE 0x00000000
	CYCLES BIT[7:0] RW  

DDR_CHn_PHY_PIPE_CLK_CTRL(n):(0)-(0) ARRAY 0x00000490+0x4*n
DDR_CH0_PHY_PIPE_CLK_CTRL ADDRESS 0x0490 RW
DDR_CH0_PHY_PIPE_CLK_CTRL RESET_VALUE 0x00000007
	DDRCC_PIPE_CG_EN BIT[2] RW  
	DQPHY_PIPE_CG_EN BIT[1] RW  
	CAPHY_PIPE_CG_EN BIT[0] RW  

DDR_CHn_PIPE_CGC_EN_EXTEND(n):(0)-(0) ARRAY 0x000004A0+0x4*n
DDR_CH0_PIPE_CGC_EN_EXTEND ADDRESS 0x04A0 RW
DDR_CH0_PIPE_CGC_EN_EXTEND RESET_VALUE 0x00000000
	DQPHY_PIPE_CGC_EN_EXTEND_CYCLES BIT[23:16] RW  
	CAPHY_PIPE_CGC_EN_EXTEND_CYCLES BIT[7:0] RW  

DDR_CHn_DQPHY_CLK_CTRL(n):(0)-(0) ARRAY 0x000004B0+0x4*n
DDR_CH0_DQPHY_CLK_CTRL ADDRESS 0x04B0 RW
DDR_CH0_DQPHY_CLK_CTRL RESET_VALUE 0x0000000C
	DQPHY_CG_EN_IN_CSPD BIT[3] RW  
	DQPHY_CG_EN_IN_SR BIT[2] RW  
	IOSTAGE_FORCE_CLK_ON BIT[1] RW  
	DQPHY_FORCE_CLK_ON BIT[0] RW  

DDR_CHn_DQPHY_CLK_STATUS(n):(0)-(0) ARRAY 0x000004C0+0x4*n
DDR_CH0_DQPHY_CLK_STATUS ADDRESS 0x04C0 R
DDR_CH0_DQPHY_CLK_STATUS RESET_VALUE 0x00001111
	PIPESTAGES_TIMER_EXPIRED BIT[12] R  
	CLK_OFF_HYS_TIMER_EXPIRED BIT[8] R  
	CLK_ON_HYS_TIMER_EXPIRED BIT[4] R  
	DQPHY_CLK_EN BIT[0] R  

DDR_CHn_PIPESTAGES_TIMER(n):(0)-(0) ARRAY 0x000004D0+0x4*n
DDR_CH0_PIPESTAGES_TIMER ADDRESS 0x04D0 RW
DDR_CH0_PIPESTAGES_TIMER RESET_VALUE 0x00000000
	PIPESTAGES_TIMER_VAL BIT[7:0] RW  

DDR_CHn_DQPHY_CLK_OFF_HYSTERESIS(n):(0)-(0) ARRAY 0x000004E0+0x4*n
DDR_CH0_DQPHY_CLK_OFF_HYSTERESIS ADDRESS 0x04E0 RW
DDR_CH0_DQPHY_CLK_OFF_HYSTERESIS RESET_VALUE 0x00000000
	DQPHY_CLK_OFF_HYSTERESIS_TIMER_VAL BIT[7:0] RW  

DDR_CHn_DQPHY_CLK_ON_HYSTERESIS_0(n):(0)-(0) ARRAY 0x000004F0+0x4*n
DDR_CH0_DQPHY_CLK_ON_HYSTERESIS_0 ADDRESS 0x04F0 RW
DDR_CH0_DQPHY_CLK_ON_HYSTERESIS_0 RESET_VALUE 0x00000000
	DQPHY_CLK_ON_HYSTERESIS_0_TIMER_VAL BIT[31:24] RW  
	DQPHY_CLK_ON_HYSTERESIS_0_THRESHOLD BIT[16:0] RW  

DDR_CHn_DQPHY_CLK_ON_HYSTERESIS_1(n):(0)-(0) ARRAY 0x00000500+0x4*n
DDR_CH0_DQPHY_CLK_ON_HYSTERESIS_1 ADDRESS 0x0500 RW
DDR_CH0_DQPHY_CLK_ON_HYSTERESIS_1 RESET_VALUE 0x00000000
	DQPHY_CLK_ON_HYSTERESIS_1_TIMER_VAL BIT[31:24] RW  
	DQPHY_CLK_ON_HYSTERESIS_1_THRESHOLD BIT[16:0] RW  

DDR_CHn_DQPHY_CLK_ON_HYSTERESIS_2(n):(0)-(0) ARRAY 0x00000510+0x4*n
DDR_CH0_DQPHY_CLK_ON_HYSTERESIS_2 ADDRESS 0x0510 RW
DDR_CH0_DQPHY_CLK_ON_HYSTERESIS_2 RESET_VALUE 0x00000000
	DQPHY_CLK_ON_HYSTERESIS_2_TIMER_VAL BIT[31:24] RW  

DFIn_LP_CFG(n):(0)-(0) ARRAY 0x00000600+0x4*n
DFI0_LP_CFG ADDRESS 0x0600 RW
DFI0_LP_CFG RESET_VALUE 0x00000000
	RFU BIT[15:12] RW  
	LP_ACK BIT[8] R  
	LP_REQ BIT[4] RW  
	LP_WAKEUP BIT[3:0] RW  

DDR_CHn_HFSC_CFG(n):(0)-(0) ARRAY 0x00000800+0x4*n
DDR_CH0_HFSC_CFG ADDRESS 0x0800 RW
DDR_CH0_HFSC_CFG RESET_VALUE 0x00000000
	DISABLE BIT[0] RW  

DDR_CHn_HFSC_STATUS(n):(0)-(0) ARRAY 0x00000810+0x4*n
DDR_CH0_HFSC_STATUS ADDRESS 0x0810 R NO_CSR_TEST
DDR_CH0_HFSC_STATUS RESET_VALUE 0x00000000
	BUSY BIT[0] R  

DDR_CHn_HFSC_STAGE1_CTRL(n):(0)-(0) ARRAY 0x00000820+0x4*n
DDR_CH0_HFSC_STAGE1_CTRL ADDRESS 0x0820 RW
DDR_CH0_HFSC_STAGE1_CTRL RESET_VALUE 0x00000000
	ACK BIT[4] R  
	REQ BIT[0] RW  

DDR_CHn_HFSC_STAGE2_CTRL(n):(0)-(0) ARRAY 0x00000830+0x4*n
DDR_CH0_HFSC_STAGE2_CTRL ADDRESS 0x0830 RW
DDR_CH0_HFSC_STAGE2_CTRL RESET_VALUE 0x00000000
	ACK BIT[4] R  
	REQ BIT[0] RW  

DDR_CHn_HFSC_STAGE1_HANDSHAKE_CTRL(n):(0)-(0) ARRAY 0x00000840+0x4*n
DDR_CH0_HFSC_STAGE1_HANDSHAKE_CTRL ADDRESS 0x0840 RW
DDR_CH0_HFSC_STAGE1_HANDSHAKE_CTRL RESET_VALUE 0x00000000
	STAGE1_HANDSHAKE_ENA BIT[0] RW  

DDR_CHn_HFSC_STAGE2_HANDSHAKE_CTRL(n):(0)-(0) ARRAY 0x00000850+0x4*n
DDR_CH0_HFSC_STAGE2_HANDSHAKE_CTRL ADDRESS 0x0850 RW
DDR_CH0_HFSC_STAGE2_HANDSHAKE_CTRL RESET_VALUE 0x00000000
	STAGE2_HANDSHAKE_ENA BIT[1:0] RW  

DDR_CHn_HFSPC_CFG(n):(0)-(0) ARRAY 0x000008A0+0x10*n
DDR_CH0_HFSPC_CFG ADDRESS 0x08A0 RW
DDR_CH0_HFSPC_CFG RESET_VALUE 0x80000000
	CG_EN BIT[31] RW  
	MSUC_VALUE BIT[23:16] RW  
	PSASC_VALUE BIT[7:0] RW  

DDR_CHn_HFSPC_STATUS(n):(0)-(0) ARRAY 0x000008A8+0x10*n
DDR_CH0_HFSPC_STATUS ADDRESS 0x08A8 R
DDR_CH0_HFSPC_STATUS RESET_VALUE 0x00010001
	MSUC_EXPIRED BIT[16] R  
	PSASC_EXPIRED BIT[0] R  

QOS_CTRL ADDRESS 0x0900 RW
QOS_CTRL RESET_VALUE 0x00000000
	QOS_AGGR_ENABLE BIT[0] RW  

QOS_CFG ADDRESS 0x0904 RW
QOS_CFG RESET_VALUE 0x00000100
	QOS_ASSIST_REQ_LEGACY_SEL BIT[10] RW  
	QOS_ASSIST_REQ_MODE BIT[9] RW  
	CGC_BYPASS BIT[8] RW  
	RFU_7 BIT[7] RW  
	DOWNTIME_REQ_MAX_SKEW BIT[6:4] RW  
	RFU_3 BIT[3] RW  
	MSTR_DANGER_MAX_SKEW BIT[2:0] RW  

QOS_TIMEOUT_CNT_LOW_URGENCY ADDRESS 0x0908 RW
QOS_TIMEOUT_CNT_LOW_URGENCY RESET_VALUE 0x00000000
	POST_STALL_TIMEOUT_CNT_LO_URG BIT[31:16] RW  
	PRE_STALL_TIMEOUT_CNT_LO_URG BIT[15:0] RW  

QOS_TIMEOUT_CNT_HIGH_URGENCY ADDRESS 0x090C RW
QOS_TIMEOUT_CNT_HIGH_URGENCY RESET_VALUE 0x00000000
	POST_STALL_TIMEOUT_CNT_HI_URG BIT[31:16] RW  
	PRE_STALL_TIMEOUT_CNT_HI_URG BIT[15:0] RW  

QOS_STATUS ADDRESS 0x0910 R NO_CSR_TEST
QOS_STATUS RESET_VALUE 0x00000000
	PRE_STALL_TIMEOUT BIT[3:0] R  

QOS_STATUS_CLR ADDRESS 0x0914 W NO_CSR_TEST
QOS_STATUS_CLR RESET_VALUE 0x00000000
	PRE_STALL_TIMEOUT_CLR BIT[3:0] W  

QOS_TIMER_RATE_CFG ADDRESS 0x0980 RW
QOS_TIMER_RATE_CFG RESET_VALUE 0x00000000
	FORCE_TIMER_CORE_CLK_RATE BIT[0] RW  

QOS_DOWNTIME_HANDSHAKE_CFG_n(n):(0)-(3) ARRAY 0x000009A0+0x4*n
QOS_DOWNTIME_HANDSHAKE_CFG_0 ADDRESS 0x09A0 RW
QOS_DOWNTIME_HANDSHAKE_CFG_0 RESET_VALUE 0x00000001
	POST_WDW_TERM_BY_SAFE BIT[12] RW  
	POST_PRE_WDW_OVERLAP_PRIORITY BIT[8] RW  
	POST_POST_WDW_OVERLAP_PRIORITY BIT[5:4] RW  
	DT_HANDSHAKE_ENABLE BIT[0] RW  

QOS_FREQ_BAND_BNDRY_n(n):(0)-(2) ARRAY 0x000009C0+0x4*n
QOS_FREQ_BAND_BNDRY_0 ADDRESS 0x09C0 RW
QOS_FREQ_BAND_BNDRY_0 RESET_VALUE 0x00000000
	FREQ_BAND_BNDRY BIT[16:0] RW  

QOS_PROFILING_SIGNALS_SEL ADDRESS 0x09D8 RW
QOS_PROFILING_SIGNALS_SEL RESET_VALUE 0x00000000
	STM_PROFILING_SIGNALS_SEL BIT[2:0] RW  

QOS_ASSIST_REQ_THRESHOLD_1 ADDRESS 0x09E0 RW
QOS_ASSIST_REQ_THRESHOLD_1 RESET_VALUE 0xB8000111
	AGG_BOOLEAN_FUNCTION BIT[31:16] RW  
	THRES_FREQ_EQ BIT[15] RW  
	THRES_FREQ BIT[14:12] RW  
	THRES_DANGER_EQ BIT[11] RW  
	THRES_DANGER BIT[10:8] RW  
	THRES_SAFE_REQ_EQ BIT[7] RW  
	THRES_SAFE_REQ BIT[6:4] RW  
	THRES_URGENT_REQ_EQ BIT[3] RW  
	THRES_URGENT_REQ BIT[1:0] RW  

QOS_ASSIST_REQ_THRESHOLD_2 ADDRESS 0x09E4 RW
QOS_ASSIST_REQ_THRESHOLD_2 RESET_VALUE 0x30000210
	AGG_BOOLEAN_FUNCTION BIT[31:16] RW  
	THRES_FREQ_EQ BIT[15] RW  
	THRES_FREQ BIT[14:12] RW  
	THRES_DANGER_EQ BIT[11] RW  
	THRES_DANGER BIT[10:8] RW  
	THRES_SAFE_REQ_EQ BIT[7] RW  
	THRES_SAFE_REQ BIT[6:4] RW  
	THRES_URGENT_REQ_EQ BIT[3] RW  
	THRES_URGENT_REQ BIT[1:0] RW  

QOS_ASSIST_REQ_THRESHOLD_3 ADDRESS 0x09E8 RW
QOS_ASSIST_REQ_THRESHOLD_3 RESET_VALUE 0x30000310
	AGG_BOOLEAN_FUNCTION BIT[31:16] RW  
	THRES_FREQ_EQ BIT[15] RW  
	THRES_FREQ BIT[14:12] RW  
	THRES_DANGER_EQ BIT[11] RW  
	THRES_DANGER BIT[10:8] RW  
	THRES_SAFE_REQ_EQ BIT[7] RW  
	THRES_SAFE_REQ BIT[6:4] RW  
	THRES_URGENT_REQ_EQ BIT[3] RW  
	THRES_URGENT_REQ BIT[1:0] RW  

QOS_ASSIST_REQ_THRESHOLD_4 ADDRESS 0x09EC RW
QOS_ASSIST_REQ_THRESHOLD_4 RESET_VALUE 0x80000030
	AGG_BOOLEAN_FUNCTION BIT[31:16] RW  
	THRES_FREQ_EQ BIT[15] RW  
	THRES_FREQ BIT[14:12] RW  
	THRES_DANGER_EQ BIT[11] RW  
	THRES_DANGER BIT[10:8] RW  
	THRES_SAFE_REQ_EQ BIT[7] RW  
	THRES_SAFE_REQ BIT[6:4] RW  
	THRES_URGENT_REQ_EQ BIT[3] RW  
	THRES_URGENT_REQ BIT[1:0] RW  

QOS_ASSIST_REQ_THRESHOLD_5 ADDRESS 0x09F0 RW
QOS_ASSIST_REQ_THRESHOLD_5 RESET_VALUE 0x80000031
	AGG_BOOLEAN_FUNCTION BIT[31:16] RW  
	THRES_FREQ_EQ BIT[15] RW  
	THRES_FREQ BIT[14:12] RW  
	THRES_DANGER_EQ BIT[11] RW  
	THRES_DANGER BIT[10:8] RW  
	THRES_SAFE_REQ_EQ BIT[7] RW  
	THRES_SAFE_REQ BIT[6:4] RW  
	THRES_URGENT_REQ_EQ BIT[3] RW  
	THRES_URGENT_REQ BIT[1:0] RW  

QOS_ASSIST_REQ_THRESHOLD_6 ADDRESS 0x09F4 RW
QOS_ASSIST_REQ_THRESHOLD_6 RESET_VALUE 0x00000000
	AGG_BOOLEAN_FUNCTION BIT[31:16] RW  
	THRES_FREQ_EQ BIT[15] RW  
	THRES_FREQ BIT[14:12] RW  
	THRES_DANGER_EQ BIT[11] RW  
	THRES_DANGER BIT[10:8] RW  
	THRES_SAFE_REQ_EQ BIT[7] RW  
	THRES_SAFE_REQ BIT[6:4] RW  
	THRES_URGENT_REQ_EQ BIT[3] RW  
	THRES_URGENT_REQ BIT[1:0] RW  

QOS_ASSIST_REQ_THRESHOLD_7 ADDRESS 0x09F8 RW
QOS_ASSIST_REQ_THRESHOLD_7 RESET_VALUE 0x00000000
	AGG_BOOLEAN_FUNCTION BIT[31:16] RW  
	THRES_FREQ_EQ BIT[15] RW  
	THRES_FREQ BIT[14:12] RW  
	THRES_DANGER_EQ BIT[11] RW  
	THRES_DANGER BIT[10:8] RW  
	THRES_SAFE_REQ_EQ BIT[7] RW  
	THRES_SAFE_REQ BIT[6:4] RW  
	THRES_URGENT_REQ_EQ BIT[3] RW  
	THRES_URGENT_REQ BIT[1:0] RW  

QOS_DT_REQ_SRC_SEL ADDRESS 0x0A00 RW
QOS_DT_REQ_SRC_SEL RESET_VALUE 0x00000000
	DT_REQ_SRC_SEL_4 BIT[16] RW  
	DT_REQ_SRC_SEL_3 BIT[12] RW  
	DT_REQ_SRC_SEL_2 BIT[8] RW  
	DT_REQ_SRC_SEL_1 BIT[4] RW  
	DT_REQ_SRC_SEL_0 BIT[0] RW  

QOS_DT_REQ_SRC_SW ADDRESS 0x0A04 RW
QOS_DT_REQ_SRC_SW RESET_VALUE 0x00000000
	SW_DT_REQ_0 BIT[3] RW  
	SW_DT_URGENCY_0 BIT[0] RW  

QOS_DT_REQ_SRC_DBG ADDRESS 0x0A08 RW
QOS_DT_REQ_SRC_DBG RESET_VALUE 0x00000000
	DBG_DT_REQ_4 BIT[19] RW  
	DBG_DT_URGENCY_4 BIT[16] RW  
	DBG_DT_REQ_3 BIT[15] RW  
	DBG_DT_URGENCY_3 BIT[12] RW  
	DBG_DT_REQ_2 BIT[11] RW  
	DBG_DT_URGENCY_2 BIT[8] RW  
	DBG_DT_REQ_1 BIT[7] RW  
	DBG_DT_URGENCY_1 BIT[4] RW  
	DBG_DT_REQ_0 BIT[3] RW  
	DBG_DT_URGENCY_0 BIT[0] RW  

QOS_DT_ACK_SRC_SEL ADDRESS 0x0A0C RW
QOS_DT_ACK_SRC_SEL RESET_VALUE 0x00000000
	DT_ACK_SRC_SEL_3 BIT[12] RW  
	DT_ACK_SRC_SEL_2 BIT[8] RW  
	DT_ACK_SRC_SEL_1 BIT[4] RW  
	DT_ACK_SRC_SEL_0 BIT[0] RW  

QOS_DT_ACK_SRC_DBG ADDRESS 0x0A10 RW
QOS_DT_ACK_SRC_DBG RESET_VALUE 0x00000000
	DBG_DT_ACK_3 BIT[12] RW  
	DBG_DT_ACK_2 BIT[8] RW  
	DBG_DT_ACK_1 BIT[4] RW  
	DBG_DT_ACK_0 BIT[0] RW  

QOS_DANGER_SAFE_SRC_SEL ADDRESS 0x0A14 RW
QOS_DANGER_SAFE_SRC_SEL RESET_VALUE 0x00000000
	SAFE_SRC_SEL_7 BIT[29] RW  
	DANGER_SRC_SEL_7 BIT[28] RW  
	SAFE_SRC_SEL_6 BIT[25] RW  
	DANGER_SRC_SEL_6 BIT[24] RW  
	SAFE_SRC_SEL_5 BIT[21] RW  
	DANGER_SRC_SEL_5 BIT[20] RW  
	SAFE_SRC_SEL_4 BIT[17] RW  
	DANGER_SRC_SEL_4 BIT[16] RW  
	SAFE_SRC_SEL_3 BIT[13] RW  
	DANGER_SRC_SEL_3 BIT[12] RW  
	SAFE_SRC_SEL_2 BIT[9] RW  
	DANGER_SRC_SEL_2 BIT[8] RW  
	SAFE_SRC_SEL_1 BIT[5] RW  
	DANGER_SRC_SEL_1 BIT[4] RW  
	SAFE_SRC_SEL_0 BIT[1] RW  
	DANGER_SRC_SEL_0 BIT[0] RW  

QOS_DANGER_SAFE_SRC_SW ADDRESS 0x0A18 RW
QOS_DANGER_SAFE_SRC_SW RESET_VALUE 0x00000008
	SW_SAFE BIT[3] RW  
	SW_DANGER BIT[1:0] RW  

QOS_DANGER_SAFE_SRC_DBG ADDRESS 0x0A1C RW
QOS_DANGER_SAFE_SRC_DBG RESET_VALUE 0x00000000
	DBG_SAFE_7 BIT[31] RW  
	DBG_DANGER_7 BIT[29:28] RW  
	DBG_SAFE_6 BIT[27] RW  
	DBG_DANGER_6 BIT[25:24] RW  
	DBG_SAFE_5 BIT[23] RW  
	DBG_DANGER_5 BIT[21:20] RW  
	DBG_SAFE_4 BIT[19] RW  
	DBG_DANGER_4 BIT[17:16] RW  
	DBG_SAFE_3 BIT[15] RW  
	DBG_DANGER_3 BIT[13:12] RW  
	DBG_SAFE_2 BIT[11] RW  
	DBG_DANGER_2 BIT[9:8] RW  
	DBG_SAFE_1 BIT[7] RW  
	DBG_DANGER_1 BIT[5:4] RW  
	DBG_SAFE_0 BIT[3] RW  
	DBG_DANGER_0 BIT[1:0] RW  

QOS_ASSIST_REQ_SRC_SEL ADDRESS 0x0A20 RW
QOS_ASSIST_REQ_SRC_SEL RESET_VALUE 0x00000000
	ASSIST_REQ_SRC_SEL BIT[0] RW  

QOS_ASSIST_REQ_SRC_DBG ADDRESS 0x0A28 RW
QOS_ASSIST_REQ_SRC_DBG RESET_VALUE 0x00000000
	DBG_ASSIST_REQ BIT[2:0] RW  

QOS_DDRCLK_PERIOD_SRC_SEL ADDRESS 0x0B00 RW
QOS_DDRCLK_PERIOD_SRC_SEL RESET_VALUE 0x00000000
	DDRCLK_PERIOD_SRC_SEL BIT[0] RW  

QOS_DDRCLK_PERIOD_SRC_DBG ADDRESS 0x0B04 RW
QOS_DDRCLK_PERIOD_SRC_DBG RESET_VALUE 0x00000000
	DBG_DDRCLK_PERIOD BIT[16:0] RW  

QOS_DT_HANDSHAKE_EN_EFFECTIVE ADDRESS 0x0D00 R NO_CSR_TEST
QOS_DT_HANDSHAKE_EN_EFFECTIVE RESET_VALUE 0x00000000
	DT_HANDSHAKE_EN_EFFECTIVE_3 BIT[3] R  
	DT_HANDSHAKE_EN_EFFECTIVE_2 BIT[2] R  
	DT_HANDSHAKE_EN_EFFECTIVE_1 BIT[1] R  
	DT_HANDSHAKE_EN_EFFECTIVE_0 BIT[0] R  

QOS_CURRENT_DOWNTIME_STATUS ADDRESS 0x0D04 R NO_CSR_TEST
QOS_CURRENT_DOWNTIME_STATUS RESET_VALUE 0x00000000
	DOWNTIME_REQ_4 BIT[19] R  
	DOWNTIME_REQ_3 BIT[15] R  
	DOWNTIME_ACK_3 BIT[14] R  
	PRE_STALL_WDW_3 BIT[13] R  
	POST_STALL_WDW_3 BIT[12] R  
	DOWNTIME_REQ_2 BIT[11] R  
	DOWNTIME_ACK_2 BIT[10] R  
	PRE_STALL_WDW_2 BIT[9] R  
	POST_STALL_WDW_2 BIT[8] R  
	DOWNTIME_REQ_1 BIT[7] R  
	DOWNTIME_ACK_1 BIT[6] R  
	PRE_STALL_WDW_1 BIT[5] R  
	POST_STALL_WDW_1 BIT[4] R  
	DOWNTIME_REQ_0 BIT[3] R  
	DOWNTIME_ACK_0 BIT[2] R  
	PRE_STALL_WDW_0 BIT[1] R  
	POST_STALL_WDW_0 BIT[0] R  

QOS_CURRENT_DDRCLK_PERIOD ADDRESS 0x0D08 R NO_CSR_TEST
QOS_CURRENT_DDRCLK_PERIOD RESET_VALUE 0x00000000
	DDRCLK_PERIOD BIT[16:0] R  

QOS_CURRENT_DANGER_SAFE ADDRESS 0x0D0C R NO_CSR_TEST
QOS_CURRENT_DANGER_SAFE RESET_VALUE 0x00000000
	SAFE_7 BIT[31] R  
	DANGER_7 BIT[29:28] R  
	SAFE_6 BIT[27] R  
	DANGER_6 BIT[25:24] R  
	SAFE_5 BIT[23] R  
	DANGER_5 BIT[21:20] R  
	SAFE_4 BIT[19] R  
	DANGER_4 BIT[17:16] R  
	SAFE_3 BIT[15] R  
	DANGER_3 BIT[13:12] R  
	SAFE_2 BIT[11] R  
	DANGER_2 BIT[9:8] R  
	SAFE_1 BIT[7] R  
	DANGER_1 BIT[5:4] R  
	SAFE_0 BIT[3] R  
	DANGER_0 BIT[1:0] R  

QOS_CURRENT_ASSIST_REQ ADDRESS 0x0E00 R NO_CSR_TEST
QOS_CURRENT_ASSIST_REQ RESET_VALUE 0x00000000
	ASSIST_REQ BIT[2:0] R  

QOS_POST_STALL_TIMEOUT ADDRESS 0x0E04 R NO_CSR_TEST
QOS_POST_STALL_TIMEOUT RESET_VALUE 0x00000000
	POST_STALL_TIMEOUT_3 BIT[3] R  
	POST_STALL_TIMEOUT_2 BIT[2] R  
	POST_STALL_TIMEOUT_1 BIT[1] R  
	POST_STALL_TIMEOUT_0 BIT[0] R  

QOS_POST_STALL_TIMEOUT_CLR ADDRESS 0x0E08 W NO_CSR_TEST
QOS_POST_STALL_TIMEOUT_CLR RESET_VALUE 0x00000000
	POST_STALL_TIMEOUT_3_CLR BIT[3] W  
	POST_STALL_TIMEOUT_2_CLR BIT[2] W  
	POST_STALL_TIMEOUT_1_CLR BIT[1] W  
	POST_STALL_TIMEOUT_0_CLR BIT[0] W  

QOS_RESERVE ADDRESS 0x0FF0 RW
QOS_RESERVE RESET_VALUE 0x00000000
	QOS_RESERVED_BITS BIT[7:0] RW  

QOS_FSSH_CTRL ADDRESS 0x0920 RW
QOS_FSSH_CTRL RESET_VALUE 0x00000001
	FSSH_DISABLE BIT[0] RW  

QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0 ADDRESS 0x0930 RW
QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0 RESET_VALUE 0x000009C4
	THRESHOLD_PERIOD BIT[16:0] RW  

QOS_FSSH_URGENCY_SEL ADDRESS 0x0940 RW
QOS_FSSH_URGENCY_SEL RESET_VALUE 0x00000000
	DIFF_BAND_URGENCY BIT[4] RW  
	SAME_BAND_URGENCY BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_DTE (level 2)
----------------------------------------------------------------------------------------
bimc_dte MODULE OFFSET=BIMC+0x00006000 MAX=BIMC+0x0000605B APRE=BIMC_DTE_ SPRE=BIMC_DTE_

HW_INFO ADDRESS 0x0000 R NO_DOC
HW_INFO RESET_VALUE 0x02010000
	MAJOR_REVISION BIT[31:24] R  
	BRANCH_REVISION BIT[23:16] R  
	MINOR_REVISION BIT[15:8] R  
	ECO_REVISION BIT[7:0] R  

GLOBAL_CNTL ADDRESS 0x0004 RW NO_DOC NO_CSR_TEST
GLOBAL_CNTL RESET_VALUE 0x00000000
	TARGET_DDR_CHANNEL BIT[2] RW  
		DDR_CHANNEL_0 VALUE 0x0
		DDR_CHANNEL_1 VALUE 0x1
	TARGET_DOMAIN BIT[1] RW  
		REGISTERS_IN_DDR_DOMAIN VALUE 0x0
		REGISTERS_IN_QSB_DOMAIN VALUE 0x1
	TEST_EN BIT[0] RW  
		DISABLE_DTE VALUE 0x0
		ENABLE_DTE VALUE 0x1

PROGRAM_CNTL ADDRESS 0x000C RW NO_DOC
PROGRAM_CNTL RESET_VALUE 0x00000000
	LOAD_ADDR BIT[17] RW  
		NO_ACTION VALUE 0x0
		LOAD_PROGRAM_COUNTER VALUE 0x1
	GO BIT[16] RW  
		STOP_EXECUTING_THE_CURRENT_RUNNING_TEST_PROGRAM VALUE 0x0
		CONTINUE_EXECUTING_A_TEST_PROGRAM_FROM_CURRENT_LOCATION VALUE 0x1
	START_ADDR BIT[15:0] RW  

REG_CNTL ADDRESS 0x0010 RW NO_DOC
REG_CNTL RESET_VALUE 0x00000000
	MODE BIT[24:20] RW  
	SET_MODE BIT[18] RW  
		NO_SET_MODE VALUE 0x0
		SET_MODE VALUE 0x1
	RD BIT[17] RW  
		NO_READ VALUE 0x0
		READ VALUE 0x1
	WR BIT[16] RW  
		NO_WRITE VALUE 0x0
		WRITE VALUE 0x1
	REG_LIST BIT[15:0] RW  

REG_DATA ADDRESS 0x0014 RW NO_DOC
REG_DATA RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

TEST_STATUS_DDR ADDRESS 0x0020 R NO_DOC NO_CSR_TEST
TEST_STATUS_DDR RESET_VALUE 0x0000003F
	GPIO_OUT BIT[31:30] R  
	DMA_IN_PROGRESS BIT[15] R  
		DMA_ENGINE_IS_NOT_RUNNING VALUE 0x0
		DMA_ENGINE_IS_RUNNING VALUE 0x1
	PROGRAM_FINISHED BIT[14] R  
		PROGRAM_IN_NOT_FINISHED VALUE 0x0
		PROGRAM_IS_FINISHED VALUE 0x1
	GPIO_IN1 BIT[13] R  
		CURRENT_VALUE_OF_GPIO_INPUT_1_IS_0 VALUE 0x0
		CURRENT_VALUE_OF_GPIO_INPUT_1_IS_1 VALUE 0x1
	GPIO_IN0 BIT[12] R  
		CURRENT_VALUE_OF_GPIO_INPUT_0_IS_0 VALUE 0x0
		CURRENT_VALUE_OF_GPIO_INPUT_0_IS_1 VALUE 0x1
	TGR_EQUAL_MRD_MWD BIT[5] R  
		CONTENT_OF_TGR_MRD0_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD0_OR_CONTENT_OF_TGR_MRD1_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD1_OR_CONTENT_OF_TGR_MRD2_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD2_OR_CONTENT_OF_TGR_MRD3_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD3 VALUE 0x0
		CONTENT_OF_TGR_MRD0_EQUALS_TO_CONTENT_OF_TGR_MWD0_AND_CONTENT_OF_TGR_MRD1_EQUALS_TO_CONTENT_OF_TGR_MWD1_AND_CONTENT_OF_TGR_MRD2_EQUALS_TO_CONTENT_OF_TGR_MWD2_AND_CONTENT_OF_TGR_MRD3_EQUALS_TO_CONTENT_OF_TGR_MWD3 VALUE 0x1
	TGR_EQUAL_MIA BIT[4] R  
		CONTENTS_OF_TGR_MIA0_NOT_EQUAL_TO_TGR_MIA1 VALUE 0x0
		CONTENTS_OF_TGR_MIA0_EQUALS_TO_TGR_MIA1 VALUE 0x1
	TGR_IS_ZERO_MIA1 BIT[3] R  
		CONTENTS_OF_TGR_MIA1_IS_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_MIA1_IS_ZERO VALUE 0x1
	TGR_IS_ZERO_MIA0 BIT[2] R  
		CONTENTS_OF_TGR_MIA0_IS_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_MIA0_IS_ZERO VALUE 0x1
	TGR_IS_ZERO_MIC BIT[1] R  
		CONTENTS_OF_TGR_MIC_IS_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_MIC_IS_ZERO VALUE 0x1
	TGR_IS_ZERO_MRD BIT[0] R  
		CONTENTS_OF_TGR_MRD0_OR_TGR_MRD1OR_TGR_MRD2_OR_TGR_MRD3_ARE_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_MRD0_AND_TGR_MRD1_AND_TGR_MRD2_AND_TGR_MRD3_ARE_ZERO VALUE 0x1

TEST_STATUS_QSB ADDRESS 0x0024 R NO_DOC NO_CSR_TEST
TEST_STATUS_QSB RESET_VALUE 0x0000003F
	GPIO_OUT BIT[31:30] R  
	DMA_IN_PROGRESS BIT[15] R  
		DMA_ENGINE_IS_NOT_RUNNING VALUE 0x0
		DMA_ENGINE_IS_RUNNING VALUE 0x1
	PROGRAM_FINISHED BIT[14] R  
		PROGRAM_IN_NOT_FINISHED VALUE 0x0
		PROGRAM_IS_FINISHED VALUE 0x1
	GPIO_IN1 BIT[13] R  
		CURRENT_VALUE_OF_GPIO_INPUT_1_IS_0 VALUE 0x0
		CURRENT_VALUE_OF_GPIO_INPUT_1_IS_1 VALUE 0x1
	GPIO_IN0 BIT[12] R  
		CURRENT_VALUE_OF_GPIO_INPUT_0_IS_0 VALUE 0x0
		CURRENT_VALUE_OF_GPIO_INPUT_0_IS_1 VALUE 0x1
	QSB_RRESP BIT[11:10] R  
	QSB_BRESP BIT[9:8] R  
	QTG_WDATA_DONE BIT[7] R  
		CURRENT_QSB_WRITE_DATA_HAS_BEEN_SENT VALUE 0x0
		CURRENT_QSB_WRITE_DATA_IS_STILL_BEING_SENT VALUE 0x1
	QTG_CMD_DONE BIT[6] R  
		CURRENT_COMMAND_IS_FINISHED VALUE 0x0
		CURRENT_COMMAND_IS_STILL_BEING_EXECUTED VALUE 0x1
	TGR_EQUAL_QRD_QWD BIT[5] R  
		CONTENT_OF_TGR_QRD0_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD0_OR_CONTENT_OF_TGR_QRD1_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD1_OR_CONTENT_OF_TGR_QRD2_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD2_OR_CONTENT_OF_TGR_QRD3_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD3 VALUE 0x0
		CONTENT_OF_TGR_QRD0_EQUALS_TO_CONTENT_OF_TGR_QWD0_AND_CONTENT_OF_TGR_QRD1_EQUALS_TO_CONTENT_OF_TGR_QWD1_AND_CONTENT_OF_TGR_QRD2_EQUALS_TO_CONTENT_OF_TGR_QWD2_AND_CONTENT_OF_TGR_QRD3_EQUALS_TO_CONTENT_OF_TGR_QWD3 VALUE 0x1
	TGR_EQUAL_QIA BIT[4] R  
		CONTENTS_OF_TGR_QIA0_NOT_EQUAL_TO_TGR_QIA1 VALUE 0x0
		CONTENTS_OF_TGR_QIA0_EQUALS_TO_TGR_QIA1 VALUE 0x1
	TGR_IS_ZERO_QIA1 BIT[3] R  
		CONTENTS_OF_TGR_QIA1_IS_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_QIA1_IS_ZERO VALUE 0x1
	TGR_IS_ZERO_QIA0 BIT[2] R  
		CONTENTS_OF_TGR_QIA0_IS_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_QIA0_IS_ZERO VALUE 0x1
	TGR_IS_ZERO_QIC BIT[1] R  
		CONTENTS_OF_TGR_QIC_IS_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_QIC_IS_ZERO VALUE 0x1
	TGR_IS_ZERO_QRD BIT[0] R  
		CONTENTS_OF_TGR_QRD0_OR_TGR_QRD1_OR_TGR_QRD2_OR_TGR_QRD3_ARE_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_QRD0_AND_TGR_QRD1_AND_TGR_QRD2_AND_TGR_QRD3_ARE_ZERO VALUE 0x1

TEST_MEM_CNTL ADDRESS 0x0030 RW NO_DOC
TEST_MEM_CNTL RESET_VALUE 0x00000000
	AUTO_ADDR_INC BIT[18] RW  
		REGULAR_MEMORY_ACCESS_MODE VALUE 0x0
		AUTO_ADDRESS_INCREMENTING_MODE VALUE 0x1
	WR BIT[17] RW  
		NO_WRITE VALUE 0x0
		WRITE VALUE 0x1
	RD BIT[16] RW  
		NO_READ VALUE 0x0
		READ VALUE 0x1
	ADDR BIT[15:0] RW  

TEST_MEM_DATA_0 ADDRESS 0x0038 RW NO_DOC
TEST_MEM_DATA_0 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

TEST_MEM_DATA_1 ADDRESS 0x003C RW NO_DOC
TEST_MEM_DATA_1 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.GLOBAL1 (level 2)
----------------------------------------------------------------------------------------
global1 MODULE OFFSET=BIMC+0x00001000 MAX=BIMC+0x00001FFF APRE=BIMC_ SPRE=BIMC_

BRIC_GLOBAL1_COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
BRIC_GLOBAL1_COMPONENT_INFO RESET_VALUE 0x00000101
	SUB_TYPE BIT[15:8] R  
		GLOBAL1 VALUE 0x01
	TYPE BIT[7:0] R  
		GLOBAL VALUE 0x01

BRIC_HW_INFO ADDRESS 0x0010 R NO_DOC
BRIC_HW_INFO RESET_VALUE 0x0104030B
	MAJOR BIT[31:24] R  
	BRANCH BIT[23:16] R  
	MINOR BIT[15:8] R  
	ECO BIT[7:0] R  

BRIC_HW_VERSION ADDRESS 0x0014 R NO_DOC
BRIC_HW_VERSION RESET_VALUE 0x0104030B
	MAJOR BIT[31:24] R  
	BRANCH BIT[23:16] R  
	MINOR BIT[15:8] R  
	ECO BIT[7:0] R  

BRIC_CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_DOC
BRIC_CONFIGURATION_INFO_0 RESET_VALUE 0x20020304
	ADDR_WIDTH BIT[31:24] R  
	BUSID BIT[23:16] R  
	NUM_SWAYS BIT[15:8] R  
	NUM_MPORTS BIT[7:0] R  

BRIC_CONFIGURATION_INFO_1 ADDRESS 0x0030 R NO_DOC NO_CSR_TEST
BRIC_CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	DATA_WIDTH BIT[31:16] R  
	TID_WIDTH BIT[15:8] R  
	MID_WIDTH BIT[7:0] R  

BRIC_CONFIGURATION_INFO_2A ADDRESS 0x0040 R NO_DOC
BRIC_CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
	CFG_ADDR_BASE_GLOBAL BIT[31:0] R  

BRIC_CONFIGURATION_INFO_2B ADDRESS 0x0044 R NO_DOC
BRIC_CONFIGURATION_INFO_2B RESET_VALUE 0x00008000
	CFG_ADDR_BASE_MPORTS BIT[31:0] R  

BRIC_CONFIGURATION_INFO_2C ADDRESS 0x0048 R NO_DOC
BRIC_CONFIGURATION_INFO_2C RESET_VALUE 0x00030000
	CFG_ADDR_BASE_SWAYS BIT[31:0] R  

BRIC_CONFIGURATION_INFO_2D ADDRESS 0x004C R NO_DOC
BRIC_CONFIGURATION_INFO_2D RESET_VALUE 0x00010304
	CFG_NUM_SWAYS_LARGE BIT[23:16] R  
	CFG_NUM_SWAYS BIT[15:8] R  
	CFG_NUM_MPORTS BIT[7:0] R  

BRIC_INTERRUPT_0_STATUS_0 ADDRESS 0x0100 R
BRIC_INTERRUPT_0_STATUS_0 RESET_VALUE 0x00000000
	MPORT BIT[3:0] R  

BRIC_INTERRUPT_0_CLEAR_0 ADDRESS 0x0108 W
BRIC_INTERRUPT_0_CLEAR_0 RESET_VALUE 0x00000000
	MPORT BIT[3:0] W  

BRIC_INTERRUPT_0_ENABLE_0 ADDRESS 0x010C RW
BRIC_INTERRUPT_0_ENABLE_0 RESET_VALUE 0x00000000
	MPORT BIT[3:0] RW  

BRIC_INTERRUPT_0_STATUS_1 ADDRESS 0x0110 R
BRIC_INTERRUPT_0_STATUS_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0] R  

BRIC_INTERRUPT_0_CLEAR_1 ADDRESS 0x0118 W
BRIC_INTERRUPT_0_CLEAR_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0] W  

BRIC_INTERRUPT_0_ENABLE_1 ADDRESS 0x011C RW
BRIC_INTERRUPT_0_ENABLE_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0] RW  

BRIC_INTERRUPT_0_STATUS_2 ADDRESS 0x0120 R
BRIC_INTERRUPT_0_STATUS_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0] R  

BRIC_INTERRUPT_0_CLEAR_2 ADDRESS 0x0128 W
BRIC_INTERRUPT_0_CLEAR_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0] W  

BRIC_INTERRUPT_0_ENABLE_2 ADDRESS 0x012C RW
BRIC_INTERRUPT_0_ENABLE_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0] RW  

BRIC_INTERRUPT_0_STATUS_3 ADDRESS 0x0130 R
BRIC_INTERRUPT_0_STATUS_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0] R  

BRIC_INTERRUPT_0_CLEAR_3 ADDRESS 0x0138 W
BRIC_INTERRUPT_0_CLEAR_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0] W  

BRIC_INTERRUPT_0_ENABLE_3 ADDRESS 0x013C RW
BRIC_INTERRUPT_0_ENABLE_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0] RW  

BRIC_INTERRUPT_0_STATUS_4 ADDRESS 0x0140 R
BRIC_INTERRUPT_0_STATUS_4 RESET_VALUE 0x00000000
	ARB BIT[2:0] R  

BRIC_INTERRUPT_0_CLEAR_4 ADDRESS 0x0148 W
BRIC_INTERRUPT_0_CLEAR_4 RESET_VALUE 0x00000000
	ARB BIT[2:0] W  

BRIC_INTERRUPT_0_ENABLE_4 ADDRESS 0x014C RW
BRIC_INTERRUPT_0_ENABLE_4 RESET_VALUE 0x00000000
	ARB BIT[2:0] RW  

BRIC_INTERRUPT_2_STATUS_0 ADDRESS 0x0180 R
BRIC_INTERRUPT_2_STATUS_0 RESET_VALUE 0x00000000
	MPORT BIT[3:0] R  

BRIC_INTERRUPT_2_CLEAR_0 ADDRESS 0x0188 W
BRIC_INTERRUPT_2_CLEAR_0 RESET_VALUE 0x00000000
	MPORT BIT[3:0] W  

BRIC_INTERRUPT_2_ENABLE_0 ADDRESS 0x018C RW
BRIC_INTERRUPT_2_ENABLE_0 RESET_VALUE 0x00000000
	MPORT BIT[3:0] RW  

BRIC_INTERRUPT_2_STATUS_1 ADDRESS 0x0190 R
BRIC_INTERRUPT_2_STATUS_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0] R  

BRIC_INTERRUPT_2_CLEAR_1 ADDRESS 0x0198 W
BRIC_INTERRUPT_2_CLEAR_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0] W  

BRIC_INTERRUPT_2_ENABLE_1 ADDRESS 0x019C RW
BRIC_INTERRUPT_2_ENABLE_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0] RW  

BRIC_INTERRUPT_2_STATUS_2 ADDRESS 0x01A0 R
BRIC_INTERRUPT_2_STATUS_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0] R  

BRIC_INTERRUPT_2_CLEAR_2 ADDRESS 0x01A8 W
BRIC_INTERRUPT_2_CLEAR_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0] W  

BRIC_INTERRUPT_2_ENABLE_2 ADDRESS 0x01AC RW
BRIC_INTERRUPT_2_ENABLE_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0] RW  

BRIC_INTERRUPT_2_STATUS_3 ADDRESS 0x01B0 R
BRIC_INTERRUPT_2_STATUS_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0] R  

BRIC_INTERRUPT_2_CLEAR_3 ADDRESS 0x01B8 W
BRIC_INTERRUPT_2_CLEAR_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0] W  

BRIC_INTERRUPT_2_ENABLE_3 ADDRESS 0x01BC RW
BRIC_INTERRUPT_2_ENABLE_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0] RW  

BRIC_INTERRUPT_2_STATUS_4 ADDRESS 0x01C0 R
BRIC_INTERRUPT_2_STATUS_4 RESET_VALUE 0x00000000
	ARB BIT[2:0] R  

BRIC_INTERRUPT_2_CLEAR_4 ADDRESS 0x01C8 W
BRIC_INTERRUPT_2_CLEAR_4 RESET_VALUE 0x00000000
	ARB BIT[2:0] W  

BRIC_INTERRUPT_2_ENABLE_4 ADDRESS 0x01CC RW
BRIC_INTERRUPT_2_ENABLE_4 RESET_VALUE 0x00000000
	ARB BIT[2:0] RW  

BRIC_INTERRUPT_3_STATUS_0 ADDRESS 0x0400 R
BRIC_INTERRUPT_3_STATUS_0 RESET_VALUE 0x00000000
	MPORT BIT[3:0] R  

BRIC_INTERRUPT_3_CLEAR_0 ADDRESS 0x0408 W
BRIC_INTERRUPT_3_CLEAR_0 RESET_VALUE 0x00000000
	MPORT BIT[3:0] W  

BRIC_INTERRUPT_3_ENABLE_0 ADDRESS 0x040C RW
BRIC_INTERRUPT_3_ENABLE_0 RESET_VALUE 0x00000000
	MPORT BIT[3:0] RW  

BRIC_INTERRUPT_3_STATUS_1 ADDRESS 0x0410 R
BRIC_INTERRUPT_3_STATUS_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0] R  

BRIC_INTERRUPT_3_CLEAR_1 ADDRESS 0x0418 W
BRIC_INTERRUPT_3_CLEAR_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0] W  

BRIC_INTERRUPT_3_ENABLE_1 ADDRESS 0x041C RW
BRIC_INTERRUPT_3_ENABLE_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0] RW  

BRIC_INTERRUPT_3_STATUS_2 ADDRESS 0x0420 R
BRIC_INTERRUPT_3_STATUS_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0] R  

BRIC_INTERRUPT_3_CLEAR_2 ADDRESS 0x0428 W
BRIC_INTERRUPT_3_CLEAR_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0] W  

BRIC_INTERRUPT_3_ENABLE_2 ADDRESS 0x042C RW
BRIC_INTERRUPT_3_ENABLE_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0] RW  

BRIC_INTERRUPT_3_STATUS_3 ADDRESS 0x0430 R
BRIC_INTERRUPT_3_STATUS_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0] R  

BRIC_INTERRUPT_3_CLEAR_3 ADDRESS 0x0438 W
BRIC_INTERRUPT_3_CLEAR_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0] W  

BRIC_INTERRUPT_3_ENABLE_3 ADDRESS 0x043C RW
BRIC_INTERRUPT_3_ENABLE_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0] RW  

BRIC_INTERRUPT_3_STATUS_4 ADDRESS 0x0440 R
BRIC_INTERRUPT_3_STATUS_4 RESET_VALUE 0x00000000
	ARB BIT[2:0] R  

BRIC_INTERRUPT_3_CLEAR_4 ADDRESS 0x0448 W
BRIC_INTERRUPT_3_CLEAR_4 RESET_VALUE 0x00000000
	ARB BIT[2:0] W  

BRIC_INTERRUPT_3_ENABLE_4 ADDRESS 0x044C RW
BRIC_INTERRUPT_3_ENABLE_4 RESET_VALUE 0x00000000
	ARB BIT[2:0] RW  

BRIC_REF_TIMER_INTERVAL ADDRESS 0x0200 RW
BRIC_REF_TIMER_INTERVAL RESET_VALUE 0x00000000
	INTERVAL BIT[15:0] RW  

BRIC_SLAVE_RESP_TIMEOUT ADDRESS 0x0204 RW
BRIC_SLAVE_RESP_TIMEOUT RESET_VALUE 0x00007FFF
	SLAVE_RESP_TIMEOUT BIT[15:0] RW  

BRIC_DEBUG_SELECT ADDRESS 0x0210 RW NO_DOC
BRIC_DEBUG_SELECT RESET_VALUE 0x00000000
	COMPONENT BIT[31:24] RW  
		RESERVED VALUE 0x00
		CONFIG VALUE 0x01
		MASTERPORT VALUE 0x02
		SLAVEWAY VALUE 0x03
		ARBITER VALUE 0x04
		PERFMON VALUE 0x05
		OTHER VALUE 0x06
	INSTANCE BIT[23:16] RW  
	SELECT BIT[15:0] RW  

BRIC_MSA_LOCKS ADDRESS 0x0300 RW NO_DOC NO_CSR_TEST
BRIC_MSA_LOCKS RESET_VALUE 0x00000000
	LOCK BIT[31:0] RW  

BRIC_PROTNS_LOCKS ADDRESS 0x0310 RW NO_DOC NO_CSR_TEST
BRIC_PROTNS_LOCKS RESET_VALUE 0x00000000
	LOCK BIT[31:0] RW  

BRIC_SP_LOCKS ADDRESS 0x0320 RW NO_DOC NO_CSR_TEST
BRIC_SP_LOCKS RESET_VALUE 0x00000000
	LOCK BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.GLOBAL2 (level 2)
----------------------------------------------------------------------------------------
global2 MODULE OFFSET=BIMC+0x00002000 MAX=BIMC+0x00002FFF APRE=BIMC_ SPRE=BIMC_

BRIC_GLOBAL2_COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
BRIC_GLOBAL2_COMPONENT_INFO RESET_VALUE 0x00000201
	SUB_TYPE BIT[15:8] R  
		GLOBAL2 VALUE 0x02
	TYPE BIT[7:0] R  
		GLOBAL VALUE 0x01

BRIC_INTERRUPT_1_STATUS_0 ADDRESS 0x0100 R NO_DOC
BRIC_INTERRUPT_1_STATUS_0 RESET_VALUE 0x00000000
	MPORT BIT[3:0] R  

BRIC_INTERRUPT_1_CLEAR_0 ADDRESS 0x0108 W NO_DOC
BRIC_INTERRUPT_1_CLEAR_0 RESET_VALUE 0x00000000
	MPORT BIT[3:0] W  

BRIC_INTERRUPT_1_ENABLE_0 ADDRESS 0x010C RW NO_DOC
BRIC_INTERRUPT_1_ENABLE_0 RESET_VALUE 0x00000000
	MPORT BIT[3:0] RW  

BRIC_INTERRUPT_1_STATUS_1 ADDRESS 0x0110 R NO_DOC
BRIC_INTERRUPT_1_STATUS_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0] R  

BRIC_INTERRUPT_1_CLEAR_1 ADDRESS 0x0118 W NO_DOC
BRIC_INTERRUPT_1_CLEAR_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0] W  

BRIC_INTERRUPT_1_ENABLE_1 ADDRESS 0x011C RW NO_DOC
BRIC_INTERRUPT_1_ENABLE_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0] RW  

BRIC_INTERRUPT_1_STATUS_2 ADDRESS 0x0120 R NO_DOC
BRIC_INTERRUPT_1_STATUS_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0] R  

BRIC_INTERRUPT_1_CLEAR_2 ADDRESS 0x0128 W NO_DOC
BRIC_INTERRUPT_1_CLEAR_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0] W  

BRIC_INTERRUPT_1_ENABLE_2 ADDRESS 0x012C RW NO_DOC
BRIC_INTERRUPT_1_ENABLE_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0] RW  

BRIC_INTERRUPT_1_STATUS_3 ADDRESS 0x0130 R NO_DOC
BRIC_INTERRUPT_1_STATUS_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0] R  

BRIC_INTERRUPT_1_CLEAR_3 ADDRESS 0x0138 W NO_DOC
BRIC_INTERRUPT_1_CLEAR_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0] W  

BRIC_INTERRUPT_1_ENABLE_3 ADDRESS 0x013C RW NO_DOC
BRIC_INTERRUPT_1_ENABLE_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0] RW  

BRIC_INTERRUPT_1_STATUS_4 ADDRESS 0x0140 R NO_DOC
BRIC_INTERRUPT_1_STATUS_4 RESET_VALUE 0x00000000
	ARB BIT[2:0] R  

BRIC_INTERRUPT_1_CLEAR_4 ADDRESS 0x0148 W NO_DOC
BRIC_INTERRUPT_1_CLEAR_4 RESET_VALUE 0x00000000
	ARB BIT[2:0] W  

BRIC_INTERRUPT_1_ENABLE_4 ADDRESS 0x014C RW NO_DOC
BRIC_INTERRUPT_1_ENABLE_4 RESET_VALUE 0x00000000
	ARB BIT[2:0] RW  

BRIC_DEFAULT_SEGMENT ADDRESS 0x01F0 RW NO_DOC
BRIC_DEFAULT_SEGMENT RESET_VALUE 0x80020002
	REDIRECT_EN BIT[31] RW  
	REDIRECT BIT[19:16] RW  
	DEFAULT BIT[3:0] RW  

BRIC_REDIRECT_CTRL ADDRESS 0x01F4 RW NO_DOC
BRIC_REDIRECT_CTRL RESET_VALUE 0x40000100
	REDIRECT_CTRL_EN BIT[31] RW  
	REDIRECT_SEND_ACK BIT[30] RW  
	SW_REDIRECT_CTRL_EN BIT[29] RW  
	SW_REDIRECT_DISABLE_REQ BIT[28] RW  
	REDIRECT_CTRL_UNSTALL BIT[27:26] W  
	REDIRECT_DIS_WAIT BIT[25] RW  
	REDIRECT_EN_DELAY BIT[15:0] RW  

BRIC_REDIRECT_MSTR_EN ADDRESS 0x01F8 RW NO_DOC
BRIC_REDIRECT_MSTR_EN RESET_VALUE 0x000F000F
	REDIRECT_EN_MSTR_EN BIT[19:16] RW  
	REDIRECT_DIS_MSTR_EN BIT[3:0] RW  

BRIC_REDIRECT_CTRL_STATUS ADDRESS 0x01FC R NO_DOC
BRIC_REDIRECT_CTRL_STATUS RESET_VALUE 0x00000008
	RDC_CURRENT_STATE BIT[6:4] R  
	RDC_REDIRECT_EN BIT[3] R  
	RDC_STALL_REQ BIT[2] R  
	RDC_REDIRECT_DISABLED BIT[1] R  
	RDC_REDIRECT_DISABLE_REQ BIT[0] R  

BRIC_SEGMENTn_ADDR_BASE_A_LOWER(n):(0)-(2) ARRAY 0x00000200+0x80*n
BRIC_SEGMENT0_ADDR_BASE_A_LOWER ADDRESS 0x0200 RW NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_BASE_A_LOWER RESET_VALUE 0x00000000
	BASE_31_20 BIT[31:20] RW  
	BASE_10 BIT[10] RW  
	RFU BIT[3:2] RW  
	TYPE BIT[1] RW  
	ENABLE BIT[0] RW  

BRIC_SEGMENTn_ADDR_BASE_A_UPPER(n):(0)-(2) ARRAY 0x00000204+0x80*n
BRIC_SEGMENT0_ADDR_BASE_A_UPPER ADDRESS 0x0204 R NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_BASE_A_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

BRIC_SEGMENTn_ADDR_MASK_A_LOWER(n):(0)-(2) ARRAY 0x00000208+0x80*n
BRIC_SEGMENT0_ADDR_MASK_A_LOWER ADDRESS 0x0208 RW NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_MASK_A_LOWER RESET_VALUE 0x00000000
	MASK_31_20 BIT[31:20] RW  
	MASK_10 BIT[10] RW  

BRIC_SEGMENTn_ADDR_MASK_A_UPPER(n):(0)-(2) ARRAY 0x0000020C+0x80*n
BRIC_SEGMENT0_ADDR_MASK_A_UPPER ADDRESS 0x020C R NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_MASK_A_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

BRIC_SEGMENTn_ADDR_BASE_B_LOWER(n):(0)-(2) ARRAY 0x00000210+0x80*n
BRIC_SEGMENT0_ADDR_BASE_B_LOWER ADDRESS 0x0210 RW NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_BASE_B_LOWER RESET_VALUE 0x00000000
	BASE_31_20 BIT[31:20] RW  
	BASE_10 BIT[10] RW  
	RFU BIT[3:2] RW  
	TYPE BIT[1] RW  
	ENABLE BIT[0] RW  

BRIC_SEGMENTn_ADDR_BASE_B_UPPER(n):(0)-(2) ARRAY 0x00000214+0x80*n
BRIC_SEGMENT0_ADDR_BASE_B_UPPER ADDRESS 0x0214 R NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_BASE_B_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

BRIC_SEGMENTn_ADDR_MASK_B_LOWER(n):(0)-(2) ARRAY 0x00000218+0x80*n
BRIC_SEGMENT0_ADDR_MASK_B_LOWER ADDRESS 0x0218 RW NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_MASK_B_LOWER RESET_VALUE 0x00000000
	MASK_31_20 BIT[31:20] RW  
	MASK_10 BIT[10] RW  

BRIC_SEGMENTn_ADDR_MASK_B_UPPER(n):(0)-(2) ARRAY 0x0000021C+0x80*n
BRIC_SEGMENT0_ADDR_MASK_B_UPPER ADDRESS 0x021C R NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_MASK_B_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

BRIC_SEGMENTn_ADDR_BASE_C_LOWER(n):(0)-(2) ARRAY 0x00000220+0x80*n
BRIC_SEGMENT0_ADDR_BASE_C_LOWER ADDRESS 0x0220 RW NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_BASE_C_LOWER RESET_VALUE 0x00000000
	BASE_31_20 BIT[31:20] RW  
	BASE_10 BIT[10] RW  
	RFU BIT[3:2] RW  
	TYPE BIT[1] RW  
	ENABLE BIT[0] RW  

BRIC_SEGMENTn_ADDR_BASE_C_UPPER(n):(0)-(2) ARRAY 0x00000224+0x80*n
BRIC_SEGMENT0_ADDR_BASE_C_UPPER ADDRESS 0x0224 R NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_BASE_C_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

BRIC_SEGMENTn_ADDR_MASK_C_LOWER(n):(0)-(2) ARRAY 0x00000228+0x80*n
BRIC_SEGMENT0_ADDR_MASK_C_LOWER ADDRESS 0x0228 RW NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_MASK_C_LOWER RESET_VALUE 0x00000000
	MASK_31_20 BIT[31:20] RW  
	MASK_10 BIT[10] RW  

BRIC_SEGMENTn_ADDR_MASK_C_UPPER(n):(0)-(2) ARRAY 0x0000022C+0x80*n
BRIC_SEGMENT0_ADDR_MASK_C_UPPER ADDRESS 0x022C R NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_MASK_C_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

BRIC_SEGMENTn_ADDR_BASE_D_LOWER(n):(0)-(2) ARRAY 0x00000230+0x80*n
BRIC_SEGMENT0_ADDR_BASE_D_LOWER ADDRESS 0x0230 RW NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_BASE_D_LOWER RESET_VALUE 0x00000000
	BASE_31_20 BIT[31:20] RW  
	BASE_10 BIT[10] RW  
	RFU BIT[3:2] RW  
	TYPE BIT[1] RW  
	ENABLE BIT[0] RW  

BRIC_SEGMENTn_ADDR_BASE_D_UPPER(n):(0)-(2) ARRAY 0x00000234+0x80*n
BRIC_SEGMENT0_ADDR_BASE_D_UPPER ADDRESS 0x0234 R NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_BASE_D_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

BRIC_SEGMENTn_ADDR_MASK_D_LOWER(n):(0)-(2) ARRAY 0x00000238+0x80*n
BRIC_SEGMENT0_ADDR_MASK_D_LOWER ADDRESS 0x0238 RW NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_MASK_D_LOWER RESET_VALUE 0x00000000
	MASK_31_20 BIT[31:20] RW  
	MASK_10 BIT[10] RW  

BRIC_SEGMENTn_ADDR_MASK_D_UPPER(n):(0)-(2) ARRAY 0x0000023C+0x80*n
BRIC_SEGMENT0_ADDR_MASK_D_UPPER ADDRESS 0x023C R NO_DOC NO_CSR_TEST
BRIC_SEGMENT0_ADDR_MASK_D_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

BRIC_REMAPn_ADDR_BASE_LOWER(n):(0)-(3) ARRAY 0x00000A00+0x40*n
BRIC_REMAP0_ADDR_BASE_LOWER ADDRESS 0x0A00 RW NO_DOC
BRIC_REMAP0_ADDR_BASE_LOWER RESET_VALUE 0x00000000
	BASE_31_28 BIT[31:28] RW  
	BASE_10 BIT[10] RW  
	RFU BIT[3:1] RW  
	ENABLE BIT[0] RW  

BRIC_REMAPn_ADDR_BASE_UPPER(n):(0)-(3) ARRAY 0x00000A04+0x40*n
BRIC_REMAP0_ADDR_BASE_UPPER ADDRESS 0x0A04 R NO_DOC
BRIC_REMAP0_ADDR_BASE_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

BRIC_REMAPn_ADDR_MASK_LOWER(n):(0)-(3) ARRAY 0x00000A08+0x40*n
BRIC_REMAP0_ADDR_MASK_LOWER ADDRESS 0x0A08 RW NO_DOC
BRIC_REMAP0_ADDR_MASK_LOWER RESET_VALUE 0x00000000
	MASK_31_28 BIT[31:28] RW  
	MASK_10 BIT[10] RW  

BRIC_REMAPn_ADDR_MASK_UPPER(n):(0)-(3) ARRAY 0x00000A0C+0x40*n
BRIC_REMAP0_ADDR_MASK_UPPER ADDRESS 0x0A0C R NO_DOC
BRIC_REMAP0_ADDR_MASK_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

BRIC_REMAPn_OP0(n):(0)-(3) ARRAY 0x00000A20+0x40*n
BRIC_REMAP0_OP0 ADDRESS 0x0A20 RW NO_DOC
BRIC_REMAP0_OP0 RESET_VALUE 0x000A0000
	OPERAND BIT[23:16] R  
		GRANULARITY_1KB VALUE 0x0A
	OPCODE BIT[4] R  
		DE_INTERLEAVE VALUE 0x0
	OPCODE_ENABLE BIT[0] RW  

BRIC_REMAPn_OP1(n):(0)-(3) ARRAY 0x00000A24+0x40*n
BRIC_REMAP0_OP1 ADDRESS 0x0A24 RW NO_DOC
BRIC_REMAP0_OP1 RESET_VALUE 0x00000010
	OPERAND BIT[23:16] RW  
	OPCODE BIT[4] R  
		OFFSET VALUE 0x1
	OPCODE_ENABLE BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_PERFMON (level 2)
----------------------------------------------------------------------------------------
bimc_perfmon MODULE OFFSET=BIMC+0x00003000 MAX=BIMC+0x00003FFF APRE=BIMC_PERFMON_ SPRE=BIMC_PERFMON_

COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
COMPONENT_INFO RESET_VALUE 0x00000301
	SUB_TYPE BIT[15:8] R  
		PERFMON VALUE 0x03
	TYPE BIT[7:0] R  
		GLOBAL VALUE 0x01

CONFIGURATION_INFO ADDRESS 0x0020 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO RESET_VALUE 0x00090020
	NUM_EVENT_PORTS BIT[23:16] R  
	NUM_COUNTERS BIT[7:0] R  

CLOCK_CTRL ADDRESS 0x0200 RW NO_DOC
CLOCK_CTRL RESET_VALUE 0x00000003
	ATB_CLOCK_GATING_EN BIT[1] RW  
	CORE_CLOCK_GATING_EN BIT[0] RW  

MODE ADDRESS 0x0210 RW NO_DOC
MODE RESET_VALUE 0x00000000
	ATB_EN BIT[31] RW   NO_DOC
	ATB_ATID BIT[22:16] RW   NO_DOC
	MONITOR_EN BIT[15] RW  
	MONITOR_MODE BIT[1:0] RW  
		MANUAL_MODE VALUE 0x0
		TIMED_MODE VALUE 0x1
		EXTERNAL_TRIGGER_MODE VALUE 0x2

DUMP ADDRESS 0x0214 W NO_DOC
DUMP RESET_VALUE 0x00000000
	MONITOR_DUMP BIT[0] W  

TIMED_MODE_INTERVAL ADDRESS 0x0220 RW NO_DOC
TIMED_MODE_INTERVAL RESET_VALUE 0x00000000
	INTERVAL BIT[31:0] RW  

TIMED_MODE_ITERATIONS ADDRESS 0x0230 RW NO_DOC
TIMED_MODE_ITERATIONS RESET_VALUE 0x00000000
	ITERATIONS BIT[15:0] RW  

STATUS ADDRESS 0x02F0 R NO_DOC
STATUS RESET_VALUE 0x00000000
	TRIGGER_OUT_ACK BIT[29:28] R  
	TRIGGER_OUT BIT[25:24] R  
	TRIGGER_IN_ACK BIT[21:20] R  
	TRIGGER_IN BIT[17:16] R  
	ATB_ACTIVE BIT[1] R  
	MONITORING_ACTIVE BIT[0] R  

COUNTER_n_CONFIG(n):(0)-(31) ARRAY 0x00000300+0x10*n
COUNTER_0_CONFIG ADDRESS 0x0300 RW NO_DOC
COUNTER_0_CONFIG RESET_VALUE 0x00000000
	CLEAR_ON_ENABLE BIT[31] RW  
	CLEAR_ON_DUMP BIT[30] RW  
	FREEZE_ON_SATURATE BIT[29] RW  
	EVENT_SELECT BIT[20:16] RW  
	EVENT_PORT_SELECT BIT[3:0] RW  

COUNTER_n(n):(0)-(31) ARRAY 0x00000308+0x10*n
COUNTER_0 ADDRESS 0x0308 R NO_DOC
COUNTER_0 RESET_VALUE 0x00000000
	COUNTER BIT[31:0] R  

COUNTER_n_OVERFLOW(n):(0)-(31) ARRAY 0x0000030C+0x10*n
COUNTER_0_OVERFLOW ADDRESS 0x030C R NO_DOC
COUNTER_0_OVERFLOW RESET_VALUE 0x00000000
	OVERFLOW BIT[31] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_M_APP_MPORT (level 2)
----------------------------------------------------------------------------------------
bimc_m_app_mport MODULE OFFSET=BIMC+0x00008000 MAX=BIMC+0x00008FFF APRE=BIMC_M_APP_MPORT_ SPRE=BIMC_M_APP_MPORT_

COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
COMPONENT_INFO RESET_VALUE 0x00000102
	INSTANCE BIT[23:16] R   NO_CSR_TEST
	SUB_TYPE BIT[15:8] R  
		MASTERPORT VALUE 0x01
	TYPE BIT[7:0] R  
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
	SYNC_MODE BIT[31:24] R  
		ASYNC VALUE 0x00
		SYNC VALUE 0x01
		ISOSYNC VALUE 0x02
	CONNECTION_TYPE BIT[15:8] R  
		DIRECT VALUE 0x00
		CASCADE VALUE 0x01
	FUNCTIONALITY BIT[7:0] R  
		STUB VALUE 0x00
		OOO_ONLY VALUE 0x01
		INORDER VALUE 0x02
		REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	SWAY_CONNECTIVITY BIT[31:0] R  

CONFIGURATION_INFO_2A ADDRESS 0x0040 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
	M_DATA_WIDTH BIT[31:16] R  
	M_TID_WIDTH BIT[15:8] R  
	M_MID_WIDTH BIT[7:0] R  

CONFIGURATION_INFO_2B ADDRESS 0x0044 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
	C_DATA_WIDTH BIT[15:0] R  

CONFIGURATION_INFO_3 ADDRESS 0x0050 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
	RCH_DEPTH BIT[31:24] R  
	BCH_DEPTH BIT[23:16] R  
	WCH_DEPTH BIT[15:8] R  
	ACH_DEPTH BIT[7:0] R  

CONFIGURATION_INFO_4 ADDRESS 0x0060 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
	REORDER_BUFFER_DEPTH BIT[15:8] R  
	REORDER_TABLE_DEPTH BIT[7:0] R  

CONFIGURATION_INFO_5A ADDRESS 0x0070 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
	ACH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_5B ADDRESS 0x0074 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
	WCH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_5C ADDRESS 0x0078 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
	BCH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_5D ADDRESS 0x007C R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
	RCH_PIPELINE_STAGES BIT[31:0] R  

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	BWMON2_ZONE3_THRESHOLD_CROSSED BIT[7] R  
	BWMON2_ZONE2_THRESHOLD_CROSSED BIT[6] R  
	BWMON2_ZONE1_THRESHOLD_CROSSED BIT[5] R  
	BWMON2_ZONE0_THRESHOLD_CROSSED BIT[4] R  
	BWMON_OVERFLOW BIT[1] R  
	BWMON_THRESHOLD_CROSSED BIT[0] R  

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	BWMON2_ZONE3_THRESHOLD_CROSSED BIT[7] W  
	BWMON2_ZONE2_THRESHOLD_CROSSED BIT[6] W  
	BWMON2_ZONE1_THRESHOLD_CROSSED BIT[5] W  
	BWMON2_ZONE0_THRESHOLD_CROSSED BIT[4] W  
	BWMON_OVERFLOW BIT[1] W  
	BWMON_THRESHOLD_CROSSED BIT[0] W  

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	BWMON2_ZONE3_THRESHOLD_CROSSED BIT[7] RW  
	BWMON2_ZONE2_THRESHOLD_CROSSED BIT[6] RW  
	BWMON2_ZONE1_THRESHOLD_CROSSED BIT[5] RW  
	BWMON2_ZONE0_THRESHOLD_CROSSED BIT[4] RW  
	BWMON_OVERFLOW BIT[1] RW  
	BWMON_THRESHOLD_CROSSED BIT[0] RW  

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x1F030003
	IDLE_HYSTERESIS BIT[31:24] RW  
	IDLE_CLOCK_ON_REQ_EN BIT[17] RW  
	IDLE_GATING_EN BIT[16] RW  
	MASTER_CLOCK_GATING_EN BIT[1] RW  
	CORE_CLOCK_GATING_EN BIT[0] RW  

CDC_CTRL ADDRESS 0x0208 RW NO_DOC
CDC_CTRL RESET_VALUE 0x00000000
	MASTER_CLOCK_DEMETA_SEL BIT[1] RW  
	CORE_CLOCK_DEMETA_SEL BIT[0] RW  

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000090
	WR_GATHER_BEATS BIT[31:28] RW  
	RD_GATHER_BEATS BIT[19:16] RW  
	NO_ARBLOCK BIT[7] RW  
	FAROB BIT[6] RW  
	NARROW_WRITES BIT[4] RW  
	RFU BIT[3] RW   NO_DOC
	FIODV BIT[2] RW  
	FIOSO BIT[1] RW  
	ORDERING_MODEL BIT[0] RW  
		RELAXED VALUE 0x0
		STRICT VALUE 0x1

REDIRECT_CTRL ADDRESS 0x0218 RW
REDIRECT_CTRL RESET_VALUE 0x00000000
	ARMSA BIT[31] RW  
	ARSP BIT[30] RW  
	RFU BIT[29] RW   NO_DOC
	ROCSSH BIT[11] RW  
	ROCOSH BIT[10] RW  
	ROCISH BIT[9] RW  
	ROCNSH BIT[8] RW  
	RICSSH BIT[7] RW  
	RICOSH BIT[6] RW  
	RICISH BIT[5] RW  
	RICNSH BIT[4] RW  
	RNCSSH BIT[3] RW  
	RNCOSH BIT[2] RW  
	RNCISH BIT[1] RW  
	RNCNSH BIT[0] RW  

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
	REG BIT[2:0] RW  

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW NO_DOC
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
	PRIORITYLVL BIT[9:8] RW  
	OVERRIDE_PRIORITYLVL BIT[0] RW  

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW NO_DOC
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24] RW  
	AMEMTYPE BIT[22:16] RW  
	APORTMREL BIT[13] RW  
	ATRANSIENT BIT[12] RW  
	ASHARED BIT[11] RW  
	AREDIRECT BIT[10] RW  
	AOOO BIT[9] RW  
	AINNERSHARED BIT[8] RW  
	OVERRIDE_APORTMREL BIT[7] RW  
	OVERRIDE_AREQPRIORITY BIT[6] RW  
	OVERRIDE_AMEMTYPE BIT[5] RW  
	OVERRIDE_ATRANSIENT BIT[4] RW  
	OVERRIDE_ASHARED BIT[3] RW  
	OVERRIDE_AREDIRECT BIT[2] RW  
	OVERRIDE_AOOO BIT[1] RW  
	OVERRIDE_AINNERSHARED BIT[0] RW  

WRITE_COMMAND_OVERRIDE_0 ADDRESS 0x0250 RW NO_DOC
WRITE_COMMAND_OVERRIDE_0 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24] RW  
	AMEMTYPE BIT[22:16] RW  
	APORTMREL BIT[13] RW  
	ATRANSIENT BIT[12] RW  
	ASHARED BIT[11] RW  
	AREDIRECT BIT[10] RW  
	AOOO BIT[9] RW  
	AINNERSHARED BIT[8] RW  
	OVERRIDE_APORTMREL BIT[7] RW  
	OVERRIDE_AREQPRIORITY BIT[6] RW  
	OVERRIDE_AMEMTYPE BIT[5] RW  
	OVERRIDE_ATRANSIENT BIT[4] RW  
	OVERRIDE_ASHARED BIT[3] RW  
	OVERRIDE_AREDIRECT BIT[2] RW  
	OVERRIDE_AOOO BIT[1] RW  
	OVERRIDE_AINNERSHARED BIT[0] RW  

WRITE_COMMAND_OVERRIDE_1 ADDRESS 0x0254 RW NO_DOC
WRITE_COMMAND_OVERRIDE_1 RESET_VALUE 0x00000000
	AFULL BIT[8] RW  
	OVERRIDE_AFULL BIT[0] RW  

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x40043210
	HASH_SELECT BIT[31:30] RW  
	INDEX BIT[19:0] RW  

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x40043210
	HASH_SELECT BIT[31:30] RW  
	INDEX BIT[19:0] RW  

BAMON ADDRESS 0x0278 RW
BAMON RESET_VALUE 0x00000700
	SAMPLING_DURATION BIT[10:8] RW  
		CYCLES_32 VALUE 0x0
		CYCLES_64 VALUE 0x1
		CYCLES_128 VALUE 0x2
		CYCLES_256 VALUE 0x3
		CYCLES_512 VALUE 0x4
		CYCLES_1024 VALUE 0x5
		CYCLES_2048 VALUE 0x6
		CYCLES_4096 VALUE 0x7
	EVENT_SEL BIT[6:0] RW  

BWMON_ENABLE ADDRESS 0x0280 RW
BWMON_ENABLE RESET_VALUE 0x80000000
	CLEAR_ON_INTR BIT[31] RW  
	THROTTLE_OFFSET BIT[20:16] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BWMON_CLEAR ADDRESS 0x0284 W
BWMON_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0] W  

BWMON_BYTE_COUNT ADDRESS 0x0288 R
BWMON_BYTE_COUNT RESET_VALUE 0x00000000
	BYTE_COUNT BIT[31:0] R  

BWMON_THRESHOLD ADDRESS 0x0290 RW
BWMON_THRESHOLD RESET_VALUE 0xFFFFFFFF
	THRESHOLD BIT[31:0] RW  

BWMON_MID_MASK ADDRESS 0x0298 RW
BWMON_MID_MASK RESET_VALUE 0x00000000
	MASK BIT[15:0] RW  

BWMON_MID_MATCH ADDRESS 0x029C RW
BWMON_MID_MATCH RESET_VALUE 0x00000000
	MATCH BIT[15:0] RW  

BWMON2_ENABLE ADDRESS 0x02A0 RW
BWMON2_ENABLE RESET_VALUE 0x00000000
	EARLY_INTR_EN BIT[31] RW  
	THROTTLE_OFFSET BIT[20:16] RW  
	ENABLE BIT[0] RW  

BWMON2_CLEAR ADDRESS 0x02A4 W
BWMON2_CLEAR RESET_VALUE 0x00000000
	CLEAR_ALL BIT[1] W  
	CLEAR BIT[0] W  

BWMON2_SAMPLING_WINDOW ADDRESS 0x02A8 RW
BWMON2_SAMPLING_WINDOW RESET_VALUE 0x00000000
	REG BIT[19:0] RW  

BWMON2_BYTE_COUNT_THRESHOLD_HIGH ADDRESS 0x02AC RW
BWMON2_BYTE_COUNT_THRESHOLD_HIGH RESET_VALUE 0x00000000
	REG BIT[15:0] RW  

BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM ADDRESS 0x02B0 RW
BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	REG BIT[15:0] RW  

BWMON2_BYTE_COUNT_THRESHOLD_LOW ADDRESS 0x02B4 RW
BWMON2_BYTE_COUNT_THRESHOLD_LOW RESET_VALUE 0x00000000
	REG BIT[15:0] RW  

BWMON2_ZONE_ACTIONS ADDRESS 0x02B8 RW
BWMON2_ZONE_ACTIONS RESET_VALUE 0x00000000
	ZONE3 BIT[31:24] RW  
	ZONE2 BIT[23:16] RW  
	ZONE1 BIT[15:8] RW  
	ZONE0 BIT[7:0] RW  

BWMON2_ZONE_COUNT_THRESHOLD ADDRESS 0x02BC RW
BWMON2_ZONE_COUNT_THRESHOLD RESET_VALUE 0x00000000
	ZONE3 BIT[31:24] RW  
	ZONE2 BIT[23:16] RW  
	ZONE1 BIT[15:8] RW  
	ZONE0 BIT[7:0] RW  

BWMON2_BYTE_COUNT ADDRESS 0x02D0 R
BWMON2_BYTE_COUNT RESET_VALUE 0x00000000
	CURRENT_ZONE BIT[29:28] R  
	CURRENT_BYTE_COUNT BIT[15:0] R  

BWMON2_WINDOW_TIMER ADDRESS 0x02D4 R
BWMON2_WINDOW_TIMER RESET_VALUE 0x00000001
	CURRENT_WINDOW_TIMER BIT[19:0] R  

BWMON2_ZONE_COUNT ADDRESS 0x02D8 R
BWMON2_ZONE_COUNT RESET_VALUE 0x00000000
	ZONE3 BIT[31:24] R  
	ZONE2 BIT[23:16] R  
	ZONE1 BIT[15:8] R  
	ZONE0 BIT[7:0] R  

BWMON2_ZONEn_MAX_BYTE_COUNT(n):(0)-(3) ARRAY 0x000002E0+0x4*n
BWMON2_ZONE0_MAX_BYTE_COUNT ADDRESS 0x02E0 R
BWMON2_ZONE0_MAX_BYTE_COUNT RESET_VALUE 0x00000000
	REG BIT[15:0] R  

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0xFF0F0000
	QOS_POLICY_SEL BIT[31:24] RW  
	QOS_POLICY_SYNC_RATE BIT[19:16] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

STATUS_0A ADDRESS 0x0400 R NO_DOC
STATUS_0A RESET_VALUE 0x00000000
	FRONTEND_WR_PENDING BIT[23:16] R  
	FRONTEND_RD_PENDING BIT[7:0] R  

STATUS_0B ADDRESS 0x0404 R NO_DOC
STATUS_0B RESET_VALUE 0x00000000
	PIPE_COMMAND_BLOCK BIT[4:0] R  

STATUS_1A ADDRESS 0x0410 R NO_DOC
STATUS_1A RESET_VALUE 0x00000000
	FRONTEND_VALID_READY BIT[9:0] R  

STATUS_2A ADDRESS 0x0420 R NO_DOC
STATUS_2A RESET_VALUE 0x00000000
	WR_PENDING_PRE_BUF BIT[23:16] R  
	RD_PENDING_PRE_BUF BIT[7:0] R  

STATUS_2B ADDRESS 0x0424 R NO_DOC
STATUS_2B RESET_VALUE 0x00000000
	WR_PENDING_POST_BUF BIT[23:16] R  
	RD_PENDING_POST_BUF BIT[7:0] R  

STATUS_3A ADDRESS 0x0430 R NO_DOC
STATUS_3A RESET_VALUE 0x55111111
	RCB_DATA_RD_FULL BIT[31] R  
	RCB_DATA_RD_EMPTY BIT[30] R  
	RCB_CTRL_RD_FULL BIT[29] R  
	RCB_CTRL_RD_EMPTY BIT[28] R  
	RCB_DATA_WR_FULL BIT[27] R  
	RCB_DATA_WR_EMPTY BIT[26] R  
	RCB_CTRL_WR_FULL BIT[25] R  
	RCB_CTRL_WR_EMPTY BIT[24] R  
	BCB_RD_FULL BIT[21] R  
	BCB_RD_EMPTY BIT[20] R  
	BCB_WR_FULL BIT[17] R  
	BCB_WR_EMPTY BIT[16] R  
	WCB_RD_FULL BIT[13] R  
	WCB_RD_EMPTY BIT[12] R  
	WCB_WR_FULL BIT[9] R  
	WCB_WR_EMPTY BIT[8] R  
	ACB_RD_FULL BIT[5] R  
	ACB_RD_EMPTY BIT[4] R  
	ACB_WR_FULL BIT[1] R  
	ACB_WR_EMPTY BIT[0] R  

STATUS_3B ADDRESS 0x0434 R NO_DOC
STATUS_3B RESET_VALUE 0x00111111
	RGB_RD_FULL BIT[21] R  
	RGB_RD_EMPTY BIT[20] R  
	RGB_WR_FULL BIT[17] R  
	RGB_WR_EMPTY BIT[16] R  
	W2AB_RD_FULL BIT[13] R  
	W2AB_RD_EMPTY BIT[12] R  
	W2AB_WR_FULL BIT[9] R  
	W2AB_WR_EMPTY BIT[8] R  
	A2WB_RD_FULL BIT[5] R  
	A2WB_RD_EMPTY BIT[4] R  
	A2WB_WR_FULL BIT[1] R  
	A2WB_WR_EMPTY BIT[0] R  

BKE1_ENABLE ADDRESS 0x0800 RW
BKE1_ENABLE RESET_VALUE 0x00000000
	QOS_POLICY_SEL BIT[31:24] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE1_GRANT_PERIOD ADDRESS 0x0804 RW
BKE1_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE1_GRANT_COUNT ADDRESS 0x0808 RW
BKE1_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE1_THRESHOLD_HIGH ADDRESS 0x0820 RW
BKE1_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE1_THRESHOLD_MEDIUM ADDRESS 0x0824 RW
BKE1_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE1_THRESHOLD_LOW ADDRESS 0x0828 RW
BKE1_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE1_HEALTH_0 ADDRESS 0x0840 RW
BKE1_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE1_HEALTH_1 ADDRESS 0x0844 RW
BKE1_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE1_HEALTH_2 ADDRESS 0x0848 RW
BKE1_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE1_HEALTH_3 ADDRESS 0x084C RW
BKE1_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_ENABLE ADDRESS 0x0900 RW
BKE2_ENABLE RESET_VALUE 0x00000000
	QOS_POLICY_SEL BIT[31:24] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE2_GRANT_PERIOD ADDRESS 0x0904 RW
BKE2_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE2_GRANT_COUNT ADDRESS 0x0908 RW
BKE2_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE2_THRESHOLD_HIGH ADDRESS 0x0920 RW
BKE2_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE2_THRESHOLD_MEDIUM ADDRESS 0x0924 RW
BKE2_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE2_THRESHOLD_LOW ADDRESS 0x0928 RW
BKE2_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE2_HEALTH_0 ADDRESS 0x0940 RW
BKE2_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_HEALTH_1 ADDRESS 0x0944 RW
BKE2_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_HEALTH_2 ADDRESS 0x0948 RW
BKE2_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_HEALTH_3 ADDRESS 0x094C RW
BKE2_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_ENABLE ADDRESS 0x0A00 RW
BKE3_ENABLE RESET_VALUE 0x00000000
	QOS_POLICY_SEL BIT[31:24] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE3_GRANT_PERIOD ADDRESS 0x0A04 RW
BKE3_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE3_GRANT_COUNT ADDRESS 0x0A08 RW
BKE3_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE3_THRESHOLD_HIGH ADDRESS 0x0A20 RW
BKE3_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE3_THRESHOLD_MEDIUM ADDRESS 0x0A24 RW
BKE3_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE3_THRESHOLD_LOW ADDRESS 0x0A28 RW
BKE3_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE3_HEALTH_0 ADDRESS 0x0A40 RW
BKE3_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_HEALTH_1 ADDRESS 0x0A44 RW
BKE3_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_HEALTH_2 ADDRESS 0x0A48 RW
BKE3_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_HEALTH_3 ADDRESS 0x0A4C RW
BKE3_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_M_APP_PROF (level 2)
----------------------------------------------------------------------------------------
bimc_m_app_prof MODULE OFFSET=BIMC+0x00009000 MAX=BIMC+0x00009FFF APRE=BIMC_M_APP_PROF_ SPRE=BIMC_M_APP_PROF_

COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
COMPONENT_INFO RESET_VALUE 0x00000202
	INSTANCE BIT[23:16] R   NO_CSR_TEST
	SUB_TYPE BIT[15:8] R  
		PROFILING VALUE 0x02
	TYPE BIT[7:0] R  
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_DOC
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	TENURE_WIDTH BIT[31:24] R   NO_CSR_TEST
	TRACKING_TABLE_DEPTH BIT[23:16] R   NO_CSR_TEST

CONFIGURATION_INFO_1 ADDRESS 0x0030 R NO_DOC
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	PIPE3_ACH_DEPTH BIT[31:24] R   NO_CSR_TEST
	PIPE2_ACH_DEPTH BIT[23:16] R   NO_CSR_TEST
	PIPE1_ACH_DEPTH BIT[15:8] R   NO_CSR_TEST
	PIPE0_ACH_DEPTH BIT[7:0] R   NO_CSR_TEST

CLOCK_CTRL ADDRESS 0x0200 RW NO_DOC
CLOCK_CTRL RESET_VALUE 0x00000003
	TENURE_CLOCK_GATING_EN BIT[1] RW  
	EVENT_CLOCK_GATING_EN BIT[0] RW  

MODE ADDRESS 0x0210 RW NO_DOC
MODE RESET_VALUE 0x70300700
	TENURE_SCALE_2 BIT[30:28] RW  
		SCALE_BY_1 VALUE 0x0
		SCALE_BY_2 VALUE 0x1
		SCALE_BY_3 VALUE 0x2
		SCALE_BY_4 VALUE 0x3
		SCALE_BY_5 VALUE 0x4
		SCALE_BY_6 VALUE 0x5
		SCALE_BY_7 VALUE 0x6
		SCALE_BY_8 VALUE 0x7
	WR_TENURE_MODE BIT[25:24] RW  
		WR_CMD_TO_BRESP VALUE 0x0
		WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
		WR_CMD_HANDSHAKE VALUE 0x2
		WR_RESP_HANDSHAKE VALUE 0x3
	TENURE_SCALE_1 BIT[22:20] RW  
		SCALE_BY_1 VALUE 0x0
		SCALE_BY_2 VALUE 0x1
		SCLAE_BY_4 VALUE 0x2
		SCALE_BY_8 VALUE 0x3
		SCALE_BY_16 VALUE 0x4
	RD_TENURE_MODE BIT[17:16] RW  
		RD_CMD_TO_FIRST_RDATA VALUE 0x0
		RD_CMD_TO_LAST_RDATA VALUE 0x1
		RD_CMD_HANDSHAKE VALUE 0x2
		RD_DATA_HANDSHAKE VALUE 0x3
	TENURE_SCALE_0 BIT[10:8] RW  
		SCALE_BY_2 VALUE 0x0
		SCALE_BY_4 VALUE 0x1
		SCALE_BY_8 VALUE 0x2
		SCALE_BY_16 VALUE 0x3
		SCALE_BY_32 VALUE 0x4
		SCALE_BY_64 VALUE 0x5
		SCALE_BY_128 VALUE 0x6
		SCALE_BY_256 VALUE 0x7
	BYTE_SCALING BIT[5] RW  
		SCALE_BY_BUS_WIDTH VALUE 0x0
		SCALE_BY_512 VALUE 0x1
	BEAT_SCALING BIT[4] RW  
		SCALE_BY_1 VALUE 0x0
		SCALE_BY_32 VALUE 0x1
	PROFILING_EN BIT[0] RW  

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW NO_DOC
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW NO_DOC
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

SWAY_SELECT ADDRESS 0x0220 RW NO_DOC
SWAY_SELECT RESET_VALUE 0x00000000
	SWAY BIT[2:0] RW  

MID_MASK ADDRESS 0x0230 RW NO_DOC
MID_MASK RESET_VALUE 0x00000000
	MID_MASK BIT[15:0] RW  

MID_MATCH ADDRESS 0x0234 RW NO_DOC
MID_MATCH RESET_VALUE 0x00000000
	MID_MATCH BIT[15:0] RW  

MID_INV_MATCH ADDRESS 0x0238 RW NO_DOC
MID_INV_MATCH RESET_VALUE 0x00000000
	MID_INV_MATCH BIT[0] RW  

ADDR_MASK_LOWER ADDRESS 0x0240 RW NO_DOC
ADDR_MASK_LOWER RESET_VALUE 0x00000000
	ADDR_MASK_LOWER BIT[31:0] RW  

ADDR_MASK_UPPER ADDRESS 0x0244 R NO_DOC
ADDR_MASK_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

ADDR_MATCH_LOWER ADDRESS 0x0248 RW NO_DOC
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
	ADDR_MATCH_LOWER BIT[31:0] RW  

ADDR_MATCH_UPPER ADDRESS 0x024C R NO_DOC
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

ADDR_INV_MATCH ADDRESS 0x0250 RW NO_DOC
ADDR_INV_MATCH RESET_VALUE 0x00000000
	ADDR_INV_MATCH BIT[0] RW  

ACH_MASK_0 ADDRESS 0x0260 RW NO_DOC
ACH_MASK_0 RESET_VALUE 0x00000000
	AINNERSHARED_MASK BIT[24] RW  
	AFULL_MASK BIT[16] RW  
	AEXCLUSIVE_MASK BIT[8] RW  
	ABURST_MASK BIT[0] RW  

ACH_MATCH_0 ADDRESS 0x0264 RW NO_DOC
ACH_MATCH_0 RESET_VALUE 0x00000000
	AINNERSHARED_MATCH BIT[24] RW  
	AFULL_MATCH BIT[16] RW  
	AEXCLUSIVE_MATCH BIT[8] RW  
	ABURST_MATCH BIT[0] RW  

ACH_MASK_1 ADDRESS 0x0270 RW NO_DOC
ACH_MASK_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MASK BIT[24] RW  
	AMEMTYPE_MASK BIT[22:16] RW  
	ALEN_MASK BIT[11:8] RW  
	AINST_MASK BIT[0] RW  

ACH_MATCH_1 ADDRESS 0x0274 RW NO_DOC
ACH_MATCH_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MATCH BIT[24] RW  
	AMEMTYPE_MATCH BIT[22:16] RW  
	ALEN_MATCH BIT[11:8] RW  
	AINST_MATCH BIT[0] RW  

ACH_INV_MATCH_1 ADDRESS 0x0278 RW NO_DOC
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
	AMEMTYPE_INV_MATCH BIT[16] RW  
	ALEN_INV_MATCH BIT[8] RW  

ACH_MASK_2 ADDRESS 0x0280 RW NO_DOC
ACH_MASK_2 RESET_VALUE 0x00000000
	APROTNS_MASK BIT[24] RW  
	APRIV_MASK BIT[16] RW  
	APORTMREL_MASK BIT[8] RW  
	AOOO_MASK BIT[0] RW  

ACH_MATCH_2 ADDRESS 0x0284 RW NO_DOC
ACH_MATCH_2 RESET_VALUE 0x00000000
	APROTNS_MATCH BIT[24] RW  
	APRIV_MATCH BIT[16] RW  
	APORTMREL_MATCH BIT[8] RW  
	AOOO_MATCH BIT[0] RW  

ACH_MASK_3 ADDRESS 0x0290 RW NO_DOC
ACH_MASK_3 RESET_VALUE 0x00000000
	ASHARED_MASK BIT[24] RW  
	AREQPRIORITY_MASK BIT[17:16] RW  
	AREDIRECT_MASK BIT[8] RW  
	ARDBEATNDXEN_MASK BIT[0] RW  

ACH_MATCH_3 ADDRESS 0x0294 RW NO_DOC
ACH_MATCH_3 RESET_VALUE 0x00000000
	ASHARED_MATCH BIT[24] RW  
	AREQPRIORITY_MATCH BIT[17:16] RW  
	AREDIRECT_MATCH BIT[8] RW  
	ARDBEATNDXEN_MATCH BIT[0] RW  

ACH_INV_MATCH_3 ADDRESS 0x0298 RW NO_DOC
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
	AREQPRIORITY_INV_MATCH BIT[16] RW  

ACH_MASK_4 ADDRESS 0x02A0 RW NO_DOC
ACH_MASK_4 RESET_VALUE 0x00000000
	AWRITE_MASK BIT[24] RW  
	AVMID_MASK BIT[20:16] RW  
	ATRANSIENT_MASK BIT[8] RW  
	ASIZE_MASK BIT[2:0] RW  

ACH_MATCH_4 ADDRESS 0x02A4 RW NO_DOC
ACH_MATCH_4 RESET_VALUE 0x00000000
	AWRITE_MATCH BIT[24] RW  
	AVMID_MATCH BIT[20:16] RW  
	ATRANSIENT_MATCH BIT[8] RW  
	ASIZE_MATCH BIT[2:0] RW  

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW NO_DOC
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
	AVMID_INV_MATCH BIT[16] RW  
	ASIZE_INV_MATCH BIT[0] RW  

ACH_MASK_5 ADDRESS 0x02B0 RW NO_DOC
ACH_MASK_5 RESET_VALUE 0x00000000
	ASECUREPROC_MASK BIT[0] RW  

ACH_MATCH_5 ADDRESS 0x02B4 RW NO_DOC
ACH_MATCH_5 RESET_VALUE 0x00000000
	ASECUREPROC_MATCH BIT[0] RW  

BCH_MASK ADDRESS 0x0300 RW NO_DOC
BCH_MASK RESET_VALUE 0x00000000
	BRESP_MASK BIT[1:0] RW  

BCH_MATCH ADDRESS 0x0304 RW NO_DOC
BCH_MATCH RESET_VALUE 0x00000000
	BRESP_MATCH BIT[1:0] RW  

BCH_INV_MATCH ADDRESS 0x0308 RW NO_DOC
BCH_INV_MATCH RESET_VALUE 0x00000000
	BRESP_INV_MATCH BIT[0] RW  

RCH_MASK ADDRESS 0x0340 RW NO_DOC
RCH_MASK RESET_VALUE 0x00000000
	RLAST_MASK BIT[8] RW  
	RRESP_MASK BIT[1:0] RW  

RCH_MATCH ADDRESS 0x0344 RW NO_DOC
RCH_MATCH RESET_VALUE 0x00000000
	RLAST_MATCH BIT[8] RW  
	RRESP_MATCH BIT[1:0] RW  

RCH_INV_MATCH ADDRESS 0x0348 RW NO_DOC
RCH_INV_MATCH RESET_VALUE 0x00000000
	RRESP_INV_MATCH BIT[0] RW  

RD_STATUS_n(n):(0)-(1) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R NO_DOC
RD_STATUS_0 RESET_VALUE 0x00000000
	RD_OUTSTANDING_OVERFLOW BIT[31] R  
	RD_OUTSTANDING_UNDERFLOW BIT[30] R  
	RD_OVERLAPPING_OVERFLOW BIT[29] R  
	RD_OUTSTANDING_MAX BIT[7:0] R  

WR_STATUS_n(n):(0)-(1) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R NO_DOC
WR_STATUS_0 RESET_VALUE 0x00000000
	WR_OUTSTANDING_OVERFLOW BIT[31] R  
	WR_OUTSTANDING_UNDERFLOW BIT[30] R  
	WR_OVERLAPPING_OVERFLOW BIT[29] R  
	WR_OUTSTANDING_MAX BIT[7:0] R  

TENURES_MISSED_n(n):(0)-(1) ARRAY 0x00000420+0x4*n
TENURES_MISSED_0 ADDRESS 0x0420 R NO_DOC
TENURES_MISSED_0 RESET_VALUE 0x00000000
	WR_TENURES_MISSED BIT[7:4] R  
	RD_TENURES_MISSED BIT[3:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_M_DSP_MPORT (level 2)
----------------------------------------------------------------------------------------
bimc_m_dsp_mport MODULE OFFSET=BIMC+0x0000C000 MAX=BIMC+0x0000CFFF APRE=BIMC_M_DSP_MPORT_ SPRE=BIMC_M_DSP_MPORT_

COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
COMPONENT_INFO RESET_VALUE 0x00000102
	INSTANCE BIT[23:16] R   NO_CSR_TEST
	SUB_TYPE BIT[15:8] R  
		MASTERPORT VALUE 0x01
	TYPE BIT[7:0] R  
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
	SYNC_MODE BIT[31:24] R  
		ASYNC VALUE 0x00
		SYNC VALUE 0x01
		ISOSYNC VALUE 0x02
	CONNECTION_TYPE BIT[15:8] R  
		DIRECT VALUE 0x00
		CASCADE VALUE 0x01
	FUNCTIONALITY BIT[7:0] R  
		STUB VALUE 0x00
		OOO_ONLY VALUE 0x01
		INORDER VALUE 0x02
		REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	SWAY_CONNECTIVITY BIT[31:0] R  

CONFIGURATION_INFO_2A ADDRESS 0x0040 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
	M_DATA_WIDTH BIT[31:16] R  
	M_TID_WIDTH BIT[15:8] R  
	M_MID_WIDTH BIT[7:0] R  

CONFIGURATION_INFO_2B ADDRESS 0x0044 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
	C_DATA_WIDTH BIT[15:0] R  

CONFIGURATION_INFO_3 ADDRESS 0x0050 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
	RCH_DEPTH BIT[31:24] R  
	BCH_DEPTH BIT[23:16] R  
	WCH_DEPTH BIT[15:8] R  
	ACH_DEPTH BIT[7:0] R  

CONFIGURATION_INFO_4 ADDRESS 0x0060 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
	REORDER_BUFFER_DEPTH BIT[15:8] R  
	REORDER_TABLE_DEPTH BIT[7:0] R  

CONFIGURATION_INFO_5A ADDRESS 0x0070 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
	ACH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_5B ADDRESS 0x0074 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
	WCH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_5C ADDRESS 0x0078 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
	BCH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_5D ADDRESS 0x007C R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
	RCH_PIPELINE_STAGES BIT[31:0] R  

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	BWMON_OVERFLOW BIT[1] R  
	BWMON_THRESHOLD_CROSSED BIT[0] R  

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	BWMON_OVERFLOW BIT[1] W  
	BWMON_THRESHOLD_CROSSED BIT[0] W  

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	BWMON_OVERFLOW BIT[1] RW  
	BWMON_THRESHOLD_CROSSED BIT[0] RW  

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x1F030003
	IDLE_HYSTERESIS BIT[31:24] RW  
	IDLE_CLOCK_ON_REQ_EN BIT[17] RW  
	IDLE_GATING_EN BIT[16] RW  
	MASTER_CLOCK_GATING_EN BIT[1] RW  
	CORE_CLOCK_GATING_EN BIT[0] RW  

CDC_CTRL ADDRESS 0x0208 RW NO_DOC
CDC_CTRL RESET_VALUE 0x00000000
	MASTER_CLOCK_DEMETA_SEL BIT[1] RW  
	CORE_CLOCK_DEMETA_SEL BIT[0] RW  

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000090
	WR_GATHER_BEATS BIT[31:28] RW  
	RD_GATHER_BEATS BIT[19:16] RW  
	NO_ARBLOCK BIT[7] RW  
	FAROB BIT[6] RW  
	NARROW_WRITES BIT[4] RW  
	RFU BIT[3] RW   NO_DOC
	FIODV BIT[2] RW  
	FIOSO BIT[1] RW  
	ORDERING_MODEL BIT[0] RW  
		RELAXED VALUE 0x0
		STRICT VALUE 0x1

REDIRECT_CTRL ADDRESS 0x0218 RW
REDIRECT_CTRL RESET_VALUE 0x00000000
	ARMSA BIT[31] RW  
	ARSP BIT[30] RW  
	RFU BIT[29] RW   NO_DOC
	ROCSSH BIT[11] RW  
	ROCOSH BIT[10] RW  
	ROCISH BIT[9] RW  
	ROCNSH BIT[8] RW  
	RICSSH BIT[7] RW  
	RICOSH BIT[6] RW  
	RICISH BIT[5] RW  
	RICNSH BIT[4] RW  
	RNCSSH BIT[3] RW  
	RNCOSH BIT[2] RW  
	RNCISH BIT[1] RW  
	RNCNSH BIT[0] RW  

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
	REG BIT[2:0] RW  

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW NO_DOC
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
	PRIORITYLVL BIT[9:8] RW  
	OVERRIDE_PRIORITYLVL BIT[0] RW  

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW NO_DOC
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24] RW  
	AMEMTYPE BIT[22:16] RW  
	APORTMREL BIT[13] RW  
	ATRANSIENT BIT[12] RW  
	ASHARED BIT[11] RW  
	AREDIRECT BIT[10] RW  
	AOOO BIT[9] RW  
	AINNERSHARED BIT[8] RW  
	OVERRIDE_APORTMREL BIT[7] RW  
	OVERRIDE_AREQPRIORITY BIT[6] RW  
	OVERRIDE_AMEMTYPE BIT[5] RW  
	OVERRIDE_ATRANSIENT BIT[4] RW  
	OVERRIDE_ASHARED BIT[3] RW  
	OVERRIDE_AREDIRECT BIT[2] RW  
	OVERRIDE_AOOO BIT[1] RW  
	OVERRIDE_AINNERSHARED BIT[0] RW  

WRITE_COMMAND_OVERRIDE_0 ADDRESS 0x0250 RW NO_DOC
WRITE_COMMAND_OVERRIDE_0 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24] RW  
	AMEMTYPE BIT[22:16] RW  
	APORTMREL BIT[13] RW  
	ATRANSIENT BIT[12] RW  
	ASHARED BIT[11] RW  
	AREDIRECT BIT[10] RW  
	AOOO BIT[9] RW  
	AINNERSHARED BIT[8] RW  
	OVERRIDE_APORTMREL BIT[7] RW  
	OVERRIDE_AREQPRIORITY BIT[6] RW  
	OVERRIDE_AMEMTYPE BIT[5] RW  
	OVERRIDE_ATRANSIENT BIT[4] RW  
	OVERRIDE_ASHARED BIT[3] RW  
	OVERRIDE_AREDIRECT BIT[2] RW  
	OVERRIDE_AOOO BIT[1] RW  
	OVERRIDE_AINNERSHARED BIT[0] RW  

WRITE_COMMAND_OVERRIDE_1 ADDRESS 0x0254 RW NO_DOC
WRITE_COMMAND_OVERRIDE_1 RESET_VALUE 0x00000000
	AFULL BIT[8] RW  
	OVERRIDE_AFULL BIT[0] RW  

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x40043210
	HASH_SELECT BIT[31:30] RW  
	INDEX BIT[19:0] RW  

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x40043210
	HASH_SELECT BIT[31:30] RW  
	INDEX BIT[19:0] RW  

BAMON ADDRESS 0x0278 RW
BAMON RESET_VALUE 0x00000700
	SAMPLING_DURATION BIT[10:8] RW  
		CYCLES_32 VALUE 0x0
		CYCLES_64 VALUE 0x1
		CYCLES_128 VALUE 0x2
		CYCLES_256 VALUE 0x3
		CYCLES_512 VALUE 0x4
		CYCLES_1024 VALUE 0x5
		CYCLES_2048 VALUE 0x6
		CYCLES_4096 VALUE 0x7
	EVENT_SEL BIT[6:0] RW  

BWMON_ENABLE ADDRESS 0x0280 RW
BWMON_ENABLE RESET_VALUE 0x80000000
	CLEAR_ON_INTR BIT[31] RW  
	THROTTLE_OFFSET BIT[20:16] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BWMON_CLEAR ADDRESS 0x0284 W
BWMON_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0] W  

BWMON_BYTE_COUNT ADDRESS 0x0288 R
BWMON_BYTE_COUNT RESET_VALUE 0x00000000
	BYTE_COUNT BIT[31:0] R  

BWMON_THRESHOLD ADDRESS 0x0290 RW
BWMON_THRESHOLD RESET_VALUE 0xFFFFFFFF
	THRESHOLD BIT[31:0] RW  

BWMON_MID_MASK ADDRESS 0x0298 RW
BWMON_MID_MASK RESET_VALUE 0x00000000
	MASK BIT[15:0] RW  

BWMON_MID_MATCH ADDRESS 0x029C RW
BWMON_MID_MATCH RESET_VALUE 0x00000000
	MATCH BIT[15:0] RW  

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0xFF0F0000
	QOS_POLICY_SEL BIT[31:24] RW  
	QOS_POLICY_SYNC_RATE BIT[19:16] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

STATUS_0A ADDRESS 0x0400 R NO_DOC
STATUS_0A RESET_VALUE 0x00000000
	FRONTEND_WR_PENDING BIT[23:16] R  
	FRONTEND_RD_PENDING BIT[7:0] R  

STATUS_0B ADDRESS 0x0404 R NO_DOC
STATUS_0B RESET_VALUE 0x00000000
	PIPE_COMMAND_BLOCK BIT[4:0] R  

STATUS_1A ADDRESS 0x0410 R NO_DOC
STATUS_1A RESET_VALUE 0x00000000
	FRONTEND_VALID_READY BIT[9:0] R  

STATUS_2A ADDRESS 0x0420 R NO_DOC
STATUS_2A RESET_VALUE 0x00000000
	WR_PENDING_PRE_BUF BIT[23:16] R  
	RD_PENDING_PRE_BUF BIT[7:0] R  

STATUS_2B ADDRESS 0x0424 R NO_DOC
STATUS_2B RESET_VALUE 0x00000000
	WR_PENDING_POST_BUF BIT[23:16] R  
	RD_PENDING_POST_BUF BIT[7:0] R  

STATUS_3A ADDRESS 0x0430 R NO_DOC
STATUS_3A RESET_VALUE 0x55111111
	RCB_DATA_RD_FULL BIT[31] R  
	RCB_DATA_RD_EMPTY BIT[30] R  
	RCB_CTRL_RD_FULL BIT[29] R  
	RCB_CTRL_RD_EMPTY BIT[28] R  
	RCB_DATA_WR_FULL BIT[27] R  
	RCB_DATA_WR_EMPTY BIT[26] R  
	RCB_CTRL_WR_FULL BIT[25] R  
	RCB_CTRL_WR_EMPTY BIT[24] R  
	BCB_RD_FULL BIT[21] R  
	BCB_RD_EMPTY BIT[20] R  
	BCB_WR_FULL BIT[17] R  
	BCB_WR_EMPTY BIT[16] R  
	WCB_RD_FULL BIT[13] R  
	WCB_RD_EMPTY BIT[12] R  
	WCB_WR_FULL BIT[9] R  
	WCB_WR_EMPTY BIT[8] R  
	ACB_RD_FULL BIT[5] R  
	ACB_RD_EMPTY BIT[4] R  
	ACB_WR_FULL BIT[1] R  
	ACB_WR_EMPTY BIT[0] R  

STATUS_3B ADDRESS 0x0434 R NO_DOC
STATUS_3B RESET_VALUE 0x00111111
	RGB_RD_FULL BIT[21] R  
	RGB_RD_EMPTY BIT[20] R  
	RGB_WR_FULL BIT[17] R  
	RGB_WR_EMPTY BIT[16] R  
	W2AB_RD_FULL BIT[13] R  
	W2AB_RD_EMPTY BIT[12] R  
	W2AB_WR_FULL BIT[9] R  
	W2AB_WR_EMPTY BIT[8] R  
	A2WB_RD_FULL BIT[5] R  
	A2WB_RD_EMPTY BIT[4] R  
	A2WB_WR_FULL BIT[1] R  
	A2WB_WR_EMPTY BIT[0] R  

BKE1_ENABLE ADDRESS 0x0800 RW
BKE1_ENABLE RESET_VALUE 0x00000000
	QOS_POLICY_SEL BIT[31:24] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE1_GRANT_PERIOD ADDRESS 0x0804 RW
BKE1_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE1_GRANT_COUNT ADDRESS 0x0808 RW
BKE1_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE1_THRESHOLD_HIGH ADDRESS 0x0820 RW
BKE1_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE1_THRESHOLD_MEDIUM ADDRESS 0x0824 RW
BKE1_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE1_THRESHOLD_LOW ADDRESS 0x0828 RW
BKE1_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE1_HEALTH_0 ADDRESS 0x0840 RW
BKE1_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE1_HEALTH_1 ADDRESS 0x0844 RW
BKE1_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE1_HEALTH_2 ADDRESS 0x0848 RW
BKE1_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE1_HEALTH_3 ADDRESS 0x084C RW
BKE1_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_ENABLE ADDRESS 0x0900 RW
BKE2_ENABLE RESET_VALUE 0x00000000
	QOS_POLICY_SEL BIT[31:24] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE2_GRANT_PERIOD ADDRESS 0x0904 RW
BKE2_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE2_GRANT_COUNT ADDRESS 0x0908 RW
BKE2_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE2_THRESHOLD_HIGH ADDRESS 0x0920 RW
BKE2_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE2_THRESHOLD_MEDIUM ADDRESS 0x0924 RW
BKE2_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE2_THRESHOLD_LOW ADDRESS 0x0928 RW
BKE2_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE2_HEALTH_0 ADDRESS 0x0940 RW
BKE2_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_HEALTH_1 ADDRESS 0x0944 RW
BKE2_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_HEALTH_2 ADDRESS 0x0948 RW
BKE2_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_HEALTH_3 ADDRESS 0x094C RW
BKE2_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_ENABLE ADDRESS 0x0A00 RW
BKE3_ENABLE RESET_VALUE 0x00000000
	QOS_POLICY_SEL BIT[31:24] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE3_GRANT_PERIOD ADDRESS 0x0A04 RW
BKE3_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE3_GRANT_COUNT ADDRESS 0x0A08 RW
BKE3_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE3_THRESHOLD_HIGH ADDRESS 0x0A20 RW
BKE3_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE3_THRESHOLD_MEDIUM ADDRESS 0x0A24 RW
BKE3_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE3_THRESHOLD_LOW ADDRESS 0x0A28 RW
BKE3_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE3_HEALTH_0 ADDRESS 0x0A40 RW
BKE3_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_HEALTH_1 ADDRESS 0x0A44 RW
BKE3_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_HEALTH_2 ADDRESS 0x0A48 RW
BKE3_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_HEALTH_3 ADDRESS 0x0A4C RW
BKE3_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_M_DSP_PROF (level 2)
----------------------------------------------------------------------------------------
bimc_m_dsp_prof MODULE OFFSET=BIMC+0x0000D000 MAX=BIMC+0x0000DFFF APRE=BIMC_M_DSP_PROF_ SPRE=BIMC_M_DSP_PROF_

COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
COMPONENT_INFO RESET_VALUE 0x00000202
	INSTANCE BIT[23:16] R   NO_CSR_TEST
	SUB_TYPE BIT[15:8] R  
		PROFILING VALUE 0x02
	TYPE BIT[7:0] R  
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_DOC
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	TENURE_WIDTH BIT[31:24] R   NO_CSR_TEST
	TRACKING_TABLE_DEPTH BIT[23:16] R   NO_CSR_TEST

CONFIGURATION_INFO_1 ADDRESS 0x0030 R NO_DOC
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	PIPE3_ACH_DEPTH BIT[31:24] R   NO_CSR_TEST
	PIPE2_ACH_DEPTH BIT[23:16] R   NO_CSR_TEST
	PIPE1_ACH_DEPTH BIT[15:8] R   NO_CSR_TEST
	PIPE0_ACH_DEPTH BIT[7:0] R   NO_CSR_TEST

CLOCK_CTRL ADDRESS 0x0200 RW NO_DOC
CLOCK_CTRL RESET_VALUE 0x00000003
	TENURE_CLOCK_GATING_EN BIT[1] RW  
	EVENT_CLOCK_GATING_EN BIT[0] RW  

MODE ADDRESS 0x0210 RW NO_DOC
MODE RESET_VALUE 0x70300700
	TENURE_SCALE_2 BIT[30:28] RW  
		SCALE_BY_1 VALUE 0x0
		SCALE_BY_2 VALUE 0x1
		SCALE_BY_3 VALUE 0x2
		SCALE_BY_4 VALUE 0x3
		SCALE_BY_5 VALUE 0x4
		SCALE_BY_6 VALUE 0x5
		SCALE_BY_7 VALUE 0x6
		SCALE_BY_8 VALUE 0x7
	WR_TENURE_MODE BIT[25:24] RW  
		WR_CMD_TO_BRESP VALUE 0x0
		WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
		WR_CMD_HANDSHAKE VALUE 0x2
		WR_RESP_HANDSHAKE VALUE 0x3
	TENURE_SCALE_1 BIT[22:20] RW  
		SCALE_BY_1 VALUE 0x0
		SCALE_BY_2 VALUE 0x1
		SCLAE_BY_4 VALUE 0x2
		SCALE_BY_8 VALUE 0x3
		SCALE_BY_16 VALUE 0x4
	RD_TENURE_MODE BIT[17:16] RW  
		RD_CMD_TO_FIRST_RDATA VALUE 0x0
		RD_CMD_TO_LAST_RDATA VALUE 0x1
		RD_CMD_HANDSHAKE VALUE 0x2
		RD_DATA_HANDSHAKE VALUE 0x3
	TENURE_SCALE_0 BIT[10:8] RW  
		SCALE_BY_2 VALUE 0x0
		SCALE_BY_4 VALUE 0x1
		SCALE_BY_8 VALUE 0x2
		SCALE_BY_16 VALUE 0x3
		SCALE_BY_32 VALUE 0x4
		SCALE_BY_64 VALUE 0x5
		SCALE_BY_128 VALUE 0x6
		SCALE_BY_256 VALUE 0x7
	BYTE_SCALING BIT[5] RW  
		SCALE_BY_BUS_WIDTH VALUE 0x0
		SCALE_BY_512 VALUE 0x1
	BEAT_SCALING BIT[4] RW  
		SCALE_BY_1 VALUE 0x0
		SCALE_BY_32 VALUE 0x1
	PROFILING_EN BIT[0] RW  

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW NO_DOC
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW NO_DOC
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

SWAY_SELECT ADDRESS 0x0220 RW NO_DOC
SWAY_SELECT RESET_VALUE 0x00000000
	SWAY BIT[2:0] RW  

MID_MASK ADDRESS 0x0230 RW NO_DOC
MID_MASK RESET_VALUE 0x00000000
	MID_MASK BIT[15:0] RW  

MID_MATCH ADDRESS 0x0234 RW NO_DOC
MID_MATCH RESET_VALUE 0x00000000
	MID_MATCH BIT[15:0] RW  

MID_INV_MATCH ADDRESS 0x0238 RW NO_DOC
MID_INV_MATCH RESET_VALUE 0x00000000
	MID_INV_MATCH BIT[0] RW  

ADDR_MASK_LOWER ADDRESS 0x0240 RW NO_DOC
ADDR_MASK_LOWER RESET_VALUE 0x00000000
	ADDR_MASK_LOWER BIT[31:0] RW  

ADDR_MASK_UPPER ADDRESS 0x0244 R NO_DOC
ADDR_MASK_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

ADDR_MATCH_LOWER ADDRESS 0x0248 RW NO_DOC
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
	ADDR_MATCH_LOWER BIT[31:0] RW  

ADDR_MATCH_UPPER ADDRESS 0x024C R NO_DOC
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

ADDR_INV_MATCH ADDRESS 0x0250 RW NO_DOC
ADDR_INV_MATCH RESET_VALUE 0x00000000
	ADDR_INV_MATCH BIT[0] RW  

ACH_MASK_0 ADDRESS 0x0260 RW NO_DOC
ACH_MASK_0 RESET_VALUE 0x00000000
	AINNERSHARED_MASK BIT[24] RW  
	AFULL_MASK BIT[16] RW  
	AEXCLUSIVE_MASK BIT[8] RW  
	ABURST_MASK BIT[0] RW  

ACH_MATCH_0 ADDRESS 0x0264 RW NO_DOC
ACH_MATCH_0 RESET_VALUE 0x00000000
	AINNERSHARED_MATCH BIT[24] RW  
	AFULL_MATCH BIT[16] RW  
	AEXCLUSIVE_MATCH BIT[8] RW  
	ABURST_MATCH BIT[0] RW  

ACH_MASK_1 ADDRESS 0x0270 RW NO_DOC
ACH_MASK_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MASK BIT[24] RW  
	AMEMTYPE_MASK BIT[22:16] RW  
	ALEN_MASK BIT[11:8] RW  
	AINST_MASK BIT[0] RW  

ACH_MATCH_1 ADDRESS 0x0274 RW NO_DOC
ACH_MATCH_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MATCH BIT[24] RW  
	AMEMTYPE_MATCH BIT[22:16] RW  
	ALEN_MATCH BIT[11:8] RW  
	AINST_MATCH BIT[0] RW  

ACH_INV_MATCH_1 ADDRESS 0x0278 RW NO_DOC
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
	AMEMTYPE_INV_MATCH BIT[16] RW  
	ALEN_INV_MATCH BIT[8] RW  

ACH_MASK_2 ADDRESS 0x0280 RW NO_DOC
ACH_MASK_2 RESET_VALUE 0x00000000
	APROTNS_MASK BIT[24] RW  
	APRIV_MASK BIT[16] RW  
	APORTMREL_MASK BIT[8] RW  
	AOOO_MASK BIT[0] RW  

ACH_MATCH_2 ADDRESS 0x0284 RW NO_DOC
ACH_MATCH_2 RESET_VALUE 0x00000000
	APROTNS_MATCH BIT[24] RW  
	APRIV_MATCH BIT[16] RW  
	APORTMREL_MATCH BIT[8] RW  
	AOOO_MATCH BIT[0] RW  

ACH_MASK_3 ADDRESS 0x0290 RW NO_DOC
ACH_MASK_3 RESET_VALUE 0x00000000
	ASHARED_MASK BIT[24] RW  
	AREQPRIORITY_MASK BIT[17:16] RW  
	AREDIRECT_MASK BIT[8] RW  
	ARDBEATNDXEN_MASK BIT[0] RW  

ACH_MATCH_3 ADDRESS 0x0294 RW NO_DOC
ACH_MATCH_3 RESET_VALUE 0x00000000
	ASHARED_MATCH BIT[24] RW  
	AREQPRIORITY_MATCH BIT[17:16] RW  
	AREDIRECT_MATCH BIT[8] RW  
	ARDBEATNDXEN_MATCH BIT[0] RW  

ACH_INV_MATCH_3 ADDRESS 0x0298 RW NO_DOC
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
	AREQPRIORITY_INV_MATCH BIT[16] RW  

ACH_MASK_4 ADDRESS 0x02A0 RW NO_DOC
ACH_MASK_4 RESET_VALUE 0x00000000
	AWRITE_MASK BIT[24] RW  
	AVMID_MASK BIT[20:16] RW  
	ATRANSIENT_MASK BIT[8] RW  
	ASIZE_MASK BIT[2:0] RW  

ACH_MATCH_4 ADDRESS 0x02A4 RW NO_DOC
ACH_MATCH_4 RESET_VALUE 0x00000000
	AWRITE_MATCH BIT[24] RW  
	AVMID_MATCH BIT[20:16] RW  
	ATRANSIENT_MATCH BIT[8] RW  
	ASIZE_MATCH BIT[2:0] RW  

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW NO_DOC
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
	AVMID_INV_MATCH BIT[16] RW  
	ASIZE_INV_MATCH BIT[0] RW  

ACH_MASK_5 ADDRESS 0x02B0 RW NO_DOC
ACH_MASK_5 RESET_VALUE 0x00000000
	ASECUREPROC_MASK BIT[0] RW  

ACH_MATCH_5 ADDRESS 0x02B4 RW NO_DOC
ACH_MATCH_5 RESET_VALUE 0x00000000
	ASECUREPROC_MATCH BIT[0] RW  

BCH_MASK ADDRESS 0x0300 RW NO_DOC
BCH_MASK RESET_VALUE 0x00000000
	BRESP_MASK BIT[1:0] RW  

BCH_MATCH ADDRESS 0x0304 RW NO_DOC
BCH_MATCH RESET_VALUE 0x00000000
	BRESP_MATCH BIT[1:0] RW  

BCH_INV_MATCH ADDRESS 0x0308 RW NO_DOC
BCH_INV_MATCH RESET_VALUE 0x00000000
	BRESP_INV_MATCH BIT[0] RW  

RCH_MASK ADDRESS 0x0340 RW NO_DOC
RCH_MASK RESET_VALUE 0x00000000
	RLAST_MASK BIT[8] RW  
	RRESP_MASK BIT[1:0] RW  

RCH_MATCH ADDRESS 0x0344 RW NO_DOC
RCH_MATCH RESET_VALUE 0x00000000
	RLAST_MATCH BIT[8] RW  
	RRESP_MATCH BIT[1:0] RW  

RCH_INV_MATCH ADDRESS 0x0348 RW NO_DOC
RCH_INV_MATCH RESET_VALUE 0x00000000
	RRESP_INV_MATCH BIT[0] RW  

RD_STATUS_n(n):(0)-(1) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R NO_DOC
RD_STATUS_0 RESET_VALUE 0x00000000
	RD_OUTSTANDING_OVERFLOW BIT[31] R  
	RD_OUTSTANDING_UNDERFLOW BIT[30] R  
	RD_OVERLAPPING_OVERFLOW BIT[29] R  
	RD_OUTSTANDING_MAX BIT[7:0] R  

WR_STATUS_n(n):(0)-(1) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R NO_DOC
WR_STATUS_0 RESET_VALUE 0x00000000
	WR_OUTSTANDING_OVERFLOW BIT[31] R  
	WR_OUTSTANDING_UNDERFLOW BIT[30] R  
	WR_OVERLAPPING_OVERFLOW BIT[29] R  
	WR_OUTSTANDING_MAX BIT[7:0] R  

TENURES_MISSED_n(n):(0)-(1) ARRAY 0x00000420+0x4*n
TENURES_MISSED_0 ADDRESS 0x0420 R NO_DOC
TENURES_MISSED_0 RESET_VALUE 0x00000000
	WR_TENURES_MISSED BIT[7:4] R  
	RD_TENURES_MISSED BIT[3:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_M_MCDMA_MPORT (level 2)
----------------------------------------------------------------------------------------
bimc_m_mcdma_mport MODULE OFFSET=BIMC+0x00010000 MAX=BIMC+0x00010FFF APRE=BIMC_M_MCDMA_MPORT_ SPRE=BIMC_M_MCDMA_MPORT_

COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
COMPONENT_INFO RESET_VALUE 0x00000102
	INSTANCE BIT[23:16] R   NO_CSR_TEST
	SUB_TYPE BIT[15:8] R  
		MASTERPORT VALUE 0x01
	TYPE BIT[7:0] R  
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
	SYNC_MODE BIT[31:24] R  
		ASYNC VALUE 0x00
		SYNC VALUE 0x01
		ISOSYNC VALUE 0x02
	CONNECTION_TYPE BIT[15:8] R  
		DIRECT VALUE 0x00
		CASCADE VALUE 0x01
	FUNCTIONALITY BIT[7:0] R  
		STUB VALUE 0x00
		OOO_ONLY VALUE 0x01
		INORDER VALUE 0x02
		REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	SWAY_CONNECTIVITY BIT[31:0] R  

CONFIGURATION_INFO_2A ADDRESS 0x0040 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
	M_DATA_WIDTH BIT[31:16] R  
	M_TID_WIDTH BIT[15:8] R  
	M_MID_WIDTH BIT[7:0] R  

CONFIGURATION_INFO_2B ADDRESS 0x0044 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
	C_DATA_WIDTH BIT[15:0] R  

CONFIGURATION_INFO_3 ADDRESS 0x0050 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
	RCH_DEPTH BIT[31:24] R  
	BCH_DEPTH BIT[23:16] R  
	WCH_DEPTH BIT[15:8] R  
	ACH_DEPTH BIT[7:0] R  

CONFIGURATION_INFO_4 ADDRESS 0x0060 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
	REORDER_BUFFER_DEPTH BIT[15:8] R  
	REORDER_TABLE_DEPTH BIT[7:0] R  

CONFIGURATION_INFO_5A ADDRESS 0x0070 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
	ACH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_5B ADDRESS 0x0074 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
	WCH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_5C ADDRESS 0x0078 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
	BCH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_5D ADDRESS 0x007C R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
	RCH_PIPELINE_STAGES BIT[31:0] R  

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	BWMON_OVERFLOW BIT[1] R  
	BWMON_THRESHOLD_CROSSED BIT[0] R  

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	BWMON_OVERFLOW BIT[1] W  
	BWMON_THRESHOLD_CROSSED BIT[0] W  

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	BWMON_OVERFLOW BIT[1] RW  
	BWMON_THRESHOLD_CROSSED BIT[0] RW  

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x1F030003
	IDLE_HYSTERESIS BIT[31:24] RW  
	IDLE_CLOCK_ON_REQ_EN BIT[17] RW  
	IDLE_GATING_EN BIT[16] RW  
	MASTER_CLOCK_GATING_EN BIT[1] RW  
	CORE_CLOCK_GATING_EN BIT[0] RW  

CDC_CTRL ADDRESS 0x0208 RW NO_DOC
CDC_CTRL RESET_VALUE 0x00000000
	MASTER_CLOCK_DEMETA_SEL BIT[1] RW  
	CORE_CLOCK_DEMETA_SEL BIT[0] RW  

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000090
	WR_GATHER_BEATS BIT[31:28] RW  
	RD_GATHER_BEATS BIT[19:16] RW  
	NO_ARBLOCK BIT[7] RW  
	FAROB BIT[6] RW  
	NARROW_WRITES BIT[4] RW  
	RFU BIT[3] RW   NO_DOC
	FIODV BIT[2] RW  
	FIOSO BIT[1] RW  
	ORDERING_MODEL BIT[0] RW  
		RELAXED VALUE 0x0
		STRICT VALUE 0x1

REDIRECT_CTRL ADDRESS 0x0218 RW
REDIRECT_CTRL RESET_VALUE 0x00000000
	ARMSA BIT[31] RW  
	ARSP BIT[30] RW  
	RFU BIT[29] RW   NO_DOC
	ROCSSH BIT[11] RW  
	ROCOSH BIT[10] RW  
	ROCISH BIT[9] RW  
	ROCNSH BIT[8] RW  
	RICSSH BIT[7] RW  
	RICOSH BIT[6] RW  
	RICISH BIT[5] RW  
	RICNSH BIT[4] RW  
	RNCSSH BIT[3] RW  
	RNCOSH BIT[2] RW  
	RNCISH BIT[1] RW  
	RNCNSH BIT[0] RW  

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
	REG BIT[2:0] RW  

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW NO_DOC
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
	PRIORITYLVL BIT[9:8] RW  
	OVERRIDE_PRIORITYLVL BIT[0] RW  

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW NO_DOC
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24] RW  
	AMEMTYPE BIT[22:16] RW  
	APORTMREL BIT[13] RW  
	ATRANSIENT BIT[12] RW  
	ASHARED BIT[11] RW  
	AREDIRECT BIT[10] RW  
	AOOO BIT[9] RW  
	AINNERSHARED BIT[8] RW  
	OVERRIDE_APORTMREL BIT[7] RW  
	OVERRIDE_AREQPRIORITY BIT[6] RW  
	OVERRIDE_AMEMTYPE BIT[5] RW  
	OVERRIDE_ATRANSIENT BIT[4] RW  
	OVERRIDE_ASHARED BIT[3] RW  
	OVERRIDE_AREDIRECT BIT[2] RW  
	OVERRIDE_AOOO BIT[1] RW  
	OVERRIDE_AINNERSHARED BIT[0] RW  

WRITE_COMMAND_OVERRIDE_0 ADDRESS 0x0250 RW NO_DOC
WRITE_COMMAND_OVERRIDE_0 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24] RW  
	AMEMTYPE BIT[22:16] RW  
	APORTMREL BIT[13] RW  
	ATRANSIENT BIT[12] RW  
	ASHARED BIT[11] RW  
	AREDIRECT BIT[10] RW  
	AOOO BIT[9] RW  
	AINNERSHARED BIT[8] RW  
	OVERRIDE_APORTMREL BIT[7] RW  
	OVERRIDE_AREQPRIORITY BIT[6] RW  
	OVERRIDE_AMEMTYPE BIT[5] RW  
	OVERRIDE_ATRANSIENT BIT[4] RW  
	OVERRIDE_ASHARED BIT[3] RW  
	OVERRIDE_AREDIRECT BIT[2] RW  
	OVERRIDE_AOOO BIT[1] RW  
	OVERRIDE_AINNERSHARED BIT[0] RW  

WRITE_COMMAND_OVERRIDE_1 ADDRESS 0x0254 RW NO_DOC
WRITE_COMMAND_OVERRIDE_1 RESET_VALUE 0x00000000
	AFULL BIT[8] RW  
	OVERRIDE_AFULL BIT[0] RW  

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x40043210
	HASH_SELECT BIT[31:30] RW  
	INDEX BIT[19:0] RW  

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x40043210
	HASH_SELECT BIT[31:30] RW  
	INDEX BIT[19:0] RW  

BAMON ADDRESS 0x0278 RW
BAMON RESET_VALUE 0x00000700
	SAMPLING_DURATION BIT[10:8] RW  
		CYCLES_32 VALUE 0x0
		CYCLES_64 VALUE 0x1
		CYCLES_128 VALUE 0x2
		CYCLES_256 VALUE 0x3
		CYCLES_512 VALUE 0x4
		CYCLES_1024 VALUE 0x5
		CYCLES_2048 VALUE 0x6
		CYCLES_4096 VALUE 0x7
	EVENT_SEL BIT[6:0] RW  

BWMON_ENABLE ADDRESS 0x0280 RW
BWMON_ENABLE RESET_VALUE 0x80000000
	CLEAR_ON_INTR BIT[31] RW  
	THROTTLE_OFFSET BIT[20:16] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BWMON_CLEAR ADDRESS 0x0284 W
BWMON_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0] W  

BWMON_BYTE_COUNT ADDRESS 0x0288 R
BWMON_BYTE_COUNT RESET_VALUE 0x00000000
	BYTE_COUNT BIT[31:0] R  

BWMON_THRESHOLD ADDRESS 0x0290 RW
BWMON_THRESHOLD RESET_VALUE 0xFFFFFFFF
	THRESHOLD BIT[31:0] RW  

BWMON_MID_MASK ADDRESS 0x0298 RW
BWMON_MID_MASK RESET_VALUE 0x00000000
	MASK BIT[15:0] RW  

BWMON_MID_MATCH ADDRESS 0x029C RW
BWMON_MID_MATCH RESET_VALUE 0x00000000
	MATCH BIT[15:0] RW  

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0xFF0F0000
	QOS_POLICY_SEL BIT[31:24] RW  
	QOS_POLICY_SYNC_RATE BIT[19:16] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

STATUS_0A ADDRESS 0x0400 R NO_DOC
STATUS_0A RESET_VALUE 0x00000000
	FRONTEND_WR_PENDING BIT[23:16] R  
	FRONTEND_RD_PENDING BIT[7:0] R  

STATUS_0B ADDRESS 0x0404 R NO_DOC
STATUS_0B RESET_VALUE 0x00000000
	PIPE_COMMAND_BLOCK BIT[4:0] R  

STATUS_1A ADDRESS 0x0410 R NO_DOC
STATUS_1A RESET_VALUE 0x00000000
	FRONTEND_VALID_READY BIT[9:0] R  

STATUS_2A ADDRESS 0x0420 R NO_DOC
STATUS_2A RESET_VALUE 0x00000000
	WR_PENDING_PRE_BUF BIT[23:16] R  
	RD_PENDING_PRE_BUF BIT[7:0] R  

STATUS_2B ADDRESS 0x0424 R NO_DOC
STATUS_2B RESET_VALUE 0x00000000
	WR_PENDING_POST_BUF BIT[23:16] R  
	RD_PENDING_POST_BUF BIT[7:0] R  

STATUS_3A ADDRESS 0x0430 R NO_DOC
STATUS_3A RESET_VALUE 0x55111111
	RCB_DATA_RD_FULL BIT[31] R  
	RCB_DATA_RD_EMPTY BIT[30] R  
	RCB_CTRL_RD_FULL BIT[29] R  
	RCB_CTRL_RD_EMPTY BIT[28] R  
	RCB_DATA_WR_FULL BIT[27] R  
	RCB_DATA_WR_EMPTY BIT[26] R  
	RCB_CTRL_WR_FULL BIT[25] R  
	RCB_CTRL_WR_EMPTY BIT[24] R  
	BCB_RD_FULL BIT[21] R  
	BCB_RD_EMPTY BIT[20] R  
	BCB_WR_FULL BIT[17] R  
	BCB_WR_EMPTY BIT[16] R  
	WCB_RD_FULL BIT[13] R  
	WCB_RD_EMPTY BIT[12] R  
	WCB_WR_FULL BIT[9] R  
	WCB_WR_EMPTY BIT[8] R  
	ACB_RD_FULL BIT[5] R  
	ACB_RD_EMPTY BIT[4] R  
	ACB_WR_FULL BIT[1] R  
	ACB_WR_EMPTY BIT[0] R  

STATUS_3B ADDRESS 0x0434 R NO_DOC
STATUS_3B RESET_VALUE 0x00111111
	RGB_RD_FULL BIT[21] R  
	RGB_RD_EMPTY BIT[20] R  
	RGB_WR_FULL BIT[17] R  
	RGB_WR_EMPTY BIT[16] R  
	W2AB_RD_FULL BIT[13] R  
	W2AB_RD_EMPTY BIT[12] R  
	W2AB_WR_FULL BIT[9] R  
	W2AB_WR_EMPTY BIT[8] R  
	A2WB_RD_FULL BIT[5] R  
	A2WB_RD_EMPTY BIT[4] R  
	A2WB_WR_FULL BIT[1] R  
	A2WB_WR_EMPTY BIT[0] R  

BKE1_ENABLE ADDRESS 0x0800 RW
BKE1_ENABLE RESET_VALUE 0x00000000
	QOS_POLICY_SEL BIT[31:24] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE1_GRANT_PERIOD ADDRESS 0x0804 RW
BKE1_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE1_GRANT_COUNT ADDRESS 0x0808 RW
BKE1_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE1_THRESHOLD_HIGH ADDRESS 0x0820 RW
BKE1_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE1_THRESHOLD_MEDIUM ADDRESS 0x0824 RW
BKE1_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE1_THRESHOLD_LOW ADDRESS 0x0828 RW
BKE1_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE1_HEALTH_0 ADDRESS 0x0840 RW
BKE1_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE1_HEALTH_1 ADDRESS 0x0844 RW
BKE1_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE1_HEALTH_2 ADDRESS 0x0848 RW
BKE1_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE1_HEALTH_3 ADDRESS 0x084C RW
BKE1_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_ENABLE ADDRESS 0x0900 RW
BKE2_ENABLE RESET_VALUE 0x00000000
	QOS_POLICY_SEL BIT[31:24] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE2_GRANT_PERIOD ADDRESS 0x0904 RW
BKE2_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE2_GRANT_COUNT ADDRESS 0x0908 RW
BKE2_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE2_THRESHOLD_HIGH ADDRESS 0x0920 RW
BKE2_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE2_THRESHOLD_MEDIUM ADDRESS 0x0924 RW
BKE2_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE2_THRESHOLD_LOW ADDRESS 0x0928 RW
BKE2_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE2_HEALTH_0 ADDRESS 0x0940 RW
BKE2_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_HEALTH_1 ADDRESS 0x0944 RW
BKE2_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_HEALTH_2 ADDRESS 0x0948 RW
BKE2_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_HEALTH_3 ADDRESS 0x094C RW
BKE2_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_ENABLE ADDRESS 0x0A00 RW
BKE3_ENABLE RESET_VALUE 0x00000000
	QOS_POLICY_SEL BIT[31:24] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE3_GRANT_PERIOD ADDRESS 0x0A04 RW
BKE3_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE3_GRANT_COUNT ADDRESS 0x0A08 RW
BKE3_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE3_THRESHOLD_HIGH ADDRESS 0x0A20 RW
BKE3_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE3_THRESHOLD_MEDIUM ADDRESS 0x0A24 RW
BKE3_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE3_THRESHOLD_LOW ADDRESS 0x0A28 RW
BKE3_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE3_HEALTH_0 ADDRESS 0x0A40 RW
BKE3_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_HEALTH_1 ADDRESS 0x0A44 RW
BKE3_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_HEALTH_2 ADDRESS 0x0A48 RW
BKE3_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_HEALTH_3 ADDRESS 0x0A4C RW
BKE3_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_M_MCDMA_PROF (level 2)
----------------------------------------------------------------------------------------
bimc_m_mcdma_prof MODULE OFFSET=BIMC+0x00011000 MAX=BIMC+0x00011FFF APRE=BIMC_M_MCDMA_PROF_ SPRE=BIMC_M_MCDMA_PROF_

COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
COMPONENT_INFO RESET_VALUE 0x00000202
	INSTANCE BIT[23:16] R   NO_CSR_TEST
	SUB_TYPE BIT[15:8] R  
		PROFILING VALUE 0x02
	TYPE BIT[7:0] R  
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_DOC
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	TENURE_WIDTH BIT[31:24] R   NO_CSR_TEST
	TRACKING_TABLE_DEPTH BIT[23:16] R   NO_CSR_TEST

CONFIGURATION_INFO_1 ADDRESS 0x0030 R NO_DOC
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	PIPE3_ACH_DEPTH BIT[31:24] R   NO_CSR_TEST
	PIPE2_ACH_DEPTH BIT[23:16] R   NO_CSR_TEST
	PIPE1_ACH_DEPTH BIT[15:8] R   NO_CSR_TEST
	PIPE0_ACH_DEPTH BIT[7:0] R   NO_CSR_TEST

CLOCK_CTRL ADDRESS 0x0200 RW NO_DOC
CLOCK_CTRL RESET_VALUE 0x00000003
	TENURE_CLOCK_GATING_EN BIT[1] RW  
	EVENT_CLOCK_GATING_EN BIT[0] RW  

MODE ADDRESS 0x0210 RW NO_DOC
MODE RESET_VALUE 0x70300700
	TENURE_SCALE_2 BIT[30:28] RW  
		SCALE_BY_1 VALUE 0x0
		SCALE_BY_2 VALUE 0x1
		SCALE_BY_3 VALUE 0x2
		SCALE_BY_4 VALUE 0x3
		SCALE_BY_5 VALUE 0x4
		SCALE_BY_6 VALUE 0x5
		SCALE_BY_7 VALUE 0x6
		SCALE_BY_8 VALUE 0x7
	WR_TENURE_MODE BIT[25:24] RW  
		WR_CMD_TO_BRESP VALUE 0x0
		WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
		WR_CMD_HANDSHAKE VALUE 0x2
		WR_RESP_HANDSHAKE VALUE 0x3
	TENURE_SCALE_1 BIT[22:20] RW  
		SCALE_BY_1 VALUE 0x0
		SCALE_BY_2 VALUE 0x1
		SCLAE_BY_4 VALUE 0x2
		SCALE_BY_8 VALUE 0x3
		SCALE_BY_16 VALUE 0x4
	RD_TENURE_MODE BIT[17:16] RW  
		RD_CMD_TO_FIRST_RDATA VALUE 0x0
		RD_CMD_TO_LAST_RDATA VALUE 0x1
		RD_CMD_HANDSHAKE VALUE 0x2
		RD_DATA_HANDSHAKE VALUE 0x3
	TENURE_SCALE_0 BIT[10:8] RW  
		SCALE_BY_2 VALUE 0x0
		SCALE_BY_4 VALUE 0x1
		SCALE_BY_8 VALUE 0x2
		SCALE_BY_16 VALUE 0x3
		SCALE_BY_32 VALUE 0x4
		SCALE_BY_64 VALUE 0x5
		SCALE_BY_128 VALUE 0x6
		SCALE_BY_256 VALUE 0x7
	BYTE_SCALING BIT[5] RW  
		SCALE_BY_BUS_WIDTH VALUE 0x0
		SCALE_BY_512 VALUE 0x1
	BEAT_SCALING BIT[4] RW  
		SCALE_BY_1 VALUE 0x0
		SCALE_BY_32 VALUE 0x1
	PROFILING_EN BIT[0] RW  

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW NO_DOC
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW NO_DOC
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

SWAY_SELECT ADDRESS 0x0220 RW NO_DOC
SWAY_SELECT RESET_VALUE 0x00000000
	SWAY BIT[2:0] RW  

MID_MASK ADDRESS 0x0230 RW NO_DOC
MID_MASK RESET_VALUE 0x00000000
	MID_MASK BIT[15:0] RW  

MID_MATCH ADDRESS 0x0234 RW NO_DOC
MID_MATCH RESET_VALUE 0x00000000
	MID_MATCH BIT[15:0] RW  

MID_INV_MATCH ADDRESS 0x0238 RW NO_DOC
MID_INV_MATCH RESET_VALUE 0x00000000
	MID_INV_MATCH BIT[0] RW  

ADDR_MASK_LOWER ADDRESS 0x0240 RW NO_DOC
ADDR_MASK_LOWER RESET_VALUE 0x00000000
	ADDR_MASK_LOWER BIT[31:0] RW  

ADDR_MASK_UPPER ADDRESS 0x0244 R NO_DOC
ADDR_MASK_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

ADDR_MATCH_LOWER ADDRESS 0x0248 RW NO_DOC
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
	ADDR_MATCH_LOWER BIT[31:0] RW  

ADDR_MATCH_UPPER ADDRESS 0x024C R NO_DOC
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

ADDR_INV_MATCH ADDRESS 0x0250 RW NO_DOC
ADDR_INV_MATCH RESET_VALUE 0x00000000
	ADDR_INV_MATCH BIT[0] RW  

ACH_MASK_0 ADDRESS 0x0260 RW NO_DOC
ACH_MASK_0 RESET_VALUE 0x00000000
	AINNERSHARED_MASK BIT[24] RW  
	AFULL_MASK BIT[16] RW  
	AEXCLUSIVE_MASK BIT[8] RW  
	ABURST_MASK BIT[0] RW  

ACH_MATCH_0 ADDRESS 0x0264 RW NO_DOC
ACH_MATCH_0 RESET_VALUE 0x00000000
	AINNERSHARED_MATCH BIT[24] RW  
	AFULL_MATCH BIT[16] RW  
	AEXCLUSIVE_MATCH BIT[8] RW  
	ABURST_MATCH BIT[0] RW  

ACH_MASK_1 ADDRESS 0x0270 RW NO_DOC
ACH_MASK_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MASK BIT[24] RW  
	AMEMTYPE_MASK BIT[22:16] RW  
	ALEN_MASK BIT[11:8] RW  
	AINST_MASK BIT[0] RW  

ACH_MATCH_1 ADDRESS 0x0274 RW NO_DOC
ACH_MATCH_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MATCH BIT[24] RW  
	AMEMTYPE_MATCH BIT[22:16] RW  
	ALEN_MATCH BIT[11:8] RW  
	AINST_MATCH BIT[0] RW  

ACH_INV_MATCH_1 ADDRESS 0x0278 RW NO_DOC
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
	AMEMTYPE_INV_MATCH BIT[16] RW  
	ALEN_INV_MATCH BIT[8] RW  

ACH_MASK_2 ADDRESS 0x0280 RW NO_DOC
ACH_MASK_2 RESET_VALUE 0x00000000
	APROTNS_MASK BIT[24] RW  
	APRIV_MASK BIT[16] RW  
	APORTMREL_MASK BIT[8] RW  
	AOOO_MASK BIT[0] RW  

ACH_MATCH_2 ADDRESS 0x0284 RW NO_DOC
ACH_MATCH_2 RESET_VALUE 0x00000000
	APROTNS_MATCH BIT[24] RW  
	APRIV_MATCH BIT[16] RW  
	APORTMREL_MATCH BIT[8] RW  
	AOOO_MATCH BIT[0] RW  

ACH_MASK_3 ADDRESS 0x0290 RW NO_DOC
ACH_MASK_3 RESET_VALUE 0x00000000
	ASHARED_MASK BIT[24] RW  
	AREQPRIORITY_MASK BIT[17:16] RW  
	AREDIRECT_MASK BIT[8] RW  
	ARDBEATNDXEN_MASK BIT[0] RW  

ACH_MATCH_3 ADDRESS 0x0294 RW NO_DOC
ACH_MATCH_3 RESET_VALUE 0x00000000
	ASHARED_MATCH BIT[24] RW  
	AREQPRIORITY_MATCH BIT[17:16] RW  
	AREDIRECT_MATCH BIT[8] RW  
	ARDBEATNDXEN_MATCH BIT[0] RW  

ACH_INV_MATCH_3 ADDRESS 0x0298 RW NO_DOC
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
	AREQPRIORITY_INV_MATCH BIT[16] RW  

ACH_MASK_4 ADDRESS 0x02A0 RW NO_DOC
ACH_MASK_4 RESET_VALUE 0x00000000
	AWRITE_MASK BIT[24] RW  
	AVMID_MASK BIT[20:16] RW  
	ATRANSIENT_MASK BIT[8] RW  
	ASIZE_MASK BIT[2:0] RW  

ACH_MATCH_4 ADDRESS 0x02A4 RW NO_DOC
ACH_MATCH_4 RESET_VALUE 0x00000000
	AWRITE_MATCH BIT[24] RW  
	AVMID_MATCH BIT[20:16] RW  
	ATRANSIENT_MATCH BIT[8] RW  
	ASIZE_MATCH BIT[2:0] RW  

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW NO_DOC
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
	AVMID_INV_MATCH BIT[16] RW  
	ASIZE_INV_MATCH BIT[0] RW  

ACH_MASK_5 ADDRESS 0x02B0 RW NO_DOC
ACH_MASK_5 RESET_VALUE 0x00000000
	ASECUREPROC_MASK BIT[0] RW  

ACH_MATCH_5 ADDRESS 0x02B4 RW NO_DOC
ACH_MATCH_5 RESET_VALUE 0x00000000
	ASECUREPROC_MATCH BIT[0] RW  

BCH_MASK ADDRESS 0x0300 RW NO_DOC
BCH_MASK RESET_VALUE 0x00000000
	BRESP_MASK BIT[1:0] RW  

BCH_MATCH ADDRESS 0x0304 RW NO_DOC
BCH_MATCH RESET_VALUE 0x00000000
	BRESP_MATCH BIT[1:0] RW  

BCH_INV_MATCH ADDRESS 0x0308 RW NO_DOC
BCH_INV_MATCH RESET_VALUE 0x00000000
	BRESP_INV_MATCH BIT[0] RW  

RCH_MASK ADDRESS 0x0340 RW NO_DOC
RCH_MASK RESET_VALUE 0x00000000
	RLAST_MASK BIT[8] RW  
	RRESP_MASK BIT[1:0] RW  

RCH_MATCH ADDRESS 0x0344 RW NO_DOC
RCH_MATCH RESET_VALUE 0x00000000
	RLAST_MATCH BIT[8] RW  
	RRESP_MATCH BIT[1:0] RW  

RCH_INV_MATCH ADDRESS 0x0348 RW NO_DOC
RCH_INV_MATCH RESET_VALUE 0x00000000
	RRESP_INV_MATCH BIT[0] RW  

RD_STATUS_n(n):(0)-(1) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R NO_DOC
RD_STATUS_0 RESET_VALUE 0x00000000
	RD_OUTSTANDING_OVERFLOW BIT[31] R  
	RD_OUTSTANDING_UNDERFLOW BIT[30] R  
	RD_OVERLAPPING_OVERFLOW BIT[29] R  
	RD_OUTSTANDING_MAX BIT[7:0] R  

WR_STATUS_n(n):(0)-(1) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R NO_DOC
WR_STATUS_0 RESET_VALUE 0x00000000
	WR_OUTSTANDING_OVERFLOW BIT[31] R  
	WR_OUTSTANDING_UNDERFLOW BIT[30] R  
	WR_OVERLAPPING_OVERFLOW BIT[29] R  
	WR_OUTSTANDING_MAX BIT[7:0] R  

TENURES_MISSED_n(n):(0)-(1) ARRAY 0x00000420+0x4*n
TENURES_MISSED_0 ADDRESS 0x0420 R NO_DOC
TENURES_MISSED_0 RESET_VALUE 0x00000000
	WR_TENURES_MISSED BIT[7:4] R  
	RD_TENURES_MISSED BIT[3:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_M_SYS_MPORT (level 2)
----------------------------------------------------------------------------------------
bimc_m_sys_mport MODULE OFFSET=BIMC+0x00014000 MAX=BIMC+0x00014FFF APRE=BIMC_M_SYS_MPORT_ SPRE=BIMC_M_SYS_MPORT_

COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
COMPONENT_INFO RESET_VALUE 0x00000102
	INSTANCE BIT[23:16] R   NO_CSR_TEST
	SUB_TYPE BIT[15:8] R  
		MASTERPORT VALUE 0x01
	TYPE BIT[7:0] R  
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
	SYNC_MODE BIT[31:24] R  
		ASYNC VALUE 0x00
		SYNC VALUE 0x01
		ISOSYNC VALUE 0x02
	CONNECTION_TYPE BIT[15:8] R  
		DIRECT VALUE 0x00
		CASCADE VALUE 0x01
	FUNCTIONALITY BIT[7:0] R  
		STUB VALUE 0x00
		OOO_ONLY VALUE 0x01
		INORDER VALUE 0x02
		REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	SWAY_CONNECTIVITY BIT[31:0] R  

CONFIGURATION_INFO_2A ADDRESS 0x0040 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
	M_DATA_WIDTH BIT[31:16] R  
	M_TID_WIDTH BIT[15:8] R  
	M_MID_WIDTH BIT[7:0] R  

CONFIGURATION_INFO_2B ADDRESS 0x0044 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
	C_DATA_WIDTH BIT[15:0] R  

CONFIGURATION_INFO_3 ADDRESS 0x0050 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
	RCH_DEPTH BIT[31:24] R  
	BCH_DEPTH BIT[23:16] R  
	WCH_DEPTH BIT[15:8] R  
	ACH_DEPTH BIT[7:0] R  

CONFIGURATION_INFO_4 ADDRESS 0x0060 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
	REORDER_BUFFER_DEPTH BIT[15:8] R  
	REORDER_TABLE_DEPTH BIT[7:0] R  

CONFIGURATION_INFO_5A ADDRESS 0x0070 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
	ACH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_5B ADDRESS 0x0074 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
	WCH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_5C ADDRESS 0x0078 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
	BCH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_5D ADDRESS 0x007C R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
	RCH_PIPELINE_STAGES BIT[31:0] R  

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	BWMON_OVERFLOW BIT[1] R  
	BWMON_THRESHOLD_CROSSED BIT[0] R  

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	BWMON_OVERFLOW BIT[1] W  
	BWMON_THRESHOLD_CROSSED BIT[0] W  

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	BWMON_OVERFLOW BIT[1] RW  
	BWMON_THRESHOLD_CROSSED BIT[0] RW  

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x1F030003
	IDLE_HYSTERESIS BIT[31:24] RW  
	IDLE_CLOCK_ON_REQ_EN BIT[17] RW  
	IDLE_GATING_EN BIT[16] RW  
	MASTER_CLOCK_GATING_EN BIT[1] RW  
	CORE_CLOCK_GATING_EN BIT[0] RW  

CDC_CTRL ADDRESS 0x0208 RW NO_DOC
CDC_CTRL RESET_VALUE 0x00000000
	MASTER_CLOCK_DEMETA_SEL BIT[1] RW  
	CORE_CLOCK_DEMETA_SEL BIT[0] RW  

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000090
	WR_GATHER_BEATS BIT[31:28] RW  
	RD_GATHER_BEATS BIT[19:16] RW  
	NO_ARBLOCK BIT[7] RW  
	FAROB BIT[6] RW  
	NARROW_WRITES BIT[4] RW  
	RFU BIT[3] RW   NO_DOC
	FIODV BIT[2] RW  
	FIOSO BIT[1] RW  
	ORDERING_MODEL BIT[0] RW  
		RELAXED VALUE 0x0
		STRICT VALUE 0x1

REDIRECT_CTRL ADDRESS 0x0218 RW
REDIRECT_CTRL RESET_VALUE 0x00000000
	ARMSA BIT[31] RW  
	ARSP BIT[30] RW  
	RFU BIT[29] RW   NO_DOC
	ROCSSH BIT[11] RW  
	ROCOSH BIT[10] RW  
	ROCISH BIT[9] RW  
	ROCNSH BIT[8] RW  
	RICSSH BIT[7] RW  
	RICOSH BIT[6] RW  
	RICISH BIT[5] RW  
	RICNSH BIT[4] RW  
	RNCSSH BIT[3] RW  
	RNCOSH BIT[2] RW  
	RNCISH BIT[1] RW  
	RNCNSH BIT[0] RW  

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
	REG BIT[2:0] RW  

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW NO_DOC
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
	PRIORITYLVL BIT[9:8] RW  
	OVERRIDE_PRIORITYLVL BIT[0] RW  

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW NO_DOC
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24] RW  
	AMEMTYPE BIT[22:16] RW  
	APORTMREL BIT[13] RW  
	ATRANSIENT BIT[12] RW  
	ASHARED BIT[11] RW  
	AREDIRECT BIT[10] RW  
	AOOO BIT[9] RW  
	AINNERSHARED BIT[8] RW  
	OVERRIDE_APORTMREL BIT[7] RW  
	OVERRIDE_AREQPRIORITY BIT[6] RW  
	OVERRIDE_AMEMTYPE BIT[5] RW  
	OVERRIDE_ATRANSIENT BIT[4] RW  
	OVERRIDE_ASHARED BIT[3] RW  
	OVERRIDE_AREDIRECT BIT[2] RW  
	OVERRIDE_AOOO BIT[1] RW  
	OVERRIDE_AINNERSHARED BIT[0] RW  

WRITE_COMMAND_OVERRIDE_0 ADDRESS 0x0250 RW NO_DOC
WRITE_COMMAND_OVERRIDE_0 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24] RW  
	AMEMTYPE BIT[22:16] RW  
	APORTMREL BIT[13] RW  
	ATRANSIENT BIT[12] RW  
	ASHARED BIT[11] RW  
	AREDIRECT BIT[10] RW  
	AOOO BIT[9] RW  
	AINNERSHARED BIT[8] RW  
	OVERRIDE_APORTMREL BIT[7] RW  
	OVERRIDE_AREQPRIORITY BIT[6] RW  
	OVERRIDE_AMEMTYPE BIT[5] RW  
	OVERRIDE_ATRANSIENT BIT[4] RW  
	OVERRIDE_ASHARED BIT[3] RW  
	OVERRIDE_AREDIRECT BIT[2] RW  
	OVERRIDE_AOOO BIT[1] RW  
	OVERRIDE_AINNERSHARED BIT[0] RW  

WRITE_COMMAND_OVERRIDE_1 ADDRESS 0x0254 RW NO_DOC
WRITE_COMMAND_OVERRIDE_1 RESET_VALUE 0x00000000
	AFULL BIT[8] RW  
	OVERRIDE_AFULL BIT[0] RW  

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x40043210
	HASH_SELECT BIT[31:30] RW  
	INDEX BIT[19:0] RW  

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x40043210
	HASH_SELECT BIT[31:30] RW  
	INDEX BIT[19:0] RW  

BAMON ADDRESS 0x0278 RW
BAMON RESET_VALUE 0x00000700
	SAMPLING_DURATION BIT[10:8] RW  
		CYCLES_32 VALUE 0x0
		CYCLES_64 VALUE 0x1
		CYCLES_128 VALUE 0x2
		CYCLES_256 VALUE 0x3
		CYCLES_512 VALUE 0x4
		CYCLES_1024 VALUE 0x5
		CYCLES_2048 VALUE 0x6
		CYCLES_4096 VALUE 0x7
	EVENT_SEL BIT[6:0] RW  

BWMON_ENABLE ADDRESS 0x0280 RW
BWMON_ENABLE RESET_VALUE 0x80000000
	CLEAR_ON_INTR BIT[31] RW  
	THROTTLE_OFFSET BIT[20:16] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BWMON_CLEAR ADDRESS 0x0284 W
BWMON_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0] W  

BWMON_BYTE_COUNT ADDRESS 0x0288 R
BWMON_BYTE_COUNT RESET_VALUE 0x00000000
	BYTE_COUNT BIT[31:0] R  

BWMON_THRESHOLD ADDRESS 0x0290 RW
BWMON_THRESHOLD RESET_VALUE 0xFFFFFFFF
	THRESHOLD BIT[31:0] RW  

BWMON_MID_MASK ADDRESS 0x0298 RW
BWMON_MID_MASK RESET_VALUE 0x00000000
	MASK BIT[15:0] RW  

BWMON_MID_MATCH ADDRESS 0x029C RW
BWMON_MID_MATCH RESET_VALUE 0x00000000
	MATCH BIT[15:0] RW  

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0xFF0F0000
	QOS_POLICY_SEL BIT[31:24] RW  
	QOS_POLICY_SYNC_RATE BIT[19:16] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

STATUS_0A ADDRESS 0x0400 R NO_DOC
STATUS_0A RESET_VALUE 0x00000000
	FRONTEND_WR_PENDING BIT[23:16] R  
	FRONTEND_RD_PENDING BIT[7:0] R  

STATUS_0B ADDRESS 0x0404 R NO_DOC
STATUS_0B RESET_VALUE 0x00000000
	PIPE_COMMAND_BLOCK BIT[4:0] R  

STATUS_1A ADDRESS 0x0410 R NO_DOC
STATUS_1A RESET_VALUE 0x00000000
	FRONTEND_VALID_READY BIT[9:0] R  

STATUS_2A ADDRESS 0x0420 R NO_DOC
STATUS_2A RESET_VALUE 0x00000000
	WR_PENDING_PRE_BUF BIT[23:16] R  
	RD_PENDING_PRE_BUF BIT[7:0] R  

STATUS_2B ADDRESS 0x0424 R NO_DOC
STATUS_2B RESET_VALUE 0x00000000
	WR_PENDING_POST_BUF BIT[23:16] R  
	RD_PENDING_POST_BUF BIT[7:0] R  

STATUS_3A ADDRESS 0x0430 R NO_DOC
STATUS_3A RESET_VALUE 0x55111111
	RCB_DATA_RD_FULL BIT[31] R  
	RCB_DATA_RD_EMPTY BIT[30] R  
	RCB_CTRL_RD_FULL BIT[29] R  
	RCB_CTRL_RD_EMPTY BIT[28] R  
	RCB_DATA_WR_FULL BIT[27] R  
	RCB_DATA_WR_EMPTY BIT[26] R  
	RCB_CTRL_WR_FULL BIT[25] R  
	RCB_CTRL_WR_EMPTY BIT[24] R  
	BCB_RD_FULL BIT[21] R  
	BCB_RD_EMPTY BIT[20] R  
	BCB_WR_FULL BIT[17] R  
	BCB_WR_EMPTY BIT[16] R  
	WCB_RD_FULL BIT[13] R  
	WCB_RD_EMPTY BIT[12] R  
	WCB_WR_FULL BIT[9] R  
	WCB_WR_EMPTY BIT[8] R  
	ACB_RD_FULL BIT[5] R  
	ACB_RD_EMPTY BIT[4] R  
	ACB_WR_FULL BIT[1] R  
	ACB_WR_EMPTY BIT[0] R  

STATUS_3B ADDRESS 0x0434 R NO_DOC
STATUS_3B RESET_VALUE 0x00111111
	RGB_RD_FULL BIT[21] R  
	RGB_RD_EMPTY BIT[20] R  
	RGB_WR_FULL BIT[17] R  
	RGB_WR_EMPTY BIT[16] R  
	W2AB_RD_FULL BIT[13] R  
	W2AB_RD_EMPTY BIT[12] R  
	W2AB_WR_FULL BIT[9] R  
	W2AB_WR_EMPTY BIT[8] R  
	A2WB_RD_FULL BIT[5] R  
	A2WB_RD_EMPTY BIT[4] R  
	A2WB_WR_FULL BIT[1] R  
	A2WB_WR_EMPTY BIT[0] R  

BKE1_ENABLE ADDRESS 0x0800 RW
BKE1_ENABLE RESET_VALUE 0x00000000
	QOS_POLICY_SEL BIT[31:24] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE1_GRANT_PERIOD ADDRESS 0x0804 RW
BKE1_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE1_GRANT_COUNT ADDRESS 0x0808 RW
BKE1_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE1_THRESHOLD_HIGH ADDRESS 0x0820 RW
BKE1_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE1_THRESHOLD_MEDIUM ADDRESS 0x0824 RW
BKE1_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE1_THRESHOLD_LOW ADDRESS 0x0828 RW
BKE1_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE1_HEALTH_0 ADDRESS 0x0840 RW
BKE1_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE1_HEALTH_1 ADDRESS 0x0844 RW
BKE1_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE1_HEALTH_2 ADDRESS 0x0848 RW
BKE1_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE1_HEALTH_3 ADDRESS 0x084C RW
BKE1_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_ENABLE ADDRESS 0x0900 RW
BKE2_ENABLE RESET_VALUE 0x00000000
	QOS_POLICY_SEL BIT[31:24] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE2_GRANT_PERIOD ADDRESS 0x0904 RW
BKE2_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE2_GRANT_COUNT ADDRESS 0x0908 RW
BKE2_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE2_THRESHOLD_HIGH ADDRESS 0x0920 RW
BKE2_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE2_THRESHOLD_MEDIUM ADDRESS 0x0924 RW
BKE2_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE2_THRESHOLD_LOW ADDRESS 0x0928 RW
BKE2_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE2_HEALTH_0 ADDRESS 0x0940 RW
BKE2_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_HEALTH_1 ADDRESS 0x0944 RW
BKE2_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_HEALTH_2 ADDRESS 0x0948 RW
BKE2_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE2_HEALTH_3 ADDRESS 0x094C RW
BKE2_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_ENABLE ADDRESS 0x0A00 RW
BKE3_ENABLE RESET_VALUE 0x00000000
	QOS_POLICY_SEL BIT[31:24] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BKE3_GRANT_PERIOD ADDRESS 0x0A04 RW
BKE3_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0] RW  

BKE3_GRANT_COUNT ADDRESS 0x0A08 RW
BKE3_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0] RW  

BKE3_THRESHOLD_HIGH ADDRESS 0x0A20 RW
BKE3_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE3_THRESHOLD_MEDIUM ADDRESS 0x0A24 RW
BKE3_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE3_THRESHOLD_LOW ADDRESS 0x0A28 RW
BKE3_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

BKE3_HEALTH_0 ADDRESS 0x0A40 RW
BKE3_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_HEALTH_1 ADDRESS 0x0A44 RW
BKE3_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_HEALTH_2 ADDRESS 0x0A48 RW
BKE3_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31] RW  
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

BKE3_HEALTH_3 ADDRESS 0x0A4C RW
BKE3_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8] RW  
	PRIORITYLVL BIT[1:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_M_SYS_PROF (level 2)
----------------------------------------------------------------------------------------
bimc_m_sys_prof MODULE OFFSET=BIMC+0x00015000 MAX=BIMC+0x00015FFF APRE=BIMC_M_SYS_PROF_ SPRE=BIMC_M_SYS_PROF_

COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
COMPONENT_INFO RESET_VALUE 0x00000202
	INSTANCE BIT[23:16] R   NO_CSR_TEST
	SUB_TYPE BIT[15:8] R  
		PROFILING VALUE 0x02
	TYPE BIT[7:0] R  
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_DOC
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	TENURE_WIDTH BIT[31:24] R   NO_CSR_TEST
	TRACKING_TABLE_DEPTH BIT[23:16] R   NO_CSR_TEST

CONFIGURATION_INFO_1 ADDRESS 0x0030 R NO_DOC
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	PIPE3_ACH_DEPTH BIT[31:24] R   NO_CSR_TEST
	PIPE2_ACH_DEPTH BIT[23:16] R   NO_CSR_TEST
	PIPE1_ACH_DEPTH BIT[15:8] R   NO_CSR_TEST
	PIPE0_ACH_DEPTH BIT[7:0] R   NO_CSR_TEST

CLOCK_CTRL ADDRESS 0x0200 RW NO_DOC
CLOCK_CTRL RESET_VALUE 0x00000003
	TENURE_CLOCK_GATING_EN BIT[1] RW  
	EVENT_CLOCK_GATING_EN BIT[0] RW  

MODE ADDRESS 0x0210 RW NO_DOC
MODE RESET_VALUE 0x70300700
	TENURE_SCALE_2 BIT[30:28] RW  
		SCALE_BY_1 VALUE 0x0
		SCALE_BY_2 VALUE 0x1
		SCALE_BY_3 VALUE 0x2
		SCALE_BY_4 VALUE 0x3
		SCALE_BY_5 VALUE 0x4
		SCALE_BY_6 VALUE 0x5
		SCALE_BY_7 VALUE 0x6
		SCALE_BY_8 VALUE 0x7
	WR_TENURE_MODE BIT[25:24] RW  
		WR_CMD_TO_BRESP VALUE 0x0
		WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
		WR_CMD_HANDSHAKE VALUE 0x2
		WR_RESP_HANDSHAKE VALUE 0x3
	TENURE_SCALE_1 BIT[22:20] RW  
		SCALE_BY_1 VALUE 0x0
		SCALE_BY_2 VALUE 0x1
		SCLAE_BY_4 VALUE 0x2
		SCALE_BY_8 VALUE 0x3
		SCALE_BY_16 VALUE 0x4
	RD_TENURE_MODE BIT[17:16] RW  
		RD_CMD_TO_FIRST_RDATA VALUE 0x0
		RD_CMD_TO_LAST_RDATA VALUE 0x1
		RD_CMD_HANDSHAKE VALUE 0x2
		RD_DATA_HANDSHAKE VALUE 0x3
	TENURE_SCALE_0 BIT[10:8] RW  
		SCALE_BY_2 VALUE 0x0
		SCALE_BY_4 VALUE 0x1
		SCALE_BY_8 VALUE 0x2
		SCALE_BY_16 VALUE 0x3
		SCALE_BY_32 VALUE 0x4
		SCALE_BY_64 VALUE 0x5
		SCALE_BY_128 VALUE 0x6
		SCALE_BY_256 VALUE 0x7
	BYTE_SCALING BIT[5] RW  
		SCALE_BY_BUS_WIDTH VALUE 0x0
		SCALE_BY_512 VALUE 0x1
	BEAT_SCALING BIT[4] RW  
		SCALE_BY_1 VALUE 0x0
		SCALE_BY_32 VALUE 0x1
	PROFILING_EN BIT[0] RW  

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW NO_DOC
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW NO_DOC
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0] RW  

SWAY_SELECT ADDRESS 0x0220 RW NO_DOC
SWAY_SELECT RESET_VALUE 0x00000000
	SWAY BIT[2:0] RW  

MID_MASK ADDRESS 0x0230 RW NO_DOC
MID_MASK RESET_VALUE 0x00000000
	MID_MASK BIT[15:0] RW  

MID_MATCH ADDRESS 0x0234 RW NO_DOC
MID_MATCH RESET_VALUE 0x00000000
	MID_MATCH BIT[15:0] RW  

MID_INV_MATCH ADDRESS 0x0238 RW NO_DOC
MID_INV_MATCH RESET_VALUE 0x00000000
	MID_INV_MATCH BIT[0] RW  

ADDR_MASK_LOWER ADDRESS 0x0240 RW NO_DOC
ADDR_MASK_LOWER RESET_VALUE 0x00000000
	ADDR_MASK_LOWER BIT[31:0] RW  

ADDR_MASK_UPPER ADDRESS 0x0244 R NO_DOC
ADDR_MASK_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

ADDR_MATCH_LOWER ADDRESS 0x0248 RW NO_DOC
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
	ADDR_MATCH_LOWER BIT[31:0] RW  

ADDR_MATCH_UPPER ADDRESS 0x024C R NO_DOC
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

ADDR_INV_MATCH ADDRESS 0x0250 RW NO_DOC
ADDR_INV_MATCH RESET_VALUE 0x00000000
	ADDR_INV_MATCH BIT[0] RW  

ACH_MASK_0 ADDRESS 0x0260 RW NO_DOC
ACH_MASK_0 RESET_VALUE 0x00000000
	AINNERSHARED_MASK BIT[24] RW  
	AFULL_MASK BIT[16] RW  
	AEXCLUSIVE_MASK BIT[8] RW  
	ABURST_MASK BIT[0] RW  

ACH_MATCH_0 ADDRESS 0x0264 RW NO_DOC
ACH_MATCH_0 RESET_VALUE 0x00000000
	AINNERSHARED_MATCH BIT[24] RW  
	AFULL_MATCH BIT[16] RW  
	AEXCLUSIVE_MATCH BIT[8] RW  
	ABURST_MATCH BIT[0] RW  

ACH_MASK_1 ADDRESS 0x0270 RW NO_DOC
ACH_MASK_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MASK BIT[24] RW  
	AMEMTYPE_MASK BIT[22:16] RW  
	ALEN_MASK BIT[11:8] RW  
	AINST_MASK BIT[0] RW  

ACH_MATCH_1 ADDRESS 0x0274 RW NO_DOC
ACH_MATCH_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MATCH BIT[24] RW  
	AMEMTYPE_MATCH BIT[22:16] RW  
	ALEN_MATCH BIT[11:8] RW  
	AINST_MATCH BIT[0] RW  

ACH_INV_MATCH_1 ADDRESS 0x0278 RW NO_DOC
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
	AMEMTYPE_INV_MATCH BIT[16] RW  
	ALEN_INV_MATCH BIT[8] RW  

ACH_MASK_2 ADDRESS 0x0280 RW NO_DOC
ACH_MASK_2 RESET_VALUE 0x00000000
	APROTNS_MASK BIT[24] RW  
	APRIV_MASK BIT[16] RW  
	APORTMREL_MASK BIT[8] RW  
	AOOO_MASK BIT[0] RW  

ACH_MATCH_2 ADDRESS 0x0284 RW NO_DOC
ACH_MATCH_2 RESET_VALUE 0x00000000
	APROTNS_MATCH BIT[24] RW  
	APRIV_MATCH BIT[16] RW  
	APORTMREL_MATCH BIT[8] RW  
	AOOO_MATCH BIT[0] RW  

ACH_MASK_3 ADDRESS 0x0290 RW NO_DOC
ACH_MASK_3 RESET_VALUE 0x00000000
	ASHARED_MASK BIT[24] RW  
	AREQPRIORITY_MASK BIT[17:16] RW  
	AREDIRECT_MASK BIT[8] RW  
	ARDBEATNDXEN_MASK BIT[0] RW  

ACH_MATCH_3 ADDRESS 0x0294 RW NO_DOC
ACH_MATCH_3 RESET_VALUE 0x00000000
	ASHARED_MATCH BIT[24] RW  
	AREQPRIORITY_MATCH BIT[17:16] RW  
	AREDIRECT_MATCH BIT[8] RW  
	ARDBEATNDXEN_MATCH BIT[0] RW  

ACH_INV_MATCH_3 ADDRESS 0x0298 RW NO_DOC
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
	AREQPRIORITY_INV_MATCH BIT[16] RW  

ACH_MASK_4 ADDRESS 0x02A0 RW NO_DOC
ACH_MASK_4 RESET_VALUE 0x00000000
	AWRITE_MASK BIT[24] RW  
	AVMID_MASK BIT[20:16] RW  
	ATRANSIENT_MASK BIT[8] RW  
	ASIZE_MASK BIT[2:0] RW  

ACH_MATCH_4 ADDRESS 0x02A4 RW NO_DOC
ACH_MATCH_4 RESET_VALUE 0x00000000
	AWRITE_MATCH BIT[24] RW  
	AVMID_MATCH BIT[20:16] RW  
	ATRANSIENT_MATCH BIT[8] RW  
	ASIZE_MATCH BIT[2:0] RW  

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW NO_DOC
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
	AVMID_INV_MATCH BIT[16] RW  
	ASIZE_INV_MATCH BIT[0] RW  

ACH_MASK_5 ADDRESS 0x02B0 RW NO_DOC
ACH_MASK_5 RESET_VALUE 0x00000000
	ASECUREPROC_MASK BIT[0] RW  

ACH_MATCH_5 ADDRESS 0x02B4 RW NO_DOC
ACH_MATCH_5 RESET_VALUE 0x00000000
	ASECUREPROC_MATCH BIT[0] RW  

BCH_MASK ADDRESS 0x0300 RW NO_DOC
BCH_MASK RESET_VALUE 0x00000000
	BRESP_MASK BIT[1:0] RW  

BCH_MATCH ADDRESS 0x0304 RW NO_DOC
BCH_MATCH RESET_VALUE 0x00000000
	BRESP_MATCH BIT[1:0] RW  

BCH_INV_MATCH ADDRESS 0x0308 RW NO_DOC
BCH_INV_MATCH RESET_VALUE 0x00000000
	BRESP_INV_MATCH BIT[0] RW  

RCH_MASK ADDRESS 0x0340 RW NO_DOC
RCH_MASK RESET_VALUE 0x00000000
	RLAST_MASK BIT[8] RW  
	RRESP_MASK BIT[1:0] RW  

RCH_MATCH ADDRESS 0x0344 RW NO_DOC
RCH_MATCH RESET_VALUE 0x00000000
	RLAST_MATCH BIT[8] RW  
	RRESP_MATCH BIT[1:0] RW  

RCH_INV_MATCH ADDRESS 0x0348 RW NO_DOC
RCH_INV_MATCH RESET_VALUE 0x00000000
	RRESP_INV_MATCH BIT[0] RW  

RD_STATUS_n(n):(0)-(1) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R NO_DOC
RD_STATUS_0 RESET_VALUE 0x00000000
	RD_OUTSTANDING_OVERFLOW BIT[31] R  
	RD_OUTSTANDING_UNDERFLOW BIT[30] R  
	RD_OVERLAPPING_OVERFLOW BIT[29] R  
	RD_OUTSTANDING_MAX BIT[7:0] R  

WR_STATUS_n(n):(0)-(1) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R NO_DOC
WR_STATUS_0 RESET_VALUE 0x00000000
	WR_OUTSTANDING_OVERFLOW BIT[31] R  
	WR_OUTSTANDING_UNDERFLOW BIT[30] R  
	WR_OVERLAPPING_OVERFLOW BIT[29] R  
	WR_OUTSTANDING_MAX BIT[7:0] R  

TENURES_MISSED_n(n):(0)-(1) ARRAY 0x00000420+0x4*n
TENURES_MISSED_0 ADDRESS 0x0420 R NO_DOC
TENURES_MISSED_0 RESET_VALUE 0x00000000
	WR_TENURES_MISSED BIT[7:4] R  
	RD_TENURES_MISSED BIT[3:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_S_DDR0_SCMO (level 2)
----------------------------------------------------------------------------------------
bimc_s_ddr0_scmo MODULE OFFSET=BIMC+0x00030000 MAX=BIMC+0x00030FFF APRE=BIMC_S_DDR0_SCMO_ SPRE=BIMC_S_DDR0_SCMO_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000403
	INSTANCE BIT[23:16] R   NO_CSR_TEST
	SUB_TYPE BIT[15:8] R  
		RESERVED VALUE 0x00
		SLAVE_WAY VALUE 0x01
		XPU VALUE 0x02
		ARBITER VALUE 0x03
		SCMO VALUE 0x04
	TYPE BIT[7:0] R  
		RESERVED VALUE 0x00
		GLOBAL VALUE 0x01
		MASTER_PORT VALUE 0x02
		SLAVE_WAY VALUE 0x03

HW_INFO ADDRESS 0x0010 R
HW_INFO RESET_VALUE 0x02000101
	MAJOR BIT[31:24] R  
	BRANCH BIT[23:16] R  
	MINOR BIT[15:8] R  
	ECO BIT[7:0] R  

CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_CSR_TEST
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	DATA_WIDTH BIT[31:16] R  
	TID_WIDTH BIT[15:8] R  
	MID_WIDTH BIT[7:0] R  

CONFIGURATION_INFO_1 ADDRESS 0x0030 R NO_CSR_TEST
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY BIT[31:0] R  

CONFIGURATION_INFO_2 ADDRESS 0x0040 R NO_CSR_TEST
CONFIGURATION_INFO_2 RESET_VALUE 0x00000000
	NUM_GLOBAL_MONS BIT[23:16] R  
	VMID_WIDTH BIT[7:0] R  

CONFIGURATION_INFO_3 ADDRESS 0x0050 R NO_CSR_TEST
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
	RCH0_CTRL_DEPTH BIT[31:24] R  
	RCH0_DEPTH BIT[23:16] R  
	BCH_DEPTH BIT[15:8] R  
	WCH_DEPTH BIT[7:0] R  

CONFIGURATION_INFO_4 ADDRESS 0x0060 R NO_CSR_TEST
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
	RCH1_CTRL_DEPTH BIT[15:8] R  
	RCH1_DEPTH BIT[7:0] R  

CONFIGURATION_INFO_5 ADDRESS 0x0070 R NO_CSR_TEST
CONFIGURATION_INFO_5 RESET_VALUE 0x00000000
	DPE_CQ_DEPTH BIT[15:8] R  
	DDR_BUS_WIDTH BIT[7:0] R  

CONFIGURATION_INFO_6 ADDRESS 0x0080 R NO_CSR_TEST
CONFIGURATION_INFO_6 RESET_VALUE 0x00000000
	WBUFC_PIPE BIT[12] R  
	RDOPT_PIPE BIT[8] R  
	ACHAN_INTF_PIPE BIT[4] R  
	ADDR_DECODE_HT BIT[0] R  

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	ERR_OCCURRED BIT[0] R  

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	IRQ_CLR BIT[0] W  

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	IRQ_EN BIT[0] RW  

ESYN_ADDR ADDRESS 0x0120 R
ESYN_ADDR RESET_VALUE 0x00000000
	ERR_ADDR_L BIT[31:0] R  

ESYN_APACKET_0 ADDRESS 0x0128 R
ESYN_APACKET_0 RESET_VALUE 0x00000000
	ERR_ATID BIT[31:16] R  
	ERR_AMID BIT[15:0] R  

ESYN_APACKET_1 ADDRESS 0x012C R
ESYN_APACKET_1 RESET_VALUE 0x00000000
	ERR_CODE BIT[24] R  
		NO_ERROR VALUE 0x0
		ADDRESS_DECODE_ERROR VALUE 0x1
	ERR_ALEN BIT[19:16] R  
	ERR_ASIZE BIT[15:13] R  
	ERR_ABURST BIT[12] R  
	ERR_AEXCLUSIVE BIT[8] R  
	ERR_APROTNS BIT[4] R  
	ERR_AOOORD BIT[2] R  
	ERR_AOOOWR BIT[1] R  
	ERR_AWRITE BIT[0] R  

ESYN_APACKET_2 ADDRESS 0x0130 R
ESYN_APACKET_2 RESET_VALUE 0x00000000
	ERR_AVMID BIT[4:0] R  

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00111111
	RFU_31_21 BIT[31:21] RW   NO_DOC
	CFG_WR_CORE_CG_EN BIT[20] RW  
	PEN_CMD_CG_EN BIT[16] RW  
	RCH_CG_EN BIT[12] RW  
	FLUSH_CG_EN BIT[8] RW  
	WCH_CG_EN BIT[4] RW  
	ACH_CG_EN BIT[0] RW  

SLV_INTERLEAVE_CFG ADDRESS 0x0400 RW
SLV_INTERLEAVE_CFG RESET_VALUE 0x00000000
	RANK_INTERLEAVE BIT[9:8] RW  
		DISABLE VALUE 0x0
		RANK_INTLV_1K VALUE 0x1
		RANK_INTLV_2K VALUE 0x2
		RANK_INTLV_4K VALUE 0x3
	RFU_7_5 BIT[7:5] RW   NO_DOC
	INTERLEAVE_CS1 BIT[4] RW  
		DISABLED VALUE 0x0
		INT_1K VALUE 0x1
	RFU_3_1 BIT[3:1] RW   NO_DOC
	INTERLEAVE_CS0 BIT[0] RW  
		DISABLED VALUE 0x0
		INT_1K VALUE 0x1

ADDR_BASE_CSn(n):(0)-(1) ARRAY 0x00000410+0x4*n
ADDR_BASE_CS0 ADDRESS 0x0410 RW
ADDR_BASE_CS0 RESET_VALUE 0x00000000
	RFU_15_10 BIT[15:10] RW   NO_DOC
	ADDR_BASE BIT[9:1] RW  
	RFU_1_0 BIT[0] RW   NO_DOC

ADDR_MAP_CSn(n):(0)-(1) ARRAY 0x00000420+0x4*n
ADDR_MAP_CS0 ADDRESS 0x0420 RW
ADDR_MAP_CS0 RESET_VALUE 0x00000000
	RANK_EN BIT[15] RW  
		RANK_NOT_PRESENT VALUE 0x0
		RANK_IS_PRESENT VALUE 0x1
	RFU_14_13 BIT[14:13] RW   NO_DOC
	ADDR_MODE BIT[12] RW  
		RKRBC VALUE 0x0
		RKBRC VALUE 0x1
	RFU_11_9 BIT[11:9] RW   NO_DOC
	BANK_SIZE BIT[8] RW  
		BANKS_4 VALUE 0x0
		BANKS_8 VALUE 0x1
	RFU_7 BIT[7] RW   NO_DOC
	ROW_SIZE BIT[6:4] RW  
		ROWS_13 VALUE 0x0
		ROWS_14 VALUE 0x1
		ROWS_15 VALUE 0x2
		ROWS_16 VALUE 0x3
		ROWS_17 VALUE 0x4
	RFU_3_2 BIT[3:2] RW   NO_DOC
	COL_SIZE BIT[1:0] RW  
		COLS_8 VALUE 0x0
		COLS_9 VALUE 0x1
		COLS_10 VALUE 0x2
		COLS_11 VALUE 0x3

ADDR_MASK_CSn(n):(0)-(1) ARRAY 0x00000430+0x4*n
ADDR_MASK_CS0 ADDRESS 0x0430 RW
ADDR_MASK_CS0 RESET_VALUE 0x00000000
	RFU_15_10 BIT[15:10] RW   NO_DOC
	ADDR_MASK BIT[9:1] RW  
		RESERVED VALUE 0x000
		DENSITY_8GB VALUE 0x100
		DENSITY_4GB VALUE 0x180
		DENSITY_2GB VALUE 0x1C0
		DENSITY_1GB VALUE 0x1E0
		DENSITY_512MB VALUE 0x1F0
		DENSITY_256MB VALUE 0x1F8
		DENSITY_128MB VALUE 0x1FC
		DENSITY_64MB VALUE 0x1FE
		DENSITY_32MB VALUE 0x1FF
	RFU_1_0 BIT[0] RW   NO_DOC

SLV_STATUS ADDRESS 0x0450 R
SLV_STATUS RESET_VALUE 0x00000031
	PEN_CLREXMON_EVENT BIT[26] R  
	CLREXMONACK BIT[25] R  
	CLREXMONREQ BIT[24] R  
	GLOBAL_MONS_IN_USE BIT[23:8] R  
	RANK_IDLE BIT[5:4] R  
	SLAVE_IDLE BIT[0] R  

GLOBAL_MON_CFG ADDRESS 0x0460 RW
GLOBAL_MON_CFG RESET_VALUE 0x00000010
	EXMON_QSB2_1_EN BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RFU_7 BIT[7] RW   NO_DOC
	EXCMD_ADDR_GRAN BIT[6:4] RW  
		GRANULARITY_64_BIT VALUE 0x0
		GRANULARITY_128_BIT VALUE 0x1
		GRANULARITY_256_BIT VALUE 0x2
		GRANULARITY_512_BIT VALUE 0x3
		GRANULARITY_1024_BIT VALUE 0x4
	RFU_3_2 BIT[3:2] RW   NO_DOC
	CLR_EXMON_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EXRD_RESP BIT[0] RW  
		EXOKAY_OR_OKAY VALUE 0x0
		EXOKAY_ONLY VALUE 0x1

CMD_BUF_CFG ADDRESS 0x0500 RW
CMD_BUF_CFG RESET_VALUE 0x00000001
	RFU_11_10 BIT[11:10] RW   NO_DOC
	CMD_ORDERING BIT[9:8] RW  
		REORDERING VALUE 0x0
		IN_ORDER_PER_MASTER VALUE 0x1
		IN_ORDER_GLOBALLY VALUE 0x2
		RESERVED VALUE 0x3
	HP_CMD_AREQPRIO_MAP BIT[4] RW  
		PRIORITY3 VALUE 0x0
		PRIORITY3_AND_2 VALUE 0x1
	RFU_3 BIT[3] RW   NO_DOC
	HP_CMD_Q_DEPTH BIT[2:0] RW  
		BUFFERS_0 VALUE 0x0
		BUFFERS_2 VALUE 0x1
		BUFFERS_3 VALUE 0x2
		BUFFERS_4 VALUE 0x3
		BUFFERS_5 VALUE 0x4
		BUFFERS_6 VALUE 0x5

CMD_BUF_STATUS ADDRESS 0x0520 R
CMD_BUF_STATUS RESET_VALUE 0x00000000
	HP_CMD_BUF_ENTRIES_IN_USE BIT[7:4] R  
	LP_CMD_BUF_ENTRIES_IN_USE BIT[3:0] R  

RCH_SELECT ADDRESS 0x0540 RW
RCH_SELECT RESET_VALUE 0x00000000
	DYNAMIC_RCH_SELECT BIT[31:16] RW  
		DISABLE VALUE 0x0000
		ENABLE VALUE 0x0001
	RCH_PORTS BIT[15:0] RW  
		RCH0 VALUE 0x0000
		RCH1 VALUE 0x0001

RCH_BKPR_CFG ADDRESS 0x0544 RW
RCH_BKPR_CFG RESET_VALUE 0x00000000
	RCH1_FIFO_BKPR_HI_TH BIT[31:24] RW  
	RCH1_FIFO_BKPR_LO_TH BIT[23:16] RW  
	RCH0_FIFO_BKPR_HI_TH BIT[15:8] RW  
	RCH0_FIFO_BKPR_LO_TH BIT[7:0] RW  

RCH_STATUS ADDRESS 0x0560 R
RCH_STATUS RESET_VALUE 0x00011111
	PRQ_FIFO_FULL BIT[17] R  
	PRQ_FIFO_EMPTY BIT[16] R  
	RCH1_QUAL_FIFO_FULL BIT[13] R  
	RCH1_QUAL_FIFO_EMPTY BIT[12] R  
	RCH1_DATA_FIFO_FULL BIT[9] R  
	RCH1_DATA_FIFO_EMPTY BIT[8] R  
	RCH0_QUAL_FIFO_FULL BIT[5] R  
	RCH0_QUAL_FIFO_EMPTY BIT[4] R  
	RCH0_DATA_FIFO_FULL BIT[1] R  
	RCH0_DATA_FIFO_EMPTY BIT[0] R  

WCH_BUF_CFG ADDRESS 0x0580 RW
WCH_BUF_CFG RESET_VALUE 0x00000000
	RFU_7_5 BIT[7:5] RW   NO_DOC
	WRITE_BLOCK_READ BIT[4] RW  
	RFU_3_1 BIT[3:1] RW   NO_DOC
	COALESCE_EN BIT[0] RW  

WCH_STATUS ADDRESS 0x05A0 R
WCH_STATUS RESET_VALUE 0x00000511
	COALESC_FSM_STATE BIT[16:10] R  
	BRESP_FIFO_FULL BIT[9] R  
	BRESP_FIFO_EMPTY BIT[8] R  
	WDATA_FIFO_FULL BIT[5] R  
	WDATA_FIFO_EMPTY BIT[4] R  
	WBUF_FULL BIT[1] R  
	WBUF_EMPTY BIT[0] R  

FLUSH_CFG ADDRESS 0x05C0 RW
FLUSH_CFG RESET_VALUE 0x00000000
	BL16_ALIGN_FLUSH_EN BIT[31] RW  
	RFU_30_29 BIT[30:29] RW   NO_DOC
	FLUSH_IN_ORDER BIT[28] RW  
	RFU_27_26 BIT[27:26] RW   NO_DOC
	FLUSH_IDLE_DELAY BIT[25:16] RW  
	RFU_15_12 BIT[15:12] RW   NO_DOC
	FLUSH_UPPER_LIMIT BIT[11:8] RW  
	RFU_7_4 BIT[7:4] RW   NO_DOC
	FLUSH_LOWER_LIMIT BIT[3:0] RW  

FLUSH_CMD ADDRESS 0x05C4 RW
FLUSH_CMD RESET_VALUE 0x00000000
	RFU_3_2 BIT[3:2] RW   NO_DOC
	FLUSH_ALL_BUF BIT[1:0] RW   NO_CSR_TEST

CMD_OPT_CFG0 ADDRESS 0x0700 RW
CMD_OPT_CFG0 RESET_VALUE 0x07010000
	DPE_DYN_HPCQ_DEPTH BIT[31:29] RW  
		DPE_UNIFIED_CQ VALUE 0x0
		DPE_HPCQ_DEPTH_1 VALUE 0x1
		DPE_HPCQ_DEPTH_2 VALUE 0x2
		DPE_HPCQ_DEPTH_3 VALUE 0x3
		DPE_HPCQ_DEPTH_4 VALUE 0x4
		DPE_HPCQ_DEPTH_5 VALUE 0x5
		DPE_HPCQ_DEPTH_6 VALUE 0x6
		DPE_HPCQ_DEPTH_7 VALUE 0x7
	DPE_DYN_CQ_DEPTH_EN BIT[28] RW  
	DPE_DYN_CQ_DEPTH BIT[27:24] RW  
		DPE_CQ_DEPTH_1 VALUE 0x0
		DPE_CQ_DEPTH_2 VALUE 0x1
		DPE_CQ_DEPTH_3 VALUE 0x2
		DPE_CQ_DEPTH_4 VALUE 0x3
		DPE_CQ_DEPTH_5 VALUE 0x4
		DPE_CQ_DEPTH_6 VALUE 0x5
		DPE_CQ_DEPTH_7 VALUE 0x6
		DPE_CQ_DEPTH_8 VALUE 0x7
	RFU_23_21 BIT[23:21] RW   NO_DOC
	IGNORE_BANK_UNAVL BIT[20] RW  
	RFU_19_18 BIT[19:18] RW   NO_DOC
	MASK_CMDOUT_PRI BIT[17:16] RW  
		NO_MASK VALUE 0x0
		AREQ_AND_TIMEOUT_MASK VALUE 0x1
		TIMEOUT_MASK_ONLY VALUE 0x2
		RESERVED VALUE 0x3
	RFU_15_13 BIT[15:13] RW   NO_DOC
	DPE_CMD_REORDERING BIT[12] RW  
	RFU_11_9 BIT[11:9] RW   NO_DOC
	WR_OPT_EN BIT[8] RW  
	RFU_7_5 BIT[7:5] RW   NO_DOC
	RD_OPT_EN BIT[4] RW  
	RFU_3_1 BIT[3:1] RW   NO_DOC
	PAGE_MGMT_POLICY BIT[0] RW  
		KEEP_PAGE_OPEN VALUE 0x0
		CLOSE_AFTER_EACH_ACCESS VALUE 0x1

CMD_OPT_CFG1 ADDRESS 0x0704 RW
CMD_OPT_CFG1 RESET_VALUE 0x00000000
	HSTP_CMD_TIMEOUT_BYPASS BIT[31] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RFU_30_29 BIT[30:29] RW   NO_DOC
	HSTP_CMD_TIMEOUT BIT[28:24] RW  
		RESERVED VALUE 0x00
	RFU_23_21 BIT[23:21] RW   NO_DOC
	HP_CMD_TIMEOUT BIT[20:16] RW  
		RESERVED VALUE 0x00
	RFU_15_13 BIT[15:13] RW   NO_DOC
	MP_CMD_TIMEOUT BIT[12:8] RW  
		RESERVED VALUE 0x00
	RFU_7_5 BIT[7:5] RW   NO_DOC
	LP_CMD_TIMEOUT BIT[4:0] RW  
		RESERVED VALUE 0x00

CMD_OPT_CFG2 ADDRESS 0x0708 RW
CMD_OPT_CFG2 RESET_VALUE 0x00000000
	RFU_15_12 BIT[15:12] RW   NO_DOC
	RWOPT_WR_CMD_TIMEOUT BIT[11:8] RW  
		RESERVED VALUE 0x0
	RWOPT_RD_CMD_TIMEOUT_BYPASS BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RFU_6_4 BIT[6:4] RW   NO_DOC
	RWOPT_RD_CMD_TIMEOUT BIT[3:0] RW  
		RESERVED VALUE 0x0

CMD_OPT_CFG3 ADDRESS 0x070C RW
CMD_OPT_CFG3 RESET_VALUE 0x00000000
	RFU_31_21 BIT[31:21] RW   NO_DOC
	WROPT_CMD_TIMEOUT BIT[20:16] RW  
		RESERVED VALUE 0x00
	RFU_15_5 BIT[15:5] RW   NO_DOC
	FLUSH_CMD_TIMEOUT BIT[4:0] RW  
		RESERVED VALUE 0x00

CMD_OPT_CFG4 ADDRESS 0x0710 RW
CMD_OPT_CFG4 RESET_VALUE 0x00000000
	RFU_7_5 BIT[7:5] RW   NO_DOC
	MASK_WRQ_FULL BIT[4] RW  
	RFU_3_1 BIT[3:1] RW   NO_DOC
	MASK_RDQ_FULL BIT[0] RW  

DPE_CQ_STATUS ADDRESS 0x0720 R
DPE_CQ_STATUS RESET_VALUE 0x00000000
	DPE_HP_CQ_ENTRIES_IN_USE BIT[7:4] R  
	DPE_LP_CQ_ENTRIES_IN_USE BIT[3:0] R  

FSP_STATUS ADDRESS 0x0A40 RW
FSP_STATUS RESET_VALUE 0x00000000
	FREQ_SET_POINT_REG_IN_USE BIT[2:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_S_DDR0_ARB (level 2)
----------------------------------------------------------------------------------------
bimc_s_ddr0_arb MODULE OFFSET=BIMC+0x00031000 MAX=BIMC+0x00031FFF APRE=BIMC_S_DDR0_ARB_ SPRE=BIMC_S_DDR0_ARB_

COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
COMPONENT_INFO RESET_VALUE 0x00000203
	INSTANCE BIT[23:16] R   NO_CSR_TEST
	SUB_TYPE BIT[15:8] R  
		ARBITER VALUE 0x02
	TYPE BIT[7:0] R  
		SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_DOC
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	LAYERS BIT[31:16] R   NO_CSR_TEST
	WGB_DEPTH BIT[15:8] R   NO_CSR_TEST
	FUNCTIONALITY BIT[7:0] R   NO_CSR_TEST
		ROUND_ROBIN VALUE 0x00
		FAIR_ROUND_ROBIN VALUE 0x01
		PRIORITY_RR VALUE 0x02
		PRIORITY_FRR VALUE 0x03
		TIERED_RR VALUE 0x04

CONFIGURATION_INFO_1A ADDRESS 0x0030 R NO_DOC
CONFIGURATION_INFO_1A RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY_LAYER0 BIT[31:0] R   NO_CSR_TEST

CONFIGURATION_INFO_1B ADDRESS 0x0034 R NO_DOC
CONFIGURATION_INFO_1B RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY_LAYER1 BIT[31:0] R   NO_CSR_TEST

CONFIGURATION_INFO_2 ADDRESS 0x0040 R NO_DOC
CONFIGURATION_INFO_2 RESET_VALUE 0x00000000
	ARB2SW_PIPELINE_STAGES BIT[31:0] R   NO_CSR_TEST

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	BWMON_OVERFLOW BIT[1] R  
	BWMON_THRESHOLD_CROSSED BIT[0] R  

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	BWMON_OVERFLOW BIT[1] W  
	BWMON_THRESHOLD_CROSSED BIT[0] W  

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	BWMON_OVERFLOW BIT[1] RW  
	BWMON_THRESHOLD_CROSSED BIT[0] RW  

CLOCK_CTRL ADDRESS 0x0200 RW NO_DOC
CLOCK_CTRL RESET_VALUE 0x00000001
	CORE_CLOCK_GATING_EN BIT[0] RW  

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
	WR_GRANTS_AHEAD BIT[31:28] RW  
	ALLOW_DURING_LOCK_AREQ BIT[11:10] RW  
	ALLOW_DURING_LOCK BIT[9:8] RW  
	LOCK_EN BIT[4] RW  
	PRIORITY_RR_EN BIT[0] RW  

MASTERn_GRANTS(n):(0)-(3) ARRAY 0x00000220+0x4*n
MASTER0_GRANTS ADDRESS 0x0220 RW
MASTER0_GRANTS RESET_VALUE 0x00000000
	RESTRICT_RD_DURING_WR BIT[15] RW  
	RD_GRANTS_DURING_WR BIT[3:0] RW  

BAMON ADDRESS 0x0500 RW
BAMON RESET_VALUE 0x00000700
	SAMPLING_DURATION BIT[10:8] RW  
		CYCLES_32 VALUE 0x0
		CYCLES_64 VALUE 0x1
		CYCLES_128 VALUE 0x2
		CYCLES_256 VALUE 0x3
		CYCLES_512 VALUE 0x4
		CYCLES_1024 VALUE 0x5
		CYCLES_2048 VALUE 0x6
		CYCLES_4096 VALUE 0x7
	EVENT_SEL BIT[6:0] RW  

BWMON_ENABLE ADDRESS 0x0510 RW
BWMON_ENABLE RESET_VALUE 0x80000000
	CLEAR_ON_INTR BIT[31] RW  
	THROTTLE_OFFSET BIT[20:16] RW  
	SCALING_FACTOR BIT[4] RW  
	ENABLE BIT[0] RW  

BWMON_CLEAR ADDRESS 0x0514 W
BWMON_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0] W  

BWMON_BYTE_COUNT ADDRESS 0x0518 R
BWMON_BYTE_COUNT RESET_VALUE 0x00000000
	BYTE_COUNT BIT[31:0] R  

BWMON_THRESHOLD ADDRESS 0x0520 RW
BWMON_THRESHOLD RESET_VALUE 0xFFFFFFFF
	THRESHOLD BIT[31:0] RW  

BWMON_MID_MASK ADDRESS 0x0528 RW
BWMON_MID_MASK RESET_VALUE 0x00000000
	MASK BIT[15:0] RW  

BWMON_MID_MATCH ADDRESS 0x052C RW
BWMON_MID_MATCH RESET_VALUE 0x00000000
	MATCH BIT[15:0] RW  

STATUS_0A ADDRESS 0x0800 R NO_DOC
STATUS_0A RESET_VALUE 0x00000000
	WR_PENDING BIT[23:16] R  
	RD_PENDING BIT[7:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_S_SYS_SWAY (level 2)
----------------------------------------------------------------------------------------
bimc_s_sys_sway MODULE OFFSET=BIMC+0x0003C000 MAX=BIMC+0x0003CFFF APRE=BIMC_S_SYS_SWAY_ SPRE=BIMC_S_SYS_SWAY_

COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
COMPONENT_INFO RESET_VALUE 0x00000103
	INSTANCE BIT[23:16] R   NO_CSR_TEST
	SUB_TYPE BIT[15:8] R  
		SLAVEWAY VALUE 0x01
	TYPE BIT[7:0] R  
		SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_0 RESET_VALUE 0x01000001
	SYNC_MODE BIT[31:24] R  
		ASYNC VALUE 0x00
		SYNC VALUE 0x01
		ISOSYNC VALUE 0x02
	FUNCTIONALITY BIT[7:0] R  
		STUB VALUE 0x00
		SLAVEWAY VALUE 0x01

CONFIGURATION_INFO_1 ADDRESS 0x0030 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY BIT[31:0] R  

CONFIGURATION_INFO_2 ADDRESS 0x0040 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_2 RESET_VALUE 0x00000000
	S_DATA_WIDTH BIT[31:16] R  
	S_TID_WIDTH BIT[15:8] R  
	S_MID_WIDTH BIT[7:0] R  

CONFIGURATION_INFO_3 ADDRESS 0x0050 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
	RCH0_DEPTH BIT[31:24] R  
	BCH_DEPTH BIT[23:16] R  
	WCH_DEPTH BIT[15:8] R  
	ACH_DEPTH BIT[7:0] R  

CONFIGURATION_INFO_4 ADDRESS 0x0060 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
	DUAL_RCH_EN BIT[31] R  
	RCH1_DEPTH BIT[7:0] R  

CONFIGURATION_INFO_5 ADDRESS 0x0070 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_5 RESET_VALUE 0x00000000
	QOS_EN BIT[31] R  

CONFIGURATION_INFO_6A ADDRESS 0x0080 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_6A RESET_VALUE 0x00000000
	ACH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_6B ADDRESS 0x0084 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_6B RESET_VALUE 0x00000000
	WCH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_6C ADDRESS 0x0088 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_6C RESET_VALUE 0x00000000
	BCH_PIPELINE_STAGES BIT[31:0] R  

CONFIGURATION_INFO_6D ADDRESS 0x008C R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_6D RESET_VALUE 0x00000000
	RCH_PIPELINE_STAGES BIT[31:0] R  

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	RFU BIT[1:0] R  

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	RFU BIT[1:0] W  

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	RFU BIT[1:0] RW  

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x1F030003
	IDLE_HYSTERESIS BIT[31:24] RW  
	IDLE_CLOCK_ON_REQ_EN BIT[17] RW  
	IDLE_GATING_EN BIT[16] RW  
	SLAVE_CLOCK_GATING_EN BIT[1] RW  
	CORE_CLOCK_GATING_EN BIT[0] RW  

CDC_CTRL ADDRESS 0x0208 RW NO_DOC
CDC_CTRL RESET_VALUE 0x00000000
	SLAVE_CLOCK_DEMETA_SEL BIT[1] RW  
	CORE_CLOCK_DEMETA_SEL BIT[0] RW  

RCH_SELECT ADDRESS 0x0210 R
RCH_SELECT RESET_VALUE 0x00000000
	UNUSED BIT[3:0] R  

MAX_OUTSTANDING_REQUESTS ADDRESS 0x0220 RW NO_DOC
MAX_OUTSTANDING_REQUESTS RESET_VALUE 0x00001F1F
	WRITE BIT[15:8] RW  
	READ BIT[7:0] RW  

GATHERING ADDRESS 0x0230 RW
GATHERING RESET_VALUE 0x00000000
	RD_GATHER_BEATS BIT[3:0] RW  

MODE ADDRESS 0x0240 RW
MODE RESET_VALUE 0x00000001
	RFU_1 BIT[31] RW   NO_DOC
	RESTRICT_ONE_PER_MASTER BIT[6] RW  
	CONVERT_16BYTE_EXCL BIT[5] RW  
	CONVERT_ALL_EXCL BIT[4] RW  
	RFU_0 BIT[3:1] RW   NO_DOC
	BURST_SPLIT BIT[0] RW  

READ_COMMAND_OVERRIDE ADDRESS 0x0250 RW NO_DOC
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	ASNOOP BIT[27:24] RW  
	AMEMTYPE BIT[22:16] RW  
	APORTMREL BIT[11] RW  
	ASHARED BIT[9] RW  
	AINNERSHARED BIT[8] RW  
	OVERRIDE_ASNOOP BIT[7] RW  
	OVERRIDE_AMEMTYPE BIT[6] RW  
	OVERRIDE_APORTMREL BIT[3] RW  
	OVERRIDE_ASHARED BIT[1] RW  
	OVERRIDE_AINNERSHARED BIT[0] RW  

WRITE_COMMAND_OVERRIDE ADDRESS 0x0260 RW NO_DOC
WRITE_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	ASNOOP BIT[27:24] RW  
	AMEMTYPE BIT[22:16] RW  
	APORTMREL BIT[11] RW  
	AUNIQUE BIT[10] RW  
	ASHARED BIT[9] RW  
	AINNERSHARED BIT[8] RW  
	OVERRIDE_ASNOOP BIT[7] RW  
	OVERRIDE_AMEMTYPE BIT[6] RW  
	OVERRIDE_APORTMREL BIT[3] RW  
	OVERRIDE_AUNIQUE BIT[2] RW  
	OVERRIDE_ASHARED BIT[1] RW  
	OVERRIDE_AINNERSHARED BIT[0] RW  

STATUS_0A ADDRESS 0x0400 R NO_DOC
STATUS_0A RESET_VALUE 0x00000000
	WR_PENDING_PRE_BUF BIT[23:16] R  
	RD_PENDING_PRE_BUF BIT[7:0] R  

STATUS_0B ADDRESS 0x0404 R NO_DOC
STATUS_0B RESET_VALUE 0x00000000
	WR_PENDING_POST_BUF BIT[23:16] R  
	RD_PENDING_POST_BUF BIT[7:0] R  

STATUS_0C ADDRESS 0x0408 R NO_DOC
STATUS_0C RESET_VALUE 0x00000000
	RDQ_FULL BIT[23:20] R  
	WRQ_FULL BIT[11:8] R  
	CMDQ_FULL BIT[3:0] R  

STATUS_0D ADDRESS 0x040C R NO_DOC
STATUS_0D RESET_VALUE 0x00000000
	RDQ_ALMOST_FULL BIT[23:20] R  
	WRQ_ALMOST_FULL BIT[11:8] R  
	CMDQ_ALMOST_FULL BIT[3:0] R  

STATUS_1A ADDRESS 0x0410 R NO_DOC
STATUS_1A RESET_VALUE 0x55111111
	RCB0_DATA_RD_FULL BIT[31] R  
	RCB0_DATA_RD_EMPTY BIT[30] R  
	RCB0_CTRL_RD_FULL BIT[29] R  
	RCB0_CTRL_RD_EMPTY BIT[28] R  
	RCB0_DATA_WR_FULL BIT[27] R  
	RCB0_DATA_WR_EMPTY BIT[26] R  
	RCB0_CTRL_WR_FULL BIT[25] R  
	RCB0_CTRL_WR_EMPTY BIT[24] R  
	BCB_RD_FULL BIT[21] R  
	BCB_RD_EMPTY BIT[20] R  
	BCB_WR_FULL BIT[17] R  
	BCB_WR_EMPTY BIT[16] R  
	WCB_RD_FULL BIT[13] R  
	WCB_RD_EMPTY BIT[12] R  
	WCB_WR_FULL BIT[9] R  
	WCB_WR_EMPTY BIT[8] R  
	ACB_RD_FULL BIT[5] R  
	ACB_RD_EMPTY BIT[4] R  
	ACB_WR_FULL BIT[1] R  
	ACB_WR_EMPTY BIT[0] R  

STATUS_1B ADDRESS 0x0414 R NO_DOC
STATUS_1B RESET_VALUE 0x11111111
	WIB_RD_FULL BIT[29] R  
	WIB_RD_EMPTY BIT[28] R  
	WIB_WR_FULL BIT[25] R  
	WIB_WR_EMPTY BIT[24] R  
	RGB0_RD_FULL BIT[21] R  
	RGB0_RD_EMPTY BIT[20] R  
	RGB0_WR_FULL BIT[17] R  
	RGB0_WR_EMPTY BIT[16] R  
	W2AB_RD_FULL BIT[13] R  
	W2AB_RD_EMPTY BIT[12] R  
	W2AB_WR_FULL BIT[9] R  
	W2AB_WR_EMPTY BIT[8] R  
	A2WB_RD_FULL BIT[5] R  
	A2WB_RD_EMPTY BIT[4] R  
	A2WB_WR_FULL BIT[1] R  
	A2WB_WR_EMPTY BIT[0] R  

STATUS_1C ADDRESS 0x0418 R NO_DOC
STATUS_1C RESET_VALUE 0x00001155
	RGB1_RD_FULL BIT[13] R  
	RGB1_RD_EMPTY BIT[12] R  
	RGB1_WR_FULL BIT[9] R  
	RGB1_WR_EMPTY BIT[8] R  
	RCB1_DATA_RD_FULL BIT[7] R  
	RCB1_DATA_RD_EMPTY BIT[6] R  
	RCB1_CTRL_RD_FULL BIT[5] R  
	RCB1_CTRL_RD_EMPTY BIT[4] R  
	RCB1_DATA_WR_FULL BIT[3] R  
	RCB1_DATA_WR_EMPTY BIT[2] R  
	RCB1_CTRL_WR_FULL BIT[1] R  
	RCB1_CTRL_WR_EMPTY BIT[0] R  

STATUS_2A ADDRESS 0x0420 R NO_DOC
STATUS_2A RESET_VALUE 0x00000000
	RD_PENDING_PER_MSTR_3 BIT[31:24] R  
	RD_PENDING_PER_MSTR_2 BIT[23:16] R  
	RD_PENDING_PER_MSTR_1 BIT[15:8] R  
	RD_PENDING_PER_MSTR_0 BIT[7:0] R  

STATUS_2B ADDRESS 0x0424 R NO_DOC
STATUS_2B RESET_VALUE 0x00000000
	RD_PENDING_PER_MSTR_7 BIT[31:24] R  
	RD_PENDING_PER_MSTR_6 BIT[23:16] R  
	RD_PENDING_PER_MSTR_5 BIT[15:8] R  
	RD_PENDING_PER_MSTR_4 BIT[7:0] R  

STATUS_2C ADDRESS 0x0428 R NO_DOC
STATUS_2C RESET_VALUE 0x00000000
	RD_PENDING_PER_MSTR_11 BIT[31:24] R  
	RD_PENDING_PER_MSTR_10 BIT[23:16] R  
	RD_PENDING_PER_MSTR_9 BIT[15:8] R  
	RD_PENDING_PER_MSTR_8 BIT[7:0] R  

STATUS_2D ADDRESS 0x042C R NO_DOC
STATUS_2D RESET_VALUE 0x00000000
	RD_PENDING_PER_MSTR_15 BIT[31:24] R  
	RD_PENDING_PER_MSTR_14 BIT[23:16] R  
	RD_PENDING_PER_MSTR_13 BIT[15:8] R  
	RD_PENDING_PER_MSTR_12 BIT[7:0] R  

STATUS_3A ADDRESS 0x0430 R NO_DOC
STATUS_3A RESET_VALUE 0x00000000
	WR_PENDING_PER_MSTR_3 BIT[31:24] R  
	WR_PENDING_PER_MSTR_2 BIT[23:16] R  
	WR_PENDING_PER_MSTR_1 BIT[15:8] R  
	WR_PENDING_PER_MSTR_0 BIT[7:0] R  

STATUS_3B ADDRESS 0x0434 R NO_DOC
STATUS_3B RESET_VALUE 0x00000000
	WR_PENDING_PER_MSTR_7 BIT[31:24] R  
	WR_PENDING_PER_MSTR_6 BIT[23:16] R  
	WR_PENDING_PER_MSTR_5 BIT[15:8] R  
	WR_PENDING_PER_MSTR_4 BIT[7:0] R  

STATUS_3C ADDRESS 0x0438 R NO_DOC
STATUS_3C RESET_VALUE 0x00000000
	WR_PENDING_PER_MSTR_11 BIT[31:24] R  
	WR_PENDING_PER_MSTR_10 BIT[23:16] R  
	WR_PENDING_PER_MSTR_9 BIT[15:8] R  
	WR_PENDING_PER_MSTR_8 BIT[7:0] R  

STATUS_3D ADDRESS 0x043C R NO_DOC
STATUS_3D RESET_VALUE 0x00000000
	WR_PENDING_PER_MSTR_15 BIT[31:24] R  
	WR_PENDING_PER_MSTR_14 BIT[23:16] R  
	WR_PENDING_PER_MSTR_13 BIT[15:8] R  
	WR_PENDING_PER_MSTR_12 BIT[7:0] R  

STATUS_4A ADDRESS 0x0440 R NO_DOC
STATUS_4A RESET_VALUE 0x000000A0
	SWAY_VALID_READY BIT[7:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_S_SYS_ARB (level 2)
----------------------------------------------------------------------------------------
bimc_s_sys_arb MODULE OFFSET=BIMC+0x0003D000 MAX=BIMC+0x0003DFFF APRE=BIMC_S_SYS_ARB_ SPRE=BIMC_S_SYS_ARB_

COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
COMPONENT_INFO RESET_VALUE 0x00000203
	INSTANCE BIT[23:16] R   NO_CSR_TEST
	SUB_TYPE BIT[15:8] R  
		ARBITER VALUE 0x02
	TYPE BIT[7:0] R  
		SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_DOC
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	LAYERS BIT[31:16] R   NO_CSR_TEST
	WGB_DEPTH BIT[15:8] R   NO_CSR_TEST
	FUNCTIONALITY BIT[7:0] R   NO_CSR_TEST
		ROUND_ROBIN VALUE 0x00
		FAIR_ROUND_ROBIN VALUE 0x01
		PRIORITY_RR VALUE 0x02
		PRIORITY_FRR VALUE 0x03
		TIERED_RR VALUE 0x04

CONFIGURATION_INFO_1A ADDRESS 0x0030 R NO_DOC
CONFIGURATION_INFO_1A RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY_LAYER0 BIT[31:0] R   NO_CSR_TEST

CONFIGURATION_INFO_1B ADDRESS 0x0034 R NO_DOC
CONFIGURATION_INFO_1B RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY_LAYER1 BIT[31:0] R   NO_CSR_TEST

CONFIGURATION_INFO_2 ADDRESS 0x0040 R NO_DOC
CONFIGURATION_INFO_2 RESET_VALUE 0x00000000
	ARB2SW_PIPELINE_STAGES BIT[31:0] R   NO_CSR_TEST

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	RFU BIT[1:0] R  

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	RFU BIT[1:0] W  

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	RFU BIT[1:0] RW  

CLOCK_CTRL ADDRESS 0x0200 RW NO_DOC
CLOCK_CTRL RESET_VALUE 0x00000001
	CORE_CLOCK_GATING_EN BIT[0] RW  

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x10000000
	WR_GRANTS_AHEAD BIT[31:28] RW  

BAMON ADDRESS 0x0500 RW
BAMON RESET_VALUE 0x00000700
	SAMPLING_DURATION BIT[10:8] RW  
		CYCLES_32 VALUE 0x0
		CYCLES_64 VALUE 0x1
		CYCLES_128 VALUE 0x2
		CYCLES_256 VALUE 0x3
		CYCLES_512 VALUE 0x4
		CYCLES_1024 VALUE 0x5
		CYCLES_2048 VALUE 0x6
		CYCLES_4096 VALUE 0x7
	EVENT_SEL BIT[6:0] RW  

STATUS_0A ADDRESS 0x0800 R NO_DOC
STATUS_0A RESET_VALUE 0x00000000
	WR_PENDING BIT[23:16] R  
	RD_PENDING BIT[7:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_S_DEFAULT_SWAY (level 2)
----------------------------------------------------------------------------------------
bimc_s_default_sway MODULE OFFSET=BIMC+0x00044000 MAX=BIMC+0x00044FFF APRE=BIMC_S_DEFAULT_SWAY_ SPRE=BIMC_S_DEFAULT_SWAY_

COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
COMPONENT_INFO RESET_VALUE 0x00000103
	INSTANCE BIT[23:16] R   NO_CSR_TEST
	SUB_TYPE BIT[15:8] R  
		SLAVEWAY VALUE 0x01
	TYPE BIT[7:0] R  
		SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_0 RESET_VALUE 0x00000002
	FUNCTIONALITY BIT[7:0] R  
		DEFAULT_SLAVE VALUE 0x02

CONFIGURATION_INFO_1 ADDRESS 0x0030 R NO_DOC NO_CSR_TEST
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY BIT[31:0] R  

INTERRUPT_STATUS ADDRESS 0x0100 R NO_DOC
INTERRUPT_STATUS RESET_VALUE 0x00000000
	RFU BIT[1] R  
	DECODE_ERROR BIT[0] R  

INTERRUPT_CLEAR ADDRESS 0x0108 W NO_DOC
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	RFU BIT[1] W  
	DECODE_ERROR BIT[0] W  

INTERRUPT_ENABLE ADDRESS 0x010C RW NO_DOC
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	RFU BIT[1] RW  
	DECODE_ERROR BIT[0] RW  

DEFAULT_SLAVE_STATUS_0 ADDRESS 0x0400 R NO_DOC
DEFAULT_SLAVE_STATUS_0 RESET_VALUE 0x00000000
	ADDR_LOWER BIT[31:0] R  

DEFAULT_SLAVE_STATUS_1 ADDRESS 0x0410 R NO_DOC
DEFAULT_SLAVE_STATUS_1 RESET_VALUE 0x00000000
	WRITE BIT[31] R  
	ADDR_UPPER BIT[3:0] R  

DEFAULT_SLAVE_STATUS_2 ADDRESS 0x0420 R NO_DOC
DEFAULT_SLAVE_STATUS_2 RESET_VALUE 0x00000000
	TID BIT[31:16] R  
	MID BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_S_DEFAULT_ARB (level 2)
----------------------------------------------------------------------------------------
bimc_s_default_arb MODULE OFFSET=BIMC+0x00045000 MAX=BIMC+0x00045FFF APRE=BIMC_S_DEFAULT_ARB_ SPRE=BIMC_S_DEFAULT_ARB_

COMPONENT_INFO ADDRESS 0x0000 R NO_DOC
COMPONENT_INFO RESET_VALUE 0x00000203
	INSTANCE BIT[23:16] R   NO_CSR_TEST
	SUB_TYPE BIT[15:8] R  
		ARBITER VALUE 0x02
	TYPE BIT[7:0] R  
		SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R NO_DOC
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	LAYERS BIT[31:16] R   NO_CSR_TEST
	WGB_DEPTH BIT[15:8] R   NO_CSR_TEST
	FUNCTIONALITY BIT[7:0] R   NO_CSR_TEST
		ROUND_ROBIN VALUE 0x00
		FAIR_ROUND_ROBIN VALUE 0x01
		PRIORITY_RR VALUE 0x02
		PRIORITY_FRR VALUE 0x03
		TIERED_RR VALUE 0x04

CONFIGURATION_INFO_1A ADDRESS 0x0030 R NO_DOC
CONFIGURATION_INFO_1A RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY_LAYER0 BIT[31:0] R   NO_CSR_TEST

CONFIGURATION_INFO_1B ADDRESS 0x0034 R NO_DOC
CONFIGURATION_INFO_1B RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY_LAYER1 BIT[31:0] R   NO_CSR_TEST

CONFIGURATION_INFO_2 ADDRESS 0x0040 R NO_DOC
CONFIGURATION_INFO_2 RESET_VALUE 0x00000000
	ARB2SW_PIPELINE_STAGES BIT[31:0] R   NO_CSR_TEST

INTERRUPT_STATUS ADDRESS 0x0100 R NO_DOC
INTERRUPT_STATUS RESET_VALUE 0x00000000
	RFU BIT[1:0] R  

INTERRUPT_CLEAR ADDRESS 0x0108 W NO_DOC
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	RFU BIT[1:0] W  

INTERRUPT_ENABLE ADDRESS 0x010C RW NO_DOC
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	RFU BIT[1:0] RW  

CLOCK_CTRL ADDRESS 0x0200 RW NO_DOC
CLOCK_CTRL RESET_VALUE 0x00000001
	CORE_CLOCK_GATING_EN BIT[0] RW  

MODE ADDRESS 0x0210 RW NO_DOC
MODE RESET_VALUE 0x10000000
	WR_GRANTS_AHEAD BIT[31:28] RW  

BAMON ADDRESS 0x0500 RW NO_DOC
BAMON RESET_VALUE 0x00000700
	SAMPLING_DURATION BIT[10:8] RW  
		CYCLES_32 VALUE 0x0
		CYCLES_64 VALUE 0x1
		CYCLES_128 VALUE 0x2
		CYCLES_256 VALUE 0x3
		CYCLES_512 VALUE 0x4
		CYCLES_1024 VALUE 0x5
		CYCLES_2048 VALUE 0x6
		CYCLES_4096 VALUE 0x7
	EVENT_SEL BIT[6:0] RW  

STATUS_0A ADDRESS 0x0800 R NO_DOC
STATUS_0A RESET_VALUE 0x00000000
	WR_PENDING BIT[23:16] R  
	RD_PENDING BIT[7:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_S_DDR0 (level 2)
----------------------------------------------------------------------------------------
bimc_s_ddr0 MODULE OFFSET=BIMC+0x00032000 MAX=BIMC+0x0003357F APRE=BIMC_S_DDR0_ SPRE=BIMC_S_DDR0_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	AMTE BIT[7] RW   NO_CSR_TEST
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	SAVERESTORE_IN_PROGRESS BIT[3] R  
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	SAVERESTORE_IN_PROGRESS BIT[3] R  
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	AMT_MSACLROE BIT[13] RW  
	AMT_MSACLRWE BIT[12] RW  
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	AMTE BIT[7] RW   NO_CSR_TEST
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	SAVERESTORE_IN_PROGRESS BIT[3] R  
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1] RW  
	MSACLRWE BIT[0] RW  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0xDF0CAC22
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	MSB BIT[29:24] R  
	LSB BIT[21:16] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x5F0CCA1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_PRTn_RACRm(n,m):(0,0)-(34,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTn_WACRm(n,m):(0,0)-(34,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTn_START0(n):(0)-(34) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12] RW  

XPU_PRTn_END0(n):(0)-(34) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12] RW  

XPU_PRTn_SCR(n):(0)-(34) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_PRTn_MCR(n):(0)-(34) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

XPU_PRTn_CNTL0(n):(0)-(34) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31] RW  

XPU_PRTn_CNTL1(n):(0)-(34) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W NO_CSR_TEST
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1] W  
	CSRC BIT[0] W  

XPU_AMT_RACR ADDRESS 0x00E8 RW
XPU_AMT_RACR RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_AMT_WACR ADDRESS 0x00EC RW
XPU_AMT_WACR RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_AMTRn(n):(0)-(127) ARRAY 0x00001380+0x4*n
XPU_AMTR0 ADDRESS 0x1380 RW
XPU_AMTR0 RESET_VALUE 0x00000000
	AMTMASK BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_S_DDR0_DPE (level 2)
----------------------------------------------------------------------------------------
bimc_s_ddr0_dpe MODULE OFFSET=BIMC+0x00034000 MAX=BIMC+0x00034FFF APRE=BIMC_S_DDR0_DPE_ SPRE=BIMC_S_DDR0_DPE_

HW_INFO ADDRESS 0x0000 R
HW_INFO RESET_VALUE 0x01000300
	MAJOR_REVISION BIT[31:24] R  
	BRANCH_REVISION BIT[23:16] R  
	MINOR_REVISION BIT[15:8] R  
	ECO_REVISION BIT[7:0] R  

CONFIG_0 ADDRESS 0x0010 RW
CONFIG_0 RESET_VALUE 0x00000000
	CA_BUS_OE_CTRL BIT[29:28] RW  
		DISABLED VALUE 0x0
		SR_ONLY VALUE 0x1
		SR_OR_PWR_DN VALUE 0x2
		RESERVED VALUE 0x3
	RD_BEAT_NDX_OOO BIT[24] RW  
		IN_ORDER VALUE 0x0
		OOO VALUE 0x1
	DDR_WR_MASK_POLARITY BIT[20] RW  
		ACTIVE_HIGH VALUE 0x0
		ACTIVE_LOW VALUE 0x1
	DEVICE_TYPE BIT[17:16] RW  
		LPDDR2 VALUE 0x0
		PCDDR3 VALUE 0x1
		LPDDR3 VALUE 0x2
		PCDDR4 VALUE 0x3
	DEVICE_CFG_RANK1 BIT[11:10] RW  
		X8_X8_X8_X8 VALUE 0x0
		X16_X16 VALUE 0x1
		X32 VALUE 0x2
		X64 VALUE 0x3
	DEVICE_CFG_RANK0 BIT[9:8] RW  
		X8_X8_X8_X8 VALUE 0x0
		X16_X16 VALUE 0x1
		X32 VALUE 0x2
		X64 VALUE 0x3
	SHARED_CLK BIT[4] RW  
		UNSHARED_CLK VALUE 0x0
		SHARED_CLK VALUE 0x1
	DDR_CMD BIT[0] RW  
		SDR_ON_CMD VALUE 0x0
		DDR_ON_CMD VALUE 0x1

CONFIG_1 ADDRESS 0x0014 RW
CONFIG_1 RESET_VALUE 0x00000000
	PERIOD_BUS_THRESHOLD_POWER_MODE BIT[31:24] RW  
	PAD_POWER_MODE_CTRL BIT[20] RW  
		HW_CTRL VALUE 0x0
		SW_CTRL VALUE 0x1
	PAD_POWER_MODE BIT[16] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	NUM_BANKS_RANK1 BIT[12:8] RW  
	NUM_BANKS_RANK0 BIT[4:0] RW  

CONFIG_2 ADDRESS 0x0018 RW
CONFIG_2 RESET_VALUE 0x00000000
	TIMING_MODE BIT[29:28] RW  
		TM_1T VALUE 0x0
		TM_2T VALUE 0x1
		TM_3T VALUE 0x2
		RESERVED VALUE 0x3
	DDR_BURST_LEN BIT[24:20] RW  
		BL_OF_4 VALUE 0x04
		BL_OF_8 VALUE 0x08
		BL_OF_16 VALUE 0x10
	WR_DQS_EARLY BIT[16] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DDR_CK_ON_DBG BIT[12] RW  
		DISABLED VALUE 0x0
		ENALBLED VALUE 0x1
	MRR_BURST_LEN BIT[11:8] RW  
		BL4 VALUE 0x4
		BL8 VALUE 0x8
	BURST_RD_START BIT[5:4] RW  
		ADDRS_0_2_4 VALUE 0x0
		ADDRS_0_4_8 VALUE 0x1
		ADDRS_0_ONLY VALUE 0x2
	BURST_WR_START BIT[1:0] RW  
		ADDRS_0_2_4 VALUE 0x0
		ADDRS_0_4_8 VALUE 0x1
		ADDRS_0_ONLY VALUE 0x2

CONFIG_3 ADDRESS 0x001C RW
CONFIG_3 RESET_VALUE 0x00000000
	DIST_LOAD_CTRL BIT[28] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	REF_DEFICIT_WTRMRK BIT[26:24] RW  
	TREFBW_XO_DIV_6_CYCLES BIT[20:16] RW  
	MAX_REFRESHES_TREFBW BIT[14:12] RW  
		DISABLED VALUE 0x0
		EIGHT VALUE 0x1
		SEVEN VALUE 0x2
		SIX VALUE 0x3
		FIVE VALUE 0x4
	DRAIN_CQ_ON_SHKE_CMD BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	LOAD_TIMING_ON_FREQ_CHNG BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HW_FREQ_SW_SR_ONLY BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HW_FREQ_SWITCH BIT[0] RW  
		SELF_REFRESH VALUE 0x0
		CSPD VALUE 0x1

CONFIG_4 ADDRESS 0x0020 W NO_CSR_TEST
CONFIG_4 RESET_VALUE 0x00000000
	RECALC_PS_PARAMS BIT[4] W  
		NOP VALUE 0x0
		RECALC VALUE 0x1
	LOAD_ALL_CONFIG BIT[0] W  
		NOP VALUE 0x0
		LOAD VALUE 0x1

CONFIG_5 ADDRESS 0x0024 RW
CONFIG_5 RESET_VALUE 0x00000000
	ODTOFF_MIN_IN_PS BIT[31] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	ODTOFF_MAX_IN_PS BIT[30] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	ODTON_MIN_IN_PS BIT[29] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	ODTON_MAX_IN_PS BIT[28] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRASMIN_IN_PS BIT[27] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TWR_IN_PS BIT[26] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRCD_IN_PS BIT[25] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TWTR_IN_PS BIT[24] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRRD_IN_PS BIT[23] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRFCAB_IN_PS BIT[22] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRFCPB_IN_PS BIT[21] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRTP_IN_PS BIT[20] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRPAB_IN_PS BIT[19] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRPPB_IN_PS BIT[18] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TFAW_IN_PS BIT[17] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TCKE_IN_PS BIT[16] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TZQCS_IN_PS BIT[15] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TZQCL_IN_PS BIT[14] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TMOD_IN_PS BIT[13] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	MIN_SR_DURATION_IN_PS BIT[12] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TXSRD_IN_PS BIT[11] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TXSNR_IN_PS BIT[10] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TXPNR_ACT_PWR_DN_IN_PS BIT[9] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TXPR_ACT_PWR_DN_IN_PS BIT[8] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TXPNR_PCHG_PWR_DN_IN_PS BIT[7] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TXPR_PCHG_PWR_DN_IN_PS BIT[6] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	CLK_AFTER_SR_ENTRY_IN_PS BIT[5] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	CLK_BEFORE_SR_EXIT_IN_PS BIT[4] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	IE_WINDOW_START_IN_PS BIT[3] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	IE_WINDOW_END_IN_PS BIT[2] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	RD_CAPTURE_START_IN_PS BIT[1] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	RD_CAPTURE_END_IN_PS BIT[0] RW  
		CLK_CYC VALUE 0x0
		PS VALUE 0x1

CONFIG_6 ADDRESS 0x0028 RW
CONFIG_6 RESET_VALUE 0x00000000
	DRAM_RD_BURST_ORDER BIT[12] RW  
		INCR_ORDER VALUE 0x0
		DECR_ORDER VALUE 0x1
	RANK1_BLK_ACT BIT[9] RW  
		NOP VALUE 0x0
		BLOCK VALUE 0x1
	RANK0_BLK_ACT BIT[8] RW  
		NOP VALUE 0x0
		BLOCK VALUE 0x1
	IOSTAGE_ODT_DEBUG_MODE BIT[7] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	IOSTAGE_WR_DEBUG_MODE BIT[6] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	IOSTAGE_RD_DEBUG_MODE BIT[5] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	IOSTAGE_CA_DEBUG_MODE BIT[4] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CDC_WR_DEBUG_MODE BIT[2] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CDC_RD_DEBUG_MODE BIT[1] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CDC_CA_DEBUG_MODE BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CONFIG_7 ADDRESS 0x002C RW NO_CSR_TEST
CONFIG_7 RESET_VALUE 0x00000000
	MREG_DQ3_BYTE_MAP BIT[7:6] RW  
		BYTE_0_DQ3 VALUE 0x0
		BYTE_1_DQ3 VALUE 0x1
		BYTE_2_DQ3 VALUE 0x2
		BYTE_3_DQ3 VALUE 0x3
	MREG_DQ2_BYTE_MAP BIT[5:4] RW  
		BYTE_0_DQ2 VALUE 0x0
		BYTE_1_DQ2 VALUE 0x1
		BYTE_2_DQ2 VALUE 0x2
		BYTE_3_DQ2 VALUE 0x3
	MREG_DQ1_BYTE_MAP BIT[3:2] RW  
		BYTE_0_DQ1 VALUE 0x0
		BYTE_1_DQ1 VALUE 0x1
		BYTE_2_DQ1 VALUE 0x2
		BYTE_3_DQ1 VALUE 0x3
	MREG_DQ0_BYTE_MAP BIT[1:0] RW  
		BYTE_0_DQ0 VALUE 0x0
		BYTE_1_DQ0 VALUE 0x1
		BYTE_2_DQ0 VALUE 0x2
		BYTE_3_DQ0 VALUE 0x3

CONFIG_DQ_MAP ADDRESS 0x0038 RW
CONFIG_DQ_MAP RESET_VALUE 0x00000000
	DQ7_BYTE_MAP BIT[30:28] RW  
	DQ6_BYTE_MAP BIT[26:24] RW  
	DQ5_BYTE_MAP BIT[22:20] RW  
	DQ4_BYTE_MAP BIT[18:16] RW  
	DQ3_BYTE_MAP BIT[14:12] RW  
	DQ2_BYTE_MAP BIT[10:8] RW  
	DQ1_BYTE_MAP BIT[6:4] RW  
	DQ0_BYTE_MAP BIT[2:0] RW  

ODT_CONFIG_0 ADDRESS 0x0040 RW
ODT_CONFIG_0 RESET_VALUE 0x00000000
	RANK1_FORCE_ODT BIT[9] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RANK0_FORCE_ODT BIT[8] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RANK1_ODT_ON_WR_RANK1 BIT[6] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RANK1_ODT_ON_WR_RANK0 BIT[5] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RANK1_ODT_ON_RD_RANK0 BIT[4] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RANK0_ODT_ON_WR_RANK1 BIT[2] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RANK0_ODT_ON_WR_RANK0 BIT[1] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RANK0_ODT_ON_RD_RANK1 BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

ODT_CONFIG_1 ADDRESS 0x0044 RW
ODT_CONFIG_1 RESET_VALUE 0x00000000
	ODTH8 BIT[30:28] RW  
	SYNC_ODT_DLY_MODE BIT[24] RW  
		IN_CYCLES VALUE 0x0
		WL_OFFSET VALUE 0x1
	SYNC_ODT_ON_DLY BIT[22:20] RW  
	SYNC_ODT_OFF_DLY BIT[18:16] RW  
	ODT_OFF_BEFORE_RD BIT[9:8] RW  
	ODT_ON_MIN_POS BIT[4] RW  
		POSITIVE VALUE 0x0
		NEGATIVE VALUE 0x1
	ODT_OFF_MIN_POS BIT[0] RW  
		POSITIVE VALUE 0x0
		NEGATIVE VALUE 0x1

CA_TRAIN_PRE_CS ADDRESS 0x0050 RW
CA_TRAIN_PRE_CS RESET_VALUE 0x00000000
	CA_BUS_2 BIT[25:16] RW  
	CA_BUS_1 BIT[9:0] RW  

CA_TRAIN_CS ADDRESS 0x0054 RW
CA_TRAIN_CS RESET_VALUE 0x00000000
	CA_BUS_4 BIT[25:16] RW  
	CA_BUS_3 BIT[9:0] RW  

CA_TRAIN_POST_CS ADDRESS 0x0058 RW
CA_TRAIN_POST_CS RESET_VALUE 0x00000000
	CA_BUS_6 BIT[25:16] RW  
	CA_BUS_5 BIT[9:0] RW  

RCW_CTRL ADDRESS 0x0060 RW
RCW_CTRL RESET_VALUE 0x00000000
	RCW_ASYNC_RESET_BYTE7 BIT[31] RW  
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ASYNC_RESET_BYTE6 BIT[30] RW  
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ASYNC_RESET_BYTE5 BIT[29] RW  
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ASYNC_RESET_BYTE4 BIT[28] RW  
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ASYNC_RESET_BYTE3 BIT[27] RW  
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ASYNC_RESET_BYTE2 BIT[26] RW  
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ASYNC_RESET_BYTE1 BIT[25] RW  
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ASYNC_RESET_BYTE0 BIT[24] RW  
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ENABLE BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EXP_PATTERN BIT[7:0] RW  

PWR_CTRL_0 ADDRESS 0x0068 RW
PWR_CTRL_0 RESET_VALUE 0x00000000
	PWR_DN_MODE BIT[28] RW  
		INDIVIDUAL VALUE 0x0
		CONCURRENT VALUE 0x1
	PWR_DN_EN BIT[24] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CLK_STOP_PWR_DN_EN BIT[20] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CLK_ON_EN BIT[16] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CLK_ON_IDLE_CNT BIT[15:4] RW  
	PCHG_PD_DLL BIT[0] RW  

OPT_CTRL_0 ADDRESS 0x0078 RW
OPT_CTRL_0 RESET_VALUE 0x00000000
	BC_OTF_EN BIT[20] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RD_INT_BST BIT[16] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	WR_INT_BST BIT[12] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RD_INT_RD BIT[8] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	WR_INT_WR BIT[4] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SPLIT_LONG_WR BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

OPT_CTRL_1 ADDRESS 0x007C RW
OPT_CTRL_1 RESET_VALUE 0x00000000
	DDR_EFF_OPT_TIMER BIT[25:16] RW  
	PG_MGMT BIT[12] RW  
		KEEP_OPEN VALUE 0x0
		TIMER VALUE 0x1
	PG_OPEN_TIMER BIT[11:0] RW  

DRAM_STATUS_0 ADDRESS 0x008C R
DRAM_STATUS_0 RESET_VALUE 0x00000000
	RANK_1_SR BIT[25] R  
		NOT_IN_SR VALUE 0x0
		IN_SR VALUE 0x1
	RANK_0_SR BIT[24] R  
		NOT_IN_SR VALUE 0x0
		IN_SR VALUE 0x1
	RANK_1_DPD BIT[21] R  
		NOT_IN_DPD VALUE 0x0
		IN_DPD VALUE 0x1
	RANK_0_DPD BIT[20] R  
		NOT_IN_DPD VALUE 0x0
		IN_DPD VALUE 0x1
	RANK_1_DERATE BIT[17] R  
		NOT_IN_DERATE VALUE 0x0
		IN_DERATE VALUE 0x1
	RANK_0_DERATE BIT[16] R  
		NOT_IN_DERATE VALUE 0x0
		IN_DERATE VALUE 0x1
	RANK_1_TEMP_OOR BIT[13] R  
		NOT_OOR VALUE 0x0
		OOR VALUE 0x1
	RANK_0_TEMP_OOR BIT[12] R  
		NOT_OOR VALUE 0x0
		OOR VALUE 0x1
	RANK_1_CSPD BIT[9] R  
		NOT_IN_CSPD VALUE 0x0
		IN_CSPD VALUE 0x1
	RANK_0_CSPD BIT[8] R  
		NOT_IN_CSPD VALUE 0x0
		IN_CSPD VALUE 0x1
	RANK_1_PWR_DN BIT[5] R  
		NOT_IN_PWR_DN VALUE 0x0
		IN_PWR_DN VALUE 0x1
	RANK_0_PWR_DN BIT[4] R  
		NOT_IN_PWR_DN VALUE 0x0
		IN_PWR_DN VALUE 0x1
	RANK_1_BUSY BIT[1] R  
		IN_IDLE VALUE 0x0
		BUSY VALUE 0x1
	RANK_0_BUSY BIT[0] R  
		IN_IDLE VALUE 0x0
		BUSY VALUE 0x1

MEMC_STATUS_0 ADDRESS 0x009C R NO_CSR_TEST
MEMC_STATUS_0 RESET_VALUE 0x00000000
	RD_FIFO_BYTE_EMPTY BIT[15:0] R  

MEMC_STATUS_1 ADDRESS 0x00A0 R
MEMC_STATUS_1 RESET_VALUE 0x00000000
	CYC_CALC_VALID BIT[0] R  
		YES VALUE 0x0
		NO VALUE 0x1

MEMC_STATUS_2 ADDRESS 0x00A4 R NO_CSR_TEST
MEMC_STATUS_2 RESET_VALUE 0x00000000
	SHADOW_REGS_STALE BIT[0] R  
		STALE VALUE 0x0
		UP_TO_DATE VALUE 0x1

INTERRUPT_ENABLE ADDRESS 0x00B4 RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	LOW_TEMP_THRESHOLD BIT[6:4] RW  
		DISABLED VALUE 0x0
		TREFI_2X_OR_4X VALUE 0x1
		TREFI_4X VALUE 0x2
		TREFI_2X VALUE 0x3
		TREFI_1X VALUE 0x4
		TREFI_0_5X VALUE 0x5
	HIGH_TEMP_THRESHOLD BIT[2:0] RW  
		DISABLED VALUE 0x0
		TREFI_0_25X_DERATE VALUE 0x1
		DERATE VALUE 0x2
		TREFI_0_25X VALUE 0x3
		TREFI_1X VALUE 0x4
		TREFI_0_5X VALUE 0x5

INTERRUPT_STATUS ADDRESS 0x00B8 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	RANK1_TEMP_INFO BIT[22:20] R  
		LOW_LIMIT VALUE 0x0
		TREFI_4X VALUE 0x1
		TREFI_2X VALUE 0x2
		TREFI_1X VALUE 0x3
		TREFI_0_5X VALUE 0x4
		TREFI_0_25X VALUE 0x5
		TREFI_0_25X_DERATE VALUE 0x6
		HIGH_LIMIT VALUE 0x7
	RANK0_TEMP_INFO BIT[18:16] R  
		LOW_LIMIT VALUE 0x0
		TREFI_4X VALUE 0x1
		TREFI_2X VALUE 0x2
		TREFI_1X VALUE 0x3
		TREFI_0_5X VALUE 0x4
		TREFI_0_25X VALUE 0x5
		TREFI_0_25X_DERATE VALUE 0x6
		HIGH_LIMIT VALUE 0x7
	RANK1_LOW_TEMP BIT[3] R  
		NONE VALUE 0x0
		THRSHLD_CROSSED VALUE 0x1
	RANK1_HIGH_TEMP BIT[2] R  
		NONE VALUE 0x0
		THRSHLD_CROSSED VALUE 0x1
	RANK0_LOW_TEMP BIT[1] R  
		NONE VALUE 0x0
		THRSHLD_CROSSED VALUE 0x1
	RANK0_HIGH_TEMP BIT[0] R  
		NONE VALUE 0x0
		THRSHLD_CROSSED VALUE 0x1

INTERRUPT_CLR ADDRESS 0x00BC W
INTERRUPT_CLR RESET_VALUE 0x00000000
	RANK1_LOW_TEMP BIT[3] W  
		NOP VALUE 0x0
		CLR_INT VALUE 0x1
	RANK1_HIGH_TEMP BIT[2] W  
		NOP VALUE 0x0
		CLR_INT VALUE 0x1
	RANK0_LOW_TEMP BIT[1] W  
		NOP VALUE 0x0
		CLR_INT VALUE 0x1
	RANK0_HIGH_TEMP BIT[0] W  
		NOP VALUE 0x0
		CLR_INT VALUE 0x1

INTERRUPT_SET ADDRESS 0x00C0 W
INTERRUPT_SET RESET_VALUE 0x00000000
	RANK1_LOW_TEMP BIT[3] W  
		NOP VALUE 0x0
		SET_INT VALUE 0x1
	RANK1_HIGH_TEMP BIT[2] W  
		NOP VALUE 0x0
		SET_INT VALUE 0x1
	RANK0_LOW_TEMP BIT[1] W  
		NOP VALUE 0x0
		SET_INT VALUE 0x1
	RANK0_HIGH_TEMP BIT[0] W  
		NOP VALUE 0x0
		SET_INT VALUE 0x1

ELEVATE_PRI_RD ADDRESS 0x00D0 RW
ELEVATE_PRI_RD RESET_VALUE 0x00000000
	CYCLES_PRI0 BIT[31:24] RW  
	CYCLES_PRI1 BIT[23:16] RW  
	CYCLES_PRI2 BIT[15:8] RW  
	CYCLES_PRI3 BIT[7:0] RW  

ELEVATE_PRI_WR ADDRESS 0x00D4 RW
ELEVATE_PRI_WR RESET_VALUE 0x00000000
	CYCLES_PRI0 BIT[31:24] RW  
	CYCLES_PRI1 BIT[23:16] RW  
	CYCLES_PRI2 BIT[15:8] RW  
	CYCLES_PRI3 BIT[7:0] RW  

TIMER_0 ADDRESS 0x00E4 RW
TIMER_0 RESET_VALUE 0x00000000
	WTR_DIFF_RANK BIT[31:28] RW  
	RTW_DIFF_RANK BIT[27:24] RW  
	RTR_DIFF_RANK BIT[23:20] RW  
	WTW_DIFF_RANK BIT[19:16] RW  
	RTW_SAME_RANK_ADD_DLY BIT[15:12] RW  
	WTR_SAME_RANK_ADD_DLY BIT[11:8] RW  
	RTR_SAME_RANK_ADD_DLY BIT[7:4] RW  
	WTW_SAME_RANK_ADD_DLY BIT[3:0] RW  

TIMER_1 ADDRESS 0x00E8 RW
TIMER_1 RESET_VALUE 0x00000000
	DERATE_OFFSET BIT[13:12] RW  
	TDQSS BIT[8] RW  
		ZERO VALUE 0x0
		ONE VALUE 0x1
	IDLE_PWR_DN_CNT BIT[7:0] RW  

TIMER_2 ADDRESS 0x00EC RW
TIMER_2 RESET_VALUE 0x00000000
	TRASMAX_XO_DIV_6_CYCLES BIT[16:8] RW  
	TMRW BIT[7:4] RW  
	TMRR BIT[2:0] RW  

TIMER_3 ADDRESS 0x00F0 RW
TIMER_3 RESET_VALUE 0x00000000
	BANK_AVAIL_OFFSET BIT[11:8] RW  
	CLK_CYC_BEFORE_PD_EXIT BIT[5:4] RW  
	CLK_CYC_AFTER_PD_ENTRY BIT[2:0] RW  

MRW_BEFORE_FREQ_SWITCH_0 ADDRESS 0x0114 RW
MRW_BEFORE_FREQ_SWITCH_0 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20] RW  
	W_DATA BIT[15:0] RW  

MRW_BEFORE_FREQ_SWITCH_1 ADDRESS 0x0118 RW
MRW_BEFORE_FREQ_SWITCH_1 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20] RW  
	W_DATA BIT[15:0] RW  

MRW_BEFORE_FREQ_SWITCH_2 ADDRESS 0x011C RW
MRW_BEFORE_FREQ_SWITCH_2 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20] RW  
	W_DATA BIT[15:0] RW  

MRW_BEFORE_FREQ_SWITCH_3 ADDRESS 0x0120 RW
MRW_BEFORE_FREQ_SWITCH_3 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20] RW  
	W_DATA BIT[15:0] RW  

MRW_AFTER_FREQ_SWITCH_0 ADDRESS 0x0124 RW
MRW_AFTER_FREQ_SWITCH_0 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20] RW  
	W_DATA BIT[15:0] RW  

MRW_AFTER_FREQ_SWITCH_1 ADDRESS 0x0128 RW
MRW_AFTER_FREQ_SWITCH_1 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20] RW  
	W_DATA BIT[15:0] RW  

MRW_AFTER_FREQ_SWITCH_2 ADDRESS 0x012C RW
MRW_AFTER_FREQ_SWITCH_2 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20] RW  
	W_DATA BIT[15:0] RW  

MRW_AFTER_FREQ_SWITCH_3 ADDRESS 0x0130 RW
MRW_AFTER_FREQ_SWITCH_3 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20] RW  
	W_DATA BIT[15:0] RW  

MRW_FREQ_SWITCH ADDRESS 0x0134 RW
MRW_FREQ_SWITCH RESET_VALUE 0x00000000
	BEFORE_3 BIT[19] RW  
		NOP VALUE 0x0
		EXEC VALUE 0x1
	BEFORE_2 BIT[18] RW  
		NOP VALUE 0x0
		EXEC VALUE 0x1
	BEFORE_1 BIT[17] RW  
		NOP VALUE 0x0
		EXEC VALUE 0x1
	BEFORE_0 BIT[16] RW  
		NOP VALUE 0x0
		EXEC VALUE 0x1
	AFTER_3 BIT[3] RW  
		NOP VALUE 0x0
		EXEC VALUE 0x1
	AFTER_2 BIT[2] RW  
		NOP VALUE 0x0
		EXEC VALUE 0x1
	AFTER_1 BIT[1] RW  
		NOP VALUE 0x0
		EXEC VALUE 0x1
	AFTER_0 BIT[0] RW  
		NOP VALUE 0x0
		EXEC VALUE 0x1

DRAM_TIMING_0 ADDRESS 0x0144 RW
DRAM_TIMING_0 RESET_VALUE 0x00000000
	TRASMIN_MIN_CYC BIT[15:12] RW  
	TRASMIN BIT[9:0] RW  

DRAM_TIMING_1 ADDRESS 0x0148 RW
DRAM_TIMING_1 RESET_VALUE 0x00000000
	TWR_MIN_CYC BIT[31:28] RW  
	TWR BIT[23:16] RW  
	TRCD_MIN_CYC BIT[15:12] RW  
	TRCD BIT[8:0] RW  

DRAM_TIMING_2 ADDRESS 0x014C RW
DRAM_TIMING_2 RESET_VALUE 0x00000000
	TWTR_MIN_CYC BIT[31:28] RW  
	TWTR BIT[22:16] RW  
	TRRD_MIN_CYC BIT[15:12] RW  
	TRRD BIT[7:0] RW  

DRAM_TIMING_3 ADDRESS 0x0150 RW
DRAM_TIMING_3 RESET_VALUE 0x00000000
	TRFCAB_MIN_CYC BIT[31:28] RW  
	TRFCAB BIT[27:16] RW  
	TRFCPB_MIN_CYC BIT[15:12] RW  
	TRFCPB BIT[11:0] RW  

DRAM_TIMING_4 ADDRESS 0x0154 RW
DRAM_TIMING_4 RESET_VALUE 0x00000000
	TRTP_MIN_CYC BIT[15:12] RW  
	TRTP BIT[6:0] RW  

DRAM_TIMING_5 ADDRESS 0x0158 RW
DRAM_TIMING_5 RESET_VALUE 0x00000000
	TRPAB_MIN_CYC BIT[31:28] RW  
	TRPAB BIT[24:16] RW  
	TRPPB_MIN_CYC BIT[15:12] RW  
	TRPPB BIT[8:0] RW  

DRAM_TIMING_6 ADDRESS 0x015C RW
DRAM_TIMING_6 RESET_VALUE 0x00000000
	TFAW_MIN_CYC BIT[31:28] RW  
	TFAW BIT[25:16] RW  
	TCKE_MIN_CYC BIT[15:12] RW  
	TCKE BIT[7:0] RW  

DRAM_TIMING_7 ADDRESS 0x0160 RW
DRAM_TIMING_7 RESET_VALUE 0x00000000
	TZQCS_MIN_CYC BIT[22:16] RW  
	TZQCS BIT[10:0] RW  

DRAM_TIMING_8 ADDRESS 0x0164 RW
DRAM_TIMING_8 RESET_VALUE 0x00000000
	TMOD_MIN_CYC BIT[15:12] RW  
	TMOD BIT[10:0] RW  

DRAM_TIMING_9 ADDRESS 0x0168 RW
DRAM_TIMING_9 RESET_VALUE 0x00000000
	MIN_SR_DURATION_MIN_CYC BIT[15:12] RW  
	MIN_SR_DURATION BIT[7:0] RW  

DRAM_TIMING_10 ADDRESS 0x016C RW
DRAM_TIMING_10 RESET_VALUE 0x00000000
	TXSRD_MIN_CYC BIT[31:28] RW  
	TXSRD BIT[27:16] RW  
	TXSNR_MIN_CYC BIT[15:12] RW  
	TXSNR BIT[11:0] RW  

DRAM_TIMING_11 ADDRESS 0x0170 RW
DRAM_TIMING_11 RESET_VALUE 0x00000000
	TXPNR_ACT_PWR_DN_MIN_CYC BIT[31:28] RW  
	TXPNR_ACT_PWR_DN BIT[23:16] RW  
	TXPR_ACT_PWR_DN_MIN_CYC BIT[15:12] RW  
	TXPR_ACT_PWR_DN BIT[8:0] RW  

DRAM_TIMING_12 ADDRESS 0x0174 RW
DRAM_TIMING_12 RESET_VALUE 0x00000000
	TXPNR_PCHG_PWR_DN_MIN_CYC BIT[31:28] RW  
	TXPNR_PCHG_PWR_DN BIT[23:16] RW  
	TXPR_PCHG_PWR_DN_MIN_CYC BIT[15:12] RW  
	TXPR_PCHG_PWR_DN BIT[8:0] RW  

DRAM_TIMING_13 ADDRESS 0x0178 RW
DRAM_TIMING_13 RESET_VALUE 0x00000000
	CLK_AFTER_SR_ENTRY_MIN_CYC BIT[31:28] RW  
	CLK_AFTER_SR_ENTRY BIT[22:16] RW  
	CLK_BEFORE_SR_EXIT_MIN_CYC BIT[15:12] RW  
	CLK_BEFORE_SR_EXIT BIT[10:0] RW  

DRAM_TIMING_14 ADDRESS 0x017C RW
DRAM_TIMING_14 RESET_VALUE 0x00000000
	IE_WINDOW_START_ADD_CYCLES BIT[31:28] RW  
	IE_WINDOW_START_SUB_CYCLES BIT[25:24] RW  
	IE_WINDOW_START BIT[23:16] RW  
	IE_WINDOW_END_ADD_CYCLES BIT[15:12] RW  
	IE_WINDOW_END BIT[7:0] RW  

DRAM_TIMING_15 ADDRESS 0x0180 RW
DRAM_TIMING_15 RESET_VALUE 0x00000000
	RD_CAPTURE_START_ADD_CYCLES BIT[31:28] RW  
	RD_CAPTURE_START BIT[23:16] RW  
	RD_CAPTURE_END_ADD_CYCLES BIT[15:12] RW  
	RD_CAPTURE_END BIT[7:0] RW  

DRAM_TIMING_16 ADDRESS 0x0184 RW
DRAM_TIMING_16 RESET_VALUE 0x00000000
	ODTON_MAX_ADD_CYCLES BIT[29:28] RW  
	ODTOFF_MIN_SUB_CYCLES BIT[25:24] RW  
	PAD_MODE BIT[20] RW  
		LOW_POWER_MODE VALUE 0x0
		HIGH_POWER_MODE VALUE 0x1
	TCCD BIT[19:16] RW  
	RD_LATENCY BIT[13:8] RW  
	WR_LATENCY BIT[5:0] RW  

DRAM_TIMING_17 ADDRESS 0x0188 RW
DRAM_TIMING_17 RESET_VALUE 0x00000000
	TZQCL_MIN_CYC BIT[25:16] RW  
	TZQCL BIT[11:0] RW  

DRAM_TIMING_18 ADDRESS 0x018C RW
DRAM_TIMING_18 RESET_VALUE 0x00000000
	RCW_START_DLY_BYTE7 BIT[28:24] RW  
	RCW_START_DLY_BYTE6 BIT[20:16] RW  
	RCW_START_DLY_BYTE5 BIT[12:8] RW  
	RCW_START_DLY_BYTE4 BIT[4:0] RW  

DRAM_TIMING_19 ADDRESS 0x0190 RW
DRAM_TIMING_19 RESET_VALUE 0x00000000
	RCW_START_DLY_BYTE3 BIT[28:24] RW  
	RCW_START_DLY_BYTE2 BIT[20:16] RW  
	RCW_START_DLY_BYTE1 BIT[12:8] RW  
	RCW_START_DLY_BYTE0 BIT[4:0] RW  

DRAM_TIMING_20 ADDRESS 0x0194 RW
DRAM_TIMING_20 RESET_VALUE 0x00000000
	RCW_FINE_DLY_BYTE7 BIT[31:24] RW  
	RCW_FINE_DLY_BYTE6 BIT[23:16] RW  
	RCW_FINE_DLY_BYTE5 BIT[15:8] RW  
	RCW_FINE_DLY_BYTE4 BIT[7:0] RW  

DRAM_TIMING_21 ADDRESS 0x0198 RW
DRAM_TIMING_21 RESET_VALUE 0x00000000
	RCW_FINE_DLY_BYTE3 BIT[31:24] RW  
	RCW_FINE_DLY_BYTE2 BIT[23:16] RW  
	RCW_FINE_DLY_BYTE1 BIT[15:8] RW  
	RCW_FINE_DLY_BYTE0 BIT[7:0] RW  

DRAM_TIMING_22 ADDRESS 0x019C RW
DRAM_TIMING_22 RESET_VALUE 0x00000000
	RCW_COARSE_DLY_BYTE7 BIT[29:28] RW  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE6 BIT[25:24] RW  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE5 BIT[21:20] RW  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE4 BIT[17:16] RW  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE3 BIT[13:12] RW  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE2 BIT[9:8] RW  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE1 BIT[5:4] RW  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE0 BIT[1:0] RW  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3

DRAM_TIMING_23 ADDRESS 0x01A0 RW
DRAM_TIMING_23 RESET_VALUE 0x00000000
	ODTON_MAX BIT[29:24] RW  
	ODTON_MIN BIT[20:16] RW  
	ODTOFF_MAX BIT[13:8] RW  
	ODTOFF_MIN BIT[4:0] RW  

DRAM_TIMING_0_ACT ADDRESS 0x01A4 R
DRAM_TIMING_0_ACT RESET_VALUE 0x00000000
	TRASMIN BIT[6:0] R  

DRAM_TIMING_1_ACT ADDRESS 0x01A8 R
DRAM_TIMING_1_ACT RESET_VALUE 0x00000000
	TWR BIT[20:16] R  
	TRCD BIT[5:0] R  

DRAM_TIMING_2_ACT ADDRESS 0x01AC R
DRAM_TIMING_2_ACT RESET_VALUE 0x00000000
	TWTR BIT[19:16] R  
	TRRD BIT[4:0] R  

DRAM_TIMING_3_ACT ADDRESS 0x01B0 R
DRAM_TIMING_3_ACT RESET_VALUE 0x00000000
	TRFCAB BIT[24:16] R  
	TRFCPB BIT[8:0] R  

DRAM_TIMING_4_ACT ADDRESS 0x01B4 R
DRAM_TIMING_4_ACT RESET_VALUE 0x00000000
	TRTP BIT[3:0] R  

DRAM_TIMING_5_ACT ADDRESS 0x01B8 R
DRAM_TIMING_5_ACT RESET_VALUE 0x00000000
	TRPAB BIT[21:16] R  
	TRPPB BIT[5:0] R  

DRAM_TIMING_6_ACT ADDRESS 0x01BC R
DRAM_TIMING_6_ACT RESET_VALUE 0x00000000
	TFAW BIT[22:16] R  
	TCKE BIT[4:0] R  

DRAM_TIMING_7_ACT ADDRESS 0x01C0 R
DRAM_TIMING_7_ACT RESET_VALUE 0x00000000
	TZQCS BIT[7:0] R  

DRAM_TIMING_8_ACT ADDRESS 0x01C4 R
DRAM_TIMING_8_ACT RESET_VALUE 0x00000000
	TMOD BIT[7:0] R  

DRAM_TIMING_9_ACT ADDRESS 0x01C8 R
DRAM_TIMING_9_ACT RESET_VALUE 0x00000000
	MIN_SR_DURATION BIT[4:0] R  

DRAM_TIMING_10_ACT ADDRESS 0x01CC R
DRAM_TIMING_10_ACT RESET_VALUE 0x00000000
	TXSRD BIT[25:16] R  
	TXSNR BIT[8:0] R  

DRAM_TIMING_11_ACT ADDRESS 0x01D0 R
DRAM_TIMING_11_ACT RESET_VALUE 0x00000000
	TXPNR_ACT_PWR_DN BIT[20:16] R  
	TXPR_ACT_PWR_DN BIT[5:0] R  

DRAM_TIMING_12_ACT ADDRESS 0x01D4 R
DRAM_TIMING_12_ACT RESET_VALUE 0x00000000
	TXPNR_PCHG_PWR_DN BIT[20:16] R  
	TXPR_PCHG_PWR_DN BIT[5:0] R  

DRAM_TIMING_13_ACT ADDRESS 0x01D8 R
DRAM_TIMING_13_ACT RESET_VALUE 0x00000000
	CLK_AFTER_SR_ENTRY BIT[20:16] R  
	CLK_BEFORE_SR_EXIT BIT[7:0] R  

DRAM_TIMING_14_ACT ADDRESS 0x01DC R
DRAM_TIMING_14_ACT RESET_VALUE 0x00000000
	IE_WINDOW_START BIT[21:16] R  
	IE_WINDOW_END BIT[5:0] R  

DRAM_TIMING_15_ACT ADDRESS 0x01E0 R
DRAM_TIMING_15_ACT RESET_VALUE 0x00000000
	RD_CAPTURE_START BIT[21:16] R  
	RD_CAPTURE_END BIT[5:0] R  

DRAM_TIMING_16_ACT ADDRESS 0x01E4 R
DRAM_TIMING_16_ACT RESET_VALUE 0x00000000
	PAD_MODE BIT[20] R  
	TCCD BIT[19:16] R  
	RD_LATENCY BIT[13:8] R  
	WR_LATENCY BIT[5:0] R  

DRAM_TIMING_17_ACT ADDRESS 0x01E8 R
DRAM_TIMING_17_ACT RESET_VALUE 0x00000000
	TZQCL BIT[9:0] R  

DRAM_TIMING_18_ACT ADDRESS 0x01EC R
DRAM_TIMING_18_ACT RESET_VALUE 0x00000000
	RCW_START_DLY_BYTE7 BIT[28:24] R  
	RCW_START_DLY_BYTE6 BIT[20:16] R  
	RCW_START_DLY_BYTE5 BIT[12:8] R  
	RCW_START_DLY_BYTE4 BIT[4:0] R  

DRAM_TIMING_19_ACT ADDRESS 0x01F0 R
DRAM_TIMING_19_ACT RESET_VALUE 0x00000000
	RCW_START_DLY_BYTE3 BIT[28:24] R  
	RCW_START_DLY_BYTE2 BIT[20:16] R  
	RCW_START_DLY_BYTE1 BIT[12:8] R  
	RCW_START_DLY_BYTE0 BIT[4:0] R  

DRAM_TIMING_20_ACT ADDRESS 0x01F4 R
DRAM_TIMING_20_ACT RESET_VALUE 0x00000000
	RCW_FINE_DLY_BYTE7 BIT[31:24] R  
	RCW_FINE_DLY_BYTE6 BIT[23:16] R  
	RCW_FINE_DLY_BYTE5 BIT[15:8] R  
	RCW_FINE_DLY_BYTE4 BIT[7:0] R  

DRAM_TIMING_21_ACT ADDRESS 0x01F8 R
DRAM_TIMING_21_ACT RESET_VALUE 0x00000000
	RCW_FINE_DLY_BYTE3 BIT[31:24] R  
	RCW_FINE_DLY_BYTE2 BIT[23:16] R  
	RCW_FINE_DLY_BYTE1 BIT[15:8] R  
	RCW_FINE_DLY_BYTE0 BIT[7:0] R  

DRAM_TIMING_22_ACT ADDRESS 0x01FC R
DRAM_TIMING_22_ACT RESET_VALUE 0x00000000
	RCW_COARSE_DLY_BYTE7 BIT[29:28] R  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE6 BIT[25:24] R  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE5 BIT[21:20] R  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE4 BIT[17:16] R  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE3 BIT[13:12] R  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE2 BIT[9:8] R  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE1 BIT[5:4] R  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE0 BIT[1:0] R  
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3

DRAM_TIMING_23_ACT ADDRESS 0x0200 R
DRAM_TIMING_23_ACT RESET_VALUE 0x00000000
	ODTON_MAX BIT[31:28] R  
	ODTON_MIN BIT[25:24] R  
	ODTOFF_MAX BIT[22:20] R  
	ODTOFF_MIN BIT[17:16] R  

TESTBUS_CTRL ADDRESS 0x0204 RW
TESTBUS_CTRL RESET_VALUE 0x00000000
	TESTBUS_SEL BIT[8:4] RW  
		MEMCAS VALUE 0x00
		PWR_MGMT VALUE 0x01
		PG_HIT_CONFLICT VALUE 0x02
		COMMAND_QUEUE VALUE 0x03
		DDR_CMD_DECODE_0 VALUE 0x04
		DDR_CMD_DECODE_1 VALUE 0x05
		READ_COMMAND VALUE 0x06
		WRITE_COMMAND VALUE 0x07
		STATE_STATUS VALUE 0x08
		ACTIVATE VALUE 0x09
		COLUMN VALUE 0x0A
		PRECHARGE VALUE 0x0B
		PRIORITY VALUE 0x0C
		COLUMN_TIMERS VALUE 0x0D
		SHKECS VALUE 0x0E
	TESTBUS_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPARE_REG ADDRESS 0x0214 RW
SPARE_REG RESET_VALUE 0x00000000
	SPARE_REGS BIT[31:0] RW  

SPARE_REG_ACT ADDRESS 0x0224 R
SPARE_REG_ACT RESET_VALUE 0x00000000
	SPARE_REGS_ACT BIT[31:0] R  

DQCAL_RDATA_RANK1_U ADDRESS 0x0240 R
DQCAL_RDATA_RANK1_U RESET_VALUE 0x00000000
	DQCAL_RDATA BIT[31:0] R  

DQCAL_RDATA_RANK1_L ADDRESS 0x0244 R
DQCAL_RDATA_RANK1_L RESET_VALUE 0x00000000
	DQCAL_RDATA BIT[31:0] R  

DQCAL_RDATA_RANK0_U ADDRESS 0x0248 R
DQCAL_RDATA_RANK0_U RESET_VALUE 0x00000000
	DQCAL_RDATA BIT[31:0] R  

DQCAL_RDATA_RANK0_L ADDRESS 0x024C R
DQCAL_RDATA_RANK0_L RESET_VALUE 0x00000000
	DQCAL_RDATA BIT[31:0] R  

DQCAL_STATUS0_RANK1 ADDRESS 0x0260 R
DQCAL_STATUS0_RANK1 RESET_VALUE 0x00000000
	DQCAL_COMPARE_BYTE7 BIT[7] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE6 BIT[6] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE5 BIT[5] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE4 BIT[4] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE3 BIT[3] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE2 BIT[2] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE1 BIT[1] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE0 BIT[0] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1

DQCAL_STATUS1_RANK1 ADDRESS 0x0264 R
DQCAL_STATUS1_RANK1 RESET_VALUE 0x00000000
	DQS_PE_BYTE7 BIT[30:28] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE7 BIT[26:24] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE6 BIT[22:20] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE6 BIT[18:16] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE5 BIT[14:12] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE5 BIT[10:8] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE4 BIT[6:4] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE4 BIT[2:0] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7

DQCAL_STATUS2_RANK1 ADDRESS 0x0268 R
DQCAL_STATUS2_RANK1 RESET_VALUE 0x00000000
	DQS_PE_BYTE3 BIT[30:28] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE3 BIT[26:24] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE2 BIT[22:20] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE2 BIT[18:16] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE1 BIT[14:12] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE1 BIT[10:8] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE0 BIT[6:4] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE0 BIT[2:0] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7

DQCAL_STATUS0_RANK0 ADDRESS 0x0280 R
DQCAL_STATUS0_RANK0 RESET_VALUE 0x00000000
	DQCAL_COMPARE_BYTE7 BIT[7] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE6 BIT[6] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE5 BIT[5] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE4 BIT[4] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE3 BIT[3] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE2 BIT[2] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE1 BIT[1] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE0 BIT[0] R  
		FAIL VALUE 0x0
		PASS VALUE 0x1

DQCAL_STATUS1_RANK0 ADDRESS 0x0284 R
DQCAL_STATUS1_RANK0 RESET_VALUE 0x00000000
	DQS_PE_BYTE7 BIT[30:28] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE7 BIT[26:24] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE6 BIT[22:20] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE6 BIT[18:16] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE5 BIT[14:12] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE5 BIT[10:8] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE4 BIT[6:4] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE4 BIT[2:0] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7

DQCAL_STATUS2_RANK0 ADDRESS 0x0288 R
DQCAL_STATUS2_RANK0 RESET_VALUE 0x00000000
	DQS_PE_BYTE3 BIT[30:28] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE3 BIT[26:24] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE2 BIT[22:20] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE2 BIT[18:16] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE1 BIT[14:12] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE1 BIT[10:8] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE0 BIT[6:4] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE0 BIT[2:0] R  
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7

CGC_CTRL ADDRESS 0x02FC RW
CGC_CTRL RESET_VALUE 0x00000000
	BANKTIMERS BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	COL_TIMERS BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CQ BIT[14] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CSR_ACCESS BIT[13] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	LOAD_TIMING BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MEMCAS_CMD BIT[11] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	NDX_FIFO BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	OPT BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PAGE_IDLE_TIMER BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PWR_MGMT BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RANKTIMERS BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RDATA BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RECALC_TCYC BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SHKECS BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	WR_BUFFER BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	WR_CTRL BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	WRDATA_MGMT BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PMON_EN ADDRESS 0x0300 RW
PMON_EN RESET_VALUE 0x00000000
	CLK_REQ BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PMON_CFG ADDRESS 0x0304 RW
PMON_CFG RESET_VALUE 0x00000000
	HK_BUSY BIT[3] RW  
		EXCLUDE VALUE 0x0
		INCLUDE VALUE 0x1
	OVERHEAD BIT[1:0] RW  
		DEFAULT VALUE 0x0
		EXTRA_WRITE VALUE 0x1
		EXTRA_READ VALUE 0x2

PMON_CMD_QUEUED_n(n):(0)-(3) ARRAY 0x00000310+0x4*n
PMON_CMD_QUEUED_0 ADDRESS 0x0310 RW
PMON_CMD_QUEUED_0 RESET_VALUE 0x00000000
	QC_CNT BIT[27:24] RW  
	QC_CMP BIT[22:20] RW  
		DISABLE VALUE 0x0
		GT VALUE 0x1
		EQ VALUE 0x2
		LT VALUE 0x4
	QC_FLTR BIT[9:8] RW  
		PMON_CMD_FLTR_0 VALUE 0x0
		PMON_CMD_FLTR_1 VALUE 0x1

PMON_CMD_EXEC_n(n):(0)-(3) ARRAY 0x00000320+0x4*n
PMON_CMD_EXEC_0 ADDRESS 0x0320 RW
PMON_CMD_EXEC_0 RESET_VALUE 0x00000000
	QC_CNT BIT[27:24] RW  
	QC_CMP BIT[22:20] RW  
		DISABLE VALUE 0x0
		GT VALUE 0x1
		EQ VALUE 0x2
		LT VALUE 0x4
	QC_AGE BIT[17:16] RW  
		OLDER VALUE 0x0
		NEWER VALUE 0x1
		ALL VALUE 0x2
	QC_SAME_ADDR BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QC_FLTR BIT[9:8] RW  
		PMON_CMD_FLTR_0 VALUE 0x0
		PMON_CMD_FLTR_1 VALUE 0x1
	XC_PG_ACC BIT[6:4] RW  
		CONFLICT VALUE 0x1
		MISS VALUE 0x2
		HIT VALUE 0x4
		ANY VALUE 0x7
	XC_FLTR BIT[1:0] RW  
		PMON_CMD_FLTR_0 VALUE 0x0
		PMON_CMD_FLTR_1 VALUE 0x1

PMON_CMD_FLTR_n(n):(0)-(3) ARRAY 0x00000330+0x4*n
PMON_CMD_FLTR_0 ADDRESS 0x0330 RW
PMON_CMD_FLTR_0 RESET_VALUE 0x00000000
	TYPE BIT[17:16] RW  
		WRITE VALUE 0x1
		READ VALUE 0x2
	ADDR_FLTR BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ADDR_FLTR_POL BIT[14] RW  
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	ADDR_FLTR_SEL BIT[13:12] RW  
		PMON_ADDR_FLTR_0 VALUE 0x0
		PMON_ADDR_FLTR_1 VALUE 0x1
	MID_FLTR BIT[11] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MID_FLTR_POL BIT[10] RW  
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	MID_FLTR_SEL BIT[8] RW  
		PMON_MID_FLTR_0 VALUE 0x0
		PMON_MID_FLTR_1 VALUE 0x1
	LAT_LIM BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	LAT_LIM_POL BIT[6] RW  
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	LAT_LIM_SEL BIT[5:4] RW  
		PMON_LAT_LIM_0 VALUE 0x0
		PMON_LAT_LIM_1 VALUE 0x1
		PMON_LAT_LIM_2 VALUE 0x2
		PMON_LAT_LIM_3 VALUE 0x3
	PRI_FLTR BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRI_FLTR_POL BIT[2] RW  
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	PRI_FLTR_SEL BIT[1:0] RW  
		PMON_PRI_FLTR_0 VALUE 0x0
		PMON_PRI_FLTR_1 VALUE 0x1

PMON_ADDR_FLTR_n(n):(0)-(3) ARRAY 0x00000340+0x4*n
PMON_ADDR_FLTR_0 ADDRESS 0x0340 RW
PMON_ADDR_FLTR_0 RESET_VALUE 0x00000000
	RANK BIT[13:12] RW  
		RANK_0 VALUE 0x1
		RANK_1 VALUE 0x2
	BANK BIT[7:0] RW  
		BANK_0 VALUE 0x01
		BANK_1 VALUE 0x02
		BANK_2 VALUE 0x04
		BANK_3 VALUE 0x08
		BANK_4 VALUE 0x10
		BANK_5 VALUE 0x20
		BANK_6 VALUE 0x40
		BANK_7 VALUE 0x80

PMON_MID_FLTR_n(n):(0)-(1) ARRAY 0x00000350+0x4*n
PMON_MID_FLTR_0 ADDRESS 0x0350 RW
PMON_MID_FLTR_0 RESET_VALUE 0x00000000
	BID_MASK BIT[31:29] RW  
	PID_MASK BIT[28:24] RW  
	MID_MASK BIT[23:16] RW  
	BID_MATCH BIT[15:13] RW  
	PID_MATCH BIT[12:8] RW  
	MID_MATCH BIT[7:0] RW  

PMON_LAT_LIM_n(n):(0)-(3) ARRAY 0x00000360+0x4*n
PMON_LAT_LIM_0 ADDRESS 0x0360 RW
PMON_LAT_LIM_0 RESET_VALUE 0x00000000
	CYCLES BIT[15:0] RW  

PMON_PRI_FLTR_n(n):(0)-(3) ARRAY 0x00000370+0x4*n
PMON_PRI_FLTR_0 ADDRESS 0x0370 RW
PMON_PRI_FLTR_0 RESET_VALUE 0x00000000
	PRI_CMP BIT[13:12] RW  
		EXPLICIT VALUE 0x0
		SAME VALUE 0x1
		DIFFERENT VALUE 0x2
	PRI_CUR BIT[8:4] RW  
		PRI_0 VALUE 0x01
		PRI_1 VALUE 0x02
		PRI_2 VALUE 0x04
		PRI_3 VALUE 0x08
		PRI_4 VALUE 0x10
	PRI_ORIG BIT[3:0] RW  
		PRI_0 VALUE 0x1
		PRI_1 VALUE 0x2
		PRI_2 VALUE 0x4
		PRI_3 VALUE 0x8

PMON_CMDQ_n(n):(0)-(1) ARRAY 0x00000380+0x4*n
PMON_CMDQ_0 ADDRESS 0x0380 RW
PMON_CMDQ_0 RESET_VALUE 0x00000000
	CNT BIT[7:4] RW  
	CMP BIT[2:0] RW  
		DISABLE VALUE 0x0
		GT VALUE 0x1
		EQ VALUE 0x2
		LT VALUE 0x4

PMON_WRBUF_n(n):(0)-(1) ARRAY 0x00000388+0x4*n
PMON_WRBUF_0 ADDRESS 0x0388 RW
PMON_WRBUF_0 RESET_VALUE 0x00000000
	CNT BIT[9:4] RW  
	CMP BIT[2:0] RW  
		DISABLE VALUE 0x0
		GT VALUE 0x1
		EQ VALUE 0x2
		LT VALUE 0x4

PMON_DDR_CMD_n(n):(0)-(3) ARRAY 0x00000390+0x4*n
PMON_DDR_CMD_0 ADDRESS 0x0390 RW
PMON_DDR_CMD_0 RESET_VALUE 0x00000000
	ADDR_FLTR BIT[31] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ADDR_FLTR_POL BIT[30] RW  
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	ADDR_FLTR_SEL BIT[29:28] RW  
		PMON_ADDR_FLTR_0 VALUE 0x0
		PMON_ADDR_FLTR_1 VALUE 0x1
	MID_FLTR BIT[27] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MID_FLTR_POL BIT[26] RW  
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	MID_FLTR_SEL BIT[24] RW  
		PMON_MID_FLTR_0 VALUE 0x0
		PMON_MID_FLTR_1 VALUE 0x1
	CMD BIT[18:8] RW  
		MODE_REGISTER_WRITE_OR_SET VALUE 0x001
		MODE_REGISTER_READ VALUE 0x002
		ZQ_CALIBRATION VALUE 0x004
		ALL_BANK_AUTO_REFRESH VALUE 0x008
		PER_BANK_AUTO_REFRESH VALUE 0x010
		ALL_BANK_PRECHARGE VALUE 0x020
		PER_BANK_PRECHARGE VALUE 0x040
		BURST_TERMINATE VALUE 0x080
		WRITE VALUE 0x100
		READ VALUE 0x200
		ACTIVATE VALUE 0x400
	CMD_MOD BIT[4:0] RW  
		WITH_AUTO_PRECHARGE VALUE 0x01
		WITHOUT_AUTO_PRECHARGE VALUE 0x02
		BL8_ON_THE_FLY VALUE 0x04
		BC4_ON_THE_FLY VALUE 0x08
		NOT_ON_THE_FLY VALUE 0x10

PMON_DDR_DATA_n(n):(0)-(1) ARRAY 0x000003A0+0x4*n
PMON_DDR_DATA_0 ADDRESS 0x03A0 RW
PMON_DDR_DATA_0 RESET_VALUE 0x00000000
	MID_FLTR BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MID_FLTR_POL BIT[6] RW  
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	MID_FLTR_SEL BIT[4] RW  
		PMON_MID_FLTR_0 VALUE 0x0
		PMON_MID_FLTR_1 VALUE 0x1
	TYPE BIT[3:0] RW  
		WRITE_EXTRA VALUE 0x1
		WRITE_REQUIRED VALUE 0x2
		READ_EXTRA VALUE 0x4
		READ_REQUIRED VALUE 0x8

PMON_RANK_STATE_n(n):(0)-(3) ARRAY 0x000003B0+0x4*n
PMON_RANK_STATE_0 ADDRESS 0x03B0 RW
PMON_RANK_STATE_0 RESET_VALUE 0x00000000
	RNK BIT[29:28] RW  
		RANK_0 VALUE 0x1
		RANK_1 VALUE 0x2
	RNK_MATCH BIT[24] RW  
		EXACT VALUE 0x0
		ANY VALUE 0x1
	ACTUAL_POL BIT[23] RW  
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	ACTUAL BIT[22:16] RW  
		ANY VALUE 0x00
		IDLE VALUE 0x01
		BANK_OPEN VALUE 0x02
		ALL_BANKS_CLOSED VALUE 0x04
		POWER_DOWN VALUE 0x08
		CLOCK_STOP VALUE 0x10
		SELF_REFRESH VALUE 0x20
		DEEP_POWER_DOWN VALUE 0x40
	ALLOWED BIT[14:12] RW  
		ANY VALUE 0x0
		POWER_DOWN VALUE 0x1
		CLOCK_STOP VALUE 0x2
		SELF_REFRESH VALUE 0x4
	CMD_MATCH BIT[11] RW  
		EXACT VALUE 0x0
		ANY VALUE 0x1
	CMD BIT[10:8] RW  
		DISABLE VALUE 0x0
		QUEUED VALUE 0x1
		PENDING VALUE 0x2
		EXIST VALUE 0x4
	BNK_CMP BIT[7:5] RW  
		DISABLE VALUE 0x0
		GT VALUE 0x1
		EQ VALUE 0x2
		LT VALUE 0x4
	BNK_CNT BIT[3:0] RW  

PMON_SHKE_n(n):(0)-(7) ARRAY 0x000003C0+0x4*n
PMON_SHKE_0 ADDRESS 0x03C0 RW
PMON_SHKE_0 RESET_VALUE 0x00000000
	RNK BIT[25:24] RW  
		DISABLE VALUE 0x0
		RANK_0 VALUE 0x1
		RANK_1 VALUE 0x2
	REF_RATE BIT[23:16] RW  
		DISABLE VALUE 0x00
		LOW_TEMPERATURE_LIMIT_EXCEEDED VALUE 0x01
		TREFI_X_4 VALUE 0x02
		TREFI_X_2 VALUE 0x04
		TREFI_X_1 VALUE 0x08
		TREFI_X_05 VALUE 0x10
		TREFI_X_025 VALUE 0x20
		TREFI_X_025_DERATE VALUE 0x40
		HIGH_TEMPERATURE_LIMITED_EXCEEDED VALUE 0x80
	CMD_FLTR BIT[9:8] RW  
		DISABLE VALUE 0x0
		DONE VALUE 0x1
		VALID VALUE 0x2
	CMD BIT[4:0] RW  
		SHKE_CMD_CK_ON VALUE 0x00
		SHKE_CMD_CKE_ON VALUE 0x01
		SHKE_CMD_RESET_ON VALUE 0x02
		SHKE_CMD_CK_OFF VALUE 0x03
		SHKE_CMD_CKE_OFF VALUE 0x04
		SHKE_CMD_RESET_OFF VALUE 0x05
		SHKE_CMD_MRW VALUE 0x09
		SHKE_CMD_MRR VALUE 0x0A
		SHKE_CMD_LONG_ZQ VALUE 0x0B
		SHKE_CMD_SHORT_ZQ VALUE 0x0C
		SHKE_CMD_ENTER_SELFREFRESH VALUE 0x0E
		SHKE_CMD_EXIT_SELFREFRESH VALUE 0x0F
		SHKE_CMD_ENTER_DPD VALUE 0x10
		SHKE_CMD_EXIT_DPD VALUE 0x11
		SHKE_CMD_ENTER_FREQSWITCH VALUE 0x12
		SHKE_CMD_EXIT_FREQSWITCH VALUE 0x13
		SHKE_CMD_STOP_COMMANDS VALUE 0x16
		SHKE_CMD_RESUME_COMMANDS VALUE 0x17
		SHKE_CMD_EXTND_MRW VALUE 0x19
		SHKE_CMD_CA_TRAIN VALUE 0x1A
		SHKE_CMD_RD_DQCAL VALUE 0x1B

DERATE_TEMP_CTRL ADDRESS 0x06E0 RW
DERATE_TEMP_CTRL RESET_VALUE 0x00000000
	TUF_OVERRIDE_VALUE BIT[0] RW  

WR_DATA_CTRL ADDRESS 0x06E4 RW
WR_DATA_CTRL RESET_VALUE 0x00000000
	ALIGN_DQ_EN BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC.BIMC_S_DDR0_SHKE (level 2)
----------------------------------------------------------------------------------------
bimc_s_ddr0_shke MODULE OFFSET=BIMC+0x00035000 MAX=BIMC+0x00035FFF APRE=BIMC_S_DDR0_SHKE_ SPRE=BIMC_S_DDR0_SHKE_

HW_INFO ADDRESS 0x0000 R
HW_INFO RESET_VALUE 0x01000300
	MAJOR_REVISION BIT[31:24] R  
	BRANCH_REVISION BIT[23:16] R  
	MINOR_REVISION BIT[15:8] R  
	ECO_REVISION BIT[7:0] R  

CONFIG ADDRESS 0x0004 RW
CONFIG RESET_VALUE 0x00000000
	RANK1_EN BIT[29] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RANK0_EN BIT[28] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RANK1_INITCOMPLETE BIT[25] RW  
		INIT_INCOMPLETE VALUE 0x0
		INIT_COMPLETE VALUE 0x1
	RANK0_INITCOMPLETE BIT[24] RW  
		INIT_INCOMPLETE VALUE 0x0
		INIT_COMPLETE VALUE 0x1
	NUM_BANKS BIT[21:20] RW  
		ENUM_4_BANKS VALUE 0x0
		ENUM_8_BANKS VALUE 0x1
	IOCAL_UPDATE_PULSE_WIDTH BIT[19:16] RW  
		INVALID VALUE 0x0
	IOCAL_UPDATE_PULSE_WIDTH_MULT BIT[15] RW  
		MULT_1X VALUE 0x0
		MULT_2X VALUE 0x1
	CLK_ON_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

CGC_CNTL ADDRESS 0x0010 RW
CGC_CNTL RESET_VALUE 0x00000000
	CSR_ACCESS BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DRAM_MANUAL_0 ADDRESS 0x0020 RW NO_CSR_TEST
DRAM_MANUAL_0 RESET_VALUE 0x00000000
	RANK_SEL BIT[29:28] RW  
		INVALID VALUE 0x0
		CS0_ONLY VALUE 0x1
		CS1_ONLY VALUE 0x2
		CS0_AND_CS1 VALUE 0x3
	CK_ON BIT[27] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	CKE_ON BIT[26] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	RESETN_ON BIT[25] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	CK_OFF BIT[24] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	CKE_OFF BIT[23] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	RESETN_OFF BIT[22] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	ENTER_DEEP_PD BIT[21] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	EXIT_DEEP_PD BIT[20] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	ZQCAL_SHORT BIT[19] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	ZQCAL_LONG BIT[18] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	AUTO_REFRESH BIT[17] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	PRECHARGE_ALL BIT[16] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	ENTER_SELF_REFRESH_IDLE BIT[15] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	ENTER_SELF_REFRESH_ASAP BIT[14] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	EXIT_SELF_REFRESH BIT[13] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	MODE_REGISTER_READ BIT[12] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	MODE_REGISTER_WRITE BIT[11] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	DRAM_DEBUG_CMD BIT[9] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	STALL_CMDS BIT[8] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	RESUME_CMDS BIT[7] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	EXTND_MODE_REGISTER_WRITE BIT[6] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	CA_TRAIN_PATTERN_CMD BIT[5] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	RD_DQCAL BIT[4] RW  
		NOP VALUE 0x0
		EXECUTE VALUE 0x1

DRAM_MANUAL_1 ADDRESS 0x0024 RW
DRAM_MANUAL_1 RESET_VALUE 0x00000000
	WAIT_TIMER_DOMAIN BIT[16] RW  
		TIMER_CLOCK VALUE 0x0
		XO_CLOCK VALUE 0x1
	WAIT_TIMER_BEFORE_HW_CLEAR BIT[15:0] RW  

MREG_ADDR_WDATA_CNTL ADDRESS 0x0030 RW
MREG_ADDR_WDATA_CNTL RESET_VALUE 0x00000000
	MREG_ADDR BIT[27:20] RW  
	MREG_WDATA BIT[15:0] RW  

MREG_RDATA_RANK1_U ADDRESS 0x0050 R
MREG_RDATA_RANK1_U RESET_VALUE 0x00000000
	MREG_RDATA BIT[31:0] R  

MREG_RDATA_RANK1_L ADDRESS 0x0054 R
MREG_RDATA_RANK1_L RESET_VALUE 0x00000000
	MREG_RDATA BIT[31:0] R  

MREG_RDATA_RANK0_U ADDRESS 0x0060 R
MREG_RDATA_RANK0_U RESET_VALUE 0x00000000
	MREG_RDATA BIT[31:0] R  

MREG_RDATA_RANK0_L ADDRESS 0x0064 R
MREG_RDATA_RANK0_L RESET_VALUE 0x00000000
	MREG_RDATA BIT[31:0] R  

MREG_RDATA_STATUS ADDRESS 0x0070 R
MREG_RDATA_STATUS RESET_VALUE 0x00000000
	MREG_TIMEOUT BIT[0] R  
		NO_TIMEOUT VALUE 0x0
		TIMEOUT VALUE 0x1

DRAM_STATUS ADDRESS 0x0074 R
DRAM_STATUS RESET_VALUE 0x00000000
	WDOG_SELF_RFSH BIT[2] R  
		NOT_IN_SELF_REFRESH VALUE 0x0
		IN_SELF_REFRESH VALUE 0x1
	SW_SELF_RFSH BIT[1] R  
		NOT_IN_SELF_REFRESH VALUE 0x0
		IN_SELF_REFRESH VALUE 0x1
	STALL BIT[0] R  
		NOT_STALLED VALUE 0x0
		STALLED VALUE 0x1

DRAM_DEBUG_CMD_0 ADDRESS 0x0080 RW
DRAM_DEBUG_CMD_0 RESET_VALUE 0x00000000
	DDR_CA_EVEN BIT[15:0] RW  

DRAM_DEBUG_CMD_1 ADDRESS 0x0084 RW
DRAM_DEBUG_CMD_1 RESET_VALUE 0x00000000
	DDR_CA_ODD BIT[15:0] RW  

DRAM_DEBUG_CMD_2 ADDRESS 0x0088 RW
DRAM_DEBUG_CMD_2 RESET_VALUE 0x00000000
	DDR_CS_N BIT[29:28] RW  
	DDR_RAS_N BIT[27] RW  
	DDR_CAS_N BIT[26] RW  
	DDR_WE_N BIT[25] RW  
	DDR_CKE BIT[24] RW  
	DDR_BA BIT[23:20] RW  

PERIODIC_MRR ADDRESS 0x00A0 RW
PERIODIC_MRR RESET_VALUE 0x00000000
	MRR_ADDR BIT[27:20] RW  
	MRR_RANK_SEL BIT[17:16] RW  
		NOT_VALID VALUE 0x0
		RANK_0_ONLY VALUE 0x1
		RANK_1_ONLY VALUE 0x2
		BOTH_RANKS_0_AND_1 VALUE 0x3
	MRR_INTERVAL BIT[15:0] RW  
		DISABLED VALUE 0x0000
		TIME_OF_10MS VALUE 0x0100
		TIME_OF_20MS VALUE 0x0200
		TIME_OF_30MS VALUE 0x0400
		TIME_OF_60MS VALUE 0x0800
		TIME_OF_130MS VALUE 0x1000
		TIME_OF_260MS VALUE 0x2000
		TIME_OF_510MS VALUE 0x4000
		TIME_OF_1030MS VALUE 0x8000
		TIME_OF_2050MS VALUE 0xFFFF

PERIODIC_MRR_RDATA_RANK1_U ADDRESS 0x00B0 R
PERIODIC_MRR_RDATA_RANK1_U RESET_VALUE 0x00000000
	MREG_DATA BIT[31:0] R  

PERIODIC_MRR_RDATA_RANK1_L ADDRESS 0x00B4 R
PERIODIC_MRR_RDATA_RANK1_L RESET_VALUE 0x00000000
	MREG_DATA BIT[31:0] R  

PERIODIC_MRR_RDATA_RANK0_U ADDRESS 0x00B8 R
PERIODIC_MRR_RDATA_RANK0_U RESET_VALUE 0x00000000
	MREG_DATA BIT[31:0] R  

PERIODIC_MRR_RDATA_RANK0_L ADDRESS 0x00BC R
PERIODIC_MRR_RDATA_RANK0_L RESET_VALUE 0x00000000
	MREG_DATA BIT[31:0] R  

PERIODIC_ZQCAL ADDRESS 0x00D0 RW
PERIODIC_ZQCAL RESET_VALUE 0x00000000
	RANK_SEL BIT[29:28] RW  
		NOT_VALID VALUE 0x0
		RANK_0_ONLY VALUE 0x1
		RANK_1_ONLY VALUE 0x2
		BOTH_RANKS_0_AND_1 VALUE 0x3
	ZQCAL_INTERVAL BIT[15:0] RW  
		DISABLED VALUE 0x0000
		TIME_OF_10MS VALUE 0x0100
		TIME_OF_20MS VALUE 0x0200
		TIME_OF_30MS VALUE 0x0400
		TIME_OF_60MS VALUE 0x0800
		TIME_OF_130MS VALUE 0x1000
		TIME_OF_260MS VALUE 0x2000
		TIME_OF_510MS VALUE 0x4000
		TIME_OF_1030MS VALUE 0x8000
		TIME_OF_2050MS VALUE 0xFFFF

AUTO_REFRESH_CNTL ADDRESS 0x00F0 RW
AUTO_REFRESH_CNTL RESET_VALUE 0x00000000
	AUTO_RFSH_ENABLE_RANK1 BIT[29] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	AUTO_RFSH_ENABLE_RANK0 BIT[28] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	AUTO_REFRESH_MODE BIT[25:24] RW  
		ALL_BANK_REFRESH VALUE 0x0
		PER_BANK_REFRESH VALUE 0x1
	AUTO_SWITCH_ALL_BANK_MODE BIT[23:22] RW  
		DISABLE VALUE 0x0
		TREFI_0_5X_OR_TREFI_0_25X VALUE 0x1
		TREFI_0_25X VALUE 0x2
		NOT_VALID VALUE 0x3
	DISABLE_AUTO_REFRESH_TEMP_UPDATE BIT[16] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	TREFI BIT[9:0] RW  

SELF_REFRESH_CNTL ADDRESS 0x00F4 RW
SELF_REFRESH_CNTL RESET_VALUE 0x00000000
	HW_SELF_RFSH_ENABLE_RANK1 BIT[29] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HW_SELF_RFSH_ENABLE_RANK0 BIT[28] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HW_SELF_RFSH_IDLE_TIMER BIT[23:12] RW  
	CONCURRENT_SELF_RFSH_EN BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

AUTO_REFRESH_CNTL_1 ADDRESS 0x0100 RW
AUTO_REFRESH_CNTL_1 RESET_VALUE 0x00000000
	TREFI BIT[9:0] RW  

AUTO_REFRESH_CNTL_2 ADDRESS 0x0104 RW
AUTO_REFRESH_CNTL_2 RESET_VALUE 0x00000000
	RFSH_UPDATE_TIMER BIT[31:16] RW  
	DLY_RFSH_CONDN BIT[0] RW  
		TREFI_0_5X_OR_LESS VALUE 0x0
		TREFI_0_25X VALUE 0x1

TESTBUS_CNTL ADDRESS 0x0114 RW
TESTBUS_CNTL RESET_VALUE 0x00000000
	TESTBUS_SEL BIT[7:4] RW  
		ARBITER VALUE 0x0
		AUTO_REFRESH0 VALUE 0x1
		AUTO_REFRESH1 VALUE 0x2
		AUTO_REFRESH2 VALUE 0x3
		COMMAND_IF VALUE 0x4
		CSR VALUE 0x5
		FREQ_SWITCH VALUE 0x6
		IOCAL VALUE 0x7
		SELF_REFRESH0 VALUE 0x8
		SELF_REFRESH1 VALUE 0x9
		SRR VALUE 0xA
		SW_COMMAND VALUE 0xB
		ZQ VALUE 0xC
	TESTBUS_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPARE_REG ADDRESS 0x0130 RW
SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS BIT[31:0] RW  

DERATE_REF_RANK0 ADDRESS 0x00C0 RW
DERATE_REF_RANK0 RESET_VALUE 0x00000003
	DERATE_REF_VALUE BIT[2:0] RW  

DERATE_REF_RANK1 ADDRESS 0x00C4 RW
DERATE_REF_RANK1 RESET_VALUE 0x00000003
	DERATE_REF_VALUE BIT[2:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.CLK_CTL (level 1)
----------------------------------------------------------------------------------------
CLK_CTL BASE 0x01800000 SIZE=0x00100000 clk_ctladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.CLK_CTL.GCC_CLK_CTL_REG (level 2)
----------------------------------------------------------------------------------------
gcc_clk_ctl_reg MODULE OFFSET=CLK_CTL+0x00000000 MAX=CLK_CTL+0x0007FFFF APRE=GCC_ SPRE=GCC_

GPLL0_MODE ADDRESS 0x21000 RW
GPLL0_MODE RESET_VALUE 0x00000000
	PLL_LOCK_DET BIT[31] R   NO_CSR_TEST
	PLL_ACTIVE_FLAG BIT[30] R   NO_CSR_TEST
	PLL_ACK_LATCH BIT[29] R   NO_CSR_TEST
	PLL_HW_UPADATE_LOGIC_BYPASS BIT[23] RW  
	PLL_UPDATE BIT[22] RW  
	PLL_VOTE_FSM_RESET BIT[21] RW  
	PLL_VOTE_FSM_ENA BIT[20] RW  
	PLL_BIAS_COUNT BIT[19:14] RW  
	PLL_LOCK_COUNT BIT[13:8] RW  
	PLL_PLLTEST BIT[3] RW  
	PLL_RESET_N BIT[2] RW  
	PLL_BYPASSNL BIT[1] RW  
	PLL_OUTCTRL BIT[0] RW  

GPLL0_L_VAL ADDRESS 0x21004 RW
GPLL0_L_VAL RESET_VALUE 0x00000000
	PLL_L BIT[15:0] RW  

GPLL0_ALPHA_VAL ADDRESS 0x21008 RW
GPLL0_ALPHA_VAL RESET_VALUE 0x00000000
	PLL_ALPHA BIT[31:0] RW  

GPLL0_ALPHA_VAL_U ADDRESS 0x2100C RW
GPLL0_ALPHA_VAL_U RESET_VALUE 0x00000000
	PLL_ALPHA BIT[7:0] RW  

GPLL0_USER_CTL ADDRESS 0x21010 RW
GPLL0_USER_CTL RESET_VALUE 0x00000003
	RESERVE_BITS31_28 BIT[31:28] RW  
	SSC_MODE_CONTROL BIT[27] RW  
	RESERVE_BITS26_25 BIT[26:25] RW  
	ALPHA_EN BIT[24] RW  
	RESERVE_BITS23_22 BIT[23:22] RW  
	VCO_SEL BIT[21:20] RW  
	RESERVE_BITS19_15 BIT[19:15] RW  
	PRE_DIV_RATIO BIT[14:12] RW  
	POST_DIV_RATIO BIT[11:8] RW  
	OUTPUT_INV BIT[7] RW  
	RESERVE_BITS6_5 BIT[6:5] RW  
	PLLOUT_LV_TEST BIT[4] RW  
	PLLOUT_LV_EARLY BIT[3] RW  
	PLLOUT_LV_AUX2 BIT[2] RW  
	PLLOUT_LV_AUX BIT[1] RW  
	PLLOUT_LV_MAIN BIT[0] RW  

GPLL0_USER_CTL_U ADDRESS 0x21014 RW
GPLL0_USER_CTL_U RESET_VALUE 0x00000804
	L_CALIBRATION BIT[31:16] RW  
	RESERVE_BITS15_12 BIT[15:12] RW  
	LATCH_INTERFACE_BYPASS BIT[11] RW  
	STATUS_REGISTER BIT[10:8] RW  
	DSM BIT[7] RW  
	WRITE_STATE BIT[6] RW  
	TARGET_CTL BIT[5:3] RW  
	LOCK_DET BIT[2] RW  
	FREEZE_PLL BIT[1] RW  
	TOGGLE_DET BIT[0] RW  

GPLL0_CONFIG_CTL ADDRESS 0x21018 RW
GPLL0_CONFIG_CTL RESET_VALUE 0x4001055B
	SINGLE_DMET_MODE_ENABLE BIT[31] RW  
	DMET_WINDOW_ENABLE BIT[30] RW  
	TOGGLE_DET_SAMPLE_INTER BIT[29:26] RW  
	TOGGLE_DET_THRESHOLD BIT[25:23] RW  
	TOGGLE_DET_SAMPLE BIT[22:20] RW  
	LOCK_DET_THRESHOLD BIT[19:12] RW  
	LOCK_DET_SAMPLE_SIZE BIT[11:8] RW  
	MIN_GLITCH_THRESHOLD BIT[7:6] RW  
	REF_CYCLE BIT[5:4] RW  
	KFN BIT[3:0] RW  

GPLL0_TEST_CTL ADDRESS 0x2101C RW
GPLL0_TEST_CTL RESET_VALUE 0x00000000
	BIAS_GEN_TRIM BIT[31:29] RW  
	DCO BIT[28] RW  
	PROCESS_CALB BIT[27:26] RW  
	OVERRIDE_PROCESS_CALB BIT[25] RW  
	FINE_FCW BIT[24:20] RW  
	OVERRIDE_FINE_FCW BIT[19] RW  
	COARSE_FCW BIT[18:13] RW  
	OVERRIDE_COARSE BIT[12] RW  
	DISABLE_LFSR BIT[11] RW  
	DTEST_SEL BIT[10:8] RW  
	DTEST_EN BIT[7] RW  
	BYP_TESTAMP BIT[6] RW  
	ATEST1_SEL BIT[5:4] RW  
	ATEST0_SEL BIT[3:2] RW  
	ATEST1_EN BIT[1] RW  
	ATEST0_EN BIT[0] RW  

GPLL0_TEST_CTL_U ADDRESS 0x21020 RW
GPLL0_TEST_CTL_U RESET_VALUE 0x00400006
	RESERVE_BITS31_26 BIT[31:26] RW  
	VCASCODE_SCALE BIT[25:24] RW  
	IDCO_SCALE BIT[23:22] RW  
	GLITCH_DET_COUNT_LIM BIT[21:20] RW  
	GLITCH_PREVENTION_DIS BIT[19] RW  
	DTEST_MODE_SEL_UPPER BIT[18:17] RW  
	DITHER_ALPHA_SEL BIT[16:15] RW  
	BIT2_BIT3_CAL_SEL BIT[14] RW  
	OVERRIDE_FINE_FCW_MSB BIT[13] RW  
	DTEST_MODE_SEL BIT[12:11] RW  
	NMO_OSC_SEL BIT[10:9] RW  
	NMO_EN BIT[8] RW  
	NOISE_MAG BIT[7:5] RW  
	NOISE_GEN BIT[4] RW  
	OSC_BIAS_GND BIT[3] RW  
	PLL_TEST_OUT_SEL BIT[2:1] RW  
	CAL_CODE_UPDATE BIT[0] RW  

GPLL0_STATUS ADDRESS 0x21024 R
GPLL0_STATUS RESET_VALUE 0x00000000
	STATUS_26_24 BIT[26:24] R   NO_CSR_TEST
	STATUS_23 BIT[23] R   NO_CSR_TEST
	STATUS_22_20 BIT[22:20] R   NO_CSR_TEST
	STATUS_19_17 BIT[19:17] R   NO_CSR_TEST
	STATUS_16_12 BIT[16:12] R   NO_CSR_TEST
	STATUS_11_6 BIT[11:6] R   NO_CSR_TEST
	STATUS_5 BIT[5] R   NO_CSR_TEST
	STATUS_4_2 BIT[4:2] R   NO_CSR_TEST
	STATUS_1 BIT[1] R   NO_CSR_TEST
	STATUS_0 BIT[0] R   NO_CSR_TEST

GPLL0_FREQ_CTL ADDRESS 0x21028 RW
GPLL0_FREQ_CTL RESET_VALUE 0x00000000
	FREQUENCY_CTL_WORD BIT[31:0] RW  

GPLL0_SSC_UPDATE_RATE ADDRESS 0x2102C RW
GPLL0_SSC_UPDATE_RATE RESET_VALUE 0x00000000
	SSC_UPDATE_RATE BIT[7:0] RW  

GPLL0_SSC_DELTA_ALPHA ADDRESS 0x21030 RW
GPLL0_SSC_DELTA_ALPHA RESET_VALUE 0x00000000
	SSC_DELTA_ALPHA BIT[15:0] RW  

GPLL0_SSC_NUM_STEPS ADDRESS 0x21034 RW
GPLL0_SSC_NUM_STEPS RESET_VALUE 0x00000000
	SSC_NUM_STEPS BIT[7:0] RW  

GPLL1_MODE ADDRESS 0x20000 RW
GPLL1_MODE RESET_VALUE 0x00000000
	PLL_VOTE_FSM_RESET BIT[21] RW  
	PLL_VOTE_FSM_ENA BIT[20] RW  
	PLL_BIAS_COUNT BIT[19:14] RW  
	PLL_LOCK_COUNT BIT[13:8] RW  
	PLL_PLLTEST BIT[3] RW  
	PLL_RESET_N BIT[2] RW  
	PLL_BYPASSNL BIT[1] RW  
	PLL_OUTCTRL BIT[0] RW  

GPLL1_L_VAL ADDRESS 0x20004 RW
GPLL1_L_VAL RESET_VALUE 0x00000000
	PLL_L BIT[7:0] RW  

GPLL1_M_VAL ADDRESS 0x20008 RW
GPLL1_M_VAL RESET_VALUE 0x00000000
	PLL_M BIT[18:0] RW  

GPLL1_N_VAL ADDRESS 0x2000C RW
GPLL1_N_VAL RESET_VALUE 0x00000000
	PLL_N BIT[18:0] RW  

GPLL1_USER_CTL ADDRESS 0x20010 RW
GPLL1_USER_CTL RESET_VALUE 0x00000000
	RESERVE_BITS31_25 BIT[31:25] RW  
	MN_EN BIT[24] RW  
	RESERVE_BITS23_21 BIT[23:21] RW  
	VCO_SEL BIT[20] RW  
	RESERVE_BITS19_13 BIT[19:13] RW  
	PRE_DIV_RATIO BIT[12] RW  
	RESERVE_BITS11_10 BIT[11:10] RW  
	POST_DIV_RATIO BIT[9:8] RW  
	OUTPUT_INV BIT[7] RW  
	RESERVE_BITS6_5 BIT[6:5] RW  
	PLLOUT_LV_TEST BIT[4] RW  
	PLLOUT_LV_EARLY BIT[3] RW  
	PLLOUT_LV_BIST BIT[2] RW  
	PLLOUT_LV_AUX BIT[1] RW  
	PLLOUT_LV_MAIN BIT[0] RW  

GPLL1_CONFIG_CTL ADDRESS 0x20014 RW
GPLL1_CONFIG_CTL RESET_VALUE 0x00031000
	RESERVE_BITS31_30 BIT[31:30] RW  
	FORCE_PFD_UP BIT[29] RW  
	FORCE_PFD_DOWN BIT[28] RW  
	NMOSC_FREQ_CTRL BIT[27:26] RW  
	PFD_DZSEL BIT[25:24] RW  
	NMOSC_EN BIT[23] RW  
	RESERVE_BIT22 BIT[22] RW  
	ICP_DIV BIT[21:20] RW  
	IREG_DIV BIT[19:18] RW  
	CUSEL BIT[17:16] RW  
	REF_MODE BIT[15] RW  
	RESERVE_BIT14 BIT[14] RW  
	CFG_LOCKDET BIT[13:12] RW  
	FORCE_ISEED BIT[11] RW  
	RESERVE_BITS10_0 BIT[10:0] RW  

GPLL1_TEST_CTL ADDRESS 0x20018 RW
GPLL1_TEST_CTL RESET_VALUE 0x00000000
	RESERVE_BITS31_15 BIT[31:15] RW  
	PLLOUT_LV_TEST_SEL BIT[14] RW  
	RESERVE_BITS13_10 BIT[13:10] RW  
	ICP_TST_EN BIT[9] RW  
	ICP_EXT_SEL BIT[8] RW  
	DTEST_SEL BIT[7] RW  
	BYP_TESTAMP BIT[6] RW  
	ATEST1_SEL BIT[5:4] RW  
	ATEST0_SEL BIT[3:2] RW  
	ATEST1_EN BIT[1] RW  
	ATEST0_EN BIT[0] RW  

GPLL1_STATUS ADDRESS 0x2001C R
GPLL1_STATUS RESET_VALUE 0x00000000
	PLL_ACTIVE_FLAG BIT[17] R  
	PLL_LOCK_DET BIT[16] R  
	PLL_D BIT[15:0] R  

GPLL2_MODE ADDRESS 0x25000 RW
GPLL2_MODE RESET_VALUE 0x00000000
	PLL_LOCK_DET BIT[31] R   NO_CSR_TEST
	PLL_ACTIVE_FLAG BIT[30] R   NO_CSR_TEST
	PLL_ACK_LATCH BIT[29] R   NO_CSR_TEST
	PLL_HW_UPADATE_LOGIC_BYPASS BIT[23] RW  
	PLL_UPDATE BIT[22] RW  
	PLL_VOTE_FSM_RESET BIT[21] RW  
	PLL_VOTE_FSM_ENA BIT[20] RW  
	PLL_BIAS_COUNT BIT[19:14] RW  
	PLL_LOCK_COUNT BIT[13:8] RW  
	PLL_PLLTEST BIT[3] RW  
	PLL_RESET_N BIT[2] RW  
	PLL_BYPASSNL BIT[1] RW  
	PLL_OUTCTRL BIT[0] RW  

GPLL2_L_VAL ADDRESS 0x25004 RW
GPLL2_L_VAL RESET_VALUE 0x00000000
	PLL_L BIT[15:0] RW  

GPLL2_ALPHA_VAL ADDRESS 0x25008 RW
GPLL2_ALPHA_VAL RESET_VALUE 0x00000000
	PLL_ALPHA BIT[31:0] RW  

GPLL2_ALPHA_VAL_U ADDRESS 0x2500C RW
GPLL2_ALPHA_VAL_U RESET_VALUE 0x00000000
	PLL_ALPHA BIT[7:0] RW  

GPLL2_USER_CTL ADDRESS 0x25010 RW
GPLL2_USER_CTL RESET_VALUE 0x00000003
	RESERVE_BITS31_28 BIT[31:28] RW  
	SSC_MODE_CONTROL BIT[27] RW  
	RESERVE_BITS26_25 BIT[26:25] RW  
	ALPHA_EN BIT[24] RW  
	RESERVE_BITS23_22 BIT[23:22] RW  
	VCO_SEL BIT[21:20] RW  
	RESERVE_BITS19_15 BIT[19:15] RW  
	PRE_DIV_RATIO BIT[14:12] RW  
	POST_DIV_RATIO BIT[11:8] RW  
	OUTPUT_INV BIT[7] RW  
	RESERVE_BITS6_5 BIT[6:5] RW  
	PLLOUT_LV_TEST BIT[4] RW  
	PLLOUT_LV_EARLY BIT[3] RW  
	PLLOUT_LV_AUX2 BIT[2] RW  
	PLLOUT_LV_AUX BIT[1] RW  
	PLLOUT_LV_MAIN BIT[0] RW  

GPLL2_USER_CTL_U ADDRESS 0x25014 RW
GPLL2_USER_CTL_U RESET_VALUE 0x00000804
	L_CALIBRATION BIT[31:16] RW  
	RESERVE_BITS15_12 BIT[15:12] RW  
	LATCH_INTERFACE_BYPASS BIT[11] RW  
	STATUS_REGISTER BIT[10:8] RW  
	DSM BIT[7] RW  
	WRITE_STATE BIT[6] RW  
	TARGET_CTL BIT[5:3] RW  
	LOCK_DET BIT[2] RW  
	FREEZE_PLL BIT[1] RW  
	TOGGLE_DET BIT[0] RW  

GPLL2_CONFIG_CTL ADDRESS 0x25018 RW
GPLL2_CONFIG_CTL RESET_VALUE 0x4001055B
	SINGLE_DMET_MODE_ENABLE BIT[31] RW  
	DMET_WINDOW_ENABLE BIT[30] RW  
	TOGGLE_DET_SAMPLE_INTER BIT[29:26] RW  
	TOGGLE_DET_THRESHOLD BIT[25:23] RW  
	TOGGLE_DET_SAMPLE BIT[22:20] RW  
	LOCK_DET_THRESHOLD BIT[19:12] RW  
	LOCK_DET_SAMPLE_SIZE BIT[11:8] RW  
	MIN_GLITCH_THRESHOLD BIT[7:6] RW  
	REF_CYCLE BIT[5:4] RW  
	KFN BIT[3:0] RW  

GPLL2_TEST_CTL ADDRESS 0x2501C RW
GPLL2_TEST_CTL RESET_VALUE 0x00000000
	BIAS_GEN_TRIM BIT[31:29] RW  
	DCO BIT[28] RW  
	PROCESS_CALB BIT[27:26] RW  
	OVERRIDE_PROCESS_CALB BIT[25] RW  
	FINE_FCW BIT[24:20] RW  
	OVERRIDE_FINE_FCW BIT[19] RW  
	COARSE_FCW BIT[18:13] RW  
	OVERRIDE_COARSE BIT[12] RW  
	DISABLE_LFSR BIT[11] RW  
	DTEST_SEL BIT[10:8] RW  
	DTEST_EN BIT[7] RW  
	BYP_TESTAMP BIT[6] RW  
	ATEST1_SEL BIT[5:4] RW  
	ATEST0_SEL BIT[3:2] RW  
	ATEST1_EN BIT[1] RW  
	ATEST0_EN BIT[0] RW  

GPLL2_TEST_CTL_U ADDRESS 0x25020 RW
GPLL2_TEST_CTL_U RESET_VALUE 0x00400006
	RESERVE_BITS31_26 BIT[31:26] RW  
	VCASCODE_SCALE BIT[25:24] RW  
	IDCO_SCALE BIT[23:22] RW  
	GLITCH_DET_COUNT_LIM BIT[21:20] RW  
	GLITCH_PREVENTION_DIS BIT[19] RW  
	DTEST_MODE_SEL_UPPER BIT[18:17] RW  
	DITHER_ALPHA_SEL BIT[16:15] RW  
	BIT2_BIT3_CAL_SEL BIT[14] RW  
	OVERRIDE_FINE_FCW_MSB BIT[13] RW  
	DTEST_MODE_SEL BIT[12:11] RW  
	NMO_OSC_SEL BIT[10:9] RW  
	NMO_EN BIT[8] RW  
	NOISE_MAG BIT[7:5] RW  
	NOISE_GEN BIT[4] RW  
	OSC_BIAS_GND BIT[3] RW  
	PLL_TEST_OUT_SEL BIT[2:1] RW  
	CAL_CODE_UPDATE BIT[0] RW  

GPLL2_STATUS ADDRESS 0x25024 R
GPLL2_STATUS RESET_VALUE 0x00000000
	STATUS_26_24 BIT[26:24] R   NO_CSR_TEST
	STATUS_23 BIT[23] R   NO_CSR_TEST
	STATUS_22_20 BIT[22:20] R   NO_CSR_TEST
	STATUS_19_17 BIT[19:17] R   NO_CSR_TEST
	STATUS_16_12 BIT[16:12] R   NO_CSR_TEST
	STATUS_11_6 BIT[11:6] R   NO_CSR_TEST
	STATUS_5 BIT[5] R   NO_CSR_TEST
	STATUS_4_2 BIT[4:2] R   NO_CSR_TEST
	STATUS_1 BIT[1] R   NO_CSR_TEST
	STATUS_0 BIT[0] R   NO_CSR_TEST

GPLL2_FREQ_CTL ADDRESS 0x25028 RW
GPLL2_FREQ_CTL RESET_VALUE 0x00000000
	FREQUENCY_CTL_WORD BIT[31:0] RW  

GPLL2_SSC_UPDATE_RATE ADDRESS 0x2502C RW
GPLL2_SSC_UPDATE_RATE RESET_VALUE 0x00000000
	SSC_UPDATE_RATE BIT[7:0] RW  

GPLL2_SSC_DELTA_ALPHA ADDRESS 0x25030 RW
GPLL2_SSC_DELTA_ALPHA RESET_VALUE 0x00000000
	SSC_DELTA_ALPHA BIT[15:0] RW  

GPLL2_SSC_NUM_STEPS ADDRESS 0x25034 RW
GPLL2_SSC_NUM_STEPS RESET_VALUE 0x00000000
	SSC_NUM_STEPS BIT[7:0] RW  

BIMC_PLL_MODE ADDRESS 0x23000 RW
BIMC_PLL_MODE RESET_VALUE 0x00000000
	PLL_LOCK_DET BIT[31] R   NO_CSR_TEST
	PLL_ACTIVE_FLAG BIT[30] R   NO_CSR_TEST
	PLL_ACK_LATCH BIT[29] R   NO_CSR_TEST
	PLL_HW_UPADATE_LOGIC_BYPASS BIT[23] RW  
	PLL_UPDATE BIT[22] RW  
	PLL_VOTE_FSM_RESET BIT[21] RW  
	PLL_VOTE_FSM_ENA BIT[20] RW  
	PLL_BIAS_COUNT BIT[19:14] RW  
	PLL_LOCK_COUNT BIT[13:8] RW  
	PLL_PLLTEST BIT[3] RW  
	PLL_RESET_N BIT[2] RW  
	PLL_BYPASSNL BIT[1] RW  
	PLL_OUTCTRL BIT[0] RW  

BIMC_PLL_L_VAL ADDRESS 0x23004 RW
BIMC_PLL_L_VAL RESET_VALUE 0x00000000
	PLL_L BIT[15:0] RW  

BIMC_PLL_ALPHA_VAL ADDRESS 0x23008 RW
BIMC_PLL_ALPHA_VAL RESET_VALUE 0x00000000
	PLL_ALPHA BIT[31:0] RW  

BIMC_PLL_ALPHA_VAL_U ADDRESS 0x2300C RW
BIMC_PLL_ALPHA_VAL_U RESET_VALUE 0x00000000
	PLL_ALPHA BIT[7:0] RW  

BIMC_PLL_USER_CTL ADDRESS 0x23010 RW
BIMC_PLL_USER_CTL RESET_VALUE 0x00000001
	RESERVE_BITS31_28 BIT[31:28] RW  
	SSC_MODE_CONTROL BIT[27] RW  
	RESERVE_BITS26_25 BIT[26:25] RW  
	ALPHA_EN BIT[24] RW  
	RESERVE_BITS23_22 BIT[23:22] RW  
	VCO_SEL BIT[21:20] RW  
	RESERVE_BITS19_15 BIT[19:15] RW  
	PRE_DIV_RATIO BIT[14:12] RW  
	POST_DIV_RATIO BIT[11:8] RW  
	OUTPUT_INV BIT[7] RW  
	RESERVE_BITS6_5 BIT[6:5] RW  
	PLLOUT_LV_TEST BIT[4] RW  
	PLLOUT_LV_EARLY BIT[3] RW  
	PLLOUT_LV_AUX2 BIT[2] RW  
	PLLOUT_LV_AUX BIT[1] RW  
	PLLOUT_LV_MAIN BIT[0] RW  

BIMC_PLL_USER_CTL_U ADDRESS 0x23014 RW
BIMC_PLL_USER_CTL_U RESET_VALUE 0x00000804
	L_CALIBRATION BIT[31:16] RW  
	RESERVE_BITS15_12 BIT[15:12] RW  
	LATCH_INTERFACE_BYPASS BIT[11] RW  
	STATUS_REGISTER BIT[10:8] RW  
	DSM BIT[7] RW  
	WRITE_STATE BIT[6] RW  
	TARGET_CTL BIT[5:3] RW  
	LOCK_DET BIT[2] RW  
	FREEZE_PLL BIT[1] RW  
	TOGGLE_DET BIT[0] RW  

BIMC_PLL_CONFIG_CTL ADDRESS 0x23018 RW
BIMC_PLL_CONFIG_CTL RESET_VALUE 0x4001055B
	SINGLE_DMET_MODE_ENABLE BIT[31] RW  
	DMET_WINDOW_ENABLE BIT[30] RW  
	TOGGLE_DET_SAMPLE_INTER BIT[29:26] RW  
	TOGGLE_DET_THRESHOLD BIT[25:23] RW  
	TOGGLE_DET_SAMPLE BIT[22:20] RW  
	LOCK_DET_THRESHOLD BIT[19:12] RW  
	LOCK_DET_SAMPLE_SIZE BIT[11:8] RW  
	MIN_GLITCH_THRESHOLD BIT[7:6] RW  
	REF_CYCLE BIT[5:4] RW  
	KFN BIT[3:0] RW  

BIMC_PLL_TEST_CTL ADDRESS 0x2301C RW
BIMC_PLL_TEST_CTL RESET_VALUE 0x00000000
	BIAS_GEN_TRIM BIT[31:29] RW  
	DCO BIT[28] RW  
	PROCESS_CALB BIT[27:26] RW  
	OVERRIDE_PROCESS_CALB BIT[25] RW  
	FINE_FCW BIT[24:20] RW  
	OVERRIDE_FINE_FCW BIT[19] RW  
	COARSE_FCW BIT[18:13] RW  
	OVERRIDE_COARSE BIT[12] RW  
	DISABLE_LFSR BIT[11] RW  
	DTEST_SEL BIT[10:8] RW  
	DTEST_EN BIT[7] RW  
	BYP_TESTAMP BIT[6] RW  
	ATEST1_SEL BIT[5:4] RW  
	ATEST0_SEL BIT[3:2] RW  
	ATEST1_EN BIT[1] RW  
	ATEST0_EN BIT[0] RW  

BIMC_PLL_TEST_CTL_U ADDRESS 0x23020 RW
BIMC_PLL_TEST_CTL_U RESET_VALUE 0x00400006
	RESERVE_BITS31_26 BIT[31:26] RW  
	VCASCODE_SCALE BIT[25:24] RW  
	IDCO_SCALE BIT[23:22] RW  
	GLITCH_DET_COUNT_LIM BIT[21:20] RW  
	GLITCH_PREVENTION_DIS BIT[19] RW  
	DTEST_MODE_SEL_UPPER BIT[18:17] RW  
	DITHER_ALPHA_SEL BIT[16:15] RW  
	BIT2_BIT3_CAL_SEL BIT[14] RW  
	OVERRIDE_FINE_FCW_MSB BIT[13] RW  
	DTEST_MODE_SEL BIT[12:11] RW  
	NMO_OSC_SEL BIT[10:9] RW  
	NMO_EN BIT[8] RW  
	NOISE_MAG BIT[7:5] RW  
	NOISE_GEN BIT[4] RW  
	OSC_BIAS_GND BIT[3] RW  
	PLL_TEST_OUT_SEL BIT[2:1] RW  
	CAL_CODE_UPDATE BIT[0] RW  

BIMC_PLL_STATUS ADDRESS 0x23024 R
BIMC_PLL_STATUS RESET_VALUE 0x00000000
	STATUS_26_24 BIT[26:24] R   NO_CSR_TEST
	STATUS_23 BIT[23] R   NO_CSR_TEST
	STATUS_22_20 BIT[22:20] R   NO_CSR_TEST
	STATUS_19_17 BIT[19:17] R   NO_CSR_TEST
	STATUS_16_12 BIT[16:12] R   NO_CSR_TEST
	STATUS_11_6 BIT[11:6] R   NO_CSR_TEST
	STATUS_5 BIT[5] R   NO_CSR_TEST
	STATUS_4_2 BIT[4:2] R   NO_CSR_TEST
	STATUS_1 BIT[1] R   NO_CSR_TEST
	STATUS_0 BIT[0] R   NO_CSR_TEST

BIMC_PLL_FREQ_CTL ADDRESS 0x23028 RW
BIMC_PLL_FREQ_CTL RESET_VALUE 0x00000000
	FREQUENCY_CTL_WORD BIT[31:0] RW  

BIMC_PLL_SSC_UPDATE_RATE ADDRESS 0x2302C RW
BIMC_PLL_SSC_UPDATE_RATE RESET_VALUE 0x00000000
	SSC_UPDATE_RATE BIT[7:0] RW  

BIMC_PLL_SSC_DELTA_ALPHA ADDRESS 0x23030 RW
BIMC_PLL_SSC_DELTA_ALPHA RESET_VALUE 0x00000000
	SSC_DELTA_ALPHA BIT[15:0] RW  

BIMC_PLL_SSC_NUM_STEPS ADDRESS 0x23034 RW
BIMC_PLL_SSC_NUM_STEPS RESET_VALUE 0x00000000
	SSC_NUM_STEPS BIT[7:0] RW  

PCNOC_BFDCD_CMD_RCGR ADDRESS 0x27000 RW
PCNOC_BFDCD_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BFDCD_CFG_RCGR ADDRESS 0x27004 RW
PCNOC_BFDCD_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

PCNOC_BCR ADDRESS 0x27018 RW
PCNOC_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_AHB_CBCR ADDRESS 0x2701C RW
PCNOC_AHB_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_DDR_CFG_CBCR ADDRESS 0x32024 RW
PCNOC_DDR_CFG_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_RPM_AHB_CBCR ADDRESS 0x27024 RW
PCNOC_RPM_AHB_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_AT_CBCR ADDRESS 0x27028 RW
PCNOC_AT_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_QDSS_STM_AXI_CBCR ADDRESS 0x2702C RW
PCNOC_QDSS_STM_AXI_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_APSS_AHB_CBCR ADDRESS 0x27030 R
PCNOC_APSS_AHB_CBCR RESET_VALUE 0x00000000
	CLK_OFF BIT[31] R   NO_CSR_TEST

PCNOC_USB_CBCR ADDRESS 0x27034 RW
PCNOC_USB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_XO_CBCR ADDRESS 0x27038 RW
PCNOC_XO_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_EXTREF_CTL ADDRESS 0x2703C RW
PCNOC_EXTREF_CTL RESET_VALUE 0x00000000
	DIVIDE BIT[17:16] RW  
	ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

NOC_CONF_XPU_AHB_CBCR ADDRESS 0x17000 RW
NOC_CONF_XPU_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

IMEM_BCR ADDRESS 0xE000 RW
IMEM_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

IMEM_AXI_CBCR ADDRESS 0xE004 RW
IMEM_AXI_CBCR RESET_VALUE 0x1000CFF0
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

IMEM_CFG_AHB_CBCR ADDRESS 0xE008 RW
IMEM_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_CFG_AHB_CBCR ADDRESS 0x49000 RW
MSS_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_Q6_BIMC_AXI_CBCR ADDRESS 0x49004 RW
MSS_Q6_BIMC_AXI_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	HW_CTL BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_Q6SS_AXIS_CBCR ADDRESS 0x49008 RW
MSS_Q6SS_AXIS_CBCR RESET_VALUE 0x00008001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_Q6SS_BOOT_GPLL0 ADDRESS 0x4900C RW
MSS_Q6SS_BOOT_GPLL0 RESET_VALUE 0x00000001
	MUX_SEL BIT[2] RW  
	CLK_DIV BIT[1:0] RW  

RPM_CFG_XPU_CBCR ADDRESS 0x17004 RW
RPM_CFG_XPU_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_BCR ADDRESS 0x29000 RW
QDSS_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_DAP_AHB_CBCR ADDRESS 0x29004 RW
QDSS_DAP_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_CFG_AHB_CBCR ADDRESS 0x29008 RW
QDSS_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_AT_CMD_RCGR ADDRESS 0x2900C RW
QDSS_AT_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_AT_CFG_RCGR ADDRESS 0x29010 RW
QDSS_AT_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QDSS_AT_CBCR ADDRESS 0x29024 RW
QDSS_AT_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31] R   NO_CSR_TEST
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_ETR_USB_CBCR ADDRESS 0x29028 RW
QDSS_ETR_USB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_STM_CMD_RCGR ADDRESS 0x2902C RW
QDSS_STM_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_STM_CFG_RCGR ADDRESS 0x29030 RW
QDSS_STM_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QDSS_STM_CBCR ADDRESS 0x29044 RW
QDSS_STM_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_TRACECLKIN_CMD_RCGR ADDRESS 0x29048 RW
QDSS_TRACECLKIN_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_TRACECLKIN_CFG_RCGR ADDRESS 0x2904C RW
QDSS_TRACECLKIN_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QDSS_TRACECLKIN_CBCR ADDRESS 0x29060 RW
QDSS_TRACECLKIN_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_APB_TSCTR_CMD_RCGR ADDRESS 0x29064 RW
QDSS_APB_TSCTR_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_APB_TSCTR_CFG_RCGR ADDRESS 0x29068 RW
QDSS_APB_TSCTR_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QDSS_TSCTR_CBCR ADDRESS 0x2907C RW
QDSS_TSCTR_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_DAP_CBCR ADDRESS 0x29084 R
QDSS_DAP_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST

QDSS_TRIG_CMD_RCGR ADDRESS 0x29090 RW
QDSS_TRIG_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_TRIG_CFG_RCGR ADDRESS 0x29094 RW
QDSS_TRIG_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QDSS_TRIG_CBCR ADDRESS 0x29098 RW
QDSS_TRIG_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QPIC_BCR ADDRESS 0x3F000 RW
QPIC_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QPIC_CMD_RCGR ADDRESS 0x3F004 RW
QPIC_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_M BIT[6] R   NO_CSR_TEST
	DIRTY_N BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QPIC_CFG_RCGR ADDRESS 0x3F008 RW
QPIC_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QPIC_M ADDRESS 0x3F00C RW
QPIC_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

QPIC_N ADDRESS 0x3F010 RW
QPIC_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

QPIC_D ADDRESS 0x3F014 RW
QPIC_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

QPIC_CBCR ADDRESS 0x3F018 RW
QPIC_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31] R   NO_CSR_TEST
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QPIC_AHB_CBCR ADDRESS 0x3F01C RW
QPIC_AHB_CBCR RESET_VALUE 0x8000CFF0
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	HW_CTL BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QPIC_SYSTEM_CBCR ADDRESS 0x3F020 RW
QPIC_SYSTEM_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QPIC_IO_MACRO_CBCR ADDRESS 0x3F024 RW
QPIC_IO_MACRO_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QPIC_IO_MACRO_CMD_RCGR ADDRESS 0x3F028 RW
QPIC_IO_MACRO_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_M BIT[6] R   NO_CSR_TEST
	DIRTY_N BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QPIC_IO_MACRO_CFG_RCGR ADDRESS 0x3F02C RW
QPIC_IO_MACRO_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QPIC_IO_MACRO_M ADDRESS 0x3F030 RW
QPIC_IO_MACRO_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

QPIC_IO_MACRO_N ADDRESS 0x3F034 RW
QPIC_IO_MACRO_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

QPIC_IO_MACRO_D ADDRESS 0x3F038 RW
QPIC_IO_MACRO_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

GCC_SLEEP_CMD_RCGR ADDRESS 0x30000 RW
GCC_SLEEP_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB_HS_BCR ADDRESS 0x41000 RW
USB_HS_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB_HS_SYSTEM_CBCR ADDRESS 0x41004 RW
USB_HS_SYSTEM_CBCR RESET_VALUE 0x8000CFF0
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB_HS_PHY_CFG_AHB_CBCR ADDRESS 0x41030 RW
USB_HS_PHY_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB_HS_INACTIVITY_TIMERS_CBCR ADDRESS 0x4100C RW
USB_HS_INACTIVITY_TIMERS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB_HS_SYSTEM_CMD_RCGR ADDRESS 0x41010 RW
USB_HS_SYSTEM_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB_HS_SYSTEM_CFG_RCGR ADDRESS 0x41014 RW
USB_HS_SYSTEM_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

USB2A_PHY_BCR ADDRESS 0x41028 RW
USB2A_PHY_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB2_HS_PHY_ONLY_BCR ADDRESS 0x41034 RW
USB2_HS_PHY_ONLY_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB_HS_PHY_CFG_AHB_BCR ADDRESS 0x41038 RW
USB_HS_PHY_CFG_AHB_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QUSB2_PHY_BCR ADDRESS 0x4103C RW
QUSB2_PHY_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB2A_PHY_SLEEP_CBCR ADDRESS 0x4102C RW
USB2A_PHY_SLEEP_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_BCR ADDRESS 0x1000 RW
BLSP1_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_SLEEP_CBCR ADDRESS 0x1004 R
BLSP1_SLEEP_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST

BLSP1_AHB_CBCR ADDRESS 0x1008 RW
BLSP1_AHB_CBCR RESET_VALUE 0x8000CFF0
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

BLSP1_QUP1_BCR ADDRESS 0x2000 RW
BLSP1_QUP1_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP1_SPI_APPS_CBCR ADDRESS 0x2004 RW
BLSP1_QUP1_SPI_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP1_I2C_APPS_CBCR ADDRESS 0x2008 RW
BLSP1_QUP1_I2C_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP1_I2C_APPS_CMD_RCGR ADDRESS 0x200C RW
BLSP1_QUP1_I2C_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP1_I2C_APPS_CFG_RCGR ADDRESS 0x2010 RW
BLSP1_QUP1_I2C_APPS_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP2_I2C_APPS_CMD_RCGR ADDRESS 0x3000 RW
BLSP1_QUP2_I2C_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP2_I2C_APPS_CFG_RCGR ADDRESS 0x3004 RW
BLSP1_QUP2_I2C_APPS_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP3_I2C_APPS_CMD_RCGR ADDRESS 0x4000 RW
BLSP1_QUP3_I2C_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP3_I2C_APPS_CFG_RCGR ADDRESS 0x4004 RW
BLSP1_QUP3_I2C_APPS_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP4_I2C_APPS_CMD_RCGR ADDRESS 0x5000 RW
BLSP1_QUP4_I2C_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP4_I2C_APPS_CFG_RCGR ADDRESS 0x5004 RW
BLSP1_QUP4_I2C_APPS_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP1_SPI_APPS_CMD_RCGR ADDRESS 0x2024 RW
BLSP1_QUP1_SPI_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_M BIT[6] R   NO_CSR_TEST
	DIRTY_N BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP1_SPI_APPS_CFG_RCGR ADDRESS 0x2028 RW
BLSP1_QUP1_SPI_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP1_SPI_APPS_M ADDRESS 0x202C RW
BLSP1_QUP1_SPI_APPS_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

BLSP1_QUP1_SPI_APPS_N ADDRESS 0x2030 RW
BLSP1_QUP1_SPI_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

BLSP1_QUP1_SPI_APPS_D ADDRESS 0x2034 RW
BLSP1_QUP1_SPI_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

BLSP1_UART1_BCR ADDRESS 0x2038 RW
BLSP1_UART1_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART1_APPS_CBCR ADDRESS 0x203C RW
BLSP1_UART1_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART1_SIM_CBCR ADDRESS 0x2040 RW
BLSP1_UART1_SIM_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART1_APPS_CMD_RCGR ADDRESS 0x2044 RW
BLSP1_UART1_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_M BIT[6] R   NO_CSR_TEST
	DIRTY_N BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART1_APPS_CFG_RCGR ADDRESS 0x2048 RW
BLSP1_UART1_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_UART1_APPS_M ADDRESS 0x204C RW
BLSP1_UART1_APPS_M RESET_VALUE 0x00000000
	M BIT[15:0] RW  

BLSP1_UART1_APPS_N ADDRESS 0x2050 RW
BLSP1_UART1_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0] RW  

BLSP1_UART1_APPS_D ADDRESS 0x2054 RW
BLSP1_UART1_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0] RW  

BLSP1_QUP2_BCR ADDRESS 0x3008 RW
BLSP1_QUP2_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP2_SPI_APPS_CBCR ADDRESS 0x300C RW
BLSP1_QUP2_SPI_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP2_I2C_APPS_CBCR ADDRESS 0x3010 RW
BLSP1_QUP2_I2C_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP2_SPI_APPS_CMD_RCGR ADDRESS 0x3014 RW
BLSP1_QUP2_SPI_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_M BIT[6] R   NO_CSR_TEST
	DIRTY_N BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP2_SPI_APPS_CFG_RCGR ADDRESS 0x3018 RW
BLSP1_QUP2_SPI_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP2_SPI_APPS_M ADDRESS 0x301C RW
BLSP1_QUP2_SPI_APPS_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

BLSP1_QUP2_SPI_APPS_N ADDRESS 0x3020 RW
BLSP1_QUP2_SPI_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

BLSP1_QUP2_SPI_APPS_D ADDRESS 0x3024 RW
BLSP1_QUP2_SPI_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

BLSP1_UART2_BCR ADDRESS 0x3028 RW
BLSP1_UART2_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART2_APPS_CBCR ADDRESS 0x302C RW
BLSP1_UART2_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART2_SIM_CBCR ADDRESS 0x3030 RW
BLSP1_UART2_SIM_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART2_APPS_CMD_RCGR ADDRESS 0x3034 RW
BLSP1_UART2_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_M BIT[6] R   NO_CSR_TEST
	DIRTY_N BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART2_APPS_CFG_RCGR ADDRESS 0x3038 RW
BLSP1_UART2_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_UART2_APPS_M ADDRESS 0x303C RW
BLSP1_UART2_APPS_M RESET_VALUE 0x00000000
	M BIT[15:0] RW  

BLSP1_UART2_APPS_N ADDRESS 0x3040 RW
BLSP1_UART2_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0] RW  

BLSP1_UART2_APPS_D ADDRESS 0x3044 RW
BLSP1_UART2_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0] RW  

BLSP1_QUP3_BCR ADDRESS 0x4018 RW
BLSP1_QUP3_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP3_SPI_APPS_CBCR ADDRESS 0x401C RW
BLSP1_QUP3_SPI_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP3_I2C_APPS_CBCR ADDRESS 0x4020 RW
BLSP1_QUP3_I2C_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP3_SPI_APPS_CMD_RCGR ADDRESS 0x4024 RW
BLSP1_QUP3_SPI_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_M BIT[6] R   NO_CSR_TEST
	DIRTY_N BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP3_SPI_APPS_CFG_RCGR ADDRESS 0x4028 RW
BLSP1_QUP3_SPI_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP3_SPI_APPS_M ADDRESS 0x402C RW
BLSP1_QUP3_SPI_APPS_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

BLSP1_QUP3_SPI_APPS_N ADDRESS 0x4030 RW
BLSP1_QUP3_SPI_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

BLSP1_QUP3_SPI_APPS_D ADDRESS 0x4034 RW
BLSP1_QUP3_SPI_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

BLSP1_UART3_BCR ADDRESS 0x4038 RW
BLSP1_UART3_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART3_APPS_CBCR ADDRESS 0x403C RW
BLSP1_UART3_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART3_SIM_CBCR ADDRESS 0x4040 RW
BLSP1_UART3_SIM_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART3_APPS_CMD_RCGR ADDRESS 0x4044 RW
BLSP1_UART3_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_M BIT[6] R   NO_CSR_TEST
	DIRTY_N BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART3_APPS_CFG_RCGR ADDRESS 0x4048 RW
BLSP1_UART3_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_UART3_APPS_M ADDRESS 0x404C RW
BLSP1_UART3_APPS_M RESET_VALUE 0x00000000
	M BIT[15:0] RW  

BLSP1_UART3_APPS_N ADDRESS 0x4050 RW
BLSP1_UART3_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0] RW  

BLSP1_UART3_APPS_D ADDRESS 0x4054 RW
BLSP1_UART3_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0] RW  

BLSP1_QUP4_BCR ADDRESS 0x5018 RW
BLSP1_QUP4_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP4_SPI_APPS_CBCR ADDRESS 0x501C RW
BLSP1_QUP4_SPI_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP4_I2C_APPS_CBCR ADDRESS 0x5020 RW
BLSP1_QUP4_I2C_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP4_SPI_APPS_CMD_RCGR ADDRESS 0x5024 RW
BLSP1_QUP4_SPI_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_M BIT[6] R   NO_CSR_TEST
	DIRTY_N BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP4_SPI_APPS_CFG_RCGR ADDRESS 0x5028 RW
BLSP1_QUP4_SPI_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP4_SPI_APPS_M ADDRESS 0x502C RW
BLSP1_QUP4_SPI_APPS_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

BLSP1_QUP4_SPI_APPS_N ADDRESS 0x5030 RW
BLSP1_QUP4_SPI_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

BLSP1_QUP4_SPI_APPS_D ADDRESS 0x5034 RW
BLSP1_QUP4_SPI_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

BLSP1_UART4_BCR ADDRESS 0x5038 RW
BLSP1_UART4_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART4_APPS_CBCR ADDRESS 0x503C RW
BLSP1_UART4_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART4_SIM_CBCR ADDRESS 0x5040 RW
BLSP1_UART4_SIM_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART4_APPS_CMD_RCGR ADDRESS 0x5044 RW
BLSP1_UART4_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_M BIT[6] R   NO_CSR_TEST
	DIRTY_N BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART4_APPS_CFG_RCGR ADDRESS 0x5048 RW
BLSP1_UART4_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_UART4_APPS_M ADDRESS 0x504C RW
BLSP1_UART4_APPS_M RESET_VALUE 0x00000000
	M BIT[15:0] RW  

BLSP1_UART4_APPS_N ADDRESS 0x5050 RW
BLSP1_UART4_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0] RW  

BLSP1_UART4_APPS_D ADDRESS 0x5054 RW
BLSP1_UART4_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0] RW  

BLSP_UART_SIM_CMD_RCGR ADDRESS 0x100C RW
BLSP_UART_SIM_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP_UART_SIM_CFG_RCGR ADDRESS 0x1010 RW
BLSP_UART_SIM_CFG_RCGR RESET_VALUE 0x00000000
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

PRNG_XPU_CFG_AHB_CBCR ADDRESS 0x17008 RW
PRNG_XPU_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PDM_BCR ADDRESS 0x44000 RW
PDM_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PDM_AHB_CBCR ADDRESS 0x44004 RW
PDM_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PDM_XO4_CBCR ADDRESS 0x44008 RW
PDM_XO4_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_DIV BIT[17:16] RW  
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PDM2_CBCR ADDRESS 0x4400C RW
PDM2_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PDM2_CMD_RCGR ADDRESS 0x44010 RW
PDM2_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PDM2_CFG_RCGR ADDRESS 0x44014 RW
PDM2_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

PWM0_XO512_CBCR ADDRESS 0x44018 RW
PWM0_XO512_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_DIV BIT[24:16] RW  
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PRNG_BCR ADDRESS 0x13000 RW
PRNG_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PRNG_AHB_CBCR ADDRESS 0x13004 R
PRNG_AHB_CBCR RESET_VALUE 0x00000000
	CLK_OFF BIT[31] R   NO_CSR_TEST

PRNG_CMD_RCGR ADDRESS 0x13020 RW
PRNG_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PRNG_CFG_RCGR ADDRESS 0x13024 RW
PRNG_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

PRNG_AHB_BRIDGE_CBCR ADDRESS 0x13028 RW
PRNG_AHB_BRIDGE_CBCR RESET_VALUE 0x00008001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TCSR_BCR ADDRESS 0x28000 RW
TCSR_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TCSR_AHB_CBCR ADDRESS 0x28004 RW
TCSR_AHB_CBCR RESET_VALUE 0x10008001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BOOT_ROM_BCR ADDRESS 0x13008 RW
BOOT_ROM_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BOOT_ROM_AHB_CBCR ADDRESS 0x1300C RW
BOOT_ROM_AHB_CBCR RESET_VALUE 0x1000CFF0
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

MSG_RAM_BCR ADDRESS 0x2B000 RW
MSG_RAM_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSG_RAM_AHB_CBCR ADDRESS 0x2B004 RW
MSG_RAM_AHB_CBCR RESET_VALUE 0x0000CFF0
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

TLMM_BCR ADDRESS 0x34000 RW
TLMM_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TLMM_AHB_CBCR ADDRESS 0x34004 RW
TLMM_AHB_CBCR RESET_VALUE 0x10008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TLMM_CBCR ADDRESS 0x34008 R
TLMM_CBCR RESET_VALUE 0x00000000
	CLK_OFF BIT[31] R   NO_CSR_TEST

MPM_BCR ADDRESS 0x2C000 RW
MPM_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MPM_MISC ADDRESS 0x2C004 RW
MPM_MISC RESET_VALUE 0x00000001
	MPM_NON_AHB_RESET BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_RESET BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_REF_CLK_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MPM_AHB_CBCR ADDRESS 0x2C008 RW
MPM_AHB_CBCR RESET_VALUE 0x10008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_PROC_HCLK_CBCR ADDRESS 0x2D000 R
RPM_PROC_HCLK_CBCR RESET_VALUE 0x00000000
	CLK_OFF BIT[31] R   NO_CSR_TEST

RPM_BUS_AHB_CBCR ADDRESS 0x2D004 RW
RPM_BUS_AHB_CBCR RESET_VALUE 0x1000CFF0
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

RPM_SLEEP_CBCR ADDRESS 0x2D008 RW
RPM_SLEEP_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_TIMER_CBCR ADDRESS 0x2D00C RW
RPM_TIMER_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	HW_CTL BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_CMD_RCGR ADDRESS 0x2D010 RW
RPM_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_CFG_RCGR ADDRESS 0x2D014 RW
RPM_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

RPM_MISC ADDRESS 0x2D028 RW
RPM_MISC RESET_VALUE 0x00000030
	RPM_CLK_AUTO_SCALE_DIV BIT[7:4] RW  
		DIV1 VALUE 0x0
		DIV2 VALUE 0x1
		DIV3 VALUE 0x2
		DIV4 VALUE 0x3
		DIV5 VALUE 0x4
		DIV6 VALUE 0x5
		DIV7 VALUE 0x6
		DIV8 VALUE 0x7
		DIV9 VALUE 0x8
		DIV10 VALUE 0x9
		DIV11 VALUE 0xA
		DIV12 VALUE 0xB
		DIV13 VALUE 0xC
		DIV14 VALUE 0xD
		DIV15 VALUE 0xE
		DIV16 VALUE 0xF
	RPM_CLK_AUTO_SCALE_DIS BIT[0] RW  
		SCALE_NOT_DISABLE VALUE 0x0
		SCALE_DISABLE VALUE 0x1

SEC_CTRL_BCR ADDRESS 0x1A000 RW
SEC_CTRL_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

ACC_CMD_RCGR ADDRESS 0x1A004 RW
ACC_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

ACC_CFG_RCGR ADDRESS 0x1A008 RW
ACC_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

ACC_MISC ADDRESS 0x1A01C RW
ACC_MISC RESET_VALUE 0x00000001
	JTAG_ACC_SRC_SEL_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SEC_CTRL_ACC_CBCR ADDRESS 0x1A020 RW
SEC_CTRL_ACC_CBCR RESET_VALUE 0x00004FF1
	CLK_OFF BIT[31] R   NO_CSR_TEST
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SEC_CTRL_AHB_CBCR ADDRESS 0x1A024 RW
SEC_CTRL_AHB_CBCR RESET_VALUE 0x10008001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SEC_CTRL_CBCR ADDRESS 0x1A028 RW
SEC_CTRL_CBCR RESET_VALUE 0x00004FF1
	CLK_OFF BIT[31] R   NO_CSR_TEST
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SEC_CTRL_SENSE_CBCR ADDRESS 0x1A02C RW
SEC_CTRL_SENSE_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SEC_CTRL_BOOT_ROM_PATCH_CBCR ADDRESS 0x1A030 RW
SEC_CTRL_BOOT_ROM_PATCH_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SEC_CTRL_CMD_RCGR ADDRESS 0x1A034 RW
SEC_CTRL_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SEC_CTRL_CFG_RCGR ADDRESS 0x1A038 RW
SEC_CTRL_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

SPMI_BCR ADDRESS 0x2E000 RW
SPMI_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPMI_SER_CMD_RCGR ADDRESS 0x2E004 RW
SPMI_SER_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPMI_SER_CFG_RCGR ADDRESS 0x2E008 RW
SPMI_SER_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

SPMI_SER_CBCR ADDRESS 0x2E01C RW
SPMI_SER_CBCR RESET_VALUE 0x00004FF1
	CLK_OFF BIT[31] R   NO_CSR_TEST
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPMI_PCNOC_AHB_CBCR ADDRESS 0x2E020 RW
SPMI_PCNOC_AHB_CBCR RESET_VALUE 0x10008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPMI_AHB_CMD_RCGR ADDRESS 0x2E024 RW
SPMI_AHB_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPMI_AHB_CFG_RCGR ADDRESS 0x2E028 RW
SPMI_AHB_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

SPMI_AHB_CBCR ADDRESS 0x2E03C RW
SPMI_AHB_CBCR RESET_VALUE 0x00004FF1
	CLK_OFF BIT[31] R   NO_CSR_TEST
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_BCR ADDRESS 0x2F000 RW
SPDM_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_CFG_AHB_CBCR ADDRESS 0x2F004 RW
SPDM_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_MSTR_AHB_CBCR ADDRESS 0x2F008 RW
SPDM_MSTR_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_FF_CBCR ADDRESS 0x2F00C RW
SPDM_FF_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_BIMC_CY_CBCR ADDRESS 0x2F010 RW
SPDM_BIMC_CY_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_DEBUG_CY_CBCR ADDRESS 0x2F018 RW
SPDM_DEBUG_CY_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_PCNOC_CY_CBCR ADDRESS 0x2F01C RW
SPDM_PCNOC_CY_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_RPM_CY_CBCR ADDRESS 0x2F020 RW
SPDM_RPM_CY_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

CRYPTO_BCR ADDRESS 0x16000 RW
CRYPTO_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

CRYPTO_CMD_RCGR ADDRESS 0x16004 RW
CRYPTO_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

CRYPTO_CFG_RCGR ADDRESS 0x16008 RW
CRYPTO_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

CRYPTO_CBCR ADDRESS 0x1601C RW
CRYPTO_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31] R   NO_CSR_TEST
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

CRYPTO_AXI_CBCR ADDRESS 0x16020 R
CRYPTO_AXI_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST

CRYPTO_AHB_CBCR ADDRESS 0x16024 RW
CRYPTO_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GCC_AHB_CBCR ADDRESS 0x30014 RW
GCC_AHB_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW   NO_CSR_TEST
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GCC_XO_CMD_RCGR ADDRESS 0x30018 RW
GCC_XO_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GCC_XO_CBCR ADDRESS 0x30030 RW
GCC_XO_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GCC_XO_DIV4_CBCR ADDRESS 0x30034 RW
GCC_XO_DIV4_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GCC_IM_SLEEP_CBCR ADDRESS 0x30038 RW
GCC_IM_SLEEP_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_BCR ADDRESS 0x31000 RW
BIMC_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_GDSCR ADDRESS 0x31004 RW
BIMC_GDSCR RESET_VALUE 0xA0222000
	PWR_ON BIT[31] R   NO_CSR_TEST
	GDSC_STATE BIT[30:27] R   NO_CSR_TEST
	EN_REST_WAIT BIT[23:20] RW  
	EN_FEW_WAIT BIT[19:16] RW  
	CLK_DIS_WAIT BIT[15:12] RW  
	RETAIN_FF_ENABLE BIT[11] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RESTORE BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SAVE BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RETAIN BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_REST BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_FEW BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLAMP_IO BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_DISABLE BIT[4] RW  
		CLK_NOT_DISABLE VALUE 0x0
		CLK_DISABLE VALUE 0x1
	PD_ARES BIT[3] RW  
		NO_RESET VALUE 0x0
		RESET VALUE 0x1
	SW_OVERRIDE BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HW_CONTROL BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SW_COLLAPSE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_DDR_XO_CMD_RCGR ADDRESS 0x32000 RW
BIMC_DDR_XO_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_XO_CBCR ADDRESS 0x31008 RW
BIMC_XO_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_CFG_AHB_CBCR ADDRESS 0x3100C RW
BIMC_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_SLEEP_CBCR ADDRESS 0x31010 RW
BIMC_SLEEP_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_PCNOC_AXI_CBCR ADDRESS 0x31024 RW
BIMC_PCNOC_AXI_CBCR RESET_VALUE 0x10008001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_DDR_CMD_RCGR ADDRESS 0x32004 RW
BIMC_DDR_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_DDR_CFG_RCGR ADDRESS 0x32008 RW
BIMC_DDR_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BIMC_MISC ADDRESS 0x31018 RW
BIMC_MISC RESET_VALUE 0x00010400
	BIMC_DDR_FRQSW_FSM_STATUS BIT[21:16] R   NO_CSR_TEST
	BIMC_FSM_CLK_GATE_DIS BIT[11] RW  
		NOT_DISABLE VALUE 0x0
		DISABLE VALUE 0x1
	BIMC_DDR_LEGACY_2X_MODE_EN BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_FSM_DIS_DDR_UPDATE BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_FRQSW_FSM_DIS BIT[8] RW  
		FSM_NOT_DISABLE VALUE 0x0
		FSM_DISABLE VALUE 0x1

BIMC_CBCR ADDRESS 0x3101C RW
BIMC_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_APSS_AXI_CBCR ADDRESS 0x31020 R
BIMC_APSS_AXI_CBCR RESET_VALUE 0x00000000
	CLK_OFF BIT[31] R   NO_CSR_TEST

DDR_DIM_CFG_CBCR ADDRESS 0x3201C RW
DDR_DIM_CFG_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DDR_DIM_SLEEP_CBCR ADDRESS 0x32020 RW
DDR_DIM_SLEEP_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APSS_AXI_CMD_RCGR ADDRESS 0x31050 RW
APSS_AXI_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APSS_AXI_CFG_RCGR ADDRESS 0x31054 RW
APSS_AXI_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

ULTAUDIO_PCNOC_MPORT_CBCR ADDRESS 0x1C000 RW
ULTAUDIO_PCNOC_MPORT_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	HW_CTL BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

ULTAUDIO_PCNOC_SWAY_CBCR ADDRESS 0x1C004 RW
ULTAUDIO_PCNOC_SWAY_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

ULT_AUDIO_BCR ADDRESS 0x1C0B4 RW
ULT_AUDIO_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APSS_AHB_CMD_RCGR ADDRESS 0x46000 RW
APSS_AHB_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APSS_AHB_CFG_RCGR ADDRESS 0x46004 RW
APSS_AHB_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

APSS_AHB_MISC ADDRESS 0x46018 RW
APSS_AHB_MISC RESET_VALUE 0x00000000
	APSS_AHB_CLK_AUTO_SCALE_DIV BIT[7:4] RW  
		DIV1 VALUE 0x0
		DIV2 VALUE 0x1
		DIV3 VALUE 0x2
		DIV4 VALUE 0x3
		DIV5 VALUE 0x4
		DIV6 VALUE 0x5
		DIV7 VALUE 0x6
		DIV8 VALUE 0x7
		DIV9 VALUE 0x8
		DIV10 VALUE 0x9
		DIV11 VALUE 0xA
		DIV12 VALUE 0xB
		DIV13 VALUE 0xC
		DIV14 VALUE 0xD
		DIV15 VALUE 0xE
		DIV16 VALUE 0xF
	APSS_AHB_CLK_AUTO_SCALE_DIS BIT[0] RW  
		SCALE_NOT_DISABLE VALUE 0x0
		SCALE_DISABLE VALUE 0x1

APSS_AHB_CBCR ADDRESS 0x4601C RW
APSS_AHB_CBCR RESET_VALUE 0x10008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APSS_AXI_CBCR ADDRESS 0x46020 R
APSS_AXI_CBCR RESET_VALUE 0x00000000
	CLK_OFF BIT[31] R   NO_CSR_TEST

A7SS_BOOT_GPLL0 ADDRESS 0x46024 RW
A7SS_BOOT_GPLL0 RESET_VALUE 0x00000000
	CLK_DIV BIT[1:0] RW  

SNOC_BUS_TIMEOUT0_BCR ADDRESS 0x47000 RW
SNOC_BUS_TIMEOUT0_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SNOC_BUS_TIMEOUT0_AHB_CBCR ADDRESS 0x47004 RW
SNOC_BUS_TIMEOUT0_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT0_BCR ADDRESS 0x48000 RW
PCNOC_BUS_TIMEOUT0_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT0_AHB_CBCR ADDRESS 0x48004 RW
PCNOC_BUS_TIMEOUT0_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT1_BCR ADDRESS 0x48008 RW
PCNOC_BUS_TIMEOUT1_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT1_AHB_CBCR ADDRESS 0x4800C RW
PCNOC_BUS_TIMEOUT1_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT2_BCR ADDRESS 0x48010 RW
PCNOC_BUS_TIMEOUT2_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT2_AHB_CBCR ADDRESS 0x48014 RW
PCNOC_BUS_TIMEOUT2_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT3_BCR ADDRESS 0x48018 RW
PCNOC_BUS_TIMEOUT3_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT3_AHB_CBCR ADDRESS 0x4801C RW
PCNOC_BUS_TIMEOUT3_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT4_BCR ADDRESS 0x48020 RW
PCNOC_BUS_TIMEOUT4_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT4_AHB_CBCR ADDRESS 0x48024 RW
PCNOC_BUS_TIMEOUT4_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT5_BCR ADDRESS 0x48028 RW
PCNOC_BUS_TIMEOUT5_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT5_AHB_CBCR ADDRESS 0x4802C RW
PCNOC_BUS_TIMEOUT5_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT6_BCR ADDRESS 0x48030 RW
PCNOC_BUS_TIMEOUT6_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT6_AHB_CBCR ADDRESS 0x48034 RW
PCNOC_BUS_TIMEOUT6_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT7_BCR ADDRESS 0x48038 RW
PCNOC_BUS_TIMEOUT7_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT7_AHB_CBCR ADDRESS 0x4803C RW
PCNOC_BUS_TIMEOUT7_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT8_BCR ADDRESS 0x48040 RW
PCNOC_BUS_TIMEOUT8_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT8_AHB_CBCR ADDRESS 0x48044 RW
PCNOC_BUS_TIMEOUT8_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT9_BCR ADDRESS 0x48048 RW
PCNOC_BUS_TIMEOUT9_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT9_AHB_CBCR ADDRESS 0x4804C RW
PCNOC_BUS_TIMEOUT9_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT10_BCR ADDRESS 0x48050 RW
PCNOC_BUS_TIMEOUT10_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT10_AHB_CBCR ADDRESS 0x48054 RW
PCNOC_BUS_TIMEOUT10_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DEHR_BCR ADDRESS 0x1F000 RW
DEHR_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DEHR_CBCR ADDRESS 0x1F004 RW
DEHR_CBCR RESET_VALUE 0x8000CFF0
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_MPU_CFG_AHB_CBCR ADDRESS 0x1700C RW
PCNOC_MPU_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_NOC_MPU_AHB_CBCR ADDRESS 0x12100 RW
BIMC_NOC_MPU_AHB_CBCR RESET_VALUE 0x00008001
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

Q6_MPU_AHB_CBCR ADDRESS 0x12104 RW
Q6_MPU_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_NAV_CE_MPU_AHB_CBCR ADDRESS 0x12108 RW
MSS_NAV_CE_MPU_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_SNOC_MPU_AHB_CBCR ADDRESS 0x1210C RW
PCNOC_SNOC_MPU_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SNOC_BOOT_IMEM_MPU_AHB_CBCR ADDRESS 0x12110 RW
SNOC_BOOT_IMEM_MPU_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

Q6_VMIDMT_AHB_CBCR ADDRESS 0x12114 RW
Q6_VMIDMT_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_NAV_CE_VMIDMT_AHB_CBCR ADDRESS 0x12118 RW
MSS_NAV_CE_VMIDMT_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_SNOC_VMIDMT1_AHB_CBCR ADDRESS 0x1211C RW
PCNOC_SNOC_VMIDMT1_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_SNOC_VMIDMT2_AHB_CBCR ADDRESS 0x12120 RW
PCNOC_SNOC_VMIDMT2_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_SNOC_VMIDMT3_AHB_CBCR ADDRESS 0x12124 RW
PCNOC_SNOC_VMIDMT3_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_SNOC_VMIDMT4_AHB_CBCR ADDRESS 0x12128 RW
PCNOC_SNOC_VMIDMT4_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_BCR ADDRESS 0x33000 RW
RBCPR_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_CBCR ADDRESS 0x33004 RW
RBCPR_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_AHB_CBCR ADDRESS 0x33008 RW
RBCPR_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_CMD_RCGR ADDRESS 0x3300C RW
RBCPR_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_CFG_RCGR ADDRESS 0x33010 RW
RBCPR_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

RPM_GPLL_ENA_VOTE ADDRESS 0x36000 RW
RPM_GPLL_ENA_VOTE RESET_VALUE 0x00000000
	GPLL2 BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_PLL BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL1 BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL0 BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x36004 RW
RPM_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x0003F1F8
	QDSS_CFG_AHB_CLK_ENA BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QDSS_DAP_CLK_ENA BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_ENA BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_APSS_AHB_CLK_ENA BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_ENA BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_ENA BIT[14] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_ENA BIT[13] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_ENA BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_ENA BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_ENA BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_ENA BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_ENA BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_ENA BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_ENA BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_ENA BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_ENA BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_ENA BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_ENA BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_ENA BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x36008 RW
RPM_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
	QDSS_CFG_AHB_CLK_SLEEP_ENA BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QDSS_DAP_CLK_SLEEP_ENA BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_SLEEP_ENA BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_APSS_AHB_CLK_SLEEP_ENA BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_SLEEP_ENA BIT[14] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_SLEEP_ENA BIT[13] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_SLEEP_ENA BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_SLEEP_ENA BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_SLEEP_ENA BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_SLEEP_ENA BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_SLEEP_ENA BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_SLEEP_ENA BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_SLEEP_ENA BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_SLEEP_ENA BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_GPLL_ENA_VOTE ADDRESS 0x45000 RW
APCS_GPLL_ENA_VOTE RESET_VALUE 0x00000000
	GPLL2 BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_PLL BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL1 BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL0 BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x45004 RW
APCS_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
	QDSS_CFG_AHB_CLK_ENA BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QDSS_DAP_CLK_ENA BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_ENA BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_APSS_AHB_CLK_ENA BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_ENA BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_ENA BIT[14] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_ENA BIT[13] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_ENA BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_ENA BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_ENA BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_ENA BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_ENA BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_ENA BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_ENA BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_ENA BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_ENA BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_ENA BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_ENA BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_ENA BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x45008 RW
APCS_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
	QDSS_CFG_AHB_CLK_SLEEP_ENA BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QDSS_DAP_CLK_SLEEP_ENA BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_SLEEP_ENA BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_APSS_AHB_CLK_SLEEP_ENA BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_SLEEP_ENA BIT[14] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_SLEEP_ENA BIT[13] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_SLEEP_ENA BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_SLEEP_ENA BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_SLEEP_ENA BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_SLEEP_ENA BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_SLEEP_ENA BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_SLEEP_ENA BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_SLEEP_ENA BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_SLEEP_ENA BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_TZ_GPLL_ENA_VOTE ADDRESS 0x13010 RW
APCS_TZ_GPLL_ENA_VOTE RESET_VALUE 0x00000000
	GPLL2 BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_PLL BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL1 BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL0 BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_TZ_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x13014 RW
APCS_TZ_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
	QDSS_CFG_AHB_CLK_ENA BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QDSS_DAP_CLK_ENA BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_ENA BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_APSS_AHB_CLK_ENA BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_ENA BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_ENA BIT[14] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_ENA BIT[13] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_ENA BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_ENA BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_ENA BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_ENA BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_ENA BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_ENA BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_ENA BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_ENA BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_ENA BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_ENA BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_ENA BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_ENA BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_TZ_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x13018 RW
APCS_TZ_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
	QDSS_CFG_AHB_CLK_SLEEP_ENA BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QDSS_DAP_CLK_SLEEP_ENA BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_SLEEP_ENA BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_APSS_AHB_CLK_SLEEP_ENA BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_SLEEP_ENA BIT[14] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_SLEEP_ENA BIT[13] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_SLEEP_ENA BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_SLEEP_ENA BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_SLEEP_ENA BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_SLEEP_ENA BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_SLEEP_ENA BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_SLEEP_ENA BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_SLEEP_ENA BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_SLEEP_ENA BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_HYP_GPLL_ENA_VOTE ADDRESS 0x61000 RW
APCS_HYP_GPLL_ENA_VOTE RESET_VALUE 0x00000000
	GPLL2 BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_PLL BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL1 BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL0 BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_HYP_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x61004 RW
APCS_HYP_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
	QDSS_CFG_AHB_CLK_ENA BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QDSS_DAP_CLK_ENA BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_ENA BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_APSS_AHB_CLK_ENA BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_ENA BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_ENA BIT[14] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_ENA BIT[13] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_ENA BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_ENA BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_ENA BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_ENA BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_ENA BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_ENA BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_ENA BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_ENA BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_ENA BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_ENA BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_ENA BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_ENA BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_HYP_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x61008 RW
APCS_HYP_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
	QDSS_CFG_AHB_CLK_SLEEP_ENA BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QDSS_DAP_CLK_SLEEP_ENA BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_SLEEP_ENA BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_APSS_AHB_CLK_SLEEP_ENA BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_SLEEP_ENA BIT[14] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_SLEEP_ENA BIT[13] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_SLEEP_ENA BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_SLEEP_ENA BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_SLEEP_ENA BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_SLEEP_ENA BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_SLEEP_ENA BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_SLEEP_ENA BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_SLEEP_ENA BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_SLEEP_ENA BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_Q6_GPLL_ENA_VOTE ADDRESS 0x1B000 RW
MSS_Q6_GPLL_ENA_VOTE RESET_VALUE 0x00000000
	GPLL2 BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_PLL BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL1 BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL0 BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_Q6_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x1B004 RW
MSS_Q6_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
	QDSS_CFG_AHB_CLK_ENA BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QDSS_DAP_CLK_ENA BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_ENA BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_APSS_AHB_CLK_ENA BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_ENA BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_ENA BIT[14] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_ENA BIT[13] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_ENA BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_ENA BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_ENA BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_ENA BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_ENA BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_ENA BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_ENA BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_ENA BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_ENA BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_ENA BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_ENA BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_ENA BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_Q6_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x1B008 RW
MSS_Q6_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
	QDSS_CFG_AHB_CLK_SLEEP_ENA BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QDSS_DAP_CLK_SLEEP_ENA BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_SLEEP_ENA BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_APSS_AHB_CLK_SLEEP_ENA BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_SLEEP_ENA BIT[14] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_SLEEP_ENA BIT[13] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_SLEEP_ENA BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_SLEEP_ENA BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_SLEEP_ENA BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_SLEEP_ENA BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_SLEEP_ENA BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_SLEEP_ENA BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_SLEEP_ENA BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_SLEEP_ENA BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPARE_GPLL_ENA_VOTE ADDRESS 0x0000 RW
SPARE_GPLL_ENA_VOTE RESET_VALUE 0x00000000
	GPLL2 BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_PLL BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL1 BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL0 BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPARE_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x0004 RW
SPARE_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
	QDSS_CFG_AHB_CLK_ENA BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QDSS_DAP_CLK_ENA BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_ENA BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_APSS_AHB_CLK_ENA BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_ENA BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_ENA BIT[14] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_ENA BIT[13] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_ENA BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_ENA BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_ENA BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_ENA BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_ENA BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_ENA BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_ENA BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_ENA BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_ENA BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_ENA BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_ENA BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_ENA BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_RESTART ADDRESS 0x3E000 RW
MSS_RESTART RESET_VALUE 0x00000000
	MSS_RESTART BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RESET_DEBUG ADDRESS 0x14000 RW
RESET_DEBUG RESET_VALUE 0x00600000
	MSFT_DBG_RQST BIT[23] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLOCK_RESIN BIT[22] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RESET_ACCESS_FIRST_PASS BIT[21] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RESET_DEBUG_FIRST_PASS BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSM_TSENSE_RESET_DEBUG_EN BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PMIC_ABNORMAL_RESET_DEBUG_EN BIT[18] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SECURE_WDOG_DEBUG_EN BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PROC_HALT_EN BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SRST_V1_MODE BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRE_ARES_DEBUG_TIMER_VAL BIT[14:0] RW  

FLUSH_ETR_DEBUG_TIMER ADDRESS 0x15000 RW
FLUSH_ETR_DEBUG_TIMER RESET_VALUE 0x00000000
	FLUSH_ETR_DEBUG_TIMER_VAL BIT[15:0] RW  

STOP_CAPTURE_DEBUG_TIMER ADDRESS 0x15004 RW
STOP_CAPTURE_DEBUG_TIMER RESET_VALUE 0x00000000
	RESERVE_BITS31_16 BIT[31:16] RW  
	STOP_CAPTURE_DEBUG_TIMER_VAL BIT[15:0] RW  

RESET_STATUS ADDRESS 0x15008 RW
RESET_STATUS RESET_VALUE 0x00000000
	SECURE_WDOG_EXPIRE_STATUS BIT[5] RW  
	PMIC_ABNORMAL_RESIN_STATUS BIT[4] RW  
	TSENSE_RESET_STATUS BIT[3] RW  
	SRST_STATUS BIT[2] RW  
	DEBUG_RESET_STATUS BIT[1:0] RW  

SW_SRST ADDRESS 0x1500C RW
SW_SRST RESET_VALUE 0x00000000
	SW_SRST BIT[0] RW   NO_CSR_TEST
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PRE_PREP_DEBUG_TIMER ADDRESS 0x15014 RW
PRE_PREP_DEBUG_TIMER RESET_VALUE 0x00000000
	PRE_PREP_DEBUG_TIMER_VAL BIT[14:0] RW  

PRE_PREP_SELECT ADDRESS 0x15018 RW
PRE_PREP_SELECT RESET_VALUE 0x00000000
	Q6_PER_PREP_SEL BIT[2] RW  
		PRE_PREP_SEL VALUE 0x0
		PRE_ARES_SEL VALUE 0x1
	VOLTAGE_SENSOR_PER_PREP_SEL BIT[1] RW  
		PRE_PREP_SEL VALUE 0x0
		PRE_ARES_SEL VALUE 0x1
	DCC_PER_PREP_SEL BIT[0] RW  
		PRE_PREP_SEL VALUE 0x0
		PRE_ARES_SEL VALUE 0x1

VIRTUAL_SRST_TIMER_VAL ADDRESS 0x1501C RW
VIRTUAL_SRST_TIMER_VAL RESET_VALUE 0x00000000
	VIRTUAL_SRST_TIMER_VAL BIT[7:0] RW  

PROC_HALT ADDRESS 0x1301C RW
PROC_HALT RESET_VALUE 0x00000000
	PROC_HALT BIT[0] RW  
		NOT_HALT VALUE 0x0
		HALT VALUE 0x1

GCC_DEBUG_CLK_CTL ADDRESS 0x74000 RW
GCC_DEBUG_CLK_CTL RESET_VALUE 0x00000007
	RESETN_MUX_SEL BIT[31:29] RW  
		GPLL0_RESETN_TEST VALUE 0x0
		BIMC_PLL_RESETN_TEST VALUE 0x1
		GPLL2_RESETN_TEST VALUE 0x2
		MSS_PLL2_RESETN_TEST VALUE 0x3
		APCS_GCC_PLL_RESETN_TEST VALUE 0x4
	BYPASSNL_MUX_SEL BIT[28:26] RW  
		GPLL0_BYPASSNL_TEST VALUE 0x0
		BIMC_PLL_BYPASSNL_TEST VALUE 0x1
		GPLL2_BYPASSNL_TEST VALUE 0x2
		MSS_PLL2_BYPASSNL_TEST VALUE 0x3
		APCS_GCC_PLL_BYPASSNL_TEST VALUE 0x4
	GCC_DEBUG_BUS_SEL BIT[25:23] RW  
		GPLL0_STATUS VALUE 0x0
		GPLL1_STATUS VALUE 0x1
		GPLL2_STATUS VALUE 0x2
		BIMC_PLL_STATUS VALUE 0x3
	GCC_DEBUG_BUS_EN BIT[22] RW  
		BUS_DISABLE VALUE 0x0
		BUS_ENABLE VALUE 0x1
	CLK_ENABLE BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	POST_DIV BIT[15:12] RW  
		DIV1 VALUE 0x0
		DIV2 VALUE 0x1
		DIV3 VALUE 0x2
		DIV4 VALUE 0x3
		DIV5 VALUE 0x4
		DIV6 VALUE 0x5
		DIV7 VALUE 0x6
		DIV8 VALUE 0x7
		DIV9 VALUE 0x8
		DIV10 VALUE 0x9
		DIV11 VALUE 0xA
		DIV12 VALUE 0xB
		DIV13 VALUE 0xC
		DIV14 VALUE 0xD
		DIV15 VALUE 0xE
		DIV16 VALUE 0xF
	MUX_SEL BIT[8:0] RW  
		GCC_PCNOC_AHB_CLK VALUE 0x008
		GCC_PCNOC_XO_CLK VALUE 0x009
		GCC_PCNOC_RPM_AHB_CLK VALUE 0x00A
		GCC_PCNOC_AT_CLK VALUE 0x00C
		GCC_PCNOC_QDSS_STM_AXI_CLK VALUE 0x00D
		GCC_PCNOC_APSS_AHB_CLK VALUE 0x00E
		GCC_PCNOC_USB_CLK VALUE 0x00F
		GCC_GP1_CLK VALUE 0x010
		GCC_GP2_CLK VALUE 0x011
		GCC_GP3_CLK VALUE 0x012
		GCC_NOC_CONF_XPU_AHB_CLK VALUE 0x018
		GCC_IMEM_AXI_CLK VALUE 0x020
		GCC_IMEM_CFG_AHB_CLK VALUE 0x021
		GCC_BIMC_GFX_CLK VALUE 0x02D
		GCC_MSS_CFG_AHB_CLK VALUE 0x030
		GCC_MSS_Q6_BIMC_AXI_CLK VALUE 0x031
		MSS_GCC_DBG_CLK VALUE 0x032
		GCC_MSS_Q6SS_AXIS_CLK VALUE 0x033
		GCC_RPM_CFG_XPU_CLK VALUE 0x038
		GCC_QDSS_DAP_AHB_CLK VALUE 0x040
		GCC_QDSS_CFG_AHB_CLK VALUE 0x041
		GCC_QDSS_AT_CLK VALUE 0x042
		GCC_QDSS_ETR_USB_CLK VALUE 0x043
		GCC_QDSS_STM_CLK VALUE 0x044
		GCC_QDSS_TRACECLKIN_CLK VALUE 0x045
		GCC_QDSS_TSCTR_CLK VALUE 0x046
		GCC_QDSS_DAP_CLK VALUE 0x049
		GCC_QDSS_TRIG_CLK VALUE 0x04A
		GCC_ECC_CLK VALUE 0x050
		GCC_ECC_CORE_CLK VALUE 0x051
		GCC_DCC_XO_CLK VALUE 0x058
		GCC_DCC_CLK VALUE 0x059
		GCC_USB_HS_SYSTEM_CLK VALUE 0x060
		GCC_USB_HS_INACTIVITY_TIMERS_CLK VALUE 0x062
		GCC_USB2A_PHY_SLEEP_CLK VALUE 0x063
		GCC_USB_HS_PHY_CFG_AHB_CLK VALUE 0x064
		GCC_TIC_CLK VALUE 0x068
		GCC_QZIP_CLK VALUE 0x069
		GCC_PCNOC_SNOC_VMIDMT2_AHB_CLK VALUE 0x070
		GCC_PCNOC_SNOC_VMIDMT3_AHB_CLK VALUE 0x071
		GCC_PCNOC_SNOC_VMIDMT4_AHB_CLK VALUE 0x072
		GCC_QPIC_CLK VALUE 0x078
		GCC_QPIC_AHB_CLK VALUE 0x079
		GCC_QPIC_SYSTEM_CLK VALUE 0x07A
		GCC_QPIC_IO_MACRO_CLK VALUE 0x07B
		GCC_BIMC_NOC_MPU_AHB_CLK VALUE 0x080
		GCC_Q6_MPU_AHB_CLK VALUE 0x081
		GCC_MSS_NAV_CE_MPU_AHB_CLK VALUE 0x082
		GCC_PCNOC_SNOC_MPU_AHB_CLK VALUE 0x083
		GCC_SNOC_BOOT_IMEM_MPU_AHB_CLK VALUE 0x084
		GCC_Q6_VMIDMT_AHB_CLK VALUE 0x085
		GCC_MSS_NAV_CE_VMIDMT_AHB_CLK VALUE 0x086
		GCC_PCNOC_SNOC_VMIDMT1_AHB_CLK VALUE 0x087
		GCC_BLSP1_AHB_CLK VALUE 0x088
		GCC_BLSP1_SLEEP_CLK VALUE 0x089
		GCC_BLSP1_QUP1_SPI_APPS_CLK VALUE 0x08A
		GCC_BLSP1_QUP1_I2C_APPS_CLK VALUE 0x08B
		GCC_BLSP1_UART1_APPS_CLK VALUE 0x08C
		GCC_BLSP1_UART1_SIM_CLK VALUE 0x08D
		GCC_BLSP1_QUP2_SPI_APPS_CLK VALUE 0x08E
		GCC_BLSP1_QUP2_I2C_APPS_CLK VALUE 0x090
		GCC_BLSP1_UART2_APPS_CLK VALUE 0x091
		GCC_BLSP1_UART2_SIM_CLK VALUE 0x092
		GCC_BLSP1_QUP3_SPI_APPS_CLK VALUE 0x093
		GCC_BLSP1_QUP3_I2C_APPS_CLK VALUE 0x094
		GCC_BLSP1_UART3_APPS_CLK VALUE 0x095
		GCC_BLSP1_UART3_SIM_CLK VALUE 0x096
		GCC_BLSP1_QUP4_SPI_APPS_CLK VALUE 0x098
		GCC_BLSP1_QUP4_I2C_APPS_CLK VALUE 0x099
		GCC_BLSP1_UART4_APPS_CLK VALUE 0x09A
		GCC_BLSP1_UART4_SIM_CLK VALUE 0x09B
		GCC_BLSP1_QUP5_SPI_APPS_CLK VALUE 0x09C
		GCC_BLSP1_QUP5_I2C_APPS_CLK VALUE 0x09D
		GCC_BLSP1_UART5_APPS_CLK VALUE 0x09E
		GCC_BLSP1_UART5_SIM_CLK VALUE 0x0A0
		GCC_BLSP1_QUP6_SPI_APPS_CLK VALUE 0x0A1
		GCC_BLSP1_QUP6_I2C_APPS_CLK VALUE 0x0A2
		GCC_BLSP1_UART6_APPS_CLK VALUE 0x0A3
		GCC_BLSP1_UART6_SIM_CLK VALUE 0x0A4
		GCC_PRNG_XPU_CFG_AHB_CLK VALUE 0x0C8
		GCC_PCNOC_MPU_CFG_AHB_CLK VALUE 0x0C9
		GCC_PDM_AHB_CLK VALUE 0x0D0
		GCC_PDM_XO4_CLK VALUE 0x0D1
		GCC_PDM2_CLK VALUE 0x0D2
		GCC_PWM0_XO512_CLK VALUE 0x0D3
		GCC_PRNG_AHB_CLK VALUE 0x0D8
		GCC_PRNG_AHB_BRIDGE_CLK VALUE 0x0D9
		GCC_ULTAUDIO_SEC_PCM_DATA_OE_CLK VALUE 0x0EA
		GCC_ULTAUDIO_TER_PCM_DATA_OE_CLK VALUE 0x0EB
		GCC_ULTAUDIO_EXT_MCLK2_CLK VALUE 0x0EC
		GCC_ULTAUDIO_PCM_DATA_OE_CLK VALUE 0x0ED
		GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CLK VALUE 0x0EE
		BIMC_FSM_AHB_CLK VALUE 0x0EF
		GCC_TCSR_AHB_CLK VALUE 0x0F0
		GCC_BOOT_ROM_AHB_CLK VALUE 0x0F8
		GCC_MSG_RAM_AHB_CLK VALUE 0x100
		GCC_TLMM_AHB_CLK VALUE 0x108
		GCC_TLMM_CLK VALUE 0x109
		GCC_MPM_AHB_CLK VALUE 0x110
		GCC_RPM_PROC_FCLK VALUE 0x118
		GCC_RPM_PROC_HCLK VALUE 0x119
		GCC_RPM_BUS_AHB_CLK VALUE 0x11A
		GCC_RPM_SLEEP_CLK VALUE 0x11B
		GCC_RPM_TIMER_CLK VALUE 0x11C
		GCC_SEC_CTRL_ACC_CLK VALUE 0x120
		GCC_SEC_CTRL_AHB_CLK VALUE 0x121
		GCC_SEC_CTRL_CLK VALUE 0x122
		GCC_SEC_CTRL_SENSE_CLK VALUE 0x123
		GCC_SEC_CTRL_BOOT_ROM_PATCH_CLK VALUE 0x124
		GCC_SPMI_SER_CLK VALUE 0x128
		GCC_SPMI_PCNOC_AHB_CLK VALUE 0x129
		GCC_SPMI_AHB_CLK VALUE 0x12A
		GCC_SPDM_CFG_AHB_CLK VALUE 0x130
		GCC_SPDM_MSTR_AHB_CLK VALUE 0x131
		GCC_SPDM_FF_CLK VALUE 0x132
		GCC_SPDM_BIMC_CY_CLK VALUE 0x133
		GCC_SPDM_SNOC_CY_CLK VALUE 0x134
		GCC_SPDM_PCNOC_CY_CLK VALUE 0x135
		GCC_SPDM_RPM_CY_CLK VALUE 0x136
		GCC_CRYPTO_CLK VALUE 0x138
		GCC_CRYPTO_AXI_CLK VALUE 0x139
		GCC_CRYPTO_AHB_CLK VALUE 0x13A
		GCC_AHB_CLK VALUE 0x148
		GCC_XO_CLK VALUE 0x149
		GCC_XO_DIV4_CLK VALUE 0x14A
		GCC_IM_SLEEP_CLK VALUE 0x14B
		GCC_BIMC_XO_CLK VALUE 0x150
		GCC_BIMC_CFG_AHB_CLK VALUE 0x151
		GCC_BIMC_SLEEP_CLK VALUE 0x152
		GCC_BIMC_PCNOC_AXI_CLK VALUE 0x153
		GCC_BIMC_CLK VALUE 0x154
		GCC_BIMC_APSS_AXI_CLK VALUE 0x155
		GCC_BIMC_AT_CLK VALUE 0x156
		GCC_DDR_DIM_CFG_CLK VALUE 0x158
		GCC_PCNOC_DDR_CFG_CLK VALUE 0x15A
		GCC_DDR_DIM_SLEEP_CLK VALUE 0x15B
		GCC_BIMC_MCDMA_NAV_CE_AXI_CLK VALUE 0x15C
		GCC_ULTAUDIO_PCNOC_MPORT_CLK VALUE 0x162
		GCC_ULTAUDIO_PCNOC_SWAY_CLK VALUE 0x163
		GCC_APSS_AHB_CLK VALUE 0x168
		GCC_APSS_AXI_CLK VALUE 0x169
		APSS_GCC_DBG_CLK VALUE 0x16A
		GCC_PCNOC_BUS_TIMEOUT0_AHB_CLK VALUE 0x178
		GCC_PCNOC_BUS_TIMEOUT1_AHB_CLK VALUE 0x179
		GCC_PCNOC_BUS_TIMEOUT2_AHB_CLK VALUE 0x17A
		GCC_PCNOC_BUS_TIMEOUT3_AHB_CLK VALUE 0x17B
		GCC_PCNOC_BUS_TIMEOUT4_AHB_CLK VALUE 0x17C
		GCC_PCNOC_BUS_TIMEOUT5_AHB_CLK VALUE 0x180
		GCC_PCNOC_BUS_TIMEOUT6_AHB_CLK VALUE 0x181
		GCC_PCNOC_BUS_TIMEOUT7_AHB_CLK VALUE 0x182
		GCC_PCNOC_BUS_TIMEOUT8_AHB_CLK VALUE 0x183
		GCC_PCNOC_BUS_TIMEOUT9_AHB_CLK VALUE 0x184
		GCC_PCNOC_BUS_TIMEOUT10_AHB_CLK VALUE 0x185
		GCC_DEHR_CLK VALUE 0x188
		GCC_RBCPR_CLK VALUE 0x190
		GCC_RBCPR_AHB_CLK VALUE 0x191
		USB2_PHY_GCC_ATEST_ULPI_0_CLK VALUE 0x1A0
		USB2_PHY_GCC_ATEST_ULPI_1_CLK VALUE 0x1A8
		GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CLK VALUE 0x1B0
		GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CLK VALUE 0x1B1
		GCC_ULTAUDIO_LPAIF_PRI_I2S_CLK VALUE 0x1B2
		GCC_ULTAUDIO_LPAIF_SEC_I2S_CLK VALUE 0x1B3
		GCC_ULTAUDIO_LPAIF_AUX_I2S_CLK VALUE 0x1B4
		GCC_ULTAUDIO_AVSYNC_XO_CLK VALUE 0x1B5
		GCC_ULTAUDIO_STC_XO_CLK VALUE 0x1B6
		GPLL0_DTEST VALUE 0x1C0
		GPLL0_LOCK_DET VALUE 0x1C1
		GPLL1_DTEST VALUE 0x1C2
		GPLL1_LOCK_DET VALUE 0x1C3
		BIMC_PLL_DTEST VALUE 0x1C4
		BIMC_PLL_LOCK_DET VALUE 0x1C5
		GPLL2_DTEST VALUE 0x1C6
		GPLL2_LOCK_DET VALUE 0x1C7
		MPM_GCC_TEMP_SENSOR_RINGOSC_CLK VALUE 0x1C8
		APSS_GCC_RINGOSC_CLK VALUE 0x1D0
		MSS_PLL0_DTEST VALUE 0x1D8
		MSS_PLL1_DTEST VALUE 0x1E0

CLOCK_FRQ_MEASURE_CTL ADDRESS 0x74004 RW
CLOCK_FRQ_MEASURE_CTL RESET_VALUE 0x00000000
	CNT_EN BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	XO_DIV4_TERM_CNT BIT[19:0] RW  

CLOCK_FRQ_MEASURE_STATUS ADDRESS 0x74008 R
CLOCK_FRQ_MEASURE_STATUS RESET_VALUE 0x00000000
	XO_DIV4_CNT_DONE BIT[25] R   NO_CSR_TEST
	MEASURE_CNT BIT[24:0] R   NO_CSR_TEST

PLLTEST_PAD_CFG ADDRESS 0x7400C RW
PLLTEST_PAD_CFG RESET_VALUE 0x00050600
	PLLTEST_DIV_BYPASS BIT[23] RW  
		BYPASS VALUE 0x0
		NO_BYPASS VALUE 0x1
	PLL_LOCK_DET_SEL BIT[22:20] RW  
		GPLL0_LOCK_DET VALUE 0x0
		GPLL1_LOCK_DET VALUE 0x1
		GPLL2_LOCK_DET VALUE 0x2
		BIMC_PLL_LOCK_DET VALUE 0x3
		MSS_PLL1_LOCK_DET VALUE 0x4
		MSS_PLL2_LOCK_DET VALUE 0x5
		PRONTO_PLL_LOCK_DET VALUE 0x6
		APSS_PLL_LOCK_DET VALUE 0x7
	PLL_INPUT_N BIT[19:18] RW  
		NONE VALUE 0x0
		PULLDOWN VALUE 0x1
		KEEP VALUE 0x2
		PULLUP VALUE 0x3
	PLL_INPUT_P BIT[17:16] RW  
		NONE VALUE 0x0
		PULLDOWN VALUE 0x1
		KEEP VALUE 0x2
		PULLUP VALUE 0x3
	DIVIDER_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RT_EN BIT[13] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CORE_OE BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CORE_IE_N BIT[11] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CORE_IE_P BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CORE_DRIVE BIT[9:7] RW  
		DRIVE_2MA VALUE 0x0
		DRIVE_4MA VALUE 0x1
		DRIVE_6MA VALUE 0x2
		DRIVE_8MA VALUE 0x3
		DRIVE_10MA VALUE 0x4
		DRIVE_12MA VALUE 0x5
		DRIVE_14MA VALUE 0x6
		DRIVE_16MA VALUE 0x7
	OUT_SEL BIT[5:0] RW  
		GCC_DEBUG_CLK VALUE 0x00
		GPLL0_LV_TEST VALUE 0x01
		GPLL1_LV_TEST VALUE 0x02
		BIMC_PLL_LV_TEST VALUE 0x03
		GPLL2_LV_TEST VALUE 0x04
		MSS_GCC_PLL3_TEST_CLK VALUE 0x0C
		MSS_GCC_PLL1_TEST_CLK VALUE 0x0D
		MSS_GCC_PLL2_TEST_CLK VALUE 0x0E
		APSS_GCC_PLL_TEST_CLK VALUE 0x0F
		LDO001_GCC_CLKOUT VALUE 0x1E

JITTER_PROBE_CFG ADDRESS 0x74010 RW
JITTER_PROBE_CFG RESET_VALUE 0x000000FF
	JITTER_PROBE_EN BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	INIT_COUNTER BIT[7:0] RW  

JITTER_PROBE_VAL ADDRESS 0x74014 R
JITTER_PROBE_VAL RESET_VALUE 0x000000FF
	COUNT_VALUE BIT[7:0] R   NO_CSR_TEST

GP1_CBCR ADDRESS 0x8000 RW
GP1_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GP1_CMD_RCGR ADDRESS 0x8004 RW
GP1_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_M BIT[6] R   NO_CSR_TEST
	DIRTY_N BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GP1_CFG_RCGR ADDRESS 0x8008 RW
GP1_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

GP1_M ADDRESS 0x800C RW
GP1_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

GP1_N ADDRESS 0x8010 RW
GP1_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

GP1_D ADDRESS 0x8014 RW
GP1_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

GP2_CBCR ADDRESS 0x9000 RW
GP2_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GP2_CMD_RCGR ADDRESS 0x9004 RW
GP2_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_M BIT[6] R   NO_CSR_TEST
	DIRTY_N BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GP2_CFG_RCGR ADDRESS 0x9008 RW
GP2_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

GP2_M ADDRESS 0x900C RW
GP2_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

GP2_N ADDRESS 0x9010 RW
GP2_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

GP2_D ADDRESS 0x9014 RW
GP2_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

GP3_CBCR ADDRESS 0xA000 RW
GP3_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GP3_CMD_RCGR ADDRESS 0xA004 RW
GP3_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_M BIT[6] R   NO_CSR_TEST
	DIRTY_N BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GP3_CFG_RCGR ADDRESS 0xA008 RW
GP3_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

GP3_M ADDRESS 0xA00C RW
GP3_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

GP3_N ADDRESS 0xA010 RW
GP3_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

GP3_D ADDRESS 0xA014 RW
GP3_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

APSS_MISC ADDRESS 0x60000 RW
APSS_MISC RESET_VALUE 0x00000003
	AUX3_CLK_ENABLE BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	AUX2_CLK_ENABLE BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	AUX1_CLK_ENABLE BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RPM_RESET_REMOVAL BIT[0] RW  
		RELEASE VALUE 0x0
		RESET VALUE 0x1

TIC_MODE_APSS_BOOT ADDRESS 0x7F000 RW
TIC_MODE_APSS_BOOT RESET_VALUE 0x00000000
	APSS_BOOT_IN_TIC_MODE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB_BOOT_CLOCK_CTL ADDRESS 0x40000 RW
USB_BOOT_CLOCK_CTL RESET_VALUE 0x00000000
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RAW_SLEEP_CLK_CTRL ADDRESS 0x35000 RW
RAW_SLEEP_CLK_CTRL RESET_VALUE 0x00000000
	GATING_DISABLE BIT[0] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

S1LM_MODEM_DIV_VOTE ADDRESS 0x0008 RW
S1LM_MODEM_DIV_VOTE RESET_VALUE 0x00000000
	SPARE_BITS BIT[31:1] RW  
	S1LM_MODEM_DIV_VOTE BIT[0] RW  

GCC_SPARE1_REG ADDRESS 0x000C RW
GCC_SPARE1_REG RESET_VALUE 0x00000000
	SPARE_BITS BIT[31:0] RW  

S1LM_APPS_DIV_VOTE ADDRESS 0x7E000 RW
S1LM_APPS_DIV_VOTE RESET_VALUE 0x00000000
	SPARE_BITS31_18 BIT[31:18] RW  
	S1LM_APPS_DIV_SW_OVERRIDE BIT[17] RW  
	S1LM_APPS_DIV_HW_SW_OVERRIDE_EN_CHICKEN_BIT BIT[16] RW  
	SPARE_BITS15_1 BIT[15:1] RW  
	S1LM_APPS_DIV_VOTE BIT[0] RW  

GCC_SPARE3_REG ADDRESS 0x7E004 RW
GCC_SPARE3_REG RESET_VALUE 0x00000000
	SPARE_BITS BIT[31:0] RW  

AUDIO_CORE_BCR ADDRESS 0x1C008 RW
AUDIO_CORE_BCR RESET_VALUE 0x00000000
	DFD_STATUS BIT[31] R   NO_CSR_TEST
	FORCE_RESET BIT[2] RW   NO_CSR_TEST
	DFD_EN BIT[1] RW   NO_CSR_TEST
	BLK_ARES BIT[0] RW   NO_CSR_TEST

ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR ADDRESS 0x1C054 RW
ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_N BIT[6] R   NO_CSR_TEST
	DIRTY_M BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW   NO_CSR_TEST
	UPDATE BIT[0] RW   NO_CSR_TEST

ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR ADDRESS 0x1C058 RW
ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

ULTAUDIO_LPAIF_PRI_I2S_M ADDRESS 0x1C05C RW
ULTAUDIO_LPAIF_PRI_I2S_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

ULTAUDIO_LPAIF_PRI_I2S_N ADDRESS 0x1C060 RW
ULTAUDIO_LPAIF_PRI_I2S_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

ULTAUDIO_LPAIF_PRI_I2S_D ADDRESS 0x1C064 RW
ULTAUDIO_LPAIF_PRI_I2S_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

ULTAUDIO_LPAIF_PRI_I2S_CBCR ADDRESS 0x1C068 RW
ULTAUDIO_LPAIF_PRI_I2S_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	HW_CTL BIT[1] RW  
	CLK_ENABLE BIT[0] RW  

ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR ADDRESS 0x1C06C RW
ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_N BIT[6] R   NO_CSR_TEST
	DIRTY_M BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW   NO_CSR_TEST
	UPDATE BIT[0] RW   NO_CSR_TEST

ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR ADDRESS 0x1C070 RW
ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

ULTAUDIO_LPAIF_SEC_I2S_M ADDRESS 0x1C074 RW
ULTAUDIO_LPAIF_SEC_I2S_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

ULTAUDIO_LPAIF_SEC_I2S_N ADDRESS 0x1C078 RW
ULTAUDIO_LPAIF_SEC_I2S_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

ULTAUDIO_LPAIF_SEC_I2S_D ADDRESS 0x1C07C RW
ULTAUDIO_LPAIF_SEC_I2S_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

ULTAUDIO_LPAIF_SEC_I2S_CBCR ADDRESS 0x1C080 RW
ULTAUDIO_LPAIF_SEC_I2S_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	HW_CTL BIT[1] RW  
	CLK_ENABLE BIT[0] RW  

ULTAUDIO_XO_CMD_RCGR ADDRESS 0x1C034 RW
ULTAUDIO_XO_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_N BIT[6] R   NO_CSR_TEST
	DIRTY_M BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW   NO_CSR_TEST
	UPDATE BIT[0] RW   NO_CSR_TEST

ULTAUDIO_XO_CFG_RCGR ADDRESS 0x1C038 RW
ULTAUDIO_XO_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW   NO_CSR_TEST
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

ULTAUDIO_AHBFABRIC_CMD_RCGR ADDRESS 0x1C010 RW
ULTAUDIO_AHBFABRIC_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_N BIT[6] R   NO_CSR_TEST
	DIRTY_M BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW   NO_CSR_TEST
	UPDATE BIT[0] RW   NO_CSR_TEST

ULTAUDIO_AHBFABRIC_CFG_RCGR ADDRESS 0x1C014 RW
ULTAUDIO_AHBFABRIC_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

ULTAUDIO_AHBFABRIC_M ADDRESS 0x1C018 RW
ULTAUDIO_AHBFABRIC_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

ULTAUDIO_AHBFABRIC_N ADDRESS 0x1C01C RW
ULTAUDIO_AHBFABRIC_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

ULTAUDIO_AHBFABRIC_D ADDRESS 0x1C020 RW
ULTAUDIO_AHBFABRIC_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR ADDRESS 0x1C024 RW
ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31] R   NO_CSR_TEST
	FORCE_MEM_CORE_ON BIT[14] RW  
	FORCE_MEM_PERIPH_ON BIT[13] RW  
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
	WAKEUP BIT[11:8] RW  
	SLEEP BIT[7:4] RW  
	CLK_ENABLE BIT[0] RW  

ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR ADDRESS 0x1C028 RW
ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	HW_CTL BIT[1] RW  
	CLK_ENABLE BIT[0] RW  

ULTAUDIO_AVSYNC_XO_CBCR ADDRESS 0x1C04C RW
ULTAUDIO_AVSYNC_XO_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	HW_CTL BIT[1] RW  
	CLK_ENABLE BIT[0] RW  

ULTAUDIO_STC_XO_CBCR ADDRESS 0x1C050 RW
ULTAUDIO_STC_XO_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	HW_CTL BIT[1] RW  
	CLK_ENABLE BIT[0] RW  

ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR ADDRESS 0x1C030 RW
ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	HW_CTL BIT[1] RW  
	CLK_ENABLE BIT[0] RW  

ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR ADDRESS 0x1C084 RW
ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_N BIT[6] R   NO_CSR_TEST
	DIRTY_M BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW   NO_CSR_TEST
	UPDATE BIT[0] RW   NO_CSR_TEST

ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR ADDRESS 0x1C088 RW
ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

ULTAUDIO_LPAIF_AUX_I2S_M ADDRESS 0x1C08C RW
ULTAUDIO_LPAIF_AUX_I2S_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

ULTAUDIO_LPAIF_AUX_I2S_N ADDRESS 0x1C090 RW
ULTAUDIO_LPAIF_AUX_I2S_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

ULTAUDIO_LPAIF_AUX_I2S_D ADDRESS 0x1C094 RW
ULTAUDIO_LPAIF_AUX_I2S_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

ULTAUDIO_LPAIF_AUX_I2S_CBCR ADDRESS 0x1C098 RW
ULTAUDIO_LPAIF_AUX_I2S_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	HW_CTL BIT[1] RW  
	CLK_ENABLE BIT[0] RW  

ULTAUDIO_PCM_DATA_OE_CMD_RCGR ADDRESS 0x1C0F0 RW
ULTAUDIO_PCM_DATA_OE_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_N BIT[6] R   NO_CSR_TEST
	DIRTY_M BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW   NO_CSR_TEST
	UPDATE BIT[0] RW   NO_CSR_TEST

ULTAUDIO_PCM_DATA_OE_CFG_RCGR ADDRESS 0x1C0F4 RW
ULTAUDIO_PCM_DATA_OE_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

ULTAUDIO_PCM_DATA_OE_M ADDRESS 0x1C0F8 RW
ULTAUDIO_PCM_DATA_OE_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

ULTAUDIO_PCM_DATA_OE_N ADDRESS 0x1C0FC RW
ULTAUDIO_PCM_DATA_OE_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

ULTAUDIO_PCM_DATA_OE_D ADDRESS 0x1C100 RW
ULTAUDIO_PCM_DATA_OE_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

ULTAUDIO_PCM_DATA_OE_CBCR ADDRESS 0x1C104 RW
ULTAUDIO_PCM_DATA_OE_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	HW_CTL BIT[1] RW  
	CLK_ENABLE BIT[0] RW  

ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR ADDRESS 0x1C108 RW
ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_N BIT[6] R   NO_CSR_TEST
	DIRTY_M BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW   NO_CSR_TEST
	UPDATE BIT[0] RW   NO_CSR_TEST

ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR ADDRESS 0x1C10C RW
ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

ULTAUDIO_SEC_PCM_DATA_OE_M ADDRESS 0x1C110 RW
ULTAUDIO_SEC_PCM_DATA_OE_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

ULTAUDIO_SEC_PCM_DATA_OE_N ADDRESS 0x1C114 RW
ULTAUDIO_SEC_PCM_DATA_OE_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

ULTAUDIO_SEC_PCM_DATA_OE_D ADDRESS 0x1C118 RW
ULTAUDIO_SEC_PCM_DATA_OE_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

ULTAUDIO_SEC_PCM_DATA_OE_CBCR ADDRESS 0x1C11C RW
ULTAUDIO_SEC_PCM_DATA_OE_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	HW_CTL BIT[1] RW  
	CLK_ENABLE BIT[0] RW  

ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR ADDRESS 0x1C120 RW
ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_N BIT[6] R   NO_CSR_TEST
	DIRTY_M BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW   NO_CSR_TEST
	UPDATE BIT[0] RW   NO_CSR_TEST

ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR ADDRESS 0x1C124 RW
ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

ULTAUDIO_TER_PCM_DATA_OE_M ADDRESS 0x1C128 RW
ULTAUDIO_TER_PCM_DATA_OE_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

ULTAUDIO_TER_PCM_DATA_OE_N ADDRESS 0x1C12C RW
ULTAUDIO_TER_PCM_DATA_OE_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

ULTAUDIO_TER_PCM_DATA_OE_D ADDRESS 0x1C130 RW
ULTAUDIO_TER_PCM_DATA_OE_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

ULTAUDIO_TER_PCM_DATA_OE_CBCR ADDRESS 0x1C134 RW
ULTAUDIO_TER_PCM_DATA_OE_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	HW_CTL BIT[1] RW  
	CLK_ENABLE BIT[0] RW  

ULTAUDIO_EXT_MCLK2_CMD_RCGR ADDRESS 0x1C0D8 RW
ULTAUDIO_EXT_MCLK2_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_D BIT[7] R   NO_CSR_TEST
	DIRTY_N BIT[6] R   NO_CSR_TEST
	DIRTY_M BIT[5] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
	UPDATE BIT[0] RW  

ULTAUDIO_EXT_MCLK2_CFG_RCGR ADDRESS 0x1C0DC RW
ULTAUDIO_EXT_MCLK2_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

ULTAUDIO_EXT_MCLK2_M ADDRESS 0x1C0E0 RW
ULTAUDIO_EXT_MCLK2_M RESET_VALUE 0x00000000
	M BIT[7:0] RW  

ULTAUDIO_EXT_MCLK2_N ADDRESS 0x1C0E4 RW
ULTAUDIO_EXT_MCLK2_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0] RW  

ULTAUDIO_EXT_MCLK2_D ADDRESS 0x1C0E8 RW
ULTAUDIO_EXT_MCLK2_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0] RW  

ULTAUDIO_EXT_MCLK2_CBCR ADDRESS 0x1C0EC RW
ULTAUDIO_EXT_MCLK2_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	HW_CTL BIT[1] RW  
	CLK_ENABLE BIT[0] RW  

AUDIO_REF_CLOCK_SEL ADDRESS 0x1C0B8 RW
AUDIO_REF_CLOCK_SEL RESET_VALUE 0x00000000
	REF_CLK_SEL BIT[0] RW  
		XO_SEL VALUE 0x0
		EXT_MCLK_SEL VALUE 0x1

ECC_BCR ADDRESS 0x51000 RW
ECC_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

ECC_CMD_RCGR ADDRESS 0x51004 RW
ECC_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

ECC_CFG_RCGR ADDRESS 0x51008 RW
ECC_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

ECC_CORE_CBCR ADDRESS 0x5100C RW
ECC_CORE_CBCR RESET_VALUE 0x80004110
	CLK_OFF BIT[31] R   NO_CSR_TEST
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

ECC_CBCR ADDRESS 0x51010 RW
ECC_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DCC_BCR ADDRESS 0x52000 RW
DCC_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DCC_CBCR ADDRESS 0x52004 RW
DCC_CBCR RESET_VALUE 0x8000C110
	CLK_OFF BIT[31] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28] R   NO_CSR_TEST
	NOC_HANDSHAKE_FSM_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DCC_XO_CBCR ADDRESS 0x52008 RW
DCC_XO_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QZIP_CBCR ADDRESS 0x53000 RW
QZIP_CBCR RESET_VALUE 0x80004110
	CLK_OFF BIT[31] R   NO_CSR_TEST
	FORCE_MEM_CORE_ON BIT[14] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4] RW  
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPARE1_REG ADDRESS 0x54000 RW
SPARE1_REG RESET_VALUE 0x00000000
	SPARE_FIELD BIT[31:0] RW  

SPARE2_REG ADDRESS 0x55000 RW
SPARE2_REG RESET_VALUE 0x00000000
	SPARE_FIELD BIT[31:0] RW  

SPARE3_REG ADDRESS 0x56000 RW
SPARE3_REG RESET_VALUE 0x00000000
	SPARE_FIELD BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.CLK_CTL.GCC_RPU_RPU1132_32_L12 (level 2)
----------------------------------------------------------------------------------------
gcc_rpu_rpu1132_32_l12 MODULE OFFSET=CLK_CTL+0x00080000 MAX=CLK_CTL+0x000811FF APRE=GCC_RPU_ SPRE=GCC_RPU_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x000C0C1F
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	LSB BIT[21:16] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0C0A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_RGn_RACRm(n,m):(0,0)-(31,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_RGn_WACRm(n,m):(0,0)-(31,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW
XPU_RG0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_RGn_SCR(n):(0)-(31) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_RGn_MCR(n):(0)-(31) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.CORE_TOP_CSR (level 1)
----------------------------------------------------------------------------------------
CORE_TOP_CSR BASE 0x01900000 SIZE=0x00100000 core_top_csraddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.CORE_TOP_CSR.TCSR_TCSR_MUTEX (level 2)
----------------------------------------------------------------------------------------
tcsr_tcsr_mutex MODULE OFFSET=CORE_TOP_CSR+0x00005000 MAX=CORE_TOP_CSR+0x00024FFF APRE=TCSR_ SPRE=TCSR_

MUTEX_REG_n(n):(0)-(31) ARRAY 0x00000000+0x1000*n
MUTEX_REG_0 ADDRESS 0x0000 RW NO_CSR_TEST
MUTEX_REG_0 RESET_VALUE 0x00000000
	MUTEX BIT[7:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.CORE_TOP_CSR.TCSR_REGS_APU1132_16 (level 2)
----------------------------------------------------------------------------------------
tcsr_regs_apu1132_16 MODULE OFFSET=CORE_TOP_CSR+0x00036000 MAX=CORE_TOP_CSR+0x000369FF APRE=TCSR_REGS_ SPRE=TCSR_REGS_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001C0F
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_RGn_RACRm(n,m):(0,0)-(15,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_RGn_WACRm(n,m):(0,0)-(15,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW
XPU_RG0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_RGn_SCR(n):(0)-(15) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_RGn_MCR(n):(0)-(15) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.CORE_TOP_CSR.TCSR_TCSR_REGS (level 2)
----------------------------------------------------------------------------------------
tcsr_tcsr_regs MODULE OFFSET=CORE_TOP_CSR+0x00037000 MAX=CORE_TOP_CSR+0x00057FFF APRE=TCSR_ SPRE=TCSR_

BIMC_CFG_QRIB_XPU2_INIT ADDRESS 0x0100 RW
BIMC_CFG_QRIB_XPU2_INIT RESET_VALUE 0x00000000
	BIMC_CFG_QRIB_XPU2_NSEN_INIT BIT[16] RW  
	BIMC_CFG_QRIB_XPU2_EN_TZ BIT[0] RW  

BIMC_QXS0_QRIB_XPU2_INIT ADDRESS 0x0104 RW
BIMC_QXS0_QRIB_XPU2_INIT RESET_VALUE 0x00000000
	BIMC_QXS0_QRIB_XPU2_NSEN_INIT BIT[16] RW  
	BIMC_QXS0_QRIB_XPU2_EN_TZ BIT[0] RW  

MMSS_VENUS0_VBIF_QRIB_XPU2_INIT ADDRESS 0x0380 RW
MMSS_VENUS0_VBIF_QRIB_XPU2_INIT RESET_VALUE 0x00000000
	MMSS_VENUS0_VBIF_QRIB_XPU2_NSEN_INIT BIT[16] RW  
	MMSS_VENUS0_VBIF_QRIB_XPU2_EN_TZ BIT[0] RW  

MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT ADDRESS 0x0384 RW
MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT RESET_VALUE 0x00000000
	MMSS_VENUS0_WRAPPER_QRIB_XPU2_NSEN_INIT BIT[16] RW  
	MMSS_VENUS0_WRAPPER_QRIB_XPU2_EN_TZ BIT[0] RW  

BIMC_CFG_QRIB_XPU2_ACR ADDRESS 0x1000 RW
BIMC_CFG_QRIB_XPU2_ACR RESET_VALUE 0x00000000
	BIMC_CFG_QRIB_XPU2_ACR BIT[31:0] RW  

BIMC_CFG_QRIB_XPU2_VMIDEN_INIT ADDRESS 0x1004 RW
BIMC_CFG_QRIB_XPU2_VMIDEN_INIT RESET_VALUE 0x00000000
	BIMC_CFG_QRIB_XPU2_VMIDEN_INIT BIT[16] RW  
	BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_EN_HV BIT[0] RW  

BIMC_QXS0_QRIB_XPU2_ACR ADDRESS 0x1008 RW
BIMC_QXS0_QRIB_XPU2_ACR RESET_VALUE 0x00000000
	BIMC_QXS0_QRIB_XPU2_ACR BIT[31:0] RW  

BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT ADDRESS 0x100C RW
BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT RESET_VALUE 0x00000000
	BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT BIT[16] RW  
	BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_EN_HV BIT[0] RW  

MMSS_VENUS0_VBIF_QRIB_XPU2_ACR ADDRESS 0x1380 RW
MMSS_VENUS0_VBIF_QRIB_XPU2_ACR RESET_VALUE 0x00000000
	MMSS_VENUS0_VBIF_QRIB_XPU2_ACR BIT[31:0] RW  

MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT ADDRESS 0x1384 RW
MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT RESET_VALUE 0x00000000
	MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT BIT[16] RW  
	MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_EN_HV BIT[0] RW  

MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR ADDRESS 0x1390 RW
MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR RESET_VALUE 0x00000000
	MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR BIT[31:0] RW  

MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT ADDRESS 0x1394 RW
MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT RESET_VALUE 0x00000000
	MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT BIT[16] RW  
	MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_EN_HV BIT[0] RW  

SS_XPU2_NON_SEC_INTR0 ADDRESS 0x2000 R
SS_XPU2_NON_SEC_INTR0 RESET_VALUE 0x00000000
	MSS_Q6_MPU_CFG_NON_SECURE_INTR BIT[31] R  
	MSSNAVCE_MPU_CFG_NON_SECURE_INTR BIT[29] R  
	DCC_XPU_NON_SECURE_INT BIT[28] R  
	PKA_XPU_NON_SEC_ERROR_IRQ BIT[27] R  
	BLSP1_XPU2_NON_SEC_INTR BIT[26] R  
	QDSS_BAM_APU_NON_SEC_ERROR_IRQ BIT[25] R  
	BOOT_IMEM_MPU_NON_SECURE_INTR BIT[24] R  
	XPUO_NON_SECURE_INTR BIT[23] R  
	QPIC_XPU2_NON_SEC_ERROR_NANDC_IRQ BIT[22] R  
	RPM_CFG_XPU2_NON_SEC_INTR BIT[21] R  
	PCNOC_SNOC_XPU2_NON_SEC_INTR BIT[20] R  
	PCNOC_CFG_XPU2_NON_SEC_INTR BIT[19] R  
	OCIMEM_XPU2_NON_SEC_INTR BIT[17] R  
	SEC_CTRL_XPU2_NON_SEC_INTR BIT[16] R  
	DEHR_XPU2_NON_SEC_INTR BIT[15] R  
	MPM_XPU2_NON_SEC_INTR BIT[14] R  
	BOOTROM_XPU2_NON_SEC_INTR BIT[13] R  
	CRYPTO0_BAM_XPU2_NON_SEC_INTR BIT[12] R  
	TCSR_XPU2_NON_SEC_INTR BIT[11] R  
	TLMM_XPU2_NON_SEC_INTR BIT[9] R  
	QPIC_XPU2_NON_SEC_INTR BIT[8] R  
	PMIC_ARB_XPU2_NON_SEC_INTR BIT[6] R  
	BIMC_CH0_XPU2_NON_SEC_INTR BIT[5] R  
	BIMC_MPU_CFG_NON_SEC_INTR BIT[4] R  
	GCC_XPU2_NON_SEC_INTR BIT[3] R  
	RPM_XPU2_NON_SEC_INTR BIT[1] R  
	MSS_XPU2_NON_SEC_INTR BIT[0] R  

SS_XPU2_NON_SEC_INTR0_ENABLE ADDRESS 0x2040 RW
SS_XPU2_NON_SEC_INTR0_ENABLE RESET_VALUE 0x00000000
	MSS_Q6_MPU_CFG_NON_SECURE_INTR_ENABLE BIT[31] RW  
	MSSNAVCE_MPU_CFG_NON_SECURE_INTR_ENABLE BIT[29] RW  
	DCC_XPU_NON_SECURE_INT_ENABLE BIT[28] RW  
	PKA_XPU_NON_SEC_ERROR_IRQ_ENABLE BIT[27] RW  
	BLSP1_XPU2_NON_SEC_INTR_ENABLE BIT[26] RW  
	QDSS_BAM_APU_NON_SEC_ERROR_IRQ_ENABLE BIT[25] RW  
	BOOT_IMEM_MPU_NON_SECURE_INTR_ENABLE BIT[24] RW  
	XPUO_NON_SECURE_INTR_ENABLE BIT[23] RW  
	QPIC_XPU2_NON_SEC_ERROR_NANDC_IRQ_ENABLE BIT[22] RW  
	RPM_CFG_XPU2_NON_SEC_INTR_ENABLE BIT[21] RW  
	PCNOC_SNOC_XPU2_NON_SEC_INTR_ENABLE BIT[20] RW  
	PCNOC_CFG_XPU2_NON_SEC_INTR_ENABLE BIT[19] RW  
	OCIMEM_XPU2_NON_SEC_INTR_ENABLE BIT[17] RW  
	SEC_CTRL_XPU2_NON_SEC_INTR_ENABLE BIT[16] RW  
	DEHR_XPU2_NON_SEC_INTR_ENABLE BIT[15] RW  
	MPM_XPU2_NON_SEC_INTR_ENABLE BIT[14] RW  
	BOOTROM_XPU2_NON_SEC_INTR_ENABLE BIT[13] RW  
	CRYPTO0_BAM_XPU2_NON_SEC_INTR_ENABLE BIT[12] RW  
	TCSR_XPU2_NON_SEC_INTR_ENABLE BIT[11] RW  
	TLMM_XPU2_NON_SEC_INTR_ENABLE BIT[9] RW  
	QPIC_XPU2_NON_SEC_INTR_ENABLE BIT[8] RW  
	PMIC_ARB_XPU2_NON_SEC_INTR_ENABLE BIT[6] RW  
	BIMC_CH0_XPU2_NON_SEC_INTR_ENABLE BIT[5] RW  
	BIMC_MPU_CFG_NON_SEC_INTR_ENABLE BIT[4] RW  
	GCC_XPU2_NON_SEC_INTR_ENABLE BIT[3] RW  
	RPM_XPU2_NON_SEC_INTR_ENABLE BIT[1] RW  
	MSS_XPU2_NON_SEC_INTR_ENABLE BIT[0] RW  

SS_VMIDMT_CLIENT_NON_SEC_INTR ADDRESS 0x2010 R
SS_VMIDMT_CLIENT_NON_SEC_INTR RESET_VALUE 0x00000000
	MSS_Q6_MPU_VMIDMT_CLIENT_NON_SEC_INTR BIT[31] R  
	PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_NON_SEC_INTR BIT[30] R  
	MSSNAVCE_VMIDMT_CLIENT_NON_SEC_INTR BIT[29] R  
	PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_NON_SEC_INTR BIT[28] R  
	PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_NON_SEC_INTR BIT[27] R  
	PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_NON_SEC_INTR BIT[26] R  
	VMIDO_VMIDMT_CLIENT_NON_SEC_INTR BIT[23] R  
	QDSS_TRACE_VMIDMT_CLIENT_NON_SEC_INTR BIT[7] R  
	QDSS_DAP_VMIDMT_CLIENT_NON_SEC_INTR BIT[6] R  
	QDSS_BAM_VMIDMT_CLIENT_NON_SEC_INTR BIT[5] R  
	QPIC_VMIDMT_CLIENT_NON_SEC_INTR BIT[4] R  
	DEHR_VMIDMT_CLIENT_NON_SEC_INTR BIT[3] R  
	CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR BIT[2] R  
	BLSP_VMIDMT_CLIENT_NON_SEC_INTR BIT[1] R  
	RPM_VMIDMT_CLIENT_NON_SEC_INTR BIT[0] R  

SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE ADDRESS 0x2050 RW
SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE RESET_VALUE 0x00000000
	MSS_Q6_MPU_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[31] RW  
	PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[30] RW  
	MSSNAVCE_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[29] RW  
	PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[28] RW  
	PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[27] RW  
	PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[26] RW  
	VMIDO_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[23] RW  
	QDSS_TRACE_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[7] RW  
	QDSS_DAP_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[6] RW  
	QDSS_BAM_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[5] RW  
	QPIC_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[4] RW  
	DEHR_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[3] RW  
	CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[2] RW  
	BLSP_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[1] RW  
	RPM_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[0] RW  

SS_VMIDMT_CFG_NON_SEC_INTR ADDRESS 0x2090 R
SS_VMIDMT_CFG_NON_SEC_INTR RESET_VALUE 0x00000000
	MSS_Q6_MPU_VMIDMT_CFG_NON_SEC_INTR BIT[31] R  
	PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_NON_SEC_INTR BIT[30] R  
	MSSNAVCE_VMIDMT_CFG_NON_SEC_INTR BIT[29] R  
	PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_NON_SEC_INTR BIT[28] R  
	PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_NON_SEC_INTR BIT[27] R  
	PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_NON_SEC_INTR BIT[26] R  
	VMIDO_VMIDMT_CFG_NON_SEC_INTR BIT[23] R  
	QDSS_TRACE_VMIDMT_CFG_NON_SEC_INTR BIT[7] R  
	QDSS_DAP_VMIDMT_CFG_NON_SEC_INTR BIT[6] R  
	QDSS_BAM_VMIDMT_CFG_NON_SEC_INTR BIT[5] R  
	QPIC_VMIDMT_CFG_NON_SEC_INTR BIT[4] R  
	DEHR_VMIDMT_CFG_NON_SEC_INTR BIT[3] R  
	CRYPTO0_VMIDMT_CFG_NON_SEC_INTR BIT[2] R  
	BLSP_VMIDMT_CFG_NON_SEC_INTR BIT[1] R  
	RPM_VMIDMT_CFG_NON_SEC_INTR BIT[0] R  

SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE ADDRESS 0x20D0 RW
SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE RESET_VALUE 0x00000000
	MSS_Q6_MPU_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[31] RW  
	PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[30] RW  
	MSSNAVCE_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[29] RW  
	PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[28] RW  
	PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[27] RW  
	PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[26] RW  
	VMIDO_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[23] RW  
	QDSS_TRACE_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[7] RW  
	QDSS_DAP_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[6] RW  
	QDSS_BAM_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[5] RW  
	QPIC_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[4] RW  
	DEHR_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[3] RW  
	CRYPTO0_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[2] RW  
	BLSP_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[1] RW  
	RPM_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[0] RW  

MUTEX_REG_RESET ADDRESS 0x2800 RW
MUTEX_REG_RESET RESET_VALUE 0x00000000
	MUTEX_RESET BIT[0] RW  

SS_XPU2_SEC_INTR0 ADDRESS 0x2400 R
SS_XPU2_SEC_INTR0 RESET_VALUE 0x00000000
	MSS_Q6_MPU_CFG_SECURE_INTR BIT[31] R  
	MSSNAVCE_MPU_CFG_SECURE_INTR BIT[29] R  
	DCC_XPU_SECURE_INT BIT[28] R  
	PKA_XPU_SEC_ERROR_IRQ BIT[27] R  
	BLSP1_XPU2_SEC_INTR BIT[26] R  
	QDSS_BAM_APU_SEC_ERROR_IRQ BIT[25] R  
	BOOT_IMEM_MPU_SECURE_INTR BIT[24] R  
	XPUO_SECURE_INTR BIT[23] R  
	QPIC_XPU2_SEC_ERROR_NANDC_IRQ BIT[22] R  
	RPM_CFG_XPU2_SEC_INTR BIT[21] R  
	PCNOC_SNOC_XPU2_SEC_INTR BIT[20] R  
	PCNOC_CFG_XPU2_SEC_INTR BIT[19] R  
	OCIMEM_XPU2_SEC_INTR BIT[17] R  
	SEC_CTRL_XPU2_SEC_INTR BIT[16] R  
	DEHR_XPU2_SEC_INTR BIT[15] R  
	MPM_XPU2_SEC_INTR BIT[14] R  
	BOOTROM_XPU2_SEC_INTR BIT[13] R  
	CRYPTO0_BAM_XPU2_SEC_INTR BIT[12] R  
	TCSR_XPU2_SEC_INTR BIT[11] R  
	TLMM_XPU2_SEC_INTR BIT[9] R  
	QPIC_XPU2_SEC_INTR BIT[8] R  
	PMIC_ARB_XPU2_SEC_INTR BIT[6] R  
	BIMC_CH0_XPU2_SEC_INTR BIT[5] R  
	BIMC_MPU_CFG_SEC_INTR BIT[4] R  
	GCC_XPU2_SEC_INTR BIT[3] R  
	RPM_XPU2_SEC_INTR BIT[1] R  
	MSS_XPU2_SEC_INTR BIT[0] R  

SS_XPU2_SEC_INTR0_ENABLE ADDRESS 0x2440 RW
SS_XPU2_SEC_INTR0_ENABLE RESET_VALUE 0x00000000
	MSS_Q6_MPU_CFG_SECURE_INTR_ENABLE BIT[31] RW  
	MSSNAVCE_MPU_CFG_SECURE_INTR_ENABLE BIT[29] RW  
	DCC_XPU_SECURE_INT_ENABLE BIT[28] RW  
	PKA_XPU_SEC_ERROR_IRQ_ENABLE BIT[27] RW  
	BLSP1_XPU2_SEC_INTR_ENABLE BIT[26] RW  
	QDSS_BAM_APU_SEC_ERROR_IRQ_ENABLE BIT[25] RW  
	BOOT_IMEM_MPU_SECURE_INTR_ENABLE BIT[24] RW  
	XPUO_SECURE_INTR_ENABLE BIT[23] RW  
	QPIC_XPU2_SEC_ERROR_NANDC_IRQ_ENABLE BIT[22] RW  
	RPM_CFG_XPU2_SEC_INTR_ENABLE BIT[21] RW  
	PCNOC_SNOC_XPU2_SEC_INTR_ENABLE BIT[20] RW  
	PCNOC_CFG_XPU2_SEC_INTR_ENABLE BIT[19] RW  
	OCIMEM_XPU2_SEC_INTR_ENABLE BIT[17] RW  
	SEC_CTRL_XPU2_SEC_INTR_ENABLE BIT[16] RW  
	DEHR_XPU2_SEC_INTR_ENABLE BIT[15] RW  
	MPM_XPU2_SEC_INTR_ENABLE BIT[14] RW  
	BOOTROM_XPU2_SEC_INTR_ENABLE BIT[13] RW  
	CRYPTO0_BAM_XPU2_SEC_INTR_ENABLE BIT[12] RW  
	TCSR_XPU2_SEC_INTR_ENABLE BIT[11] RW  
	TLMM_XPU2_SEC_INTR_ENABLE BIT[9] RW  
	QPIC_XPU2_SEC_INTR_ENABLE BIT[8] RW  
	PMIC_ARB_XPU2_SEC_INTR_ENABLE BIT[6] RW  
	BIMC_CH0_XPU2_SEC_INTR_ENABLE BIT[5] RW  
	BIMC_MPU_CFG_SEC_INTR_ENABLE BIT[4] RW  
	GCC_XPU2_SEC_INTR_ENABLE BIT[3] RW  
	RPM_XPU2_SEC_INTR_ENABLE BIT[1] RW  
	MSS_XPU2_SEC_INTR_ENABLE BIT[0] RW  

SS_VMIDMT_CLIENT_SEC_INTR ADDRESS 0x2410 R
SS_VMIDMT_CLIENT_SEC_INTR RESET_VALUE 0x00000000
	MSS_Q6_MPU_VMIDMT_CLIENT_SEC_INTR BIT[31] R  
	PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_SEC_INTR BIT[30] R  
	MSSNAVCE_VMIDMT_CLIENT_SEC_INTR BIT[29] R  
	PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_SEC_INTR BIT[28] R  
	PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_SEC_INTR BIT[27] R  
	PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_SEC_INTR BIT[26] R  
	VMIDO_VMIDMT_CLIENT_SEC_INTR BIT[23] R  
	QDSS_TRACE_VMIDMT_CLIENT_SEC_INTR BIT[7] R  
	QDSS_DAP_VMIDMT_CLIENT_SEC_INTR BIT[6] R  
	QDSS_BAM_VMIDMT_CLIENT_SEC_INTR BIT[5] R  
	QPIC_VMIDMT_CLIENT_SEC_INTR BIT[4] R  
	DEHR_VMIDMT_CLIENT_SEC_INTR BIT[3] R  
	CRYPTO0_VMIDMT_CLIENT_SEC_INTR BIT[2] R  
	BLSP_VMIDMT_CLIENT_SEC_INTR BIT[1] R  
	RPM_VMIDMT_CLIENT_SEC_INTR BIT[0] R  

SS_VMIDMT_CLIENT_SEC_INTR_ENABLE ADDRESS 0x2450 RW
SS_VMIDMT_CLIENT_SEC_INTR_ENABLE RESET_VALUE 0x00000000
	MSS_Q6_MPU_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[31] RW  
	PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[30] RW  
	MSSNAVCE_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[29] RW  
	PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[28] RW  
	PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[27] RW  
	PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[26] RW  
	VMIDO_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[23] RW  
	QDSS_TRACE_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[7] RW  
	QDSS_DAP_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[6] RW  
	QDSS_BAM_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[5] RW  
	QPIC_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[4] RW  
	DEHR_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[3] RW  
	CRYPTO0_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[2] RW  
	BLSP_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[1] RW  
	RPM_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[0] RW  

SS_VMIDMT_CFG_SEC_INTR ADDRESS 0x2490 R
SS_VMIDMT_CFG_SEC_INTR RESET_VALUE 0x00000000
	MSS_Q6_MPU_VMIDMT_CFG_SEC_INTR BIT[31] R  
	PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_SEC_INTR BIT[30] R  
	MSSNAVCE_VMIDMT_CFG_SEC_INTR BIT[29] R  
	PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_SEC_INTR BIT[28] R  
	PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_SEC_INTR BIT[27] R  
	PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_SEC_INTR BIT[26] R  
	VMIDO_VMIDMT_CFG_SEC_INTR BIT[23] R  
	QDSS_TRACE_VMIDMT_CFG_SEC_INTR BIT[7] R  
	QDSS_DAP_VMIDMT_CFG_SEC_INTR BIT[6] R  
	QDSS_BAM_VMIDMT_CFG_SEC_INTR BIT[5] R  
	QPIC_VMIDMT_CFG_SEC_INTR BIT[4] R  
	DEHR_VMIDMT_CFG_SEC_INTR BIT[3] R  
	CRYPTO0_VMIDMT_CFG_SEC_INTR BIT[2] R  
	BLSP_VMIDMT_CFG_SEC_INTR BIT[1] R  
	RPM_VMIDMT_CFG_SEC_INTR BIT[0] R  

SS_VMIDMT_CFG_SEC_INTR_ENABLE ADDRESS 0x24D0 RW
SS_VMIDMT_CFG_SEC_INTR_ENABLE RESET_VALUE 0x00000000
	MSS_Q6_MPU_VMIDMT_CFG_SEC_INTR_ENABLE BIT[31] RW  
	PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_SEC_INTR_ENABLE BIT[30] RW  
	MSSNAVCE_VMIDMT_CFG_SEC_INTR_ENABLE BIT[29] RW  
	PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_SEC_INTR_ENABLE BIT[28] RW  
	PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_SEC_INTR_ENABLE BIT[27] RW  
	PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_SEC_INTR_ENABLE BIT[26] RW  
	VMIDO_VMIDMT_CFG_SEC_INTR_ENABLE BIT[23] RW  
	QDSS_TRACE_VMIDMT_CFG_SEC_INTR_ENABLE BIT[7] RW  
	QDSS_DAP_VMIDMT_CFG_SEC_INTR_ENABLE BIT[6] RW  
	QDSS_BAM_VMIDMT_CFG_SEC_INTR_ENABLE BIT[5] RW  
	QPIC_VMIDMT_CFG_SEC_INTR_ENABLE BIT[4] RW  
	DEHR_VMIDMT_CFG_SEC_INTR_ENABLE BIT[3] RW  
	CRYPTO0_VMIDMT_CFG_SEC_INTR_ENABLE BIT[2] RW  
	BLSP_VMIDMT_CFG_SEC_INTR_ENABLE BIT[1] RW  
	RPM_VMIDMT_CFG_SEC_INTR_ENABLE BIT[0] RW  

SS_XPU2_MSA_INTR0 ADDRESS 0x3000 R
SS_XPU2_MSA_INTR0 RESET_VALUE 0x00000000
	MSS_Q6_MPU_CFG_MSA_INTR BIT[31] R  
	MSSNAVCE_MPU_CFG_MSA_INTR BIT[29] R  
	DCC_XPU_MSA_INT BIT[28] R  
	PKA_XPU_MSA_ERROR_IRQ BIT[27] R  
	BLSP1_XPU2_MSA_INTR BIT[26] R  
	QDSS_BAM_APU_MSA_ERROR_IRQ BIT[25] R  
	BOOT_IMEM_MPU_MSA_INTR BIT[24] R  
	XPUO_MSA_INTR BIT[23] R  
	QPIC_XPU2_MSA_ERROR_NANDC_IRQ BIT[22] R  
	RPM_CFG_XPU2_MSA_INTR BIT[21] R  
	PCNOC_SNOC_XPU2_MSA_INTR BIT[20] R  
	PCNOC_CFG_XPU2_MSA_INTR BIT[19] R  
	OCIMEM_XPU2_MSA_INTR BIT[17] R  
	SEC_CTRL_XPU2_MSA_INTR BIT[16] R  
	DEHR_XPU2_MSA_INTR BIT[15] R  
	MPM_XPU2_MSA_INTR BIT[14] R  
	BOOTROM_XPU2_MSA_INTR BIT[13] R  
	CRYPTO0_BAM_XPU2_MSA_INTR BIT[12] R  
	TCSR_XPU2_MSA_INTR BIT[11] R  
	TLMM_XPU2_MSA_INTR BIT[9] R  
	QPIC_XPU2_MSA_INTR BIT[8] R  
	PMIC_ARB_XPU2_MSA_INTR BIT[6] R  
	BIMC_CH0_XPU2_MSA_INTR BIT[5] R  
	GCC_XPU2_MSA_INTR BIT[3] R  
	RPM_XPU2_MSA_INTR BIT[1] R  
	BIMC_MPU_CFG_MSA_INTR BIT[0] R  

SS_XPU2_MSA_INTR0_ENABLE ADDRESS 0x3010 RW
SS_XPU2_MSA_INTR0_ENABLE RESET_VALUE 0x00000000
	MSS_Q6_MPU_CFG_MSA_INTR_ENABLE BIT[31] RW  
	PCNOC_SNOC_MPU_MSA_INTR_ENABLE BIT[30] RW  
	MSSNAVCE_MPU_CFG_MSA_INTR_ENABLE BIT[29] RW  
	DCC_XPU_MSA_INT_ENABLE BIT[28] RW  
	PKA_XPU_MSA_ERROR_IRQ_ENABLE BIT[27] RW  
	BLSP1_XPU2_MSA_INTR_ENABLE BIT[26] RW  
	QDSS_BAM_APU_MSA_ERROR_IRQ_ENABLE BIT[25] RW  
	BOOT_IMEM_MPU_MSA_INTR_ENABLE BIT[24] RW  
	XPUO_MSA_INTR_ENABLE BIT[23] RW  
	QPIC_XPU2_MSA_ERROR_NANDC_IRQ_ENABLE BIT[22] RW  
	RPM_CFG_XPU2_MSA_INTR_ENABLE BIT[21] RW  
	PCNOC_SNOC_XPU2_MSA_INTR_ENABLE BIT[20] RW  
	PCNOC_CFG_XPU2_MSA_INTR_ENABLE BIT[19] RW  
	OCIMEM_XPU2_MSA_INTR_ENABLE BIT[17] RW  
	SEC_CTRL_XPU2_MSA_INTR_ENABLE BIT[16] RW  
	DEHR_XPU2_MSA_INTR_ENABLE BIT[15] RW  
	MPM_XPU2_MSA_INTR_ENABLE BIT[14] RW  
	BOOTROM_XPU2_MSA_INTR_ENABLE BIT[13] RW  
	CRYPTO0_BAM_XPU2_MSA_INTR_ENABLE BIT[12] RW  
	TCSR_XPU2_MSA_INTR_ENABLE BIT[11] RW  
	TLMM_XPU2_MSA_INTR_ENABLE BIT[9] RW  
	QPIC_XPU2_MSA_INTR_ENABLE BIT[8] RW  
	PMIC_ARB_XPU2_MSA_INTR_ENABLE BIT[6] RW  
	BIMC_CH0_XPU2_MSA_INTR_ENABLE BIT[5] RW  
	GCC_XPU2_MSA_INTR_ENABLE BIT[3] RW  
	RPM_XPU2_MSA_INTR_ENABLE BIT[1] RW  
	BIMC_MPU_CFG_MSA_INTR_ENABLE BIT[0] RW  

MSA_BIT_REG ADDRESS 0x3100 RW
MSA_BIT_REG RESET_VALUE 0x00000000
	MSA_BIT_REG BIT[0] RW  

TCSR_CLK_EN ADDRESS 0x407C RW
TCSR_CLK_EN RESET_VALUE 0x00000001
	TCSR_CLK_EN BIT[0] RW  

TIMEOUT_SLAVE_GLB_EN ADDRESS 0x5000 RW
TIMEOUT_SLAVE_GLB_EN RESET_VALUE 0x00000000
	TIMEOUT_SLAVE_GLB_EN BIT[0] RW  

XPU_NSEN_STATUS ADDRESS 0x5004 R
XPU_NSEN_STATUS RESET_VALUE 0x00000000
	REGS_XPU2_NSEN_STATUS BIT[1] R  

XPU_VMIDEN_STATUS ADDRESS 0x5008 R
XPU_VMIDEN_STATUS RESET_VALUE 0x00000000
	REGS_XPU2_VMIDEN_STATUS BIT[1] R  

XPU_MSAEN_STATUS ADDRESS 0x500C R
XPU_MSAEN_STATUS RESET_VALUE 0x00000000
	REGS_XPU2_MSAEN_STATUS BIT[1] R  

MDP3_TIMEOUT_VAL_0_ADDR ADDRESS 0x5014 RW
MDP3_TIMEOUT_VAL_0_ADDR RESET_VALUE 0x000000FF
	MDP3_TIMEOUT_VAL_L BIT[7:0] RW  

MDP3_TIMEOUT_VAL_1_ADDR ADDRESS 0x5018 RW
MDP3_TIMEOUT_VAL_1_ADDR RESET_VALUE 0x00000000
	MDP3_TIMEOUT_VAL_H BIT[7:0] RW  

MDP3_TIMEOUT_EN ADDRESS 0x501C RW
MDP3_TIMEOUT_EN RESET_VALUE 0x00000000
	MDP3_TIMEOUT_EN BIT[0] RW  

TZ_WONCE_n(n):(0)-(15) ARRAY 0x00006000+0x4*n
TZ_WONCE_0 ADDRESS 0x6000 RW
TZ_WONCE_0 RESET_VALUE 0x00000000
	TZ_WONCE_ADDRESS BIT[31:0] RW  

GCC_CLK_MUX_SEL ADDRESS 0x60F0 RW
GCC_CLK_MUX_SEL RESET_VALUE 0x00000800
	TPRONTS_SEL BIT[11] RW  
	VMID_REG BIT[7:4] RW  
	CLK_MUX_SEL BIT[0] RW  

BOOT_MISC_DETECT ADDRESS 0x6100 RW
BOOT_MISC_DETECT RESET_VALUE 0x00000000
	BOOT_MISC_DETECT BIT[31:0] RW  

APSS_VMID ADDRESS 0x6110 RW
APSS_VMID RESET_VALUE 0x00000003
	APSS_VMID BIT[4:0] RW  

MMSS_RPM_IRQ_EN ADDRESS 0x7000 RW
MMSS_RPM_IRQ_EN RESET_VALUE 0x00000000
	RPM_IRQ_EN_VENUS0_IRQ BIT[24] RW  
	RPM_IRQ_EN_CAMSS_IRQ10 BIT[23] RW  
	RPM_IRQ_EN_CAMSS_IRQ11 BIT[22] RW  
	RPM_IRQ_EN_CAMSS_IRQ12 BIT[21] RW  
	RPM_IRQ_EN_MDSS_IRQ BIT[20] RW  
	RPM_IRQ_EN_GC_SYS_IRQ3 BIT[16] RW  
	RPM_IRQ_EN_GC_SYS_IRQ2 BIT[15] RW  
	RPM_IRQ_EN_GC_SYS_IRQ1 BIT[14] RW  
	RPM_IRQ_EN_GC_SYS_IRQ0 BIT[13] RW  
	RPM_IRQ_EN_CAMSS_IRQ0 BIT[12] RW  
	RPM_IRQ_EN_CAMSS_IRQ1 BIT[11] RW  
	RPM_IRQ_EN_CAMSS_IRQ2 BIT[10] RW  
	RPM_IRQ_EN_CAMSS_IRQ3 BIT[9] RW  
	RPM_IRQ_EN_CAMSS_IRQ4 BIT[8] RW  
	RPM_IRQ_EN_CAMSS_IRQ5 BIT[7] RW  
	RPM_IRQ_EN_CAMSS_IRQ6 BIT[6] RW  
	RPM_IRQ_EN_CAMSS_IRQ7 BIT[5] RW  
	RPM_IRQ_EN_CAMSS_IRQ8 BIT[4] RW  
	RPM_IRQ_EN_CAMSS_IRQ9 BIT[3] RW  
	RPM_IRQ_EN_CSIPHY_0_IRQ BIT[2] RW  
	RPM_IRQ_EN_CSIPHY_1_IRQ BIT[1] RW  

MMSS_RPM_IRQ_CLEAR ADDRESS 0x7004 RW
MMSS_RPM_IRQ_CLEAR RESET_VALUE 0x00000000
	RPM_IRQ_CLEAR_VENUS0_IRQ BIT[24] RW  
	RPM_IRQ_CLEAR_CAMSS_IRQ10 BIT[23] RW  
	RPM_IRQ_CLEAR_CAMSS_IRQ11 BIT[22] RW  
	RPM_IRQ_CLEAR_CAMSS_IRQ12 BIT[21] RW  
	RPM_IRQ_CLEAR_MDSS_IRQ BIT[20] RW  
	RPM_IRQ_CLEAR_GC_SYS_IRQ3 BIT[16] RW  
	RPM_IRQ_CLEAR_GC_SYS_IRQ2 BIT[15] RW  
	RPM_IRQ_CLEAR_GC_SYS_IRQ1 BIT[14] RW  
	RPM_IRQ_CLEAR_GC_SYS_IRQ0 BIT[13] RW  
	RPM_IRQ_CLEAR_CAMSS_IRQ0 BIT[12] RW  
	RPM_IRQ_CLEAR_CAMSS_IRQ1 BIT[11] RW  
	RPM_IRQ_CLEAR_CAMSS_IRQ2 BIT[10] RW  
	RPM_IRQ_CLEAR_CAMSS_IRQ3 BIT[9] RW  
	RPM_IRQ_CLEAR_CAMSS_IRQ4 BIT[8] RW  
	RPM_IRQ_CLEAR_CAMSS_IRQ5 BIT[7] RW  
	RPM_IRQ_CLEAR_CAMSS_IRQ6 BIT[6] RW  
	RPM_IRQ_CLEAR_CAMSS_IRQ7 BIT[5] RW  
	RPM_IRQ_CLEAR_CAMSS_IRQ8 BIT[4] RW  
	RPM_IRQ_CLEAR_CAMSS_IRQ9 BIT[3] RW  
	RPM_IRQ_CLEAR_CSIPHY_0_IRQ BIT[2] RW  
	RPM_IRQ_CLEAR_CSIPHY_1_IRQ BIT[1] RW  

MMSS_RPM_IRQ_STATUS ADDRESS 0x7008 R
MMSS_RPM_IRQ_STATUS RESET_VALUE 0x00000000
	RPM_IRQ_STATUS_VENUS0_IRQ BIT[24] R  
	RPM_IRQ_STATUS_CAMSS_IRQ10 BIT[23] R  
	RPM_IRQ_STATUS_CAMSS_IRQ11 BIT[22] R  
	RPM_IRQ_STATUS_CAMSS_IRQ12 BIT[21] R  
	RPM_IRQ_STATUS_MDSS_IRQ BIT[20] R  
	RPM_IRQ_STATUS_GC_SYS_IRQ3 BIT[16] R  
	RPM_IRQ_STATUS_GC_SYS_IRQ2 BIT[15] R  
	RPM_IRQ_STATUS_GC_SYS_IRQ1 BIT[14] R  
	RPM_IRQ_STATUS_GC_SYS_IRQ0 BIT[13] R  
	RPM_IRQ_STATUS_CAMSS_IRQ0 BIT[12] R  
	RPM_IRQ_STATUS_CAMSS_IRQ1 BIT[11] R  
	RPM_IRQ_STATUS_CAMSS_IRQ2 BIT[10] R  
	RPM_IRQ_STATUS_CAMSS_IRQ3 BIT[9] R  
	RPM_IRQ_STATUS_CAMSS_IRQ4 BIT[8] R  
	RPM_IRQ_STATUS_CAMSS_IRQ5 BIT[7] R  
	RPM_IRQ_STATUS_CAMSS_IRQ6 BIT[6] R  
	RPM_IRQ_STATUS_CAMSS_IRQ7 BIT[5] R  
	RPM_IRQ_STATUS_CAMSS_IRQ8 BIT[4] R  
	RPM_IRQ_STATUS_CAMSS_IRQ9 BIT[3] R  
	RPM_IRQ_STATUS_CSIPHY_0_IRQ BIT[2] R  
	RPM_IRQ_STATUS_CSIPHY_1_IRQ BIT[1] R  

MMSS_OXILI_GC_SYS_AHB_STATUS ADDRESS 0x7010 R
MMSS_OXILI_GC_SYS_AHB_STATUS RESET_VALUE 0x00000000
	OXILI_GC_SYS_AHB_STATUS BIT[31:0] R  

MMSS_OXILI_CMD_REG ADDRESS 0x7014 RW
MMSS_OXILI_CMD_REG RESET_VALUE 0x00000000
	OXILI_CMD BIT[3:0] RW  

MMSS_DSI_ULP_CLAMP_CTRL ADDRESS 0x7020 RW
MMSS_DSI_ULP_CLAMP_CTRL RESET_VALUE 0x00000000
	DSI0_CLAMP_EN BIT[15] RW  
	DSI0_CLKLN_EN BIT[9] RW  
	DSI0_CLKLN_ULPS_REQUEST BIT[8] RW  
	DSI0_DLN0_EN BIT[7] RW  
	DSI0_DLN0_ULPS_REQUEST BIT[6] RW  
	DSI0_DLN1_EN BIT[5] RW  
	DSI0_DLN1_ULPS_REQUEST BIT[4] RW  
	DSI0_DLN2_EN BIT[3] RW  
	DSI0_DLN2_ULPS_REQUEST BIT[2] RW  
	DSI0_DLN3_EN BIT[1] RW  
	DSI0_DLN3_ULPS_REQUEST BIT[0] RW  

MMSS_DSI_PHYRESET_CTRL ADDRESS 0x7024 RW
MMSS_DSI_PHYRESET_CTRL RESET_VALUE 0x00000000
	DSI_PHYRESET_CTRL BIT[0] RW  

MMSS_IMEM_FSCGC_TIMERS ADDRESS 0x7030 RW
MMSS_IMEM_FSCGC_TIMERS RESET_VALUE 0x000000FF
	WAKEUP_COUNTER BIT[7:4] RW  
	TO_SLEEP_COUNTER BIT[3:0] RW  

MMSS_IMEM_EX_FSCGC_CONTROL ADDRESS 0x7034 RW
MMSS_IMEM_EX_FSCGC_CONTROL RESET_VALUE 0x0000FFFF
	HALT_CLOCK BIT[23:16] RW  
	CORE_ON BIT[15:8] RW  
	PERIF_ON BIT[7:0] RW  

MMSS_IMEM_RAM_CONFIG ADDRESS 0x7038 RW
MMSS_IMEM_RAM_CONFIG RESET_VALUE 0x00000000
	EX_RAM_CLK_EN BIT[2] RW  
	EX_RAM_CONFIG BIT[1:0] RW  

TBU_BYPASS_ENABLE ADDRESS 0x8000 RW
TBU_BYPASS_ENABLE RESET_VALUE 0x00000000
	TBU_BYPASS_ENABLE BIT[9:0] RW  

SPARE_REG8 ADDRESS 0x8004 RW
SPARE_REG8 RESET_VALUE 0x00000000
	SPARE_REG8 BIT[31:0] RW  

RESET_DEBUG_SW_ENTRY ADDRESS 0x9000 RW
RESET_DEBUG_SW_ENTRY RESET_VALUE 0x00000000
	RESET_DEBUG_SW_ENTRY BIT[31:0] RW  

QPDI_DISABLE_CFG ADDRESS 0xA000 RW
QPDI_DISABLE_CFG RESET_VALUE 0x00000003
	QPDI_SPMI_DBG_ACK BIT[9] RW  
	QPDI_SPMI_DBG_REQ BIT[8] RW  
	SPMI_HANDSHAKE_DISABLE BIT[1] RW  
	QPDI_DISABLE_CFG BIT[0] RW  

COMPILER_VDDCX_ACC_0 ADDRESS 0xB080 RW
COMPILER_VDDCX_ACC_0 RESET_VALUE 0x00000000
	COMPILER_HDHPLLSP127 BIT[31:26] RW  
	COMPILER_HPLVRF BIT[25:20] RW  
	COMPILER_LLRF240_1 BIT[19:16] RW  
	COMPILER_STDSP155 BIT[15:12] RW  
	COMPILER_LLRF240_2 BIT[11:8] RW  
	COMPILER_LLPDP155 BIT[7:4] RW  
	COMPILER_UHD_LLSP155 BIT[3:0] RW  

COMPILER_VDDCX_ACC_1 ADDRESS 0xB084 RW
COMPILER_VDDCX_ACC_1 RESET_VALUE 0x00000000
	COMPILER_SPARE BIT[23:4] RW  
	COMPILER_UHDLLPDP155 BIT[3:0] RW  

CUSTOM_VDDCX_ACC_0 ADDRESS 0xB090 RW
CUSTOM_VDDCX_ACC_0 RESET_VALUE 0x00000000
	CUSTOM_TYP5 BIT[29:24] RW  
	CUSTOM_TYP4 BIT[23:18] RW  
	CUSTOM_TYP3 BIT[17:12] RW  
	CUSTOM_TYP2 BIT[11:6] RW  
	CUSTOM_TYP1 BIT[5:0] RW  

CUSTOM_VDDCX_ACC_1 ADDRESS 0xB094 RW
CUSTOM_VDDCX_ACC_1 RESET_VALUE 0x00000000
	CUSTOM_TYP10 BIT[29:24] RW  
	CUSTOM_TYP9 BIT[23:18] RW  
	CUSTOM_TYP8 BIT[17:12] RW  
	CUSTOM_TYP7 BIT[11:6] RW  
	CUSTOM_TYP6 BIT[5:0] RW  

MEM_ACC_SEL_VDDCX ADDRESS 0xB100 RW
MEM_ACC_SEL_VDDCX RESET_VALUE 0x00000001
	MEM_ACC_SEL_VDDCX BIT[1:0] RW  

TCSR_S1LM_MODEM_TO_APPS_INT ADDRESS 0xF000 RW
TCSR_S1LM_MODEM_TO_APPS_INT RESET_VALUE 0x00000000
	SPARE_APU_REG0 BIT[31:1] RW  
	TCSR_S1LM_MODEM_TO_APPS_INT BIT[0] RW  

TCSR_S1LM_MODEM_TO_APPS_INT_DATA ADDRESS 0xF004 RW
TCSR_S1LM_MODEM_TO_APPS_INT_DATA RESET_VALUE 0x00000000
	TCSR_S1LM_MODEM_TO_APPS_INT_DATA BIT[31:0] RW  

SPARE_APU_REG2 ADDRESS 0xF008 RW
SPARE_APU_REG2 RESET_VALUE 0x00000000
	SPARE_APU_REG2 BIT[31:0] RW  

SPARE_APU_REG3 ADDRESS 0xF00C RW
SPARE_APU_REG3 RESET_VALUE 0x00000000
	SPARE_APU_REG3 BIT[31:0] RW  

SPARE_REG4 ADDRESS 0xE000 RW
SPARE_REG4 RESET_VALUE 0x00000000
	SPARE_REG4 BIT[31:0] RW  

SPARE_REG5 ADDRESS 0xE004 RW
SPARE_REG5 RESET_VALUE 0x00000000
	SPARE_REG5 BIT[31:0] RW  

SPARE_REG6 ADDRESS 0xE008 RW
SPARE_REG6 RESET_VALUE 0x00000000
	SPARE_REG6 BIT[31:0] RW  

SPARE_REG7 ADDRESS 0xE00C RW
SPARE_REG7 RESET_VALUE 0x00000000
	SPARE_REG7 BIT[31:0] RW  

SYS_POWER_CTRL ADDRESS 0x10000 RW
SYS_POWER_CTRL RESET_VALUE 0x00000000
	SYS_POWER_CTRL BIT[15:0] RW  

USB_CORE_ID ADDRESS 0x10004 RW
USB_CORE_ID RESET_VALUE 0x00000000
	USB_CORE_ID BIT[1:0] RW  

TEST_SPARE_CFG_REG_ADDR ADDRESS 0x10508 RW
TEST_SPARE_CFG_REG_ADDR RESET_VALUE 0x00000000
	EB1_TEST_BUS_SELECT BIT[3:2] RW  
	SDC2_PHY_TEST_BUS_EN BIT[1] RW  
	SDC1_PHY_TEST_BUS_EN BIT[0] RW  

COMPILER_VDDMSS_ACC_0 ADDRESS 0xB104 RW
COMPILER_VDDMSS_ACC_0 RESET_VALUE 0x00000000
	COMPILER_HDHPLLSP127 BIT[31:26] RW  
	COMPILER_HPLVRF BIT[25:20] RW  
	COMPILER_LLRF240_1 BIT[19:16] RW  
	COMPILER_STDSP155 BIT[15:12] RW  
	COMPILER_LLRF240_2 BIT[11:8] RW  
	COMPILER_LLPDP155 BIT[7:4] RW  
	COMPILER_UHD_LLSP155 BIT[3:0] RW  

COMPILER_VDDMSS_ACC_1 ADDRESS 0xB108 RW
COMPILER_VDDMSS_ACC_1 RESET_VALUE 0x00000000
	COMPILER_SPARE BIT[23:4] RW  
	COMPILER_UHDLLPDP155 BIT[3:0] RW  

COMPILER_VDDAPC_ACC_0 ADDRESS 0xB10C RW
COMPILER_VDDAPC_ACC_0 RESET_VALUE 0x00000000
	COMPILER_HDHPLLSP127 BIT[31:26] RW  
	COMPILER_HPLVRF BIT[25:20] RW  
	COMPILER_LLRF240_1 BIT[19:16] RW  
	COMPILER_STDSP155 BIT[15:12] RW  
	COMPILER_LLRF240_2 BIT[11:8] RW  
	COMPILER_LLPDP155 BIT[7:4] RW  
	COMPILER_LLSP155 BIT[3:0] RW  

COMPILER_VDDAPC_ACC_1 ADDRESS 0xB110 RW
COMPILER_VDDAPC_ACC_1 RESET_VALUE 0x00000000
	COMPILER_SPARE BIT[23:4] RW  
	COMPILER_UHDLLPDP155 BIT[3:0] RW  

CUSTOM_VDDAPC_ACC_0 ADDRESS 0xB120 RW
CUSTOM_VDDAPC_ACC_0 RESET_VALUE 0x00000000
	CUSTOM_TYP5 BIT[29:24] RW  
	CUSTOM_TYP4 BIT[23:18] RW  
	CUSTOM_TYP3 BIT[17:12] RW  
	CUSTOM_TYP2 BIT[11:6] RW  
	CUSTOM_TYP1 BIT[5:0] RW  

CUSTOM_VDDAPC_ACC_1 ADDRESS 0xB124 RW
CUSTOM_VDDAPC_ACC_1 RESET_VALUE 0x00000000
	CUSTOM_TYP10 BIT[29:24] RW  
	CUSTOM_TYP9 BIT[23:18] RW  
	CUSTOM_TYP8 BIT[17:12] RW  
	CUSTOM_TYP7 BIT[11:6] RW  
	CUSTOM_TYP6 BIT[5:0] RW  

CUSTOM_VDDAPC_ACC_2 ADDRESS 0xB128 RW
CUSTOM_VDDAPC_ACC_2 RESET_VALUE 0x00000000
	CUSTOM_TYP12 BIT[11:6] RW  
	CUSTOM_TYP11 BIT[5:0] RW  

MEM_ACC_SEL_VDDMSS ADDRESS 0xB12C R
MEM_ACC_SEL_VDDMSS RESET_VALUE 0x00000001
	MEM_ACC_SEL_VDDMSS BIT[1:0] R  

MEM_ACC_SEL_VDDAPC ADDRESS 0xB130 RW
MEM_ACC_SEL_VDDAPC RESET_VALUE 0x00000001
	MEM_ACC_SEL_VDDAPC BIT[1:0] RW  

CUSTOM_VDDCX_ACC_2 ADDRESS 0xB134 RW
CUSTOM_VDDCX_ACC_2 RESET_VALUE 0x00000000
	CUSTOM_TYP12 BIT[11:6] RW  
	CUSTOM_TYP11 BIT[5:0] RW  

LDO_SLEEP_CTRL ADDRESS 0x11000 RW
LDO_SLEEP_CTRL RESET_VALUE 0x00000000
	LDO_SLEEP BIT[0] RW  

LDO_UPDATE_STATE_CTRL ADDRESS 0x11004 RW
LDO_UPDATE_STATE_CTRL RESET_VALUE 0x00000000
	LDO_UPDATE_STATE BIT[0] RW  

LDO_OBIAS_CTRL ADDRESS 0x11008 RW
LDO_OBIAS_CTRL RESET_VALUE 0x00000000
	LDO_OBIAS_ON BIT[0] RW  

LDO_VREF_CONFIG ADDRESS 0x1100C RW
LDO_VREF_CONFIG RESET_VALUE 0x00000007
	LDO_VREF_CONFIG BIT[3:0] RW  

LDO_IB_CONFIG ADDRESS 0x11010 RW
LDO_IB_CONFIG RESET_VALUE 0x00000002
	LDO_IB_CONFIG BIT[2:0] RW  

LDO_BGC_CONFIG ADDRESS 0x11014 RW
LDO_BGC_CONFIG RESET_VALUE 0x00000000
	LDO_BGC BIT[2:0] RW  

LDO_VREF_CTRL ADDRESS 0x11018 RW
LDO_VREF_CTRL RESET_VALUE 0x00000000
	LDO_VREF_SEL_OVR BIT[16] RW  
	LDO_VREF_SEL_SW BIT[0] RW  

LDO_LD_EN ADDRESS 0x1101C RW
LDO_LD_EN RESET_VALUE 0x00000000
	LDO_LD_EN BIT[31] RW  

LDO_LD_CTRL ADDRESS 0x11020 RW
LDO_LD_CTRL RESET_VALUE 0x00000000
	LDO_LD_MSB BIT[23:16] RW  
	LDO_LD_LSB BIT[7:0] RW  

LDO_OSC_RESETB ADDRESS 0x11024 RW
LDO_OSC_RESETB RESET_VALUE 0x00000000
	LDO_OSC_RESETB BIT[31] RW  

LDO_OSC_CTRL ADDRESS 0x11028 RW
LDO_OSC_CTRL RESET_VALUE 0x00000000
	LDO_OSC_CTRL BIT[1:0] RW  

LDO_DFT_EN_CTRL ADDRESS 0x1102C RW
LDO_DFT_EN_CTRL RESET_VALUE 0x00000000
	LDO_DFT_EN BIT[31] RW  

LDO_DFT_CTRL ADDRESS 0x11030 RW
LDO_DFT_CTRL RESET_VALUE 0x00000000
	LDO_DFT_CONFIG BIT[2:0] RW  

SPDM_CNT_CLK_CTRL ADDRESS 0x13000 RW
SPDM_CNT_CLK_CTRL RESET_VALUE 0x00000000
	SPDM_CNT_CLK_MUX_SEL BIT[15:0] RW  

SPDM_DLY_FIFO_EN ADDRESS 0x13004 RW
SPDM_DLY_FIFO_EN RESET_VALUE 0x00000000
	SPDM_DLY_FIFO_EN BIT[31:0] RW  

SPDM_STG1_MUX_SEL ADDRESS 0x13008 RW
SPDM_STG1_MUX_SEL RESET_VALUE 0x00000000
	SPDM_STG1_MUX_SEL BIT[15:0] RW  

SPDM_STG2_A_MUX_SEL ADDRESS 0x1300C RW
SPDM_STG2_A_MUX_SEL RESET_VALUE 0x00000000
	SPDM_STG2_A_MUX_SEL BIT[31:0] RW  

SPDM_STG2_B_MUX_SEL ADDRESS 0x13010 RW
SPDM_STG2_B_MUX_SEL RESET_VALUE 0x00000000
	SPDM_STG2_B_MUX_SEL BIT[31:0] RW  

SPDM_STG3_A_MUX_SEL ADDRESS 0x13014 RW
SPDM_STG3_A_MUX_SEL RESET_VALUE 0x00000000
	SPDM_STG3_A_MUX_SEL BIT[31:0] RW  

SPDM_STG3_B_MUX_SEL ADDRESS 0x13018 RW
SPDM_STG3_B_MUX_SEL RESET_VALUE 0x00000000
	SPDM_STG3_B_MUX_SEL BIT[31:0] RW  

SPDM_WRP_CTI_CTL0 ADDRESS 0x1301C RW
SPDM_WRP_CTI_CTL0 RESET_VALUE 0x00000000
	SPDM_WRP_CTI_CTL0 BIT[31:0] RW  

SPDM_WRP_CTI_CTL1 ADDRESS 0x13020 RW
SPDM_WRP_CTI_CTL1 RESET_VALUE 0x00000000
	SPDM_WRP_CTI_CTL1 BIT[31:0] RW  

SPDM_WRP_RT_CTI_CTL ADDRESS 0x13024 RW
SPDM_WRP_RT_CTI_CTL RESET_VALUE 0x00000000
	SPDM_WRP_CTI_CTL1 BIT[2:0] RW  

PHSS_USB2_PHY_SEL ADDRESS 0x14000 RW
PHSS_USB2_PHY_SEL RESET_VALUE 0x00000000
	PHSS_USB2_PHY_SEL BIT[0] RW  

PHSS_ATEST_USB2_PHY_SEL ADDRESS 0x14004 RW
PHSS_ATEST_USB2_PHY_SEL RESET_VALUE 0x00000000
	PHSS_ATEST_USB2_PHY_SEL BIT[0] RW  

PHSS_TEST_BUS_SEL ADDRESS 0x14008 RW
PHSS_TEST_BUS_SEL RESET_VALUE 0x00000000
	PHSS_TEST_BUS_SEL BIT[1:0] RW  

PHSS_UART_PRONTO_INT_SEL_n(n):(0)-(1) ARRAY 0x00014080+0x10*n
PHSS_UART_PRONTO_INT_SEL_0 ADDRESS 0x14080 RW
PHSS_UART_PRONTO_INT_SEL_0 RESET_VALUE 0x00000000
	PRONTO_BLSP1_UART_2_IRQ_ENABLE BIT[1] RW  
	PRONTO_BLSP1_UART_1_IRQ_ENABLE BIT[0] RW  

PHSS_UART_MSS_INT_SEL_n(n):(0)-(1) ARRAY 0x000140C0+0x10*n
PHSS_UART_MSS_INT_SEL_0 ADDRESS 0x140C0 RW
PHSS_UART_MSS_INT_SEL_0 RESET_VALUE 0x00000000
	MSS_BLSP1_UART_6_IRQ_ENABLE BIT[5] RW  
	MSS_BLSP1_UART_5_IRQ_ENABLE BIT[4] RW  
	MSS_BLSP1_UART_4_IRQ_ENABLE BIT[3] RW  
	MSS_BLSP1_UART_3_IRQ_ENABLE BIT[2] RW  
	MSS_BLSP1_UART_2_IRQ_ENABLE BIT[1] RW  
	MSS_BLSP1_UART_1_IRQ_ENABLE BIT[0] RW  

PHSS_QUP_PRONTO_INT_SEL_n(n):(0)-(1) ARRAY 0x00014100+0x10*n
PHSS_QUP_PRONTO_INT_SEL_0 ADDRESS 0x14100 RW
PHSS_QUP_PRONTO_INT_SEL_0 RESET_VALUE 0x00000000
	PRONTO_BLSP1_QUP_6_IRQ_ENABLE BIT[5] RW  
	PRONTO_BLSP1_QUP_5_IRQ_ENABLE BIT[4] RW  
	PRONTO_BLSP1_QUP_4_IRQ_ENABLE BIT[3] RW  
	PRONTO_BLSP1_QUP_3_IRQ_ENABLE BIT[2] RW  
	PRONTO_BLSP1_QUP_2_IRQ_ENABLE BIT[1] RW  
	PRONTO_BLSP1_QUP_1_IRQ_ENABLE BIT[0] RW  

PHSS_QUP_MSS_INT_SEL_n(n):(0)-(1) ARRAY 0x00014140+0x10*n
PHSS_QUP_MSS_INT_SEL_0 ADDRESS 0x14140 RW
PHSS_QUP_MSS_INT_SEL_0 RESET_VALUE 0x00000000
	MSS_BLSP1_QUP_6_IRQ_ENABLE BIT[5] RW  
	MSS_BLSP1_QUP_5_IRQ_ENABLE BIT[4] RW  
	MSS_BLSP1_QUP_4_IRQ_ENABLE BIT[3] RW  
	MSS_BLSP1_QUP_3_IRQ_ENABLE BIT[2] RW  
	MSS_BLSP1_QUP_2_IRQ_ENABLE BIT[1] RW  
	MSS_BLSP1_QUP_1_IRQ_ENABLE BIT[0] RW  

MEM_ARRY_STBY ADDRESS 0x15180 RW
MEM_ARRY_STBY RESET_VALUE 0x00000001
	MEM_ARRY_STBY_N BIT[0] RW  

SOC_HW_VERSION ADDRESS 0x16000 R
SOC_HW_VERSION RESET_VALUE 0x20130100
	FAMILY_NUMBER BIT[31:28] R  
	DEVICE_NUMBER BIT[27:16] R  
	MAJOR_VERSION BIT[15:8] R  
	MINOR_VERSION BIT[7:0] R  

TIMEOUT_INTR_STATUS ADDRESS 0x16020 R
TIMEOUT_INTR_STATUS RESET_VALUE 0x00000000
	ULTAUDIO_AHBI_TIMEOUT_IRQ BIT[22] R  
	MSS_CONFIG_TIMEOUT_IRQ BIT[20] R  
	SNOC_S1_TIMEOUT_IRQ BIT[14] R  
	SNOC_S0_TIMEOUT_IRQ BIT[13] R  
	PCNOC_USB_TIMEOUT_IRQ BIT[8] R  
	PCNOC_S7_TIMEOUT_IRQ BIT[7] R  
	PCNOC_S6_TIMEOUT_IRQ BIT[6] R  
	PCNOC_S5_TIMEOUT_IRQ BIT[5] R  
	PCNOC_S4_TIMEOUT_IRQ BIT[4] R  
	PCNOC_S3_TIMEOUT_IRQ BIT[3] R  
	PCNOC_S2_TIMEOUT_IRQ BIT[2] R  
	PCNOC_S1_TIMEOUT_IRQ BIT[1] R  
	PCNOC_S0_TIMEOUT_IRQ BIT[0] R  

TIMEOUT_INTR_RPM_ENABLE ADDRESS 0x16030 RW
TIMEOUT_INTR_RPM_ENABLE RESET_VALUE 0x00000000
	ULTAUDIO_AHBI_TIMEOUT_IRQ_RPM_ENABLE BIT[22] RW  
	MSS_CONFIG_TIMEOUT_IRQ_RPM_ENABLE BIT[20] RW  
	SNOC_S1_TIMEOUT_IRQ_RPM_ENABLE BIT[14] RW  
	SNOC_S0_TIMEOUT_IRQ_RPM_ENABLE BIT[13] RW  
	PCNOC_S7_TIMEOUT_IRQ_RPM_ENABLE BIT[7] RW  
	PCNOC_S6_TIMEOUT_IRQ_RPM_ENABLE BIT[6] RW  
	PCNOC_S5_TIMEOUT_IRQ_RPM_ENABLE BIT[5] RW  
	PCNOC_S4_TIMEOUT_IRQ_RPM_ENABLE BIT[4] RW  
	PCNOC_S3_TIMEOUT_IRQ_RPM_ENABLE BIT[3] RW  
	PCNOC_S2_TIMEOUT_IRQ_RPM_ENABLE BIT[2] RW  
	PCNOC_S1_TIMEOUT_IRQ_RPM_ENABLE BIT[1] RW  
	PCNOC_S0_TIMEOUT_IRQ_RPM_ENABLE BIT[0] RW  

TIMEOUT_INTR_APSS_ENABLE ADDRESS 0x16040 RW
TIMEOUT_INTR_APSS_ENABLE RESET_VALUE 0x00000000
	ULTAUDIO_AHBI_TIMEOUT_IRQ_APSS_ENABLE BIT[22] RW  
	MSS_CONFIG_TIMEOUT_IRQ_APSS_ENABLE BIT[20] RW  
	SNOC_S1_TIMEOUT_IRQ_APSS_ENABLE BIT[14] RW  
	SNOC_S0_TIMEOUT_IRQ_APSS_ENABLE BIT[13] RW  
	PCNOC_S7_TIMEOUT_IRQ_APSS_ENABLE BIT[7] RW  
	PCNOC_S6_TIMEOUT_IRQ_APSS_ENABLE BIT[6] RW  
	PCNOC_S5_TIMEOUT_IRQ_APSS_ENABLE BIT[5] RW  
	PCNOC_S4_TIMEOUT_IRQ_APSS_ENABLE BIT[4] RW  
	PCNOC_S3_TIMEOUT_IRQ_APSS_ENABLE BIT[3] RW  
	PCNOC_S2_TIMEOUT_IRQ_APSS_ENABLE BIT[2] RW  
	PCNOC_S1_TIMEOUT_IRQ_APSS_ENABLE BIT[1] RW  
	PCNOC_S0_TIMEOUT_IRQ_APSS_ENABLE BIT[0] RW  

TIMEOUT_INTR_MSS_ENABLE ADDRESS 0x16060 RW
TIMEOUT_INTR_MSS_ENABLE RESET_VALUE 0x00000000
	ULTAUDIO_AHBI_TIMEOUT_IRQ_MSS_ENABLE BIT[22] RW  
	MSS_CONFIG_TIMEOUT_IRQ_MSS_ENABLE BIT[20] RW  
	SNOC_S1_TIMEOUT_IRQ_MSS_ENABLE BIT[14] RW  
	SNOC_S0_TIMEOUT_IRQ_MSS_ENABLE BIT[13] RW  
	PCNOC_S7_TIMEOUT_IRQ_MSS_ENABLE BIT[7] RW  
	PCNOC_S6_TIMEOUT_IRQ_MSS_ENABLE BIT[6] RW  
	PCNOC_S5_TIMEOUT_IRQ_MSS_ENABLE BIT[5] RW  
	PCNOC_S4_TIMEOUT_IRQ_MSS_ENABLE BIT[4] RW  
	PCNOC_S3_TIMEOUT_IRQ_MSS_ENABLE BIT[3] RW  
	PCNOC_S2_TIMEOUT_IRQ_MSS_ENABLE BIT[2] RW  
	PCNOC_S1_TIMEOUT_IRQ_MSS_ENABLE BIT[1] RW  
	PCNOC_S0_TIMEOUT_IRQ_MSS_ENABLE BIT[0] RW  

PRONTO_BUS_TIMEOUT_RESET ADDRESS 0x16070 RW
PRONTO_BUS_TIMEOUT_RESET RESET_VALUE 0x00000000
	WCSS_BUS_TIMEOUT_NOC_SOFT_RESET BIT[0] RW  

CRYPTO0_HALTREQ ADDRESS 0x17000 RW
CRYPTO0_HALTREQ RESET_VALUE 0x00000000
	CRYPTO0_HALTREQ BIT[0] RW  

CRYPTO0_HALTACK ADDRESS 0x17004 R
CRYPTO0_HALTACK RESET_VALUE 0x00000000
	CRYPTO0_HALTACK BIT[0] R  

CRYPTO0_MASTER_IDLE ADDRESS 0x17008 R
CRYPTO0_MASTER_IDLE RESET_VALUE 0x00000000
	CRYPTO0_MASTER_IDLE BIT[0] R  

MSSQ6_HALTREQ ADDRESS 0x18000 RW
MSSQ6_HALTREQ RESET_VALUE 0x00000000
	MSSQ6_HALTREQ BIT[0] RW  

MSSQ6_HALTACK ADDRESS 0x18004 R
MSSQ6_HALTACK RESET_VALUE 0x00000000
	MSSQ6_HALTACK BIT[0] R  

MSSQ6_MASTER_IDLE ADDRESS 0x18008 R
MSSQ6_MASTER_IDLE RESET_VALUE 0x00000001
	MSSQ6_MASTER_IDLE BIT[0] R  

MSSQ6_POWER_STATE ADDRESS 0x18010 R
MSSQ6_POWER_STATE RESET_VALUE 0x00000000
	MSSQ6_POWER_STATE BIT[0] R  

MSS_MODEM_HALTREQ ADDRESS 0x19000 RW
MSS_MODEM_HALTREQ RESET_VALUE 0x00000000
	MSS_MODEM_HALTREQ BIT[0] RW  

MSS_MODEM_HALTACK ADDRESS 0x19004 R
MSS_MODEM_HALTACK RESET_VALUE 0x00000001
	MSS_MODEM_HALTACK BIT[0] R  

MSS_MODEM_MASTER_IDLE ADDRESS 0x19008 R
MSS_MODEM_MASTER_IDLE RESET_VALUE 0x00000001
	MSS_MODEM_MASTER_IDLE BIT[0] R  

MSS_NC_HALTREQ ADDRESS 0x1A000 RW
MSS_NC_HALTREQ RESET_VALUE 0x00000000
	MSS_NC_HALTREQ BIT[0] RW  

MSS_NC_HALTACK ADDRESS 0x1A004 R
MSS_NC_HALTACK RESET_VALUE 0x00000000
	MSS_NC_HALTACK BIT[0] R  

MSS_NC_MASTER_IDLE ADDRESS 0x1A008 R
MSS_NC_MASTER_IDLE RESET_VALUE 0x00000001
	MSS_NC_MASTER_IDLE BIT[0] R  

WCSS_HALTREQ ADDRESS 0x1B000 RW
WCSS_HALTREQ RESET_VALUE 0x00000000
	WCSS_HALTREQ BIT[0] RW  

WCSS_HALTACK ADDRESS 0x1B004 R
WCSS_HALTACK RESET_VALUE 0x00000000
	WCSS_HALTACK BIT[0] R  

WCSS_MASTER_IDLE ADDRESS 0x1B008 R
WCSS_MASTER_IDLE RESET_VALUE 0x00000001
	WCSS_MASTER_IDLE BIT[0] R  

SDC1_HALTREQ ADDRESS 0x1C000 RW
SDC1_HALTREQ RESET_VALUE 0x00000000
	SDC1_HALTREQ BIT[0] RW  

SDC1_HALTACK ADDRESS 0x1C004 R
SDC1_HALTACK RESET_VALUE 0x00000000
	SDC1_HALTACK BIT[0] R  

SDC1_MASTER_IDLE ADDRESS 0x1C008 R
SDC1_MASTER_IDLE RESET_VALUE 0x00000001
	SDC1_MASTER_IDLE BIT[0] R  

SDC2_HALTREQ ADDRESS 0x1D000 RW
SDC2_HALTREQ RESET_VALUE 0x00000000
	SDC2_HALTREQ BIT[0] RW  

SDC2_HALTACK ADDRESS 0x1D004 R
SDC2_HALTACK RESET_VALUE 0x00000000
	SDC2_HALTACK BIT[0] R  

SDC2_MASTER_IDLE ADDRESS 0x1D008 R
SDC2_MASTER_IDLE RESET_VALUE 0x00000001
	SDC2_MASTER_IDLE BIT[0] R  

ULT_AUDIO_CORE_ABORT_REQ ADDRESS 0x1E000 RW
ULT_AUDIO_CORE_ABORT_REQ RESET_VALUE 0x00000000
	ULT_AUDIO_CORE_ABORT_REQ BIT[0] RW  

ULT_AUDIO_CORE_ABORT_ACK ADDRESS 0x1E004 R
ULT_AUDIO_CORE_ABORT_ACK RESET_VALUE 0x00000000
	ULT_AUDIO_CORE_ABORT_ACK BIT[0] R  

TCSR_S1LM_APPS_TO_MODEM_INT ADDRESS 0x1F000 RW
TCSR_S1LM_APPS_TO_MODEM_INT RESET_VALUE 0x00000000
	SPARE_REG0 BIT[31:1] RW  
	TCSR_S1LM_APPS_TO_MODEM_INT BIT[0] RW  

TCSR_S1LM_APPS_TO_MODEM_INT_DATA ADDRESS 0x1F004 RW
TCSR_S1LM_APPS_TO_MODEM_INT_DATA RESET_VALUE 0x00000000
	TCSR_S1LM_APPS_TO_MODEM_INT_DATA BIT[31:0] RW  

SPARE_REG2 ADDRESS 0x1F008 RW
SPARE_REG2 RESET_VALUE 0x00000000
	SPARE_REG2 BIT[31:0] RW  

SPARE_REG3 ADDRESS 0x1F00C RW
SPARE_REG3 RESET_VALUE 0x00000000
	SPARE_REG3 BIT[31:0] RW  

PNOC_SNOC_MEMTYPE ADDRESS 0x20000 RW
PNOC_SNOC_MEMTYPE RESET_VALUE 0x0000000A
	MEM_TYPE_SEL BIT[8] RW  
	INNERSHARED_VALUE BIT[4] RW  
	SHARED_VALUE BIT[3] RW  
	MEM_TYPE_VALUE BIT[2:0] RW  

BOOT_IMEM_ENABLE ADDRESS 0xE0F4 RW
BOOT_IMEM_ENABLE RESET_VALUE 0x00000001
	BOOT_IMEM_ENABLE BIT[0] RW  

BOOT_IMEM_START_ADDRESS ADDRESS 0xE0F8 R
BOOT_IMEM_START_ADDRESS RESET_VALUE 0x08C00000
	BOOT_IMEM_START_ADDRESS BIT[31:0] R  

BOOT_IMEM_SIZE ADDRESS 0xE0FC R
BOOT_IMEM_SIZE RESET_VALUE 0x00080000
	BOOT_IMEM_SIZE BIT[31:0] R  

QTIC_CTL_ST ADDRESS 0xA008 RW
QTIC_CTL_ST RESET_VALUE 0x00000001
	QTIC_CTL_ST BIT[7:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.CRYPTO0_CRYPTO_TOP (level 1)
----------------------------------------------------------------------------------------
CRYPTO0_CRYPTO_TOP BASE 0x00700000 SIZE=0x00040000 crypto0_crypto_topaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.CRYPTO0_CRYPTO_TOP.CRYPTO (level 2)
----------------------------------------------------------------------------------------
crypto MODULE OFFSET=CRYPTO0_CRYPTO_TOP+0x0003A000 MAX=CRYPTO0_CRYPTO_TOP+0x0003FFFF APRE=CRYPTO0_ SPRE=CRYPTO0_

CRYPTO_VERSION ADDRESS 0x0000 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_VERSION RESET_VALUE 0x05050000
	MAJ_VER BIT[31:24] R   RETENTION 
	MIN_VER BIT[23:16] R   RETENTION 
	STEP_VER BIT[15:0] R   RETENTION 

CRYPTO_LIB_VERSION ADDRESS 0x0004 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_LIB_VERSION RESET_VALUE 0x01060000
	MAJ_VER BIT[31:24] R   RETENTION 
	MIN_VER BIT[23:16] R   RETENTION 
	STEP_VER BIT[15:0] R   RETENTION 

CRYPTO_DATA_INn(n):(0)-(3) ARRAY 0x00000010+0x4*n
CRYPTO_DATA_IN0 ADDRESS 0x0010 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_DATA_IN0 RESET_VALUE 0x00000000
	DATA_IN BIT[31:0] W   RETENTION 

CRYPTO_DATA_OUTn(n):(0)-(3) ARRAY 0x00000020+0x4*n
CRYPTO_DATA_OUT0 ADDRESS 0x0020 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_DATA_OUT0 RESET_VALUE 0x00000000
	DATA_OUT BIT[31:0] R   RETENTION 

CRYPTO_STATUS ADDRESS 0x0100 RW RETENTION NO_DOC NO_CSR_TEST
CRYPTO_STATUS RESET_VALUE 0xXXXXXXXX
	MAC_FAILED BIT[31] R   RETENTION 
	DOUT_SIZE_AVAIL BIT[30:26] R   RETENTION 
	DIN_SIZE_AVAIL BIT[25:21] R   RETENTION 
	HSD_ERR BIT[20] RW   RETENTION 
	ACCESS_VIOL BIT[19] RW   RETENTION 
	PIPE_ACTIVE_ERR BIT[18] RW   RETENTION 
	CFG_CHNG_ERR BIT[17] RW   RETENTION 
	DOUT_ERR BIT[16] RW   RETENTION 
	DIN_ERR BIT[15] RW   RETENTION 
	AXI_ERR BIT[14] RW   RETENTION 
	CRYPTO_STATE BIT[13:10] R   RETENTION 
		IDLE VALUE 0x0
		LOCKED VALUE 0x1
		LOAD_ENCR_PIPE_KEYS VALUE 0x2
		LOAD_AUTH_PIPE_KEYS VALUE 0x3
		GO_RECEIVED VALUE 0x4
		PROCESSING VALUE 0x5
		RESULTS_DUMP VALUE 0x6
		RESULTS_DUMP_PAD VALUE 0x7
		CONTEXT_CLEARING VALUE 0x8
		FINAL_READS VALUE 0x9
		UNLOCKING VALUE 0xA
	ENCR_BUSY BIT[9] R   RETENTION 
	AUTH_BUSY BIT[8] R   RETENTION 
	DOUT_INTR BIT[7] RW   RETENTION 
	DIN_INTR BIT[6] RW   RETENTION 
	OP_DONE_INTR BIT[5] RW   RETENTION 
	ERR_INTR BIT[4] RW   RETENTION 
	DOUT_RDY BIT[3] R   RETENTION 
	DIN_RDY BIT[2] R   RETENTION 
	OPERATION_DONE BIT[1] R   RETENTION 
	SW_ERR BIT[0] RW   RETENTION 

CRYPTO_STATUS2 ADDRESS 0x0104 RW RETENTION NO_DOC NO_CSR_TEST
CRYPTO_STATUS2 RESET_VALUE 0xXX0X000X
	BIST_ERROR BIT[31] R   RETENTION 
	BIST_BUSY BIT[30] R   RETENTION 
	KEY_ERR BIT[29] RW   RETENTION 
	PIPE_KEY_USAGE_ERR BIT[28] R   RETENTION 
	PIPE_KEY_TIMER_ERR BIT[24] R   RETENTION 
	PIPE_KEY_PAUSE_ERR BIT[16] R   RETENTION 
	AXI_EXTRA BIT[1] RW   RETENTION 
	LOCKED BIT[0] R   RETENTION 

CRYPTO_STATUS3 ADDRESS 0x011C RW RETENTION NO_DOC NO_CSR_TEST
CRYPTO_STATUS3 RESET_VALUE 0x00000000
	PIPE_KEY_PAUSE_ERR_VEC BIT[31:24] RW   RETENTION 
	PIPE_KEY_PAUSE_DET_MIRROR_VEC BIT[23:16] R   RETENTION 
	PIPE_KEY_TIMER_ERR_VEC BIT[15:8] RW   RETENTION 
	PIPE_KEY_TIMER_EXPIRED_VEC BIT[7:0] R   RETENTION 

CRYPTO_STATUS4 ADDRESS 0x0124 RW RETENTION NO_DOC NO_CSR_TEST
CRYPTO_STATUS4 RESET_VALUE 0x00000000
	PIPE_KEY_USAGE_ERR_VEC BIT[7:0] RW   RETENTION 

CRYPTO_PIPE_GLOBAL_TIMER_EN_MIRROR ADDRESS 0x0130 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE_GLOBAL_TIMER_EN_MIRROR RESET_VALUE 0x00000000
	TIMER_ENABLE BIT[0] R   RETENTION 

CRYPTO_PIPE_GLOBAL_TIMER_LO_MIRROR ADDRESS 0x0134 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE_GLOBAL_TIMER_LO_MIRROR RESET_VALUE 0x00000000
	GLOBAL_TIMER_VAL_LO BIT[31:0] R   RETENTION 

CRYPTO_PIPE_GLOBAL_TIMER_HI_MIRROR ADDRESS 0x0138 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE_GLOBAL_TIMER_HI_MIRROR RESET_VALUE 0x00000000
	GLOBAL_TIMER_VAL_HI BIT[23:0] R   RETENTION 

CRYPTO_BIST_STATUS ADDRESS 0x0114 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_BIST_STATUS RESET_VALUE 0x0000XXXX
	BIST_HMAC_SHA_512_ERR BIT[13] R   RETENTION 
	BIST_HMAC_SHA_384_ERR BIT[12] R   RETENTION 
	BIST_HMAC_SHA_2_ERR BIT[11] R   RETENTION 
	BIST_HMAC_SHA_1_ERR BIT[10] R   RETENTION 
	BIST_CCM_AES_256_DEC_ERR BIT[9] R   RETENTION 
	BIST_CCM_AES_256_ENC_ERR BIT[8] R   RETENTION 
	BIST_CMAC_AES_256_ERR BIT[7] R   RETENTION 
	BIST_CMAC_AES_128_ERR BIT[6] R   RETENTION 
	BIST_TDES_DEC_ERR BIT[5] R   RETENTION 
	BIST_TDES_ENC_ERR BIT[4] R   RETENTION 
	BIST_AES_256_DEC_ERR BIT[3] R   RETENTION 
	BIST_AES_256_ENC_ERR BIT[2] R   RETENTION 
	BIST_AES_128_DEC_ERR BIT[1] R   RETENTION 
	BIST_AES_128_ENC_ERR BIT[0] R   RETENTION 

CRYPTO_BIST_FINISH ADDRESS 0x0118 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_BIST_FINISH RESET_VALUE 0x0000XXXX
	BIST_HMAC_SHA_512_FIN BIT[13] R   RETENTION 
	BIST_HMAC_SHA_384_FIN BIT[12] R   RETENTION 
	BIST_HMAC_SHA_2_FIN BIT[11] R   RETENTION 
	BIST_HMAC_SHA_1_FIN BIT[10] R   RETENTION 
	BIST_CCM_AES_256_DEC_FIN BIT[9] R   RETENTION 
	BIST_CCM_AES_256_ENC_FIN BIT[8] R   RETENTION 
	BIST_CMAC_AES_256_FIN BIT[7] R   RETENTION 
	BIST_CMAC_AES_128_FIN BIT[6] R   RETENTION 
	BIST_TDES_DEC_FIN BIT[5] R   RETENTION 
	BIST_TDES_ENC_FIN BIT[4] R   RETENTION 
	BIST_AES_256_DEC_FIN BIT[3] R   RETENTION 
	BIST_AES_256_ENC_FIN BIT[2] R   RETENTION 
	BIST_AES_128_DEC_FIN BIT[1] R   RETENTION 
	BIST_AES_128_ENC_FIN BIT[0] R   RETENTION 

CRYPTO_ENGINES_AVAIL ADDRESS 0x0108 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_ENGINES_AVAIL RESET_VALUE 0xX2011073
	ENCR_AES_NUM_DP BIT[31:29] R   RETENTION 
	ZUC_ENABLE BIT[28] R   RETENTION 
	AUTH_ZUC_SEL BIT[27] R   RETENTION 
	ENCR_ZUC_SEL BIT[26] R   RETENTION 
	MAX_AXI_RD_BEATS BIT[25:19] R   RETENTION 
	MAX_AXI_WR_BEATS BIT[18:13] R   RETENTION 
	NUM_BAM_PIPE_SETS BIT[12:9] R   RETENTION 
	AUTH_KASUMI_SEL BIT[8] R   RETENTION 
	AUTH_SNOW3G_SEL BIT[7] R   RETENTION 
	AUTH_AES_SEL BIT[6] R   RETENTION 
	AUTH_SHA512_SEL BIT[5] R   RETENTION 
	AUTH_SHA_SEL BIT[4] R   RETENTION 
	ENCR_KASUMI_SEL BIT[3] R   RETENTION 
	ENCR_SNOW3G_SEL BIT[2] R   RETENTION 
	ENCR_DES_SEL BIT[1] R   RETENTION 
	ENCR_AES_SEL BIT[0] R   RETENTION 

CRYPTO_FIFO_SIZES ADDRESS 0x010C R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_FIFO_SIZES RESET_VALUE 0x00004010
	ENG_DOUT_FIFO_DEPTH BIT[15:8] R   RETENTION 
	ENG_DIN_FIFO_DEPTH BIT[7:0] R   RETENTION 

CRYPTO_SEG_SIZE ADDRESS 0x0110 RW RETENTION NO_DOC
CRYPTO_SEG_SIZE RESET_VALUE 0x00000000
	SEG_SIZE BIT[31:0] RW   RETENTION 

CRYPTO_GOPROC ADDRESS 0x0120 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_GOPROC RESET_VALUE 0x00000000
	RESULTS_DUMP BIT[2] W   RETENTION 
	CLR_CNTXT BIT[1] W   RETENTION 
	GO BIT[0] W   RETENTION 

CRYPTO_GOPROC_QC_KEY ADDRESS 0x1000 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_GOPROC_QC_KEY RESET_VALUE 0x00000000
	RESULTS_DUMP BIT[2] W   RETENTION 
	CLR_CNTXT BIT[1] W   RETENTION 
	GO BIT[0] W   RETENTION 

CRYPTO_GOPROC_OEM_KEY ADDRESS 0x2000 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_GOPROC_OEM_KEY RESET_VALUE 0x00000000
	RESULTS_DUMP BIT[2] W   RETENTION 
	CLR_CNTXT BIT[1] W   RETENTION 
	GO BIT[0] W   RETENTION 

CRYPTO_ENCR_SEG_CFG ADDRESS 0x0200 RW RETENTION NO_DOC
CRYPTO_ENCR_SEG_CFG RESET_VALUE 0x00000000
	ODD_KEY_SEL BIT[18] RW   RETENTION 
		EVEN VALUE 0x0
		ODD VALUE 0x1
	KEYSTREAM_ENABLE BIT[17] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	F8_DIRECTION BIT[16] RW   RETENTION 
		UPLINK VALUE 0x0
		DOWNLINK VALUE 0x1
	USE_PIPE_KEY_ENCR BIT[15] RW   RETENTION 
		USE_KEY_REGISTERS VALUE 0x0
		USE_PIPE_KEY VALUE 0x1
	USE_HW_KEY_ENCR BIT[14] RW   RETENTION 
		USE_KEY_REGISTERS VALUE 0x0
		USE_HW_KEY VALUE 0x1
	LAST BIT[13] RW   RETENTION 
	CNTR_ALG BIT[12:11] RW   RETENTION 
		NIST_800_32A VALUE 0x0
	ENCODE BIT[10] RW   RETENTION 
	ENCR_MODE BIT[9:6] RW   RETENTION 
		ECB VALUE 0x0
		CBC VALUE 0x1
		CTR VALUE 0x2
		XTS VALUE 0x3
		CCM VALUE 0x4
		IDSA VALUE 0x5
		GCM VALUE 0x6
	ENCR_KEY_SZ BIT[5:3] RW   RETENTION 
		SINGLE_DES VALUE 0x0
		TRIPLE_DES VALUE 0x1
		AES128 VALUE 0x0
		AES256 VALUE 0x2
	ENCR_ALG BIT[2:0] RW   RETENTION 
		NONE VALUE 0x0
		DES VALUE 0x1
		AES VALUE 0x2
		KASUMI VALUE 0x4
		SNOW3G VALUE 0x5
		ZUC VALUE 0x6

CRYPTO_ENCR_SEG_SIZE ADDRESS 0x0204 RW RETENTION NO_DOC
CRYPTO_ENCR_SEG_SIZE RESET_VALUE 0x00000000
	ENCR_SIZE BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_SEG_START ADDRESS 0x0208 RW RETENTION NO_DOC
CRYPTO_ENCR_SEG_START RESET_VALUE 0x00000000
	ENCR_START BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_KEYn(n):(0)-(7) ARRAY 0x00003000+0x4*n
CRYPTO_ENCR_KEY0 ADDRESS 0x3000 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_ENCR_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_KEY BIT[31:0] W   RETENTION 

CRYPTO_ENCR_PIPEm_KEYn(m,n):(0,0)-(7,7) ARRAY 0x00004000+0x20*m+0x4*n
CRYPTO_ENCR_PIPE0_KEY0 ADDRESS 0x4000 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_ENCR_PIPE0_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_PIPE_KEY BIT[31:0] W   RETENTION 

CRYPTO_ENCR_PIPEm_KEY_USAGE_RULES(m):(0)-(7) ARRAY 0x00004100+0x20*m
CRYPTO_ENCR_PIPE0_KEY_USAGE_RULES ADDRESS 0x4100 RW RETENTION NO_DOC
CRYPTO_ENCR_PIPE0_KEY_USAGE_RULES RESET_VALUE 0x00000000
	ENABLE BIT[11] RW   RETENTION 
	ENCODE BIT[10] RW   RETENTION 
	ENCR_MODE BIT[9:6] RW   RETENTION 
		ECB VALUE 0x0
		CBC VALUE 0x1
		CTR VALUE 0x2
		XTS VALUE 0x3
		CCM VALUE 0x4
		IDSA VALUE 0x5
		GCM VALUE 0x6
	ENCR_KEY_SZ BIT[5:3] RW   RETENTION 
		SINGLE_DES VALUE 0x0
		TRIPLE_DES VALUE 0x1
		AES128 VALUE 0x0
		AES256 VALUE 0x2
	ENCR_ALG BIT[2:0] RW   RETENTION 
		NONE VALUE 0x0
		DES VALUE 0x1
		AES VALUE 0x2
		KASUMI VALUE 0x4
		SNOW3G VALUE 0x5
		ZUC VALUE 0x6

CRYPTO_PIPEm_KEY_TIMER_EN(m):(0)-(7) ARRAY 0x00004104+0x20*m
CRYPTO_PIPE0_KEY_TIMER_EN ADDRESS 0x4104 RW RETENTION NO_DOC
CRYPTO_PIPE0_KEY_TIMER_EN RESET_VALUE 0x00000000
	TIMER_ENABLE BIT[0] RW   RETENTION 

CRYPTO_PIPEm_KEY_TIMER_LIMIT_LO(m):(0)-(7) ARRAY 0x00004108+0x20*m
CRYPTO_PIPE0_KEY_TIMER_LIMIT_LO ADDRESS 0x4108 RW RETENTION NO_DOC
CRYPTO_PIPE0_KEY_TIMER_LIMIT_LO RESET_VALUE 0x00000000
	TIMER_LIMIT_VAL_LO BIT[31:0] RW   RETENTION 

CRYPTO_PIPEm_KEY_TIMER_LIMIT_HI(m):(0)-(7) ARRAY 0x0000410C+0x20*m
CRYPTO_PIPE0_KEY_TIMER_LIMIT_HI ADDRESS 0x410C RW RETENTION NO_DOC
CRYPTO_PIPE0_KEY_TIMER_LIMIT_HI RESET_VALUE 0x00000000
	TIMER_LIMIT_VAL_HI BIT[23:0] RW   RETENTION 

CRYPTO_PIPEm_KEY_PAUSE_CFG(m):(0)-(7) ARRAY 0x00004110+0x20*m
CRYPTO_PIPE0_KEY_PAUSE_CFG ADDRESS 0x4110 RW RETENTION NO_DOC
CRYPTO_PIPE0_KEY_PAUSE_CFG RESET_VALUE 0x00000000
	PROT_LVL_CHK_SEL BIT[4:0] RW   RETENTION 

CRYPTO_PIPEm_KEY_PAUSE_DET(m):(0)-(7) ARRAY 0x00004114+0x20*m
CRYPTO_PIPE0_KEY_PAUSE_DET ADDRESS 0x4114 RW RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE0_KEY_PAUSE_DET RESET_VALUE 0x00000000
	DET_VAL BIT[0] RW   RETENTION 

CRYPTO_ENCR_PIPEm_KEY_USAGE_RULES_MIRROR(m):(0)-(7) ARRAY 0x00000600+0x20*m
CRYPTO_ENCR_PIPE0_KEY_USAGE_RULES_MIRROR ADDRESS 0x0600 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_ENCR_PIPE0_KEY_USAGE_RULES_MIRROR RESET_VALUE 0x00000000
	ENABLE BIT[11] R   RETENTION 
	ENCODE BIT[10] R   RETENTION 
	ENCR_MODE BIT[9:6] R   RETENTION 
		ECB VALUE 0x0
		CBC VALUE 0x1
		CTR VALUE 0x2
		XTS VALUE 0x3
		CCM VALUE 0x4
		IDSA VALUE 0x5
		GCM VALUE 0x6
	ENCR_KEY_SZ BIT[5:3] R   RETENTION 
		SINGLE_DES VALUE 0x0
		TRIPLE_DES VALUE 0x1
		AES128 VALUE 0x0
		AES256 VALUE 0x2
	ENCR_ALG BIT[2:0] R   RETENTION 
		NONE VALUE 0x0
		DES VALUE 0x1
		AES VALUE 0x2
		KASUMI VALUE 0x4
		SNOW3G VALUE 0x5
		ZUC VALUE 0x6

CRYPTO_PIPEm_KEY_TIMER_EN_MIRROR(m):(0)-(7) ARRAY 0x00000604+0x20*m
CRYPTO_PIPE0_KEY_TIMER_EN_MIRROR ADDRESS 0x0604 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE0_KEY_TIMER_EN_MIRROR RESET_VALUE 0x00000000
	TIMER_ENABLE BIT[0] R   RETENTION 

CRYPTO_PIPEm_KEY_TIMER_LIMIT_LO_MIRROR(m):(0)-(7) ARRAY 0x00000608+0x20*m
CRYPTO_PIPE0_KEY_TIMER_LIMIT_LO_MIRROR ADDRESS 0x0608 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE0_KEY_TIMER_LIMIT_LO_MIRROR RESET_VALUE 0x00000000
	TIMER_LIMIT_VAL_LO BIT[31:0] R   RETENTION 

CRYPTO_PIPEm_KEY_TIMER_LIMIT_HI_MIRROR(m):(0)-(7) ARRAY 0x0000060C+0x20*m
CRYPTO_PIPE0_KEY_TIMER_LIMIT_HI_MIRROR ADDRESS 0x060C R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE0_KEY_TIMER_LIMIT_HI_MIRROR RESET_VALUE 0x00000000
	TIMER_LIMIT_VAL_HI BIT[23:0] R   RETENTION 

CRYPTO_PIPEm_KEY_PAUSE_CFG_MIRROR(m):(0)-(7) ARRAY 0x00000610+0x20*m
CRYPTO_PIPE0_KEY_PAUSE_CFG_MIRROR ADDRESS 0x0610 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE0_KEY_PAUSE_CFG_MIRROR RESET_VALUE 0x00000000
	PROT_LVL_CHK_SEL BIT[4:0] R   RETENTION 

CRYPTO_ENCR_XTS_KEYn(n):(0)-(7) ARRAY 0x00003020+0x4*n
CRYPTO_ENCR_XTS_KEY0 ADDRESS 0x3020 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_ENCR_XTS_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_XTS_KEY BIT[31:0] W   RETENTION 

CRYPTO_ENCR_PIPEm_XTS_KEYn(m,n):(0,0)-(7,7) ARRAY 0x00004200+0x20*m+0x4*n
CRYPTO_ENCR_PIPE0_XTS_KEY0 ADDRESS 0x4200 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_ENCR_PIPE0_XTS_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_PIPE_XTS_KEY BIT[31:0] W   RETENTION 

CRYPTO_ENCR_PIPEm_ODD_KEYn(m,n):(0,0)-(7,7) ARRAY 0x00004400+0x20*m+0x4*n
CRYPTO_ENCR_PIPE0_ODD_KEY0 ADDRESS 0x4400 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_ENCR_PIPE0_ODD_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_PIPE_ODD_KEY BIT[31:0] W   RETENTION 

CRYPTO_ENCR_PIPEm_XTS_ODD_KEYn(m,n):(0,0)-(7,7) ARRAY 0x00004600+0x20*m+0x4*n
CRYPTO_ENCR_PIPE0_XTS_ODD_KEY0 ADDRESS 0x4600 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_ENCR_PIPE0_XTS_ODD_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_PIPE_XTS_ODD_KEY BIT[31:0] W   RETENTION 

CRYPTO_ENCR_CNTR0_IV0 ADDRESS 0x020C RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR0_IV0 RESET_VALUE 0x00000000
	CRYPTO_CNTR0_IV0 BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CNTR1_IV1 ADDRESS 0x0210 RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR1_IV1 RESET_VALUE 0x00000000
	CRYPTO_CNTR1_IV1 BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CNTR2_IV2 ADDRESS 0x0214 RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR2_IV2 RESET_VALUE 0x00000000
	CRYPTO_CNTR2_IV2 BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CNTR3_IV3 ADDRESS 0x0218 RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR3_IV3 RESET_VALUE 0x00000000
	CRYPTO_CNTR3_IV3 BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CNTR_MASK ADDRESS 0x021C RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR_MASK RESET_VALUE 0xFFFFFFFF
	CNTR_MASK BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CNTR_MASK2 ADDRESS 0x0234 RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR_MASK2 RESET_VALUE 0x00000000
	CNTR_MASK BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CNTR_MASK1 ADDRESS 0x0238 RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR_MASK1 RESET_VALUE 0x00000000
	CNTR_MASK BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CNTR_MASK0 ADDRESS 0x023C RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR_MASK0 RESET_VALUE 0x00000000
	CNTR_MASK BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CCM_INIT_CNTRn(n):(0)-(3) ARRAY 0x00000220+0x4*n
CRYPTO_ENCR_CCM_INIT_CNTR0 ADDRESS 0x0220 RW RETENTION NO_DOC
CRYPTO_ENCR_CCM_INIT_CNTR0 RESET_VALUE 0x00000000
	CCM_INIT_CNTR BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_XTS_DU_SIZE ADDRESS 0x0230 RW RETENTION NO_DOC
CRYPTO_ENCR_XTS_DU_SIZE RESET_VALUE 0x00000200
	DU_SIZE BIT[19:0] RW   RETENTION 

CRYPTO_AUTH_SEG_CFG ADDRESS 0x0300 RW RETENTION NO_DOC
CRYPTO_AUTH_SEG_CFG RESET_VALUE 0x00000000
	COMP_EXP_MAC BIT[24] RW   RETENTION 
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	F9_DIRECTION BIT[23] RW   RETENTION 
		UPLINK VALUE 0x0
		DOWNLINK VALUE 0x1
	AUTH_NONCE_NUM_WORDS BIT[22:20] RW   RETENTION 
	USE_PIPE_KEY_AUTH BIT[19] RW   RETENTION 
		USE_KEY_REGISTERS VALUE 0x0
		USE_PIPE_KEY VALUE 0x1
	USE_HW_KEY_AUTH BIT[18] RW   RETENTION 
		USE_KEY_REGISTERS VALUE 0x0
		USE_HW_KEY VALUE 0x1
	FIRST BIT[17] RW   RETENTION 
	LAST BIT[16] RW   RETENTION 
	AUTH_POS BIT[15:14] RW   RETENTION 
		BEFORE_ENCRYPTION VALUE 0x0
		AFTER_ENCRYPTION VALUE 0x1
	AUTH_SIZE BIT[13:9] RW   RETENTION 
		SHA1 VALUE 0x00
		SHA256 VALUE 0x01
		SHA384 VALUE 0x02
		SHA512 VALUE 0x03
		ENUM_1_BYTES VALUE 0x00
		ENUM_2_BYTES VALUE 0x01
		ENUM_3_BYTES VALUE 0x02
		ENUM_4_BYTES VALUE 0x03
		ENUM_5_BYTES VALUE 0x04
		ENUM_6_BYTES VALUE 0x05
		ENUM_7_BYTES VALUE 0x06
		ENUM_8_BYTES VALUE 0x07
		ENUM_9_BYTES VALUE 0x08
		ENUM_10_BYTES VALUE 0x09
		ENUM_11_BYTES VALUE 0x0A
		ENUM_12_BYTES VALUE 0x0B
		ENUM_13_BYTES VALUE 0x0C
		ENUM_14_BYTES VALUE 0x0D
		ENUM_15_BYTES VALUE 0x0E
		ENUM_16_BYTES VALUE 0x0F
	AUTH_MODE BIT[8:6] RW   RETENTION 
		HASH VALUE 0x0
		HMAC VALUE 0x1
		CCM VALUE 0x0
		CMAC VALUE 0x1
	AUTH_KEY_SZ BIT[5:3] RW   RETENTION 
		AES128 VALUE 0x0
		AES256 VALUE 0x2
	AUTH_ALG BIT[2:0] RW   RETENTION 
		NONE VALUE 0x0
		SHA VALUE 0x1
		AES VALUE 0x2
		KASUMI VALUE 0x3
		SNOW3G VALUE 0x4
		ZUC VALUE 0x5

CRYPTO_AUTH_SEG_SIZE ADDRESS 0x0304 RW RETENTION NO_DOC
CRYPTO_AUTH_SEG_SIZE RESET_VALUE 0x00000000
	AUTH_SIZE BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_SEG_START ADDRESS 0x0308 RW RETENTION NO_DOC
CRYPTO_AUTH_SEG_START RESET_VALUE 0x00000000
	AUTH_START BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_KEYn(n):(0)-(31) ARRAY 0x00003040+0x4*n
CRYPTO_AUTH_KEY0 ADDRESS 0x3040 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_AUTH_KEY0 RESET_VALUE 0x00000000
	CRYPTO_AUTH_KEY BIT[31:0] W   RETENTION 

CRYPTO_AUTH_PIPEm_KEYn(m,n):(0,0)-(7,31) ARRAY 0x00004800+0x80*m+0x4*n
CRYPTO_AUTH_PIPE0_KEY0 ADDRESS 0x4800 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_AUTH_PIPE0_KEY0 RESET_VALUE 0x00000000
	CRYPTO_AUTH_PIPE_KEY BIT[31:0] W   RETENTION 

CRYPTO_AUTH_IVn(n):(0)-(15) ARRAY 0x00000310+0x4*n
CRYPTO_AUTH_IV0 ADDRESS 0x0310 RW RETENTION NO_DOC
CRYPTO_AUTH_IV0 RESET_VALUE 0x00000000
	AUTH_IVN BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_INFO_NONCEn(n):(0)-(3) ARRAY 0x00000350+0x4*n
CRYPTO_AUTH_INFO_NONCE0 ADDRESS 0x0350 RW RETENTION NO_DOC
CRYPTO_AUTH_INFO_NONCE0 RESET_VALUE 0x00000000
	CTRL_INFO_NONCE BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_BYTECNT0 ADDRESS 0x0390 RW RETENTION NO_DOC
CRYPTO_AUTH_BYTECNT0 RESET_VALUE 0x00000000
	AUTH_BYTECNT0 BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_BYTECNT1 ADDRESS 0x0394 RW RETENTION NO_DOC
CRYPTO_AUTH_BYTECNT1 RESET_VALUE 0x00000000
	AUTH_BYTECNT1 BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_BYTECNT2 ADDRESS 0x0398 RW RETENTION NO_DOC
CRYPTO_AUTH_BYTECNT2 RESET_VALUE 0x00000000
	AUTH_BYTECNT2 BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_BYTECNT3 ADDRESS 0x039C RW RETENTION NO_DOC
CRYPTO_AUTH_BYTECNT3 RESET_VALUE 0x00000000
	AUTH_BYTECNT3 BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_EXP_MACn(n):(0)-(15) ARRAY 0x000003A0+0x4*n
CRYPTO_AUTH_EXP_MAC0 ADDRESS 0x03A0 RW RETENTION NO_DOC
CRYPTO_AUTH_EXP_MAC0 RESET_VALUE 0x00000000
	EXP_MAC BIT[31:0] RW   RETENTION 

CRYPTO_CONFIG ADDRESS 0x0400 RW RETENTION NO_DOC NO_CSR_TEST
CRYPTO_CONFIG RESET_VALUE 0x000E001F
	REQ_SIZE BIT[20:17] RW   RETENTION 
		ENUM_1_BEAT VALUE 0x0
		ENUM_2_BEATS VALUE 0x1
		ENUM_3_BEATS VALUE 0x2
		ENUM_4_BEATS VALUE 0x3
		ENUM_5_BEATS VALUE 0x4
		ENUM_6_BEATS VALUE 0x5
		ENUM_7_BEATS VALUE 0x6
		ENUM_8_BEATS VALUE 0x7
		ENUM_9_BEATS VALUE 0x8
		ENUM_10_BEATS VALUE 0x9
		ENUM_11_BEATS VALUE 0xA
		ENUM_12_BEATS VALUE 0xB
		ENUM_13_BEATS VALUE 0xC
		ENUM_14_BEATS VALUE 0xD
		ENUM_15_BEATS VALUE 0xE
		ENUM_16_BEATS VALUE 0xF
	MAX_QUEUED_REQS BIT[16:14] RW   RETENTION 
		ENUM_1_REQS VALUE 0x0
		ENUM_2_REQS VALUE 0x1
		ENUM_3_REQS VALUE 0x2
	IRQ_ENABLE BIT[13:10] RW   RETENTION 
	LITTLE_ENDIAN_MODE BIT[9] RW   RETENTION 
	PIPE_SET_SELECT BIT[8:5] RW   RETENTION 
	HIGH_SPD_DATA_EN_N BIT[4] RW   RETENTION 
	MASK_DOUT_INTR BIT[3] RW   RETENTION 
	MASK_DIN_INTR BIT[2] RW   RETENTION 
	MASK_OP_DONE_INTR BIT[1] RW   RETENTION 
	MASK_ERR_INTR BIT[0] RW   RETENTION 

CRYPTO_PWR_CTRL ADDRESS 0x0408 RW RETENTION NO_DOC
CRYPTO_PWR_CTRL RESET_VALUE 0x00000000
	AUTO_SHUTDOWN_EN BIT[0] RW   RETENTION 

CRYPTO_DATA_PATT_PROC_CFG ADDRESS 0x0500 RW RETENTION NO_DOC
CRYPTO_DATA_PATT_PROC_CFG RESET_VALUE 0x00000000
	PATT_OFFSET BIT[15:12] RW   RETENTION 
	PROC_DATA_SZ BIT[11:8] RW   RETENTION 
	PATT_SZ BIT[7:4] RW   RETENTION 
	PATT_EN BIT[0] RW   RETENTION 

CRYPTO_DATA_PARTIAL_BLOCK_PROC_CFG ADDRESS 0x0504 RW RETENTION NO_DOC
CRYPTO_DATA_PARTIAL_BLOCK_PROC_CFG RESET_VALUE 0x00000000
	PARTIAL_BLOCK_OFFSET BIT[7:4] RW   RETENTION 
	PARTIAL_EN BIT[0] RW   RETENTION 

CRYPTO_DEBUG_ENABLE ADDRESS 0x5000 RW RETENTION NO_DOC
CRYPTO_DEBUG_ENABLE RESET_VALUE 0x00000000
	DBG_EN BIT[9] RW   RETENTION 
	MAXI2AXI_DBG_SEL BIT[8:6] RW   RETENTION 
	DBG_SEL BIT[5:0] RW   RETENTION 
		DEBUG_DISABLED VALUE 0x00
		AUTH_STATE VALUE 0x01
		ENCR_STATE VALUE 0x02
		HSD_CTRL_STATE VALUE 0x03
		HSD_DIN_SEG_CNTR VALUE 0x04
		HSD_DOUT_SEG_CNTR VALUE 0x05
		HSD_DIN_PIPE_AVAIL VALUE 0x06
		HSD_DOUT_PIPE_AVAIL VALUE 0x07
		AXI_STATE VALUE 0x08
		ENCR_DES_SEG_CNTR VALUE 0x09
		ENCR_DES_TOTAL_CNTR VALUE 0x0A
		ENCR_AES_SEG_CNTR VALUE 0x0B
		ENCR_AES_DU_CNTR VALUE 0x0C
		ENCR_AES_TOTAL_CNTR VALUE 0x0D
		ENCR_F8_SEG_CNTR VALUE 0x0E
		ENCR_F8_TOTAL_CNTR VALUE 0x0F
		ENCR_RND_CNTRS VALUE 0x10
		AUTH_AES_SEG_CNTR VALUE 0x11
		AUTH_AES_TOTAL_CNTR VALUE 0x12
		AUTH_PAD_SEG_CNTR VALUE 0x13
		AUTH_PAD_TOTAL_CNTR VALUE 0x14
		AUTH_F9_SEG_CNTR VALUE 0x15
		AUTH_F9_TOTAL_CNTR VALUE 0x16
		AUTH_RND_CNTRS VALUE 0x17
		ENCR_FIFO_LEVELS VALUE 0x18
		AUTH_FIFO_LEVELS VALUE 0x19
		ENGINE_FIFO_LEVELS VALUE 0x1A
		AHB2AHB_SLAVE VALUE 0x1B
		AHB2AHB_MASTER VALUE 0x1C
		MAXI2AXI_DBG VALUE 0x1D
		CLIB_VERSION VALUE 0x20
		BIST VALUE 0x21

CRYPTO_DEBUG ADDRESS 0x5004 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_DEBUG RESET_VALUE 0x00000000
	DEBUG_DISABLED BIT[31:0] R   RETENTION  NO_CSR_TEST

CRYPTO_PIPE_GLOBAL_TIMER_EN ADDRESS 0x5008 RW RETENTION NO_DOC
CRYPTO_PIPE_GLOBAL_TIMER_EN RESET_VALUE 0x00000000
	TIMER_ENABLE BIT[0] RW   RETENTION 

CRYPTO_PIPE_GLOBAL_TIMER_LO ADDRESS 0x500C R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE_GLOBAL_TIMER_LO RESET_VALUE 0x00000000
	GLOBAL_TIMER_VAL_LO BIT[31:0] R   RETENTION 

CRYPTO_PIPE_GLOBAL_TIMER_HI ADDRESS 0x5010 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE_GLOBAL_TIMER_HI RESET_VALUE 0x00000000
	GLOBAL_TIMER_VAL_HI BIT[23:0] R   RETENTION 

CRYPTO_PIPE_KEY_PAUSE_SW_SRC ADDRESS 0x5014 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE_KEY_PAUSE_SW_SRC RESET_VALUE 0x00000000
	KEY_PAUSE_SW_INPUT BIT[0] W   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.CRYPTO0_CRYPTO_TOP.BAM (level 2)
----------------------------------------------------------------------------------------
bam MODULE OFFSET=CRYPTO0_CRYPTO_TOP+0x00004000 MAX=CRYPTO0_CRYPTO_TOP+0x00027FFF APRE=CRYPTO0_CRYPTO_ SPRE=CRYPTO0_CRYPTO_

BAM_CTRL ADDRESS 0x0000 RW RETENTION NO_CSR_TEST
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20] RW   RETENTION 
	CACHE_MISS_ERR_RESP_EN BIT[19] RW   RETENTION 
	LOCAL_CLK_GATING BIT[18:17] RW   RETENTION 
	IBC_DISABLE BIT[16] RW   RETENTION 
	BAM_CACHED_DESC_STORE BIT[15] RW   RETENTION 
	BAM_DESC_CACHE_SEL BIT[14:13] RW   RETENTION 
	BAM_TESTBUS_SEL BIT[11:5] RW   RETENTION 
	BAM_EN_ACCUM BIT[4] RW   RETENTION 
	BAM_EN BIT[1] RW   RETENTION 
	BAM_SW_RST BIT[0] RW   RETENTION 

BAM_TIMER ADDRESS 0x0040 R RETENTION NO_CSR_TEST
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0] R   RETENTION 

BAM_TIMER_CTRL ADDRESS 0x0044 RW RETENTION NO_CSR_TEST
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31] RW   RETENTION 
	TIMER_RUN BIT[30] RW   RETENTION 
	TIMER_MODE BIT[29] RW   RETENTION 
	TIMER_TRSHLD BIT[15:0] RW   RETENTION 

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW RETENTION
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0] RW   RETENTION 

BAM_IRQ_STTS ADDRESS 0x0014 R RETENTION NO_CSR_TEST
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4] R   RETENTION 
	BAM_EMPTY_IRQ BIT[3] R   RETENTION 
	BAM_ERROR_IRQ BIT[2] R   RETENTION 
	BAM_HRESP_ERR_IRQ BIT[1] R   RETENTION 

BAM_IRQ_CLR ADDRESS 0x0018 W RETENTION
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4] W   RETENTION 
	BAM_EMPTY_CLR BIT[3] W   RETENTION 
	BAM_ERROR_CLR BIT[2] W   RETENTION 
	BAM_HRESP_ERR_CLR BIT[1] W   RETENTION 

BAM_IRQ_EN ADDRESS 0x001C RW RETENTION
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4] RW   RETENTION 
	BAM_EMPTY_EN BIT[3] RW   RETENTION 
	BAM_ERROR_EN BIT[2] RW   RETENTION 
	BAM_HRESP_ERR_EN BIT[1] RW   RETENTION 

BAM_CNFG_BITS ADDRESS 0x007C RW RETENTION
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31] RW   RETENTION 
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30] RW   RETENTION  NO_CSR_TEST
	MULTIPLE_EVENTS_SIZE_EN BIT[29] RW   RETENTION  NO_CSR_TEST
	BAM_ZLT_W_CD_SUPPORT BIT[28] RW   RETENTION  NO_CSR_TEST
	BAM_CD_ENABLE BIT[27] RW   RETENTION  NO_CSR_TEST
	BAM_AU_ACCUMED BIT[26] RW   RETENTION 
	BAM_PSM_P_HD_DATA BIT[25] RW   RETENTION 
	BAM_REG_P_EN BIT[24] RW   RETENTION 
	BAM_WB_DSC_AVL_P_RST BIT[23] RW   RETENTION 
	BAM_WB_RETR_SVPNT BIT[22] RW   RETENTION 
	BAM_WB_CSW_ACK_IDL BIT[21] RW   RETENTION 
	BAM_WB_BLK_CSW BIT[20] RW   RETENTION 
	BAM_WB_P_RES BIT[19] RW   RETENTION 
	BAM_SI_P_RES BIT[18] RW   RETENTION 
	BAM_AU_P_RES BIT[17] RW   RETENTION 
	BAM_PSM_P_RES BIT[16] RW   RETENTION 
	BAM_PSM_CSW_REQ BIT[15] RW   RETENTION 
	BAM_SB_CLK_REQ BIT[14] RW   RETENTION 
	BAM_IBC_DISABLE BIT[13] RW   RETENTION 
	BAM_NO_EXT_P_RST BIT[12] RW   RETENTION 
	BAM_FULL_PIPE BIT[11] RW   RETENTION 
	BAM_ADML_SYNC_BRIDGE BIT[3] RW   RETENTION  NO_CSR_TEST
	BAM_PIPE_CNFG BIT[2] RW   RETENTION 
	BAM_ADML_DEEP_CONS_FIFO BIT[1] RW   RETENTION  NO_CSR_TEST
	BAM_ADML_INCR4_EN_N BIT[0] RW   RETENTION  NO_CSR_TEST

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW RETENTION
BAM_CNFG_BITS_2 RESET_VALUE 0x0000000F
	SUP_GRP_LOCKER_RST_SUPPORT BIT[3] RW   RETENTION 
	ACTIVE_PIPE_RST_SUPPORT BIT[2] RW   RETENTION 
	NO_SW_OFFSET_REVERT_BACK BIT[1] RW   RETENTION 
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0] RW   RETENTION 

BAM_REVISION ADDRESS 0x1000 R RETENTION NO_CSR_TEST
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24] R   RETENTION 
	CMD_DESC_EN BIT[23] R   RETENTION 
	DESC_CACHE_DEPTH BIT[22:21] R   RETENTION 
	NUM_INACTIV_TMRS BIT[20] R   RETENTION 
	INACTIV_TMRS_EXST BIT[19] R   RETENTION 
	HIGH_FREQUENCY_BAM BIT[18] R   RETENTION 
	BAM_HAS_NO_BYPASS BIT[17] R   RETENTION 
	SECURED BIT[16] R   RETENTION 
	USE_VMIDMT BIT[15] R   RETENTION 
	AXI_ACTIVE BIT[14] R   RETENTION 
	CE_BUFFER_SIZE BIT[13:12] R   RETENTION 
	NUM_EES BIT[11:8] R   RETENTION 
	REVISION BIT[7:0] R   RETENTION 

BAM_SW_VERSION ADDRESS 0x1004 R RETENTION
BAM_SW_VERSION RESET_VALUE 0x10070004
	MAJOR BIT[31:28] R   RETENTION 
	MINOR BIT[27:16] R   RETENTION 
	STEP BIT[15:0] R   RETENTION 

BAM_NUM_PIPES ADDRESS 0x1008 R RETENTION NO_CSR_TEST
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24] R   RETENTION 
	PERIPH_NON_PIPE_GRP BIT[23:16] R   RETENTION 
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14] R   RETENTION 
	BAM_NUM_PIPES BIT[7:0] R   RETENTION 

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW RETENTION
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21] RW   RETENTION  NO_CSR_TEST
	SW_EVENTS_SEL BIT[20:19] RW   RETENTION  NO_CSR_TEST
	BAM_DATA_ERASE BIT[18] RW   RETENTION  NO_CSR_TEST
	BAM_DATA_FLUSH BIT[17] RW   RETENTION  NO_CSR_TEST
	BAM_CLK_ALWAYS_ON BIT[16] RW   RETENTION 
	BAM_TESTBUS_SEL BIT[6:0] RW   RETENTION 

BAM_TEST_BUS_REG ADDRESS 0x1014 R RETENTION NO_CSR_TEST
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0] R   RETENTION 

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R RETENTION NO_CSR_TEST
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x07800000
	BAM_CONFIG_IDLE BIT[26] R   RETENTION 
	BAM_RB_IDLE BIT[25] R   RETENTION 
	BAM_OPB_IDLE BIT[24] R   RETENTION 
	BAM_IDLE BIT[23] R   RETENTION 
	BAM_ERR_HVMID BIT[22:18] R   RETENTION 
	BAM_ERR_DIRECT_MODE BIT[17] R   RETENTION 
	BAM_ERR_HCID BIT[16:12] R   RETENTION 
	BAM_ERR_HPROT BIT[11:8] R   RETENTION 
	BAM_ERR_HBURST BIT[7:5] R   RETENTION 
	BAM_ERR_HSIZE BIT[4:3] R   RETENTION 
	BAM_ERR_HWRITE BIT[2] R   RETENTION 
	BAM_ERR_HTRANS BIT[1:0] R   RETENTION 

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R RETENTION NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0] R   RETENTION 

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R RETENTION
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0] R   RETENTION 

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R RETENTION NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0] R   RETENTION 

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R RETENTION NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0] R   RETENTION 

BAM_TRUST_REG ADDRESS 0x2000 RW RETENTION NO_CSR_TEST
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13] RW   RETENTION 
	BAM_VMID BIT[12:8] RW   RETENTION 
	BAM_RST_BLOCK BIT[7] RW   RETENTION 
	BAM_EE BIT[2:0] RW   RETENTION 

BAM_P_TRUST_REGn(n):(0)-(15) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW RETENTION NO_CSR_TEST
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8] RW   RETENTION 
	BAM_P_SUP_GROUP BIT[7:3] RW   RETENTION 
	BAM_P_EE BIT[2:0] RW   RETENTION 

BAM_IRQ_SRCS_EEn(n):(0)-(3) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R RETENTION
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31] R   RETENTION 
	P_IRQ BIT[30:0] R   RETENTION 

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(3) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW RETENTION NO_CSR_TEST
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31] RW   RETENTION 
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0] RW   RETENTION 
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(3) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R RETENTION
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31] R   RETENTION 
	P_IRQ_UNMASKED BIT[30:0] R   RETENTION 

BAM_PIPE_ATTR_EEn(n):(0)-(3) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R RETENTION NO_CSR_TEST
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31] R   RETENTION 
	P_ATTR BIT[30:0] R   RETENTION 

BAM_IRQ_SRCS ADDRESS 0x3010 R RETENTION
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31] R   RETENTION 
	P_IRQ BIT[30:0] R   RETENTION 

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW RETENTION NO_CSR_TEST
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31] RW   RETENTION 
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0] RW   RETENTION 
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R RETENTION
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31] R   RETENTION 
	P_IRQ_UNMASKED BIT[30:0] R   RETENTION 

BAM_P_CTRLn(n):(0)-(15) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW RETENTION
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16] RW   RETENTION 
	P_WRITE_NWD BIT[11] RW   RETENTION  NO_CSR_TEST
	P_PREFETCH_LIMIT BIT[10:9] RW   RETENTION  NO_CSR_TEST
	P_AUTO_EOB_SEL BIT[8:7] RW   RETENTION  NO_CSR_TEST
	P_AUTO_EOB BIT[6] RW   RETENTION  NO_CSR_TEST
	P_SYS_MODE BIT[5] RW   RETENTION 
	P_SYS_STRM BIT[4] RW   RETENTION 
	P_DIRECTION BIT[3] RW   RETENTION 
	P_EN BIT[1] RW   RETENTION  NO_CSR_TEST

BAM_P_RSTn(n):(0)-(15) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W RETENTION NO_CSR_TEST
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0] W   RETENTION 

BAM_P_HALTn(n):(0)-(15) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW RETENTION
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4] RW   RETENTION 
	P_PIPE_EMPTY BIT[3] R   RETENTION  NO_CSR_TEST
	P_LAST_DESC_ZLT BIT[2] R   RETENTION  NO_CSR_TEST
	P_PROD_HALTED BIT[1] RW   RETENTION 
	P_HALT BIT[0] RW   RETENTION 

BAM_P_IRQ_STTSn(n):(0)-(15) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R RETENTION NO_CSR_TEST
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7] R   RETENTION 
	P_PIPE_RST_ERROR_IRQ BIT[6] R   RETENTION 
	P_TRNSFR_END_IRQ BIT[5] R   RETENTION 
	P_ERR_IRQ BIT[4] R   RETENTION 
	P_OUT_OF_DESC_IRQ BIT[3] R   RETENTION 
	P_WAKE_IRQ BIT[2] R   RETENTION 
	P_TIMER_IRQ BIT[1] R   RETENTION 
	P_PRCSD_DESC_IRQ BIT[0] R   RETENTION 

BAM_P_IRQ_CLRn(n):(0)-(15) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W RETENTION
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7] W   RETENTION 
	P_PIPE_RST_ERROR_CLR BIT[6] W   RETENTION 
	P_TRNSFR_END_CLR BIT[5] W   RETENTION 
	P_ERR_CLR BIT[4] W   RETENTION 
	P_OUT_OF_DESC_CLR BIT[3] W   RETENTION 
	P_WAKE_CLR BIT[2] W   RETENTION 
	P_TIMER_CLR BIT[1] W   RETENTION 
	P_PRCSD_DESC_CLR BIT[0] W   RETENTION 

BAM_P_IRQ_ENn(n):(0)-(15) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW RETENTION
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7] RW   RETENTION 
	P_PIPE_RST_ERROR_EN BIT[6] RW   RETENTION 
	P_TRNSFR_END_EN BIT[5] RW   RETENTION 
	P_ERR_EN BIT[4] RW   RETENTION 
	P_OUT_OF_DESC_EN BIT[3] RW   RETENTION 
	P_WAKE_EN BIT[2] RW   RETENTION 
	P_TIMER_EN BIT[1] RW   RETENTION 
	P_PRCSD_DESC_EN BIT[0] RW   RETENTION 

BAM_P_TIMERn(n):(0)-(15) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R RETENTION NO_CSR_TEST
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0] R   RETENTION 

BAM_P_TIMER_CTRLn(n):(0)-(15) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW RETENTION NO_CSR_TEST
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31] RW   RETENTION 
	P_TIMER_RUN BIT[30] RW   RETENTION 
	P_TIMER_MODE BIT[29] RW   RETENTION 
	P_TIMER_TRSHLD BIT[15:0] RW   RETENTION 

BAM_P_PRDCR_SDBNDn(n):(0)-(15) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R RETENTION NO_CSR_TEST
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24] R   RETENTION 
	BAM_P_TOGGLE BIT[20] R   RETENTION 
	BAM_P_CTRL BIT[19:16] R   RETENTION 
	BAM_P_BYTES_FREE BIT[15:0] R   RETENTION 

BAM_P_CNSMR_SDBNDn(n):(0)-(15) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R RETENTION NO_CSR_TEST
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30] R   RETENTION 
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28] R   RETENTION 
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27] R   RETENTION 
	BAM_P_SB_UPDATED BIT[26] R   RETENTION 
	BAM_P_NWD_TOGGLE BIT[25] R   RETENTION 
	BAM_P_NWD_TOGGLE_R BIT[24] R   RETENTION 
	BAM_P_WAIT_4_ACK BIT[23] R   RETENTION 
	BAM_P_ACK_TOGGLE BIT[22] R   RETENTION 
	BAM_P_ACK_TOGGLE_R BIT[21] R   RETENTION 
	BAM_P_TOGGLE BIT[20] R   RETENTION 
	BAM_P_CTRL BIT[19:16] R   RETENTION 
	BAM_P_BYTES_AVAIL BIT[15:0] R   RETENTION 

BAM_P_SW_OFSTSn(n):(0)-(15) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW RETENTION NO_CSR_TEST
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16] RW   RETENTION 
	SW_DESC_OFST BIT[15:0] RW   RETENTION 

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(15) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW RETENTION NO_CSR_TEST
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16] RW   RETENTION 
	AU_ACKED BIT[15:0] RW   RETENTION 

BAM_P_PSM_CNTXT_2_n(n):(0)-(15) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW RETENTION NO_CSR_TEST
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31] RW   RETENTION 
	PSM_DESC_IRQ BIT[30] RW   RETENTION 
	PSM_DESC_IRQ_DONE BIT[29] RW   RETENTION 
	PSM_GENERAL_BITS BIT[28:25] RW   RETENTION 
	PSM_CONS_STATE BIT[24:22] RW   RETENTION 
	PSM_PROD_SYS_STATE BIT[21:19] RW   RETENTION 
	PSM_PROD_B2B_STATE BIT[18:16] RW   RETENTION 
	PSM_DESC_SIZE BIT[15:0] RW   RETENTION 

BAM_P_PSM_CNTXT_3_n(n):(0)-(15) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW RETENTION NO_CSR_TEST
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0] RW   RETENTION 

BAM_P_PSM_CNTXT_4_n(n):(0)-(15) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW RETENTION NO_CSR_TEST
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16] RW   RETENTION 
	PSM_SAVED_ACCUMED_SIZE BIT[15:0] RW   RETENTION 

BAM_P_PSM_CNTXT_5_n(n):(0)-(15) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW RETENTION NO_CSR_TEST
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16] RW   RETENTION 
	PSM_OFST_IN_DESC BIT[15:0] RW   RETENTION 

BAM_P_EVNT_REGn(n):(0)-(15) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW RETENTION NO_CSR_TEST
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16] RW   RETENTION 
	P_DESC_FIFO_PEER_OFST BIT[15:0] RW   RETENTION 

BAM_P_DESC_FIFO_ADDRn(n):(0)-(15) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW RETENTION NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0] RW   RETENTION 

BAM_P_FIFO_SIZESn(n):(0)-(15) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW RETENTION
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16] RW   RETENTION 
	P_DESC_FIFO_SIZE BIT[15:0] RW   RETENTION 

BAM_P_DATA_FIFO_ADDRn(n):(0)-(15) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW RETENTION NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0] RW   RETENTION 

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(15) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW RETENTION
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0] RW   RETENTION 

BAM_P_EVNT_DEST_ADDRn(n):(0)-(15) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW RETENTION NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0] RW   RETENTION 

BAM_P_DF_CNTXT_n(n):(0)-(15) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW RETENTION NO_CSR_TEST
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16] RW   RETENTION 
	DF_DESC_OFST BIT[15:0] RW   RETENTION 

BAM_P_RETR_CNTXT_n(n):(0)-(15) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW RETENTION NO_CSR_TEST
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16] RW   RETENTION 
	RETR_OFST_IN_DESC BIT[15:0] RW   RETENTION 

BAM_P_SI_CNTXT_n(n):(0)-(15) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW RETENTION NO_CSR_TEST
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0] RW   RETENTION 

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(15) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW RETENTION NO_CSR_TEST
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0] RW   RETENTION 

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(15) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW RETENTION NO_CSR_TEST
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0] RW   RETENTION 

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(15) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW RETENTION NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0] RW   RETENTION 

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(15) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW RETENTION NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0] RW   RETENTION 

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(15) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW RETENTION NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0] RW   RETENTION 

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(15) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW RETENTION NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0] RW   RETENTION 

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(15) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW RETENTION NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0] RW   RETENTION 

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(15) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW RETENTION NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0] RW   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.CRYPTO0_CRYPTO_TOP.XPU2_BAM (level 2)
----------------------------------------------------------------------------------------
xpu2_bam MODULE OFFSET=CRYPTO0_CRYPTO_TOP+0x00002000 MAX=CRYPTO0_CRYPTO_TOP+0x00003FFF APRE=CRYPTO0_CRYPTO_BAM_ SPRE=CRYPTO0_CRYPTO_BAM_

XPU_SCR ADDRESS 0x0000 RW RETENTION
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW   RETENTION 
	SCFGEIE BIT[9] RW   RETENTION 
	DYNAMIC_CLK_EN BIT[8] RW   RETENTION 
	NSRGCLEE BIT[6] RW   RETENTION 
	NSCFGE BIT[5] RW   RETENTION 
	SDCDEE BIT[4] RW   RETENTION 
	SEIE BIT[3] RW   RETENTION 
	SCLERE BIT[2] RW   RETENTION 
	SCFGERE BIT[1] RW   RETENTION 
	XPUNSE BIT[0] RW   RETENTION  NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW RETENTION
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW   RETENTION 

XPU_SEAR0 ADDRESS 0x0040 R RETENTION
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R   RETENTION 

XPU_SESR ADDRESS 0x0048 RW RETENTION NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW   RETENTION 
	CLMULTI BIT[3] RW   RETENTION 
	CFGMULTI BIT[2] RW   RETENTION 
	CLIENT BIT[1] RW   RETENTION 
	CFG BIT[0] RW   RETENTION 

XPU_SESRRESTORE ADDRESS 0x004C RW RETENTION
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW   RETENTION 
	CLMULTI BIT[3] RW   RETENTION 
	CFGMULTI BIT[2] RW   RETENTION 
	CLIENT BIT[1] RW   RETENTION 
	CFG BIT[0] RW   RETENTION 

XPU_SESYNR0 ADDRESS 0x0050 R RETENTION
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R   RETENTION 
	AVMID BIT[23:16] R   RETENTION 
	ABID BIT[15:13] R   RETENTION 
	APID BIT[12:8] R   RETENTION 
	AMID BIT[7:0] R   RETENTION 

XPU_SESYNR1 ADDRESS 0x0054 R RETENTION
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R   RETENTION 
	AC BIT[30] R   RETENTION 
	BURSTLEN BIT[29] R   RETENTION 
	ARDALLOCATE BIT[28] R   RETENTION 
	ABURST BIT[27] R   RETENTION 
	AEXCLUSIVE BIT[26] R   RETENTION 
	AWRITE BIT[25] R   RETENTION 
	AFULL BIT[24] R   RETENTION 
	ARDBEADNDXEN BIT[23] R   RETENTION 
	AOOO BIT[22] R   RETENTION 
	APREQPRIORITY BIT[21:19] R   RETENTION 
	ASIZE BIT[18:16] R   RETENTION 
	AMSSSELFAUTH BIT[15] R   RETENTION 
	ALEN BIT[14:8] R   RETENTION 
	AINST BIT[7] R   RETENTION 
	APROTNS BIT[6] R   RETENTION 
	APRIV BIT[5] R   RETENTION 
	AINNERSHARED BIT[4] R   RETENTION 
	ASHARED BIT[3] R   RETENTION 
	AMEMTYPE BIT[2:0] R   RETENTION 

XPU_SESYNR2 ADDRESS 0x0058 R RETENTION
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R   RETENTION 
	SECURE_PRT_HIT BIT[1] R   RETENTION 
	NONSECURE_PRT_HIT BIT[0] R   RETENTION 

XPU_MCR ADDRESS 0x0100 RW RETENTION
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW   RETENTION 
	CFGEIE BIT[9] RW   RETENTION 
	DYNAMIC_CLK_EN BIT[8] RW   RETENTION 
	DCDEE BIT[4] RW   RETENTION 
	EIE BIT[3] RW   RETENTION 
	CLERE BIT[2] RW   RETENTION 
	CFGERE BIT[1] RW   RETENTION 
	XPUMSAE BIT[0] RW   RETENTION  NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R RETENTION
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R   RETENTION 

XPU_MESR ADDRESS 0x0148 RW RETENTION NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW   RETENTION 
	CLMULTI BIT[3] RW   RETENTION 
	CFGMULTI BIT[2] RW   RETENTION 
	CLIENT BIT[1] RW   RETENTION 
	CFG BIT[0] RW   RETENTION 

XPU_MESRRESTORE ADDRESS 0x014C RW RETENTION
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW   RETENTION 
	CLMULTI BIT[3] RW   RETENTION 
	CFGMULTI BIT[2] RW   RETENTION 
	CLIENT BIT[1] RW   RETENTION 
	CFG BIT[0] RW   RETENTION 

XPU_MESYNR0 ADDRESS 0x0150 R RETENTION
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R   RETENTION 
	AVMID BIT[23:16] R   RETENTION 
	ABID BIT[15:13] R   RETENTION 
	APID BIT[12:8] R   RETENTION 
	AMID BIT[7:0] R   RETENTION 

XPU_MESYNR1 ADDRESS 0x0154 R RETENTION
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R   RETENTION 
	AC BIT[30] R   RETENTION 
	BURSTLEN BIT[29] R   RETENTION 
	ARDALLOCATE BIT[28] R   RETENTION 
	ABURST BIT[27] R   RETENTION 
	AEXCLUSIVE BIT[26] R   RETENTION 
	AWRITE BIT[25] R   RETENTION 
	AFULL BIT[24] R   RETENTION 
	ARDBEADNDXEN BIT[23] R   RETENTION 
	AOOO BIT[22] R   RETENTION 
	APREQPRIORITY BIT[21:19] R   RETENTION 
	ASIZE BIT[18:16] R   RETENTION 
	AMSSSELFAUTH BIT[15] R   RETENTION 
	ALEN BIT[14:8] R   RETENTION 
	AINST BIT[7] R   RETENTION 
	APROTNS BIT[6] R   RETENTION 
	APRIV BIT[5] R   RETENTION 
	AINNERSHARED BIT[4] R   RETENTION 
	ASHARED BIT[3] R   RETENTION 
	AMEMTYPE BIT[2:0] R   RETENTION 

XPU_MESYNR2 ADDRESS 0x0158 R RETENTION
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R   RETENTION 
	SECURE_PRT_HIT BIT[1] R   RETENTION 
	NONSECURE_PRT_HIT BIT[0] R   RETENTION 

XPU_CR ADDRESS 0x0080 RW RETENTION
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   RETENTION  NO_CSR_TEST
	CLEIE BIT[10] RW   RETENTION 
	CFGEIE BIT[9] RW   RETENTION 
	DYNAMIC_CLK_EN BIT[8] RW   RETENTION 
	DCDEE BIT[4] RW   RETENTION 
	EIE BIT[3] RW   RETENTION 
	CLERE BIT[2] RW   RETENTION 
	CFGERE BIT[1] RW   RETENTION 
	XPUVMIDE BIT[0] RW   RETENTION  NO_CSR_TEST

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW RETENTION
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW   RETENTION 

XPU_EAR0 ADDRESS 0x00C0 R RETENTION
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R   RETENTION 

XPU_ESR ADDRESS 0x00C8 RW RETENTION NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW   RETENTION 
	CLMULTI BIT[3] RW   RETENTION 
	CFGMULTI BIT[2] RW   RETENTION 
	CLIENT BIT[1] RW   RETENTION 
	CFG BIT[0] RW   RETENTION 

XPU_ESRRESTORE ADDRESS 0x00CC RW RETENTION
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW   RETENTION 
	CLMULTI BIT[3] RW   RETENTION 
	CFGMULTI BIT[2] RW   RETENTION 
	CLIENT BIT[1] RW   RETENTION 
	CFG BIT[0] RW   RETENTION 

XPU_ESYNR0 ADDRESS 0x00D0 R RETENTION
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R   RETENTION 
	AVMID BIT[23:16] R   RETENTION 
	ABID BIT[15:13] R   RETENTION 
	APID BIT[12:8] R   RETENTION 
	AMID BIT[7:0] R   RETENTION 

XPU_ESYNR1 ADDRESS 0x00D4 R RETENTION
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R   RETENTION 
	AC BIT[30] R   RETENTION 
	BURSTLEN BIT[29] R   RETENTION 
	ARDALLOCATE BIT[28] R   RETENTION 
	ABURST BIT[27] R   RETENTION 
	AEXCLUSIVE BIT[26] R   RETENTION 
	AWRITE BIT[25] R   RETENTION 
	AFULL BIT[24] R   RETENTION 
	ARDBEADNDXEN BIT[23] R   RETENTION 
	AOOO BIT[22] R   RETENTION 
	APREQPRIORITY BIT[21:19] R   RETENTION 
	ASIZE BIT[18:16] R   RETENTION 
	AMSSSELFAUTH BIT[15] R   RETENTION 
	ALEN BIT[14:8] R   RETENTION 
	AINST BIT[7] R   RETENTION 
	APROTNS BIT[6] R   RETENTION 
	APRIV BIT[5] R   RETENTION 
	AINNERSHARED BIT[4] R   RETENTION 
	ASHARED BIT[3] R   RETENTION 
	AMEMTYPE BIT[2:0] R   RETENTION 

XPU_ESYNR2 ADDRESS 0x00D8 R RETENTION
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R   RETENTION 
	SECURE_PRT_HIT BIT[1] R   RETENTION 
	NONSECURE_PRT_HIT BIT[0] R   RETENTION 

XPU_IDR0 ADDRESS 0x0074 R RETENTION
XPU_IDR0 RESET_VALUE 0x0000141C
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R   RETENTION 
	SAVERESTORE_HW_EN BIT[30] R   RETENTION 
	BLED BIT[15] R   RETENTION 
	XPUT BIT[13:12] R   RETENTION 
	PT BIT[11] R   RETENTION 
	MV BIT[10] R   RETENTION 
	NRG BIT[9:0] R   RETENTION 

XPU_IDR1 ADDRESS 0x0078 R RETENTION
XPU_IDR1 RESET_VALUE 0x1F0C0A1F
	AMT_HW_ENABLE BIT[30] R   RETENTION 
	CLIENT_ADDR_WIDTH BIT[29:24] R   RETENTION 
	CONFIG_ADDR_WIDTH BIT[21:16] R   RETENTION 
	QRIB_EN BIT[15] R   RETENTION 
	ASYNC_MODE BIT[14] R   RETENTION 
	CONFIG_TYPE BIT[13] R   RETENTION 
	CLIENT_PIPELINE_ENABLED BIT[12] R   RETENTION 
	MSA_CHECK_HW_ENABLE BIT[11] R   RETENTION 
	XPU_SYND_REG_ABSENT BIT[10] R   RETENTION 
	TZXPU BIT[9] R   RETENTION 
	NVMID BIT[7:0] R   RETENTION 

XPU_REV ADDRESS 0x007C R RETENTION
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R   RETENTION 
	MINOR BIT[27:16] R   RETENTION 
	STEP BIT[15:0] R   RETENTION 

XPU_RGn_RACRm(n,m):(0,0)-(28,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW RETENTION
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW   RETENTION 

XPU_RGn_SCR(n):(0)-(28) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW RETENTION
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW   RETENTION 
	VMIDCLROE BIT[4] RW   RETENTION 
	MSACLROE BIT[3] RW   RETENTION 
	VMIDCLRWE BIT[2] RW   RETENTION 
	MSACLRWE BIT[1] RW   RETENTION 
	NS BIT[0] RW   RETENTION 

XPU_RGn_MCR(n):(0)-(28) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW RETENTION NO_CSR_TEST
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW   RETENTION 
	VMIDCLROE BIT[4] RW   RETENTION 
	SCLROE BIT[3] RW   RETENTION 
	VMIDCLE BIT[2] RW   RETENTION 
	SCLE BIT[1] RW   RETENTION 
	MSAE BIT[0] RW   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.CRYPTO0_CRYPTO_TOP.VMIDMT_BAM (level 2)
----------------------------------------------------------------------------------------
vmidmt_bam MODULE OFFSET=CRYPTO0_CRYPTO_TOP+0x00000000 MAX=CRYPTO0_CRYPTO_TOP+0x00000FFF APRE=CRYPTO0_CRYPTO_BAM_ SPRE=CRYPTO0_CRYPTO_BAM_

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28] RW  
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_SCR1 ADDRESS 0x0004 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00001F00
	GASRAE BIT[24] RW  
	NSNUMSMRGO BIT[12:8] RW  

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000A11
	SES BIT[31] R  
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009500
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0011021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0] R  

VMIDMT_SGFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[28:24] R  
	SSDINDEX BIT[20:16] R  
	STREAMINDEX BIT[4:0] R  

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000A11
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0011021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_GFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[28:24] R  
	SSDINDEX BIT[20:16] R  
	STREAMINDEX BIT[4:0] R  

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_VMIDMTACR ADDRESS 0x009C RW NO_CSR_TEST
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_NSCR0 ADDRESS 0x0400 RW NO_CSR_TEST
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_NSCR2 ADDRESS 0x0408 RW NO_CSR_TEST
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_NSACR ADDRESS 0x0410 RW NO_CSR_TEST
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_NSGFAR0 ADDRESS 0x0440 R NO_CSR_TEST
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_NSGFSR ADDRESS 0x0448 RW NO_CSR_TEST
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW NO_CSR_TEST
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R NO_CSR_TEST
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R NO_CSR_TEST
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[28:24] R  
	SSDINDEX BIT[20:16] R  
	STREAMINDEX BIT[4:0] R  

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R NO_CSR_TEST
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW NO_CSR_TEST
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[16:0] RW  

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2] RW  
	BPMSACFG BIT[1] RW  
	BPSMSACFG BIT[0] RW  

VMIDMT_S2VRn(n):(0)-(16) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28] RW  
	WACFG BIT[23:22] RW  
	RACFG BIT[21:20] RW  
	NSCFG BIT[19:18] RW  
	TYPE BIT[17:16] R  
	MEMATTR BIT[14:12] RW  
	MTCFG BIT[11] RW  
	SHCFG BIT[9:8] RW  
	VMID BIT[4:0] RW  

VMIDMT_AS2VRn(n):(0)-(16) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30] RW  
	RCISH BIT[29] RW  
	RCOSH BIT[28] RW  
	REQPRIORITYCFG BIT[4] RW  
	REQPRIORITY BIT[1:0] RW  

VMIDMT_SMRn(n):(0)-(16) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
	VALID BIT[31] RW  
	MASK BIT[20:16] RW  
	ID BIT[4:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.DEHR_WRAPPER_8K_R01 (level 1)
----------------------------------------------------------------------------------------
DEHR_WRAPPER_8K_R01 BASE 0x004B0000 SIZE=0x00008000 dehr_wrapper_8k_r01addr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.DEHR_WRAPPER_8K_R01.DEHR_BIMC (level 2)
----------------------------------------------------------------------------------------
dehr_bimc MODULE OFFSET=DEHR_WRAPPER_8K_R01+0x00002000 MAX=DEHR_WRAPPER_8K_R01+0x00003FFF APRE=DEHR_BIMC_ SPRE=DEHR_BIMC_

DEHR_HW_VERSION ADDRESS 0x0000 R
DEHR_HW_VERSION RESET_VALUE 0x00010100
	MAJOR BIT[23:16] R   NO_CSR_TEST
	MINOR BIT[15:8] R   NO_CSR_TEST
	STEP BIT[7:0] R   NO_CSR_TEST

DEHR_HW_INFO ADDRESS 0x0004 R
DEHR_HW_INFO RESET_VALUE 0x01000500
	MAJOR BIT[31:24] R   NO_CSR_TEST
	BRANCH BIT[23:16] R   NO_CSR_TEST
	MINOR BIT[15:8] R   NO_CSR_TEST
	ECO BIT[7:0] R   NO_CSR_TEST

DEHR_CGC_CFG ADDRESS 0x0010 RW
DEHR_CGC_CFG RESET_VALUE 0x00000000
	SW_CGC_DISABLE BIT[0] RW  

DEHR_MSA_CFG ADDRESS 0x0104 R
DEHR_MSA_CFG RESET_VALUE 0x00000000
	MSA_DEHR_ENA BIT[4] R  
	MSA_DEHR_LOCK BIT[0] R  

DEHR_RAM_CFG ADDRESS 0x0140 RW
DEHR_RAM_CFG RESET_VALUE 0x00000000
	CFG_BASE_ADDR BIT[15:0] RW  

DEHR_DMA_STATUS ADDRESS 0x0200 RW
DEHR_DMA_STATUS RESET_VALUE 0x00000000
	RESTORE_IN_PROGRESS BIT[20] R  
	RESTORE_DONE BIT[16] RW  
	SAVE_IN_PROGRESS BIT[4] R  
	SAVE_DONE BIT[0] RW  

DEHR_DBG_CFG ADDRESS 0x0400 RW
DEHR_DBG_CFG RESET_VALUE 0x00000000
	DBG_ENA BIT[0] RW  

DEHR_SW_DMA_CFG ADDRESS 0x0404 RW
DEHR_SW_DMA_CFG RESET_VALUE 0x00000000
	SW_RESTORE_REQ BIT[8] RW  
	SW_SAVE_REQ BIT[0] RW  

DEHR_DBG_ADDR ADDRESS 0x0408 RW
DEHR_DBG_ADDR RESET_VALUE 0x00000000
	LINK_END_ADDR BIT[31:16] RW  
	LINK_START_ADDR BIT[15:0] RW  

DEHR_SEC_CFG ADDRESS 0x1000 RW
DEHR_SEC_CFG RESET_VALUE 0x00000000
	DEHR_ENA BIT[4] RW   NO_CSR_TEST
	DEHR_LOCK BIT[0] RW   NO_CSR_TEST

----------------------------------------------------------------------------------------
-- MODULE TWIZY.DEHR_WRAPPER_8K_R01.DEHR_XPU (level 2)
----------------------------------------------------------------------------------------
dehr_xpu MODULE OFFSET=DEHR_WRAPPER_8K_R01+0x00000000 MAX=DEHR_WRAPPER_8K_R01+0x000002FF APRE=DEHR_ SPRE=DEHR_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001801
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_RGn_RACRm(n,m):(0,0)-(1,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	ROGE BIT[25] RW  
	ROE BIT[24] RW  
	ROVMID BIT[23:16] RW  
	RWGE BIT[9] RW  
	RWE BIT[8] RW  
	RWVMID BIT[7:0] RW  

XPU_RGn_SCR(n):(0)-(1) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_RGn_MCR(n):(0)-(1) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.DEHR_WRAPPER_8K_R01.DEHR_VMIDMT (level 2)
----------------------------------------------------------------------------------------
dehr_vmidmt MODULE OFFSET=DEHR_WRAPPER_8K_R01+0x00001000 MAX=DEHR_WRAPPER_8K_R01+0x00001FFF APRE=DEHR_ SPRE=DEHR_

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28] RW  
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_SCR1 ADDRESS 0x0004 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000100
	GASRAE BIT[24] RW  
	NSNUMSMRGO BIT[8] RW  

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x80000001
	SES BIT[31] R  
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00001000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0001021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0] R  

VMIDMT_SGFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[24] R  
	SSDINDEX BIT[16] R  
	STREAMINDEX BIT[0] R  

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x00000001
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00000000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0001021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_GFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[24] R  
	SSDINDEX BIT[16] R  
	STREAMINDEX BIT[0] R  

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_VMIDMTACR ADDRESS 0x009C RW NO_CSR_TEST
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_NSCR0 ADDRESS 0x0400 RW NO_CSR_TEST
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_NSCR2 ADDRESS 0x0408 RW NO_CSR_TEST
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_NSACR ADDRESS 0x0410 RW NO_CSR_TEST
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_NSGFAR0 ADDRESS 0x0440 R NO_CSR_TEST
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_NSGFSR ADDRESS 0x0448 RW NO_CSR_TEST
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW NO_CSR_TEST
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R NO_CSR_TEST
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R NO_CSR_TEST
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[24] R  
	SSDINDEX BIT[16] R  
	STREAMINDEX BIT[0] R  

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R NO_CSR_TEST
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW NO_CSR_TEST
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x00000001
	RWE BIT[0] RW  

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[0] RW  

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2] RW  
	BPMSACFG BIT[1] RW  
	BPSMSACFG BIT[0] RW  

VMIDMT_S2VRn(n):(0)-(0) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28] RW  
	WACFG BIT[23:22] RW  
	RACFG BIT[21:20] RW  
	NSCFG BIT[19:18] RW  
	TYPE BIT[17:16] R  
	MEMATTR BIT[14:12] RW  
	MTCFG BIT[11] RW  
	SHCFG BIT[9:8] RW  
	VMID BIT[4:0] RW  

VMIDMT_AS2VRn(n):(0)-(0) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30] RW  
	RCISH BIT[29] RW  
	RCOSH BIT[28] RW  
	REQPRIORITYCFG BIT[4] RW  
	REQPRIORITY BIT[1:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.EBI1_PHY_CFG (level 1)
----------------------------------------------------------------------------------------
EBI1_PHY_CFG BASE 0x00480000 SIZE=0x00020000 ebi1_phy_cfgaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.EBI1_PHY_CFG.DIM_C00_DDRPHY_CA (level 2)
----------------------------------------------------------------------------------------
dim_c00_ddrphy_ca MODULE OFFSET=EBI1_PHY_CFG+0x00000000 MAX=EBI1_PHY_CFG+0x00000133 APRE=DIM_C00_ SPRE=DIM_C00_

DIM_CA_TOP_CFG ADDRESS 0x0000 RW
DIM_CA_TOP_CFG RESET_VALUE 0x00000031
	CA_LB_MODE_SEL BIT[24] RW  
	CA_LB_MODE_EN BIT[23] RW  
	MISR_EN_OVRD BIT[22] RW  
	MISR_DATA_CLK_SEL BIT[21] RW  
	IOCAL_CTLR_SEL BIT[20] RW  
	SDR_MODE_EN BIT[16] RW  
	DEBUG_BUS_SEL BIT[13] RW  
	DEBUG_BUS_EN BIT[12] RW  
	CDC_TEST_EN BIT[8] RW  
	WR_PIPE_EXTEND1 BIT[5] RW  
	WR_PIPE_EXTEND0 BIT[4] RW  
	WR_CLK_SEL BIT[0] RW  

DIM_CA_HW_INFO ADDRESS 0x0004 R
DIM_CA_HW_INFO RESET_VALUE 0x00016007
	CORE_ID BIT[19:16] R  
	MAJOR_REV BIT[15:12] R  
	BRANCH_REV BIT[11:8] R  
	MINOR_REV BIT[7:0] R  

DIM_CA_HW_VERSION ADDRESS 0x0008 R
DIM_CA_HW_VERSION RESET_VALUE 0x10050002
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

DIM_CA_PAD_CFG0 ADDRESS 0x0010 RW
DIM_CA_PAD_CFG0 RESET_VALUE 0xE0222240
	CA_DDR_MODE1 BIT[31] RW  
	CA_DDR_MODE0 BIT[30] RW  
	CA_LV_MODE BIT[29] RW  
	CA_ODT_ENA BIT[28] RW  
	CA_ODT BIT[27:26] RW  
	CA_PULL BIT[25:24] RW  
	CA_NSLEW BIT[21:20] RW  
	CA_PSLEW BIT[17:16] RW  
	CA_NRXDEL BIT[13:12] RW  
	CA_PRXDEL BIT[9:8] RW  
	CA_VM_SHIFT_ENA BIT[7] RW  
	CA_ROUT BIT[6:4] RW  
	CA_DCC BIT[2:0] RW  

DIM_CA_PAD_CFG1 ADDRESS 0x0014 RW
DIM_CA_PAD_CFG1 RESET_VALUE 0xE0220440
	CK_DDR_MODE1 BIT[31] RW  
	CK_DDR_MODE0 BIT[30] RW  
	CK_LV_MODE BIT[29] RW  
	CK_CMFB_ENA BIT[28] RW  
	CK_ODT_ENA1 BIT[27] RW  
	CK_ODT_ENA BIT[26] RW  
	CK_ODT BIT[25:24] RW  
	CK_NSLEW BIT[21:20] RW  
	CK_PSLEW BIT[17:16] RW  
	CK_CUR_MODE1 BIT[13] RW  
	CK_CUR_MODE0 BIT[12] RW  
	CK_I_DRV BIT[10:8] RW  
	CK_VM_SHIFT_ENA BIT[7] RW  
	CK_ROUT BIT[6:4] RW  
	CK_DCC BIT[2:0] RW  

DIM_CA_PAD_CFG2 ADDRESS 0x0018 RW
DIM_CA_PAD_CFG2 RESET_VALUE 0x1000000A
	VREF_LDO_ENA BIT[29] RW  
	VREF_PASSGATE_ENA BIT[28] RW  
	VREF_SP_OUT BIT[27:24] RW  
	VREF_SP_IN BIT[21:18] RW  
	VREF_BYPASS_ENA BIT[17] RW  
	VREF_RDIV_ENA BIT[16] RW  
	VREF_PULLDN_SPEED_CNTL BIT[13:8] RW  
	VREF_LEVEL_CNTL BIT[5:0] RW  

DIM_CA_PAD_CFG3 ADDRESS 0x001C RW
DIM_CA_PAD_CFG3 RESET_VALUE 0x30300000
	CS_N_IE BIT[31:30] RW  
	CS_N_OE BIT[29:28] RW  
	CK_IE BIT[25] RW  
	CK_OE BIT[24] RW  
	CKE_IE BIT[23:22] RW  
	CKE_OE BIT[21:20] RW  
	CA_IE BIT[19:10] RW  
	CA_OE BIT[9:0] RW  

DIM_CA_PAD_CFG4 ADDRESS 0x0020 RW
DIM_CA_PAD_CFG4 RESET_VALUE 0x00000000
	CS_N_OE_DYN_ENA BIT[31:30] RW  
	CS_N_OE_DYN BIT[29:28] RW  
	CKE_OE_DYN_ENA BIT[23:22] RW  
	CKE_OE_DYN BIT[21:20] RW  
	CA_OE_DYN_ENA BIT[19:10] RW  
	CA_OE_DYN BIT[9:0] RW  

DDRPHY_CA_MISR_CFG ADDRESS 0x0024 RW
DDRPHY_CA_MISR_CFG RESET_VALUE 0x872C56BD
	SEED_VALUE BIT[31:0] RW  

DDRPHY_CA_MISR_EVEN_STATUS ADDRESS 0x0028 R
DDRPHY_CA_MISR_EVEN_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0] R  

DDRPHY_CA_MISR_ODD_STATUS ADDRESS 0x002C R
DDRPHY_CA_MISR_ODD_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0] R  

DIM_CA_CDC_CTLR_CFG0 ADDRESS 0x0030 RW
DIM_CA_CDC_CTLR_CFG0 RESET_VALUE 0x02000000
	ERROR_CODE_UPDATE_EN BIT[25] RW  
	TRACKING_CAL_ENA BIT[24] RW  
	OSC_COUNT_ERR_TOLERANCE BIT[23:20] RW  
	TRACK_CALIB_MODE BIT[19] RW  
	FULL_DELAY BIT[18] RW  
	HW_AUTOCAL_ENA BIT[17] RW  
	SW_TRIG_FULL_CALIB BIT[16] RW  
	OSC_PRE_DIV BIT[13:12] RW  
	TMUX_CHAR BIT[10:0] RW  

DIM_CA_CDC_CTLR_CFG1 ADDRESS 0x0034 RW
DIM_CA_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
	OSC_COUNT_DELAY BIT[26:24] RW  
	STANDBY_DELAY BIT[23:20] RW  
	DEL_MODE_DELAY BIT[18:16] RW  
	OSC_MODE_DELAY BIT[14:12] RW  
	DECODER_DELAY BIT[10:8] RW  
	DIVIDER_DELAY BIT[6:4] RW  
	MULTIPLIER_DELAY BIT[2:0] RW  

DIM_CA_CDC_CAL_TIMER_CFG0 ADDRESS 0x0038 RW
DIM_CA_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
	INVALID_TIMER_ENA BIT[24] RW  
	INVALID_TIMER_VAL BIT[23:20] RW  
	TIMER_ENA BIT[16] RW  
	TIMER_VAL BIT[15:0] RW  

DIM_CA_CDC_CAL_TIMER_CFG1 ADDRESS 0x003C RW
DIM_CA_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
	FF_TIMER_ENA BIT[12] RW  
	FF_TIMER_VAL BIT[9:0] RW  

DIM_CA_CDC_REFCOUNT_CFG ADDRESS 0x0040 RW
DIM_CA_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
	TREF BIT[31:16] RW  
	CCAL_REF_COUNT BIT[13:8] RW  
	FCAL_REF_COUNT BIT[5:0] RW  

DIM_CA_CDC_COARSE_CAL_CFG ADDRESS 0x0044 RW
DIM_CA_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
	CCAL_SUBUNIT_CAPS BIT[12:8] RW  
	CCAL_UNITSTEPS BIT[5:0] RW  

DIM_CA_CDC_RSVD_CFG ADDRESS 0x0048 RW
DIM_CA_CDC_RSVD_CFG RESET_VALUE 0x00000000
	TEMP_FIELD BIT[15:0] RW  

DIM_CA_CDC_OFFSET_CFG ADDRESS 0x004C RW
DIM_CA_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20] RW  
	SUBUNIT_OFFSET_SIGN BIT[19] RW  
	SUBUNIT_OFFSET BIT[16:12] RW  
	UNIT_OFFSET_MODE BIT[8] RW  
	UNIT_OFFSET_SIGN BIT[7] RW  
	UNIT_OFFSET BIT[5:0] RW  

DIM_CA_CDC_DELAY_CFG ADDRESS 0x0050 RW
DIM_CA_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28] RW  
	TARGET_COUNT BIT[27:16] RW  
	DELAY_VAL BIT[11:0] RW  

DIM_CA_CDC_SW_MODE_CFG ADDRESS 0x0054 RW
DIM_CA_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3] RW  
	SW_OSC_MODE BIT[2] RW  
	SW_DA_SEL BIT[1] RW  
	SW_LOAD BIT[0] RW  

DIM_CA_CDC_TEST_CFG ADDRESS 0x0058 RW
DIM_CA_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3] RW  
	CDC_OSC_TEST_EN BIT[2] RW  
	CDC_TEST_EN BIT[1] RW  
	CDC_OUT_ONTEST2 BIT[0] RW  

DIM_CA_CDC_SW_OVRD_CFG ADDRESS 0x005C RW
DIM_CA_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16] RW  
	SW_OVRD_DA1_OSC_EN BIT[11] RW  
	SW_OVRD_DA1_IN_EN BIT[10] RW  
	SW_OVRD_DA0_OSC_EN BIT[9] RW  
	SW_OVRD_DA0_IN_EN BIT[8] RW  
	SW_OVRD_CDC_COUNTER_RST BIT[3] RW  
	SW_OVRD_LOAD_DA_SEL BIT[2] RW  
	SW_OVRD_ACTV_DA_SEL BIT[1] RW  
	SW_OVRD_ENA BIT[0] RW  

DIM_CA_CDC_STATUS0 ADDRESS 0x0070 R
DIM_CA_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24] R  
	SW_REF_GATE_COUNT BIT[23:16] R  
	OSC_COUNT BIT[15:4] R  
	CURR_SEL_DA BIT[3] R  
	CTLR_SM_IDLE BIT[2] R  
	OSC_DONE BIT[1] R  
	CALIBRATION_DONE BIT[0] R  

DIM_CA_CDC_STATUS1 ADDRESS 0x0074 R
DIM_CA_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16] R  
	CURR_TMUX_DELAY BIT[11:0] R  

DIM_CA_CDC_STATUS2 ADDRESS 0x0078 R
DIM_CA_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24] R  
	DA1_UNITSTEPS BIT[21:16] R  
	DA0_SUBUNITS BIT[12:8] R  
	DA0_UNITSTEPS BIT[5:0] R  

DIM_CA_CDC_STATUS3 ADDRESS 0x007C R
DIM_CA_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24] R  
	COUNT_ERROR BIT[23:12] R  
	CURR_TARGET_COUNT BIT[11:0] R  

DIM_CA_IOC_CTLR_CFG ADDRESS 0x00E0 RW
DIM_CA_IOC_CTLR_CFG RESET_VALUE 0x00000000
	CAL_NOW BIT[31] RW  
		NO_OP VALUE 0x0
		START_IOCAL_IMMEDIATELY VALUE 0x1
	IO_CAL_AUTO BIT[30] RW  
	IO_CAL_FF_TIMER_EN BIT[29] RW  
	IO_CAL_BANDGAP_DYN_CTRL BIT[28] RW  
	SW_FFCLK_ON BIT[25] RW  
	LV_MODE BIT[24] RW  
		ENUM_1_8V VALUE 0x0
		NON_1_8V VALUE 0x1
	MARGIN_LOAD BIT[20:16] RW  
		ALWAYS_UPDATE VALUE 0x00
	IMP_SEL BIT[13:12] RW  
	PN_SEL_CA BIT[10] RW  
	PN_SEL_DATA BIT[9] RW  
	CAL_USE_LAST BIT[8] RW  
		START_FROM_A_FIXED_VALUES_SPECIFIED_IN_IOC_CTLR_PNCNT_CFG VALUE 0x0
		START_FROM_PREVIOUS_IOCAL_PNCNT_RESULTS VALUE 0x1
	SAMPLE_POINT BIT[6:4] RW  
		ENUM_1 VALUE 0x0
		ENUM_3 VALUE 0x1
		ENUM_5 VALUE 0x2
		ENUM_7 VALUE 0x3
		ENUM_9 VALUE 0x4
		ENUM_11 VALUE 0x5
		ENUM_13 VALUE 0x6
		ENUM_15 VALUE 0x7
	DDR_MODE1 BIT[3] RW  
	DDR_MODE0 BIT[2] RW  
	BANDGAP_ENA1 BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BANDGAP_ENA0 BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DIM_CA_IOC_CTLR_PNCNT_CFG ADDRESS 0x00E4 RW
DIM_CA_IOC_CTLR_PNCNT_CFG RESET_VALUE 0x00000000
	NCNT_INIT_CSR BIT[12:8] RW  
	PCNT_INIT_CSR BIT[4:0] RW  

DIM_CA_IOC_CTLR_TIMER_CFG ADDRESS 0x00E8 RW
DIM_CA_IOC_CTLR_TIMER_CFG RESET_VALUE 0x00000000
	TIMER_PERIOD BIT[31:16] RW  
	FF_TIMER_PERIOD BIT[15:0] RW  
		INVALID VALUE 0x0000

DIM_CA_IOC_CTLR_TIMER_STATUS ADDRESS 0x00EC R
DIM_CA_IOC_CTLR_TIMER_STATUS RESET_VALUE 0x00000000
	TIMER_STATUS BIT[15:0] R  

DIM_CA_IOC_CTLR_CHAR_CFG ADDRESS 0x00F0 RW
DIM_CA_IOC_CTLR_CHAR_CFG RESET_VALUE 0x00000000
	SM_BYP_ENA BIT[16] RW  
		NON_BYPASS_STATE_MACHINE_CONTROLS_IOCAL_PAD_INPUTS VALUE 0x0
		BYPASS_THIS_REGISTER_CONTROLS_IOCAL_PAD_INPUTS VALUE 0x1
	SM_BYP_N_ENA BIT[15] RW  
		DEASSERTED VALUE 0x0
		ASSERTED VALUE 0x1
	SM_BYP_NCNT BIT[12:8] RW  
		COUNT_0 VALUE 0x00
	SM_BYP_P_ENA BIT[7] RW  
		DEASSERTED VALUE 0x0
		ASSERTED VALUE 0x1
	SM_BYP_PCNT BIT[4:0] RW  
		COUNT_0 VALUE 0x00

DIM_CA_IOC_CTLR_STATUS ADDRESS 0x00F4 R
DIM_CA_IOC_CTLR_STATUS RESET_VALUE 0x00011010
	INIT_IOCAL_DONE BIT[31] R  
		INIT_CAL_NEVER_DONE VALUE 0x0
		INIT_CAL_FINISHED VALUE 0x1
	IOCAL_DONE_D BIT[18] R  
		IN_PROGRESS VALUE 0x0
		FINISHED VALUE 0x1
	IOCAL_BUSY BIT[17] R  
		IDLE VALUE 0x0
		BUSY VALUE 0x1
	SYNC_COMP BIT[16] R  
	NCNT_HOLD BIT[12:8] R  
	PCNT_HOLD BIT[4:0] R  

DIM_CA_CA_IOC_SLV_CFG ADDRESS 0x0100 RW
DIM_CA_CA_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31] RW  
		OVERRIDE VALUE 0x0
		AUTO_CAL VALUE 0x1
	NCNT_SW_VAL BIT[28:24] RW  
	PCNT_SW_VAL BIT[20:16] RW  
	NCNT_OFFSET_SIGN BIT[15] RW  
		ADD VALUE 0x0
		SUBTRACT VALUE 0x1
	NCNT_SW_OFFSET BIT[12:8] RW  
		COUNT_0 VALUE 0x00
	PCNT_OFFSET_SIGN BIT[7] RW  
		ADD VALUE 0x0
		SUBTRACT VALUE 0x1
	PCNT_SW_OFFSET BIT[4:0] RW  
		COUNT_0 VALUE 0x00

DIM_CA_CA_IOC_SLV_STATUS ADDRESS 0x0104 R
DIM_CA_CA_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8] R  
	PAD_PCNT BIT[4:0] R  

DIM_CA_CK_IOC_SLV_CFG ADDRESS 0x0110 RW
DIM_CA_CK_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31] RW  
		OVERRIDE VALUE 0x0
		AUTO_CAL VALUE 0x1
	NCNT_SW_VAL BIT[28:24] RW  
	PCNT_SW_VAL BIT[20:16] RW  
	NCNT_OFFSET_SIGN BIT[15] RW  
		ADD VALUE 0x0
		SUBTRACT VALUE 0x1
	NCNT_SW_OFFSET BIT[12:8] RW  
		COUNT_0 VALUE 0x00
	PCNT_OFFSET_SIGN BIT[7] RW  
		ADD VALUE 0x0
		SUBTRACT VALUE 0x1
	PCNT_SW_OFFSET BIT[4:0] RW  
		COUNT_0 VALUE 0x00

DIM_CA_CK_IOC_SLV_STATUS ADDRESS 0x0114 R
DIM_CA_CK_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8] R  
	PAD_PCNT BIT[4:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.EBI1_PHY_CFG.DIM_D00_DDRPHY_DQ (level 2)
----------------------------------------------------------------------------------------
dim_d00_ddrphy_dq MODULE OFFSET=EBI1_PHY_CFG+0x00000800 MAX=EBI1_PHY_CFG+0x00000933 APRE=DIM_D00_ SPRE=DIM_D00_

DIM_DQ_TOP_CFG ADDRESS 0x0000 RW
DIM_DQ_TOP_CFG RESET_VALUE 0x00000031
	DQ_LB_MODE_SEL BIT[30] RW  
	DQ_LB_MODE_EN BIT[29] RW  
	MISR_EN_OVRD BIT[28] RW  
	MISR_DATA_CLK_SEL BIT[27] RW  
	CDC_LDO_EN BIT[26] RW  
	CDC_SWITCH_RC_EN BIT[25] RW  
	CDC_SWITCH_BYPASS_OFF BIT[24] RW  
	DEBUG_BUS_SEL BIT[13] RW  
	DEBUG_BUS_EN BIT[12] RW  
	CDC_TEST_EN BIT[8] RW  
	WR_PIPE_EXTEND1 BIT[5] RW  
	WR_PIPE_EXTEND0 BIT[4] RW  
	WR_CLK_SEL BIT[0] RW  

DIM_DQ_HW_INFO ADDRESS 0x0004 R
DIM_DQ_HW_INFO RESET_VALUE 0x00016007
	CORE_ID BIT[19:16] R  
	MAJOR_REV BIT[15:12] R  
	BRANCH_REV BIT[11:8] R  
	MINOR_REV BIT[7:0] R  

DIM_DQ_HW_VERSION ADDRESS 0x0008 R
DIM_DQ_HW_VERSION RESET_VALUE 0x10050002
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

DIM_DQ_PAD_CFG0 ADDRESS 0x0010 RW
DIM_DQ_PAD_CFG0 RESET_VALUE 0xE0222240
	DQ_DDR_MODE1 BIT[31] RW  
	DQ_DDR_MODE0 BIT[30] RW  
	DQ_LV_MODE BIT[29] RW  
	DQ_ODT_ENA BIT[28] RW  
	DQ_ODT BIT[27:26] RW  
	DQ_PULL_B BIT[25:24] RW  
	DQ_NSLEW BIT[21:20] RW  
	DQ_PSLEW BIT[17:16] RW  
	DQ_NRXDEL BIT[13:12] RW  
	DQ_PRXDEL BIT[9:8] RW  
	DQ_VM_SHIFT_ENA BIT[7] RW  
	DQ_ROUT BIT[6:4] RW  
	DQ_DCC BIT[2:0] RW  

DIM_DQ_PAD_CFG1 ADDRESS 0x0014 RW
DIM_DQ_PAD_CFG1 RESET_VALUE 0xE0222240
	DQS_DDR_MODE1 BIT[31] RW  
	DQS_DDR_MODE0 BIT[30] RW  
	DQS_LV_MODE BIT[29] RW  
	DQS_ODT_ENA BIT[28] RW  
	DQS_ODT BIT[27:26] RW  
	DQS_PULL BIT[25:24] RW  
	DQS_NSLEW BIT[21:20] RW  
	DQS_PSLEW BIT[17:16] RW  
	DQS_NRXDEL BIT[13:12] RW  
	DQS_PRXDEL BIT[9:8] RW  
	DQS_VM_SHIFT_ENA BIT[7] RW  
	DQS_ROUT BIT[6:4] RW  
	DQS_DCC BIT[2:0] RW  

DIM_DQ_PAD_CFG2 ADDRESS 0x0018 RW
DIM_DQ_PAD_CFG2 RESET_VALUE 0x1000000A
	VREF_LDO_ENA BIT[29] RW  
	VREF_PASSGATE_ENA BIT[28] RW  
	VREF_SP_OUT BIT[27:24] RW  
	VREF_SP_IN BIT[21:18] RW  
	VREF_BYPASS_ENA BIT[17] RW  
	VREF_RDIV_ENA BIT[16] RW  
	VREF_PULLDN_SPEED_CNTL BIT[13:8] RW  
	VREF_LEVEL_CNTL BIT[5:0] RW  

DIM_DQ_DQ_SMT_STATUS ADDRESS 0x001C R
DIM_DQ_DQ_SMT_STATUS RESET_VALUE 0x00000000
	DIM_DQ_DQ_SMT_STATUS BIT[7:0] R  

DIM_DQ_PAD_CFG3 ADDRESS 0x0020 RW
DIM_DQ_PAD_CFG3 RESET_VALUE 0x1000FF11
	DQS_DIFF_MODE BIT[28] RW  
	DQ_ODT_ENA1 BIT[23] RW  
	DQ_ODT_ENA0 BIT[22] RW  
	DQ_ODT BIT[21:20] RW  
	DQS_ODT_ENA1 BIT[19] RW  
	DQS_ODT_ENA0 BIT[18] RW  
	DQS_ODT BIT[17:16] RW  
	DQ_IE_OE BIT[15:8] RW  
	DQS_IE_OE BIT[4] RW  
	DM_IE BIT[1] RW  
	DM_OE BIT[0] RW  

DDRPHY_DQ_MISR_CFG ADDRESS 0x000C RW
DDRPHY_DQ_MISR_CFG RESET_VALUE 0x872C56BD
	SEED_VALUE BIT[31:0] RW  

DDRPHY_DQ_MISR_EVEN_STATUS ADDRESS 0x0028 R
DDRPHY_DQ_MISR_EVEN_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0] R  

DDRPHY_DQ_MISR_ODD_STATUS ADDRESS 0x002C R
DDRPHY_DQ_MISR_ODD_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0] R  

DIM_DQ_CDC_CTLR_CFG0 ADDRESS 0x0030 RW
DIM_DQ_CDC_CTLR_CFG0 RESET_VALUE 0x02000000
	ERROR_CODE_UPDATE_EN BIT[26] RW  
	STAGGER_CAL_ENA BIT[25] RW  
	TRACKING_CAL_ENA BIT[24] RW  
	OSC_COUNT_ERR_TOLERANCE BIT[23:20] RW  
	TRACK_CALIB_MODE BIT[19] RW  
	FULL_DELAY BIT[18] RW  
	HW_AUTOCAL_ENA BIT[17] RW  
	SW_TRIG_FULL_CALIB BIT[16] RW  
	OSC_PRE_DIV BIT[13:12] RW  
	TMUX_CHAR BIT[10:0] RW  

DIM_DQ_CDC_CTLR_CFG1 ADDRESS 0x0034 RW
DIM_DQ_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
	OSC_COUNT_DELAY BIT[26:24] RW  
	STANDBY_DELAY BIT[23:20] RW  
	DEL_MODE_DELAY BIT[18:16] RW  
	OSC_MODE_DELAY BIT[14:12] RW  
	DECODER_DELAY BIT[10:8] RW  
	DIVIDER_DELAY BIT[6:4] RW  
	MULTIPLIER_DELAY BIT[2:0] RW  

DIM_DQ_CDC_CAL_TIMER_CFG0 ADDRESS 0x0038 RW
DIM_DQ_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
	INVALID_TIMER_ENA BIT[24] RW  
	INVALID_TIMER_VAL BIT[23:20] RW  
	TIMER_ENA BIT[16] RW  
	TIMER_VAL BIT[15:0] RW  

DIM_DQ_CDC_CAL_TIMER_CFG1 ADDRESS 0x003C RW
DIM_DQ_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
	FF_TIMER_ENA BIT[12] RW  
	FF_TIMER_VAL BIT[9:0] RW  

DIM_DQ_CDC_REFCOUNT_CFG ADDRESS 0x0040 RW
DIM_DQ_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
	TREF BIT[31:16] RW  
	CCAL_REF_COUNT BIT[13:8] RW  
	FCAL_REF_COUNT BIT[5:0] RW  

DIM_DQ_CDC_COARSE_CAL_CFG ADDRESS 0x0044 RW
DIM_DQ_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
	CCAL_SUBUNIT_CAPS BIT[12:8] RW  
	CCAL_UNITSTEPS BIT[5:0] RW  

DIM_DQ_CDC_RSVD_CFG ADDRESS 0x0048 RW
DIM_DQ_CDC_RSVD_CFG RESET_VALUE 0x00000000
	TEMP_FIELD BIT[15:0] RW  

DIM_DQ_RD_CDC_OFFSET_CFG ADDRESS 0x004C RW
DIM_DQ_RD_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20] RW  
	SUBUNIT_OFFSET_SIGN BIT[19] RW  
	SUBUNIT_OFFSET BIT[16:12] RW  
	UNIT_OFFSET_MODE BIT[8] RW  
	UNIT_OFFSET_SIGN BIT[7] RW  
	UNIT_OFFSET BIT[5:0] RW  

DIM_DQ_RD_CDC_DELAY_CFG ADDRESS 0x0050 RW
DIM_DQ_RD_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28] RW  
	TARGET_COUNT BIT[27:16] RW  
	DELAY_VAL BIT[11:0] RW  

DIM_DQ_RD_CDC_SW_MODE_CFG ADDRESS 0x0054 RW
DIM_DQ_RD_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3] RW  
	SW_OSC_MODE BIT[2] RW  
	SW_DA_SEL BIT[1] RW  
	SW_LOAD BIT[0] RW  

DIM_DQ_RD_CDC_TEST_CFG ADDRESS 0x0058 RW
DIM_DQ_RD_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3] RW  
	CDC_OSC_TEST_EN BIT[2] RW  
	CDC_TEST_EN BIT[1] RW  
	CDC_OUT_ONTEST2 BIT[0] RW  

DIM_DQ_RD_CDC_SW_OVRD_CFG ADDRESS 0x005C RW
DIM_DQ_RD_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16] RW  
	SW_OVRD_DA1_OSC_EN BIT[11] RW  
	SW_OVRD_DA1_IN_EN BIT[10] RW  
	SW_OVRD_DA0_OSC_EN BIT[9] RW  
	SW_OVRD_DA0_IN_EN BIT[8] RW  
	SW_OVRD_CDC_COUNTER_RST BIT[3] RW  
	SW_OVRD_LOAD_DA_SEL BIT[2] RW  
	SW_OVRD_ACTV_DA_SEL BIT[1] RW  
	SW_OVRD_ENA BIT[0] RW  

DIM_DQ_RD_CDC_SLAVE_DDA_CFG ADDRESS 0x0060 RW
DIM_DQ_RD_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
	SLAV_DDA_OFFSET_MODE BIT[17] RW  
	SLAV_DDA_OFFSET_SIGN BIT[16] RW  
	SLAVE_DDA_OFFSET BIT[15:12] RW  
	SLAVE_DDA_DELAY BIT[10:0] RW  

DIM_DQ_RD_CDC_STATUS0 ADDRESS 0x0070 R
DIM_DQ_RD_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24] R  
	SW_REF_GATE_COUNT BIT[23:16] R  
	OSC_COUNT BIT[15:4] R  
	CURR_SEL_DA BIT[3] R  
	CTLR_SM_IDLE BIT[2] R  
	OSC_DONE BIT[1] R  
	CALIBRATION_DONE BIT[0] R  

DIM_DQ_RD_CDC_STATUS1 ADDRESS 0x0074 R
DIM_DQ_RD_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16] R  
	CURR_TMUX_DELAY BIT[11:0] R  

DIM_DQ_RD_CDC_STATUS2 ADDRESS 0x0078 R
DIM_DQ_RD_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24] R  
	DA1_UNITSTEPS BIT[21:16] R  
	DA0_SUBUNITS BIT[12:8] R  
	DA0_UNITSTEPS BIT[5:0] R  

DIM_DQ_RD_CDC_STATUS3 ADDRESS 0x007C R
DIM_DQ_RD_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24] R  
	COUNT_ERROR BIT[23:12] R  
	CURR_TARGET_COUNT BIT[11:0] R  

DIM_DQ_RD_CDC_STATUS4 ADDRESS 0x0080 R
DIM_DQ_RD_CDC_STATUS4 RESET_VALUE 0x000000FF
	SLAVE_DDA_DA1_TAPS BIT[7:4] R  
	SLAVE_DDA_DA0_TAPS BIT[3:0] R  

DIM_DQ_WR_CDC_OFFSET_CFG ADDRESS 0x00AC RW
DIM_DQ_WR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20] RW  
	SUBUNIT_OFFSET_SIGN BIT[19] RW  
	SUBUNIT_OFFSET BIT[16:12] RW  
	UNIT_OFFSET_MODE BIT[8] RW  
	UNIT_OFFSET_SIGN BIT[7] RW  
	UNIT_OFFSET BIT[5:0] RW  

DIM_DQ_WR_CDC_DELAY_CFG ADDRESS 0x00B0 RW
DIM_DQ_WR_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28] RW  
	TARGET_COUNT BIT[27:16] RW  
	DELAY_VAL BIT[11:0] RW  

DIM_DQ_WR_CDC_SW_MODE_CFG ADDRESS 0x00B4 RW
DIM_DQ_WR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3] RW  
	SW_OSC_MODE BIT[2] RW  
	SW_DA_SEL BIT[1] RW  
	SW_LOAD BIT[0] RW  

DIM_DQ_WR_CDC_TEST_CFG ADDRESS 0x00B8 RW
DIM_DQ_WR_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3] RW  
	CDC_OSC_TEST_EN BIT[2] RW  
	CDC_TEST_EN BIT[1] RW  
	CDC_OUT_ONTEST2 BIT[0] RW  

DIM_DQ_WR_CDC_SW_OVRD_CFG ADDRESS 0x00BC RW
DIM_DQ_WR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16] RW  
	SW_OVRD_DA1_OSC_EN BIT[11] RW  
	SW_OVRD_DA1_IN_EN BIT[10] RW  
	SW_OVRD_DA0_OSC_EN BIT[9] RW  
	SW_OVRD_DA0_IN_EN BIT[8] RW  
	SW_OVRD_CDC_COUNTER_RST BIT[3] RW  
	SW_OVRD_LOAD_DA_SEL BIT[2] RW  
	SW_OVRD_ACTV_DA_SEL BIT[1] RW  
	SW_OVRD_ENA BIT[0] RW  

DIM_DQ_WR_CDC_STATUS0 ADDRESS 0x00D0 R
DIM_DQ_WR_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24] R  
	SW_REF_GATE_COUNT BIT[23:16] R  
	OSC_COUNT BIT[15:4] R  
	CURR_SEL_DA BIT[3] R  
	CTLR_SM_IDLE BIT[2] R  
	OSC_DONE BIT[1] R  
	CALIBRATION_DONE BIT[0] R  

DIM_DQ_WR_CDC_STATUS1 ADDRESS 0x00D4 R
DIM_DQ_WR_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16] R  
	CURR_TMUX_DELAY BIT[11:0] R  

DIM_DQ_WR_CDC_STATUS2 ADDRESS 0x00D8 R
DIM_DQ_WR_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24] R  
	DA1_UNITSTEPS BIT[21:16] R  
	DA0_SUBUNITS BIT[12:8] R  
	DA0_UNITSTEPS BIT[5:0] R  

DIM_DQ_WR_CDC_STATUS3 ADDRESS 0x00DC R
DIM_DQ_WR_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24] R  
	COUNT_ERROR BIT[23:12] R  
	CURR_TARGET_COUNT BIT[11:0] R  

DIM_DQ_DQ_IOC_SLV_CFG ADDRESS 0x0100 RW
DIM_DQ_DQ_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31] RW  
	NCNT_SW_VAL BIT[28:24] RW  
	PCNT_SW_VAL BIT[20:16] RW  
	NCNT_OFFSET_SIGN BIT[15] RW  
	NCNT_SW_OFFSET BIT[12:8] RW  
	PCNT_OFFSET_SIGN BIT[7] RW  
	PCNT_SW_OFFSET BIT[4:0] RW  

DIM_DQ_DQ_IOC_SLV_STATUS ADDRESS 0x0104 R
DIM_DQ_DQ_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8] R  
	PAD_PCNT BIT[4:0] R  

DIM_DQ_DQS_IOC_SLV_CFG ADDRESS 0x0110 RW
DIM_DQ_DQS_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31] RW  
	NCNT_SW_VAL BIT[28:24] RW  
	PCNT_SW_VAL BIT[20:16] RW  
	NCNT_OFFSET_SIGN BIT[15] RW  
	NCNT_SW_OFFSET BIT[12:8] RW  
	PCNT_OFFSET_SIGN BIT[7] RW  
	PCNT_SW_OFFSET BIT[4:0] RW  

DIM_DQ_DQS_IOC_SLV_STATUS ADDRESS 0x0114 R
DIM_DQ_DQS_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8] R  
	PAD_PCNT BIT[4:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.EBI1_PHY_CFG.DIM_D01_DDRPHY_DQ (level 2)
----------------------------------------------------------------------------------------
dim_d01_ddrphy_dq MODULE OFFSET=EBI1_PHY_CFG+0x00001000 MAX=EBI1_PHY_CFG+0x00001133 APRE=DIM_D01_ SPRE=DIM_D01_

DIM_DQ_TOP_CFG ADDRESS 0x0000 RW
DIM_DQ_TOP_CFG RESET_VALUE 0x00000031
	DQ_LB_MODE_SEL BIT[30] RW  
	DQ_LB_MODE_EN BIT[29] RW  
	MISR_EN_OVRD BIT[28] RW  
	MISR_DATA_CLK_SEL BIT[27] RW  
	CDC_LDO_EN BIT[26] RW  
	CDC_SWITCH_RC_EN BIT[25] RW  
	CDC_SWITCH_BYPASS_OFF BIT[24] RW  
	DEBUG_BUS_SEL BIT[13] RW  
	DEBUG_BUS_EN BIT[12] RW  
	CDC_TEST_EN BIT[8] RW  
	WR_PIPE_EXTEND1 BIT[5] RW  
	WR_PIPE_EXTEND0 BIT[4] RW  
	WR_CLK_SEL BIT[0] RW  

DIM_DQ_HW_INFO ADDRESS 0x0004 R
DIM_DQ_HW_INFO RESET_VALUE 0x00016007
	CORE_ID BIT[19:16] R  
	MAJOR_REV BIT[15:12] R  
	BRANCH_REV BIT[11:8] R  
	MINOR_REV BIT[7:0] R  

DIM_DQ_HW_VERSION ADDRESS 0x0008 R
DIM_DQ_HW_VERSION RESET_VALUE 0x10050002
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

DIM_DQ_PAD_CFG0 ADDRESS 0x0010 RW
DIM_DQ_PAD_CFG0 RESET_VALUE 0xE0222240
	DQ_DDR_MODE1 BIT[31] RW  
	DQ_DDR_MODE0 BIT[30] RW  
	DQ_LV_MODE BIT[29] RW  
	DQ_ODT_ENA BIT[28] RW  
	DQ_ODT BIT[27:26] RW  
	DQ_PULL_B BIT[25:24] RW  
	DQ_NSLEW BIT[21:20] RW  
	DQ_PSLEW BIT[17:16] RW  
	DQ_NRXDEL BIT[13:12] RW  
	DQ_PRXDEL BIT[9:8] RW  
	DQ_VM_SHIFT_ENA BIT[7] RW  
	DQ_ROUT BIT[6:4] RW  
	DQ_DCC BIT[2:0] RW  

DIM_DQ_PAD_CFG1 ADDRESS 0x0014 RW
DIM_DQ_PAD_CFG1 RESET_VALUE 0xE0222240
	DQS_DDR_MODE1 BIT[31] RW  
	DQS_DDR_MODE0 BIT[30] RW  
	DQS_LV_MODE BIT[29] RW  
	DQS_ODT_ENA BIT[28] RW  
	DQS_ODT BIT[27:26] RW  
	DQS_PULL BIT[25:24] RW  
	DQS_NSLEW BIT[21:20] RW  
	DQS_PSLEW BIT[17:16] RW  
	DQS_NRXDEL BIT[13:12] RW  
	DQS_PRXDEL BIT[9:8] RW  
	DQS_VM_SHIFT_ENA BIT[7] RW  
	DQS_ROUT BIT[6:4] RW  
	DQS_DCC BIT[2:0] RW  

DIM_DQ_PAD_CFG2 ADDRESS 0x0018 RW
DIM_DQ_PAD_CFG2 RESET_VALUE 0x1000000A
	VREF_LDO_ENA BIT[29] RW  
	VREF_PASSGATE_ENA BIT[28] RW  
	VREF_SP_OUT BIT[27:24] RW  
	VREF_SP_IN BIT[21:18] RW  
	VREF_BYPASS_ENA BIT[17] RW  
	VREF_RDIV_ENA BIT[16] RW  
	VREF_PULLDN_SPEED_CNTL BIT[13:8] RW  
	VREF_LEVEL_CNTL BIT[5:0] RW  

DIM_DQ_DQ_SMT_STATUS ADDRESS 0x001C R
DIM_DQ_DQ_SMT_STATUS RESET_VALUE 0x00000000
	DIM_DQ_DQ_SMT_STATUS BIT[7:0] R  

DIM_DQ_PAD_CFG3 ADDRESS 0x0020 RW
DIM_DQ_PAD_CFG3 RESET_VALUE 0x1000FF11
	DQS_DIFF_MODE BIT[28] RW  
	DQ_ODT_ENA1 BIT[23] RW  
	DQ_ODT_ENA0 BIT[22] RW  
	DQ_ODT BIT[21:20] RW  
	DQS_ODT_ENA1 BIT[19] RW  
	DQS_ODT_ENA0 BIT[18] RW  
	DQS_ODT BIT[17:16] RW  
	DQ_IE_OE BIT[15:8] RW  
	DQS_IE_OE BIT[4] RW  
	DM_IE BIT[1] RW  
	DM_OE BIT[0] RW  

DDRPHY_DQ_MISR_CFG ADDRESS 0x000C RW
DDRPHY_DQ_MISR_CFG RESET_VALUE 0x872C56BD
	SEED_VALUE BIT[31:0] RW  

DDRPHY_DQ_MISR_EVEN_STATUS ADDRESS 0x0028 R
DDRPHY_DQ_MISR_EVEN_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0] R  

DDRPHY_DQ_MISR_ODD_STATUS ADDRESS 0x002C R
DDRPHY_DQ_MISR_ODD_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0] R  

DIM_DQ_CDC_CTLR_CFG0 ADDRESS 0x0030 RW
DIM_DQ_CDC_CTLR_CFG0 RESET_VALUE 0x02000000
	ERROR_CODE_UPDATE_EN BIT[26] RW  
	STAGGER_CAL_ENA BIT[25] RW  
	TRACKING_CAL_ENA BIT[24] RW  
	OSC_COUNT_ERR_TOLERANCE BIT[23:20] RW  
	TRACK_CALIB_MODE BIT[19] RW  
	FULL_DELAY BIT[18] RW  
	HW_AUTOCAL_ENA BIT[17] RW  
	SW_TRIG_FULL_CALIB BIT[16] RW  
	OSC_PRE_DIV BIT[13:12] RW  
	TMUX_CHAR BIT[10:0] RW  

DIM_DQ_CDC_CTLR_CFG1 ADDRESS 0x0034 RW
DIM_DQ_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
	OSC_COUNT_DELAY BIT[26:24] RW  
	STANDBY_DELAY BIT[23:20] RW  
	DEL_MODE_DELAY BIT[18:16] RW  
	OSC_MODE_DELAY BIT[14:12] RW  
	DECODER_DELAY BIT[10:8] RW  
	DIVIDER_DELAY BIT[6:4] RW  
	MULTIPLIER_DELAY BIT[2:0] RW  

DIM_DQ_CDC_CAL_TIMER_CFG0 ADDRESS 0x0038 RW
DIM_DQ_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
	INVALID_TIMER_ENA BIT[24] RW  
	INVALID_TIMER_VAL BIT[23:20] RW  
	TIMER_ENA BIT[16] RW  
	TIMER_VAL BIT[15:0] RW  

DIM_DQ_CDC_CAL_TIMER_CFG1 ADDRESS 0x003C RW
DIM_DQ_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
	FF_TIMER_ENA BIT[12] RW  
	FF_TIMER_VAL BIT[9:0] RW  

DIM_DQ_CDC_REFCOUNT_CFG ADDRESS 0x0040 RW
DIM_DQ_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
	TREF BIT[31:16] RW  
	CCAL_REF_COUNT BIT[13:8] RW  
	FCAL_REF_COUNT BIT[5:0] RW  

DIM_DQ_CDC_COARSE_CAL_CFG ADDRESS 0x0044 RW
DIM_DQ_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
	CCAL_SUBUNIT_CAPS BIT[12:8] RW  
	CCAL_UNITSTEPS BIT[5:0] RW  

DIM_DQ_CDC_RSVD_CFG ADDRESS 0x0048 RW
DIM_DQ_CDC_RSVD_CFG RESET_VALUE 0x00000000
	TEMP_FIELD BIT[15:0] RW  

DIM_DQ_RD_CDC_OFFSET_CFG ADDRESS 0x004C RW
DIM_DQ_RD_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20] RW  
	SUBUNIT_OFFSET_SIGN BIT[19] RW  
	SUBUNIT_OFFSET BIT[16:12] RW  
	UNIT_OFFSET_MODE BIT[8] RW  
	UNIT_OFFSET_SIGN BIT[7] RW  
	UNIT_OFFSET BIT[5:0] RW  

DIM_DQ_RD_CDC_DELAY_CFG ADDRESS 0x0050 RW
DIM_DQ_RD_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28] RW  
	TARGET_COUNT BIT[27:16] RW  
	DELAY_VAL BIT[11:0] RW  

DIM_DQ_RD_CDC_SW_MODE_CFG ADDRESS 0x0054 RW
DIM_DQ_RD_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3] RW  
	SW_OSC_MODE BIT[2] RW  
	SW_DA_SEL BIT[1] RW  
	SW_LOAD BIT[0] RW  

DIM_DQ_RD_CDC_TEST_CFG ADDRESS 0x0058 RW
DIM_DQ_RD_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3] RW  
	CDC_OSC_TEST_EN BIT[2] RW  
	CDC_TEST_EN BIT[1] RW  
	CDC_OUT_ONTEST2 BIT[0] RW  

DIM_DQ_RD_CDC_SW_OVRD_CFG ADDRESS 0x005C RW
DIM_DQ_RD_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16] RW  
	SW_OVRD_DA1_OSC_EN BIT[11] RW  
	SW_OVRD_DA1_IN_EN BIT[10] RW  
	SW_OVRD_DA0_OSC_EN BIT[9] RW  
	SW_OVRD_DA0_IN_EN BIT[8] RW  
	SW_OVRD_CDC_COUNTER_RST BIT[3] RW  
	SW_OVRD_LOAD_DA_SEL BIT[2] RW  
	SW_OVRD_ACTV_DA_SEL BIT[1] RW  
	SW_OVRD_ENA BIT[0] RW  

DIM_DQ_RD_CDC_SLAVE_DDA_CFG ADDRESS 0x0060 RW
DIM_DQ_RD_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
	SLAV_DDA_OFFSET_MODE BIT[17] RW  
	SLAV_DDA_OFFSET_SIGN BIT[16] RW  
	SLAVE_DDA_OFFSET BIT[15:12] RW  
	SLAVE_DDA_DELAY BIT[10:0] RW  

DIM_DQ_RD_CDC_STATUS0 ADDRESS 0x0070 R
DIM_DQ_RD_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24] R  
	SW_REF_GATE_COUNT BIT[23:16] R  
	OSC_COUNT BIT[15:4] R  
	CURR_SEL_DA BIT[3] R  
	CTLR_SM_IDLE BIT[2] R  
	OSC_DONE BIT[1] R  
	CALIBRATION_DONE BIT[0] R  

DIM_DQ_RD_CDC_STATUS1 ADDRESS 0x0074 R
DIM_DQ_RD_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16] R  
	CURR_TMUX_DELAY BIT[11:0] R  

DIM_DQ_RD_CDC_STATUS2 ADDRESS 0x0078 R
DIM_DQ_RD_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24] R  
	DA1_UNITSTEPS BIT[21:16] R  
	DA0_SUBUNITS BIT[12:8] R  
	DA0_UNITSTEPS BIT[5:0] R  

DIM_DQ_RD_CDC_STATUS3 ADDRESS 0x007C R
DIM_DQ_RD_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24] R  
	COUNT_ERROR BIT[23:12] R  
	CURR_TARGET_COUNT BIT[11:0] R  

DIM_DQ_RD_CDC_STATUS4 ADDRESS 0x0080 R
DIM_DQ_RD_CDC_STATUS4 RESET_VALUE 0x000000FF
	SLAVE_DDA_DA1_TAPS BIT[7:4] R  
	SLAVE_DDA_DA0_TAPS BIT[3:0] R  

DIM_DQ_WR_CDC_OFFSET_CFG ADDRESS 0x00AC RW
DIM_DQ_WR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20] RW  
	SUBUNIT_OFFSET_SIGN BIT[19] RW  
	SUBUNIT_OFFSET BIT[16:12] RW  
	UNIT_OFFSET_MODE BIT[8] RW  
	UNIT_OFFSET_SIGN BIT[7] RW  
	UNIT_OFFSET BIT[5:0] RW  

DIM_DQ_WR_CDC_DELAY_CFG ADDRESS 0x00B0 RW
DIM_DQ_WR_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28] RW  
	TARGET_COUNT BIT[27:16] RW  
	DELAY_VAL BIT[11:0] RW  

DIM_DQ_WR_CDC_SW_MODE_CFG ADDRESS 0x00B4 RW
DIM_DQ_WR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3] RW  
	SW_OSC_MODE BIT[2] RW  
	SW_DA_SEL BIT[1] RW  
	SW_LOAD BIT[0] RW  

DIM_DQ_WR_CDC_TEST_CFG ADDRESS 0x00B8 RW
DIM_DQ_WR_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3] RW  
	CDC_OSC_TEST_EN BIT[2] RW  
	CDC_TEST_EN BIT[1] RW  
	CDC_OUT_ONTEST2 BIT[0] RW  

DIM_DQ_WR_CDC_SW_OVRD_CFG ADDRESS 0x00BC RW
DIM_DQ_WR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16] RW  
	SW_OVRD_DA1_OSC_EN BIT[11] RW  
	SW_OVRD_DA1_IN_EN BIT[10] RW  
	SW_OVRD_DA0_OSC_EN BIT[9] RW  
	SW_OVRD_DA0_IN_EN BIT[8] RW  
	SW_OVRD_CDC_COUNTER_RST BIT[3] RW  
	SW_OVRD_LOAD_DA_SEL BIT[2] RW  
	SW_OVRD_ACTV_DA_SEL BIT[1] RW  
	SW_OVRD_ENA BIT[0] RW  

DIM_DQ_WR_CDC_STATUS0 ADDRESS 0x00D0 R
DIM_DQ_WR_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24] R  
	SW_REF_GATE_COUNT BIT[23:16] R  
	OSC_COUNT BIT[15:4] R  
	CURR_SEL_DA BIT[3] R  
	CTLR_SM_IDLE BIT[2] R  
	OSC_DONE BIT[1] R  
	CALIBRATION_DONE BIT[0] R  

DIM_DQ_WR_CDC_STATUS1 ADDRESS 0x00D4 R
DIM_DQ_WR_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16] R  
	CURR_TMUX_DELAY BIT[11:0] R  

DIM_DQ_WR_CDC_STATUS2 ADDRESS 0x00D8 R
DIM_DQ_WR_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24] R  
	DA1_UNITSTEPS BIT[21:16] R  
	DA0_SUBUNITS BIT[12:8] R  
	DA0_UNITSTEPS BIT[5:0] R  

DIM_DQ_WR_CDC_STATUS3 ADDRESS 0x00DC R
DIM_DQ_WR_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24] R  
	COUNT_ERROR BIT[23:12] R  
	CURR_TARGET_COUNT BIT[11:0] R  

DIM_DQ_DQ_IOC_SLV_CFG ADDRESS 0x0100 RW
DIM_DQ_DQ_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31] RW  
	NCNT_SW_VAL BIT[28:24] RW  
	PCNT_SW_VAL BIT[20:16] RW  
	NCNT_OFFSET_SIGN BIT[15] RW  
	NCNT_SW_OFFSET BIT[12:8] RW  
	PCNT_OFFSET_SIGN BIT[7] RW  
	PCNT_SW_OFFSET BIT[4:0] RW  

DIM_DQ_DQ_IOC_SLV_STATUS ADDRESS 0x0104 R
DIM_DQ_DQ_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8] R  
	PAD_PCNT BIT[4:0] R  

DIM_DQ_DQS_IOC_SLV_CFG ADDRESS 0x0110 RW
DIM_DQ_DQS_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31] RW  
	NCNT_SW_VAL BIT[28:24] RW  
	PCNT_SW_VAL BIT[20:16] RW  
	NCNT_OFFSET_SIGN BIT[15] RW  
	NCNT_SW_OFFSET BIT[12:8] RW  
	PCNT_OFFSET_SIGN BIT[7] RW  
	PCNT_SW_OFFSET BIT[4:0] RW  

DIM_DQ_DQS_IOC_SLV_STATUS ADDRESS 0x0114 R
DIM_DQ_DQS_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8] R  
	PAD_PCNT BIT[4:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.EBI1_PHY_CFG.EBI1_AHB2PHY_SWMAN (level 2)
----------------------------------------------------------------------------------------
ebi1_ahb2phy_swman MODULE OFFSET=EBI1_PHY_CFG+0x0001F000 MAX=EBI1_PHY_CFG+0x0001F3FF APRE=EBI1_ SPRE=EBI1_

HW_VERSION ADDRESS 0x0000 R
HW_VERSION RESET_VALUE 0x00010000
	MAJOR BIT[23:16] R  
	MINOR BIT[15:8] R  
	STEP BIT[7:0] R  

HW_INFO ADDRESS 0x0004 R
HW_INFO RESET_VALUE 0x01000200
	HW_MAJOR BIT[31:24] R  
	HW_BRANCH BIT[23:16] R  
	HW_MINOR BIT[15:8] R  
	HW_ECO BIT[7:0] R  

AHB2PHY_BROADCAST_EN_CFG_LOWER ADDRESS 0x0008 RW
AHB2PHY_BROADCAST_EN_CFG_LOWER RESET_VALUE 0x00000000
	BROADCAST_EN_LOWER BIT[31:0] RW  

AHB2PHY_BROADCAST_EN_CFG_UPPER ADDRESS 0x000C RW
AHB2PHY_BROADCAST_EN_CFG_UPPER RESET_VALUE 0x00000000
	BROADCAST_EN_UPPER BIT[29:0] RW  

AHB2PHY_TOP_CFG ADDRESS 0x0010 RW
AHB2PHY_TOP_CFG RESET_VALUE 0x00000000
	WRITE_WAIT_STATES BIT[5:4] RW  
		NO_WAIT_STATES VALUE 0x0
		ONE_WAIT_STATE VALUE 0x1
		TWO_WAIT_STATES VALUE 0x2
		THREE_WAIT_STATES VALUE 0x3
	READ_WAIT_STATES BIT[1:0] RW  
		NO_WAIT_STATES VALUE 0x0
		ONE_WAIT_STATE VALUE 0x1
		TWO_WAIT_STATES VALUE 0x2
		THREE_WAIT_STATES VALUE 0x3

AHB2PHY_DEBUG_BUS_CFG ADDRESS 0x0014 RW
AHB2PHY_DEBUG_BUS_CFG RESET_VALUE 0x00000000
	DEBUG_BUS_SEL BIT[1:0] RW  
		NONE_OUTPUT_ZERO VALUE 0x0
		SELECT_DEBUG_OUTPUT_ONE VALUE 0x1
		SELECT_DEBUG_OUTPUT_TWO VALUE 0x2
		SELECT_DEBUG_OUTPUT_THREE VALUE 0x3

----------------------------------------------------------------------------------------
-- MODULE TWIZY.EBI1_PHY_CFG.EBI1_AHB2PHY_BROADCAST_SWMAN (level 2)
----------------------------------------------------------------------------------------
ebi1_ahb2phy_broadcast_swman MODULE OFFSET=EBI1_PHY_CFG+0x0001F800 MAX=EBI1_PHY_CFG+0x0001FBFF APRE=EBI1_ SPRE=EBI1_

AHB2PHY_BROADCAST_ADDRESS_SPACE_n(n):(0)-(255) ARRAY 0x00000000+0x4*n
AHB2PHY_BROADCAST_ADDRESS_SPACE_0 ADDRESS 0x0000 RW
AHB2PHY_BROADCAST_ADDRESS_SPACE_0 RESET_VALUE 0x00000000
	BROADCAST_SPACE BIT[31:0] RW   NO_CSR_TEST

----------------------------------------------------------------------------------------
-- BASE TWIZY.A7SS (level 1)
----------------------------------------------------------------------------------------
A7SS BASE 0x0B000000 SIZE=0x00200000 a7ssaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_QGIC2 (level 2)
----------------------------------------------------------------------------------------
apcs_qgic2 MODULE OFFSET=A7SS+0x00000000 MAX=A7SS+0x00005FFF APRE=APCS_ APOST= SPRE=APCS_ SPOST=

GICD_CTLR ADDRESS 0x0000 RW
GICD_CTLR RESET_VALUE 0x00000000
	ENABLE_NS BIT[1] RW  
		CLR VALUE 0x0
		SET VALUE 0x1
	ENABLE BIT[0] RW  
		CLR VALUE 0x0
		SET VALUE 0x1

GICD_TYPER ADDRESS 0x0004 R NO_CSR_TEST
GICD_TYPER RESET_VALUE 0x0000XXXX
	LSPI BIT[15:11] R  
	TZ BIT[10] R  
	CPU_NUM BIT[7:5] R  
	IT_LINES BIT[4:0] R  

GICD_IIDR ADDRESS 0x0008 R
GICD_IIDR RESET_VALUE 0x00001070
	REVISION BIT[15:12] R  
	IMPLEMENTOR BIT[11:0] R  

GICD_ANSACR ADDRESS 0x0020 RW
GICD_ANSACR RESET_VALUE 0x00000000
	GICD_CGCR BIT[0] RW  
		SEC VALUE 0x0
		NS VALUE 0x1

GICD_CGCR ADDRESS 0x0024 RW
GICD_CGCR RESET_VALUE 0x00000000
	TOP BIT[16] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DI_SGI_STATE BIT[3] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DI_PPI_SPI_STATE BIT[2] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DI_DEMET BIT[1] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DI_RD BIT[0] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

GICD_HW_VERSION ADDRESS 0x0030 R
GICD_HW_VERSION RESET_VALUE 0x20000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

GICD_ISRn(n):(0)-(8) ARRAY 0x00000080+0x4*n
GICD_ISR0 ADDRESS 0x0080 RW
GICD_ISR0 RESET_VALUE 0x00000000
	INT_NS BIT[31:0] RW  
		SEC VALUE 0x00000000
		NS VALUE 0x00000001

GICD_ISENABLERn(n):(0)-(8) ARRAY 0x00000100+0x4*n
GICD_ISENABLER0 ADDRESS 0x0100 RC NO_CSR_TEST
GICD_ISENABLER0 RESET_VALUE 0x00000000
	INT BIT[31:0] RW  
		NA VALUE 0x00000000
		SET VALUE 0x00000001

GICD_ICENABLERn(n):(0)-(8) ARRAY 0x00000180+0x4*n
GICD_ICENABLER0 ADDRESS 0x0180 RC NO_CSR_TEST
GICD_ICENABLER0 RESET_VALUE 0x00000000
	INT BIT[31:0] RW  
		NA VALUE 0x00000000
		CLR VALUE 0x00000001

GICD_ISPENDRn(n):(0)-(8) ARRAY 0x00000200+0x4*n
GICD_ISPENDR0 ADDRESS 0x0200 RC NO_CSR_TEST
GICD_ISPENDR0 RESET_VALUE 0x00000000
	INT BIT[31:0] RW  
		NA VALUE 0x00000000
		SET VALUE 0x00000001

GICD_ICPENDRn(n):(0)-(8) ARRAY 0x00000280+0x4*n
GICD_ICPENDR0 ADDRESS 0x0280 RC NO_CSR_TEST
GICD_ICPENDR0 RESET_VALUE 0x00000000
	INT BIT[31:0] RW  
		NA VALUE 0x00000000
		CLR VALUE 0x00000001

GICD_ISACTIVERn(n):(0)-(8) ARRAY 0x00000300+0x4*n
GICD_ISACTIVER0 ADDRESS 0x0300 RW NO_CSR_TEST
GICD_ISACTIVER0 RESET_VALUE 0x00000000
	INT BIT[31:0] RW  
		DO_NOTHING VALUE 0x00000000
		SET VALUE 0x00000001

GICD_ICACTIVERn(n):(0)-(8) ARRAY 0x00000380+0x4*n
GICD_ICACTIVER0 ADDRESS 0x0380 RW NO_CSR_TEST
GICD_ICACTIVER0 RESET_VALUE 0x00000000
	INT BIT[31:0] RW  
		DO_NOTHING VALUE 0x00000000
		CLR VALUE 0x00000001

GICD_IPRIORITYRn(n):(0)-(71) ARRAY 0x00000400+0x4*n
GICD_IPRIORITYR0 ADDRESS 0x0400 RW
GICD_IPRIORITYR0 RESET_VALUE 0x00000000
	INT3 BIT[31:27] RW  
	INT2 BIT[23:19] RW  
	INT1 BIT[15:11] RW  
	INT0 BIT[7:3] RW  

GICD_ITARGETSRn(n):(0)-(71) ARRAY 0x00000800+0x4*n
GICD_ITARGETSR0 ADDRESS 0x0800 RW NO_CSR_TEST
GICD_ITARGETSR0 RESET_VALUE 0x00000000
	INT3 BIT[31:24] RW  
	INT2 BIT[23:16] RW  
	INT1 BIT[15:8] RW  
	INT0 BIT[7:0] RW  

GICD_ICFGRn(n):(0)-(17) ARRAY 0x00000C00+0x4*n
GICD_ICFGR0 ADDRESS 0x0C00 RW NO_CSR_TEST
GICD_ICFGR0 RESET_VALUE 0x55555555
	INT15 BIT[31:30] RW  
	INT14 BIT[29:28] RW  
	INT13 BIT[27:26] RW  
	INT12 BIT[25:24] RW  
	INT11 BIT[23:22] RW  
	INT10 BIT[21:20] RW  
	INT9 BIT[19:18] RW  
	INT8 BIT[17:16] RW  
	INT7 BIT[15:14] RW  
	INT6 BIT[13:12] RW  
	INT5 BIT[11:10] RW  
	INT4 BIT[9:8] RW  
	INT3 BIT[7:6] RW  
	INT2 BIT[5:4] RW  
	INT1 BIT[3:2] RW  
	INT0 BIT[1:0] RW  
		LVL_N_TO_N VALUE 0x0
		LVL_1_TO_N VALUE 0x1
		EDGE_N_TO_N VALUE 0x2
		EDGE_1_TO_N VALUE 0x3

GICD_SGIR ADDRESS 0x0F00 C
GICD_SGIR RESET_VALUE 0x00000000
	T_FILTER BIT[25:24] W  
		LIST VALUE 0x0
		OTHERS VALUE 0x1
		MID VALUE 0x2
		NA VALUE 0x3
	T_LIST BIT[23:16] W  
		CPU0 VALUE 0x01
		CPU1 VALUE 0x02
		CPU2 VALUE 0x04
		CPU3 VALUE 0x08
		CPU4 VALUE 0x10
		CPU5 VALUE 0x20
		CPU6 VALUE 0x40
		CPU7 VALUE 0x80
	SATT BIT[15] W  
		SECURE VALUE 0x0
		NONSECURE VALUE 0x1
	INT_ID BIT[3:0] W  

GICD_CPENDSGIRn(n):(0)-(3) ARRAY 0x00000F10+0x4*n
GICD_CPENDSGIR0 ADDRESS 0x0F10 RW NO_CSR_TEST
GICD_CPENDSGIR0 RESET_VALUE 0x00000000
	SGI3 BIT[31:24] RW  
	SGI2 BIT[23:16] RW  
	SGI1 BIT[15:8] RW  
	SGI0 BIT[7:0] RW  

GICD_SPENDSGIRn(n):(0)-(3) ARRAY 0x00000F20+0x4*n
GICD_SPENDSGIR0 ADDRESS 0x0F20 RW NO_CSR_TEST
GICD_SPENDSGIR0 RESET_VALUE 0x00000000
	SGI3 BIT[31:24] RW  
	SGI2 BIT[23:16] RW  
	SGI1 BIT[15:8] RW  
	SGI0 BIT[7:0] RW  

GICD_PIDR0 ADDRESS 0x0FD0 R
GICD_PIDR0 RESET_VALUE 0x00000090
	PART_NUM BIT[7:0] R  

GICD_PIDR1 ADDRESS 0x0FD4 R
GICD_PIDR1 RESET_VALUE 0x00000003
	DESIGNER BIT[7:4] R  
	PART_NUM BIT[3:0] R  

GICD_PIDR2 ADDRESS 0x0FD8 R
GICD_PIDR2 RESET_VALUE 0x0000002F
	ARCH_VERSION BIT[7:4] R  
	USES_JEP_CODE BIT[3] R  
	DESIGNER BIT[2:0] R  

GICD_PIDR3 ADDRESS 0x0FDC R
GICD_PIDR3 RESET_VALUE 0x00000000
	REVISION BIT[7:4] R  

GICD_PIDR4 ADDRESS 0x0FE0 R
GICD_PIDR4 RESET_VALUE 0x00000000
	DESIGNER BIT[3:0] R  

GICD_PIDR5 ADDRESS 0x0FE4 R
GICD_PIDR5 RESET_VALUE 0x00000000
	RESRVD_BY_ARM BIT[7:0] R  

GICD_PIDR6 ADDRESS 0x0FE8 R
GICD_PIDR6 RESET_VALUE 0x00000000
	RESRVD_BY_ARM BIT[7:0] R  

GICD_PIDR7 ADDRESS 0x0FEC R
GICD_PIDR7 RESET_VALUE 0x00000000
	RESRVD_BY_ARM BIT[7:0] R  

GICD_CIDR0 ADDRESS 0x0FF0 R
GICD_CIDR0 RESET_VALUE 0x0000000D
	COMP_ID_0 BIT[7:0] R  

GICD_CIDR1 ADDRESS 0x0FF4 R
GICD_CIDR1 RESET_VALUE 0x000000F0
	COMP_ID_1 BIT[7:0] R  

GICD_CIDR2 ADDRESS 0x0FF8 R
GICD_CIDR2 RESET_VALUE 0x00000005
	COMP_ID_2 BIT[7:0] R  

GICD_CIDR3 ADDRESS 0x0FFC R
GICD_CIDR3 RESET_VALUE 0x000000B1
	COMP_ID_3 BIT[7:0] R  

GICH_HCR ADDRESS 0x1000 RW NO_CSR_TEST
GICH_HCR RESET_VALUE 0x00000000
	EOICOUNT BIT[31:27] RW  
	VDG1IE BIT[7] RW  
		CLR VALUE 0x0
		SET VALUE 0x1
	VEG1IE BIT[6] RW  
		CLR VALUE 0x0
		SET VALUE 0x1
	VDG0IE BIT[5] RW  
		CLR VALUE 0x0
		SET VALUE 0x1
	VEG0IE BIT[4] RW  
		CLR VALUE 0x0
		SET VALUE 0x1
	NPIE BIT[3] RW  
		CLR VALUE 0x0
		SET VALUE 0x1
	SKIDIE BIT[2] RW  
		CLR VALUE 0x0
		SET VALUE 0x1
	UIE BIT[1] RW  
		CLR VALUE 0x0
		SET VALUE 0x1
	EN BIT[0] RW  
		CLR VALUE 0x0
		SET VALUE 0x1

GICH_VTR ADDRESS 0x1004 R
GICH_VTR RESET_VALUE 0x90000003
	PRIBITS BIT[31:29] R  
	PREBITS BIT[28:26] R  
	LISTREGS BIT[5:0] R  

GICH_VMCR ADDRESS 0x1008 RW NO_CSR_TEST
GICH_VMCR RESET_VALUE 0x004C0000
	VMPMR BIT[31:27] RW  
	VMG0BP BIT[23:21] RW  
	VMG1BP BIT[20:18] RW  
	VEM BIT[9] RW  
	VMGBPR BIT[4] RW  
	VMFIQEN BIT[3] RW  
	VMACKCTL BIT[2] RW  
	VMENABLE_G1 BIT[1] RW  
	VMENABLE_G0 BIT[0] RW  

GICH_MISR ADDRESS 0x1010 R NO_CSR_TEST
GICH_MISR RESET_VALUE 0x00000000
	VDNSI BIT[7] R  
	VENSI BIT[6] R  
	VDSI BIT[5] R  
	VESI BIT[4] R  
	NPI BIT[3] R  
	SKIDI BIT[2] R  
	UI BIT[1] R  
	EI BIT[0] R  

GICH_EISR ADDRESS 0x1020 R NO_CSR_TEST
GICH_EISR RESET_VALUE 0x00000000
	LR BIT[3:0] R  
		NOT_EOI VALUE 0x0
		EOI VALUE 0x1

GICH_ELRSR ADDRESS 0x1030 R NO_CSR_TEST
GICH_ELRSR RESET_VALUE 0x0000000F
	LR BIT[3:0] R  
		NOT_EMPTY VALUE 0x0
		EMPTY VALUE 0x1

GICH_APR ADDRESS 0x10F0 RW NO_CSR_TEST
GICH_APR RESET_VALUE 0x00000000
	PRI BIT[31:0] RW  
		INACTIVE VALUE 0x00000000
		ACTIVE VALUE 0x00000001

GICH_LRn(n):(0)-(3) ARRAY 0x00001100+0x4*n
GICH_LR0 ADDRESS 0x1100 RW
GICH_LR0 RESET_VALUE 0x00000000
	HW BIT[31] RW  
	GRP BIT[30] RW  
	STATE BIT[29:28] RW  
		IDL VALUE 0x0
		PNA VALUE 0x1
		A VALUE 0x2
		PA VALUE 0x3
	PRI BIT[27:23] RW  
	PHY_ID BIT[19:10] RW  
	VIRTL_ID BIT[9:0] RW  

GICH_SW_LR ADDRESS 0x1120 RW NO_CSR_TEST
GICH_SW_LR RESET_VALUE 0x00000000
	EI BIT[19] RW  
	CPUID BIT[12:10] RW  

GICC_CTLR ADDRESS 0x2000 RW
GICC_CTLR RESET_VALUE 0x00000000
	EOIMODENS BIT[10] RW  
	EOIMODE BIT[9] RW  
		PD_AND_DI VALUE 0x0
		PD VALUE 0x1
	IRQBYPDISABLENS BIT[8] RW  
	FIQBYPDISABLENS BIT[7] RW  
	IRQBYPDISABLE BIT[6] RW  
		CLR VALUE 0x0
		SET VALUE 0x1
	FIQBYPDISABLE BIT[5] RW  
		CLR VALUE 0x0
		SET VALUE 0x1
	SBPR BIT[4] RW  
		BANKED VALUE 0x0
		RESTRICTED VALUE 0x1
	S_DEST BIT[3] RW  
		IRQ VALUE 0x0
		FIQ VALUE 0x1
	ACKCTL BIT[2] RW  
		DISABLE_ACK_OF_NS_PENDING VALUE 0x0
		ENABLE_ACK_OF_NS_PENDING VALUE 0x1
	ENABLE_NS BIT[1] RW  
		CLR VALUE 0x0
		SET VALUE 0x1
	ENABLE BIT[0] RW  
		CLR VALUE 0x0
		SET VALUE 0x1

GICC_PMR ADDRESS 0x2004 RW
GICC_PMR RESET_VALUE 0x00000000
	LEVEL BIT[7:3] RW  

GICC_BPR ADDRESS 0x2008 RW NO_CSR_TEST
GICC_BPR RESET_VALUE 0x00000002
	VAL BIT[2:0] RW  

GICC_IAR ADDRESS 0x200C R NO_CSR_TEST
GICC_IAR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10] R  
	INT_ID BIT[9:0] R  

GICC_EOIR ADDRESS 0x2010 C NO_CSR_TEST
GICC_EOIR RESET_VALUE 0x00000000
	CPU_ID BIT[12:10] W  
	INT_ID BIT[9:0] W  

GICC_RPR ADDRESS 0x2014 R NO_CSR_TEST
GICC_RPR RESET_VALUE 0x000000F8
	VAL BIT[7:3] R  

GICC_HPPIR ADDRESS 0x2018 R
GICC_HPPIR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10] R  
	INT_ID BIT[9:0] R  

GICC_ABPR ADDRESS 0x201C RW NO_CSR_TEST
GICC_ABPR RESET_VALUE 0x00000003
	VAL BIT[2:0] RW  

GICC_AIAR ADDRESS 0x2020 R NO_CSR_TEST
GICC_AIAR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10] R  
	INT_ID BIT[9:0] R  

GICC_AEOIR ADDRESS 0x2024 C NO_CSR_TEST
GICC_AEOIR RESET_VALUE 0x00000000
	CPU_ID BIT[12:10] W  
	INT_ID BIT[9:0] W  

GICC_AHPPIR ADDRESS 0x2028 R
GICC_AHPPIR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10] R  
	INT_ID BIT[9:0] R  

GICC_APR ADDRESS 0x20D0 RW NO_CSR_TEST
GICC_APR RESET_VALUE 0x00000000
	PRI BIT[31:0] RW  
		NA VALUE 0x00000000
		A VALUE 0x00000001

GICC_NSAPR ADDRESS 0x20E0 RW NO_CSR_TEST
GICC_NSAPR RESET_VALUE 0x00000000
	PRI BIT[31:0] RW  
		NA VALUE 0x00000000
		A VALUE 0x00000001

GICC_IIDR ADDRESS 0x20FC R
GICC_IIDR RESET_VALUE 0x00020070
	PART_NUM BIT[31:20] R  
	ARCH_VERSION BIT[19:16] R  
	REVISION BIT[15:12] R  
	IMPLEMENTOR BIT[11:0] R  

GICC_DIR ADDRESS 0x3000 W NO_CSR_TEST
GICC_DIR RESET_VALUE 0x00000000
	CPU_ID BIT[12:10] W  
	INT_ID BIT[9:0] W  

GICV_CTLR ADDRESS 0x4000 RW
GICV_CTLR RESET_VALUE 0x00000000
	EOIMODE BIT[9] RW  
		PD_AND_DI VALUE 0x0
		PD VALUE 0x1
	GBPR BIT[4] RW  
		BANKED VALUE 0x0
		G0 VALUE 0x1
	FIQEN BIT[3] RW  
		IRQ VALUE 0x0
		FIQ VALUE 0x1
	ACKCTL BIT[2] RW  
		NO_IAR_4G0 VALUE 0x0
		IAR_4G0 VALUE 0x1
	ENABLE_G1 BIT[1] RW  
		CLR VALUE 0x0
		SET VALUE 0x1
	ENABLE_G0 BIT[0] RW  
		CLR VALUE 0x0
		SET VALUE 0x1

GICV_PMR ADDRESS 0x4004 RW
GICV_PMR RESET_VALUE 0x00000000
	LEVEL BIT[7:3] RW  

GICV_BPR ADDRESS 0x4008 RW NO_CSR_TEST
GICV_BPR RESET_VALUE 0x00000002
	VAL BIT[2:0] RW  

GICV_IAR ADDRESS 0x400C R NO_CSR_TEST
GICV_IAR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10] R  
	INT_ID BIT[9:0] R  

GICV_EOIR ADDRESS 0x4010 C NO_CSR_TEST
GICV_EOIR RESET_VALUE 0x00000000
	CPU_ID BIT[12:10] W  
	INT_ID BIT[9:0] W  

GICV_RPR ADDRESS 0x4014 R NO_CSR_TEST
GICV_RPR RESET_VALUE 0x000000F8
	VAL BIT[7:3] R  

GICV_HPPIR ADDRESS 0x4018 R
GICV_HPPIR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10] R  
	INT_ID BIT[9:0] R  

GICV_ABPR ADDRESS 0x401C RW NO_CSR_TEST
GICV_ABPR RESET_VALUE 0x00000003
	VAL BIT[2:0] RW  

GICV_AIAR ADDRESS 0x4020 R NO_CSR_TEST
GICV_AIAR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10] R  
	INT_ID BIT[9:0] R  

GICV_AEOIR ADDRESS 0x4024 C NO_CSR_TEST
GICV_AEOIR RESET_VALUE 0x00000000
	CPU_ID BIT[12:10] W  
	INT_ID BIT[9:0] W  

GICV_AHPPIR ADDRESS 0x4028 R
GICV_AHPPIR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10] R  
	INT_ID BIT[9:0] R  

GICV_APR ADDRESS 0x40D0 RW NO_CSR_TEST
GICV_APR RESET_VALUE 0x00000000
	PRI BIT[31:0] RW  
		NA VALUE 0x00000000
		A VALUE 0x00000001

GICV_IIDR ADDRESS 0x40FC R
GICV_IIDR RESET_VALUE 0x00020070
	PART_NUM BIT[31:20] R  
	ARCH_VERSION BIT[19:16] R  
	REVISION BIT[15:12] R  
	IMPLEMENTOR BIT[11:0] R  

GICV_DIR ADDRESS 0x5000 W NO_CSR_TEST
GICV_DIR RESET_VALUE 0x00000000
	CPU_ID BIT[12:10] W  
	INT_ID BIT[9:0] W  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_ACC (level 2)
----------------------------------------------------------------------------------------
apcs_acc MODULE OFFSET=A7SS+0x00008000 MAX=A7SS+0x00008FFF APRE= APOST= SPRE= SPOST=

APCS_ACCSECURE ADDRESS 0x0000 RW
APCS_ACCSECURE RESET_VALUE 0xXXXXXXXX
	APCS_ACCSECURE BIT[31:0] RW  

APCS_CPU_PWR_CTL ADDRESS 0x0004 RW
APCS_CPU_PWR_CTL RESET_VALUE 0x00040000
	CLK_EN BIT[21:16] RW  
		DYNAMICALLY_ENABLED_BY_HARDWARE VALUE 0x00
		ALWAYS_ENABLED VALUE 0x01
	RET_SLP_REQ BIT[9] RW  
	PLL_CLAMP BIT[8] RW  
	CORE_PWRD_UP BIT[7] RW  
	GATE_CLK BIT[6] RW  
	COREPOR_RST BIT[5] RW  
	CORE_RST BIT[4] RW  
	L2DT_SLP BIT[3] RW  
	L2_STDBY BIT[2] RW  
	L2_CLKEN BIT[1] RW  
	CLAMP BIT[0] RW  

APCS_ACC_STS ADDRESS 0x0008 R
APCS_ACC_STS RESET_VALUE 0x000XXXXX
	RET_SLP_ACK BIT[17] R  
	SLP_CLK BIT[16] R  
	AHB_CLK BIT[15] R  
	REF_CLK BIT[14] R  
	SPM_SLP_STATE BIT[13] R  
	FRC_CLK_OFF BIT[12] R  
	RET_SLP_REQ BIT[11] R  
	TRGTD_DBG_RST BIT[10] R  
	CORE_RST BIT[9] R  
	COREPOR_RST BIT[8] R  
	L2DT_HS BIT[7] R  
	CLAMP BIT[6] R  
	CORE_AUX_CLK BIT[5:3] R  
	CORE_PLL_CLK BIT[2] R  
	CORE_NO_PWR_DWN BIT[1] R  
	CORE_PWRUP_REQ BIT[0] R  

APCS_ATSTBUS_SEL ADDRESS 0x000C RW
APCS_ATSTBUS_SEL RESET_VALUE 0x00000000
	EN BIT[2] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SEL BIT[1:0] RW  
		CLK VALUE 0x0
		TMR VALUE 0x1
		SAW VALUE 0x2
		CONSTANT VALUE 0x3

APCS_CPU_TRGTD_DBG_RST ADDRESS 0x0010 RW
APCS_CPU_TRGTD_DBG_RST RESET_VALUE 0x00000000
	RST BIT[0] RW  

APCS_CPU_AUX_CLK_SEL ADDRESS 0x0014 RW
APCS_CPU_AUX_CLK_SEL RESET_VALUE 0x00000000
	APCS_CPU_AUX_CLK_SEL BIT[1:0] RW  

APCS_CPU_PLL_MODE ADDRESS 0x0018 RW
APCS_CPU_PLL_MODE RESET_VALUE 0x00000000
	PLL_LOCK_DET BIT[31] R   NO_CSR_TEST
	PLL_ACTIVE_FLAG BIT[30] R   NO_CSR_TEST
	PLL_ACK_LATCH BIT[29] R   NO_CSR_TEST
	RESERVE_BITS28_24 BIT[28:24] RW  
	PLL_HW_UPADATE_LOGIC_BYPASS BIT[23] RW  
	PLL_UPDATE BIT[22] RW  
	PLL_VOTE_FSM_RESET BIT[21] RW  
	PLL_VOTE_FSM_ENA BIT[20] RW  
	PLL_BIAS_COUNT BIT[19:14] RW  
	PLL_LOCK_COUNT BIT[13:8] RW  
	RESERVE_BITS7_4 BIT[7:4] RW  
	PLL_PLLTEST BIT[3] RW  
	PLL_RESET_N BIT[2] RW  
	PLL_BYPASSNL BIT[1] RW  
	PLL_OUTCTRL BIT[0] RW  

APCS_CPU_PLL_L_VAL ADDRESS 0x001C RW
APCS_CPU_PLL_L_VAL RESET_VALUE 0x00000000
	PLL_L BIT[15:0] RW  

APCS_CPU_PLL_ALPHA_VAL ADDRESS 0x0020 RW
APCS_CPU_PLL_ALPHA_VAL RESET_VALUE 0x00000000
	PLL_ALPHA BIT[31:0] RW  

APCS_CPU_PLL_ALPHA_VAL_U ADDRESS 0x0024 RW
APCS_CPU_PLL_ALPHA_VAL_U RESET_VALUE 0x00000000
	RESERVE_BITS31_8 BIT[31:8] RW  
	PLL_ALPHA BIT[7:0] RW  

APCS_CPU_PLL_USER_CTL ADDRESS 0x0028 RW
APCS_CPU_PLL_USER_CTL RESET_VALUE 0x00000001
	RESERVE_BITS31_28 BIT[31:28] RW  
	SSC_MODE_CONTROL BIT[27] RW  
	RESERVE_BITS26_25 BIT[26:25] RW  
	ALPHA_EN BIT[24] RW  
	RESERVE_BITS23_22 BIT[23:22] RW  
	VCO_SEL BIT[21:20] RW  
	RESERVE_BITS19_15 BIT[19:15] RW  
	PRE_DIV_RATIO BIT[14:12] RW  
	POST_DIV_RATIO BIT[11:8] RW  
	OUTPUT_INV BIT[7] RW  
	RESERVE_BITS6_5 BIT[6:5] RW  
	PLLOUT_LV_TEST BIT[4] RW  
	PLLOUT_LV_EARLY BIT[3] RW  
	PLLOUT_LV_AUX2 BIT[2] RW  
	PLLOUT_LV_AUX BIT[1] RW  
	PLLOUT_LV_MAIN BIT[0] RW  

APCS_CPU_PLL_USER_CTL_U ADDRESS 0x002C RW
APCS_CPU_PLL_USER_CTL_U RESET_VALUE 0x00000004
	RESERVE_BITS31_12 BIT[31:12] RW  
	LATCH_INTERFACE_BYPASS BIT[11] RW  
	STATUS_REGISTER BIT[10:8] RW  
	DSM BIT[7] RW  
	WRITE_STATE BIT[6] RW  
	TARGET_CTL BIT[5:3] RW  
	LOCK_DET BIT[2] RW  
	FREEZE_PLL BIT[1] RW  
	TOGGLE_DET BIT[0] RW  

APCS_CPU_PLL_CONFIG_CTL ADDRESS 0x0030 RW
APCS_CPU_PLL_CONFIG_CTL RESET_VALUE 0x4001055B
	SINGLE_DMET_MODE_ENABLE BIT[31] RW  
	DMET_WINDOW_ENABLE BIT[30] RW  
	TOGGLE_DET_SAMPLE_INTER BIT[29:26] RW  
	TOGGLE_DET_THRESHOLD BIT[25:23] RW  
	TOGGLE_DET_SAMPLE BIT[22:20] RW  
	LOCK_DET_THRESHOLD BIT[19:12] RW  
	LOCK_DET_SAMPLE_SIZE BIT[11:8] RW  
	RESERVE_BITS7_6 BIT[7:6] RW  
	REF_CYCLE BIT[5:4] RW  
	KFN BIT[3:0] RW  

APCS_CPU_PLL_TEST_CTL ADDRESS 0x0034 RW
APCS_CPU_PLL_TEST_CTL RESET_VALUE 0x00000000
	BIAS_GEN_TRIM BIT[31:29] RW  
	DCO BIT[28] RW  
	PROCESS_CALB BIT[27:26] RW  
	OVERRIDE_PROCESS_CALB BIT[25] RW  
	FINE_FCW BIT[24:20] RW  
	OVERRIDE_FINE_FCW BIT[19] RW  
	COARSE_FCW BIT[18:13] RW  
	OVERRIDE_COARSE BIT[12] RW  
	DISABLE_LFSR BIT[11] RW  
	DTEST_SEL BIT[10:8] RW  
	DTEST_EN BIT[7] RW  
	BYP_TESTAMP BIT[6] RW  
	ATEST1_SEL BIT[5:4] RW  
	ATEST0_SEL BIT[3:2] RW  
	ATEST1_EN BIT[1] RW  
	ATEST0_EN BIT[0] RW  

APCS_CPU_PLL_TEST_CTL_U ADDRESS 0x0038 RW
APCS_CPU_PLL_TEST_CTL_U RESET_VALUE 0x00400006
	RESERVE_BITS31_14 BIT[31:14] RW  
	OVERRIDE_FINE_FCW_MSB BIT[13] RW  
	DTEST_MODE_SEL BIT[12:11] RW  
	NMO_OSC_SEL BIT[10:9] RW  
	NMO_EN BIT[8] RW  
	NOISE_MAG BIT[7:5] RW  
	NOISE_GEN BIT[4] RW  
	OSC_BIAS_GND BIT[3] RW  
	PLL_TEST_OUT_SEL BIT[2:1] RW  
	CAL_CODE_UPDATE BIT[0] RW  

APCS_CPU_PLL_STATUS ADDRESS 0x003C R
APCS_CPU_PLL_STATUS RESET_VALUE 0x00000000
	STATUS_26_24 BIT[26:24] R   NO_CSR_TEST
	STATUS_23 BIT[23] R   NO_CSR_TEST
	STATUS_22_20 BIT[22:20] R   NO_CSR_TEST
	STATUS_19_17 BIT[19:17] R   NO_CSR_TEST
	STATUS_16_12 BIT[16:12] R   NO_CSR_TEST
	STATUS_11_6 BIT[11:6] R   NO_CSR_TEST
	STATUS_5 BIT[5] R   NO_CSR_TEST
	STATUS_4_2 BIT[4:2] R   NO_CSR_TEST
	STATUS_1 BIT[1] R   NO_CSR_TEST
	STATUS_0 BIT[0] R   NO_CSR_TEST

APCS_CPU_PLL_FREQ_CTL ADDRESS 0x0040 RW
APCS_CPU_PLL_FREQ_CTL RESET_VALUE 0x00000000
	FREQUENCY_CTL_WORD BIT[31:0] RW  

APCS_TZIPC_INTERRUPT ADDRESS 0x0044 W
APCS_TZIPC_INTERRUPT RESET_VALUE 0x00000000
	SPARE_IPC BIT[23:20] W  
	RPM_IPC BIT[2:0] W  

APCS_A7_CFG ADDRESS 0x0048 RW
APCS_A7_CFG RESET_VALUE 0x00000000
	SMPNAMP BIT[28] R   NO_CSR_TEST
	DBGOSUNLOCKCATCH BIT[3] RW  
	DBGHALTREQ BIT[2] RW  
	DBGLOCKSET BIT[1] RW  
	DBGHOLDRST BIT[0] RW  

GCC_DBG_CLK_ON_REQ ADDRESS 0x004C RW
GCC_DBG_CLK_ON_REQ RESET_VALUE 0x00000000
	CLK_ON_ACK BIT[31] R  
	RESERVE_BITS30_1 BIT[30:1] R  
	CLK_ON_REQ BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_SAW2 (level 2)
----------------------------------------------------------------------------------------
apcs_saw2 MODULE OFFSET=A7SS+0x00009000 MAX=A7SS+0x00009FFF APRE=APCS_ APOST= SPRE=APCS_ SPOST=

SAW2_SECURE ADDRESS 0x0000 RW NO_CSR_TEST
SAW2_SECURE RESET_VALUE 0x00000000
	SAW_CTL BIT[2] RW  
		SEC VALUE 0x0
		NSEC VALUE 0x1
	PWR_CTL BIT[1] RW  
		SEC VALUE 0x0
		NSEC VALUE 0x1
	VLT_CTL BIT[0] RW  
		SEC VALUE 0x0
		NSEC VALUE 0x1

SAW2_ID ADDRESS 0x0004 R
SAW2_ID RESET_VALUE 0x100A0825
	NUM_SPM_ENTRY BIT[31:24] R  
	NUM_PWR_CTL BIT[21:16] R  
	PMIC_DATA_WIDTH BIT[12:8] R  
	NUM_PMIC_DATA BIT[6:4] R  
	CFG_NS_ACCESS BIT[3] R  
	PMIC_ARB_INTF BIT[2] R  
	AVS_PRESENT BIT[1] R  
	SPM_PRESENT BIT[0] R  

SAW2_CFG ADDRESS 0x0008 RW
SAW2_CFG RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[9] RW  
	FRC_REF_CLK_ON BIT[8] RW  
	CLK_DIV BIT[4:0] RW  

SAW2_SPM_STS ADDRESS 0x000C R NO_CSR_TEST
SAW2_SPM_STS RESET_VALUE 0x00000000
	CURR_PWR_CTL BIT[31:16] R  
	SHTDWN_REQ BIT[15] R  
	SHTDWN_ACK BIT[14] R  
	BRNGUP_REQ BIT[13] R  
	BRNGUP_ACK BIT[12] R  
	RPM_STATE BIT[11:10] R  
		RUN VALUE 0x0
		STDNACK VALUE 0x1
		BGUPACK VALUE 0x2
		WAKEUP VALUE 0x3
	SPM_CMD_ADDR BIT[8:0] R  

SAW2_AVS_STS ADDRESS 0x0010 R NO_CSR_TEST
SAW2_AVS_STS RESET_VALUE 0x00000000
	SPM_EVENT BIT[23:16] R  
	AVS_FSM_STATE BIT[6] R  
	MAX_INT BIT[5] R  
	MIN_INT BIT[4] R  
	CPU_UP BIT[3] R  
	CPU_DN BIT[2] R  
	SW_WR_PEND BIT[1] R  
	AVS_STATE BIT[0] R  
		IDLE VALUE 0x0
		REQ VALUE 0x1

SAW2_PMIC_STS ADDRESS 0x0014 R NO_CSR_TEST
SAW2_PMIC_STS RESET_VALUE 0x00000000
	CURR_DLY BIT[29:20] R  
	CURR_PMIC_SIZE BIT[18] R  
	PMIC_STATE BIT[17:16] R  
		IDLE VALUE 0x0
		DONE VALUE 0x1
		DELAY VALUE 0x2
		DONEBAR VALUE 0x3
	CURR_PMIC_DATA BIT[7:0] R  

SAW2_RST ADDRESS 0x0018 RW NO_CSR_TEST
SAW2_RST RESET_VALUE 0x00000000
	RST BIT[0] RW  

SAW2_SPM_CTL ADDRESS 0x0030 RW
SAW2_SPM_CTL RESET_VALUE 0x00000000
	EVENT_SYNC BIT[31:24] RW  
	SLP_CMD_MODE BIT[17] RW  
	SPM_SYS_PC_MODE BIT[16] RW  
	SPM_START_ADR BIT[12:4] RW  
	ISAR BIT[3] RW  
		END_OF_PROGRAM_RESET_THE_SPM_START_ADR_TO_ZERO VALUE 0x0
		INHIBIT_END_OF_PROGRAM_TO_RESET_SPM_START_ADR VALUE 0x1
	WAKEUP_CONFIG BIT[2:1] RW  
		SYS_SPM_WAKEUP VALUE 0x0
		SYS_SPM_WAKEUP_OR_NOT_CPU_SPM_WAIT_REQ VALUE 0x1
		SYS_SPM_WAKEUP_OR_RISING_EDGE_OF_SYS_SPM_DBG_NOPWRDWN VALUE 0x2
		SYS_SPM_WAKEUP_OR_NOT_CPU_SPM_WAIT_REQ_OR_RISING_EDGE_OF_SYS_SPM_DBG_NOPWRDWN VALUE 0x3
	SPM_EN BIT[0] RW  

SAW2_SPM_DLY ADDRESS 0x0034 RW
SAW2_SPM_DLY RESET_VALUE 0x00000000
	DLY3 BIT[29:20] RW  
	DLY2 BIT[19:10] RW  
	DLY1 BIT[9:0] RW  

SAW2_SPM_STS2 ADDRESS 0x0038 R
SAW2_SPM_STS2 RESET_VALUE 0x00000000
	CURR_PWR_CTL BIT[9:0] R  

SAW2_SPM_SLP_SEQ_ENTRY_n(n):(0)-(15) ARRAY 0x00000400+0x4*n
SAW2_SPM_SLP_SEQ_ENTRY_0 ADDRESS 0x0400 RW
SAW2_SPM_SLP_SEQ_ENTRY_0 RESET_VALUE 0x00000000
	CMD3 BIT[30:24] RW  
	CMD2 BIT[22:16] RW  
	CMD1 BIT[14:8] RW  
	CMD0 BIT[6:0] RW  

SAW2_SPM_PMIC_DATA_n(n):(0)-(1) ARRAY 0x00000040+0x4*n
SAW2_SPM_PMIC_DATA_0 ADDRESS 0x0040 RW
SAW2_SPM_PMIC_DATA_0 RESET_VALUE 0x00000000
	DLY BIT[26:24] RW  
	SIZE BIT[20] RW  
		ENUM_ONE_BYTE VALUE 0x0
		ENUM_TWO_BYTE VALUE 0x1
	ADR_IDX BIT[18:16] RW  
	DATA BIT[7:0] RW  

SAW2_VERSION ADDRESS 0x0FD0 R
SAW2_VERSION RESET_VALUE 0x30000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.QTMR_AC (level 2)
----------------------------------------------------------------------------------------
qtmr_ac MODULE OFFSET=A7SS+0x00020000 MAX=A7SS+0x00020FFF APRE= APOST= SPRE= SPOST=

QTMR_AC_CNTFRQ ADDRESS 0x0000 RW
QTMR_AC_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] RW  

QTMR_AC_CNTSR ADDRESS 0x0004 RW NO_CSR_TEST
QTMR_AC_CNTSR RESET_VALUE 0x00000000
	NSN BIT[7:0] RW  
		SECURE_ONLY VALUE 0x00
		SECURE_OR_NONSECURE VALUE 0x01

QTMR_AC_CNTTID ADDRESS 0x0008 R NO_CSR_TEST
QTMR_AC_CNTTID RESET_VALUE 0x00000000
	F7_CFG BIT[31:28] R  
	F6_CFG BIT[27:24] R  
	F5_CFG BIT[23:20] R  
	F4_CFG BIT[19:16] R  
	F3_CFG BIT[15:12] R  
	F2_CFG BIT[11:8] R  
	F1_CFG BIT[7:4] R  
	F0_CFG BIT[3:0] R  
		FI VALUE 0x0
		FVI VALUE 0x1
		FPLO VALUE 0x2
		RSVD VALUE 0x3

QTMR_AC_CNTACR_n(n):(0)-(7) ARRAY 0x00000040+0x4*n
QTMR_AC_CNTACR_0 ADDRESS 0x0040 RW NO_CSR_TEST
QTMR_AC_CNTACR_0 RESET_VALUE 0x00000000
	RWPT BIT[5] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RWVT BIT[4] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RVOFF BIT[3] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RFRQ BIT[2] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPVCT BIT[1] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPCT BIT[0] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1

QTMR_AC_CNTVOFF_LO_n(n):(0)-(7) ARRAY 0x00000080+0x8*n
QTMR_AC_CNTVOFF_LO_0 ADDRESS 0x0080 RW NO_CSR_TEST
QTMR_AC_CNTVOFF_LO_0 RESET_VALUE 0x00000000
	CNTVOFF_LO BIT[31:0] RW  

QTMR_AC_CNTVOFF_HI_n(n):(0)-(7) ARRAY 0x00000084+0x8*n
QTMR_AC_CNTVOFF_HI_0 ADDRESS 0x0084 RW NO_CSR_TEST
QTMR_AC_CNTVOFF_HI_0 RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] RW  

QTMR_AC_CFG ADDRESS 0x0FC0 RW NO_CSR_TEST
QTMR_AC_CFG RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[0] RW  

QTMR_AC_VERSION ADDRESS 0x0FD0 R
QTMR_AC_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_F0_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f0_qtmr_v1 MODULE OFFSET=A7SS+0x00021000 MAX=A7SS+0x00021FFF APRE=APCS_F0_ APOST= SPRE=APCS_F0_ SPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V1_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW NO_CSR_TEST
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9] RW  
	PL0VTEN BIT[8] RW  
	PL0VCTEN BIT[1] RW  
	PL0PCTEN BIT[0] RW  

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R NO_CSR_TEST
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0] R  

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R NO_CSR_TEST
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] R  

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW NO_CSR_TEST
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_F0_QTMR_V2 (level 2)
----------------------------------------------------------------------------------------
apcs_f0_qtmr_v2 MODULE OFFSET=A7SS+0x00022000 MAX=A7SS+0x00022FFF APRE=APCS_F0_ APOST= SPRE=APCS_F0_ SPOST=

QTMR_V2_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V2_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V2_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V2_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V2_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V2_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V2_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V2_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V2_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V2_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V2_CNTP_CVAL_LO ADDRESS 0x0020 RW NO_CSR_TEST
QTMR_V2_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V2_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V2_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V2_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V2_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V2_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V2_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V2_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V2_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V2_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V2_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V2_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V2_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V2_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V2_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V2_VERSION ADDRESS 0x0FD0 R
QTMR_V2_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_F1_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f1_qtmr_v1 MODULE OFFSET=A7SS+0x00023000 MAX=A7SS+0x00023FFF APRE=APCS_F1_ APOST= SPRE=APCS_F1_ SPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V1_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW NO_CSR_TEST
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9] RW  
	PL0VTEN BIT[8] RW  
	PL0VCTEN BIT[1] RW  
	PL0PCTEN BIT[0] RW  

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R NO_CSR_TEST
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0] R  

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R NO_CSR_TEST
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] R  

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW NO_CSR_TEST
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_F2_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f2_qtmr_v1 MODULE OFFSET=A7SS+0x00024000 MAX=A7SS+0x00024FFF APRE=APCS_F2_ APOST= SPRE=APCS_F2_ SPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V1_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW NO_CSR_TEST
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9] RW  
	PL0VTEN BIT[8] RW  
	PL0VCTEN BIT[1] RW  
	PL0PCTEN BIT[0] RW  

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R NO_CSR_TEST
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0] R  

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R NO_CSR_TEST
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] R  

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW NO_CSR_TEST
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_F3_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f3_qtmr_v1 MODULE OFFSET=A7SS+0x00025000 MAX=A7SS+0x00025FFF APRE=APCS_F3_ APOST= SPRE=APCS_F3_ SPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V1_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW NO_CSR_TEST
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9] RW  
	PL0VTEN BIT[8] RW  
	PL0VCTEN BIT[1] RW  
	PL0PCTEN BIT[0] RW  

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R NO_CSR_TEST
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0] R  

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R NO_CSR_TEST
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] R  

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW NO_CSR_TEST
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_F4_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f4_qtmr_v1 MODULE OFFSET=A7SS+0x00026000 MAX=A7SS+0x00026FFF APRE=APCS_F4_ APOST= SPRE=APCS_F4_ SPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V1_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW NO_CSR_TEST
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9] RW  
	PL0VTEN BIT[8] RW  
	PL0VCTEN BIT[1] RW  
	PL0PCTEN BIT[0] RW  

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R NO_CSR_TEST
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0] R  

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R NO_CSR_TEST
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] R  

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW NO_CSR_TEST
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_F5_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f5_qtmr_v1 MODULE OFFSET=A7SS+0x00027000 MAX=A7SS+0x00027FFF APRE=APCS_F5_ APOST= SPRE=APCS_F5_ SPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V1_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW NO_CSR_TEST
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9] RW  
	PL0VTEN BIT[8] RW  
	PL0VCTEN BIT[1] RW  
	PL0PCTEN BIT[0] RW  

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R NO_CSR_TEST
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0] R  

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R NO_CSR_TEST
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] R  

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW NO_CSR_TEST
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_F6_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f6_qtmr_v1 MODULE OFFSET=A7SS+0x00028000 MAX=A7SS+0x00028FFF APRE=APCS_F6_ APOST= SPRE=APCS_F6_ SPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V1_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW NO_CSR_TEST
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9] RW  
	PL0VTEN BIT[8] RW  
	PL0VCTEN BIT[1] RW  
	PL0PCTEN BIT[0] RW  

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R NO_CSR_TEST
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0] R  

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R NO_CSR_TEST
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] R  

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW NO_CSR_TEST
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_F7_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f7_qtmr_v1 MODULE OFFSET=A7SS+0x00029000 MAX=A7SS+0x00029FFF APRE=APCS_F7_ APOST= SPRE=APCS_F7_ SPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V1_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW NO_CSR_TEST
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9] RW  
	PL0VTEN BIT[8] RW  
	PL0VCTEN BIT[1] RW  
	PL0PCTEN BIT[0] RW  

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R NO_CSR_TEST
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0] R  

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R NO_CSR_TEST
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] R  

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW NO_CSR_TEST
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_WDT (level 2)
----------------------------------------------------------------------------------------
apcs_wdt MODULE OFFSET=A7SS+0x00017000 MAX=A7SS+0x00017FFF APRE= APOST= SPRE= SPOST=

WDOG_SECURE ADDRESS 0x0000 RW
WDOG_SECURE RESET_VALUE 0x00000001
	WDT BIT[0] RW  
		SEC VALUE 0x0
		NSEC VALUE 0x1

WDOG_RESET ADDRESS 0x0004 W
WDOG_RESET RESET_VALUE 0x00000000
	RESET BIT[0] W  

WDOG_CTL ADDRESS 0x0008 W
WDOG_CTL RESET_VALUE 0x00000000
	UNMASKED_INT_ENABLE BIT[1] W  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE BIT[0] W  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

WDOG_STATUS ADDRESS 0x000C R NO_CSR_TEST
WDOG_STATUS RESET_VALUE 0x00000000
	COUNT BIT[30:2] R  
	FROZEN BIT[1] R  
		NO VALUE 0x0
		YES VALUE 0x1
	EXPIRED_STATUS BIT[0] R  
		NO VALUE 0x0
		YES VALUE 0x1

WDOG_BARK_TIME ADDRESS 0x0010 RW
WDOG_BARK_TIME RESET_VALUE 0x0007FFFF
	DATA BIT[19:0] RW  

WDOG_BITE_TIME ADDRESS 0x0014 RW
WDOG_BITE_TIME RESET_VALUE 0x000FFFFF
	DATA BIT[19:0] RW  

WDOG_TEST_LOAD_STATUS ADDRESS 0x0018 R NO_CSR_TEST
WDOG_TEST_LOAD_STATUS RESET_VALUE 0x00000000
	SYNC_STATUS BIT[0] R  

WDOG_TEST_LOAD ADDRESS 0x001C W
WDOG_TEST_LOAD RESET_VALUE 0x00000000
	LOAD BIT[0] W  

WDOG_TEST ADDRESS 0x0020 RW
WDOG_TEST RESET_VALUE 0x00000000
	LOAD_VALUE BIT[19:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_GLB (level 2)
----------------------------------------------------------------------------------------
apcs_glb MODULE OFFSET=A7SS+0x00010000 MAX=A7SS+0x00010FFF APRE= APOST= SPRE= SPOST=

APCS_GLBSECURE ADDRESS 0x0000 RW
APCS_GLBSECURE RESET_VALUE 0x00000003
	ALLOW_VOTE_HYP BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ALLOW_VOTE_HLOS BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_START_ADDR ADDRESS 0x0004 RW
APCS_START_ADDR RESET_VALUE 0x00000000
	ADDR BIT[31:16] RW  

APCS_CMD_RCGR ADDRESS 0x0008 RW
APCS_CMD_RCGR RESET_VALUE 0x80000002
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_CFG_RCGR ADDRESS 0x000C RW
APCS_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

APCS_CBCR ADDRESS 0x0010 RW
APCS_CBCR RESET_VALUE 0x80000002
	CLK_OFF BIT[31] R   NO_CSR_TEST
	CORE_ON BIT[14] RW  
	PERIPH_ON BIT[13] RW  
	PERIPH_OFF BIT[12] RW  
	WAKEUP BIT[11:8] RW  
	SLEEP BIT[7:4] RW  
	HW_CTL BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_GLB_CFG ADDRESS 0x0014 RW
APCS_GLB_CFG RESET_VALUE 0x00000000
	ENA_SO_IMPL BIT[12] RW  
	L2RSTDISABLE BIT[11] RW  
	SYS_APCCSWRST BIT[10] RW  
	L1RSTDISABLE BIT[9] RW  
	CP15DISABLE BIT[8] RW  
		NOT_ENABLED VALUE 0x0
		ENABLED VALUE 0x1
	CFGTE BIT[7] RW  
		ARM VALUE 0x0
		THUMB VALUE 0x1
	CFGEND BIT[6] RW  
		EE_BIT_IS_LOW VALUE 0x0
		EE_BIT_IS_HIGH VALUE 0x1
	CACHEID BIT[5:0] RW  

APCS_GLB_BOOT_REMAP ADDRESS 0x0018 RW
APCS_GLB_BOOT_REMAP RESET_VALUE 0x00100001
	REMAP_HIGH BIT[31:16] RW  
	REMAP_128 BIT[2] RW  
	REMAP_VINITHI BIT[1] RW  
	REMAP_EN BIT[0] RW  

APCS_GLB_TEST_BUSSEL ADDRESS 0x001C RW
APCS_GLB_TEST_BUSSEL RESET_VALUE 0x00000000
	TEST_BUS_EN1 BIT[31:30] RW  
	TEST_BUS_EN2 BIT[29:28] RW  
	TEST_BUS_EN3 BIT[4:0] RW  

APCS_GLB_EN_PWR_ST ADDRESS 0x0020 RW
APCS_GLB_EN_PWR_ST RESET_VALUE 0x00000003
	APCS_EN_PWR_ST_REST_BIT BIT[1] RW  
		ENABLE_GDHS_STATE_MACHINE_FOR_FEW_GDHS_DEFAULT_IS_0 VALUE 0x1
	APCS_EN_PWR_ST_FEW_BIT BIT[0] RW  
		ENABLE_GDHS_STATE_MACHINE_FOR_REST_GDHSI_DEFAULT_S_0 VALUE 0x1

APCS_GLB_QSB_LP ADDRESS 0x0024 RW
APCS_GLB_QSB_LP RESET_VALUE 0x00000001
	APCS_QSB_LP_CNTR BIT[6:1] RW  
	APCS_QSB_LP_OVERWRITE_BIT BIT[0] RW  

APCS_GLB_AHB_CLKON ADDRESS 0x0028 RW
APCS_GLB_AHB_CLKON RESET_VALUE 0x00000000
	APCS_AHB_CLKON_CNTR BIT[15:1] RW  
	APCS_AHB_CLKON_OVERWRITE_BIT BIT[0] RW  

APCS_GLB_QGIC_CFG ADDRESS 0x002C RW
APCS_GLB_QGIC_CFG RESET_VALUE 0x00000000
	CFG_PID BIT[14:10] RW  
	CFG_BID BIT[9:7] RW  
	CFG_MID BIT[2:0] RW  

APCS_GLB_GHDS_CNTR ADDRESS 0x0030 RW
APCS_GLB_GHDS_CNTR RESET_VALUE 0x00000000
	GHDS_CNTR_VALUE BIT[9:0] RW  

APCS_TCM_REDIRECT_ADDR ADDRESS 0x0034 RW
APCS_TCM_REDIRECT_ADDR RESET_VALUE 0x08000000
	TCM_START_ADDR BIT[31:18] RW  
	TCM_REDIRECT_EN_0 BIT[0] RW  

APCS_A7_GLB_CFG ADDRESS 0x0038 RW
APCS_A7_GLB_CFG RESET_VALUE 0x00000100
	ACINACTM BIT[8] RW  
	CLUSTER_ID BIT[7:4] RW  
	CFGSDISABLE BIT[0] RW  

SPM_VOTE_TZ ADDRESS 0x003C RW
SPM_VOTE_TZ RESET_VALUE 0xC000003F
	PMIC_HANDSHAKE_EN BIT[31] RW  
	RPM_HANDSHAKE_EN BIT[30] RW  
	PWR_CTL_EN BIT[5:0] RW  

SPM_VOTE_HLOS ADDRESS 0x0040 RW
SPM_VOTE_HLOS RESET_VALUE 0xC000003F
	PMIC_HANDSHAKE_EN BIT[31] RW  
	RPM_HANDSHAKE_EN BIT[30] RW  
	PWR_CTL_EN BIT[5:0] RW  

SPM_VOTE_HYP ADDRESS 0x0044 RW
SPM_VOTE_HYP RESET_VALUE 0xC000003F
	PMIC_HANDSHAKE_EN BIT[31] RW  
	RPM_HANDSHAKE_EN BIT[30] RW  
	PWR_CTL_EN BIT[5:0] RW  

SPM_VOTE_INT_STS ADDRESS 0x0048 R
SPM_VOTE_INT_STS RESET_VALUE 0x00000000
	PMIC_HANDSHAKE_INT BIT[31] R  
	RPM_HANDSHAKE_INT BIT[30] R  
	PWR_CTL_INT BIT[5:0] R  

SPM_VOTE_INT_CLR ADDRESS 0x004C W
SPM_VOTE_INT_CLR RESET_VALUE 0x00000000
	PMIC_HANDSHAKE_CLR BIT[31] W  
	RPM_HANDSHAKE_CLR BIT[30] W  
	PWR_CTL_CLR BIT[5:0] W  

APPS_BOOTFSM_CTL ADDRESS 0x0050 RW
APPS_BOOTFSM_CTL RESET_VALUE 0x00000000
	STATE_OVERIDE_VAL BIT[7:4] RW  
	STATE_SW_MODE BIT[1] RW  
	STATE_OVERIDE BIT[0] RW  

APPS_BOOTFSM_STATUS ADDRESS 0x0054 R
APPS_BOOTFSM_STATUS RESET_VALUE 0x00000000
	BOOTFSM_STATUS BIT[31:0] R  

RBCPR_CLK_SEL ADDRESS 0x0058 RW
RBCPR_CLK_SEL RESET_VALUE 0x00000000
	CLK_SEL BIT[0] RW  
		FAST_CLK_DIS VALUE 0x0
		FAST_CLK_EN VALUE 0x1

RBCPR_BCR ADDRESS 0x005C RW
RBCPR_BCR RESET_VALUE 0x00000000
	RBCPR_ARES BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_PMIC ADDRESS 0x0060 RW
RBCPR_PMIC RESET_VALUE 0x00000000
	PMIC_ADDRIDX BIT[1] RW  
		ID0 VALUE 0x0
		ID1 VALUE 0x1
	PMIC_SIZE BIT[0] RW  
		SIZE2 VALUE 0x0
		SIZE1 VALUE 0x1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.A7SS.APCS_GCC (level 2)
----------------------------------------------------------------------------------------
apcs_gcc MODULE OFFSET=A7SS+0x00011000 MAX=A7SS+0x00011FFF APRE= APOST= SPRE= SPOST=

APCS_GCCSECURE ADDRESS 0x0000 RW
APCS_GCCSECURE RESET_VALUE 0xXXXXXXXX
	APCS_GCCSECURE BIT[31:0] RW  

APCS_IPC_SECURITY ADDRESS 0x0004 RW
APCS_IPC_SECURITY RESET_VALUE 0x00000000
	APCS_IPC_SECURITY BIT[31:0] RW  

APCS_IPC ADDRESS 0x0008 C
APCS_IPC RESET_VALUE 0x00000000
	SPARE_IPC BIT[23:20] W  
	WCN_IPC BIT[19:16] W  
	MPSS_IPC BIT[15:12] W  
	ADSP_IPC BIT[11:8] W  
	RPM_IPC BIT[2:0] W  

APCS_PWR_CTL_OVERRIDE ADDRESS 0x000C RW
APCS_PWR_CTL_OVERRIDE RESET_VALUE 0x00000000
	L2_RET_SLP_DIS BIT[16] RW  
	CLK_EN BIT[9:0] RW  
		DYNAMICALLY_ENABLED_BY_HARDWARE VALUE 0x000
		ALWAYS_ENABLED VALUE 0x001

APCS_GCLK_STS ADDRESS 0x0010 R
APCS_GCLK_STS RESET_VALUE 0x00000XXX
	STS BIT[9:0] R  
		HALTED VALUE 0x000
		TOGGLING VALUE 0x001

APCS_L2_PWR_CTL ADDRESS 0x0014 RW
APCS_L2_PWR_CTL RESET_VALUE 0x00008100
	L2_HS_CNT BIT[25:16] RW  
	PLL_CLAMP BIT[15] RW  
	LVE BIT[14] RW  
	L2_RET_SLP BIT[13] RW  
	SYS_RESET BIT[12] RW  
	L2_HS_RST BIT[10] RW  
	L2_HS_EN BIT[9] RW  
	L2_HS_CLAMP BIT[8] RW  
	L2_ARRAY_HS BIT[1:0] RW  

APCS_PWR_STS ADDRESS 0x0018 R
APCS_PWR_STS RESET_VALUE 0x0000XXXX
	SPM_SLP_STATE BIT[12] R  
	SAW_SLP_ACK BIT[11] R  
	DBG_RST_STS BIT[10] R  
	L2_HS_RST_STS BIT[9] R  
	L2_CLMP_STS BIT[8] R  
	L2_RET_SLP_STS BIT[7] R  
	L2_HS_STS BIT[6:5] R  
	DBG_PWRUP_REQ BIT[4] R  
	L2_FS_STS BIT[3] R  
	L2_CLK_IDLE BIT[1] R  
	L2_SLV_IDLE BIT[0] R  

APCS_CLK_DIAG ADDRESS 0x001C RW
APCS_CLK_DIAG RESET_VALUE 0x00000000
	FAST_CLK_SEL BIT[5:3] RW  
		SYS_APCSQSB_CLK VALUE 0x0
		SYS_APCSAHB_CLK VALUE 0x1
		L2_DATARAM_CLK VALUE 0x2
		APC0_SYSLEAF_CLK VALUE 0x3
		PLL_LOCK_DETECT VALUE 0x4
		PLL_DTEST VALUE 0x5

APCS_ALL_TSTBUS_SEL ADDRESS 0x0020 RW
APCS_ALL_TSTBUS_SEL RESET_VALUE 0x00000000
	EN BIT[4] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SEL BIT[3:0] RW  
		APC0 VALUE 0x0
		APC1 VALUE 0x1
		APC2 VALUE 0x2
		APC3 VALUE 0x3
		GLB VALUE 0x4
		L2_GDHS VALUE 0x5
		CONSTANT VALUE 0x6

APCS_DBG_PWR_CTL ADDRESS 0x0024 RW
APCS_DBG_PWR_CTL RESET_VALUE 0x00000000
	REQ BIT[0] RW  

APCS_L2_AUX_CLK_SEL ADDRESS 0x0028 RW
APCS_L2_AUX_CLK_SEL RESET_VALUE 0x00000000
	APCS_L2_AUX_CLK_SEL BIT[1:0] RW  

APCS_SPARE ADDRESS 0x002C RW
APCS_SPARE RESET_VALUE 0x00000000
	BITS BIT[31:0] RW  

APCS_SPARE_STS ADDRESS 0x0030 R
APCS_SPARE_STS RESET_VALUE 0x00000000
	BITS BIT[7:0] R  

XPU_STATUS ADDRESS 0x0034 R
XPU_STATUS RESET_VALUE 0x00000000
	VMIDENSTATUS BIT[2] R  
	NSENSTATUS BIT[1] R  
	MSAENSTATUS BIT[0] R  

APCS_HW_EVENT_SEL_n(n):(0)-(31) ARRAY 0x00000038+0x4*n
APCS_HW_EVENT_SEL_0 ADDRESS 0x0038 RW
APCS_HW_EVENT_SEL_0 RESET_VALUE 0x00000000
	EN BIT[31] RW  
	SEL BIT[1:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.ULTAUDIO_CORE (level 1)
----------------------------------------------------------------------------------------
ULTAUDIO_CORE BASE 0x07700000 SIZE=0x00020000 ultaudio_coreaddr 16:2

----------------------------------------------------------------------------------------
-- MODULE TWIZY.ULTAUDIO_CORE.ULTAUDIO_CSR (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.ULTAUDIO_CORE.ULTAUDIO_CSR' does not directly contain any register.
----------------------------------------------------------------------------------------

ultaudio_csr MODULE OFFSET=ULTAUDIO_CORE+0x00000000 MAX=ULTAUDIO_CORE+0x00002FFF APRE= SPRE=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.ULTAUDIO_CORE.ULTAUDIO_CSR.ULTAUDIO_LPASS_TCSR (level 3)
----------------------------------------------------------------------------------------
ultaudio_lpass_tcsr MODULE OFFSET=ULTAUDIO_CORE+0x00000000 MAX=ULTAUDIO_CORE+0x000000FF APRE=ULTAUDIO_ SPRE=ULTAUDIO_

HW_VERSION ADDRESS 0x0000 R
HW_VERSION RESET_VALUE 0x10060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

TCSR_DEBUG_CTL ADDRESS 0x0004 RW
TCSR_DEBUG_CTL RESET_VALUE 0x00000000
	LPASS_SLAVE_PCNOC_TEST_BUS_SEL BIT[22:21] RW  
	LPASS_MASTER_PCNOC_TEST_BUS_SEL BIT[20:19] RW  
	AHB2AHB_DIG_CODEC_TEST_BUS_SEL BIT[18:17] RW  
	LPASS_DEBUG_EN BIT[16] RW  
		DISABLE_DRIVING_LPASS_BUS_ON_TO_MUX VALUE 0x0
		DRIVE_DEBUG_BUS VALUE 0x1
	SEL_ADDR BIT[15:8] RW  
	SEL BIT[7:0] RW  
		ALL_0_S VALUE 0x00
		ALL_5_S VALUE 0x01
		ALL_A_S VALUE 0x02
		PAT_12345678 VALUE 0x03
		PAT_DEADBEEF VALUE 0x04
		LPM_DEBUG_BUS VALUE 0x05
		LPASS_SLAVE_PCNOC_TEST_BUS VALUE 0x06
		LPASS_MASTER_PCNOC_TEST_BUS VALUE 0x07
		AHB2AHB_DIG_CODEC_TEST_BUS VALUE 0x08
		AHB_TEST_BUS VALUE 0x09
		CSR_TEST_BUS VALUE 0x0A
		AVT_TEST_BUS VALUE 0x0B
		LPAIF_TEST_BUS VALUE 0x0C

----------------------------------------------------------------------------------------
-- MODULE TWIZY.ULTAUDIO_CORE.ULTAUDIO_CSR.LPASS_LPASS_CSR (level 3)
----------------------------------------------------------------------------------------
lpass_lpass_csr MODULE OFFSET=ULTAUDIO_CORE+0x00000100 MAX=ULTAUDIO_CORE+0x00000FFF APRE=LPASS_ SPRE=LPASS_

CSR_GP_CTL ADDRESS 0x0000 RW
CSR_GP_CTL RESET_VALUE 0x00000000
	SPARE_LPASS BIT[31:17] RW  
	DRESET_EN BIT[16] RW  

CSR_MEMTYPE_CTL ADDRESS 0x0004 RW
CSR_MEMTYPE_CTL RESET_VALUE 0x00000400
	LPAIF_MEMTYPE BIT[11:9] RW  
	LPAIF_MEMTYPE_EN BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

CSR_DEBUG_BUS ADDRESS 0x0014 R NO_CSR_TEST
CSR_DEBUG_BUS RESET_VALUE 0x00000000
	READ BIT[31:0] R  

AHBI_CFG ADDRESS 0x0024 RW
AHBI_CFG RESET_VALUE 0x60512340
	RESAMPLER_PRIORITY BIT[31:28] RW   NO_DOC NO_CSR_TEST
	SLIMBUS_PRIORITY BIT[27:24] RW   NO_DOC NO_CSR_TEST
	MIDI_PRIORITY BIT[23:20] RW   NO_DOC NO_CSR_TEST
	FABRIC_PRIORITY BIT[19:16] RW   NO_CSR_TEST
	DM_PRIORITY BIT[15:12] RW   NO_CSR_TEST
	Q6SS_PRIORITY BIT[11:8] RW   NO_CSR_TEST
	AUDIO_IF_PRIORITY BIT[7:4] RW   NO_CSR_TEST
	ROUND_ROBIN_EN BIT[0] RW   NO_CSR_TEST

AHBI_LOCK_CTL ADDRESS 0x0028 RW
AHBI_LOCK_CTL RESET_VALUE 0x00000000
	SLIMBUS1_LOCK_EN BIT[9] RW   NO_DOC NO_CSR_TEST
	HDMI_LOCK_EN BIT[8] RW   NO_DOC NO_CSR_TEST
	SPDIFTX_LOCK_EN BIT[7] RW   NO_DOC NO_CSR_TEST
	RESAMPLER_LOCK_EN BIT[6] RW   NO_DOC NO_CSR_TEST
	SLIMBUS_LOCK_EN BIT[5] RW   NO_DOC NO_CSR_TEST
	MIDI_LOCK_EN BIT[4] RW   NO_DOC NO_CSR_TEST
	FABRIC_LOCK_EN BIT[3] RW  
	DM_LOCK_EN BIT[2] RW  
	Q6SS_LOCK_EN BIT[1] RW  
	AUDIO_IF_LOCK_EN BIT[0] RW  

AHBI_CFG_EXT ADDRESS 0x002C RW
AHBI_CFG_EXT RESET_VALUE 0x00000987
	SLIMBUS1_PRIORITY BIT[11:8] RW   NO_DOC NO_CSR_TEST
	HDMI_PRIORITY BIT[7:4] RW   NO_DOC NO_CSR_TEST
	SPDIFTX_PRIORITY BIT[3:0] RW   NO_DOC NO_CSR_TEST

AHBX_CFG ADDRESS 0x0040 RW
AHBX_CFG RESET_VALUE 0x4033962A
	RESAMPLER_PRIORITY BIT[30:28] RW   NO_DOC NO_CSR_TEST
	SLIMBUS_PRIORITY BIT[26:24] RW   NO_DOC NO_CSR_TEST
	MIDI_PRIORITY BIT[22:20] RW   NO_DOC NO_CSR_TEST
	SLIMBUS1_PRIORITY BIT[17:15] RW   NO_DOC NO_CSR_TEST
	DM_PRIORITY BIT[14:12] RW   NO_CSR_TEST
	HDMI_PRIORITY BIT[10:8] RW   NO_DOC NO_CSR_TEST
	AUDIO_IF_PRIORITY BIT[6:4] RW   NO_CSR_TEST
	SPDIFTX_PRIORITY BIT[3:1] RW   NO_DOC NO_CSR_TEST
	ROUND_ROBIN_EN BIT[0] RW   NO_CSR_TEST

AHBX_LOCK_CTL ADDRESS 0x0044 RW
AHBX_LOCK_CTL RESET_VALUE 0x00000000
	SLIMBUS1_LOCK_EN BIT[9] RW   NO_DOC NO_CSR_TEST
	HDMI_LOCK_EN BIT[8] RW   NO_DOC NO_CSR_TEST
	SPDIFTX_LOCK_EN BIT[7] RW   NO_DOC NO_CSR_TEST
	RESAMPLER_LOCK_EN BIT[6] RW   NO_DOC NO_CSR_TEST
	SLIMBUS_LOCK_EN BIT[5] RW   NO_DOC NO_CSR_TEST
	MIDI_LOCK_EN BIT[4] RW   NO_DOC NO_CSR_TEST
	DM_LOCK_EN BIT[2] RW  
	AUDIO_IF_LOCK_EN BIT[0] RW  

AHBIX_SSR_CTL ADDRESS 0x0048 RW
AHBIX_SSR_CTL RESET_VALUE 0x00000000
	RESET_DISABLE BIT[0] RW  

AHBIX_STATUS ADDRESS 0x0050 R
AHBIX_STATUS RESET_VALUE 0x00000000
	Q6TCM_WRITE_ERROR BIT[7] R  
	Q6TCM_READ_ERROR BIT[6] R  
	AHBX_DECODE_BOUNDARY_ERROR BIT[5] R  
	AHBX_DECODE_ERROR BIT[4] R  
	AHBX_MISALIGNED BIT[3] R  
	AHBI_DECODE_BOUNDARY_ERROR BIT[2] R  
	AHBI_DECODE_ERROR BIT[1] R  
	AHBI_MISALIGNED BIT[0] R  

AHBIX_ACK ADDRESS 0x0054 W
AHBIX_ACK RESET_VALUE 0x00000000
	Q6TCM_WRITE_ERROR BIT[7] W  
	Q6TCM_READ_ERROR BIT[6] W  
	AHBX_DECODE_BOUNDARY_ERROR BIT[5] W  
	AHBX_DECODE_ERROR BIT[4] W  
	AHBX_MISALIGNED BIT[3] W  
	AHBI_DECODE_BOUNDARY_ERROR BIT[2] W  
	AHBI_DECODE_ERROR BIT[1] W  
	AHBI_MISALIGNED BIT[0] W  

AHBIX_EN ADDRESS 0x0058 RW
AHBIX_EN RESET_VALUE 0x00000012
	Q6TCM_WRITE_ERROR_INT_EN BIT[7] RW  
	Q6TCM_READ_ERROR_INT_EN BIT[6] RW  
	AHBX_DECODE_BOUNDARY_ERROR_INT_EN BIT[5] RW  
	AHBX_DECODE_ERROR_INT_EN BIT[4] RW  
	AHBX_MISALIGNED_INT_EN BIT[3] RW  
	AHBI_DECODE_BOUNDARY_ERROR_INT_EN BIT[2] RW  
	AHBI_DECODE_ERROR_INT_EN BIT[1] RW  
	AHBI_MISALIGNED_INT_EN BIT[0] RW  

AUDIO_CORE_LPM_CGCR ADDRESS 0x005C RW
AUDIO_CORE_LPM_CGCR RESET_VALUE 0x00000002
	HW_CTL BIT[1] RW   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW   NO_CSR_TEST

AUDIO_CORE_AUDSYNC_CGCR ADDRESS 0x0060 RW
AUDIO_CORE_AUDSYNC_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1] RW   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW   NO_CSR_TEST

AUDIO_CORE_AVSYNC_CGCR ADDRESS 0x0064 RW
AUDIO_CORE_AVSYNC_CGCR RESET_VALUE 0x00000002
	HW_CTL BIT[1] RW   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW   NO_CSR_TEST

AUDIO_CORE_AHB2AHB_CODEC_CGCR ADDRESS 0x006C RW
AUDIO_CORE_AHB2AHB_CODEC_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1] RW   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW   NO_CSR_TEST

AUDIO_CORE_LPAIF_CTL_CGCR ADDRESS 0x0070 RW
AUDIO_CORE_LPAIF_CTL_CGCR RESET_VALUE 0x00000002
	HW_CTL BIT[1] RW   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW   NO_CSR_TEST

AUDIO_CORE_VFR_CGCR ADDRESS 0x0074 RW
AUDIO_CORE_VFR_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1] RW   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW   NO_CSR_TEST

AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR ADDRESS 0x0078 RW
AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1] RW   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW   NO_CSR_TEST

AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR ADDRESS 0x007C RW
AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1] RW   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW   NO_CSR_TEST

AUDIO_CORE_AVTIMER_XO_FM_CGCR ADDRESS 0x0080 RW
AUDIO_CORE_AVTIMER_XO_FM_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1] RW   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW   NO_CSR_TEST

AUDIO_CORE_AVTIMER_XO_BT_CGCR ADDRESS 0x0084 RW
AUDIO_CORE_AVTIMER_XO_BT_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1] RW   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW   NO_CSR_TEST

AUDIO_CORE_SLIMBUS_SLV_CGCR ADDRESS 0x0088 RW
AUDIO_CORE_SLIMBUS_SLV_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1] RW   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW   NO_CSR_TEST

AUDIO_CORE_SLIMBUS_MST_CGCR ADDRESS 0x008C RW
AUDIO_CORE_SLIMBUS_MST_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1] RW   NO_CSR_TEST
	CLK_ENABLE BIT[0] RW   NO_CSR_TEST

LPASS_CSR_ADDR_VALID_STATUS ADDRESS 0x0090 R
LPASS_CSR_ADDR_VALID_STATUS RESET_VALUE 0x00000000
	LPASS_CSR_RIF_ADDR_INVALID BIT[0] R  

LPASS_CSR_ADDR_VALID_ACK ADDRESS 0x0094 W
LPASS_CSR_ADDR_VALID_ACK RESET_VALUE 0x00000000
	LPASS_CSR_RIF_ADDR_INVALID BIT[0] W  

LPASS_CSR_ADDR_VALID_EN ADDRESS 0x0098 RW
LPASS_CSR_ADDR_VALID_EN RESET_VALUE 0x00000000
	LPASS_CSR_RIF_ADDR_INVALID_INT_EN BIT[0] RW  

LPM_CTL ADDRESS 0x009C RW
LPM_CTL RESET_VALUE 0x00000000
	SOFT_RESET BIT[31] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

LPAIF_CTL ADDRESS 0x00B0 RW
LPAIF_CTL RESET_VALUE 0x00000000
	SOFT_RESET BIT[31] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.ULTAUDIO_CORE.ULTAUDIO_CSR.LPASS_LPASS_CSR_VFR (level 3)
----------------------------------------------------------------------------------------
lpass_lpass_csr_vfr MODULE OFFSET=ULTAUDIO_CORE+0x00001000 MAX=ULTAUDIO_CORE+0x00001FFF APRE=LPASS_ SPRE=LPASS_

VFR_IRQ_MUX_CTL ADDRESS 0x0000 RW
VFR_IRQ_MUX_CTL RESET_VALUE 0x00000000
	VFR BIT[8] RW  
		QTMR VALUE 0x0
		AVTIMER VALUE 0x1
	SEL BIT[4:0] RW  
		INTERNAL_VFR VALUE 0x00
		EXTENAL_VFR VALUE 0x01
		DIR_CONN_0 VALUE 0x02
		DIR_CONN_1 VALUE 0x03
		DIR_CONN_2 VALUE 0x04
		RESERVED_0 VALUE 0x05
		RESERVED_1 VALUE 0x06
		INTERNAL_VFR_2 VALUE 0x07
		RESERVED_2 VALUE 0x08
		RESERVED_3 VALUE 0x10
		RESERVED_4 VALUE 0x11
		RESERVED_5 VALUE 0x12
		RESERVED_6 VALUE 0x13
		RESERVED_7 VALUE 0x14
		RESERVED_8 VALUE 0x15
		RESERVED_9 VALUE 0x16
		RESERVED_10 VALUE 0x17
		RESERVED_11 VALUE 0x18
		RESERVED_12 VALUE 0x19
		FM_VFR VALUE 0x1A
		BLUETOOTH_VFR_0 VALUE 0x1B
		BLUETOOTH_VFR_1 VALUE 0x1C

VFR_STC_MSB ADDRESS 0x0004 R
VFR_STC_MSB RESET_VALUE 0x00000000
	MSB BIT[23:0] R  

VFR_STC_LSB ADDRESS 0x0008 R
VFR_STC_LSB RESET_VALUE 0x00000000
	LSB BIT[31:0] R  

VFR_IRQ_MUX_CTL_1 ADDRESS 0x0010 RW
VFR_IRQ_MUX_CTL_1 RESET_VALUE 0x00000000
	VFR BIT[8] RW  
		QTMR VALUE 0x0
		AVTIMER VALUE 0x1
	SEL BIT[4:0] RW  
		INTERNAL_VFR VALUE 0x00
		EXTENAL_VFR VALUE 0x01
		DIR_CONN_0 VALUE 0x02
		DIR_CONN_1 VALUE 0x03
		DIR_CONN_2 VALUE 0x04
		RESERVED_0 VALUE 0x05
		RESERVED_1 VALUE 0x06
		INTERNAL_VFR_2 VALUE 0x07
		RESERVED_2 VALUE 0x08
		RESERVED_3 VALUE 0x10
		RESERVED_4 VALUE 0x11
		RESERVED_5 VALUE 0x12
		RESERVED_6 VALUE 0x13
		RESERVED_7 VALUE 0x14
		RESERVED_8 VALUE 0x15
		RESERVED_9 VALUE 0x16
		RESERVED_10 VALUE 0x17
		RESERVED_11 VALUE 0x18
		RESERVED_12 VALUE 0x19
		FM_VFR VALUE 0x1A
		BLUETOOTH_VFR_0 VALUE 0x1B
		BLUETOOTH_VFR_1 VALUE 0x1C

VFR_STC_MSB_1 ADDRESS 0x0014 R
VFR_STC_MSB_1 RESET_VALUE 0x00000000
	MSB BIT[23:0] R  

VFR_STC_LSB_1 ADDRESS 0x0018 R
VFR_STC_LSB_1 RESET_VALUE 0x00000000
	LSB BIT[31:0] R  

GP_IRQ_TS_MUX_CTL_0 ADDRESS 0x0020 RW
GP_IRQ_TS_MUX_CTL_0 RESET_VALUE 0x00000000
	VFR BIT[8] RW  
		QTMR VALUE 0x0
		AVTIMER VALUE 0x1
	SEL BIT[4:0] RW  
		INTERNAL_VFR VALUE 0x00
		EXTENAL_VFR VALUE 0x01
		DIR_CONN_0 VALUE 0x02
		DIR_CONN_1 VALUE 0x03
		DIR_CONN_2 VALUE 0x04
		RESERVED_0 VALUE 0x05
		RESERVED_1 VALUE 0x06
		INTERNAL_VFR_2 VALUE 0x07
		RESERVED_2 VALUE 0x08
		RESERVED_3 VALUE 0x10
		RESERVED_4 VALUE 0x11
		RESERVED_5 VALUE 0x12
		RESERVED_6 VALUE 0x13
		RESERVED_7 VALUE 0x14
		RESERVED_8 VALUE 0x15
		RESERVED_9 VALUE 0x16
		RESERVED_10 VALUE 0x17
		RESERVED_11 VALUE 0x18
		RESERVED_12 VALUE 0x19
		FM_VFR VALUE 0x1A
		BLUETOOTH_VFR_0 VALUE 0x1B
		BLUETOOTH_VFR_1 VALUE 0x1C

GP_IRQ_STC_MSB_0 ADDRESS 0x0024 R
GP_IRQ_STC_MSB_0 RESET_VALUE 0x00000000
	MSB BIT[23:0] R  

GP_IRQ_STC_LSB_0 ADDRESS 0x0028 R
GP_IRQ_STC_LSB_0 RESET_VALUE 0x00000000
	LSB BIT[31:0] R  

GP_IRQ_TS_MUX_CTL_1 ADDRESS 0x0030 RW
GP_IRQ_TS_MUX_CTL_1 RESET_VALUE 0x00000000
	VFR BIT[8] RW  
		QTMR VALUE 0x0
		AVTIMER VALUE 0x1
	SEL BIT[4:0] RW  
		INTERNAL_VFR VALUE 0x00
		EXTENAL_VFR VALUE 0x01
		DIR_CONN_0 VALUE 0x02
		DIR_CONN_1 VALUE 0x03
		DIR_CONN_2 VALUE 0x04
		RESERVED_0 VALUE 0x05
		RESERVED_1 VALUE 0x06
		INTERNAL_VFR_2 VALUE 0x07
		RESERVED_2 VALUE 0x08
		RESERVED_3 VALUE 0x10
		RESERVED_4 VALUE 0x11
		RESERVED_5 VALUE 0x12
		RESERVED_6 VALUE 0x13
		RESERVED_7 VALUE 0x14
		RESERVED_8 VALUE 0x15
		RESERVED_9 VALUE 0x16
		RESERVED_10 VALUE 0x17
		RESERVED_11 VALUE 0x18
		RESERVED_12 VALUE 0x19
		FM_VFR VALUE 0x1A
		BLUETOOTH_VFR_0 VALUE 0x1B
		BLUETOOTH_VFR_1 VALUE 0x1C

GP_IRQ_STC_MSB_1 ADDRESS 0x0034 R
GP_IRQ_STC_MSB_1 RESET_VALUE 0x00000000
	MSB BIT[23:0] R  

GP_IRQ_STC_LSB_1 ADDRESS 0x0038 R
GP_IRQ_STC_LSB_1 RESET_VALUE 0x00000000
	LSB BIT[31:0] R  

LPAIF_VFR_IRQ_CTL ADDRESS 0x0040 RW
LPAIF_VFR_IRQ_CTL RESET_VALUE 0x00000000
	LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3 BIT[8] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2 BIT[7] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1 BIT[6] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0 BIT[5] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RDMA_SEL_4 BIT[4] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RDMA_SEL_3 BIT[3] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RDMA_SEL_2 BIT[2] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RDMA_SEL_1 BIT[1] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RDMA_SEL_0 BIT[0] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1

WCN_VFR_IRQ_CTL ADDRESS 0x0044 RW
WCN_VFR_IRQ_CTL RESET_VALUE 0x00000000
	SEL BIT[0] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1

AVT_VFR_IRQ_CTL ADDRESS 0x0048 RW
AVT_VFR_IRQ_CTL RESET_VALUE 0x00000000
	SEL BIT[0] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1

SLIMBUS_VFR_IRQ_CTL ADDRESS 0x004C RW
SLIMBUS_VFR_IRQ_CTL RESET_VALUE 0x00000000
	SLIMBUS_VFR_IRQ_CTL_SEL_15 BIT[15] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_14 BIT[14] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_13 BIT[13] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_12 BIT[12] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_11 BIT[11] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_10 BIT[10] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_9 BIT[9] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_8 BIT[8] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_7 BIT[7] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_6 BIT[6] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_5 BIT[5] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_4 BIT[4] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_3 BIT[3] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_2 BIT[2] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_1 BIT[1] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_0 BIT[0] RW  
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.ULTAUDIO_CORE.ULTAUDIO_CSR.LPASS_LPASS_CSR_IO (level 3)
----------------------------------------------------------------------------------------
lpass_lpass_csr_io MODULE OFFSET=ULTAUDIO_CORE+0x00002000 MAX=ULTAUDIO_CORE+0x00002FFF APRE=LPASS_ SPRE=LPASS_

CSR_GP_IO_MUX_MIC_CTL ADDRESS 0x0000 RW
CSR_GP_IO_MUX_MIC_CTL RESET_VALUE 0x00000000
	TLMM_SPARE BIT[31:30] RW  
	SEC_I2S_TDM_MSTR_CLK_EN BIT[29] RW  
	SEC_I2S_TDM_SLV_CLK_EN BIT[28] RW  
	AUX_I2S_TDM_MSTR_CLK_EN BIT[27] RW  
	AUX_I2S_TDM_SLV_CLK_EN BIT[26] RW  
	TLMM_MCLK_EN BIT[25] RW  
	AUX_I2S_SCLK_BIT_EXT_CLK_SEL BIT[24] RW  
	CODEC_MIC_MI2S_EXT_CLK_SEL BIT[23] RW  
	MI2S_AUX_EXT_CLK_SEL BIT[22] RW  
	TER_WS_SLAVE_SEL BIT[21] RW  
	CODEC_WS_SLAVE_SEL BIT[20] RW  
	TER_DATAIN0_SEL BIT[19] RW  
	TER_DATAIN1_SEL BIT[18] RW  
	QUA_WS_SLAVE_SEL BIT[17:16] RW  
	QUA_SCLK_SEL BIT[15] RW  
	QUA_DATAIN0_SEL BIT[14] RW  
	QUA_DATAIN1_SEL BIT[13] RW  
	TLMM_WS_OUT_SEL BIT[12:11] RW  
	TLMM_WS_EN_SEL BIT[10:9] RW  
	TLMM_WS_EN_VAL BIT[8] RW  
	TLMM_DATAIN0_SEL BIT[7] RW  
	TLMM_DATAIN1_SEL BIT[6] RW  
	TLMM_DATA0_EN_SEL BIT[5] RW  
	TLMM_DATA1_EN_SEL BIT[4] RW  
	TLMM_DATA0_EN BIT[3] RW  
	TLMM_DATA1_EN BIT[2] RW  
	TLMM_SCLK_EN BIT[1] RW  
	TLMM_CODEC_SLK_OUT_SEL BIT[0] RW  

CSR_GP_IO_MUX_SPKR_CTL ADDRESS 0x0004 RW
CSR_GP_IO_MUX_SPKR_CTL RESET_VALUE 0x00000000
	TLMM_SPARE BIT[31:23] RW  
	PRI_I2S_TDM_MSTR_CLK_EN BIT[22] RW  
	PRI_I2S_TDM_SLV_CLK_EN BIT[21] RW  
	CODEC_SPKR_MI2S_EXT_CLK_SEL BIT[20] RW  
	TLMM_WS_EN_SEL BIT[19:18] RW  
	PRI_WS_SLAVE_SEL BIT[17:16] RW  
	CODEC_WS_SLAVE_SEL BIT[15:14] RW  
	PRI_DATAOUT1_SEC_DATAOUT0_SEL BIT[13] RW  
	CODEC_DATAIN0_SEL BIT[12] RW  
	PRI_SEC_DATAOUT1_SEL BIT[11] RW  
	CODEC_DATAIN1_SEL BIT[10] RW  
	SEC_WS_SLAVE_SEL BIT[9:8] RW  
	TLMM_WS_OUT_SEL BIT[7:6] RW  
	TLMM_WS_EN_VAL BIT[5] RW  
	TLMM_DATA0_EN BIT[4] RW  
	TLMM_DATA1_EN BIT[3] RW  
	TLMM_SCLK_EN BIT[2] RW  
	TLMM_MCLK_EN BIT[1] RW  
	TLMM_CODEC_SLK_OUT_SEL BIT[0] RW  

CSR_GP_LPAIF_PRI_PCM_PRI_MODE_MUXSEL ADDRESS 0x0008 RW
CSR_GP_LPAIF_PRI_PCM_PRI_MODE_MUXSEL RESET_VALUE 0x00000000
	I2S_PCM_SEL BIT[0] RW  

CSR_GP_LPAIF_SEC_PCM_SEC_MODE_MUXSEL ADDRESS 0x000C RW
CSR_GP_LPAIF_SEC_PCM_SEC_MODE_MUXSEL RESET_VALUE 0x00000000
	I2S_PCM_SEL BIT[0] RW  

CSR_GP_LPAIF_TER_PCM_TER_MODE_MUXSEL ADDRESS 0x0010 RW
CSR_GP_LPAIF_TER_PCM_TER_MODE_MUXSEL RESET_VALUE 0x00000000
	I2S_PCM_SEL BIT[0] RW  

CSR_GP_IO_MUX_TER_CTL ADDRESS 0x0014 RW
CSR_GP_IO_MUX_TER_CTL RESET_VALUE 0x00000000
	AUX_I2S_TDM_MSTR_CLK_EN BIT[3] RW  
	AUX_I2S_TDM_SLV_CLK_EN BIT[2] RW  
	MI2S_AUX_EXT_CLK_SEL BIT[1] RW  
	TLMM_SCLK_EN BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.ULTAUDIO_CORE.LPASS_AHBI_TIME (level 2)
----------------------------------------------------------------------------------------
lpass_ahbi_time MODULE OFFSET=ULTAUDIO_CORE+0x00005000 MAX=ULTAUDIO_CORE+0x00005FFF APRE=LPASS_AHBI_ SPRE=LPASS_AHBI_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0] RW  

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000017
	NUMSLAVES BIT[5:0] R  

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0] RW  

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0] R  

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0] W  

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0] RW  

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0] R  

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0] W  

ABT_SYND_ID ADDRESS 0x0028 R NO_CSR_TEST
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13] R  
	PID BIT[12:8] R  
	MID BIT[7:0] R  

ABT_SYND_ADDR0 ADDRESS 0x002C R NO_CSR_TEST
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0] R  

ABT_SYND_ADDR1 ADDRESS 0x0030 R NO_CSR_TEST
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0] R  

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.ULTAUDIO_CORE.LPASS_LPASS_SYNC_WRAPPER (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.ULTAUDIO_CORE.LPASS_LPASS_SYNC_WRAPPER' does not directly contain any register.
----------------------------------------------------------------------------------------

lpass_lpass_sync_wrapper MODULE OFFSET=ULTAUDIO_CORE+0x00006000 MAX=ULTAUDIO_CORE+0x00006FFC APRE=LPASS_ SPRE=LPASS_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.ULTAUDIO_CORE.LPASS_LPASS_SYNC_WRAPPER.LPASS_AVTIMER (level 3)
----------------------------------------------------------------------------------------
lpass_avtimer MODULE OFFSET=ULTAUDIO_CORE+0x00006000 MAX=ULTAUDIO_CORE+0x000060FF APRE=LPASS_ SPRE=LPASS_

AVTIMER_HW_VERSION ADDRESS 0x0000 R
AVTIMER_HW_VERSION RESET_VALUE 0x20000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

AVTIMER_CTL ADDRESS 0x0004 RW
AVTIMER_CTL RESET_VALUE 0x00000000
	TIMEOUT_EN BIT[9] RW   NO_CSR_TEST
	TIMER_RST BIT[8] RW  
	TIMER_EN BIT[7] RW  

AVTIMER_RESMOD ADDRESS 0x0008 RW
AVTIMER_RESMOD RESET_VALUE 0x00000000
	RESMOD BIT[31:0] RW  

AVTIMER_TIMER_LSB ADDRESS 0x000C RW NO_CSR_TEST
AVTIMER_TIMER_LSB RESET_VALUE 0x00000000
	TIMER_LSB_R BIT[31:0] R  
	TIMER_LSB_W BIT[31:0] W  

AVTIMER_TIMER_MSB ADDRESS 0x0010 RW NO_CSR_TEST
AVTIMER_TIMER_MSB RESET_VALUE 0x00000000
	TIMER_MSB_R BIT[23:0] R  
	TIMER_MSB_W BIT[23:0] W  

AVTIMER_INT0_LSB ADDRESS 0x0014 RW
AVTIMER_INT0_LSB RESET_VALUE 0x00000000
	INT0_LSB BIT[31:0] RW  

AVTIMER_INT0_MSB ADDRESS 0x0018 RW
AVTIMER_INT0_MSB RESET_VALUE 0x00000000
	INT0_MSB BIT[23:0] RW  

AVTIMER_INT1_LSB ADDRESS 0x001C RW
AVTIMER_INT1_LSB RESET_VALUE 0x00000000
	INT1_LSB BIT[31:0] RW  

AVTIMER_INT1_MSB ADDRESS 0x0020 RW
AVTIMER_INT1_MSB RESET_VALUE 0x00000000
	INT1_MSB BIT[23:0] RW  

AVTIMER_TIMEOUT_VAL ADDRESS 0x0024 RW
AVTIMER_TIMEOUT_VAL RESET_VALUE 0x00000000
	TIMEOUT_VAL BIT[11:0] RW  

AVTIMER_L0_VAL_NEXT ADDRESS 0x0028 RW
AVTIMER_L0_VAL_NEXT RESET_VALUE 0x00000000
	L0_VAL_NEXT BIT[12:0] RW  

AVTIMER_M0_VAL_NEXT ADDRESS 0x002C RW
AVTIMER_M0_VAL_NEXT RESET_VALUE 0x00000000
	M0_VAL_NEXT BIT[23:0] RW  

AVTIMER_N0_VAL_NEXT ADDRESS 0x0030 RW
AVTIMER_N0_VAL_NEXT RESET_VALUE 0x00000000
	N0_VAL_NEXT BIT[23:0] RW  

AVTIMER_L0_VAL_CURR ADDRESS 0x0034 R NO_CSR_TEST
AVTIMER_L0_VAL_CURR RESET_VALUE 0x00000000
	L0_VAL_CURR BIT[12:0] R  

AVTIMER_M0_VAL_CURR ADDRESS 0x0038 R NO_CSR_TEST
AVTIMER_M0_VAL_CURR RESET_VALUE 0x00000000
	M0_VAL_CURR BIT[23:0] R  

AVTIMER_N0_VAL_CURR ADDRESS 0x003C R NO_CSR_TEST
AVTIMER_N0_VAL_CURR RESET_VALUE 0x00000000
	N0_VAL_CURR BIT[23:0] R  

AVTIMER_MODE_CTL ADDRESS 0x0040 RW
AVTIMER_MODE_CTL RESET_VALUE 0x00000000
	EN_QCOUNTER BIT[2] RW   NO_CSR_TEST
	MN_MODE BIT[1] RW   NO_CSR_TEST
	TIMER_2X_RATE BIT[0] RW   NO_CSR_TEST

AVTIMER_LMN_DWT ADDRESS 0x0044 RW NO_CSR_TEST
AVTIMER_LMN_DWT RESET_VALUE 0x00000000
	UPDATE_STATUS BIT[4] R  
	UPDATE_EN BIT[3:0] RW  

AVTIMER_LTIME_LSB ADDRESS 0x0048 R NO_CSR_TEST
AVTIMER_LTIME_LSB RESET_VALUE 0x00000000
	LTIME_LSB BIT[31:0] R  

AVTIMER_LTIME_MSB ADDRESS 0x004C R NO_CSR_TEST
AVTIMER_LTIME_MSB RESET_VALUE 0x00000000
	LTIME_MSB BIT[23:0] R  

AVTIMER_EXT_STC_LSB ADDRESS 0x0050 R NO_CSR_TEST
AVTIMER_EXT_STC_LSB RESET_VALUE 0x00000000
	EXT_STC_LSB BIT[31:0] R  

AVTIMER_EXT_STC_MSB ADDRESS 0x0054 R NO_CSR_TEST
AVTIMER_EXT_STC_MSB RESET_VALUE 0x00000000
	EXT_STC_MSB BIT[23:0] R  

AVTIMER_RTIME_LSB ADDRESS 0x0058 R NO_CSR_TEST
AVTIMER_RTIME_LSB RESET_VALUE 0x00000000
	RTIME_LSB BIT[31:0] R  

AVTIMER_RTIME_MSB ADDRESS 0x005C R NO_CSR_TEST
AVTIMER_RTIME_MSB RESET_VALUE 0x00000000
	RTIME_MSB BIT[23:0] R  

AVTIMER_RTIME_CTL ADDRESS 0x0060 RW
AVTIMER_RTIME_CTL RESET_VALUE 0x00000000
	RTIME_SEL BIT[1:0] RW  

AVTIMER_TIME_CTL ADDRESS 0x0064 RW
AVTIMER_TIME_CTL RESET_VALUE 0x00000000
	TIME_SAMPLE BIT[0] RW  

AVTIMER_TIMER_LOAD_LSB_NEXT ADDRESS 0x0068 RW
AVTIMER_TIMER_LOAD_LSB_NEXT RESET_VALUE 0x00000000
	TIMER_LOAD_LSB_NEXT BIT[31:0] RW  

AVTIMER_TIMER_LOAD_MSB_NEXT ADDRESS 0x006C RW
AVTIMER_TIMER_LOAD_MSB_NEXT RESET_VALUE 0x00000000
	TIMER_LOAD_MSB_NEXT BIT[23:0] RW  

AVTIMER_TIMER_LOAD_LSB_CURR ADDRESS 0x0070 R NO_CSR_TEST
AVTIMER_TIMER_LOAD_LSB_CURR RESET_VALUE 0x00000000
	TIMER_LOAD_LSB_CURR BIT[31:0] R  

AVTIMER_TIMER_LOAD_MSB_CURR ADDRESS 0x0074 R NO_CSR_TEST
AVTIMER_TIMER_LOAD_MSB_CURR RESET_VALUE 0x00000000
	TIMER_LOAD_MSB_CURR BIT[23:0] R  

AVTIMER_TIMER_LOAD_DWT ADDRESS 0x0078 RW NO_CSR_TEST
AVTIMER_TIMER_LOAD_DWT RESET_VALUE 0x00000000
	UPDATE_STATUS BIT[4] R  
	UPDATE_EN BIT[3:0] RW  

AVTIMER_INT1_ST ADDRESS 0x007C RW NO_CSR_TEST
AVTIMER_INT1_ST RESET_VALUE 0x00000000
	INT1_ST BIT[0] R  
	INT1_CLR BIT[0] W  

AVTIMER_INT0_ST ADDRESS 0x0080 RW NO_CSR_TEST
AVTIMER_INT0_ST RESET_VALUE 0x00000000
	INT0_ST BIT[0] R  
	INT0_CLR BIT[0] W  

AVTIMER_INT1_CTL ADDRESS 0x0084 RW NO_CSR_TEST
AVTIMER_INT1_CTL RESET_VALUE 0x00000000
	INT1_MENR BIT[4] R  
	INT1_MENW BIT[4] W  
	INT1_ENR BIT[0] R  
	INT1_ENW BIT[0] W  

AVTIMER_INT0_CTL ADDRESS 0x0088 RW NO_CSR_TEST
AVTIMER_INT0_CTL RESET_VALUE 0x00000000
	INT0_MENR BIT[4] R  
	INT0_MENW BIT[4] W  
	INT0_ENR BIT[0] R  
	INT0_ENW BIT[0] W  

AVTIMER_INT_ON ADDRESS 0x008C RW
AVTIMER_INT_ON RESET_VALUE 0x00000000
	INT_ON_INPUT_STC BIT[0] RW   NO_CSR_TEST

AVTIMER_TICK_DIV ADDRESS 0x0090 RW NO_CSR_TEST
AVTIMER_TICK_DIV RESET_VALUE 0x00000000
	TICK_DIV BIT[3:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.ULTAUDIO_CORE.LPASS_LPA_IF_ULTAUDIO (level 2)
----------------------------------------------------------------------------------------
lpass_lpa_if_ultaudio MODULE OFFSET=ULTAUDIO_CORE+0x00008000 MAX=ULTAUDIO_CORE+0x00017FFF APRE=LPASS_ SPRE=LPASS_

LPAIF_VERSION ADDRESS 0x0000 R
LPAIF_VERSION RESET_VALUE 0x30050000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

LPAIF_HW_CONFIG ADDRESS 0x0004 R
LPAIF_HW_CONFIG RESET_VALUE 0x3E35AD02
	SIF_EN BIT[30] R  
	SEC_PCM_EN BIT[29] R  
	PRI_PCM_EN BIT[28] R  
	QUAD_I2S_LINES BIT[27:26] R  
	QUAD_I2S_DIR BIT[25:24] R  
	QUAD_I2S_EN BIT[23] R  
	TER_I2S_LINES BIT[22:21] R  
	TER_I2S_DIR BIT[20:19] R  
	TER_I2S_EN BIT[18] R  
	SEC_I2S_LINES BIT[17:16] R  
	SEC_I2S_DIR BIT[15:14] R  
	SEC_I2S_EN BIT[13] R  
	PRI_I2S_LINES BIT[12:11] R  
	PRI_I2S_DIR BIT[10:9] R  
	PRI_I2S_EN BIT[8] R  
	SPKR_I2S_LINES BIT[7:6] R  
	SPKR_I2S_DIR BIT[5:4] R  
	SPKR_I2S_EN BIT[3] R  
	NUM_DMIC BIT[2:1] R  
	DMIC_EN BIT[0] R  

LPAIF_HW_CONFIG2 ADDRESS 0x0008 R
LPAIF_HW_CONFIG2 RESET_VALUE 0x000001D2
	TER_PCM_EN BIT[8] R  
	SEC_RATE_DET_EN BIT[7] R  
	PRI_RATE_DET_EN BIT[6] R  
	NUM_RDDMA BIT[5:3] R  
	NUM_WRDMA BIT[2:0] R  

LPAIF_DMIC_CTL ADDRESS 0x0080 RW NO_DOC NO_CSR_TEST
LPAIF_DMIC_CTL RESET_VALUE 0x00000000
	RESET BIT[31] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	DMIC_MODE BIT[3:1] RW  
		NONE VALUE 0x0
		LEFT0 VALUE 0x1
		RIGHT0 VALUE 0x2
		LEFT1 VALUE 0x3
		RIGHT1 VALUE 0x4
		STEREO0 VALUE 0x5
		STEREO1 VALUE 0x6
		QUAD VALUE 0x7
	BIT_WIDTH BIT[0] RW  
		ENUM_16 VALUE 0x0
		ENUM_20 VALUE 0x1

LPAIF_DMIC_VOL_CTLa(a):(0)-(1) ARRAY 0x00000084+0x4*a
LPAIF_DMIC_VOL_CTL0 ADDRESS 0x0084 RW NO_DOC NO_CSR_TEST
LPAIF_DMIC_VOL_CTL0 RESET_VALUE 0x0000FF00
	UPDATE_STATUS BIT[20] RW  
		COMPLETE VALUE 0x0
		PENDING VALUE 0x1
	UPDATE_GAIN BIT[19] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	TX_HPF_BP BIT[18] RW  
		DC_BLOCK VALUE 0x0
		BYPASS_DC_BLOCK VALUE 0x1
	DMIC_GAIN_BP BIT[17] RW  
		GAIN VALUE 0x0
		BYPASS_GAIN VALUE 0x1
	MUTE_EN BIT[16] RW  
		NORMAL VALUE 0x0
	TIMEOUT_VAL BIT[15:8] RW  
		DEFAULT VALUE 0xFF
	GAIN BIT[7:0] RW  
		DEFAULT VALUE 0x00

LPAIF_WRDMA_LPBK_MIX ADDRESS 0x0100 RW
LPAIF_WRDMA_LPBK_MIX RESET_VALUE 0x0000000F
	WRDMA_CH3 BIT[3] RW  
		BLOCK VALUE 0x0
		ALLOW VALUE 0x1
	WRDMA_CH2 BIT[2] RW  
		BLOCK VALUE 0x0
		ALLOW VALUE 0x1
	WRDMA_CH1 BIT[1] RW  
		BLOCK VALUE 0x0
		ALLOW VALUE 0x1
	WRDMA_CH0 BIT[0] RW  
		BLOCK VALUE 0x0
		ALLOW VALUE 0x1

LPAIF_MIXER_CTL ADDRESS 0x0180 RW
LPAIF_MIXER_CTL RESET_VALUE 0x00000000
	DYNAMIC_CLOCK BIT[11] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	OVR_DET BIT[10] R   NO_CSR_TEST
		OK VALUE 0x0
		YES VALUE 0x1
	OVR_CLR BIT[9] RW   NO_CSR_TEST
		NO VALUE 0x0
		YES VALUE 0x1
	SAT_EN BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIT_WIDTH BIT[7:6] RW  
		ENUM_8 VALUE 0x0
		ENUM_16 VALUE 0x1
		ENUM_24 VALUE 0x2
		ENUM_32 VALUE 0x3
	PORT1_CH BIT[5:3] RW  
		NONE VALUE 0x0
		RDDMA_CH0 VALUE 0x1
		RDDMA_CH1 VALUE 0x2
		RDDMA_CH2 VALUE 0x3
		RDDMA_CH3 VALUE 0x4
		RDDMA_CH4 VALUE 0x5
	PORT0_CH BIT[2:0] RW  
		NONE VALUE 0x0
		RDDMA_CH0 VALUE 0x1
		RDDMA_CH1 VALUE 0x2
		RDDMA_CH2 VALUE 0x3
		RDDMA_CH3 VALUE 0x4
		RDDMA_CH4 VALUE 0x5

LPAIF_EXT_VFR ADDRESS 0x0200 RW NO_DOC NO_CSR_TEST
LPAIF_EXT_VFR RESET_VALUE 0x00000000
	SEL BIT[0] RW  
		INTERNAL VALUE 0x0
		EXTERNAL VALUE 0x1

LPAIF_DEBUG_CTL ADDRESS 0x0280 RW
LPAIF_DEBUG_CTL RESET_VALUE 0x00000000
	TESTMODE BIT[5] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	TESTSEL BIT[4:0] RW  
		RDDMA_CH0 VALUE 0x00
		RDDMA_CH1 VALUE 0x01
		RDDMA_CH2 VALUE 0x02
		RDDMA_CH3 VALUE 0x03
		RDDMA_CH4 VALUE 0x04
		WRDMA_CH0 VALUE 0x05
		WRDMA_CH1 VALUE 0x06
		WRDMA_CH2 VALUE 0x07
		WRDMA_CH3 VALUE 0x08
		PRI_MI2S VALUE 0x10
		SEC_MI2S VALUE 0x11
		TER_MI2S VALUE 0x12
		QUA_MI2S VALUE 0x13
		SPKR_I2S VALUE 0x14
		MIXER VALUE 0x15
		DMIC VALUE 0x16

LPAIF_PRI_RATE_DET_CONFIG ADDRESS 0x0300 RW
LPAIF_PRI_RATE_DET_CONFIG RESET_VALUE 0x00000000
	RESET BIT[31] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	VAR_192K_1764K BIT[30:23] RW  
	VAR_128K_441K BIT[22:15] RW  
	VAR_32K_8K BIT[14:7] RW  
	NUM_FS BIT[6:4] RW  
		ONE_FS VALUE 0x0
		TWO_FS VALUE 0x1
		THREE_FS VALUE 0x2
		FOUR_FS VALUE 0x3
		FIVE_FS VALUE 0x4
		SIX_FS VALUE 0x5
		SEVEN_FS VALUE 0x6
		EIGHT_FS VALUE 0x7
	SYNC_SEL BIT[3:1] RW  
		PCM_PRI VALUE 0x0
		PCM_SEC VALUE 0x1
		SPKR_I2S VALUE 0x2
		PRI_I2S VALUE 0x3
		SEC_I2S VALUE 0x4
		TER_I2S VALUE 0x5
		QUA_I2S VALUE 0x6
		PCM_TER VALUE 0x7
	EN BIT[0] RW  

LPAIF_PRI_RATE_DET_TARGET1_CONFIG ADDRESS 0x0304 RW
LPAIF_PRI_RATE_DET_TARGET1_CONFIG RESET_VALUE 0x00000000
	TARGET_128KHZ BIT[31:16] RW  
	TARGET_176P4KHZ BIT[15:0] RW  

LPAIF_PRI_RATE_DET_TARGET2_CONFIG ADDRESS 0x0308 RW
LPAIF_PRI_RATE_DET_TARGET2_CONFIG RESET_VALUE 0x00000000
	TARGET_192KHZ BIT[15:0] RW  

LPAIF_PRI_RATE_BIN ADDRESS 0x030C R
LPAIF_PRI_RATE_BIN RESET_VALUE 0x00000000
	RATE_BIN BIT[14:0] R  

LPAIF_PRI_STC_DIFF ADDRESS 0x0310 R
LPAIF_PRI_STC_DIFF RESET_VALUE 0x00000000
	STC_DIFF BIT[15:0] R  

LPAIF_SEC_RATE_DET_CONFIG ADDRESS 0x0380 RW
LPAIF_SEC_RATE_DET_CONFIG RESET_VALUE 0x00000000
	RESET BIT[31] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	VAR_192K_1764K BIT[30:23] RW  
	VAR_128K_441K BIT[22:15] RW  
	VAR_32K_8K BIT[14:7] RW  
	NUM_FS BIT[6:4] RW  
		ONE_FS VALUE 0x0
		TWO_FS VALUE 0x1
		THREE_FS VALUE 0x2
		FOUR_FS VALUE 0x3
		FIVE_FS VALUE 0x4
		SIX_FS VALUE 0x5
		SEVEN_FS VALUE 0x6
		EIGHT_FS VALUE 0x7
	SYNC_SEL BIT[3:1] RW  
		PCM_PRI VALUE 0x0
		PCM_SEC VALUE 0x1
		SPKR_I2S VALUE 0x2
		PRI_I2S VALUE 0x3
		SEC_I2S VALUE 0x4
		TER_I2S VALUE 0x5
		QUA_I2S VALUE 0x6
		PCM_TER VALUE 0x7
	EN BIT[0] RW  

LPAIF_SEC_RATE_DET_TARGET1_CONFIG ADDRESS 0x0384 RW
LPAIF_SEC_RATE_DET_TARGET1_CONFIG RESET_VALUE 0x00000000
	TARGET_128KHZ BIT[31:16] RW  
	TARGET_176P4KHZ BIT[15:0] RW  

LPAIF_SEC_RATE_DET_TARGET2_CONFIG ADDRESS 0x0388 RW
LPAIF_SEC_RATE_DET_TARGET2_CONFIG RESET_VALUE 0x00000000
	TARGET_192KHZ BIT[15:0] RW  

LPAIF_SEC_RATE_BIN ADDRESS 0x038C R
LPAIF_SEC_RATE_BIN RESET_VALUE 0x00000000
	RATE_BIN BIT[14:0] R  

LPAIF_SEC_STC_DIFF ADDRESS 0x0390 R
LPAIF_SEC_STC_DIFF RESET_VALUE 0x00000000
	STC_DIFF BIT[15:0] R  

LPAIF_SPARE ADDRESS 0x0400 RW
LPAIF_SPARE RESET_VALUE 0x00000000
	SPARE BIT[31:0] RW  

LPAIF_I2S_CTLa(a):(0)-(2) ARRAY 0x00001000+0x1000*a
LPAIF_I2S_CTL0 ADDRESS 0x1000 RW
LPAIF_I2S_CTL0 RESET_VALUE 0x000F0004
	RESET BIT[31] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_LONG_RATE BIT[22] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	LONG_RATE BIT[21:16] RW  
	LOOPBACK BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPKR_EN BIT[14] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPKR_MODE BIT[13:10] RW  
		NONE VALUE 0x0
		SD0 VALUE 0x1
		SD1 VALUE 0x2
		SD2 VALUE 0x3
		SD3 VALUE 0x4
		QUAD01 VALUE 0x5
		QUAD23 VALUE 0x6
		ENUM_6CH VALUE 0x7
		ENUM_8CH VALUE 0x8
	SPKR_MONO BIT[9] RW  
		STEREO VALUE 0x0
		MONO VALUE 0x1
	MIC_EN BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MIC_MODE BIT[7:4] RW  
		NONE VALUE 0x0
		SD0 VALUE 0x1
		SD1 VALUE 0x2
		SD2 VALUE 0x3
		SD3 VALUE 0x4
		QUAD01 VALUE 0x5
		QUAD23 VALUE 0x6
		ENUM_6CH VALUE 0x7
		ENUM_8CH VALUE 0x8
	MIC_MONO BIT[3] RW  
		STEREO VALUE 0x0
		MONO VALUE 0x1
	WS_SRC BIT[2] RW  
		INT VALUE 0x0
		EXT VALUE 0x1
	BIT_WIDTH BIT[1:0] RW  
		ENUM_16 VALUE 0x0
		ENUM_24 VALUE 0x1
		ENUM_32 VALUE 0x2
		ENUM_25 VALUE 0x3

LPAIF_PCM_CTLa(a):(0)-(2) ARRAY 0x00001040+0x1000*a
LPAIF_PCM_CTL0 ADDRESS 0x1040 RW
LPAIF_PCM_CTL0 RESET_VALUE 0x00068000
	RESET BIT[31] RW   NO_CSR_TEST
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RESET_RX BIT[29] RW   NO_CSR_TEST
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RESET_TX BIT[28] RW   NO_CSR_TEST
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ONE_SLOT_SYNC_EN BIT[27] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE_RX BIT[26] RW   NO_CSR_TEST
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE_TX BIT[25] RW   NO_CSR_TEST
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE BIT[24] RW   NO_CSR_TEST
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RPCM_SLOT_NUM BIT[23:22] RW  
		ACTIVE_SLOT_0 VALUE 0x0
		ACTIVE_SLOT_0_1 VALUE 0x1
		ACTIVE_SLOT_0_1_2 VALUE 0x2
		ACTIVE_SLOT_0_1_2_3 VALUE 0x3
	TPCM_SLOT_NUM BIT[21:20] RW  
		ACTIVE_SLOT_0 VALUE 0x0
		ACTIVE_SLOT_0_1 VALUE 0x1
		ACTIVE_SLOT_0_1_2 VALUE 0x2
		ACTIVE_SLOT_0_1_2_3 VALUE 0x3
	SEL_LPXO_FREQ BIT[19] RW  
	CTRL_DATA_OE BIT[18] RW  
	RATE BIT[17:15] RW  
		ENUM_8 VALUE 0x0
		ENUM_16 VALUE 0x1
		ENUM_32 VALUE 0x2
		ENUM_64 VALUE 0x3
		ENUM_128 VALUE 0x4
		ENUM_256 VALUE 0x5
	LOOPBACK BIT[14] RW  
	SYNC_SRC BIT[13] RW  
		EXTERNAL VALUE 0x0
		INTERNAL VALUE 0x1
	AUX_MODE BIT[12] RW  
		PCM VALUE 0x0
		AUX VALUE 0x1
	RPCM_WIDTH BIT[11] RW  
		ENUM_8_BIT VALUE 0x0
		ENUM_16_BIT VALUE 0x1
	TPCM_WIDTH BIT[10] RW  
		ENUM_8_BIT VALUE 0x0
		ENUM_16_BIT VALUE 0x1
	RPCM_SLOT BIT[9:5] RW  
	TPCM_SLOT BIT[4:0] RW  

LPAIF_PCM_SLOT_CTLa(a):(0)-(2) ARRAY 0x00001044+0x1000*a
LPAIF_PCM_SLOT_CTL0 ADDRESS 0x1044 RW
LPAIF_PCM_SLOT_CTL0 RESET_VALUE 0x00000000
	RPCM_SLOT3 BIT[30:26] RW  
	RPCM_SLOT2 BIT[25:21] RW  
	RPCM_SLOT1 BIT[20:16] RW  
	TPCM_SLOT3 BIT[14:10] RW  
	TPCM_SLOT2 BIT[9:5] RW  
	TPCM_SLOT1 BIT[4:0] RW  

LPAIF_PCM_SLOT_CTL2_a(a):(0)-(2) ARRAY 0x00001048+0x1000*a
LPAIF_PCM_SLOT_CTL2_0 ADDRESS 0x1048 RW
LPAIF_PCM_SLOT_CTL2_0 RESET_VALUE 0x00000000
	RPCM_SLOT6 BIT[30:26] RW  
	RPCM_SLOT5 BIT[25:21] RW  
	RPCM_SLOT4 BIT[20:16] RW  
	TPCM_SLOT6 BIT[14:10] RW  
	TPCM_SLOT5 BIT[9:5] RW  
	TPCM_SLOT4 BIT[4:0] RW  

LPAIF_PCM_SLOT_CTL3_a(a):(0)-(2) ARRAY 0x0000104C+0x1000*a
LPAIF_PCM_SLOT_CTL3_0 ADDRESS 0x104C RW
LPAIF_PCM_SLOT_CTL3_0 RESET_VALUE 0x00000000
	RPCM_SLOT7 BIT[20:16] RW  
	TPCM_SLOT7 BIT[4:0] RW  

LPAIF_PCM_TDM_CTL_a(a):(0)-(2) ARRAY 0x00001050+0x1000*a
LPAIF_PCM_TDM_CTL_0 ADDRESS 0x1050 RW
LPAIF_PCM_TDM_CTL_0 RESET_VALUE 0x0203DF00
	ENABLE_TDM BIT[30] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE_DIFF_SAMPLE_WIDTH BIT[29] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TDM_INV_TPCM_SYNC BIT[28] RW  
	TDM_INV_RPCM_SYNC BIT[27] RW  
	TDM_SYNC_DELAY BIT[26:25] RW  
		DELAY_2_CYCLE VALUE 0x0
		DELAY_1_CYCLE VALUE 0x1
		DELAY_0_CYCLE VALUE 0x2
	TDM_TPCM_SLOT_NUM BIT[24:22] RW  
	TDM_RPCM_SLOT_NUM BIT[21:19] RW  
	TDM_TPCM_WIDTH BIT[18:14] RW  
	TDM_RPCM_WIDTH BIT[13:9] RW  
	TDM_RATE BIT[8:0] RW  

LPAIF_PCM_TDM_SAMPLE_WIDTH_a(a):(0)-(2) ARRAY 0x00001054+0x1000*a
LPAIF_PCM_TDM_SAMPLE_WIDTH_0 ADDRESS 0x1054 RW
LPAIF_PCM_TDM_SAMPLE_WIDTH_0 RESET_VALUE 0x000001EF
	TDM_TPCM_SAMPLE_WIDTH BIT[9:5] RW  
	TDM_RPCM_SAMPLE_WIDTH BIT[4:0] RW  

LPAIF_IRQ_ENa(a):(0)-(2) ARRAY 0x00006000+0x1000*a
LPAIF_IRQ_EN0 ADDRESS 0x6000 RW
LPAIF_IRQ_EN0 RESET_VALUE 0x00000000
	SEC_RD_NO_RATE BIT[31] RW  
	SEC_RD_DIFF_RATE BIT[30] RW  
	PRI_RD_NO_RATE BIT[29] RW  
	PRI_RD_DIFF_RATE BIT[28] RW  
	FRM_REF BIT[27] RW  
	ERR_WRDMA_CH3 BIT[26] RW  
	OVR_WRDMA_CH3 BIT[25] RW  
	PER_WRDMA_CH3 BIT[24] RW  
	ERR_WRDMA_CH2 BIT[23] RW  
	OVR_WRDMA_CH2 BIT[22] RW  
	PER_WRDMA_CH2 BIT[21] RW  
	ERR_WRDMA_CH1 BIT[20] RW  
	OVR_WRDMA_CH1 BIT[19] RW  
	PER_WRDMA_CH1 BIT[18] RW  
	ERR_WRDMA_CH0 BIT[17] RW  
	OVR_WRDMA_CH0 BIT[16] RW  
	PER_WRDMA_CH0 BIT[15] RW  
	ERR_RDDMA_CH4 BIT[14] RW  
	UNDR_RDDMA_CH4 BIT[13] RW  
	PER_RDDMA_CH4 BIT[12] RW  
	ERR_RDDMA_CH3 BIT[11] RW  
	UNDR_RDDMA_CH3 BIT[10] RW  
	PER_RDDMA_CH3 BIT[9] RW  
	ERR_RDDMA_CH2 BIT[8] RW  
	UNDR_RDDMA_CH2 BIT[7] RW  
	PER_RDDMA_CH2 BIT[6] RW  
	ERR_RDDMA_CH1 BIT[5] RW  
	UNDR_RDDMA_CH1 BIT[4] RW  
	PER_RDDMA_CH1 BIT[3] RW  
	ERR_RDDMA_CH0 BIT[2] RW  
	UNDR_RDDMA_CH0 BIT[1] RW  
	PER_RDDMA_CH0 BIT[0] RW  

LPAIF_IRQ_STATa(a):(0)-(2) ARRAY 0x00006004+0x1000*a
LPAIF_IRQ_STAT0 ADDRESS 0x6004 R
LPAIF_IRQ_STAT0 RESET_VALUE 0x00000000
	SEC_RD_NO_RATE BIT[31] R  
	SEC_RD_DIFF_RATE BIT[30] R  
	PRI_RD_NO_RATE BIT[29] R  
	PRI_RD_DIFF_RATE BIT[28] R  
	FRM_REF BIT[27] R  
	ERR_WRDMA_CH3 BIT[26] R  
	OVR_WRDMA_CH3 BIT[25] R  
	PER_WRDMA_CH3 BIT[24] R  
	ERR_WRDMA_CH2 BIT[23] R  
	OVR_WRDMA_CH2 BIT[22] R  
	PER_WRDMA_CH2 BIT[21] R  
	ERR_WRDMA_CH1 BIT[20] R  
	OVR_WRDMA_CH1 BIT[19] R  
	PER_WRDMA_CH1 BIT[18] R  
	ERR_WRDMA_CH0 BIT[17] R  
	OVR_WRDMA_CH0 BIT[16] R  
	PER_WRDMA_CH0 BIT[15] R  
	ERR_RDDMA_CH4 BIT[14] R  
	UNDR_RDDMA_CH4 BIT[13] R  
	PER_RDDMA_CH4 BIT[12] R  
	ERR_RDDMA_CH3 BIT[11] R  
	UNDR_RDDMA_CH3 BIT[10] R  
	PER_RDDMA_CH3 BIT[9] R  
	ERR_RDDMA_CH2 BIT[8] R  
	UNDR_RDDMA_CH2 BIT[7] R  
	PER_RDDMA_CH2 BIT[6] R  
	ERR_RDDMA_CH1 BIT[5] R  
	UNDR_RDDMA_CH1 BIT[4] R  
	PER_RDDMA_CH1 BIT[3] R  
	ERR_RDDMA_CH0 BIT[2] R  
	UNDR_RDDMA_CH0 BIT[1] R  
	PER_RDDMA_CH0 BIT[0] R  

LPAIF_IRQ_RAW_STATa(a):(0)-(2) ARRAY 0x00006008+0x1000*a
LPAIF_IRQ_RAW_STAT0 ADDRESS 0x6008 R
LPAIF_IRQ_RAW_STAT0 RESET_VALUE 0x00000000
	SEC_RD_NO_RATE BIT[31] R  
	SEC_RD_DIFF_RATE BIT[30] R  
	PRI_RD_NO_RATE BIT[29] R  
	PRI_RD_DIFF_RATE BIT[28] R  
	FRM_REF BIT[27] R  
	ERR_WRDMA_CH3 BIT[26] R  
	OVR_WRDMA_CH3 BIT[25] R  
	PER_WRDMA_CH3 BIT[24] R  
	ERR_WRDMA_CH2 BIT[23] R  
	OVR_WRDMA_CH2 BIT[22] R  
	PER_WRDMA_CH2 BIT[21] R  
	ERR_WRDMA_CH1 BIT[20] R  
	OVR_WRDMA_CH1 BIT[19] R  
	PER_WRDMA_CH1 BIT[18] R  
	ERR_WRDMA_CH0 BIT[17] R  
	OVR_WRDMA_CH0 BIT[16] R  
	PER_WRDMA_CH0 BIT[15] R  
	ERR_RDDMA_CH4 BIT[14] R  
	UNDR_RDDMA_CH4 BIT[13] R  
	PER_RDDMA_CH4 BIT[12] R  
	ERR_RDDMA_CH3 BIT[11] R  
	UNDR_RDDMA_CH3 BIT[10] R  
	PER_RDDMA_CH3 BIT[9] R  
	ERR_RDDMA_CH2 BIT[8] R  
	UNDR_RDDMA_CH2 BIT[7] R  
	PER_RDDMA_CH2 BIT[6] R  
	ERR_RDDMA_CH1 BIT[5] R  
	UNDR_RDDMA_CH1 BIT[4] R  
	PER_RDDMA_CH1 BIT[3] R  
	ERR_RDDMA_CH0 BIT[2] R  
	UNDR_RDDMA_CH0 BIT[1] R  
	PER_RDDMA_CH0 BIT[0] R  

LPAIF_IRQ_CLEARa(a):(0)-(2) ARRAY 0x0000600C+0x1000*a
LPAIF_IRQ_CLEAR0 ADDRESS 0x600C W
LPAIF_IRQ_CLEAR0 RESET_VALUE 0x00000000
	SEC_RD_NO_RATE BIT[31] W  
	SEC_RD_DIFF_RATE BIT[30] W  
	PRI_RD_NO_RATE BIT[29] W  
	PRI_RD_DIFF_RATE BIT[28] W  
	FRM_REF BIT[27] W  
	ERR_WRDMA_CH3 BIT[26] W  
	OVR_WRDMA_CH3 BIT[25] W  
	PER_WRDMA_CH3 BIT[24] W  
	ERR_WRDMA_CH2 BIT[23] W  
	OVR_WRDMA_CH2 BIT[22] W  
	PER_WRDMA_CH2 BIT[21] W  
	ERR_WRDMA_CH1 BIT[20] W  
	OVR_WRDMA_CH1 BIT[19] W  
	PER_WRDMA_CH1 BIT[18] W  
	ERR_WRDMA_CH0 BIT[17] W  
	OVR_WRDMA_CH0 BIT[16] W  
	PER_WRDMA_CH0 BIT[15] W  
	ERR_RDDMA_CH4 BIT[14] W  
	UNDR_RDDMA_CH4 BIT[13] W  
	PER_RDDMA_CH4 BIT[12] W  
	ERR_RDDMA_CH3 BIT[11] W  
	UNDR_RDDMA_CH3 BIT[10] W  
	PER_RDDMA_CH3 BIT[9] W  
	ERR_RDDMA_CH2 BIT[8] W  
	UNDR_RDDMA_CH2 BIT[7] W  
	PER_RDDMA_CH2 BIT[6] W  
	ERR_RDDMA_CH1 BIT[5] W  
	UNDR_RDDMA_CH1 BIT[4] W  
	PER_RDDMA_CH1 BIT[3] W  
	ERR_RDDMA_CH0 BIT[2] W  
	UNDR_RDDMA_CH0 BIT[1] W  
	PER_RDDMA_CH0 BIT[0] W  

LPAIF_IRQ_FORCEa(a):(0)-(2) ARRAY 0x00006010+0x1000*a
LPAIF_IRQ_FORCE0 ADDRESS 0x6010 W
LPAIF_IRQ_FORCE0 RESET_VALUE 0x00000000
	SEC_RD_NO_RATE BIT[31] W  
	SEC_RD_DIFF_RATE BIT[30] W  
	PRI_RD_NO_RATE BIT[29] W  
	PRI_RD_DIFF_RATE BIT[28] W  
	FRM_REF BIT[27] W  
	ERR_WRDMA_CH3 BIT[26] W  
	OVR_WRDMA_CH3 BIT[25] W  
	PER_WRDMA_CH3 BIT[24] W  
	ERR_WRDMA_CH2 BIT[23] W  
	OVR_WRDMA_CH2 BIT[22] W  
	PER_WRDMA_CH2 BIT[21] W  
	ERR_WRDMA_CH1 BIT[20] W  
	OVR_WRDMA_CH1 BIT[19] W  
	PER_WRDMA_CH1 BIT[18] W  
	ERR_WRDMA_CH0 BIT[17] W  
	OVR_WRDMA_CH0 BIT[16] W  
	PER_WRDMA_CH0 BIT[15] W  
	ERR_RDDMA_CH4 BIT[14] W  
	UNDR_RDDMA_CH4 BIT[13] W  
	PER_RDDMA_CH4 BIT[12] W  
	ERR_RDDMA_CH3 BIT[11] W  
	UNDR_RDDMA_CH3 BIT[10] W  
	PER_RDDMA_CH3 BIT[9] W  
	ERR_RDDMA_CH2 BIT[8] W  
	UNDR_RDDMA_CH2 BIT[7] W  
	PER_RDDMA_CH2 BIT[6] W  
	ERR_RDDMA_CH1 BIT[5] W  
	UNDR_RDDMA_CH1 BIT[4] W  
	PER_RDDMA_CH1 BIT[3] W  
	ERR_RDDMA_CH0 BIT[2] W  
	UNDR_RDDMA_CH0 BIT[1] W  
	PER_RDDMA_CH0 BIT[0] W  

LPAIF_IRQ2_ENa(a):(0)-(2) ARRAY 0x00006040+0x1000*a
LPAIF_IRQ2_EN0 ADDRESS 0x6040 RW
LPAIF_IRQ2_EN0 RESET_VALUE 0x00000000
	UNDR_EXTERNAL BIT[0] RW  

LPAIF_IRQ2_STATa(a):(0)-(2) ARRAY 0x00006044+0x1000*a
LPAIF_IRQ2_STAT0 ADDRESS 0x6044 R NO_CSR_TEST
LPAIF_IRQ2_STAT0 RESET_VALUE 0x00000000
	UNDR_EXTERNAL BIT[0] R  

LPAIF_IRQ2_RAW_STATa(a):(0)-(2) ARRAY 0x00006048+0x1000*a
LPAIF_IRQ2_RAW_STAT0 ADDRESS 0x6048 R NO_CSR_TEST
LPAIF_IRQ2_RAW_STAT0 RESET_VALUE 0x00000000
	UNDR_EXTERNAL BIT[0] R  

LPAIF_IRQ2_CLEARa(a):(0)-(2) ARRAY 0x0000604C+0x1000*a
LPAIF_IRQ2_CLEAR0 ADDRESS 0x604C W
LPAIF_IRQ2_CLEAR0 RESET_VALUE 0x00000000
	UNDR_EXTERNAL BIT[0] W  

LPAIF_IRQ2_FORCEa(a):(0)-(2) ARRAY 0x00006050+0x1000*a
LPAIF_IRQ2_FORCE0 ADDRESS 0x6050 W
LPAIF_IRQ2_FORCE0 RESET_VALUE 0x00000000
	UNDR_EXTERNAL BIT[0] W  

LPAIF_RDDMA_CTLa(a):(0)-(2) ARRAY 0x00008400+0x1000*a
LPAIF_RDDMA_CTL0 ADDRESS 0x8400 RW
LPAIF_RDDMA_CTL0 RESET_VALUE 0x00004000
	RESET BIT[31] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	DYNBURST_EN BIT[23] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BURST16_EN BIT[22] RW   NO_DOC
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BURST8_EN BIT[21] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PADDING_NUM BIT[20:16] RW  
	PADDING_EN BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	DYNAMIC_CLOCK BIT[14] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BURST_EN BIT[13] RW  
		SINGLE VALUE 0x0
		INCR4 VALUE 0x1
	WPSCNT BIT[12:10] RW  
		ONE VALUE 0x0
		TWO VALUE 0x1
		THREE VALUE 0x2
		FOUR VALUE 0x3
		SIX VALUE 0x5
		EIGHT VALUE 0x7
	AUDIO_INTF BIT[9:6] RW  
		NONE VALUE 0x0
		PRI_MI2S VALUE 0x1
		SEC_MI2S VALUE 0x2
		TER_MI2S VALUE 0x3
		QUA_MI2S VALUE 0x4
		SPKR_I2S VALUE 0x5
		HDMI VALUE 0x6
		PCM VALUE 0x7
		SEC_PCM VALUE 0x8
		TER_PCM VALUE 0x9
	FIFO_WATERMRK BIT[5:1] RW  
		ENUM_1 VALUE 0x00
		ENUM_2 VALUE 0x01
		ENUM_3 VALUE 0x02
		ENUM_4 VALUE 0x03
		ENUM_5 VALUE 0x04
		ENUM_6 VALUE 0x05
		ENUM_7 VALUE 0x06
		ENUM_8 VALUE 0x07
		ENUM_9 VALUE 0x08
		ENUM_10 VALUE 0x09
		ENUM_11 VALUE 0x0A
		ENUM_12 VALUE 0x0B
		ENUM_13 VALUE 0x0C
		ENUM_14 VALUE 0x0D
		ENUM_15 VALUE 0x0E
		ENUM_16 VALUE 0x0F
		ENUM_17 VALUE 0x10
		ENUM_18 VALUE 0x11
		ENUM_19 VALUE 0x12
		ENUM_20 VALUE 0x13
		ENUM_21 VALUE 0x14
		ENUM_22 VALUE 0x15
		ENUM_23 VALUE 0x16
		ENUM_24 VALUE 0x17
		ENUM_25 VALUE 0x18
		ENUM_26 VALUE 0x19
		ENUM_27 VALUE 0x1A
		ENUM_28 VALUE 0x1B
		ENUM_29 VALUE 0x1C
		ENUM_30 VALUE 0x1D
		ENUM_31 VALUE 0x1E
		ENUM_32 VALUE 0x1F
	ENABLE BIT[0] RW   NO_CSR_TEST
		OFF VALUE 0x0
		ON VALUE 0x1

LPAIF_RDDMA_BASEa(a):(0)-(2) ARRAY 0x00008404+0x1000*a
LPAIF_RDDMA_BASE0 ADDRESS 0x8404 RW
LPAIF_RDDMA_BASE0 RESET_VALUE 0x00000000
	BASE_ADDR BIT[31:4] RW  

LPAIF_RDDMA_BUFF_LENa(a):(0)-(2) ARRAY 0x00008408+0x1000*a
LPAIF_RDDMA_BUFF_LEN0 ADDRESS 0x8408 RW
LPAIF_RDDMA_BUFF_LEN0 RESET_VALUE 0x00000000
	LENGTH BIT[19:2] RW  

LPAIF_RDDMA_CURR_ADDRa(a):(0)-(2) ARRAY 0x0000840C+0x1000*a
LPAIF_RDDMA_CURR_ADDR0 ADDRESS 0x840C R
LPAIF_RDDMA_CURR_ADDR0 RESET_VALUE 0x00000000
	ADDR BIT[31:0] R  

LPAIF_RDDMA_PER_LENa(a):(0)-(2) ARRAY 0x00008410+0x1000*a
LPAIF_RDDMA_PER_LEN0 ADDRESS 0x8410 RW
LPAIF_RDDMA_PER_LEN0 RESET_VALUE 0x00000000
	LENGTH BIT[19:0] RW  

LPAIF_RDDMA_PER_CNTa(a):(0)-(2) ARRAY 0x00008414+0x1000*a
LPAIF_RDDMA_PER_CNT0 ADDRESS 0x8414 R
LPAIF_RDDMA_PER_CNT0 RESET_VALUE 0x00000000
	FORMAT_ERR BIT[26] R  
	FIFO_WORDCNT BIT[25:20] R  
		ENUM_0 VALUE 0x00
		ENUM_1 VALUE 0x01
		ENUM_2 VALUE 0x02
		ENUM_3 VALUE 0x03
		ENUM_4 VALUE 0x04
		ENUM_5 VALUE 0x05
		ENUM_6 VALUE 0x06
		ENUM_7 VALUE 0x07
		ENUM_8 VALUE 0x08
		ENUM_9 VALUE 0x09
		ENUM_10 VALUE 0x0A
		ENUM_11 VALUE 0x0B
		ENUM_12 VALUE 0x0C
		ENUM_13 VALUE 0x0D
		ENUM_14 VALUE 0x0E
		ENUM_15 VALUE 0x0F
		ENUM_16 VALUE 0x10
		ENUM_17 VALUE 0x11
		ENUM_18 VALUE 0x12
		ENUM_19 VALUE 0x13
		ENUM_20 VALUE 0x14
		ENUM_21 VALUE 0x15
		ENUM_22 VALUE 0x16
		ENUM_23 VALUE 0x17
		ENUM_24 VALUE 0x18
		ENUM_25 VALUE 0x19
		ENUM_26 VALUE 0x1A
		ENUM_27 VALUE 0x1B
		ENUM_28 VALUE 0x1C
		ENUM_29 VALUE 0x1D
		ENUM_30 VALUE 0x1E
		ENUM_31 VALUE 0x1F
		ENUM_32 VALUE 0x20
	PER_CNT BIT[19:0] R  

LPAIF_RDDMA_FRMa(a):(0)-(2) ARRAY 0x00008418+0x1000*a
LPAIF_RDDMA_FRM0 ADDRESS 0x8418 R
LPAIF_RDDMA_FRM0 RESET_VALUE 0x00000000
	FRAME_EXP_CNT BIT[30:27] R  
	FRAME_UPDATE BIT[26] R  
	FRAME_FIFO BIT[25:20] R  
		ENUM_0 VALUE 0x00
		ENUM_1 VALUE 0x01
		ENUM_2 VALUE 0x02
		ENUM_3 VALUE 0x03
		ENUM_4 VALUE 0x04
		ENUM_5 VALUE 0x05
		ENUM_6 VALUE 0x06
		ENUM_7 VALUE 0x07
		ENUM_8 VALUE 0x08
		ENUM_9 VALUE 0x09
		ENUM_10 VALUE 0x0A
		ENUM_11 VALUE 0x0B
		ENUM_12 VALUE 0x0C
		ENUM_13 VALUE 0x0D
		ENUM_14 VALUE 0x0E
		ENUM_15 VALUE 0x0F
		ENUM_16 VALUE 0x10
		ENUM_17 VALUE 0x11
		ENUM_18 VALUE 0x12
		ENUM_19 VALUE 0x13
		ENUM_20 VALUE 0x14
		ENUM_21 VALUE 0x15
		ENUM_22 VALUE 0x16
		ENUM_23 VALUE 0x17
		ENUM_24 VALUE 0x18
		ENUM_25 VALUE 0x19
		ENUM_26 VALUE 0x1A
		ENUM_27 VALUE 0x1B
		ENUM_28 VALUE 0x1C
		ENUM_29 VALUE 0x1D
		ENUM_30 VALUE 0x1E
		ENUM_31 VALUE 0x1F
		ENUM_32 VALUE 0x20
	FRAME_CNT BIT[19:0] R  

LPAIF_RDDMA_FRMCLRa(a):(0)-(2) ARRAY 0x0000841C+0x1000*a
LPAIF_RDDMA_FRMCLR0 ADDRESS 0x841C W
LPAIF_RDDMA_FRMCLR0 RESET_VALUE 0x00000000
	FRAME_CLR BIT[0] W  

LPAIF_RDDMA_SET_BUFF_CNTa(a):(0)-(2) ARRAY 0x00008420+0x1000*a
LPAIF_RDDMA_SET_BUFF_CNT0 ADDRESS 0x8420 W
LPAIF_RDDMA_SET_BUFF_CNT0 RESET_VALUE 0x00000000
	CNT BIT[19:0] W  

LPAIF_RDDMA_SET_PER_CNTa(a):(0)-(2) ARRAY 0x00008424+0x1000*a
LPAIF_RDDMA_SET_PER_CNT0 ADDRESS 0x8424 W
LPAIF_RDDMA_SET_PER_CNT0 RESET_VALUE 0x00000000
	CNT BIT[19:0] W  

LPAIF_RDDMA_STC_LSBa(a):(0)-(2) ARRAY 0x00008428+0x1000*a
LPAIF_RDDMA_STC_LSB0 ADDRESS 0x8428 R
LPAIF_RDDMA_STC_LSB0 RESET_VALUE 0x00000000
	STC_LSB BIT[31:0] R  

LPAIF_RDDMA_STC_MSBa(a):(0)-(2) ARRAY 0x0000842C+0x1000*a
LPAIF_RDDMA_STC_MSB0 ADDRESS 0x842C R
LPAIF_RDDMA_STC_MSB0 RESET_VALUE 0x00000000
	STC_MSB BIT[23:0] R  

LPAIF_RDDMA_PERa(a):(0)-(2) ARRAY 0x00008430+0x1000*a
LPAIF_RDDMA_PER0 ADDRESS 0x8430 R
LPAIF_RDDMA_PER0 RESET_VALUE 0x00000000
	PERIOD_UPDATE BIT[6] R  
	PERIOD_FIFO BIT[5:0] R  
		ENUM_0 VALUE 0x00
		ENUM_1 VALUE 0x01
		ENUM_2 VALUE 0x02
		ENUM_3 VALUE 0x03
		ENUM_4 VALUE 0x04
		ENUM_5 VALUE 0x05
		ENUM_6 VALUE 0x06
		ENUM_7 VALUE 0x07
		ENUM_8 VALUE 0x08
		ENUM_9 VALUE 0x09
		ENUM_10 VALUE 0x0A
		ENUM_11 VALUE 0x0B
		ENUM_12 VALUE 0x0C
		ENUM_13 VALUE 0x0D
		ENUM_14 VALUE 0x0E
		ENUM_15 VALUE 0x0F
		ENUM_16 VALUE 0x10
		ENUM_17 VALUE 0x11
		ENUM_18 VALUE 0x12
		ENUM_19 VALUE 0x13
		ENUM_20 VALUE 0x14
		ENUM_21 VALUE 0x15
		ENUM_22 VALUE 0x16
		ENUM_23 VALUE 0x17
		ENUM_24 VALUE 0x18
		ENUM_25 VALUE 0x19
		ENUM_26 VALUE 0x1A
		ENUM_27 VALUE 0x1B
		ENUM_28 VALUE 0x1C
		ENUM_29 VALUE 0x1D
		ENUM_30 VALUE 0x1E
		ENUM_31 VALUE 0x1F
		ENUM_32 VALUE 0x20

LPAIF_RDDMA_PERCLRa(a):(0)-(2) ARRAY 0x00008434+0x1000*a
LPAIF_RDDMA_PERCLR0 ADDRESS 0x8434 W
LPAIF_RDDMA_PERCLR0 RESET_VALUE 0x00000000
	PERIOD_CLR BIT[0] W  

LPAIF_RDDMA_BASE_EXTa(a):(0)-(2) ARRAY 0x00008438+0x1000*a
LPAIF_RDDMA_BASE_EXT0 ADDRESS 0x8438 RW NO_DOC
LPAIF_RDDMA_BASE_EXT0 RESET_VALUE 0x00000000
	BASE_ADDR BIT[3:0] RW  

LPAIF_RDDMA_CURR_ADDR_EXTa(a):(0)-(2) ARRAY 0x0000843C+0x1000*a
LPAIF_RDDMA_CURR_ADDR_EXT0 ADDRESS 0x843C R NO_DOC NO_CSR_TEST
LPAIF_RDDMA_CURR_ADDR_EXT0 RESET_VALUE 0x00000000
	ADDR BIT[3:0] R  

LPAIF_WRDMA_CTLa(a):(0)-(2) ARRAY 0x0000B000+0x1000*a
LPAIF_WRDMA_CTL0 ADDRESS 0xB000 RW
LPAIF_WRDMA_CTL0 RESET_VALUE 0x00004000
	RESET BIT[31] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	DYNAMIC_CLOCK BIT[14] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BURST_EN BIT[13] RW  
		SINGLE VALUE 0x0
		INCR4 VALUE 0x1
	WPSCNT BIT[12:10] RW  
		ONE VALUE 0x0
		TWO VALUE 0x1
		THREE VALUE 0x2
		FOUR VALUE 0x3
		SIX VALUE 0x5
		EIGHT VALUE 0x7
	AUDIO_INTF BIT[9:6] RW  
		NONE VALUE 0x0
		PRI_MI2S VALUE 0x1
		SEC_MI2S VALUE 0x2
		TER_MI2S VALUE 0x3
		QUA_MI2S VALUE 0x4
		MIXOUT VALUE 0x6
		PCM VALUE 0x7
		SEC_PCM VALUE 0x8
		LOOPBACK_CH0 VALUE 0x9
		LOOPBACK_CH1 VALUE 0xA
		LOOPBACK_CH2 VALUE 0xB
		LOOPBACK_CH3 VALUE 0xC
		LOOPBACK_CH4 VALUE 0xD
		TER_PCM VALUE 0xE
	FIFO_WATERMRK BIT[3:1] RW  
		ENUM_1 VALUE 0x0
		ENUM_2 VALUE 0x1
		ENUM_3 VALUE 0x2
		ENUM_4 VALUE 0x3
		ENUM_5 VALUE 0x4
		ENUM_6 VALUE 0x5
		ENUM_7 VALUE 0x6
		ENUM_8 VALUE 0x7
	ENABLE BIT[0] RW   NO_CSR_TEST
		OFF VALUE 0x0
		ON VALUE 0x1

LPAIF_WRDMA_BASEa(a):(0)-(2) ARRAY 0x0000B004+0x1000*a
LPAIF_WRDMA_BASE0 ADDRESS 0xB004 RW
LPAIF_WRDMA_BASE0 RESET_VALUE 0x00000000
	BASE_ADDR BIT[31:4] RW  

LPAIF_WRDMA_BUFF_LENa(a):(0)-(2) ARRAY 0x0000B008+0x1000*a
LPAIF_WRDMA_BUFF_LEN0 ADDRESS 0xB008 RW
LPAIF_WRDMA_BUFF_LEN0 RESET_VALUE 0x00000000
	LENGTH BIT[19:2] RW  

LPAIF_WRDMA_CURR_ADDRa(a):(0)-(2) ARRAY 0x0000B00C+0x1000*a
LPAIF_WRDMA_CURR_ADDR0 ADDRESS 0xB00C R
LPAIF_WRDMA_CURR_ADDR0 RESET_VALUE 0x00000000
	ADDR BIT[31:0] R  

LPAIF_WRDMA_PER_LENa(a):(0)-(2) ARRAY 0x0000B010+0x1000*a
LPAIF_WRDMA_PER_LEN0 ADDRESS 0xB010 RW
LPAIF_WRDMA_PER_LEN0 RESET_VALUE 0x00000000
	LENGTH BIT[19:0] RW  

LPAIF_WRDMA_PER_CNTa(a):(0)-(2) ARRAY 0x0000B014+0x1000*a
LPAIF_WRDMA_PER_CNT0 ADDRESS 0xB014 R
LPAIF_WRDMA_PER_CNT0 RESET_VALUE 0x00000000
	FORMAT_ERR BIT[24] R  
	FIFO_WORDCNT BIT[23:20] R  
		ENUM_0 VALUE 0x0
		ENUM_1 VALUE 0x1
		ENUM_2 VALUE 0x2
		ENUM_3 VALUE 0x3
		ENUM_4 VALUE 0x4
		ENUM_5 VALUE 0x5
		ENUM_6 VALUE 0x6
		ENUM_7 VALUE 0x7
		ENUM_8 VALUE 0x8
	PER_CNT BIT[19:0] R  

LPAIF_WRDMA_FRMa(a):(0)-(2) ARRAY 0x0000B018+0x1000*a
LPAIF_WRDMA_FRM0 ADDRESS 0xB018 R
LPAIF_WRDMA_FRM0 RESET_VALUE 0x00000000
	FRAME_EXP_CNT BIT[28:25] R  
	FRAME_UPDATE BIT[24] R  
	FRAME_FIFO BIT[23:20] R  
		ENUM_0 VALUE 0x0
		ENUM_1 VALUE 0x1
		ENUM_2 VALUE 0x2
		ENUM_3 VALUE 0x3
		ENUM_4 VALUE 0x4
		ENUM_5 VALUE 0x5
		ENUM_6 VALUE 0x6
		ENUM_7 VALUE 0x7
		ENUM_8 VALUE 0x8
	FRAME_CNT BIT[19:0] R  

LPAIF_WRDMA_FRMCLRa(a):(0)-(2) ARRAY 0x0000B01C+0x1000*a
LPAIF_WRDMA_FRMCLR0 ADDRESS 0xB01C W
LPAIF_WRDMA_FRMCLR0 RESET_VALUE 0x00000000
	FRAME_CLR BIT[0] W  

LPAIF_WRDMA_SET_BUFF_CNTa(a):(0)-(2) ARRAY 0x0000B020+0x1000*a
LPAIF_WRDMA_SET_BUFF_CNT0 ADDRESS 0xB020 W
LPAIF_WRDMA_SET_BUFF_CNT0 RESET_VALUE 0x00000000
	CNT BIT[19:0] W  

LPAIF_WRDMA_SET_PER_CNTa(a):(0)-(2) ARRAY 0x0000B024+0x1000*a
LPAIF_WRDMA_SET_PER_CNT0 ADDRESS 0xB024 W
LPAIF_WRDMA_SET_PER_CNT0 RESET_VALUE 0x00000000
	CNT BIT[19:0] W  

LPAIF_WRDMA_STC_LSBa(a):(0)-(2) ARRAY 0x0000B028+0x1000*a
LPAIF_WRDMA_STC_LSB0 ADDRESS 0xB028 R
LPAIF_WRDMA_STC_LSB0 RESET_VALUE 0x00000000
	STC_LSB BIT[31:0] R  

LPAIF_WRDMA_STC_MSBa(a):(0)-(2) ARRAY 0x0000B02C+0x1000*a
LPAIF_WRDMA_STC_MSB0 ADDRESS 0xB02C R
LPAIF_WRDMA_STC_MSB0 RESET_VALUE 0x00000000
	STC_MSB BIT[23:0] R  

LPAIF_WRDMA_PERa(a):(0)-(2) ARRAY 0x0000B030+0x1000*a
LPAIF_WRDMA_PER0 ADDRESS 0xB030 R
LPAIF_WRDMA_PER0 RESET_VALUE 0x00000000
	PERIOD_UPDATE BIT[4] R  
	PERIOD_FIFO BIT[3:0] R  
		ENUM_0 VALUE 0x0
		ENUM_1 VALUE 0x1
		ENUM_2 VALUE 0x2
		ENUM_3 VALUE 0x3
		ENUM_4 VALUE 0x4
		ENUM_5 VALUE 0x5
		ENUM_6 VALUE 0x6
		ENUM_7 VALUE 0x7
		ENUM_8 VALUE 0x8

LPAIF_WRDMA_PERCLRa(a):(0)-(2) ARRAY 0x0000B034+0x1000*a
LPAIF_WRDMA_PERCLR0 ADDRESS 0xB034 W
LPAIF_WRDMA_PERCLR0 RESET_VALUE 0x00000000
	PERIOD_CLR BIT[0] W  

LPAIF_WRDMA_BASE_EXTa(a):(0)-(2) ARRAY 0x0000B038+0x1000*a
LPAIF_WRDMA_BASE_EXT0 ADDRESS 0xB038 RW NO_DOC
LPAIF_WRDMA_BASE_EXT0 RESET_VALUE 0x00000000
	BASE_ADDR BIT[3:0] RW  

LPAIF_WRDMA_CURR_ADDR_EXTa(a):(0)-(2) ARRAY 0x0000B03C+0x1000*a
LPAIF_WRDMA_CURR_ADDR_EXT0 ADDRESS 0xB03C R NO_DOC NO_CSR_TEST
LPAIF_WRDMA_CURR_ADDR_EXT0 RESET_VALUE 0x00000000
	ADDR BIT[3:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.ULTAUDIO_CORE.LPASS_LPASS_LPM (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.ULTAUDIO_CORE.LPASS_LPASS_LPM' does not contain any register.
----------------------------------------------------------------------------------------
lpass_lpass_lpm MODULE OFFSET=ULTAUDIO_CORE+0x00018000 MAX=ULTAUDIO_CORE+0x00019FFF APRE=LPASS_ SPRE=LPASS_

----------------------------------------------------------------------------------------
-- BASE TWIZY.MPM2_MPM (level 1)
----------------------------------------------------------------------------------------
MPM2_MPM BASE 0x004A0000 SIZE=0x00010000 mpm2_mpmaddr 15:2

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPM2_MPM.MPM (level 2)
----------------------------------------------------------------------------------------
mpm MODULE OFFSET=MPM2_MPM+0x00000000 MAX=MPM2_MPM+0x00000FFF APRE=MPM2_ SPRE=MPM2_

MPM_PMIC_VDD_ON_CFG_1 ADDRESS 0x0000 RW
MPM_PMIC_VDD_ON_CFG_1 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_ON_CFG_2 ADDRESS 0x0004 RW
MPM_PMIC_VDD_ON_CFG_2 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_ON_CFG_3 ADDRESS 0x0008 RW
MPM_PMIC_VDD_ON_CFG_3 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_ON_CFG_4 ADDRESS 0x000C RW
MPM_PMIC_VDD_ON_CFG_4 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_ON_CFG_5 ADDRESS 0x0010 RW
MPM_PMIC_VDD_ON_CFG_5 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_ON_CFG_6 ADDRESS 0x0014 RW
MPM_PMIC_VDD_ON_CFG_6 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_ON_CFG_7 ADDRESS 0x0018 RW
MPM_PMIC_VDD_ON_CFG_7 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_ON_CFG_8 ADDRESS 0x001C RW
MPM_PMIC_VDD_ON_CFG_8 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_ON_CFG_9 ADDRESS 0x0020 RW
MPM_PMIC_VDD_ON_CFG_9 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_ON_CFG_10 ADDRESS 0x0024 RW
MPM_PMIC_VDD_ON_CFG_10 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_ON_CFG_11 ADDRESS 0x0028 RW
MPM_PMIC_VDD_ON_CFG_11 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_ON_CFG_12 ADDRESS 0x002C RW
MPM_PMIC_VDD_ON_CFG_12 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_OFF_CFG_1 ADDRESS 0x0030 RW
MPM_PMIC_VDD_OFF_CFG_1 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_OFF_CFG_2 ADDRESS 0x0034 RW
MPM_PMIC_VDD_OFF_CFG_2 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_OFF_CFG_3 ADDRESS 0x0038 RW
MPM_PMIC_VDD_OFF_CFG_3 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_OFF_CFG_4 ADDRESS 0x003C RW
MPM_PMIC_VDD_OFF_CFG_4 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_OFF_CFG_5 ADDRESS 0x0040 RW
MPM_PMIC_VDD_OFF_CFG_5 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_OFF_CFG_6 ADDRESS 0x0044 RW
MPM_PMIC_VDD_OFF_CFG_6 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_OFF_CFG_7 ADDRESS 0x0048 RW
MPM_PMIC_VDD_OFF_CFG_7 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_OFF_CFG_8 ADDRESS 0x004C RW
MPM_PMIC_VDD_OFF_CFG_8 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_OFF_CFG_9 ADDRESS 0x0050 RW
MPM_PMIC_VDD_OFF_CFG_9 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_OFF_CFG_10 ADDRESS 0x0054 RW
MPM_PMIC_VDD_OFF_CFG_10 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_OFF_CFG_11 ADDRESS 0x0058 RW
MPM_PMIC_VDD_OFF_CFG_11 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_PMIC_VDD_OFF_CFG_12 ADDRESS 0x005C RW
MPM_PMIC_VDD_OFF_CFG_12 RESET_VALUE 0x00000000
	DELAY BIT[31:28] RW  
	SLAVE_ID BIT[27:24] RW  
	SLAVE_ADDR BIT[23:8] RW  
	SLAVE_DATA BIT[7:0] RW  

MPM_SPMI_CMD_CFG ADDRESS 0x0060 RW
MPM_SPMI_CMD_CFG RESET_VALUE 0x00000000
	NUM_CMD_OFF BIT[7:4] RW  
	NUM_CMD_ON BIT[3:0] RW  

MPM_SPMI_CDIV_CNTRL ADDRESS 0x0064 RW
MPM_SPMI_CDIV_CNTRL RESET_VALUE 0x00000028
	XO_DIV BIT[10:9] RW  
	RO_DIV BIT[8:0] RW  

MPM_CXO_CTRL ADDRESS 0x0068 RW NO_CSR_TEST
MPM_CXO_CTRL RESET_VALUE 0x00000000
	CXOPAD_DIS BIT[1] RW  
	CXO_DIS BIT[0] RW  

MPM_PXO_OSC_CTRL ADDRESS 0x006C RW NO_CSR_TEST
MPM_PXO_OSC_CTRL RESET_VALUE 0x00000000
	PXO_OSC_GAIN BIT[6:4] RW  
	PXOPAD_CORE_DIS BIT[3] RW  
	PXO_OSC_SLEEP BIT[2] RW  
	PXOPAD_HV_DIS BIT[1] RW  
	PXO_OSC_RF_BYPASS BIT[0] RW  

MPM_LOW_POWER_CFG ADDRESS 0x0070 RW
MPM_LOW_POWER_CFG RESET_VALUE 0x00000000
	SMEM_EN BIT[19] RW  
	DISABLE_FREEZE_IO_M BIT[18] RW  
	DISABLE_CLAMP_MEM BIT[17] RW  
	DISABLE_HW_RESTORED BIT[16] RW  
	ENABLE_CXOPAD_GATING BIT[14] RW  
	DISABLE_TRST_N BIT[12] RW  
	DISABLE_CORE_RESET BIT[11] RW  
	DISABLE_CLAMPS BIT[10] RW  
	DISABLE_FREEZE BIT[9] RW  
	DEBUG_ON BIT[8] RW  
	SW_EBI1_CTL_ENABLE BIT[7] RW  
	SW_EBI1_CTL_VALUE BIT[6] RW  
	VDDMX_MIN_EN BIT[5] RW  
	VDDMX_PC_EN BIT[4] RW  
	VDDCX_MIN_EN BIT[3] RW  
	VDDCX_PC_EN BIT[2] RW  
	PXO_SD_EN BIT[1] RW  
	CXO_SD_EN BIT[0] RW  

MPM_LOW_POWER_STATUS ADDRESS 0x0074 R
MPM_LOW_POWER_STATUS RESET_VALUE 0x00000000
	SPMI_SEQ_FSM BIT[13:12] R  
	SMEM_FSM_STATE BIT[11:9] R  
	VDDMX_DOWN BIT[8] R  
	VDDCX_DOWN BIT[7] R  
	PXO_DOWN BIT[6] R  
	CXO_DOWN BIT[5] R  
	POWER_DOWN BIT[4] R  
	FSM_STATE BIT[3:0] R  

MPM_CXO_POWER_RAMPUP_TIME ADDRESS 0x0078 RW
MPM_CXO_POWER_RAMPUP_TIME RESET_VALUE 0x00000000
	CXO_WARMUP_TIME BIT[31:16] RW  
	POWER_RAMPUP_TIME BIT[15:0] RW  

MPM_PXO_WARMUP_TIME ADDRESS 0x007C RW
MPM_PXO_WARMUP_TIME RESET_VALUE 0x00000000
	PXO_WARMUP_TIME BIT[15:0] RW  

MPM_HARDWARE_RESTORED ADDRESS 0x0080 W
MPM_HARDWARE_RESTORED RESET_VALUE 0x00000000
	DATA BIT[0] W  

MPM_INT_CLEAR_1 ADDRESS 0x0084 W
MPM_INT_CLEAR_1 RESET_VALUE 0x00000000
	INT_CLEAR_1 BIT[31:0] W  

MPM_INT_CLEAR_2 ADDRESS 0x0088 W
MPM_INT_CLEAR_2 RESET_VALUE 0x00000000
	INT_CLEAR_2 BIT[31:0] W  

MPM_INT_EN_1 ADDRESS 0x008C RW
MPM_INT_EN_1 RESET_VALUE 0x00000000
	INT_EN_1 BIT[31:0] RW  

MPM_INT_EN_2 ADDRESS 0x0090 RW
MPM_INT_EN_2 RESET_VALUE 0x00000000
	INT_EN_2 BIT[31:0] RW  

MPM_INT_POLARITY_1 ADDRESS 0x0094 RW
MPM_INT_POLARITY_1 RESET_VALUE 0xFFFFFFFF
	INT_POLARITY_1 BIT[31:0] RW  

MPM_INT_POLARITY_2 ADDRESS 0x0098 RW
MPM_INT_POLARITY_2 RESET_VALUE 0xFFFFFFFF
	INT_POLARITY_2 BIT[31:0] RW  

MPM_DETECT_CTL_1 ADDRESS 0x009C RW
MPM_DETECT_CTL_1 RESET_VALUE 0x00000000
	DETECT_CTL_1 BIT[31:0] RW  

MPM_DETECT_CTL_2 ADDRESS 0x00A0 RW
MPM_DETECT_CTL_2 RESET_VALUE 0x00000000
	DETECT_CTL_2 BIT[31:0] RW  

MPM_DETECT_CTL_3 ADDRESS 0x00A4 RW
MPM_DETECT_CTL_3 RESET_VALUE 0x00000000
	DETECT_CTL_3 BIT[31:0] RW  

MPM_DETECT_CTL_4 ADDRESS 0x00A8 RW
MPM_DETECT_CTL_4 RESET_VALUE 0x00000000
	DETECT_CTL_4 BIT[31:0] RW  

MPM_INT_STATUS_1 ADDRESS 0x00AC R NO_CSR_TEST
MPM_INT_STATUS_1 RESET_VALUE 0xXXXXXXXX
	INT_STATUS_1 BIT[31:0] R  

MPM_INT_STATUS_2 ADDRESS 0x00B0 R NO_CSR_TEST
MPM_INT_STATUS_2 RESET_VALUE 0xXXXXXXXX
	INT_STATUS_2 BIT[31:0] R  

MPM_INT_WKUP_CLK_SEL_1 ADDRESS 0x00B4 RW
MPM_INT_WKUP_CLK_SEL_1 RESET_VALUE 0x00000000
	MPM_INT_WKUP_CLK_SEL_1 BIT[31:0] RW  

MPM_INT_WKUP_CLK_SEL_2 ADDRESS 0x00B8 RW
MPM_INT_WKUP_CLK_SEL_2 RESET_VALUE 0x00000000
	MPM_INT_WKUP_CLK_SEL_2 BIT[31:0] RW  

MPM_DEBUG_BUS_EN ADDRESS 0x00BC RW NO_CSR_TEST
MPM_DEBUG_BUS_EN RESET_VALUE 0x00000000
	QTMR_TEST_BUS_EN BIT[4] RW  
	TEST_BUS_S_EN BIT[3] RW  
	TEST_BUS_M_EN BIT[2] RW  
	DEBUG_EN_1 BIT[1] RW  
	DEBUG_EN BIT[0] RW  

MPM_PEN_DEBOUNCE_CTL ADDRESS 0x00C0 RW
MPM_PEN_DEBOUNCE_CTL RESET_VALUE 0x00000000
	ENABLE BIT[3] RW  
	TIME BIT[2:0] RW  

MPM_WARM_BOOT_CFG ADDRESS 0x00C4 RW
MPM_WARM_BOOT_CFG RESET_VALUE 0x00000000
	ENABLE_EBI2 BIT[1] RW  
	ENABLE_EBI1 BIT[0] RW  

MPM_REGn_FILE(n):(0)-(8) ARRAY 0x000000C8+0x4*n
MPM_REG0_FILE ADDRESS 0x00C8 RW
MPM_REG0_FILE RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

MPM_CNTR_CLK_CONTROL ADDRESS 0x00EC RW
MPM_CNTR_CLK_CONTROL RESET_VALUE 0x00000000
	CLK_STATUS BIT[2] R  
	SW_OVERWRITE_SWITCH BIT[1] RW  
	SW_CLK_SWITCH BIT[0] RW  

MPM_CNTR_FRAC ADDRESS 0x00F0 RW NO_CSR_TEST
MPM_CNTR_FRAC RESET_VALUE 0x00000000
	LOAD_VAL BIT[15:0] RW  

MPM_CNTR_INCR_DATA ADDRESS 0x00F4 RW
MPM_CNTR_INCR_DATA RESET_VALUE 0x024A0000
	MULT BIT[31:0] RW  

MPM_HW_ID ADDRESS 0x00F8 R
MPM_HW_ID RESET_VALUE 0x20000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPM2_MPM.G_CTRL_CNTR (level 2)
----------------------------------------------------------------------------------------
g_ctrl_cntr MODULE OFFSET=MPM2_MPM+0x00001000 MAX=MPM2_MPM+0x00001FFF APRE=MPM2_ SPRE=MPM2_

MPM_CONTROL_CNTCR ADDRESS 0x0000 RW
MPM_CONTROL_CNTCR RESET_VALUE 0x00000000
	FCREQ BIT[8] RW  
	HDBG BIT[1] RW  
	EN BIT[0] RW  

MPM_CONTROL_CNTSR ADDRESS 0x0004 R
MPM_CONTROL_CNTSR RESET_VALUE 0x00000000
	FCACK BIT[8] R  
	HDBG BIT[1] R  

MPM_CONTROL_CNTCV_LO ADDRESS 0x0008 RW NO_CSR_TEST
MPM_CONTROL_CNTCV_LO RESET_VALUE 0x00000000
	LOAD_VAL BIT[31:0] RW  

MPM_CONTROL_CNTCV_HI ADDRESS 0x000C RW NO_CSR_TEST
MPM_CONTROL_CNTCV_HI RESET_VALUE 0x00000000
	LOAD_VAL BIT[23:0] RW  

MPM_CONTROL_CNTFID0 ADDRESS 0x0020 RW
MPM_CONTROL_CNTFID0 RESET_VALUE 0x0124F800
	FREQ BIT[31:0] RW  

MPM_CONTROL_ID ADDRESS 0x0FD0 R
MPM_CONTROL_ID RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPM2_MPM.G_RD_CNTR (level 2)
----------------------------------------------------------------------------------------
g_rd_cntr MODULE OFFSET=MPM2_MPM+0x00002000 MAX=MPM2_MPM+0x00002FFF APRE=MPM2_ SPRE=MPM2_

MPM_READ_CNTCV_LO ADDRESS 0x0000 R
MPM_READ_CNTCV_LO RESET_VALUE 0x00000000
	VALUE BIT[31:0] R  

MPM_READ_CNTCV_HI ADDRESS 0x0004 R
MPM_READ_CNTCV_HI RESET_VALUE 0x00000000
	VALUE BIT[23:0] R  

MPM_READ_ID ADDRESS 0x0FD0 R
MPM_READ_ID RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPM2_MPM.SLP_CNTR (level 2)
----------------------------------------------------------------------------------------
slp_cntr MODULE OFFSET=MPM2_MPM+0x00003000 MAX=MPM2_MPM+0x00003FFF APRE=MPM2_ SPRE=MPM2_

MPM_SLEEP_TIMETICK_COUNT_VAL ADDRESS 0x0000 R NO_CSR_TEST
MPM_SLEEP_TIMETICK_COUNT_VAL RESET_VALUE 0x00000000
	DATA BIT[31:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPM2_MPM.QTIMR_AC (level 2)
----------------------------------------------------------------------------------------
qtimr_ac MODULE OFFSET=MPM2_MPM+0x00004000 MAX=MPM2_MPM+0x00004FFF APRE=MPM2_ SPRE=MPM2_

QTMR_AC_CNTFRQ ADDRESS 0x0000 RW
QTMR_AC_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] RW  

QTMR_AC_CNTSR ADDRESS 0x0004 RW NO_CSR_TEST
QTMR_AC_CNTSR RESET_VALUE 0x00000000
	NSN BIT[0] RW  
		SECURE_ONLY VALUE 0x0
		SECURE_OR_NONSECURE VALUE 0x1

QTMR_AC_CNTTID ADDRESS 0x0008 R NO_CSR_TEST
QTMR_AC_CNTTID RESET_VALUE 0x00000000
	F7_CFG BIT[31:28] R  
	F6_CFG BIT[27:24] R  
	F5_CFG BIT[23:20] R  
	F4_CFG BIT[19:16] R  
	F3_CFG BIT[15:12] R  
	F2_CFG BIT[11:8] R  
	F1_CFG BIT[7:4] R  
	F0_CFG BIT[3:0] R  
		FI VALUE 0x0
		FVI VALUE 0x1
		FPLO VALUE 0x2
		RSVD VALUE 0x3

QTMR_AC_CNTACR_n(n):(0)-(0) ARRAY 0x00000040+0x4*n
QTMR_AC_CNTACR_0 ADDRESS 0x0040 RW NO_CSR_TEST
QTMR_AC_CNTACR_0 RESET_VALUE 0x00000000
	RWPT BIT[5] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RWVT BIT[4] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RVOFF BIT[3] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RFRQ BIT[2] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPVCT BIT[1] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPCT BIT[0] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1

QTMR_AC_CNTVOFF_LO_n(n):(0)-(0) ARRAY 0x00000080+0x8*n
QTMR_AC_CNTVOFF_LO_0 ADDRESS 0x0080 RW NO_CSR_TEST
QTMR_AC_CNTVOFF_LO_0 RESET_VALUE 0x00000000
	CNTVOFF_LO BIT[31:0] RW  

QTMR_AC_CNTVOFF_HI_n(n):(0)-(0) ARRAY 0x00000084+0x8*n
QTMR_AC_CNTVOFF_HI_0 ADDRESS 0x0084 RW NO_CSR_TEST
QTMR_AC_CNTVOFF_HI_0 RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] RW  

QTMR_AC_CFG ADDRESS 0x0FC0 RW NO_CSR_TEST
QTMR_AC_CFG RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[0] RW  

QTMR_AC_VERSION ADDRESS 0x0FD0 R
QTMR_AC_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPM2_MPM.QTIMR_V1 (level 2)
----------------------------------------------------------------------------------------
qtimr_v1 MODULE OFFSET=MPM2_MPM+0x00005000 MAX=MPM2_MPM+0x00005FFF APRE=MPM2_ SPRE=MPM2_

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V1_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW NO_CSR_TEST
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9] RW  
	PL0VTEN BIT[8] RW  
	PL0VCTEN BIT[1] RW  
	PL0PCTEN BIT[0] RW  

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R NO_CSR_TEST
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0] R  

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R NO_CSR_TEST
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] R  

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW NO_CSR_TEST
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPM2_MPM.TSYNC (level 2)
----------------------------------------------------------------------------------------
tsync MODULE OFFSET=MPM2_MPM+0x00006000 MAX=MPM2_MPM+0x00006FFF APRE=MPM2_ SPRE=MPM2_

MPM_TSYNC_CTL ADDRESS 0x0000 RW
MPM_TSYNC_CTL RESET_VALUE 0x00000000
	WIDTH BIT[10:2] RW  
	IRQ BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MPM_TSYNC_CMD ADDRESS 0x0004 W
MPM_TSYNC_CMD RESET_VALUE 0x00000000
	START BIT[0] W  
		NO_ACTION VALUE 0x0
		ARM VALUE 0x1

MPM_TSYNC_START ADDRESS 0x0008 RW
MPM_TSYNC_START RESET_VALUE 0x00000000
	TIME BIT[26:0] RW  

MPM_TSYNC_START_PHASE ADDRESS 0x000C RW
MPM_TSYNC_START_PHASE RESET_VALUE 0x00000000
	PHASE BIT[7:0] RW  

MPM_TSYNC_PERIOD ADDRESS 0x0010 RW
MPM_TSYNC_PERIOD RESET_VALUE 0x00000000
	PERIOD BIT[26:0] RW  

MPM_TSYNC_PERIOD_PHASE ADDRESS 0x0014 RW
MPM_TSYNC_PERIOD_PHASE RESET_VALUE 0x00000000
	PHASE BIT[7:0] RW  

MPM_TSYNC_STATUS_TIME ADDRESS 0x0018 R
MPM_TSYNC_STATUS_TIME RESET_VALUE 0x00000000
	TIME BIT[26:0] R  

MPM_TSYNC_STATUS_PHASE ADDRESS 0x001C R
MPM_TSYNC_STATUS_PHASE RESET_VALUE 0x00000000
	PHASE BIT[7:0] R  

MPM_GRFC_CXO_EN ADDRESS 0x0020 RW NO_CSR_TEST
MPM_GRFC_CXO_EN RESET_VALUE 0x00000000
	MUX_SEL BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPM2_MPM.APU (level 2)
----------------------------------------------------------------------------------------
apu MODULE OFFSET=MPM2_MPM+0x00007000 MAX=MPM2_MPM+0x0000777F APRE=MPM2_ SPRE=MPM2_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x0000180A
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A0A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_RGn_RACRm(n,m):(0,0)-(10,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	ROGE BIT[25] RW  
	ROE BIT[24] RW  
	ROVMID BIT[23:16] RW  
	RWGE BIT[9] RW  
	RWE BIT[8] RW  
	RWVMID BIT[7:0] RW  

XPU_RGn_SCR(n):(0)-(10) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_RGn_MCR(n):(0)-(10) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPM2_MPM.TSENS (level 2)
----------------------------------------------------------------------------------------
tsens MODULE OFFSET=MPM2_MPM+0x00008000 MAX=MPM2_MPM+0x00008FFF APRE=MPM2_ SPRE=MPM2_

TSENS_CTRL ADDRESS 0x0000 RW
TSENS_CTRL RESET_VALUE 0x00000000
	TSENS_CLAMP BIT[27] RW  
		UNCLAMPED VALUE 0x0
		CLAMPED VALUE 0x1
	TSENS_BYPASS_EN BIT[26] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	MEASURE_PERIOD BIT[25:18] RW  
	SENSOR10_EN BIT[13] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR9_EN BIT[12] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR8_EN BIT[11] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR7_EN BIT[10] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR6_EN BIT[9] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR5_EN BIT[8] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR4_EN BIT[7] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR3_EN BIT[6] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR2_EN BIT[5] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR1_EN BIT[4] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR0_EN BIT[3] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_ADC_CLK_SEL BIT[2] RW  
		INTERNAL_OSCILLATOR VALUE 0x0
		EXTERNAL_CLOCK_SOURCE VALUE 0x1
	TSENS_SW_RST BIT[1] RW  
		RESET_DEASSERTED VALUE 0x0
		RESET_ASSERTED VALUE 0x1
	TSENS_EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TSENS_TEST_CTRL ADDRESS 0x0004 RW
TSENS_TEST_CTRL RESET_VALUE 0x00000000
	TSENS_TEST_SEL BIT[4:1] RW  
		VREF_OF_SENSOR_0 VALUE 0x0
		IPTAT_OF_SENSOR_0 VALUE 0x1
		ICTAT_OF_SENSOR_0 VALUE 0x2
		ISENSE_OF_SENSOR_0 VALUE 0x3
		ISENSE_OF_SENSOR_1 VALUE 0x4
		ISENSE_OF_SENSOR_2 VALUE 0x5
		ISENSE_OF_SENSOR_3 VALUE 0x6
		ISENSE_OF_SENSOR_4 VALUE 0x7
		ISENSE_OF_SENSOR_5 VALUE 0x8
		ISENSE_OF_SENSOR_6 VALUE 0x9
		ISENSE_OF_SENSOR_7 VALUE 0xA
		ISENSE_OF_SENSOR_8 VALUE 0xB
		ISENSE_OF_SENSOR_9 VALUE 0xC
		ISENSE_OF_SENSOR_10 VALUE 0xD
		VBE_OF_SENSOR_0 VALUE 0xE
		VR_OF_SENSOR_0 VALUE 0xF
	TSENS_TEST_EN BIT[0] RW  
		TEST_DISABLED VALUE 0x0
		TEST_ENABLED VALUE 0x1

TSENS_Sn_MIN_MAX_STATUS_CTRL(n):(0)-(10) ARRAY 0x00000008+0x4*n
TSENS_S0_MIN_MAX_STATUS_CTRL ADDRESS 0x0008 RW
TSENS_S0_MIN_MAX_STATUS_CTRL RESET_VALUE 0x003FFC00
	MAX_STATUS_MASK BIT[21] RW  
		NORMAL_OPERATION VALUE 0x0
		MASK_OFF_MAX_STATUS VALUE 0x1
	MIN_STATUS_MASK BIT[20] RW  
		NORMAL_OPERATION VALUE 0x0
		MASK_OFF_MIN_STATUS VALUE 0x1
	MAX_THRESHOLD BIT[19:10] RW  
	MIN_THRESHOLD BIT[9:0] RW  

TSENS_GLOBAL_CONFIG ADDRESS 0x0034 RW
TSENS_GLOBAL_CONFIG RESET_VALUE 0x00020013
	TSENS_REMOTE_DISABLE_PTAT_OPAMP_CHOPPING BIT[28] RW  
	TSENS_REMOTE_VBE BIT[27] RW  
		VBE_MISSION_HIGH VALUE 0x0
		VBE_TEST_LOW VALUE 0x1
	TSENS_REMOTE_CHOPPING_FREQ BIT[26:25] RW  
	TSENS_REMOTE_DEM_FREQ BIT[24:23] RW  
	TSENS_CTRL_S0_VBE_BIT0 BIT[22] RW  
	TSENS_CTRL_UNDEFINED BIT[21:19] RW  
	TSENS_CTRL_S0_VBE_BIT1 BIT[18] RW  
	TSENS_CTRL_TURBO_MODE_EN BIT[17] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_QUANTIZER_OUT_EN BIT[16] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_CLK_DEM3_EN BIT[15] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_CLK_DEM2_EN BIT[14] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_CLK_DEM1_EN BIT[13] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_DEM_SEL BIT[12:11] RW  
	TSENS_CTRL_SENSE_MODE_PTAT BIT[10] RW  
	TSENS_CTRL_CHOP_SEL BIT[9:8] RW  
	TSENS_CTRL_OSC_CLK_DEBUG_EN BIT[7] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_CTAT_CHOPPING_EN BIT[6] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_PTAT_CHOPPING_EN BIT[5] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CFG_OSC_FREQ BIT[4:3] RW  
	TSENS_CFG_IIN_SLOPE BIT[2:0] RW  

TSENS_S0_MAIN_CONFIG ADDRESS 0x0038 RW
TSENS_S0_MAIN_CONFIG RESET_VALUE 0x000001BA
	TSENS_CFG_IREF_GAIN BIT[9:7] RW  
	TSENS_CTRL_CTAT_WEIGHT BIT[6:3] RW  
	TSENS_CTRL_IREF_SUBTRACTION_WEIGHT BIT[2:0] RW  

TSENS_Sn_REMOTE_CONFIG(n):(1)-(10) ARRAY 0x0000003C+0x4*n
TSENS_S1_REMOTE_CONFIG ADDRESS 0x0040 RW
TSENS_S1_REMOTE_CONFIG RESET_VALUE 0x00000DBA
	TSENS_REMOTE_ISENSE_WEIGHT BIT[12:10] RW  
	TSENS_CFG_IREF_GAIN BIT[9:7] RW  
	TSENS_CTRL_CTAT_WEIGHT BIT[6:3] RW  
	TSENS_CTRL_IREF_SUBTRACTION_WEIGHT BIT[2:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPM2_MPM.TSENS_TM (level 2)
----------------------------------------------------------------------------------------
tsens_tm MODULE OFFSET=MPM2_MPM+0x00009000 MAX=MPM2_MPM+0x00009FFF APRE=MPM2_ SPRE=MPM2_

TSENS_UPPER_LOWER_INTERRUPT_CTRL ADDRESS 0x0000 RW
TSENS_UPPER_LOWER_INTERRUPT_CTRL RESET_VALUE 0x00000000
	INTERRUPT_EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TSENS_Sn_UPPER_LOWER_STATUS_CTRL(n):(0)-(10) ARRAY 0x00000004+0x4*n
TSENS_S0_UPPER_LOWER_STATUS_CTRL ADDRESS 0x0004 RW
TSENS_S0_UPPER_LOWER_STATUS_CTRL RESET_VALUE 0x003FFC00
	UPPER_STATUS_CLR BIT[21] RW  
		NORMAL_OPERATION VALUE 0x0
		CLEAR_UPPER_STATUS VALUE 0x1
	LOWER_STATUS_CLR BIT[20] RW  
		NORMAL_OPERATION VALUE 0x0
		CLEAR_LOWER_STATUS VALUE 0x1
	UPPER_THRESHOLD BIT[19:10] RW  
	LOWER_THRESHOLD BIT[9:0] RW  

TSENS_Sn_STATUS(n):(0)-(10) ARRAY 0x00000030+0x4*n
TSENS_S0_STATUS ADDRESS 0x0030 R
TSENS_S0_STATUS RESET_VALUE 0x00000000
	MAX_STATUS BIT[13] R  
		MAX_THRESHOLD_NOT_VIOLATED VALUE 0x0
		MAX_THRESHOLD_VIOLATED VALUE 0x1
	UPPER_STATUS BIT[12] R  
		UPPER_THRESHOLD_NOT_VIOLATED VALUE 0x0
		UPPER_THRESHOLD_VIOLATED VALUE 0x1
	LOWER_STATUS BIT[11] R  
		LOWER_THRESHOLD_NOT_VIOLATED VALUE 0x0
		LOWER_THRESHOLD_VIOLATED VALUE 0x1
	MIN_STATUS BIT[10] R  
		MIN_THRESHOLD_NOT_VIOLATED VALUE 0x0
		MIN_THRESHOLD_VIOLATED VALUE 0x1
	LAST_TEMP BIT[9:0] R  

TSENS_TRDY ADDRESS 0x005C R
TSENS_TRDY RESET_VALUE 0x00000006
	OSC_CLK_OFF BIT[2] R  
		CLK_IS_ON VALUE 0x0
		CLK_IS_OFF VALUE 0x1
	SLP_CLK_OFF BIT[1] R  
		CLK_IS_ON VALUE 0x0
		CLK_IS_OFF VALUE 0x1
	TRDY BIT[0] R  
		TEMPERATURE_MEASUREMENT_IN_PROGRESS VALUE 0x0
		TEMPERATURE_READING_IS_READY VALUE 0x1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPM2_MPM.WDOG (level 2)
----------------------------------------------------------------------------------------
wdog MODULE OFFSET=MPM2_MPM+0x0000A000 MAX=MPM2_MPM+0x0000A01F APRE=MPM2_ SPRE=MPM2_

WDOG_RESET_REG ADDRESS 0x0000 W
WDOG_RESET_REG RESET_VALUE 0x00000000
	WDOG_RESET BIT[0] W  

WDOG_CTL_REG ADDRESS 0x0004 RW NO_CSR_TEST
WDOG_CTL_REG RESET_VALUE 0x00000004
	WDOG_CLK_EN BIT[31] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CHIP_AUTOPET_EN BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HW_SLEEP_WAKEUP_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	WDOG_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

WDOG_STATUS_REG ADDRESS 0x0008 R
WDOG_STATUS_REG RESET_VALUE 0x00000000
	WDOG_CNT BIT[19:0] R  

WDOG_BARK_VAL_REG ADDRESS 0x000C RW
WDOG_BARK_VAL_REG RESET_VALUE 0x8007FFFF
	SYNC_STATUS BIT[31] R  
	WDOG_BARK_VAL BIT[19:0] RW  

WDOG_BITE_VAL_REG ADDRESS 0x0010 RW
WDOG_BITE_VAL_REG RESET_VALUE 0x800FFFFF
	SYNC_STATUS BIT[31] R  
	WDOG_BITE_VAL BIT[19:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPM2_MPM.PSHOLD (level 2)
----------------------------------------------------------------------------------------
pshold MODULE OFFSET=MPM2_MPM+0x0000B000 MAX=MPM2_MPM+0x0000BFFF APRE=MPM2_ SPRE=MPM2_

MPM_PS_HOLD ADDRESS 0x0000 RW
MPM_PS_HOLD RESET_VALUE 0x00000000
	PSHOLD BIT[0] RW  

MPM_DDR_PHY_FREEZEIO_EBI1 ADDRESS 0x0004 RW
MPM_DDR_PHY_FREEZEIO_EBI1 RESET_VALUE 0x00000000
	DDR_PHY_FREEZEIO_EBI1 BIT[0] RW  

PONOFF_CLAMP_MEM_STATUS_ADDR ADDRESS 0x0020 R
PONOFF_CLAMP_MEM_STATUS_ADDR RESET_VALUE 0x00000000
	STATUS BIT[0] R  

CLAMP_CTRL_PONOFF_PHY ADDRESS 0x0024 RW
CLAMP_CTRL_PONOFF_PHY RESET_VALUE 0x00000000
	RESET BIT[0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.MSS_TOP (level 1)
----------------------------------------------------------------------------------------
MSS_TOP BASE 0x04000000 SIZE=0x00800000 mss_topaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_APU0132_5 (level 2)
----------------------------------------------------------------------------------------
mss_apu0132_5 MODULE OFFSET=MSS_TOP+0x00000000 MAX=MSS_TOP+0x0000047F APRE=MSS_ SPRE=MSS_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001404
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A0A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_RGn_RACRm(n,m):(0,0)-(4,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

XPU_RGn_SCR(n):(0)-(4) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_RGn_MCR(n):(0)-(4) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_RMB (level 2)
----------------------------------------------------------------------------------------
mss_rmb MODULE OFFSET=MSS_TOP+0x00020000 MAX=MSS_TOP+0x0002FFFF APRE= SPRE=

MSS_RELAY_MSG_BUFFER_00 ADDRESS 0x0000 RW
MSS_RELAY_MSG_BUFFER_00 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_00 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_01 ADDRESS 0x0004 RW
MSS_RELAY_MSG_BUFFER_01 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_01 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_02 ADDRESS 0x0008 RW
MSS_RELAY_MSG_BUFFER_02 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_02 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_03 ADDRESS 0x000C RW
MSS_RELAY_MSG_BUFFER_03 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_03 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_04 ADDRESS 0x0010 RW
MSS_RELAY_MSG_BUFFER_04 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_04 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_05 ADDRESS 0x0014 RW
MSS_RELAY_MSG_BUFFER_05 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_05 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_06 ADDRESS 0x0018 RW
MSS_RELAY_MSG_BUFFER_06 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_06 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_07 ADDRESS 0x001C RW
MSS_RELAY_MSG_BUFFER_07 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_07 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_08 ADDRESS 0x0020 RW
MSS_RELAY_MSG_BUFFER_08 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_08 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_09 ADDRESS 0x0024 RW
MSS_RELAY_MSG_BUFFER_09 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_09 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_10 ADDRESS 0x0028 RW
MSS_RELAY_MSG_BUFFER_10 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_10 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_11 ADDRESS 0x002C RW
MSS_RELAY_MSG_BUFFER_11 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_11 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_12 ADDRESS 0x0030 RW
MSS_RELAY_MSG_BUFFER_12 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_12 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_13 ADDRESS 0x0034 RW
MSS_RELAY_MSG_BUFFER_13 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_13 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_14 ADDRESS 0x0038 RW
MSS_RELAY_MSG_BUFFER_14 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_14 BIT[31:0] RW  

MSS_RELAY_MSG_BUFFER_15 ADDRESS 0x003C RW
MSS_RELAY_MSG_BUFFER_15 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_15 BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_BAM_NDP_AUTO_SCALE_V2_0 (level 2)
----------------------------------------------------------------------------------------
mss_bam_ndp_auto_scale_v2_0 MODULE OFFSET=MSS_TOP+0x00044000 MAX=MSS_TOP+0x0005CFFF APRE=MSS_ SPRE=MSS_

BAM_CTRL ADDRESS 0x0000 RW NO_CSR_TEST
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20] RW  
	CACHE_MISS_ERR_RESP_EN BIT[19] RW  
	LOCAL_CLK_GATING BIT[18:17] RW  
	IBC_DISABLE BIT[16] RW  
	BAM_CACHED_DESC_STORE BIT[15] RW  
	BAM_DESC_CACHE_SEL BIT[14:13] RW  
	BAM_TESTBUS_SEL BIT[11:5] RW  
	BAM_EN_ACCUM BIT[4] RW  
	BAM_EN BIT[1] RW  
	BAM_SW_RST BIT[0] RW  

BAM_TIMER ADDRESS 0x0040 R NO_CSR_TEST
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0] R  

BAM_TIMER_CTRL ADDRESS 0x0044 RW NO_CSR_TEST
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31] RW  
	TIMER_RUN BIT[30] RW  
	TIMER_MODE BIT[29] RW  
	TIMER_TRSHLD BIT[15:0] RW  

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0] RW  

BAM_IRQ_STTS ADDRESS 0x0014 R NO_CSR_TEST
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4] R  
	BAM_EMPTY_IRQ BIT[3] R  
	BAM_ERROR_IRQ BIT[2] R  
	BAM_HRESP_ERR_IRQ BIT[1] R  

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4] W  
	BAM_EMPTY_CLR BIT[3] W  
	BAM_ERROR_CLR BIT[2] W  
	BAM_HRESP_ERR_CLR BIT[1] W  

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4] RW  
	BAM_EMPTY_EN BIT[3] RW  
	BAM_ERROR_EN BIT[2] RW  
	BAM_HRESP_ERR_EN BIT[1] RW  

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31] RW  
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30] RW   NO_CSR_TEST
	MULTIPLE_EVENTS_SIZE_EN BIT[29] RW   NO_CSR_TEST
	BAM_ZLT_W_CD_SUPPORT BIT[28] RW   NO_CSR_TEST
	BAM_CD_ENABLE BIT[27] RW   NO_CSR_TEST
	BAM_AU_ACCUMED BIT[26] RW  
	BAM_PSM_P_HD_DATA BIT[25] RW  
	BAM_REG_P_EN BIT[24] RW  
	BAM_WB_DSC_AVL_P_RST BIT[23] RW  
	BAM_WB_RETR_SVPNT BIT[22] RW  
	BAM_WB_CSW_ACK_IDL BIT[21] RW  
	BAM_WB_BLK_CSW BIT[20] RW  
	BAM_WB_P_RES BIT[19] RW  
	BAM_SI_P_RES BIT[18] RW  
	BAM_AU_P_RES BIT[17] RW  
	BAM_PSM_P_RES BIT[16] RW  
	BAM_PSM_CSW_REQ BIT[15] RW  
	BAM_SB_CLK_REQ BIT[14] RW  
	BAM_IBC_DISABLE BIT[13] RW  
	BAM_NO_EXT_P_RST BIT[12] RW  
	BAM_FULL_PIPE BIT[11] RW  
	BAM_ADML_SYNC_BRIDGE BIT[3] RW   NO_CSR_TEST
	BAM_PIPE_CNFG BIT[2] RW  
	BAM_ADML_DEEP_CONS_FIFO BIT[1] RW   NO_CSR_TEST
	BAM_ADML_INCR4_EN_N BIT[0] RW   NO_CSR_TEST

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x0000000F
	SUP_GRP_LOCKER_RST_SUPPORT BIT[3] RW  
	ACTIVE_PIPE_RST_SUPPORT BIT[2] RW  
	NO_SW_OFFSET_REVERT_BACK BIT[1] RW  
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0] RW  

BAM_REVISION ADDRESS 0x1000 R NO_CSR_TEST
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24] R  
	CMD_DESC_EN BIT[23] R  
	DESC_CACHE_DEPTH BIT[22:21] R  
	NUM_INACTIV_TMRS BIT[20] R  
	INACTIV_TMRS_EXST BIT[19] R  
	HIGH_FREQUENCY_BAM BIT[18] R  
	BAM_HAS_NO_BYPASS BIT[17] R  
	SECURED BIT[16] R  
	USE_VMIDMT BIT[15] R  
	AXI_ACTIVE BIT[14] R  
	CE_BUFFER_SIZE BIT[13:12] R  
	NUM_EES BIT[11:8] R  
	REVISION BIT[7:0] R  

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070004
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

BAM_NUM_PIPES ADDRESS 0x1008 R NO_CSR_TEST
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24] R  
	PERIPH_NON_PIPE_GRP BIT[23:16] R  
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14] R  
	BAM_NUM_PIPES BIT[7:0] R  

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21] RW   NO_CSR_TEST
	SW_EVENTS_SEL BIT[20:19] RW   NO_CSR_TEST
	BAM_DATA_ERASE BIT[18] RW   NO_CSR_TEST
	BAM_DATA_FLUSH BIT[17] RW   NO_CSR_TEST
	BAM_CLK_ALWAYS_ON BIT[16] RW  
	BAM_TESTBUS_SEL BIT[6:0] RW  

BAM_TEST_BUS_REG ADDRESS 0x1014 R NO_CSR_TEST
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0] R  

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x07800000
	BAM_CONFIG_IDLE BIT[26] R  
	BAM_RB_IDLE BIT[25] R  
	BAM_OPB_IDLE BIT[24] R  
	BAM_IDLE BIT[23] R  
	BAM_ERR_HVMID BIT[22:18] R  
	BAM_ERR_DIRECT_MODE BIT[17] R  
	BAM_ERR_HCID BIT[16:12] R  
	BAM_ERR_HPROT BIT[11:8] R  
	BAM_ERR_HBURST BIT[7:5] R  
	BAM_ERR_HSIZE BIT[4:3] R  
	BAM_ERR_HWRITE BIT[2] R  
	BAM_ERR_HTRANS BIT[1:0] R  

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0] R  

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0] R  

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0] R  

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0] R  

BAM_TRUST_REG ADDRESS 0x2000 RW NO_CSR_TEST
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13] RW  
	BAM_VMID BIT[12:8] RW  
	BAM_RST_BLOCK BIT[7] RW  
	BAM_EE BIT[2:0] RW  

BAM_P_TRUST_REGn(n):(0)-(5) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW NO_CSR_TEST
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8] RW  
	BAM_P_SUP_GROUP BIT[7:3] RW  
	BAM_P_EE BIT[2:0] RW  

BAM_IRQ_SRCS_EEn(n):(0)-(3) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31] R  
	P_IRQ BIT[30:0] R  

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(3) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW NO_CSR_TEST
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31] RW  
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0] RW  
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(3) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31] R  
	P_IRQ_UNMASKED BIT[30:0] R  

BAM_PIPE_ATTR_EEn(n):(0)-(3) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R NO_CSR_TEST
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31] R  
	P_ATTR BIT[30:0] R  

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31] R  
	P_IRQ BIT[30:0] R  

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW NO_CSR_TEST
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31] RW  
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0] RW  
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31] R  
	P_IRQ_UNMASKED BIT[30:0] R  

BAM_P_CTRLn(n):(0)-(5) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16] RW  
	P_WRITE_NWD BIT[11] RW   NO_CSR_TEST
	P_PREFETCH_LIMIT BIT[10:9] RW   NO_CSR_TEST
	P_AUTO_EOB_SEL BIT[8:7] RW   NO_CSR_TEST
	P_AUTO_EOB BIT[6] RW   NO_CSR_TEST
	P_SYS_MODE BIT[5] RW  
	P_SYS_STRM BIT[4] RW  
	P_DIRECTION BIT[3] RW  
	P_EN BIT[1] RW   NO_CSR_TEST

BAM_P_RSTn(n):(0)-(5) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W NO_CSR_TEST
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0] W  

BAM_P_HALTn(n):(0)-(5) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4] RW  
	P_PIPE_EMPTY BIT[3] R   NO_CSR_TEST
	P_LAST_DESC_ZLT BIT[2] R   NO_CSR_TEST
	P_PROD_HALTED BIT[1] RW  
	P_HALT BIT[0] RW  

BAM_P_IRQ_STTSn(n):(0)-(5) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R NO_CSR_TEST
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7] R  
	P_PIPE_RST_ERROR_IRQ BIT[6] R  
	P_TRNSFR_END_IRQ BIT[5] R  
	P_ERR_IRQ BIT[4] R  
	P_OUT_OF_DESC_IRQ BIT[3] R  
	P_WAKE_IRQ BIT[2] R  
	P_TIMER_IRQ BIT[1] R  
	P_PRCSD_DESC_IRQ BIT[0] R  

BAM_P_IRQ_CLRn(n):(0)-(5) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7] W  
	P_PIPE_RST_ERROR_CLR BIT[6] W  
	P_TRNSFR_END_CLR BIT[5] W  
	P_ERR_CLR BIT[4] W  
	P_OUT_OF_DESC_CLR BIT[3] W  
	P_WAKE_CLR BIT[2] W  
	P_TIMER_CLR BIT[1] W  
	P_PRCSD_DESC_CLR BIT[0] W  

BAM_P_IRQ_ENn(n):(0)-(5) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7] RW  
	P_PIPE_RST_ERROR_EN BIT[6] RW  
	P_TRNSFR_END_EN BIT[5] RW  
	P_ERR_EN BIT[4] RW  
	P_OUT_OF_DESC_EN BIT[3] RW  
	P_WAKE_EN BIT[2] RW  
	P_TIMER_EN BIT[1] RW  
	P_PRCSD_DESC_EN BIT[0] RW  

BAM_P_TIMERn(n):(0)-(5) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R NO_CSR_TEST
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0] R  

BAM_P_TIMER_CTRLn(n):(0)-(5) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW NO_CSR_TEST
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31] RW  
	P_TIMER_RUN BIT[30] RW  
	P_TIMER_MODE BIT[29] RW  
	P_TIMER_TRSHLD BIT[15:0] RW  

BAM_P_PRDCR_SDBNDn(n):(0)-(5) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R NO_CSR_TEST
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24] R  
	BAM_P_TOGGLE BIT[20] R  
	BAM_P_CTRL BIT[19:16] R  
	BAM_P_BYTES_FREE BIT[15:0] R  

BAM_P_CNSMR_SDBNDn(n):(0)-(5) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R NO_CSR_TEST
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30] R  
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28] R  
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27] R  
	BAM_P_SB_UPDATED BIT[26] R  
	BAM_P_NWD_TOGGLE BIT[25] R  
	BAM_P_NWD_TOGGLE_R BIT[24] R  
	BAM_P_WAIT_4_ACK BIT[23] R  
	BAM_P_ACK_TOGGLE BIT[22] R  
	BAM_P_ACK_TOGGLE_R BIT[21] R  
	BAM_P_TOGGLE BIT[20] R  
	BAM_P_CTRL BIT[19:16] R  
	BAM_P_BYTES_AVAIL BIT[15:0] R  

BAM_P_SW_OFSTSn(n):(0)-(5) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW NO_CSR_TEST
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16] RW  
	SW_DESC_OFST BIT[15:0] RW  

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(5) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW NO_CSR_TEST
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16] RW  
	AU_ACKED BIT[15:0] RW  

BAM_P_PSM_CNTXT_2_n(n):(0)-(5) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31] RW  
	PSM_DESC_IRQ BIT[30] RW  
	PSM_DESC_IRQ_DONE BIT[29] RW  
	PSM_GENERAL_BITS BIT[28:25] RW  
	PSM_CONS_STATE BIT[24:22] RW  
	PSM_PROD_SYS_STATE BIT[21:19] RW  
	PSM_PROD_B2B_STATE BIT[18:16] RW  
	PSM_DESC_SIZE BIT[15:0] RW  

BAM_P_PSM_CNTXT_3_n(n):(0)-(5) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0] RW  

BAM_P_PSM_CNTXT_4_n(n):(0)-(5) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16] RW  
	PSM_SAVED_ACCUMED_SIZE BIT[15:0] RW  

BAM_P_PSM_CNTXT_5_n(n):(0)-(5) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16] RW  
	PSM_OFST_IN_DESC BIT[15:0] RW  

BAM_P_EVNT_REGn(n):(0)-(5) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW NO_CSR_TEST
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16] RW  
	P_DESC_FIFO_PEER_OFST BIT[15:0] RW  

BAM_P_DESC_FIFO_ADDRn(n):(0)-(5) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0] RW  

BAM_P_FIFO_SIZESn(n):(0)-(5) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16] RW  
	P_DESC_FIFO_SIZE BIT[15:0] RW  

BAM_P_DATA_FIFO_ADDRn(n):(0)-(5) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0] RW  

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(5) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0] RW  

BAM_P_EVNT_DEST_ADDRn(n):(0)-(5) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0] RW  

BAM_P_DF_CNTXT_n(n):(0)-(5) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW NO_CSR_TEST
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16] RW  
	DF_DESC_OFST BIT[15:0] RW  

BAM_P_RETR_CNTXT_n(n):(0)-(5) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW NO_CSR_TEST
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16] RW  
	RETR_OFST_IN_DESC BIT[15:0] RW  

BAM_P_SI_CNTXT_n(n):(0)-(5) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW NO_CSR_TEST
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0] RW  

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(5) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0] RW  

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(5) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0] RW  

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(5) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0] RW  

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(5) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0] RW  

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(5) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0] RW  

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(5) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0] RW  

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(5) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0] RW  

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(5) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_QDSP6V67SS_PUB (level 2)
----------------------------------------------------------------------------------------
mss_qdsp6v67ss_pub MODULE OFFSET=MSS_TOP+0x00080000 MAX=MSS_TOP+0x0008403F APRE=MSS_ SPRE=MSS_

QDSP6SS_VERSION ADDRESS 0x0000 R NO_CSR_TEST
QDSP6SS_VERSION RESET_VALUE 0x10020000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

QDSP6SS_RST_EVB ADDRESS 0x0010 RW NO_CSR_TEST
QDSP6SS_RST_EVB RESET_VALUE 0x00000000
	EVB BIT[27:4] RW  

QDSP6SS_CLADE2_ARES_CFG ADDRESS 0x0014 RW NO_DOC
QDSP6SS_CLADE2_ARES_CFG RESET_VALUE 0x00000001
	CLADE2_ARES_ENA BIT[0] RW  

QDSP6SS_DBG_CFG ADDRESS 0x0018 RW
QDSP6SS_DBG_CFG RESET_VALUE 0x00000000
	DBG_SW_REG BIT[31:24] RW  
	DBG_SPARE BIT[23:16] RW  
	CTI_TIHS_ENA BIT[1] RW  

QDSP6SS_RET_CFG ADDRESS 0x001C RW
QDSP6SS_RET_CFG RESET_VALUE 0x00000003
	NRET_ARES_ENA BIT[1] RW  
	RET_ARES_ENA BIT[0] RW  

QDSP6SS_CORE_CBCR ADDRESS 0x0020 RW NO_CSR_TEST
QDSP6SS_CORE_CBCR RESET_VALUE 0x00000001
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

QDSP6SS_CORE_CMD_RCGR ADDRESS 0x0028 RW
QDSP6SS_CORE_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31] R   NO_CSR_TEST
	DIRTY_CFG_RCGR BIT[4] R   NO_CSR_TEST
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW   NO_CSR_TEST
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSP6SS_CORE_CFG_RCGR ADDRESS 0x002C RW
QDSP6SS_CORE_CFG_RCGR RESET_VALUE 0x00000000
	HW_CLK_CONTROL BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RCGLITE_DISABLE BIT[16] RW  
		RCGLITE_ENABLE VALUE 0x0
		RCGLITE_DISABLED VALUE 0x1
	SRC_SEL BIT[10:8] RW  
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0] RW  
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QDSP6SS_SPDM_MON_CBCR ADDRESS 0x0048 RW NO_CSR_TEST
QDSP6SS_SPDM_MON_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

QDSP6SS_XO_CBCR ADDRESS 0x0038 RW NO_CSR_TEST
QDSP6SS_XO_CBCR RESET_VALUE 0x00000001
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

QDSP6SS_SLEEP_CBCR ADDRESS 0x003C RW NO_CSR_TEST
QDSP6SS_SLEEP_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

QDSP6SS_NMI ADDRESS 0x0040 W NO_DOC NO_CSR_TEST
QDSP6SS_NMI RESET_VALUE 0x0000000X
	CLEAR_STATUS BIT[1] W  
	SET_NMI BIT[0] W  

QDSP6SS_NMI_STATUS ADDRESS 0x0044 R NO_DOC NO_CSR_TEST
QDSP6SS_NMI_STATUS RESET_VALUE 0x00000000
	EXT_DBG_TRIG BIT[2] R  
	WDOG_TRIG BIT[1] R  
	PUBCSR_TRIG BIT[0] R  

QDSP6SS_INTF_HALTREQ ADDRESS 0x0088 RW NO_DOC
QDSP6SS_INTF_HALTREQ RESET_VALUE 0x00000000
	AXIM2 BIT[2] RW  
	AXIM BIT[1] RW  
	ALL BIT[0] RW  

QDSP6SS_INTF_HALTACK ADDRESS 0x008C R NO_DOC NO_CSR_TEST
QDSP6SS_INTF_HALTACK RESET_VALUE 0x00000000
	AXIM2 BIT[2] R  
	AXIM BIT[1] R  
	ALL BIT[0] R  

QDSP6SS_INTFCLAMP_SET ADDRESS 0x0090 W NO_DOC NO_CSR_TEST
QDSP6SS_INTFCLAMP_SET RESET_VALUE 0x00000000
	AXIM2_CLAMP_E BIT[3] W  
	AXIM2_CLAMP_L BIT[2] W  
	AXIM_CLAMP_E BIT[1] W  
	AXIM_CLAMP_L BIT[0] W  

QDSP6SS_INTFCLAMP_CLEAR ADDRESS 0x0094 W NO_DOC NO_CSR_TEST
QDSP6SS_INTFCLAMP_CLEAR RESET_VALUE 0x00000000
	AXIM2_CLAMP_E BIT[3] W  
	AXIM2_CLAMP_L BIT[2] W  
	AXIM_CLAMP_E BIT[1] W  
	AXIM_CLAMP_L BIT[0] W  

QDSP6SS_INTFCLAMP_STATUS ADDRESS 0x0098 R NO_DOC NO_CSR_TEST
QDSP6SS_INTFCLAMP_STATUS RESET_VALUE 0x0000000C
	AXIM2_CLAMP_E BIT[3] R  
	AXIM2_CLAMP_L BIT[2] R  
	AXIM_CLAMP_E BIT[1] R  
	AXIM_CLAMP_L BIT[0] R  

QDSP6SS_INTF_FIFO_RESET ADDRESS 0x009C RW NO_DOC
QDSP6SS_INTF_FIFO_RESET RESET_VALUE 0x00000000
	AXIM2 BIT[1] RW  
	AXIM BIT[0] RW  

QDSP6SS_STATERET_CTL ADDRESS 0x00A0 RW NO_DOC
QDSP6SS_STATERET_CTL RESET_VALUE 0x00000000
	WAKEUP_IN BIT[3] RW  
	WAKE_IRQ BIT[2] RW  
	RESTORE BIT[1] RW  
	SAVE BIT[0] RW  

QDSP6SS_CGC_OVERRIDE ADDRESS 0x00B0 RW
QDSP6SS_CGC_OVERRIDE RESET_VALUE 0x00000408
	CP0_CLK_EN BIT[15] RW  
	SPARE_BIT14 BIT[14] RW   NO_DOC
	AXIS_CLK_EN BIT[13] RW  
	SPARE_BIT12 BIT[12] RW   NO_DOC
	AHBM_CLK_EN BIT[11] RW  
	AHBS_CLK_EN BIT[10] RW  
	PRIV_AHBS_CLK_EN BIT[9:8] RW  
	SPARE_BIT7 BIT[7] RW   NO_DOC
	L2VIC_AHBS_CLK_EN BIT[6:5] RW  
	TEST_AHBS_CLK_EN BIT[4] RW  
	PUB_AHBS_CLK_EN BIT[3] RW  
	CORE_BUS_EN BIT[2] RW  
	CORE_RCLK_EN BIT[1] RW  
	CORE_CLK_EN BIT[0] RW  

QDSP6SS_CORE_BHS_CTL ADDRESS 0x00C0 RW
QDSP6SS_CORE_BHS_CTL RESET_VALUE 0x0000030F
	DELAY_PROG BIT[17:12] RW  
	ENF_PROG BIT[9:4] RW  
	DRIVE_SEL BIT[3:0] RW  

QDSP6SS_CPR_OVERRIDE ADDRESS 0x00D0 RW NO_DOC
QDSP6SS_CPR_OVERRIDE RESET_VALUE 0x00000000
	EXT_ABYP_DIS BIT[1] RW  
	LOCAL_BYP_DIS BIT[0] RW  

QDSP6SS_STRAP_TCM ADDRESS 0x0100 RW NO_CSR_TEST
QDSP6SS_STRAP_TCM RESET_VALUE 0x00440000
	BASE_ADDR BIT[31:18] RW  

QDSP6SS_STRAP_AHBUPPER ADDRESS 0x0104 RW NO_CSR_TEST
QDSP6SS_STRAP_AHBUPPER RESET_VALUE 0x0043C000
	UPPER_ADDR BIT[31:14] RW  

QDSP6SS_STRAP_AHBLOWER ADDRESS 0x0108 RW NO_CSR_TEST
QDSP6SS_STRAP_AHBLOWER RESET_VALUE 0x00408000
	LOWER_ADDR BIT[31:14] RW  

QDSP6SS_DCC_CTRL ADDRESS 0x0118 RW
QDSP6SS_DCC_CTRL RESET_VALUE 0x00000000
	CTRL BIT[31:0] RW  

QDSP6SS_STRAP_AXIM2UPPER ADDRESS 0x011C RW NO_CSR_TEST
QDSP6SS_STRAP_AXIM2UPPER RESET_VALUE 0x00000000
	UPPER_ADDR BIT[31:14] RW  

QDSP6SS_STRAP_AXIM2LOWER ADDRESS 0x0120 RW NO_CSR_TEST
QDSP6SS_STRAP_AXIM2LOWER RESET_VALUE 0x00000000
	LOWER_ADDR BIT[31:14] RW  

QDSP6SS_QMC_SVS_CTL ADDRESS 0x0130 RW
QDSP6SS_QMC_SVS_CTL RESET_VALUE 0x00000000
	QMC_MEM_SVS_SEL BIT[1] RW  
	QMC_MEM_SVS BIT[0] RW  

QDSP6SS_CORE_MEM_STAGGER_CTL ADDRESS 0x0140 RW
QDSP6SS_CORE_MEM_STAGGER_CTL RESET_VALUE 0x00000000
	DIV BIT[3:0] RW  

QDSP6SS_PLL_MODE ADDRESS 0x0200 RW
QDSP6SS_PLL_MODE RESET_VALUE 0x00000000
	PLL_LOCK_DET BIT[31] R   NO_CSR_TEST
	PLL_ACTIVE_FLAG BIT[30] R   NO_CSR_TEST
	PLL_ACK_LATCH BIT[29] R   NO_CSR_TEST
	RESERVE_BITS28_24 BIT[28:24] RW  
	PLL_HW_UPDATE_LOGIC_BYPASS BIT[23] RW  
	PLL_UPDATE BIT[22] RW   NO_CSR_TEST
	PLL_VOTE_FSM_RESET BIT[21] RW  
	PLL_VOTE_FSM_ENA BIT[20] RW  
	PLL_BIAS_COUNT BIT[19:14] RW  
	PLL_LOCK_COUNT BIT[13:8] RW  
	RESERVE_BITS7_4 BIT[7:4] RW  
	PLL_PLLTEST BIT[3] RW  
	PLL_RESET_N BIT[2] RW  
	PLL_BYPASSNL BIT[1] RW  
	PLL_OUTCTRL BIT[0] RW  

QDSP6SS_PLL_L_VAL ADDRESS 0x0204 RW
QDSP6SS_PLL_L_VAL RESET_VALUE 0x00000000
	PLL_L BIT[15:0] RW  

QDSP6SS_PLL_ALPHA_VAL ADDRESS 0x0208 RW
QDSP6SS_PLL_ALPHA_VAL RESET_VALUE 0x00000000
	PLL_ALPHA_31_0 BIT[31:0] RW  

QDSP6SS_PLL_ALPHA_VAL_U ADDRESS 0x020C RW
QDSP6SS_PLL_ALPHA_VAL_U RESET_VALUE 0x00000000
	PLL_ALPHA_39_32 BIT[7:0] RW  

QDSP6SS_PLL_USER_CTL ADDRESS 0x0210 RW
QDSP6SS_PLL_USER_CTL RESET_VALUE 0x00000001
	RESERVE_BITS31_28 BIT[31:28] RW  
	SSC_MODE_CONTROL BIT[27] RW  
	RESERVE_BITS26_25 BIT[26:25] RW  
	ALPHA_EN BIT[24] RW  
	RESERVE_BITS23_22 BIT[23:22] RW  
	VCO_SEL BIT[21:20] RW  
	RESERVE_BITS19_15 BIT[19:15] RW  
	PRE_DIV_RATIO BIT[14:12] RW  
	POST_DIV_RATIO BIT[11:8] RW  
	OUTPUT_INV BIT[7] RW  
	RESERVE_BITS6_5 BIT[6:5] RW  
	PLLOUT_LV_TEST BIT[4] RW  
	PLLOUT_LV_EARLY BIT[3] RW  
	PLLOUT_LV_AUX2 BIT[2] RW  
	PLLOUT_LV_AUX BIT[1] RW  
	PLLOUT_LV_MAIN BIT[0] RW  

QDSP6SS_PLL_USER_CTL_U ADDRESS 0x0214 RW
QDSP6SS_PLL_USER_CTL_U RESET_VALUE 0x00000004
	CALIBRATION_L BIT[31:16] RW  
	RESERVE_BITS15_12 BIT[15:12] RW  
	LATCH_INTERFACE_BYPASS BIT[11] RW  
	STATUS_REGISTER BIT[10:8] RW  
	DSM BIT[7] RW  
	WRITE_STATE BIT[6] RW  
	TARGET_CTL BIT[5:3] RW  
	LOCK_DET BIT[2] RW  
	FREEZE_PLL BIT[1] RW  
	TOGGLE_DET BIT[0] RW  

QDSP6SS_PLL_CONFIG_CTL ADDRESS 0x0218 RW
QDSP6SS_PLL_CONFIG_CTL RESET_VALUE 0x4001055B
	SINGLE_DMET_MODE_ENABLE BIT[31] RW  
	DMET_WINDOW_ENABLE BIT[30] RW  
	TOGGLE_DET_SAMPLE_INTER BIT[29:26] RW  
	TOGGLE_DET_THRESHOLD BIT[25:23] RW  
	TOGGLE_DET_SAMPLE BIT[22:20] RW  
	LOCK_DET_THRESHOLD BIT[19:12] RW  
	LOCK_DET_SAMPLE_SIZE BIT[11:8] RW  
	GLITCH_THRESHOLD BIT[7:6] RW  
	REF_CYCLE BIT[5:4] RW  
	KFN BIT[3:0] RW  

QDSP6SS_PLL_TEST_CTL ADDRESS 0x021C RW
QDSP6SS_PLL_TEST_CTL RESET_VALUE 0x00000000
	BIAS_GEN_TRIM BIT[31:29] RW  
	DCO BIT[28] RW  
	PROCESS_CALB BIT[27:26] RW  
	OVERRIDE_PROCESS_CALB BIT[25] RW  
	FINE_FCW BIT[24:21] RW  
	OVERRIDE_FINE_FCW BIT[20] RW  
	COARSE_FCW BIT[19:13] RW  
	OVERRIDE_COARSE BIT[12] RW  
	DISABLE_LFSR BIT[11] RW  
	DTEST_SEL BIT[10:8] RW  
	DTEST_EN BIT[7] RW  
	BYP_TESTAMP BIT[6] RW  
	ATEST1_SEL BIT[5:4] RW  
	ATEST0_SEL BIT[3:2] RW  
	ATEST1_EN BIT[1] RW  
	ATEST0_EN BIT[0] RW  

QDSP6SS_PLL_TEST_CTL_U ADDRESS 0x0220 RW
QDSP6SS_PLL_TEST_CTL_U RESET_VALUE 0x00000000
	RESERVE_BITS31_14 BIT[31:14] RW  
	OVERRIDE_FINE_FCW_MSB BIT[13] RW  
	DTEST_MODE_SEL BIT[12:11] RW  
	NMO_OSC_SEL BIT[10:9] RW  
	NMO_EN BIT[8] RW  
	NOISE_MAG BIT[7:5] RW  
	NOISE_GEN BIT[4] RW  
	OSC_BIAS_GND BIT[3] RW  
	PLL_TEST_OUT_SEL BIT[2:1] RW  
	CAL_CODE_UPDATE BIT[0] RW  

QDSP6SS_PLL_STATUS ADDRESS 0x0224 R NO_CSR_TEST
QDSP6SS_PLL_STATUS RESET_VALUE 0x00000000
	STATUS_31_0 BIT[31:0] R  

QDSP6SS_PLL_FREQ_CTL ADDRESS 0x0228 RW
QDSP6SS_PLL_FREQ_CTL RESET_VALUE 0x00000000
	FREQUENCY_CTL_WORD BIT[31:0] RW  

QDSP6SS_PLL_RCG_UPDATE_STATUS ADDRESS 0x0260 R
QDSP6SS_PLL_RCG_UPDATE_STATUS RESET_VALUE 0x00000000
	RCG2PLL_UPD_STATUS BIT[1] R  
	PLL2RCG_UPD_STATUS BIT[0] R  

QDSP6SS_PLL_RCG_UPDATE_CFG ADDRESS 0x0264 RW
QDSP6SS_PLL_RCG_UPDATE_CFG RESET_VALUE 0x00000000
	RCG2PLL_UPD_EN BIT[1] RW  
	PLL2RCG_UPD_EN BIT[0] RW  

QDSP6SS_PLL_RCG_UPDATE_DLYCTL ADDRESS 0x0268 RW
QDSP6SS_PLL_RCG_UPDATE_DLYCTL RESET_VALUE 0x0000000F
	MATCH_VALUE BIT[4:0] RW  

QDSP6SS_PLL_RCG_UPDATE_CMD ADDRESS 0x026C W NO_CSR_TEST
QDSP6SS_PLL_RCG_UPDATE_CMD RESET_VALUE 0x00000000
	CMD BIT[0] W  

QDSP6SS_DBG_NMI_CFG ADDRESS 0x0300 RW NO_DOC
QDSP6SS_DBG_NMI_CFG RESET_VALUE 0x00000001
	DBG_NMI_EN_IN_APCR BIT[3] RW  
	DBG_NMI_EN_IN_PWR_COLLAPSE BIT[2] RW  
	DBG_NMI_DISABLE BIT[1] RW  
	DBG_NMI_WAKEUP_DISABLE BIT[0] RW  

QDSP6SS_DBG_NMI_PWR_STATUS ADDRESS 0x0304 R NO_DOC NO_CSR_TEST
QDSP6SS_DBG_NMI_PWR_STATUS RESET_VALUE 0x00000000
	RSC_IN_SLEEP BIT[18] R  
	QDSP6_CLK_GATING BIT[17] R  
	QDSP6_CORE_STATE BIT[16] R  
	NMI_CAUSE BIT[3:2] R  
	QDSP6_PWR_COLLAPSE BIT[1] R  
	QDSP6_IN_SLEEP BIT[0] R  

QDSP6SS_BOOT_CORE_START ADDRESS 0x0400 RW NO_CSR_TEST
QDSP6SS_BOOT_CORE_START RESET_VALUE 0x00000000
	START BIT[0] RW  

QDSP6SS_BOOT_CMD ADDRESS 0x0404 W NO_CSR_TEST
QDSP6SS_BOOT_CMD RESET_VALUE 0x00000000
	CMD BIT[0] W  

QDSP6SS_BOOT_STATUS ADDRESS 0x0408 R NO_CSR_TEST
QDSP6SS_BOOT_STATUS RESET_VALUE 0x00000000
	STATUS BIT[0] R  

QDSP6SS_CORE_BHS_CFG ADDRESS 0x0410 RW
QDSP6SS_CORE_BHS_CFG RESET_VALUE 0x00000001
	BHS_ON BIT[0] RW  

QDSP6SS_CORE_BHS_CMD ADDRESS 0x0414 W NO_CSR_TEST
QDSP6SS_CORE_BHS_CMD RESET_VALUE 0x00000000
	UPDATE BIT[0] W  

QDSP6SS_CORE_BHS_STATUS ADDRESS 0x0418 R NO_CSR_TEST
QDSP6SS_CORE_BHS_STATUS RESET_VALUE 0x00000000
	BHS_ON BIT[0] R  

QDSP6SS_VPE_VU_CBCR ADDRESS 0x0420 RW NO_CSR_TEST
QDSP6SS_VPE_VU_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

QDSP6SS_MEM_CFG ADDRESS 0x0430 RW NO_CSR_TEST
QDSP6SS_MEM_CFG RESET_VALUE 0x001F001F
	L2MEM_SLP_RET_N BIT[20:17] RW  
	MEM_SLP_RET_N BIT[16] RW  
	L2MEM_SLP_NRET_N BIT[4:1] RW  
	MEM_SLP_NRET_N BIT[0] RW  

QDSP6SS_MEM_CMD ADDRESS 0x0434 W NO_CSR_TEST
QDSP6SS_MEM_CMD RESET_VALUE 0x00000000
	UPDATE_SLP_RET_N BIT[1] W  
	UPDATE_SLP_NRET_N BIT[0] W  

QDSP6SS_MEM_STATUS ADDRESS 0x0438 R NO_CSR_TEST
QDSP6SS_MEM_STATUS RESET_VALUE 0x001F001F
	L2MEM_SLP_RET_N BIT[20:17] R  
	MEM_SLP_RET_N BIT[16] R  
	L2MEM_SLP_NRET_N BIT[4:1] R  
	MEM_SLP_NRET_N BIT[0] R  

QDSP6SS_RESET_CFG ADDRESS 0x0440 RW NO_DOC
QDSP6SS_RESET_CFG RESET_VALUE 0x00000000
	AXIM_CLADE2 BIT[16] RW  
	VPEVU BIT[15] RW  
	NRET BIT[14] RW  
	MNOC BIT[13] RW  
	APB BIT[12] RW  
	AXIS2 BIT[11] RW  
	CSI1 BIT[10] RW  
	CSI0 BIT[9] RW  
	ARCH BIT[8] RW  
	CORE BIT[7] RW  
	AXIM2 BIT[6] RW  
	AXIS BIT[5] RW  
	ATBM BIT[4] RW  
	AHBM BIT[3] RW  
	AXIM BIT[2] RW  
	ISDB_ETM BIT[1] RW  
	RET BIT[0] RW  

QDSP6SS_RESET_CMD ADDRESS 0x0444 W NO_DOC NO_CSR_TEST
QDSP6SS_RESET_CMD RESET_VALUE 0x00000000
	UPDATE BIT[0] W  

QDSP6SS_RESET_STATUS ADDRESS 0x0448 R NO_DOC NO_CSR_TEST
QDSP6SS_RESET_STATUS RESET_VALUE 0x00000000
	AXIM_CLADE2 BIT[16] R  
	VPEVU BIT[15] R  
	NRET BIT[14] R  
	MNOC BIT[13] R  
	APB BIT[12] R  
	AXIS2 BIT[11] R  
	CSI1 BIT[10] R  
	CSI0 BIT[9] R  
	ARCH BIT[8] R  
	CORE BIT[7] R  
	AXIM2 BIT[6] R  
	AXIS BIT[5] R  
	ATBM BIT[4] R  
	AHBM BIT[3] R  
	AXIM BIT[2] R  
	ISDB_ETM BIT[1] R  
	RET BIT[0] R  

QDSP6SS_CLAMP_CFG ADDRESS 0x0450 RW NO_DOC
QDSP6SS_CLAMP_CFG RESET_VALUE 0x00000000
	CLAMP_MSS2CX BIT[3] RW  
	CLAMP_QMC_MEM BIT[2] RW  
	CLAMP_IO BIT[0] RW  

QDSP6SS_CLAMP_CMD ADDRESS 0x0454 W NO_DOC NO_CSR_TEST
QDSP6SS_CLAMP_CMD RESET_VALUE 0x00000000
	UPDATE_CLAMP_MSS2CX BIT[3] W  
	UPDATE_CLAMP_QMC_MEM BIT[2] W  
	UPDATE_CLAMP_IO BIT[0] W  

QDSP6SS_CLAMP_STATUS ADDRESS 0x0458 R NO_DOC NO_CSR_TEST
QDSP6SS_CLAMP_STATUS RESET_VALUE 0x00000000
	CLAMP_MSS2CX BIT[3] R  
	CLAMP_QMC_MEM BIT[2] R  
	CLAMP_IO BIT[0] R  

QDSP6SS_CLK_CFG ADDRESS 0x0460 RW NO_DOC
QDSP6SS_CLK_CFG RESET_VALUE 0x000007FF
	VPEVU BIT[10] RW  
	AXIS2 BIT[9] RW  
	CSI1 BIT[8] RW  
	CSI0 BIT[7] RW  
	AXIM2 BIT[6] RW  
	AXIS BIT[5] RW  
	ATBM BIT[4] RW  
	AHBM BIT[3] RW  
	AXIM BIT[2] RW  
	APB BIT[1] RW  
	CORE BIT[0] RW  

QDSP6SS_CLK_CMD ADDRESS 0x0464 W NO_DOC NO_CSR_TEST
QDSP6SS_CLK_CMD RESET_VALUE 0x00000000
	UPDATE_CLK BIT[0] W  

QDSP6SS_CLK_STATUS ADDRESS 0x0468 R NO_DOC NO_CSR_TEST
QDSP6SS_CLK_STATUS RESET_VALUE 0x000007FF
	VPEVU BIT[10] R  
	AXIS2 BIT[9] R  
	CSI1 BIT[8] R  
	CSI0 BIT[7] R  
	AXIM2 BIT[6] R  
	AXIS BIT[5] R  
	ATBM BIT[4] R  
	AHBM BIT[3] R  
	AXIM BIT[2] R  
	APB BIT[1] R  
	CORE BIT[0] R  

QDSP6SS_MEM_STAGGER_RESET_CFG ADDRESS 0x0470 RW NO_DOC
QDSP6SS_MEM_STAGGER_RESET_CFG RESET_VALUE 0x00000000
	STAGGER_ALT_ARES BIT[1] RW  
	STAGGER_FUNC_ARES BIT[0] RW  

QDSP6SS_MEM_STAGGER_RESET_CMD ADDRESS 0x0474 W NO_DOC NO_CSR_TEST
QDSP6SS_MEM_STAGGER_RESET_CMD RESET_VALUE 0x00000000
	UPDATE BIT[0] W  

QDSP6SS_MEM_STAGGER_RESET_STATUS ADDRESS 0x0478 R NO_DOC NO_CSR_TEST
QDSP6SS_MEM_STAGGER_RESET_STATUS RESET_VALUE 0x00000000
	STAGGER_ALT_ARES BIT[1] R  
	STAGGER_FUNC_ARES BIT[0] R  

QDSP6SS_MEM_STAGGER_RESTORE_CMD ADDRESS 0x0484 W NO_DOC NO_CSR_TEST
QDSP6SS_MEM_STAGGER_RESTORE_CMD RESET_VALUE 0x00000000
	RESTORE_CMD BIT[0] W  

QDSP6SS_MEM_STAGGER_RESTORE_STATUS ADDRESS 0x0488 W NO_DOC NO_CSR_TEST
QDSP6SS_MEM_STAGGER_RESTORE_STATUS RESET_VALUE 0x00000000
	RESTORE_BUSY BIT[0] W  

QDSP6SS_CPMEM_CFG ADDRESS 0x0520 RW
QDSP6SS_CPMEM_CFG RESET_VALUE 0x00000003
	VTCM_SLP_RET_N BIT[1] RW   NO_CSR_TEST
	VTCM_SLP_NRET_N BIT[0] RW   NO_CSR_TEST

QDSP6SS_CPMEM_CMD ADDRESS 0x0524 W NO_CSR_TEST
QDSP6SS_CPMEM_CMD RESET_VALUE 0x00000000
	UPDATE_VTCM_SLP_RET_N BIT[1] W  
	UPDATE_VTCM_SLP_NRET_N BIT[0] W  

QDSP6SS_CPMEM_STATUS ADDRESS 0x0528 R NO_CSR_TEST
QDSP6SS_CPMEM_STATUS RESET_VALUE 0x00000000
	VTCM_SLP_RET_N BIT[1] R  
	VTCM_SLP_NRET_N BIT[0] R  

QDSP6SS_L2ITCM_CFG ADDRESS 0x0550 RW
QDSP6SS_L2ITCM_CFG RESET_VALUE 0x00030003
	L2ITCM_SLP_RET_N BIT[17:16] RW   NO_CSR_TEST
	L2ITCM_SLP_NRET_N BIT[1:0] RW   NO_CSR_TEST

QDSP6SS_L2ITCM_CMD ADDRESS 0x0554 W NO_CSR_TEST
QDSP6SS_L2ITCM_CMD RESET_VALUE 0x00000000
	UPDATE_L2ITCM_SLP_RET_N BIT[1] W  
	UPDATE_L2ITCM_SLP_NRET_N BIT[0] W  

QDSP6SS_L2ITCM_STATUS ADDRESS 0x0558 R NO_CSR_TEST
QDSP6SS_L2ITCM_STATUS RESET_VALUE 0x00000000
	L2ITCM_SLP_RET_N BIT[17:16] R  
	L2ITCM_SLP_NRET_N BIT[1:0] R  

QDSP6SS_VU_QOS ADDRESS 0x0560 RW NO_DOC
QDSP6SS_VU_QOS RESET_VALUE 0x00000022
	QOS_AXIS BIT[6:4] RW  
	QOS_MNOC BIT[2:0] RW  

QDSP6SS_TEST_BUS_CTL ADDRESS 0x2000 RW NO_DOC
QDSP6SS_TEST_BUS_CTL RESET_VALUE 0x00000000
	SPARE_CFG BIT[31:24] RW  
	HWE_INV BIT[23] RW  
	HWE_SEL BIT[22:18] RW  
	TESTBUS_EN BIT[17] RW  
	Q6_SEL BIT[16] RW  
	SEL BIT[15:0] RW  

QDSP6SS_TEST_BUS_VALUE ADDRESS 0x2004 R NO_DOC NO_CSR_TEST
QDSP6SS_TEST_BUS_VALUE RESET_VALUE 0x00000000
	VALUE BIT[31:0] R  

QDSP6SS_TEST_BUS_WDATA ADDRESS 0x2008 RW NO_DOC
QDSP6SS_TEST_BUS_WDATA RESET_VALUE 0x00000000
	VALUE BIT[31:0] RW  

QDSP6SS_PWRDBG_CTL ADDRESS 0x200C RW NO_DOC
QDSP6SS_PWRDBG_CTL RESET_VALUE 0x00000000
	ENA BIT[0] RW  

QDSP6SS_TEST_CLK_CTL ADDRESS 0x2010 RW NO_DOC
QDSP6SS_TEST_CLK_CTL RESET_VALUE 0x00000000
	Q6_DBG_CLK_EN BIT[6] RW  
	Q6_DBG_CLK_INV BIT[5] RW  
	DBG_CLK_SEL BIT[4:0] RW  

QDSP6SS_BHS_TEST ADDRESS 0x2014 RW NO_DOC
QDSP6SS_BHS_TEST RESET_VALUE 0x00000000
	INSTANT_ON BIT[0] RW  

QDSP6SS_ZMEAS_CONFIG ADDRESS 0x2018 RW NO_DOC
QDSP6SS_ZMEAS_CONFIG RESET_VALUE 0x00000000
	ZMEAS_COUNT BIT[23:5] RW  
	MUX_SEL BIT[4] RW  
	ZMEAS_CLK_R_ENA BIT[3] RW  
	ZMEAS_CGC_EN BIT[2] RW  
	ZMEAS_BYPASS BIT[1] RW  
	ZMEAS_SW_RESET BIT[0] RW  

QDSP6SS_CORE_STATUS ADDRESS 0x2028 R NO_DOC NO_CSR_TEST
QDSP6SS_CORE_STATUS RESET_VALUE 0x00000000
	VU1_VX_IDLE BIT[5] R  
	VU0_VX_IDLE BIT[4] R  
	VU_OVERALL_IDLE BIT[3] R  
	CP0_IDLE BIT[2] R  
	CORE_IN_SLEEP BIT[1] R  
	CORE_STATE BIT[0] R  

QDSP6SS_MEM_DEBUG ADDRESS 0x2030 RW NO_DOC NO_CSR_TEST
QDSP6SS_MEM_DEBUG RESET_VALUE 0x00000000
	OFF BIT[15:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_QDSP6V67SS_PRIVATE (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.MSS_TOP.MSS_QDSP6V67SS_PRIVATE' does not directly contain any register.
----------------------------------------------------------------------------------------

mss_qdsp6v67ss_private MODULE OFFSET=MSS_TOP+0x00100000 MAX=MSS_TOP+0x0017FFFF APRE=MSS_ SPRE=MSS_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_QDSP6V67SS_PRIVATE.QDSP6V67SS_CSR (level 3)
----------------------------------------------------------------------------------------
qdsp6v67ss_csr MODULE OFFSET=MSS_TOP+0x00100000 MAX=MSS_TOP+0x0010CFFF APRE=MSS_ SPRE=MSS_

QDSP6SS_INSTANCE_ID ADDRESS 0x0000 R NO_CSR_TEST
QDSP6SS_INSTANCE_ID RESET_VALUE 0x0000000X
	ID BIT[2:0] R  

QDSP6SS_CP_EFUSE_STATUS ADDRESS 0x0100 R NO_DOC NO_CSR_TEST
QDSP6SS_CP_EFUSE_STATUS RESET_VALUE 0x0000000X
	HVX_EN BIT[0] R  

QDSP6SS_WDOG_RESET ADDRESS 0x4000 W NO_CSR_TEST
QDSP6SS_WDOG_RESET RESET_VALUE 0x0000000X
	WDOG_RESET BIT[0] W  

QDSP6SS_WDOG_CTL ADDRESS 0x4004 RW
QDSP6SS_WDOG_CTL RESET_VALUE 0x00000004
	WDOG_TO_NMI_EN BIT[2] RW  
	UNMASKED_INT_EN BIT[1] RW  
	ENABLE BIT[0] RW  

QDSP6SS_WDOG_STATUS ADDRESS 0x4008 R NO_CSR_TEST
QDSP6SS_WDOG_STATUS RESET_VALUE 0x00000000
	RESET_SYNC_STATUS BIT[31] R  
	BITE_TIME_SYNC_STATUS BIT[30] R  
	BARK_TIME_SYNC_STATUS BIT[29] R  
	NMI_TIME_SYNC_STATUS BIT[28] R  
	TEST_LOAD_SYNC_STATUS BIT[27] R  
	WDOG_COUNT BIT[20:1] R  
	WDOG_EXPIRED_STATUS BIT[0] R  

QDSP6SS_WDOG_BARK_TIME ADDRESS 0x400C RW NO_CSR_TEST
QDSP6SS_WDOG_BARK_TIME RESET_VALUE 0x00000000
	DATA BIT[19:0] RW  

QDSP6SS_WDOG_BITE_TIME ADDRESS 0x4010 RW NO_CSR_TEST
QDSP6SS_WDOG_BITE_TIME RESET_VALUE 0x00000000
	DATA BIT[19:0] RW  

QDSP6SS_WDOG_NMI_TIME ADDRESS 0x4014 RW NO_CSR_TEST
QDSP6SS_WDOG_NMI_TIME RESET_VALUE 0x00000000
	DATA BIT[19:0] RW  

QDSP6SS_WDOG_TEST_LOAD ADDRESS 0x4018 W NO_CSR_TEST
QDSP6SS_WDOG_TEST_LOAD RESET_VALUE 0x0000000X
	LOAD BIT[0] W  

QDSP6SS_WDOG_TEST ADDRESS 0x401C RW NO_CSR_TEST
QDSP6SS_WDOG_TEST RESET_VALUE 0x00000000
	SYNC_STATUS BIT[20] R  
	LOAD_VALUE BIT[19:0] RW  

QDSP6SS_GLBCNT_TRIG_CFG ADDRESS 0x4100 RW
QDSP6SS_GLBCNT_TRIG_CFG RESET_VALUE 0x00000008
	MAX_COUNT BIT[3:1] RW  
	DISABLE BIT[0] RW  

QDSP6SS_TS_m_EN(m):(0)-(3) ARRAY 0x00005000+0x10*m
QDSP6SS_TS_0_EN ADDRESS 0x5000 RW NO_CSR_TEST
QDSP6SS_TS_0_EN RESET_VALUE 0x00000000
	MODE BIT[2] RW  
	CLEAR BIT[1] W  
	EN BIT[0] RW  

QDSP6SS_TS_m_STATUS(m):(0)-(3) ARRAY 0x00005004+0x10*m
QDSP6SS_TS_0_STATUS ADDRESS 0x5004 R NO_CSR_TEST
QDSP6SS_TS_0_STATUS RESET_VALUE 0x00000000
	OVERFLOW BIT[8] R  
	VALID BIT[0] R  

QDSP6SS_TS_m_TIMESTAMP_L(m):(0)-(3) ARRAY 0x00005008+0x10*m
QDSP6SS_TS_0_TIMESTAMP_L ADDRESS 0x5008 R NO_CSR_TEST
QDSP6SS_TS_0_TIMESTAMP_L RESET_VALUE 0x00000000
	DATA_L BIT[31:0] R  

QDSP6SS_TS_m_TIMESTAMP_H(m):(0)-(3) ARRAY 0x0000500C+0x10*m
QDSP6SS_TS_0_TIMESTAMP_H ADDRESS 0x500C R NO_CSR_TEST
QDSP6SS_TS_0_TIMESTAMP_H RESET_VALUE 0x00000000
	DATA_H BIT[23:0] R  

QDSP6SS_TS_HWE_SEL ADDRESS 0x5100 RW
QDSP6SS_TS_HWE_SEL RESET_VALUE 0x00000000
	MUX_SEL BIT[5:0] RW  

QDSP6SS_IPC ADDRESS 0x8000 W NO_CSR_TEST
QDSP6SS_IPC RESET_VALUE 0xXXXXXXXX
	INTR BIT[31:0] W  

QDSP6SS_IPC1 ADDRESS 0x8004 W NO_CSR_TEST
QDSP6SS_IPC1 RESET_VALUE 0xXXXXXXXX
	INTR BIT[31:0] W  

QDSP6SS_BLOCK_INTR ADDRESS 0xC008 RW NO_CSR_TEST
QDSP6SS_BLOCK_INTR RESET_VALUE 0x00000000
	CLEAR_BLOCK BIT[2] W  
	BLOCK_STATUS BIT[1] R  
	BLOCK_INTR BIT[0] W  

QDSP6SS_SLPC_CFG ADDRESS 0xC01C RW
QDSP6SS_SLPC_CFG RESET_VALUE 0x00005AA0
	MEM_FAST_STAGGER BIT[14] RW  
	IDLE_CORE_CLK_EN BIT[13] RW  
	EXTHW_WAKE_EN BIT[12] RW  
	MEM_PU_PERI_STAGGER BIT[11] RW  
	MEM_PD_PERI_STAGGER BIT[10] RW  
	MEM_PU_ARRY_STAGGER BIT[9] RW  
	MEM_PD_ARRY_STAGGER BIT[8] RW  
	WAKEUP_IN_EN BIT[7] RW  
	CLK_GATING_MODE BIT[5] RW  

QDSP6SS_RSCCTL_BR ADDRESS 0xC020 RW
QDSP6SS_RSCCTL_BR RESET_VALUE 0x00000000
	EVENT BIT[3:1] RW  

QDSP6SS_WAKEUP_CTL ADDRESS 0xC024 RW
QDSP6SS_WAKEUP_CTL RESET_VALUE 0x00000003
	NMI_WAKE_EN BIT[1] RW  
	L2VIC_WAKE_EN BIT[0] RW  

QDSP6SS_L2VIC_WAKEUP_EN ADDRESS 0xC028 RW
QDSP6SS_L2VIC_WAKEUP_EN RESET_VALUE 0x0000001C
	WAKEUP_EN BIT[4:2] RW  

QDSP6SS_WAKEUP_STATUS ADDRESS 0xC02C RW NO_CSR_TEST
QDSP6SS_WAKEUP_STATUS RESET_VALUE 0x00000000
	AXIS_WAKEUP_STICKY BIT[4] RW  
	AXIS_WAKEUP BIT[3] R  
	DBG_NMI BIT[2] R  
	EXT_TRIGGER BIT[1] R  
	L2VIC_WAKEUP BIT[0] R  

QDSP6SS_RSC_EVENT_EXTPLL_OVR ADDRESS 0xC050 RW
QDSP6SS_RSC_EVENT_EXTPLL_OVR RESET_VALUE 0x00000001
	EXT_PLL_OVRRD BIT[0] RW  

QDSP6SS_RSC_EVENT_ISOINTF_OVR ADDRESS 0xC054 RW
QDSP6SS_RSC_EVENT_ISOINTF_OVR RESET_VALUE 0x00000000
	AXIM2_HALTACK_OVRRD BIT[2] RW  
	AXIM_HALTACK_OVRRD BIT[1] RW  
	ALL_HALTACK_OVRRD BIT[0] RW  

QDSP6SS_RSC_EVENT_PRSC_OVR ADDRESS 0xC058 RW
QDSP6SS_RSC_EVENT_PRSC_OVR RESET_VALUE 0x00000000
	SPARE_OVRRD BIT[13:10] RW  
	TCS_HW_ACK_OVRRD BIT[9:2] RW  
	BRINGUP_ACK_OVRRD BIT[1] RW  
	SHUTDOWN_ACK_OVRRD BIT[0] RW  

QDSP6SS_RSC_EVENT_PLL_OVR ADDRESS 0xC05C RW
QDSP6SS_RSC_EVENT_PLL_OVR RESET_VALUE 0x00000004
	PLL_DYN_OVRRD BIT[2] RW  
	PLL_FINE_OVRRD BIT[1] RW  
	PLL_OVRRD BIT[0] RW  

QDSP6SS_RSC_EVENT_MEM_OVR ADDRESS 0xC060 RW
QDSP6SS_RSC_EVENT_MEM_OVR RESET_VALUE 0x00000000
	STAGGER_RESTORE BIT[5] RW  
	REFRESH BIT[4] RW  
	PERIPH_PD BIT[3] RW  
	PERIPH_READY BIT[2] RW  
	CORE_PD BIT[1] RW  
	CORE_READY BIT[0] RW  

QDSP6SS_RSCCTL_EN_ARES ADDRESS 0xC100 RW
QDSP6SS_RSCCTL_EN_ARES RESET_VALUE 0x0001FFFF
	AXIM_CLADE2 BIT[16] RW  
	VPE_VU BIT[15] RW  
	NRET BIT[14] RW  
	MNOC BIT[13] RW  
	APB BIT[12] RW  
	AXIS2 BIT[11] RW  
	CSI1 BIT[10] RW  
	CSI0 BIT[9] RW  
	ARCH BIT[8] RW  
	CORE BIT[7] RW  
	AXIM2 BIT[6] RW  
	AXIS BIT[5] RW  
	ATBM BIT[4] RW  
	AHBM BIT[3] RW  
	AXIM BIT[2] RW  
	ISDB_ETM BIT[1] RW  
	RET BIT[0] RW  

QDSP6SS_RSCCTL_EN_CLAMP ADDRESS 0xC104 RW
QDSP6SS_RSCCTL_EN_CLAMP RESET_VALUE 0x00000003
	CLAMP_MSS2CX BIT[1] RW  
	CLAMP_IO BIT[0] RW  

QDSP6SS_RSCCTL_EN_CLK ADDRESS 0xC108 RW
QDSP6SS_RSCCTL_EN_CLK RESET_VALUE 0x000007FF
	VPE_VU BIT[10] RW  
	AXIS2 BIT[9] RW  
	CSI1 BIT[8] RW  
	CSI0 BIT[7] RW  
	AXIM2 BIT[6] RW  
	AXIS BIT[5] RW  
	ATBM BIT[4] RW  
	AHBM BIT[3] RW  
	AXIM BIT[2] RW  
	APB BIT[1] RW  
	CORE BIT[0] RW  

QDSP6SS_RSCCTL_EN_MEM_RET ADDRESS 0xC10C RW
QDSP6SS_RSCCTL_EN_MEM_RET RESET_VALUE 0x00000000
	SPARE BIT[15:14] RW  
	L2CLADE BIT[13] RW  
	L2PLRU BIT[12] RW  
	L2TAG BIT[11] RW  
	L2STBUF BIT[10] RW  
	L1DU_TAG BIT[9] RW  
	L1DU BIT[8] RW  
	JU_TLB64 BIT[7] RW  
	JU_TLB128 BIT[6] RW  
	JU_CAM BIT[5] RW  
	ETB BIT[4] RW  
	L1IU_TAG BIT[3] RW  
	L1IU_PDEC BIT[2] RW  
	L1IU BIT[1] RW  
	L1IU_BTB BIT[0] RW  

QDSP6SS_RSCCTL_EN_MEM_CTL ADDRESS 0xC110 RW
QDSP6SS_RSCCTL_EN_MEM_CTL RESET_VALUE 0x0000000A
	CLAMP_QMC_MEM BIT[3] RW  
	MEM_PERIPH BIT[1] RW  

QDSP6SS_RSCCTL_EN_BHS ADDRESS 0xC114 RW
QDSP6SS_RSCCTL_EN_BHS RESET_VALUE 0x00000000
	BHS BIT[0] RW  

QDSP6SS_RSCCTL_EN_LDO ADDRESS 0xC118 RW
QDSP6SS_RSCCTL_EN_LDO RESET_VALUE 0x00000000
	BG_OFF BIT[6] RW  
	FORCEOFF BIT[5] RW  
	SPARE_BITS4_2 BIT[4:2] RW   NO_DOC
	VREF_SEL_UPDATE BIT[1] RW  
	BYPASS_OPEN BIT[0] RW  

QDSP6SS_RSCCTL_EN_EXT ADDRESS 0xC11C RW
QDSP6SS_RSCCTL_EN_EXT RESET_VALUE 0x0000000F
	PLL_OUTDIS BIT[3] RW  
	PLL_BYPASS BIT[2] RW  
	PLL_RESET BIT[1] RW  
	XO_ENABLE BIT[0] RW  

QDSP6SS_RSCCTL_EN_PLL ADDRESS 0xC120 RW
QDSP6SS_RSCCTL_EN_PLL RESET_VALUE 0x00000017
	PLL_FREEZE BIT[4] RW  
	PLL_OUTDIS BIT[2] RW  
	PLL_BYPASS BIT[1] RW  
	PLL_RESET BIT[0] RW  

QDSP6SS_RSCCTL_EN_STATERET ADDRESS 0xC124 RW
QDSP6SS_RSCCTL_EN_STATERET RESET_VALUE 0x00000000
	PROF_IRQ BIT[3] RW  
	WAKE_IRQ BIT[2] RW  
	RESTORE BIT[1] RW  
	SAVE BIT[0] RW  

QDSP6SS_RSCCTL_EN_ISOINTF_CTL ADDRESS 0xC128 RW
QDSP6SS_RSCCTL_EN_ISOINTF_CTL RESET_VALUE 0x00000000
	AXIM2_FIFO_ARESET BIT[5] RW  
	AXIM2_HALTREQ BIT[4] RW  
	AXIM_FIFO_ARESET BIT[3] RW  
	AXIM_HALTREQ BIT[2] RW  
	BUSM_HALTREQ BIT[0] RW  

QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP ADDRESS 0xC12C RW
QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP RESET_VALUE 0x00000000
	AXIM2_CLAMP_E_CLEAR BIT[7] RW  
	AXIM2_CLAMP_E_SET BIT[6] RW  
	AXIM2_CLAMP_L_CLEAR BIT[5] RW  
	AXIM2_CLAMP_L_SET BIT[4] RW  
	AXIM_CLAMP_E_CLEAR BIT[3] RW  
	AXIM_CLAMP_E_SET BIT[2] RW  
	AXIM_CLAMP_L_CLEAR BIT[1] RW  
	AXIM_CLAMP_L_SET BIT[0] RW  

QDSP6SS_RSCCTL_EN_ISOINTF_CLK ADDRESS 0xC130 RW
QDSP6SS_RSCCTL_EN_ISOINTF_CLK RESET_VALUE 0x00000000
	AXIM2 BIT[2] RW  
	AXIM BIT[1] RW  
	CORE BIT[0] RW  

QDSP6SS_RSCCTL_EN_L2MEM_RET ADDRESS 0xC134 RW
QDSP6SS_RSCCTL_EN_L2MEM_RET RESET_VALUE 0x00000000
	L2DATA BIT[3:0] RW  

QDSP6SS_RSCCTL_EN_PRSC ADDRESS 0xC138 RW
QDSP6SS_RSCCTL_EN_PRSC RESET_VALUE 0x00000000
	FAL10_VETO BIT[14] RW  
	SPARE BIT[13:10] RW  
	TCS_HW_TRIGGER BIT[9:2] RW  
	BRINGUP_REQ BIT[1] RW  
	SHUTDOWN_REQ BIT[0] RW  

QDSP6SS_RSCCTL_EN_L1SMEM_RET ADDRESS 0xC140 RW
QDSP6SS_RSCCTL_EN_L1SMEM_RET RESET_VALUE 0x00000000
	L1S2DATA BIT[13:8] RW  
	L1SDATA BIT[5:0] RW  

QDSP6SS_RSCCTL_EN_MEM_STAGGER ADDRESS 0xC144 RW
QDSP6SS_RSCCTL_EN_MEM_STAGGER RESET_VALUE 0x00000007
	STAGGER_RESTORE BIT[2] RW  
	STAGGER_ALT_ARES BIT[1] RW  
	STAGGER_FUNC_ARES BIT[0] RW  

QDSP6SS_RSCCTL_EN_VTCMEM_RET ADDRESS 0xC148 RW
QDSP6SS_RSCCTL_EN_VTCMEM_RET RESET_VALUE 0x00000000
	VTCM BIT[0] RW  

QDSP6SS_RSCCTL_EN_L2ITCM_RET ADDRESS 0xC14C RW NO_CSR_TEST
QDSP6SS_RSCCTL_EN_L2ITCM_RET RESET_VALUE 0x00000000
	L2ITCM BIT[1:0] RW  

QDSP6SS_RSCCTL_EN_ARES_SET ADDRESS 0xC180 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_ARES_SET RESET_VALUE 0x00000000
	AXIM_CLADE2 BIT[16] W  
	VPE_VU BIT[15] W  
	NRET BIT[14] W  
	MNOC BIT[13] W  
	APB BIT[12] W  
	AXIS2 BIT[11] W  
	CSI1 BIT[10] W  
	CSI0 BIT[9] W  
	ARCH BIT[8] W  
	CORE BIT[7] W  
	AXIM2 BIT[6] W  
	AXIS BIT[5] W  
	ATBM BIT[4] W  
	AHBM BIT[3] W  
	AXIM BIT[2] W  
	ISDB_ETM BIT[1] W  
	RET BIT[0] W  

QDSP6SS_RSCCTL_EN_CLAMP_SET ADDRESS 0xC184 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_CLAMP_SET RESET_VALUE 0x00000002
	CLAMP_MSS2CX BIT[1] W  
	CLAMP_IO BIT[0] W  

QDSP6SS_RSCCTL_EN_CLK_SET ADDRESS 0xC188 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_CLK_SET RESET_VALUE 0x00000000
	VPE_VU BIT[10] W  
	AXIS2 BIT[9] W  
	CSI1 BIT[8] W  
	CSI0 BIT[7] W  
	AXIM2 BIT[6] W  
	AXIS BIT[5] W  
	ATBM BIT[4] W  
	AHBM BIT[3] W  
	AXIM BIT[2] W  
	APB BIT[1] W  
	CORE BIT[0] W  

QDSP6SS_RSCCTL_EN_MEM_RET_SET ADDRESS 0xC18C W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_MEM_RET_SET RESET_VALUE 0x00000000
	SPARE BIT[15:14] W  
	L2CLADE BIT[13] W  
	L2PLRU BIT[12] W  
	L2TAG BIT[11] W  
	L2STBUF BIT[10] W  
	L1DU_TAG BIT[9] W  
	L1DU BIT[8] W  
	JU_TLB64 BIT[7] W  
	JU_TLB128 BIT[6] W  
	JU_CAM BIT[5] W  
	ETB BIT[4] W  
	L1IU_TAG BIT[3] W  
	L1IU_PDEC BIT[2] W  
	L1IU BIT[1] W  
	L1IU_BTB BIT[0] W  

QDSP6SS_RSCCTL_EN_MEM_CTL_SET ADDRESS 0xC190 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_MEM_CTL_SET RESET_VALUE 0x00000000
	CLAMP_QMC_MEM BIT[3] W  
	MEM_PERIPH BIT[1] W  

QDSP6SS_RSCCTL_EN_BHS_SET ADDRESS 0xC194 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_BHS_SET RESET_VALUE 0x00000000
	BHS BIT[0] W  

QDSP6SS_RSCCTL_EN_LDO_SET ADDRESS 0xC198 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_LDO_SET RESET_VALUE 0x00000000
	BG_OFF BIT[6] W  
	FORCEOFF BIT[5] W  
	SPARE_BITS4_2 BIT[4:2] W   NO_DOC
	UPDATE BIT[1] W  
	BYPASS_OPEN BIT[0] W  

QDSP6SS_RSCCTL_EN_EXT_SET ADDRESS 0xC19C W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_EXT_SET RESET_VALUE 0x00000000
	PLL_OUTDIS BIT[3] W  
	PLL_BYPASS BIT[2] W  
	PLL_RESET BIT[1] W  
	XO_ENABLE BIT[0] W  

QDSP6SS_RSCCTL_EN_PLL_SET ADDRESS 0xC1A0 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_PLL_SET RESET_VALUE 0x00000000
	PLL_FREEZE BIT[4] W  
	PLL_OUTDIS BIT[2] W  
	PLL_BYPASS BIT[1] W  
	PLL_RESET BIT[0] W  

QDSP6SS_RSCCTL_EN_STATERET_SET ADDRESS 0xC1A4 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_STATERET_SET RESET_VALUE 0x00000000
	PROF_IRQ BIT[3] W  
	WAKE_IRQ BIT[2] W  
	RESTORE BIT[1] W  
	SAVE BIT[0] W  

QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET ADDRESS 0xC1A8 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET RESET_VALUE 0x00000000
	AXIM2_FIFO_ARESET BIT[5] W  
	AXIM2_HALTREQ BIT[4] W  
	AXIM_FIFO_ARESET BIT[3] W  
	AXIM_HALTREQ BIT[2] W  
	BUSM_HALTREQ BIT[0] W  

QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET ADDRESS 0xC1AC W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET RESET_VALUE 0x00000000
	AXIM2_CLAMP_E_CLEAR BIT[7] W  
	AXIM2_CLAMP_E_SET BIT[6] W  
	AXIM2_CLAMP_L_CLEAR BIT[5] W  
	AXIM2_CLAMP_L_SET BIT[4] W  
	AXIM_CLAMP_E_CLEAR BIT[3] W  
	AXIM_CLAMP_E_SET BIT[2] W  
	AXIM_CLAMP_L_CLEAR BIT[1] W  
	AXIM_CLAMP_L_SET BIT[0] W  

QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET ADDRESS 0xC1B0 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET RESET_VALUE 0x00000000
	AXIM2 BIT[2] W  
	AXIM BIT[1] W  
	CORE BIT[0] W  

QDSP6SS_RSCCTL_EN_L2MEM_RET_SET ADDRESS 0xC1B4 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_L2MEM_RET_SET RESET_VALUE 0x00000000
	L2DATA BIT[3:0] W  

QDSP6SS_RSCCTL_EN_PRSC_SET ADDRESS 0xC1B8 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_PRSC_SET RESET_VALUE 0x00000000
	FAL10_VETO BIT[14] W  
	SPARE BIT[13:10] W  
	TCS_HW_TRIGGER BIT[9:2] W  
	BRINGUP_REQ BIT[1] W  
	SHUTDOWN_REQ BIT[0] W  

QDSP6SS_RSCCTL_EN_L1SMEM_RET_SET ADDRESS 0xC1C0 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_L1SMEM_RET_SET RESET_VALUE 0x00000000
	L1S2DATA BIT[13:8] W  
	L1SDATA BIT[5:0] W  

QDSP6SS_RSCCTL_EN_MEM_STAGGER_SET ADDRESS 0xC1C4 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_MEM_STAGGER_SET RESET_VALUE 0x00000000
	STAGGER_RESTORE BIT[2] W  
	STAGGER_ALT_ARES BIT[1] W  
	STAGGER_FUNC_ARES BIT[0] W  

QDSP6SS_RSCCTL_EN_VTCMEM_RET_SET ADDRESS 0xC1C8 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_VTCMEM_RET_SET RESET_VALUE 0x00000000
	VTCM BIT[0] W  

QDSP6SS_RSCCTL_EN_L2ITCM_RET_SET ADDRESS 0xC1CC W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_L2ITCM_RET_SET RESET_VALUE 0x00000000
	L2ITCM BIT[1:0] W  

QDSP6SS_RSCCTL_EN_ARES_CLEAR ADDRESS 0xC200 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_ARES_CLEAR RESET_VALUE 0x00000000
	AXIM_CLADE2 BIT[16] W  
	VPE_VU BIT[15] W  
	NRET BIT[14] W  
	MNOC BIT[13] W  
	APB BIT[12] W  
	AXIS2 BIT[11] W  
	CSI1 BIT[10] W  
	CSI0 BIT[9] W  
	ARCH BIT[8] W  
	CORE BIT[7] W  
	AXIM2 BIT[6] W  
	AXIS BIT[5] W  
	ATBM BIT[4] W  
	AHBM BIT[3] W  
	AXIM BIT[2] W  
	ISDB_ETM BIT[1] W  
	RET BIT[0] W  

QDSP6SS_RSCCTL_EN_CLAMP_CLEAR ADDRESS 0xC204 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_CLAMP_CLEAR RESET_VALUE 0x00000002
	CLAMP_MSS2CX BIT[1] W  
	CLAMP_IO BIT[0] W  

QDSP6SS_RSCCTL_EN_CLK_CLEAR ADDRESS 0xC208 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_CLK_CLEAR RESET_VALUE 0x00000000
	VPE_VU BIT[10] W  
	AXIS2 BIT[9] W  
	CSI1 BIT[8] W  
	CSI0 BIT[7] W  
	AXIM2 BIT[6] W  
	AXIS BIT[5] W  
	ATBM BIT[4] W  
	AHBM BIT[3] W  
	AXIM BIT[2] W  
	APB BIT[1] W  
	CORE BIT[0] W  

QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR ADDRESS 0xC20C W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR RESET_VALUE 0x00000000
	SPARE BIT[15:14] W  
	L2CLADE BIT[13] W  
	L2PLRU BIT[12] W  
	L2TAG BIT[11] W  
	L2STBUF BIT[10] W  
	L1DU_TAG BIT[9] W  
	L1DU BIT[8] W  
	JU_TLB64 BIT[7] W  
	JU_TLB128 BIT[6] W  
	JU_CAM BIT[5] W  
	ETB BIT[4] W  
	L1IU_TAG BIT[3] W  
	L1IU_PDEC BIT[2] W  
	L1IU BIT[1] W  
	L1IU_BTB BIT[0] W  

QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR ADDRESS 0xC210 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR RESET_VALUE 0x00000000
	CLAMP_QMC_MEM BIT[3] W  
	MEM_PERIPH BIT[1] W  

QDSP6SS_RSCCTL_EN_BHS_CLEAR ADDRESS 0xC214 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_BHS_CLEAR RESET_VALUE 0x00000000
	BHS BIT[0] W  

QDSP6SS_RSCCTL_EN_LDO_CLEAR ADDRESS 0xC218 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_LDO_CLEAR RESET_VALUE 0x00000000
	BG_OFF BIT[6] W  
	FORCEOFF BIT[5] W  
	SPARE_BITS4_2 BIT[4:2] W   NO_DOC
	UPDATE BIT[1] W  
	BYPASS_OPEN BIT[0] W  

QDSP6SS_RSCCTL_EN_EXT_CLEAR ADDRESS 0xC21C W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_EXT_CLEAR RESET_VALUE 0x00000000
	PLL_OUTDIS BIT[3] W  
	PLL_BYPASS BIT[2] W  
	PLL_RESET BIT[1] W  
	XO_ENABLE BIT[0] W  

QDSP6SS_RSCCTL_EN_PLL_CLEAR ADDRESS 0xC220 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_PLL_CLEAR RESET_VALUE 0x00000000
	PLL_FREEZE BIT[4] W  
	PLL_OUTDIS BIT[2] W  
	PLL_BYPASS BIT[1] W  
	PLL_RESET BIT[0] W  

QDSP6SS_RSCCTL_EN_STATERET_CLEAR ADDRESS 0xC224 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_STATERET_CLEAR RESET_VALUE 0x00000000
	PROF_IRQ BIT[3] W  
	WAKE_IRQ BIT[2] W  
	RESTORE BIT[1] W  
	SAVE BIT[0] W  

QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR ADDRESS 0xC228 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR RESET_VALUE 0x00000000
	AXIM2_FIFO_ARESET BIT[5] W  
	AXIM2_HALTREQ BIT[4] W  
	AXIM_FIFO_ARESET BIT[3] W  
	AXIM_HALTREQ BIT[2] W  
	BUSM_HALTREQ BIT[0] W  

QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR ADDRESS 0xC22C W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR RESET_VALUE 0x00000000
	AXIM2_CLAMP_E_CLEAR BIT[7] W  
	AXIM2_CLAMP_E_SET BIT[6] W  
	AXIM2_CLAMP_L_CLEAR BIT[5] W  
	AXIM2_CLAMP_L_SET BIT[4] W  
	AXIM_CLAMP_E_CLEAR BIT[3] W  
	AXIM_CLAMP_E_SET BIT[2] W  
	AXIM_CLAMP_L_CLEAR BIT[1] W  
	AXIM_CLAMP_L_SET BIT[0] W  

QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR ADDRESS 0xC230 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR RESET_VALUE 0x00000000
	AXIM2 BIT[2] W  
	AXIM BIT[1] W  
	CORE BIT[0] W  

QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR ADDRESS 0xC234 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR RESET_VALUE 0x00000000
	L2DATA BIT[3:0] W  

QDSP6SS_RSCCTL_EN_PRSC_CLEAR ADDRESS 0xC238 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_PRSC_CLEAR RESET_VALUE 0x00000000
	FAL10_VETO BIT[14] W  
	SPARE BIT[13:10] W  
	TCS_HW_TRIGGER BIT[9:2] W  
	BRINGUP_REQ BIT[1] W  
	SHUTDOWN_REQ BIT[0] W  

QDSP6SS_RSCCTL_EN_L1SMEM_RET_CLEAR ADDRESS 0xC240 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_L1SMEM_RET_CLEAR RESET_VALUE 0x00000000
	L1S2DATA BIT[13:8] W  
	L1SDATA BIT[5:0] W  

QDSP6SS_RSCCTL_EN_MEM_STAGGER_CLEAR ADDRESS 0xC244 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_MEM_STAGGER_CLEAR RESET_VALUE 0x00000000
	STAGGER_RESTORE BIT[2] W  
	STAGGER_ALT_ARES BIT[1] W  
	STAGGER_FUNC_ARES BIT[0] W  

QDSP6SS_RSCCTL_EN_VTCMEM_RET_CLEAR ADDRESS 0xC248 W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_VTCMEM_RET_CLEAR RESET_VALUE 0x00000000
	VTCM BIT[0] W  

QDSP6SS_RSCCTL_EN_L2ITCM_RET_CLEAR ADDRESS 0xC24C W NO_CSR_TEST
QDSP6SS_RSCCTL_EN_L2ITCM_RET_CLEAR RESET_VALUE 0x00000000
	L2ITCM BIT[1:0] W  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_QDSP6V67SS_PRIVATE.QDSP6V67SS_L2VIC (level 3)
----------------------------------------------------------------------------------------
qdsp6v67ss_l2vic MODULE OFFSET=MSS_TOP+0x00110000 MAX=MSS_TOP+0x00110FFF APRE=MSS_ SPRE=MSS_

QDSP6SS_L2VIC_VID_GRP_0 ADDRESS 0x0000 R NO_CSR_TEST
QDSP6SS_L2VIC_VID_GRP_0 RESET_VALUE 0x00000XXX
	VID BIT[9:0] R  

QDSP6SS_L2VIC_VID_GRP_1 ADDRESS 0x0004 R NO_CSR_TEST
QDSP6SS_L2VIC_VID_GRP_1 RESET_VALUE 0x00000XXX
	VID BIT[9:0] R  

QDSP6SS_L2VIC_VID_GRP_2 ADDRESS 0x0008 R NO_CSR_TEST
QDSP6SS_L2VIC_VID_GRP_2 RESET_VALUE 0x00000XXX
	VID BIT[9:0] R  

QDSP6SS_L2VIC_VID_GRP_3 ADDRESS 0x000C R NO_CSR_TEST
QDSP6SS_L2VIC_VID_GRP_3 RESET_VALUE 0x00000XXX
	VID BIT[9:0] R  

QDSP6SS_L2VIC_INT_ENABLEn(n):(0)-(31) ARRAY 0x00000100+0x4*n
QDSP6SS_L2VIC_INT_ENABLE0 ADDRESS 0x0100 RW
QDSP6SS_L2VIC_INT_ENABLE0 RESET_VALUE 0x00000000
	ENABLE BIT[31:0] RW  

QDSP6SS_L2VIC_INT_ENABLE_CLEARn(n):(0)-(31) ARRAY 0x00000180+0x4*n
QDSP6SS_L2VIC_INT_ENABLE_CLEAR0 ADDRESS 0x0180 C NO_CSR_TEST
QDSP6SS_L2VIC_INT_ENABLE_CLEAR0 RESET_VALUE 0x00000000
	CLEAR BIT[31:0] W  

QDSP6SS_L2VIC_INT_ENABLE_SETn(n):(0)-(31) ARRAY 0x00000200+0x4*n
QDSP6SS_L2VIC_INT_ENABLE_SET0 ADDRESS 0x0200 C NO_CSR_TEST
QDSP6SS_L2VIC_INT_ENABLE_SET0 RESET_VALUE 0x00000000
	SET BIT[31:0] W  

QDSP6SS_L2VIC_INT_TYPEn(n):(0)-(31) ARRAY 0x00000280+0x4*n
QDSP6SS_L2VIC_INT_TYPE0 ADDRESS 0x0280 RW
QDSP6SS_L2VIC_INT_TYPE0 RESET_VALUE 0x00000000
	SRC_TYPE BIT[31:0] RW  

QDSP6SS_L2VIC_INT_STATUSn(n):(0)-(31) ARRAY 0x00000380+0x4*n
QDSP6SS_L2VIC_INT_STATUS0 ADDRESS 0x0380 R NO_CSR_TEST
QDSP6SS_L2VIC_INT_STATUS0 RESET_VALUE 0x00000000
	STATUS BIT[31:0] R  

QDSP6SS_L2VIC_INT_CLEARn(n):(0)-(31) ARRAY 0x00000400+0x4*n
QDSP6SS_L2VIC_INT_CLEAR0 ADDRESS 0x0400 C NO_CSR_TEST
QDSP6SS_L2VIC_INT_CLEAR0 RESET_VALUE 0x00000000
	CLEAR BIT[31:0] W  

QDSP6SS_L2VIC_SOFT_INTn(n):(0)-(31) ARRAY 0x00000480+0x4*n
QDSP6SS_L2VIC_SOFT_INT0 ADDRESS 0x0480 C NO_CSR_TEST
QDSP6SS_L2VIC_SOFT_INT0 RESET_VALUE 0x00000000
	SW_INT BIT[31:0] W  

QDSP6SS_L2VIC_INT_PENDINGn(n):(0)-(31) ARRAY 0x00000500+0x4*n
QDSP6SS_L2VIC_INT_PENDING0 ADDRESS 0x0500 R NO_CSR_TEST
QDSP6SS_L2VIC_INT_PENDING0 RESET_VALUE 0x00000000
	STATUS BIT[31:0] R  

QDSP6SS_L2VIC_INT_GRPn_0(n):(0)-(31) ARRAY 0x00000600+0x4*n
QDSP6SS_L2VIC_INT_GRP0_0 ADDRESS 0x0600 RW NO_CSR_TEST
QDSP6SS_L2VIC_INT_GRP0_0 RESET_VALUE 0x00000000
	UPDATE_EN7 BIT[31] W  
	GRP_ID7 BIT[29:28] RW  
	UPDATE_EN6 BIT[27] W  
	GRP_ID6 BIT[25:24] RW  
	UPDATE_EN5 BIT[23] W  
	GRP_ID5 BIT[21:20] RW  
	UPDATE_EN4 BIT[19] W  
	GRP_ID4 BIT[17:16] RW  
	UPDATE_EN3 BIT[15] W  
	GRP_ID3 BIT[13:12] RW  
	UPDATE_EN2 BIT[11] W  
	GRP_ID2 BIT[9:8] RW  
	UPDATE_EN1 BIT[7] W  
	GRP_ID1 BIT[5:4] RW  
	UPDATE_EN0 BIT[3] W  
	GRP_ID0 BIT[1:0] RW  

QDSP6SS_L2VIC_INT_GRPn_1(n):(0)-(31) ARRAY 0x00000680+0x4*n
QDSP6SS_L2VIC_INT_GRP0_1 ADDRESS 0x0680 RW NO_CSR_TEST
QDSP6SS_L2VIC_INT_GRP0_1 RESET_VALUE 0x00000000
	UPDATE_EN15 BIT[31] W  
	GRP_ID15 BIT[29:28] RW  
	UPDATE_EN14 BIT[27] W  
	GRP_ID14 BIT[25:24] RW  
	UPDATE_EN13 BIT[23] W  
	GRP_ID13 BIT[21:20] RW  
	UPDATE_EN12 BIT[19] W  
	GRP_ID12 BIT[17:16] RW  
	UPDATE_EN11 BIT[15] W  
	GRP_ID11 BIT[13:12] RW  
	UPDATE_EN10 BIT[11] W  
	GRP_ID10 BIT[9:8] RW  
	UPDATE_EN9 BIT[7] W  
	GRP_ID9 BIT[5:4] RW  
	UPDATE_EN8 BIT[3] W  
	GRP_ID8 BIT[1:0] RW  

QDSP6SS_L2VIC_INT_GRPn_2(n):(0)-(31) ARRAY 0x00000700+0x4*n
QDSP6SS_L2VIC_INT_GRP0_2 ADDRESS 0x0700 RW NO_CSR_TEST
QDSP6SS_L2VIC_INT_GRP0_2 RESET_VALUE 0x00000000
	UPDATE_EN23 BIT[31] W  
	GRP_ID23 BIT[29:28] RW  
	UPDATE_EN22 BIT[27] W  
	GRP_ID22 BIT[25:24] RW  
	UPDATE_EN21 BIT[23] W  
	GRP_ID21 BIT[21:20] RW  
	UPDATE_EN20 BIT[19] W  
	GRP_ID20 BIT[17:16] RW  
	UPDATE_EN19 BIT[15] W  
	GRP_ID19 BIT[13:12] RW  
	UPDATE_EN18 BIT[11] W  
	GRP_ID18 BIT[9:8] RW  
	UPDATE_EN17 BIT[7] W  
	GRP_ID17 BIT[5:4] RW  
	UPDATE_EN16 BIT[3] W  
	GRP_ID16 BIT[1:0] RW  

QDSP6SS_L2VIC_INT_GRPn_3(n):(0)-(31) ARRAY 0x00000780+0x4*n
QDSP6SS_L2VIC_INT_GRP0_3 ADDRESS 0x0780 RW NO_CSR_TEST
QDSP6SS_L2VIC_INT_GRP0_3 RESET_VALUE 0x00000000
	UPDATE_EN31 BIT[31] W  
	GRP_ID31 BIT[29:28] RW  
	UPDATE_EN30 BIT[27] W  
	GRP_ID30 BIT[25:24] RW  
	UPDATE_EN29 BIT[23] W  
	GRP_ID29 BIT[21:20] RW  
	UPDATE_EN28 BIT[19] W  
	GRP_ID28 BIT[17:16] RW  
	UPDATE_EN27 BIT[15] W  
	GRP_ID27 BIT[13:12] RW  
	UPDATE_EN26 BIT[11] W  
	GRP_ID26 BIT[9:8] RW  
	UPDATE_EN25 BIT[7] W  
	GRP_ID25 BIT[5:4] RW  
	UPDATE_EN24 BIT[3] W  
	GRP_ID24 BIT[1:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_QDSP6V67SS_PRIVATE.QDSP6SS_QTMR_AC (level 3)
----------------------------------------------------------------------------------------
qdsp6ss_qtmr_ac MODULE OFFSET=MSS_TOP+0x00120000 MAX=MSS_TOP+0x00120FFF APRE=MSS_QDSP6SS_ SPRE=MSS_QDSP6SS_

QTMR_AC_CNTFRQ ADDRESS 0x0000 RW
QTMR_AC_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] RW  

QTMR_AC_CNTSR ADDRESS 0x0004 RW NO_CSR_TEST
QTMR_AC_CNTSR RESET_VALUE 0x00000000
	NSN BIT[2:0] RW  
		SECURE_ONLY VALUE 0x0
		SECURE_OR_NONSECURE VALUE 0x1

QTMR_AC_CNTTID ADDRESS 0x0008 R NO_CSR_TEST
QTMR_AC_CNTTID RESET_VALUE 0x00000000
	F7_CFG BIT[31:28] R  
	F6_CFG BIT[27:24] R  
	F5_CFG BIT[23:20] R  
	F4_CFG BIT[19:16] R  
	F3_CFG BIT[15:12] R  
	F2_CFG BIT[11:8] R  
	F1_CFG BIT[7:4] R  
	F0_CFG BIT[3:0] R  
		FI VALUE 0x0
		FVI VALUE 0x1
		FPLO VALUE 0x2
		RSVD VALUE 0x3

QTMR_AC_CNTACR_n(n):(0)-(2) ARRAY 0x00000040+0x4*n
QTMR_AC_CNTACR_0 ADDRESS 0x0040 RW NO_CSR_TEST
QTMR_AC_CNTACR_0 RESET_VALUE 0x00000000
	RWPT BIT[5] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RWVT BIT[4] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RVOFF BIT[3] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RFRQ BIT[2] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPVCT BIT[1] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPCT BIT[0] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1

QTMR_AC_CNTVOFF_LO_n(n):(0)-(2) ARRAY 0x00000080+0x8*n
QTMR_AC_CNTVOFF_LO_0 ADDRESS 0x0080 RW NO_CSR_TEST
QTMR_AC_CNTVOFF_LO_0 RESET_VALUE 0x00000000
	CNTVOFF_LO BIT[31:0] RW  

QTMR_AC_CNTVOFF_HI_n(n):(0)-(2) ARRAY 0x00000084+0x8*n
QTMR_AC_CNTVOFF_HI_0 ADDRESS 0x0084 RW NO_CSR_TEST
QTMR_AC_CNTVOFF_HI_0 RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] RW  

QTMR_AC_CFG ADDRESS 0x0FC0 RW NO_CSR_TEST
QTMR_AC_CFG RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[0] RW  

QTMR_AC_VERSION ADDRESS 0x0FD0 R
QTMR_AC_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_QDSP6V67SS_PRIVATE.QTMR_F0 (level 3)
----------------------------------------------------------------------------------------
qtmr_f0 MODULE OFFSET=MSS_TOP+0x00121000 MAX=MSS_TOP+0x00121FFF APRE=MSS_QDSP6SS_ APOST=_0 SPRE=MSS_QDSP6SS_ SPOST=_0

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V1_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW NO_CSR_TEST
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9] RW  
	PL0VTEN BIT[8] RW  
	PL0VCTEN BIT[1] RW  
	PL0PCTEN BIT[0] RW  

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R NO_CSR_TEST
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0] R  

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R NO_CSR_TEST
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] R  

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW NO_CSR_TEST
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_QDSP6V67SS_PRIVATE.QTMR_F1 (level 3)
----------------------------------------------------------------------------------------
qtmr_f1 MODULE OFFSET=MSS_TOP+0x00122000 MAX=MSS_TOP+0x00122FFF APRE=MSS_QDSP6SS_ APOST=_1 SPRE=MSS_QDSP6SS_ SPOST=_1

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V1_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW NO_CSR_TEST
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9] RW  
	PL0VTEN BIT[8] RW  
	PL0VCTEN BIT[1] RW  
	PL0PCTEN BIT[0] RW  

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R NO_CSR_TEST
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0] R  

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R NO_CSR_TEST
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] R  

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW NO_CSR_TEST
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_QDSP6V67SS_PRIVATE.QTMR_F2 (level 3)
----------------------------------------------------------------------------------------
qtmr_f2 MODULE OFFSET=MSS_TOP+0x00123000 MAX=MSS_TOP+0x00123FFF APRE=MSS_QDSP6SS_ APOST=_2 SPRE=MSS_QDSP6SS_ SPOST=_2

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V1_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW NO_CSR_TEST
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9] RW  
	PL0VTEN BIT[8] RW  
	PL0VCTEN BIT[1] RW  
	PL0PCTEN BIT[0] RW  

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R NO_CSR_TEST
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0] R  

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R NO_CSR_TEST
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] R  

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW NO_CSR_TEST
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_QDSP6V67SS_PRIVATE.QDSP6V67SS_RSCC (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.MSS_TOP.MSS_QDSP6V67SS_PRIVATE.QDSP6V67SS_RSCC' does not directly contain any register.
----------------------------------------------------------------------------------------

qdsp6v67ss_rscc MODULE OFFSET=MSS_TOP+0x00130000 MAX=MSS_TOP+0x0013FFFF APRE=MSS_QDSP6SS_ SPRE=MSS_QDSP6SS_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_QDSP6V67SS_PRIVATE.QDSP6V67SS_RSCC.RSCC_RSC (level 4)
----------------------------------------------------------------------------------------
rscc_rsc MODULE OFFSET=MSS_TOP+0x00130000 MAX=MSS_TOP+0x0013FFFF APRE=MSS_QDSP6SS_RSCC_ SPRE=MSS_QDSP6SS_RSCC_

RSC_ID_DRVd(d):(0)-(0) ARRAY 0x00000000+0x10000*d
RSC_ID_DRV0 ADDRESS 0x0000 R
RSC_ID_DRV0 RESET_VALUE 0x00010200
	MAJOR_VER BIT[23:16] R  
	MINOR_VER BIT[15:8] R  
	STEP_VER BIT[7:0] R  

RSC_PARAM_SOLVER_CONFIG_DRVd(d):(0)-(0) ARRAY 0x00000004+0x10000*d
RSC_PARAM_SOLVER_CONFIG_DRV0 ADDRESS 0x0004 R
RSC_PARAM_SOLVER_CONFIG_DRV0 RESET_VALUE 0x02010100
	SEQ_EXTENDED BIT[26] R  
		SIMPLE VALUE 0x0
		EXTENDED VALUE 0x1
	IS_CHILD_RSC BIT[25] R  
		PARENT_RSC VALUE 0x0
		CHILD_RSC VALUE 0x1
	HW_SOLVER BIT[24] R  
		SOLVER_FALSE VALUE 0x0
		SOLVER_TRUE VALUE 0x1
	SOLVER_SLOTS BIT[20:16] R  
	SOLVER_MODES BIT[12:8] R  
	NUM_TIMERS BIT[4:0] R  

RSC_PARAM_RSC_CONFIG_DRVd(d):(0)-(0) ARRAY 0x00000008+0x10000*d
RSC_PARAM_RSC_CONFIG_DRV0 ADDRESS 0x0008 R
RSC_PARAM_RSC_CONFIG_DRV0 RESET_VALUE 0x01300214
	NUM_DRV BIT[26:24] R  
	NUM_SEQ_CMD_WORDS BIT[23:16] R  
	NUM_TS_EVENTS BIT[11:8] R  
	DELAY_CNTR_BITWIDTH BIT[4:0] R  

RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd(d):(0)-(0) ARRAY 0x0000000C+0x10000*d
RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0 ADDRESS 0x000C R
RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0 RESET_VALUE 0x20000000
	NUM_CMDS_PER_TCS BIT[31:27] R  
	NUM_TCS_DRV3 BIT[23:18] R  
	NUM_TCS_DRV2 BIT[17:12] R  
	NUM_TCS_DRV1 BIT[11:6] R  
	NUM_TCS_DRV0 BIT[5:0] R  

RSC_STATUS0_DRVd(d):(0)-(0) ARRAY 0x00000010+0x10000*d
RSC_STATUS0_DRV0 ADDRESS 0x0010 RW NO_CSR_TEST
RSC_STATUS0_DRV0 RESET_VALUE 0x00000000
	CLK_GATE_DISABLE BIT[24] RW  
	STATUS_SLEEP_ENTRY_DONE BIT[16] R  
	STATUS_SLEEP_CTL_FSM BIT[15:0] R  

RSC_STATUS1_DRVd(d):(0)-(0) ARRAY 0x00000014+0x10000*d
RSC_STATUS1_DRV0 ADDRESS 0x0014 R
RSC_STATUS1_DRV0 RESET_VALUE 0x00000000
	PDC_MATCH_VALUE_LO BIT[31:0] R  

RSC_STATUS2_DRVd(d):(0)-(0) ARRAY 0x00000018+0x10000*d
RSC_STATUS2_DRV0 ADDRESS 0x0018 R
RSC_STATUS2_DRV0 RESET_VALUE 0x00000000
	PDC_MATCH_VALUE_HI BIT[23:0] R  

HW_EVENT_OWNER_DRV0 ADDRESS 0x004C RW
HW_EVENT_OWNER_DRV0 RESET_VALUE 0x00000000
	OWNER BIT[1:0] RW  

HW_EVENT_MUXm_SELECT_DRVd(d,m):(0,0)-(0,31) ARRAY 0x00000050+0x4*m+0x10000*d
HW_EVENT_MUX0_SELECT_DRV0 ADDRESS 0x0050 RW NO_CSR_TEST
HW_EVENT_MUX0_SELECT_DRV0 RESET_VALUE 0x00000000
	ENABLE BIT[31] RW  
		NOT_ENABLED VALUE 0x0
		ENABLED VALUE 0x1
	EVENT_SELECT BIT[2:0] RW  

RSC_ERROR_IRQ_STATUS_DRV0 ADDRESS 0x00D0 R NO_CSR_TEST
RSC_ERROR_IRQ_STATUS_DRV0 RESET_VALUE 0x00000000
	EPCB_TIMEOUT_IRQ BIT[0] R  

RSC_ERROR_IRQ_CLEAR_DRV0 ADDRESS 0x00D4 C NO_CSR_TEST
RSC_ERROR_IRQ_CLEAR_DRV0 RESET_VALUE 0x00000000
	CLR_EPCB_TIMEOUT_IRQ BIT[0] W W1TC 

RSC_ERROR_IRQ_ENABLE_DRV0 ADDRESS 0x00D8 RW
RSC_ERROR_IRQ_ENABLE_DRV0 RESET_VALUE 0x00000000
	EPCB_TIMEOUT_IRQ_EN BIT[20] RW  
		NOT_ENABLED VALUE 0x0
		ENABLED VALUE 0x1
	EPCB_TIMEOUT_THRESHOLD BIT[15:0] RW  

RSC_ERROR_RESP_CTRL_DRV0 ADDRESS 0x0100 RW NO_CSR_TEST
RSC_ERROR_RESP_CTRL_DRV0 RESET_VALUE 0x00000000
	ERROR_RESP_FOR_INVALID_ADDR BIT[0] RW  

RSC_TIMESTAMP_UNIT_OWNER_DRV0 ADDRESS 0x0200 RW
RSC_TIMESTAMP_UNIT_OWNER_DRV0 RESET_VALUE 0x00000000
	OWNER BIT[1:0] RW  

RSC_TIMESTAMP_UNITm_EN_DRVd(d,m):(0,0)-(0,5) ARRAY 0x00000204+0x20*m+0x10000*d
RSC_TIMESTAMP_UNIT0_EN_DRV0 ADDRESS 0x0204 RW NO_CSR_TEST
RSC_TIMESTAMP_UNIT0_EN_DRV0 RESET_VALUE 0x00000000
	ENABLE BIT[0] RW  
		NOT_ENABLED VALUE 0x0
		ENABLED VALUE 0x1

RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd(d,m):(0,0)-(0,5) ARRAY 0x00000208+0x20*m+0x10000*d
RSC_TIMESTAMP_UNIT0_TIMESTAMP_L_DRV0 ADDRESS 0x0208 R NO_CSR_TEST
RSC_TIMESTAMP_UNIT0_TIMESTAMP_L_DRV0 RESET_VALUE 0x00000000
	TS_DATA_L BIT[31:0] R  

RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd(d,m):(0,0)-(0,5) ARRAY 0x0000020C+0x20*m+0x10000*d
RSC_TIMESTAMP_UNIT0_TIMESTAMP_H_DRV0 ADDRESS 0x020C R NO_CSR_TEST
RSC_TIMESTAMP_UNIT0_TIMESTAMP_H_DRV0 RESET_VALUE 0x00000000
	TS_DATA_H BIT[23:0] R  

RSC_TIMESTAMP_UNITm_OUTPUT_DRVd(d,m):(0,0)-(0,5) ARRAY 0x00000210+0x20*m+0x10000*d
RSC_TIMESTAMP_UNIT0_OUTPUT_DRV0 ADDRESS 0x0210 R NO_CSR_TEST
RSC_TIMESTAMP_UNIT0_OUTPUT_DRV0 RESET_VALUE 0x00000000
	TS_OVERFLOW BIT[8] R  
		MULTIPLE_EVENT_CAPTURES_FALSE VALUE 0x0
		MULTIPLE_EVENT_CAPTURES_TRUE VALUE 0x1
	TS_VALID BIT[0] R  
		EVENT_CAPTURED_FALSE VALUE 0x0
		EVENT_CAPTURED_TRUE VALUE 0x1

RSC_SEQ_OVERRIDE_START_ADDR_DRV0 ADDRESS 0x0400 RW
RSC_SEQ_OVERRIDE_START_ADDR_DRV0 RESET_VALUE 0x00000000
	VALID BIT[31] RW  
	ADDR BIT[9:0] RW  

RSC_SEQ_BUSY_DRV0 ADDRESS 0x0404 R NO_CSR_TEST
RSC_SEQ_BUSY_DRV0 RESET_VALUE 0x00000000
	BUSY_STAT BIT[0] R  

RSC_SEQ_PROGRAM_COUNTER_DRV0 ADDRESS 0x0408 R NO_CSR_TEST
RSC_SEQ_PROGRAM_COUNTER_DRV0 RESET_VALUE 0x00000000
	CURRENT_INSTR_ADDR BIT[9:0] R  

RSC_SEQ_CFG_BR_ADDR_i_DRV0(i):(0)-(3) ARRAY 0x00000410+0x4*i
RSC_SEQ_CFG_BR_ADDR_0_DRV0 ADDRESS 0x0410 RW
RSC_SEQ_CFG_BR_ADDR_0_DRV0 RESET_VALUE 0x00000000
	ADDR BIT[9:0] RW  

RSC_SEQ_CFG_DELAY_VAL_i_DRV0(i):(0)-(3) ARRAY 0x00000450+0x4*i
RSC_SEQ_CFG_DELAY_VAL_0_DRV0 ADDRESS 0x0450 RW
RSC_SEQ_CFG_DELAY_VAL_0_DRV0 RESET_VALUE 0x00000000
	DELAY_VAL BIT[19:0] RW  

RSC_SEQ_OVERRIDE_TRIGGER_DRV0 ADDRESS 0x0460 RW NO_CSR_TEST
RSC_SEQ_OVERRIDE_TRIGGER_DRV0 RESET_VALUE 0x00000000
	SEQ_OVERRIDE_TRIGGER BIT[0] RW  

RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0 ADDRESS 0x0464 RW NO_CSR_TEST
RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0 RESET_VALUE 0x00000000
	SEQ_OVERRIDE_TRIGGER_START_ADDR BIT[9:0] RW  

RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0 ADDRESS 0x0490 RW NO_DOC
RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0 RESET_VALUE 0x00000000
	DBG_BREAKPOINT_VALID BIT[31] RW  
	DBG_BREAKPOINT_ADDR BIT[9:0] RW  

RSC_SEQ_DBG_STEP_DRV0 ADDRESS 0x0494 RW NO_DOC
RSC_SEQ_DBG_STEP_DRV0 RESET_VALUE 0x00000000
	DBG_STEP_TRIGGER BIT[0] RW  

RSC_SEQ_DBG_CONTINUE_DRV0 ADDRESS 0x0498 RW NO_DOC
RSC_SEQ_DBG_CONTINUE_DRV0 RESET_VALUE 0x00000000
	DBG_STEP_CONTINUE BIT[0] RW  

RSC_SEQ_DBG_STAT_DRV0 ADDRESS 0x049C R NO_DOC NO_CSR_TEST
RSC_SEQ_DBG_STAT_DRV0 RESET_VALUE 0x00000000
	DBG_STEPPING_STATUS BIT[0] R  

RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0 ADDRESS 0x04A0 RW
RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0 RESET_VALUE 0x00000000
	SEQ_OVERRIDE_PWR_CNTRL_MASK BIT[5:0] RW  

RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0 ADDRESS 0x04A4 RW
RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0 RESET_VALUE 0x00000000
	SEQ_OVERRIDE_PWR_CNTRL_VAL BIT[5:0] RW  

RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0 ADDRESS 0x04A8 RW
RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0 RESET_VALUE 0x00000000
	SEQ_OVERRIDE_WAIT_EVENT_MASK BIT[5:0] RW  

RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0 ADDRESS 0x04AC RW
RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0 RESET_VALUE 0x00000000
	SEQ_OVERRIDE_WAIT_EVENT_VAL BIT[5:0] RW  

SEQ_MEM_m_DRV0(m):(0)-(47) ARRAY 0x00000600+0x4*m
SEQ_MEM_0_DRV0 ADDRESS 0x0600 RW
SEQ_MEM_0_DRV0 RESET_VALUE 0x00000000
	CMD_WORD BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_PERPH (level 2)
----------------------------------------------------------------------------------------
mss_perph MODULE OFFSET=MSS_TOP+0x00180000 MAX=MSS_TOP+0x0018F01F APRE= SPRE=

MSS_ENABLE ADDRESS 0x0000 RW
MSS_ENABLE RESET_VALUE 0x80000000
	MODEM_ARES_IN BIT[31] R  
	MODEM BIT[0] RW  
		NOT_ENABLED VALUE 0x0
		ENABLE VALUE 0x1

MSS_CLAMP_MEM ADDRESS 0x0004 RW
MSS_CLAMP_MEM RESET_VALUE 0x00000000
	SPARE BIT[2] RW  
	UNCLAMP_ALL BIT[1] RW  
		CLAMP_ALL VALUE 0x0
		UNCLAMP_ALL VALUE 0x1
	HM_CLAMP BIT[0] RW  
		OFF VALUE 0x0
		ON VALUE 0x1

MSS_CLAMP_IO ADDRESS 0x0008 RW
MSS_CLAMP_IO RESET_VALUE 0x00000000
	SPARE_7 BIT[7] RW  
	UNCLAMP_ALL BIT[6] RW  
		CLAMP_ALL VALUE 0x0
		UNCLAMP_ALL VALUE 0x1
	SPARE_5 BIT[5] RW  
	BBRX_ADC BIT[4] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	SPARE_3 BIT[3] RW  
	COM_COMP BIT[2] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	NC_HM BIT[1] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	MODEM BIT[0] RW  
		OFF VALUE 0x0
		ON VALUE 0x1

MSS_BUS_AHB2AHB_CFG ADDRESS 0x000C RW
MSS_BUS_AHB2AHB_CFG RESET_VALUE 0x00000003
	POST_EN_AHB2AHB_NAV BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	POST_EN_AHB2AHB BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_BUS_MAXI2AXI_CFG ADDRESS 0x0010 RW
MSS_BUS_MAXI2AXI_CFG RESET_VALUE 0x00000030
	I_AXI_Q6_AREQPRIORITY BIT[5:4] RW  
	I_AXI_NAV_AREQPRIORITY BIT[3:2] RW  
	I_AXI_CRYPTO_AREQPRIORITY BIT[1:0] RW  

MSS_CUSTOM_MEM_ARRSTBYN ADDRESS 0x0014 RW
MSS_CUSTOM_MEM_ARRSTBYN RESET_VALUE 0x00000000
	CTL BIT[7:0] RW  
		ENABLE_ACTIVE_STANDBY VALUE 0x00
		DISABLE_ACTIVE_STANDBY VALUE 0x01

MSS_ANALOG_IP_TEST_CTL ADDRESS 0x0018 RW
MSS_ANALOG_IP_TEST_CTL RESET_VALUE 0x00000000
	EXTERNAL_IQDATA_EN BIT[1] RW  
	EXTERNAL_Y1Y2_EN BIT[0] RW  

MSS_ATB_ID ADDRESS 0x001C RW
MSS_ATB_ID RESET_VALUE 0x00000000
	ATB_ID BIT[6:0] RW  

MSS_DBG_BUS_CTL ADDRESS 0x0020 RW
MSS_DBG_BUS_CTL RESET_VALUE 0x00000000
	BRIC_AXI2AXI_NAV_SEL BIT[18:16] RW  
	AHB2AXI_NAV_SEL BIT[15:13] RW  
	AHB2AHB_NAV_CONFIG_SEL BIT[12:11] RW  
	AHB2AHB_SEL BIT[10:9] RW  
	MSS_DBG_BUS_TOP_SEL BIT[8:5] RW  
		DEFAULT_DEBUG_BUS_TO_ALL_ZERO VALUE 0x0
		MSS_NC_HM_DEBUG_BUS_VDD_MSS VALUE 0x1
		AXI2AXI_NAV_VDD_CX VALUE 0x2
		AHB2AHB_NAV_CONFIG_VDD_CX VALUE 0x3
		Q6_DEBUG_BUS VALUE 0x4
		UIM0_DEBUG_BUS VALUE 0x5
		UIM1_DEBUG_BUS VALUE 0x6
		AHB2AHB_DEBUG_BUS VALUE 0x7
		RESERVED_8 VALUE 0x8
		UIM_CONTROLLER VALUE 0x9
		UIM2_DEBUG_BUS VALUE 0xA
		CXM_UART VALUE 0xB
		MODEM_DEBUG_BUS VALUE 0xC
	MSS_DBG_BUS_NC_HM_SEL BIT[4:2] RW  
		NO_DEBUG_BUS_OUTPUT_FOR_NC_HM_VDD_MSS VALUE 0x0
		NAV VALUE 0x1
		CRYPTO VALUE 0x2
		AXI2AXI_NAV_VDD_MSS VALUE 0x3
		AHB2AHB_NAV_CONFIG_VDD_MSS VALUE 0x4
		AHB2AXI_VDD_MSS VALUE 0x5
		SM_CBC_CLK_DEBUG VALUE 0x6
		NO_DEBUG_BUS_OUTPUT VALUE 0x7
	MSS_DBG_GPIO_ATB_SEL BIT[1:0] RW  
		NO_DEBUG_BUS_OUTPUT VALUE 0x0
		GPIO_DEBUG_BUS_OUTPUT_SELECTION VALUE 0x1
		ATB_DEBUG_BUS_OUTPUT_SELECTION VALUE 0x2
		SAME_AS_00 VALUE 0x3

MSS_AHB_ACCESS_ERR_IRQ_EN ADDRESS 0x0024 RW
MSS_AHB_ACCESS_ERR_IRQ_EN RESET_VALUE 0x00000001
	EN BIT[0] RW  
		DO_NOT_GENERATE_AN_INTERRUPT VALUE 0x0
		GENERATE_AN_INTERRUPT VALUE 0x1

MSS_AHB_ACCESS_ERR_IRQ_STATUS ADDRESS 0x0028 R
MSS_AHB_ACCESS_ERR_IRQ_STATUS RESET_VALUE 0x00000000
	STATUS BIT[0] R  

MSS_AHB_ACCESS_ERR_IRQ_CLR ADDRESS 0x002C C
MSS_AHB_ACCESS_ERR_IRQ_CLR RESET_VALUE 0x00000000
	CMD BIT[0] W  

MSS_BUS_CTL_CFG ADDRESS 0x0030 RW
MSS_BUS_CTL_CFG RESET_VALUE 0x00000000
	Q6_FORCE_UNBUFFERED BIT[0] RW  

MSS_MSA ADDRESS 0x0058 RW
MSS_MSA RESET_VALUE 0x00000004
	FORCE_Q6_MSA BIT[2] RW  
		FORCE_Q6_MSA_NO VALUE 0x0
		FORCE_Q6_MSA_YES VALUE 0x1
	MBA_OK BIT[1] RW  
		MBA_OK_NO VALUE 0x0
		MBA_OK_YES VALUE 0x1
	CONFIG_LOCK BIT[0] RW  
		CONFIG_NOT_LOCK VALUE 0x0
		CONFIG_LOCK VALUE 0x1

MSS_HW_VERSION ADDRESS 0x005C R
MSS_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

MSS_MODEM_MEM_SLP_CNTL ADDRESS 0x0060 RW
MSS_MODEM_MEM_SLP_CNTL RESET_VALUE 0x00000000
	MODEM_NR_SLP_NRET_N BIT[17] RW  
	CCS_SLP_NRET_N BIT[9] RW  
	CCS_SLP_RET_N BIT[8] RW  

MSS_CLOCK_SPDM_MON ADDRESS 0x0064 RW
MSS_CLOCK_SPDM_MON RESET_VALUE 0x00000000
	Q6_MON_CLKEN BIT[1] RW  
	BUS_MON_CLKEN BIT[0] RW  

MSS_DEBUG_CLOCK_CTL ADDRESS 0x0078 RW
MSS_DEBUG_CLOCK_CTL RESET_VALUE 0x00000000
	DBG_MUX_SEL BIT[5] RW  
	DBG_LEVEL5_MUX_SEL BIT[4] RW  
	DBG_LEVEL4_MUX_SEL BIT[3] RW  
	DBG_LEVEL3_MUX_SEL BIT[2] RW  
	DBG_LEVEL2_MUX_SEL BIT[1] RW  
	DBG_LEVEL1_MUX_SEL BIT[0] RW  

MSS_BBRX_EXT_CLOCK_MUX_SEL ADDRESS 0x007C RW
MSS_BBRX_EXT_CLOCK_MUX_SEL RESET_VALUE 0x00000000
	PLLTEST BIT[1] RW  
	EXT_CLOCK_MUX_SEL BIT[0] RW  

MSS_BBRX_CTL ADDRESS 0x0094 RW
MSS_BBRX_CTL RESET_VALUE 0x00000000
	BBRX_HS_TEST_MUX_CTL BIT[1:0] RW  

MSS_DEBUG_CTL ADDRESS 0x0098 RW
MSS_DEBUG_CTL RESET_VALUE 0x00000007
	DAC_DISABLE_ON_Q6_DBG BIT[2] RW  
	GRFC_DISABLE_Q6_DBG BIT[1] RW  
	GRFC_DISABLE_Q6_WDOG BIT[0] RW  

MSS_POWER ADDRESS 0x009C RW
MSS_POWER RESET_VALUE 0x00000000
	RESERVE_31_17 BIT[31:17] R  
	BHS_ON_ST BIT[16] R  
	RESERVE_15_1 BIT[15:1] RW  
	BHS_ON BIT[0] RW  

MSS_MSA_NC_HM ADDRESS 0x00A0 RW
MSS_MSA_NC_HM RESET_VALUE 0x0000010F
	RESERVE_31_9 BIT[31:9] R  
	NAV BIT[8] RW  
	RESERVE_7_4 BIT[7:4] RW  
	CRYPTO BIT[3:0] RW  

MSS_CXM ADDRESS 0x00A4 RW
MSS_CXM RESET_VALUE 0x00000003
	RESERVE_31_12 BIT[31:12] R  
	USE_EXTERNAL_WLAN BIT[11] RW  
		INTERNAL_WLAN_CORE VALUE 0x0
		EXTERNAL_WLAN_CHIP VALUE 0x1
	BT_TX_ACT_LST_SUBFRM BIT[10] R  
	WLAN_TX_ACT_LST_SUBFRM BIT[9] R  
	BT_TX_S_WAN BIT[8] R  
	WLAN_TX_S_WAN BIT[7] R  
	BT_TX_REGISTERED BIT[6] R  
	WLAN_TX_REGISTERED BIT[5] R  
	WLAN_TX_STICKY BIT[4] R  
	WLAN_TX_STICKY_CLR BIT[3] RW  
	CXM_WAKEUP_CLR BIT[2] RW  
	BT_TX_ON_BLANKING_EN BIT[1] RW  
	WLAN_TX_ON_BLANKING_EN BIT[0] RW  

MSS_RELAY_MSG_SHADOW_00 ADDRESS 0x0400 RW
MSS_RELAY_MSG_SHADOW_00 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_00 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_01 ADDRESS 0x0404 RW
MSS_RELAY_MSG_SHADOW_01 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_01 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_02 ADDRESS 0x0408 RW
MSS_RELAY_MSG_SHADOW_02 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_02 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_03 ADDRESS 0x040C RW
MSS_RELAY_MSG_SHADOW_03 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_03 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_04 ADDRESS 0x0410 RW
MSS_RELAY_MSG_SHADOW_04 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_04 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_05 ADDRESS 0x0414 RW
MSS_RELAY_MSG_SHADOW_05 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_05 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_06 ADDRESS 0x0418 RW
MSS_RELAY_MSG_SHADOW_06 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_06 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_07 ADDRESS 0x041C RW
MSS_RELAY_MSG_SHADOW_07 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_07 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_08 ADDRESS 0x0420 RW
MSS_RELAY_MSG_SHADOW_08 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_08 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_09 ADDRESS 0x0424 RW
MSS_RELAY_MSG_SHADOW_09 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_09 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_10 ADDRESS 0x0428 RW
MSS_RELAY_MSG_SHADOW_10 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_10 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_11 ADDRESS 0x042C RW
MSS_RELAY_MSG_SHADOW_11 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_11 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_12 ADDRESS 0x0430 RW
MSS_RELAY_MSG_SHADOW_12 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_12 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_13 ADDRESS 0x0434 RW
MSS_RELAY_MSG_SHADOW_13 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_13 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_14 ADDRESS 0x0438 RW
MSS_RELAY_MSG_SHADOW_14 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_14 BIT[31:0] RW  

MSS_RELAY_MSG_SHADOW_15 ADDRESS 0x043C RW
MSS_RELAY_MSG_SHADOW_15 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW_DATA_15 BIT[31:0] RW  

MSS_MPLL1_MODE ADDRESS 0x1020 RW
MSS_MPLL1_MODE RESET_VALUE 0x00000000
	RESERVE_21_4 BIT[21:4] RW  
	PLL_PLLTEST BIT[3] RW  
	PLL_RESET_N BIT[2] RW  
	PLL_BYPASSNL BIT[1] RW  
	PLL_OUTCTRL BIT[0] RW  

MSS_MPLL1_L_VAL ADDRESS 0x1024 RW
MSS_MPLL1_L_VAL RESET_VALUE 0x00000000
	PLL_L BIT[6:0] RW  

MSS_MPLL1_M_VAL ADDRESS 0x1028 RW
MSS_MPLL1_M_VAL RESET_VALUE 0x00000000
	PLL_M BIT[18:0] RW  

MSS_MPLL1_N_VAL ADDRESS 0x102C RW
MSS_MPLL1_N_VAL RESET_VALUE 0x00000000
	PLL_N BIT[18:0] RW  

MSS_MPLL1_USER_CTL ADDRESS 0x1030 RW
MSS_MPLL1_USER_CTL RESET_VALUE 0x00000001
	RESERVE_BITS_31_30 BIT[31:30] RW  
	RESERVE_BITS_29_28 BIT[29:28] RW  
	RESERVE_BITS_27_25 BIT[27:25] RW  
	MN_EN BIT[24] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RESERVE_BITS_23_13 BIT[23:13] RW  
	PREDIV2_EN BIT[12] RW  
		DIVIDE_BY_1 VALUE 0x0
		DIVIDE_BY_2 VALUE 0x1
	RESERVE_BITS_11_10 BIT[11:10] RW  
	POSTDIV_CTL BIT[9:8] RW  
		DIVIDE_BY_1 VALUE 0x0
		DIVIDE_BY_2 VALUE 0x1
		INVALID VALUE 0x2
		DIVIDE_BY_4 VALUE 0x3
	INV_OUTPUT BIT[7] RW  
		DO_NOT_INVERT_OUTPUT VALUE 0x0
		INVERT_OUTPUT VALUE 0x1
	RESERVE_BIT_6_5 BIT[6:5] RW  
	LVTEST_EN BIT[4] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	LVEARLY_EN BIT[3] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	LVBIST_EN BIT[2] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	LVAUX_EN BIT[1] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	LVMAIN_EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

MSS_MPLL1_CONFIG_CTL ADDRESS 0x1034 RW
MSS_MPLL1_CONFIG_CTL RESET_VALUE 0x4001566D
	FRAC_N_MODE_CTL BIT[31] RW  
	CFG_LOCKDET BIT[30:29] RW  
	RESERVE_28 BIT[28] RW  
	OVER_VOLTAGE_DET_CFG BIT[27:26] RW  
	OVER_VOLTAGE_DET_COUNTER_DIS BIT[25] RW  
	MASH11_FRAC_N_MODE_CTL BIT[24] RW  
	RESERVE_23 BIT[23] RW  
	RESERVE_22_19 BIT[22:19] RW  
	FILTER_TIMING_CFG BIT[18] RW  
	DOUBLE_SAMPLE_FILTER_EN BIT[17] RW  
	OUTPUT_VOLT_SETTING BIT[16:15] RW  
	ISEED_GATE_EN BIT[14] RW  
	VCO_DECAP_DIS BIT[13] RW  
	STAGE1_REGULATOR_BYPASS BIT[12] RW  
	STAGE2_IREG_DIV BIT[11:10] RW  
	STAGE2_OVER_VOLTAGE_DET_CFG BIT[9:8] RW  
	FILTER_PHASE_OFFSET_CFG BIT[7:6] RW  
	ISEED_CTRL_CFG BIT[5:4] RW  
	ICP_DIV BIT[3:2] RW  
	REF_PATH_DELAY BIT[1:0] RW  

MSS_MPLL1_TEST_CTL ADDRESS 0x1038 RW
MSS_MPLL1_TEST_CTL RESET_VALUE 0x00000000
	RESERVE_31_23 BIT[31:23] RW  
	NOISE_GEN_RES_MAX_I BIT[22:20] RW  
	NOISE_GEN_EN BIT[19] RW  
	OSC_DRIVER_EN BIT[18:17] RW  
	PLLOUT_LV_TEST_SEL BIT[16] RW  
	RESERVE_15 BIT[15] RW  
	EARLY_DIV2_EN BIT[14] RW  
	BYP_TESTAMP BIT[13] RW  
	DTEST_SEL BIT[12] RW  
	RESERVE_11_8 BIT[11:8] RW  
	PLLOUT_HV_EN BIT[7] RW  
	ATEST0_SEL BIT[6] RW  
	ICP_EXT_SEL BIT[5] RW  
	ATEST1_SEL BIT[4] RW  
	FILTER_TESTAMP_EN BIT[3] RW  
	ATEST0_EXT_VOLT_FORCE_EN BIT[2] RW  
	VINT_TESTAMP_ATEST0 BIT[1] RW  
	VREG_TESTAMP_ATEST0 BIT[0] RW  

MSS_MPLL1_STATUS ADDRESS 0x103C R
MSS_MPLL1_STATUS RESET_VALUE 0x00000000
	PLL_ACTIVE_FLAG BIT[17] R  
	PLL_LOCK_DET BIT[16] R  
	PLL_D BIT[15:0] R  

MSS_UIM0_BCR ADDRESS 0x1060 RW
MSS_UIM0_BCR RESET_VALUE 0x80000001
	BUS_UIM0_SM_ARES_IN BIT[31] R  
	BLK_ARES BIT[0] RW  

MSS_Q6SS_BCR ADDRESS 0x1068 RW
MSS_Q6SS_BCR RESET_VALUE 0x00000000
	BUS_Q6_SM_ARES_IN BIT[31] R  
	BLK_ARES BIT[0] RW  

MSS_NAV_CE_BRIDGE_BCR ADDRESS 0x106C RW
MSS_NAV_CE_BRIDGE_BCR RESET_VALUE 0x80000001
	NAV_CE_BRIDGE_ARES_IN BIT[31] R  
	BLK_ARES BIT[0] RW  

MSS_NAV_BCR ADDRESS 0x1074 RW
MSS_NAV_BCR RESET_VALUE 0x80000001
	NAV_ARES_IN BIT[31] R  
	BLK_ARES BIT[0] RW  

MSS_UIM0_CBCR ADDRESS 0x1078 RW
MSS_UIM0_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_XO_UIM0_CBCR ADDRESS 0x1080 RW
MSS_XO_UIM0_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_XO_MODEM_CBCR ADDRESS 0x1088 R
MSS_XO_MODEM_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  

MSS_BUS_UIM0_CBCR ADDRESS 0x1090 RW
MSS_BUS_UIM0_CBCR RESET_VALUE 0x80000FF0
	CLKOFF BIT[31] R  
	FORCE_MEM_CORE_ON BIT[14] RW  
	FORCE_MEM_PERIPH_ON BIT[13] RW  
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
	WAKEUP BIT[11:8] RW  
	SLEEP BIT[7:4] RW  
	CLKEN BIT[0] RW  

MSS_BUS_CSR_CBCR ADDRESS 0x1098 RW
MSS_BUS_CSR_CBCR RESET_VALUE 0x00000001
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_BUS_BRIDGE_CBCR ADDRESS 0x109C RW
MSS_BUS_BRIDGE_CBCR RESET_VALUE 0x00000001
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_BUS_MODEM_CBCR ADDRESS 0x10A0 R
MSS_BUS_MODEM_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  

MSS_BUS_Q6_CBCR ADDRESS 0x10A4 RW
MSS_BUS_Q6_CBCR RESET_VALUE 0x00000001
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_BUS_NAV_CE_BRIDGE_CBCR ADDRESS 0x10A8 RW
MSS_BUS_NAV_CE_BRIDGE_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_BUS_CRYPTO_CBCR ADDRESS 0x10AC RW
MSS_BUS_CRYPTO_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_BUS_NAV_CBCR ADDRESS 0x10B0 RW
MSS_BUS_NAV_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_BUS_NC_HM_BRIDGE_CX_CBCR ADDRESS 0x10B4 RW
MSS_BUS_NC_HM_BRIDGE_CX_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_BUS_ATB_CBCR ADDRESS 0x10B8 RW
MSS_BUS_ATB_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_BUS_MODEM_BRIDGE_CX_CBCR ADDRESS 0x10C0 R
MSS_BUS_MODEM_BRIDGE_CX_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  

MSS_BUS_SLAVE_TIMEOUT_CBCR ADDRESS 0x10C4 RW
MSS_BUS_SLAVE_TIMEOUT_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_BUS_COMBODAC_COMP_CBCR ADDRESS 0x10CC R
MSS_BUS_COMBODAC_COMP_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  

MSS_MODEM_CFG_AHB_CBCR ADDRESS 0x10D4 R
MSS_MODEM_CFG_AHB_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  

MSS_MODEM_SNOC_AXI_CBCR ADDRESS 0x10D8 R
MSS_MODEM_SNOC_AXI_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  

MSS_NAV_SNOC_AXI_CBCR ADDRESS 0x10DC RW
MSS_NAV_SNOC_AXI_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_MPLL2_MAIN_BUS_CBCR ADDRESS 0x10E0 R
MSS_MPLL2_MAIN_BUS_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  

MSS_RFC_CMD_RCGR ADDRESS 0x10E4 RW
MSS_RFC_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R  
	ROOT_EN BIT[1] RW  
	UPDATE BIT[0] RW  

MSS_RFC_CFG_RCGR ADDRESS 0x10E8 RW
MSS_RFC_CFG_RCGR RESET_VALUE 0x00000001
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

MSS_MPLL1_EARLY_BUS_CBCR ADDRESS 0x10EC R
MSS_MPLL1_EARLY_BUS_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  

MSS_MODEM_AXI_CMD_RCGR ADDRESS 0x10F0 RW
MSS_MODEM_AXI_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R  
	ROOT_EN BIT[1] RW  
	UPDATE BIT[0] RW  

MSS_MODEM_AXI_CFG_RCGR ADDRESS 0x10F4 RW
MSS_MODEM_AXI_CFG_RCGR RESET_VALUE 0x00000001
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

MSS_RFFE_CFG_RCGR ADDRESS 0x10F8 RW
MSS_RFFE_CFG_RCGR RESET_VALUE 0x00000000
	RFFE3_TCKEN BIT[11] RW  
	RFFE3_REF_SRC_SEL BIT[10] RW  
	RFFE3_REF_SRC_DIV BIT[9:6] RW  
	RFFE2_TCKEN BIT[5] RW  
	RFFE2_REF_SRC_SEL BIT[4] RW  
	RFFE2_REF_SRC_DIV BIT[3:0] RW  

MSS_BUS_CMD_RCGR ADDRESS 0x1108 RW
MSS_BUS_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31] R  
	UPDATE BIT[0] RW  

MSS_BUS_CFG_RCGR ADDRESS 0x110C RW
MSS_BUS_CFG_RCGR RESET_VALUE 0x00000001
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

MSS_Q6_CMD_RCGR ADDRESS 0x1110 RW
MSS_Q6_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R  
	ROOT_EN BIT[1] RW  
	UPDATE BIT[0] RW  

MSS_Q6_CFG_RCGR ADDRESS 0x1114 RW
MSS_Q6_CFG_RCGR RESET_VALUE 0x00000001
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

MSS_UIM_CMD_RCGR ADDRESS 0x1118 RW
MSS_UIM_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R  
	ROOT_EN BIT[1] RW  
	UPDATE BIT[0] RW  

MSS_UIM_CFG_RCGR ADDRESS 0x111C RW
MSS_UIM_CFG_RCGR RESET_VALUE 0x00000001
	SRC_DIV BIT[4:0] RW  

MSS_BIMC_THROTTLE ADDRESS 0x1130 RW
MSS_BIMC_THROTTLE RESET_VALUE 0x00000001
	MSS_DANGER BIT[2:1] RW  
	MSS_SAFE BIT[0] RW  

MSS_RESERVE_02 ADDRESS 0x1134 RW
MSS_RESERVE_02 RESET_VALUE 0x00000000
	MSS_RESERVE_02 BIT[31:0] RW  

MSS_UIM0_MND_CMD_RCGR ADDRESS 0x1150 RW
MSS_UIM0_MND_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R  
		CLOCK_ON VALUE 0x0
		CLOCK_OFF VALUE 0x1
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  

MSS_UIM0_MND_CFG_RCGR ADDRESS 0x1154 RW
MSS_UIM0_MND_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3

MSS_UIM0_MND_M ADDRESS 0x1158 RW
MSS_UIM0_MND_M RESET_VALUE 0x00000000
	M_VALUE BIT[15:0] RW  

MSS_UIM0_MND_N ADDRESS 0x115C RW
MSS_UIM0_MND_N RESET_VALUE 0x00000000
	N_VALUE BIT[15:0] RW  

MSS_UIM0_MND_D ADDRESS 0x1160 RW
MSS_UIM0_MND_D RESET_VALUE 0x00000000
	D_VALUE BIT[15:0] RW  

MSS_BUS_MGPI_CBCR ADDRESS 0x119C RW
MSS_BUS_MGPI_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_MGPI_BCR ADDRESS 0x11A0 RW
MSS_MGPI_BCR RESET_VALUE 0x00000000
	BUS_MGPI_ARES_IN BIT[31] R  
	BLK_ARES BIT[0] RW  

MSS_TDEC_CMD_RCGR ADDRESS 0x11BC RW
MSS_TDEC_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R  
	ROOT_EN BIT[1] RW  
	UPDATE BIT[0] RW  

MSS_TDEC_CFG_RCGR ADDRESS 0x11C0 RW
MSS_TDEC_CFG_RCGR RESET_VALUE 0x00000001
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

MSS_ADC_BCR ADDRESS 0x11C4 RW
MSS_ADC_BCR RESET_VALUE 0x80000001
	BUS_ADC_SM_ARES_IN BIT[31] R  
	BLK_ARES BIT[0] RW  

MSS_ADC_CBCR ADDRESS 0x11C8 RW
MSS_ADC_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_L1S_NAV_MEM_CMD_RCGR ADDRESS 0x11CC RW
MSS_L1S_NAV_MEM_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R  
	ROOT_EN BIT[1] RW  
	UPDATE BIT[0] RW  

MSS_L1S_NAV_MEM_CFG_RCGR ADDRESS 0x11D0 RW
MSS_L1S_NAV_MEM_CFG_RCGR RESET_VALUE 0x00000001
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

MSS_SILVER_BCR ADDRESS 0x11D4 RW
MSS_SILVER_BCR RESET_VALUE 0x80000001
	BUS_SILVER_SM_ARES_IN BIT[31] R  
	BLK_ARES BIT[0] RW  

MSS_SILVER_CBCR ADDRESS 0x11D8 RW
MSS_SILVER_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_NAV_DBE_BCR ADDRESS 0x11DC RW
MSS_NAV_DBE_BCR RESET_VALUE 0x80000001
	BUS_NAV_DBE_SM_ARES_IN BIT[31] R  
	BLK_ARES BIT[0] RW  

MSS_NAV_DBE_CBCR ADDRESS 0x11E0 RW
MSS_NAV_DBE_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_SHARED_MEM_BCR ADDRESS 0x11E4 RW
MSS_SHARED_MEM_BCR RESET_VALUE 0x80000001
	BUS_SHARED_MEM_SM_ARES_IN BIT[31] R  
	BLK_ARES BIT[0] RW  

MSS_SHARED_MEM_CBCR ADDRESS 0x11E8 RW
MSS_SHARED_MEM_CBCR RESET_VALUE 0x80000FF0
	CLKOFF BIT[31] R  
	FORCE_MEM_CORE_ON BIT[14] RW  
	FORCE_MEM_PERIPH_ON BIT[13] RW  
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
	WAKEUP BIT[11:8] RW  
	SLEEP BIT[7:4] RW  
	CLKEN BIT[0] RW  

MODEM_NAV_MODE_SEL ADDRESS 0x11EC RW
MODEM_NAV_MODE_SEL RESET_VALUE 0x00000000
	NAV_MODE BIT[1] RW  
	MODEM_MODE BIT[0] RW  

MSS_SILVER_CLK_HW_CTRL ADDRESS 0x11F0 RW
MSS_SILVER_CLK_HW_CTRL RESET_VALUE 0x00000000
	MSS_SILVER_CLK_EN_HW_CTRL BIT[0] RW  

MSS_DAC_CLK_CFG ADDRESS 0x11F4 RW
MSS_DAC_CLK_CFG RESET_VALUE 0x00000000
	FCAL_CLK_EN BIT[20] RW  
	DAC0_CLK_EN BIT[18] RW  
	EXT_DAC_CLK_EN BIT[16] RW  
	EXT_FCAL_EN BIT[15] RW  
	XO_FCAL_EN BIT[14] RW  
	XO_CLK_SEL BIT[13] RW  
	DAC0_DIV_PGM BIT[5:2] RW  
	PLL1_EN BIT[0] RW  

MSS_CLK_XO_GATE_CFG ADDRESS 0x11F8 RW
MSS_CLK_XO_GATE_CFG RESET_VALUE 0x00000001
	CLK_XO_GATE_CFG BIT[0] RW  

MSS_FAST_CHARGE_PULSE_CTRL ADDRESS 0x11FC RW
MSS_FAST_CHARGE_PULSE_CTRL RESET_VALUE 0x00000000
	FAST_CHARGE_PULSE_CTRL BIT[7:0] RW  

MSS_DACC_FAST_CHARGE_PULSE_GEN ADDRESS 0x1200 W
MSS_DACC_FAST_CHARGE_PULSE_GEN RESET_VALUE 0x00000000
	DACC_FAST_CHARGE_PULSE_GEN BIT[0] W  

MSS_TXAGC_FAST_CHARGE_PULSE_GEN ADDRESS 0x1204 W
MSS_TXAGC_FAST_CHARGE_PULSE_GEN RESET_VALUE 0x00000000
	TXAGC_FAST_CHARGE_PULSE_GEN BIT[0] W  

MSS_MODEM_AXI_BCR ADDRESS 0x1208 RW
MSS_MODEM_AXI_BCR RESET_VALUE 0x80000001
	BUS_MODEM_AXI_SM_ARES_IN BIT[31] R  
	BLK_ARES BIT[0] RW  

MSS_MODEM_AXI_CBCR ADDRESS 0x120C RW
MSS_MODEM_AXI_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_NAV_AXI_CBCR ADDRESS 0x1210 RW
MSS_NAV_AXI_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_BIT_COXM_MND_CMD_RCGR ADDRESS 0x1214 RW
MSS_BIT_COXM_MND_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R  
		CLOCK_ON VALUE 0x0
		CLOCK_OFF VALUE 0x1
	ROOT_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0] RW  

MSS_BIT_COXM_MND_CFG_RCGR ADDRESS 0x1218 RW
MSS_BIT_COXM_MND_CFG_RCGR RESET_VALUE 0x00000001
	MODE BIT[13:12] RW  
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

MSS_BIT_COXM_MND_M ADDRESS 0x121C RW
MSS_BIT_COXM_MND_M RESET_VALUE 0x00000000
	M_VALUE BIT[15:0] RW  

MSS_BIT_COXM_MND_N ADDRESS 0x1220 RW
MSS_BIT_COXM_MND_N RESET_VALUE 0x00000000
	N_VALUE BIT[15:0] RW  

MSS_BIT_COXM_MND_D ADDRESS 0x1224 RW
MSS_BIT_COXM_MND_D RESET_VALUE 0x00000000
	D_VALUE BIT[15:0] RW  

MSS_ALT_RESET_Q6SS ADDRESS 0x1228 RW
MSS_ALT_RESET_Q6SS RESET_VALUE 0x00000000
	EN BIT[0] RW  

MSS_BIT_COXM_CBCR ADDRESS 0x122C RW
MSS_BIT_COXM_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_BUS_COXM_CBCR ADDRESS 0x1230 RW
MSS_BUS_COXM_CBCR RESET_VALUE 0x80000FF0
	CLKOFF BIT[31] R  
	FORCE_MEM_CORE_ON BIT[14] RW  
	FORCE_MEM_PERIPH_ON BIT[13] RW  
	FORCE_MEM_PERIPH_OFF BIT[12] RW  
	WAKEUP BIT[11:8] RW  
	SLEEP BIT[7:4] RW  
	CLKEN BIT[0] RW  

MSS_COXM_BCR ADDRESS 0x1234 RW
MSS_COXM_BCR RESET_VALUE 0x80000001
	BUS_COXM_SM_ARES_IN BIT[31] R  
	BLK_ARES BIT[0] RW  

MSS_RFFE_BCR ADDRESS 0x1240 RW
MSS_RFFE_BCR RESET_VALUE 0x80000001
	RFFE_SM_ARES_IN BIT[31] R  
	BLK_ARES BIT[0] RW  

MSS_TWO_XO_RFFE_CBCR ADDRESS 0x1244 RW
MSS_TWO_XO_RFFE_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_ONE_XO_RFFE_CBCR ADDRESS 0x1248 RW
MSS_ONE_XO_RFFE_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_HALF_XO_RFFE_CBCR ADDRESS 0x124C RW
MSS_HALF_XO_RFFE_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31] R  
	CLKEN BIT[0] RW  

MSS_ADC_CMD_RCGR ADDRESS 0x1250 RW
MSS_ADC_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31] R  
	ROOT_EN BIT[1] RW  
	UPDATE BIT[0] RW  

MSS_ADC_CFG_RCGR ADDRESS 0x1254 RW
MSS_ADC_CFG_RCGR RESET_VALUE 0x00000001
	SRC_SEL BIT[10:8] RW  
	SRC_DIV BIT[4:0] RW  

MSS_TCSR_ACC_SEL ADDRESS 0xF000 RW
MSS_TCSR_ACC_SEL RESET_VALUE 0x00000001
	ACC_MEM_SEL BIT[1:0] RW  
		SVS_MODE VALUE 0x0
		NORMAL_MODE VALUE 0x1
		UNDEFINED_NOT_TO_USE VALUE 0x2
		TURBO_MODE VALUE 0x3

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_UIM0_UART_DM (level 2)
----------------------------------------------------------------------------------------
mss_uim0_uart_dm MODULE OFFSET=MSS_TOP+0x00190000 MAX=MSS_TOP+0x001901BF APRE=MSS_UIM0_ SPRE=MSS_UIM0_

UART_DM_MR1 ADDRESS 0x0000 RW NO_CSR_TEST
UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8] RW  
	RX_RDY_CTL BIT[7] RW  
	CTS_CTL BIT[6] RW  
	AUTO_RFR_LEVEL0 BIT[5:0] RW  

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10] RW  
	RX_ERROR_CHAR_OFF BIT[9] RW  
	RX_BREAK_ZERO_CHAR_OFF BIT[8] RW  
	LOOPBACK BIT[7] RW  
	ERROR_MODE BIT[6] RW  
	BITS_PER_CHAR BIT[5:4] RW  
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2] RW  
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0] RW  
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW NO_CSR_TEST
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0] RW  

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW NO_CSR_TEST
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0] RW  

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW NO_CSR_TEST
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0] RW  

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7] RW  
	SAMPLE_DATA BIT[6] RW  
	STALE_TIMEOUT_LSB BIT[4:0] RW  

UART_DM_TFWR ADDRESS 0x001C RW NO_CSR_TEST
UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0] RW  

UART_DM_RFWR ADDRESS 0x0020 RW NO_CSR_TEST
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0] RW  

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0] RW  

UART_DM_DMRX ADDRESS 0x0034 RW NO_CSR_TEST
UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0] RW  

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW NO_CSR_TEST
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0] RW  

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5] RW  
	TX_SC_ENABLE BIT[4] RW  
	RX_BAM_ENABLE BIT[3] RW  
	TX_BAM_ENABLE BIT[2] RW  

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0] RW  

UART_DM_BADR ADDRESS 0x0044 RW NO_CSR_TEST
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2] RW  

UART_DM_TESTSL ADDRESS 0x0048 RW NO_DOC
UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4] RW  
	TEST_SEL BIT[3:0] RW  

UART_DM_TXFS ADDRESS 0x004C R NO_CSR_TEST
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14] R  
	TX_ASYNC_FIFO_STATE BIT[13:10] R  
	TX_BUFFER_STATE BIT[9:7] R  
	TX_FIFO_STATE_LSB BIT[6:0] R  

UART_DM_RXFS ADDRESS 0x0050 R NO_CSR_TEST
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14] R  
	RX_ASYNC_FIFO_STATE BIT[13:10] R  
	RX_BUFFER_STATE BIT[9:7] R  
	RX_FIFO_STATE_LSB BIT[6:0] R  

UART_DM_MISR_MODE ADDRESS 0x0060 RW NO_CSR_TEST
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
	MODE BIT[1:0] RW  
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W NO_CSR_TEST
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0] W  

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW NO_CSR_TEST
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
	EXPORT BIT[0] RW  

UART_DM_MISR_VAL ADDRESS 0x006C R NO_CSR_TEST
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
	VAL BIT[9:0] R  

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW NO_CSR_TEST
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW NO_CSR_TEST
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW NO_CSR_TEST
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW NO_CSR_TEST
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0] RW  

UART_DM_SIM_CFG ADDRESS 0x0080 RW NO_CSR_TEST
UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17] RW  
	UIM_RX_MODE BIT[16] RW  
	SIM_STOP_BIT_LEN BIT[15:8] RW  
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7] RW  
	SIM_CLK_TD8_SEL BIT[6] RW  
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3] RW  
	SWAP_D BIT[2] RW  
	INV_D BIT[1] RW  
	SIM_SEL BIT[0] RW  

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW NO_DOC NO_CSR_TEST
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0] RW  

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W NO_DOC NO_CSR_TEST
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0] W  

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW NO_DOC NO_CSR_TEST
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0] RW  

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R NO_DOC NO_CSR_TEST
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0] R  

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4] RW  
	UART_TX_CLK_SEL BIT[3:0] RW  

UART_DM_SR ADDRESS 0x00A4 R NO_CSR_TEST
UART_DM_SR RESET_VALUE 0x0000XXXX
	COMMAND_IN_PROGRESS BIT[12] R  
	TRANS_END_TRIGGER BIT[11:10] R  
	TRANS_ACTIVE BIT[9] R  
	RX_BREAK_START_LAST BIT[8] R  
	HUNT_CHAR BIT[7] R  
	RX_BREAK BIT[6] R  
	PAR_FRAME_ERR BIT[5] R  
	UART_OVERRUN BIT[4] R  
	TXEMT BIT[3] R  
	TXRDY BIT[2] R  
	RXFULL BIT[1] R  
	RXRDY BIT[0] R  

UART_DM_CR ADDRESS 0x00A8 RW NO_CSR_TEST
UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11] RW  
	GENERAL_COMMAND BIT[10:8] RW  
	CHANNEL_COMMAND_LSB BIT[7:4] RW  
	UART_TX_DISABLE BIT[3] RW  
	UART_TX_EN BIT[2] RW  
	UART_RX_DISABLE BIT[1] RW  
	UART_RX_EN BIT[0] RW  

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[17:0] R  

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
	NO_FINISH_CMD_VIOL BIT[17] RW  
	WWT_IRQ BIT[16] RW  
	TXCOMP_IRQ BIT[15] RW  
	RX_RD_ERROR_IRQ BIT[14] RW  
	TX_WR_ERROR_IRQ BIT[13] RW  
	PAR_FRAME_ERR_IRQ BIT[12] RW  
	RXBREAK_END BIT[11] RW  
	RXBREAK_START BIT[10] RW  
	TX_DONE BIT[9] RW  
	TX_ERROR BIT[8] RW  
	TX_READY BIT[7] RW  
	CURRENT_CTS BIT[6] RW  
	DELTA_CTS BIT[5] RW  
	RXLEV BIT[4] RW  
	RXSTALE BIT[3] RW  
	RXBREAK_CHANGE BIT[2] RW  
	RXHUNT BIT[1] RW  
	TXLEV BIT[0] RW  

UART_DM_ISR ADDRESS 0x00B4 R NO_CSR_TEST
UART_DM_ISR RESET_VALUE 0x000XXXXX
	NO_FINISH_CMD_VIOL BIT[17] R  
	WWT_IRQ BIT[16] R  
	TXCOMP_IRQ BIT[15] R  
	RX_RD_ERROR_IRQ BIT[14] R  
	TX_WR_ERROR_IRQ BIT[13] R  
	PAR_FRAME_ERR_IRQ BIT[12] R  
	RXBREAK_END BIT[11] R  
	RXBREAK_START BIT[10] R  
	TX_DONE BIT[9] R  
	TX_ERROR BIT[8] R  
	TX_READY BIT[7] R  
	CURRENT_CTS BIT[6] R  
	DELTA_CTS BIT[5] R  
	RXLEV BIT[4] R  
	RXSTALE BIT[3] R  
	RXBREAK_CHANGE BIT[2] R  
	RXHUNT BIT[1] R  
	TXLEV BIT[0] R  

UART_DM_IRDA ADDRESS 0x00B8 RW NO_CSR_TEST
UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4] RW  
	IRDA_LOOPBACK BIT[3] RW  
	INVERT_IRDA_TX BIT[2] RW  
	INVERT_IRDA_RX BIT[1] RW  
	IRDA_EN BIT[0] RW  

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0] R  

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_CYCLE_REENABLE BIT[25] RW  
	WWT_TIMEOUT BIT[24:0] RW  

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23] RW  
	UART_SIM_CLK_CGC_OPEN BIT[22] RW  
	UART_RX_CLK_CGC_OPEN BIT[21] RW  
	UART_TX_CLK_CGC_OPEN BIT[20] RW  
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14] RW  
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13] RW  
	AHB_RX_CLK_CGC_OPEN BIT[10] RW  
	AHB_TX_CLK_CGC_OPEN BIT[9] RW  
	AHB_WR_CLK_CGC_OPEN BIT[8] RW  
	RX_ENABLE_CGC_OPT BIT[5] RW  
	TX_ENABLE_CGC_OPT BIT[4] RW  
	AHB_CLK_CGC_CLOSE BIT[0] RW  

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
	IGNORE_CR_PROT_VIOL BIT[6] RW  
	RX_DMRX_1BYTE_RES_EN BIT[5] RW  
	RX_STALE_IRQ_DMRX_EQUAL BIT[4] RW  
	RX_DMRX_LOW_EN BIT[2] RW  
	STALE_IRQ_EMPTY BIT[1] RW  
	TX_BREAK_DISABLE BIT[0] RW  

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2] RW  
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1] RW  
	RX_STALE_AUTO_RE_EN BIT[0] RW  

UART_DM_DMRX_DBG ADDRESS 0x00D0 R NO_DOC
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0] R  

UART_DM_FSM_STATUS ADDRESS 0x00D4 R NO_CSR_TEST
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28] R  
	RX_PACK_FSM BIT[26:24] R  
	RX_TRANS_FSM BIT[21:20] R  
	TX_TRANS_FSM BIT[18:16] R  
	RX_PRO_TRANS_END_FSM BIT[14:12] R  
	RX_PRO_ACTIVE_FSM BIT[10:8] R  
	TX_CON_TRANS_END_FSM BIT[6:4] R  
	RX_TRANSFER_ACTIVE BIT[0] R  

UART_DM_HW_VERSION ADDRESS 0x00D8 R NO_CSR_TEST
UART_DM_HW_VERSION RESET_VALUE 0x10040002
	HW_VERSION_MAJOR BIT[31:28] R  
	HW_VERSION_MINOR BIT[27:16] R  
	HW_VERSION_STEP BIT[15:0] R  

UART_DM_GENERICS ADDRESS 0x00DC R NO_CSR_TEST
UART_DM_GENERICS RESET_VALUE 0x00000000
	GENERIC_BAM_IFC BIT[7] R  
	GENERIC_DM_IFC BIT[6] R  
	GENERIC_IRDA_IFC BIT[5] R  
	GENERIC_SIM_GLUE BIT[4] R  
	GENERIC_RAM_ADDR_WIDTH BIT[3:0] R  

UART_DM_ISR_CLR ADDRESS 0x00E0 W
UART_DM_ISR_CLR RESET_VALUE 0x000X0000
	NO_FINISH_CMD_VIOL BIT[17] W  

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_RF ADDRESS 0x0140 R NO_CSR_TEST
UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_2 ADDRESS 0x0144 R NO_CSR_TEST
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_3 ADDRESS 0x0148 R NO_CSR_TEST
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_4 ADDRESS 0x014C R NO_CSR_TEST
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_5 ADDRESS 0x0150 R NO_CSR_TEST
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_6 ADDRESS 0x0154 R NO_CSR_TEST
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_7 ADDRESS 0x0158 R NO_CSR_TEST
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_8 ADDRESS 0x015C R NO_CSR_TEST
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_9 ADDRESS 0x0160 R NO_CSR_TEST
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_10 ADDRESS 0x0164 R NO_CSR_TEST
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_11 ADDRESS 0x0168 R NO_CSR_TEST
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_12 ADDRESS 0x016C R NO_CSR_TEST
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_13 ADDRESS 0x0170 R NO_CSR_TEST
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_14 ADDRESS 0x0174 R NO_CSR_TEST
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_15 ADDRESS 0x0178 R NO_CSR_TEST
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_16 ADDRESS 0x017C R NO_CSR_TEST
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_UIM_CFG ADDRESS 0x0180 RW NO_CSR_TEST
UART_DM_UIM_CFG RESET_VALUE 0x00001703
	BATT_ALARM_QUICK_DROP_EN BIT[15] RW  
	TESTBUS_EN BIT[14] RW  
	SW_RESET BIT[13] RW  
	MODE18 BIT[12] RW  
	PMIC_ALARM_EN BIT[10] RW  
	BATT_ALARM_TRIGGER_EN BIT[9] RW  
	UIM_RMV_TRIGGER_EN BIT[8] RW  
	UIM_CARD_EVENTS_ENABLE BIT[6] RW  
	UIM_PRESENT_POLARITY BIT[5] RW  
	EVENT_DEBOUNCE_TIME BIT[4:0] RW  

UART_DM_UIM_CMD ADDRESS 0x0184 W NO_CSR_TEST
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1] W  
	INITIATE_HW_DEACTIVATION BIT[0] W  

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R NO_CSR_TEST
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
	UIM_IO_WRITE_IN_PROGRESS BIT[2] R  
	UIM_DEACTIVATION_STATUS BIT[1] R  
	CARD_PRESENCE BIT[0] R  

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] R  
	HW_SEQUENCE_FINISH BIT[3] R  
	BATT_ALARM BIT[2] R  
	UIM_CARD_INSERTION BIT[1] R  
	UIM_CARD_REMOVAL BIT[0] R  

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] R  
	HW_SEQUENCE_FINISH BIT[3] R  
	BATT_ALARM BIT[2] R  
	UIM_CARD_INSERTION BIT[1] R  
	UIM_CARD_REMOVAL BIT[0] R  

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] RW  
	HW_SEQUENCE_FINISH BIT[3] RW  
	BATT_ALARM BIT[2] RW  
	UIM_CARD_INSERTION BIT[1] RW  
	UIM_CARD_REMOVAL BIT[0] RW  

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_CXM_UART_DM (level 2)
----------------------------------------------------------------------------------------
mss_cxm_uart_dm MODULE OFFSET=MSS_TOP+0x001A0000 MAX=MSS_TOP+0x001A01FF APRE=MSS_ SPRE=MSS_

CXM_UART_DM_MR1 ADDRESS 0x0000 RW NO_CSR_TEST
CXM_UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8] RW  
	RX_RDY_CTL BIT[7] RW  
	CTS_CTL BIT[6] RW  
	AUTO_RFR_LEVEL0 BIT[5:0] RW  

CXM_UART_DM_MR2 ADDRESS 0x0004 RW
CXM_UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10] RW  
	RX_ERROR_CHAR_OFF BIT[9] RW  
	RX_BREAK_ZERO_CHAR_OFF BIT[8] RW  
	LOOPBACK BIT[7] RW  
	ERROR_MODE BIT[6] RW  
	BITS_PER_CHAR BIT[5:4] RW  
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2] RW  
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0] RW  
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

CXM_UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW NO_CSR_TEST
CXM_UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0] RW  

CXM_UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW NO_CSR_TEST
CXM_UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0] RW  

CXM_UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW NO_CSR_TEST
CXM_UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0] RW  

CXM_UART_DM_IPR ADDRESS 0x0018 RW
CXM_UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7] RW  
	SAMPLE_DATA BIT[6] RW  
	STALE_TIMEOUT_LSB BIT[4:0] RW  

CXM_UART_DM_TFWR ADDRESS 0x001C RW NO_CSR_TEST
CXM_UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0] RW  

CXM_UART_DM_RFWR ADDRESS 0x0020 RW NO_CSR_TEST
CXM_UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0] RW  

CXM_UART_DM_HCR ADDRESS 0x0024 RW
CXM_UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0] RW  

CXM_UART_DM_DMRX ADDRESS 0x0034 RW NO_CSR_TEST
CXM_UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0] RW  

CXM_UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW NO_CSR_TEST
CXM_UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0] RW  

CXM_UART_DM_DMEN ADDRESS 0x003C RW
CXM_UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5] RW  
	TX_SC_ENABLE BIT[4] RW  
	RX_BAM_ENABLE BIT[3] RW  
	TX_BAM_ENABLE BIT[2] RW  

CXM_UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
CXM_UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0] RW  

CXM_UART_DM_BADR ADDRESS 0x0044 RW NO_CSR_TEST
CXM_UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2] RW  

CXM_UART_DM_TESTSL ADDRESS 0x0048 RW
CXM_UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4] RW  
	TEST_SEL BIT[3:0] RW  

CXM_UART_DM_TXFS ADDRESS 0x004C R NO_CSR_TEST
CXM_UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14] R  
	TX_ASYNC_FIFO_STATE BIT[13:10] R  
	TX_BUFFER_STATE BIT[9:7] R  
	TX_FIFO_STATE_LSB BIT[6:0] R  

CXM_UART_DM_RXFS ADDRESS 0x0050 R NO_CSR_TEST
CXM_UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14] R  
	RX_ASYNC_FIFO_STATE BIT[13:10] R  
	RX_BUFFER_STATE BIT[9:7] R  
	RX_FIFO_STATE_LSB BIT[6:0] R  

CXM_UART_DM_MISR_MODE ADDRESS 0x0060 RW NO_CSR_TEST
CXM_UART_DM_MISR_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0] RW  
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

CXM_UART_DM_MISR_RESET ADDRESS 0x0064 W NO_CSR_TEST
CXM_UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0] W  

CXM_UART_DM_MISR_EXPORT ADDRESS 0x0068 RW NO_CSR_TEST
CXM_UART_DM_MISR_EXPORT RESET_VALUE 0x00000000
	EXPORT BIT[0] RW  

CXM_UART_DM_MISR_VAL ADDRESS 0x006C R NO_CSR_TEST
CXM_UART_DM_MISR_VAL RESET_VALUE 0x00000000
	VAL BIT[9:0] R  

CXM_UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW NO_CSR_TEST
CXM_UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0] RW  

CXM_UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW NO_CSR_TEST
CXM_UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0] RW  

CXM_UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW NO_CSR_TEST
CXM_UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0] RW  

CXM_UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW NO_CSR_TEST
CXM_UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0] RW  

CXM_UART_DM_SIM_CFG ADDRESS 0x0080 RW NO_CSR_TEST
CXM_UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17] RW  
	UIM_RX_MODE BIT[16] RW  
	SIM_STOP_BIT_LEN BIT[15:8] RW  
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7] RW  
	SIM_CLK_TD8_SEL BIT[6] RW  
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3] RW  
	SWAP_D BIT[2] RW  
	INV_D BIT[1] RW  
	SIM_SEL BIT[0] RW  

CXM_UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW NO_CSR_TEST
CXM_UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0] RW  

CXM_UART_DM_TEST_WR_DATA ADDRESS 0x0088 W NO_CSR_TEST
CXM_UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0] W  

CXM_UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW NO_CSR_TEST
CXM_UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0] RW  

CXM_UART_DM_TEST_RD_DATA ADDRESS 0x0090 R NO_CSR_TEST
CXM_UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0] R  

CXM_UART_DM_CSR ADDRESS 0x00A0 RW
CXM_UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4] RW  
	UART_TX_CLK_SEL BIT[3:0] RW  

CXM_UART_DM_SR ADDRESS 0x00A4 R NO_CSR_TEST
CXM_UART_DM_SR RESET_VALUE 0x0000000C
	TRANS_END_TRIGGER BIT[11:10] R  
	TRANS_ACTIVE BIT[9] R  
	RX_BREAK_START_LAST BIT[8] R  
	HUNT_CHAR BIT[7] R  
	RX_BREAK BIT[6] R  
	PAR_FRAME_ERR BIT[5] R  
	UART_OVERRUN BIT[4] R  
	TXEMT BIT[3] R  
	TXRDY BIT[2] R  
	RXFULL BIT[1] R  
	RXRDY BIT[0] R  

CXM_UART_DM_CR ADDRESS 0x00A8 RW NO_CSR_TEST
CXM_UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11] RW  
	GENERAL_COMMAND BIT[10:8] RW  
	CHANNEL_COMMAND_LSB BIT[7:4] RW  
	UART_TX_DISABLE BIT[3] RW  
	UART_TX_EN BIT[2] RW  
	UART_RX_DISABLE BIT[1] RW  
	UART_RX_EN BIT[0] RW  

CXM_UART_DM_MISR ADDRESS 0x00AC R
CXM_UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[12:0] R  

CXM_UART_DM_IMR ADDRESS 0x00B0 RW
CXM_UART_DM_IMR RESET_VALUE 0x00000000
	WWT_IRQ BIT[16] RW  
	TXCOMP_IRQ BIT[15] RW  
	RX_RD_ERROR_IRQ BIT[14] RW  
	TX_WR_ERROR_IRQ BIT[13] RW  
	PAR_FRAME_ERR_IRQ BIT[12] RW  
	RXBREAK_END BIT[11] RW  
	RXBREAK_START BIT[10] RW  
	TX_READY BIT[7] RW  
	CURRENT_CTS BIT[6] RW  
	DELTA_CTS BIT[5] RW  
	RXLEV BIT[4] RW  
	RXSTALE BIT[3] RW  
	RXBREAK_CHANGE BIT[2] RW  
	RXHUNT BIT[1] RW  
	TXLEV BIT[0] RW  

CXM_UART_DM_ISR ADDRESS 0x00B4 R NO_CSR_TEST
CXM_UART_DM_ISR RESET_VALUE 0x00000021
	WWT_IRQ BIT[16] R  
	TXCOMP_IRQ BIT[15] R  
	RX_RD_ERROR_IRQ BIT[14] R  
	TX_WR_ERROR_IRQ BIT[13] R  
	PAR_FRAME_ERR_IRQ BIT[12] R  
	RXBREAK_END BIT[11] R  
	RXBREAK_START BIT[10] R  
	TX_DONE BIT[9] R  
	TX_ERROR BIT[8] R  
	TX_READY BIT[7] R  
	CURRENT_CTS BIT[6] R  
	DELTA_CTS BIT[5] R  
	RXLEV BIT[4] R  
	RXSTALE BIT[3] R  
	RXBREAK BIT[2] R  
	RXHUNT BIT[1] R  
	TXLEV BIT[0] R  

CXM_UART_DM_IRDA ADDRESS 0x00B8 RW NO_CSR_TEST
CXM_UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4] RW  
	IRDA_LOOPBACK BIT[3] RW  
	INVERT_IRDA_TX BIT[2] RW  
	INVERT_IRDA_RX BIT[1] RW  
	IRDA_EN BIT[0] RW  

CXM_UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
CXM_UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0] R  

CXM_UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
CXM_UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_TIMEOUT BIT[24:0] RW  

CXM_UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
CXM_UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23] RW  
	UART_SIM_CLK_CGC_OPEN BIT[22] RW  
	UART_RX_CLK_CGC_OPEN BIT[21] RW  
	UART_TX_CLK_CGC_OPEN BIT[20] RW  
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14] RW  
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13] RW  
	AHB_RX_CLK_CGC_OPEN BIT[10] RW  
	AHB_TX_CLK_CGC_OPEN BIT[9] RW  
	AHB_WR_CLK_CGC_OPEN BIT[8] RW  
	RX_ENABLE_CGC_OPT BIT[5] RW  
	TX_ENABLE_CGC_OPT BIT[4] RW  
	AHB_CLK_CGC_CLOSE BIT[0] RW  

CXM_UART_DM_BCR ADDRESS 0x00C8 RW
CXM_UART_DM_BCR RESET_VALUE 0x00000000
	RX_DMRX_1BYTE_RES_EN BIT[5] RW  
	RX_STALE_IRQ_DMRX_EQUAL BIT[4] RW  
	RX_DMRX_LOW_EN BIT[2] RW  
	STALE_IRQ_EMPTY BIT[1] RW  
	TX_BREAK_DISABLE BIT[0] RW  

CXM_UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
CXM_UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2] RW  
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1] RW  
	RX_STALE_AUTO_RE_EN BIT[0] RW  

CXM_UART_DM_DMRX_DBG ADDRESS 0x00D0 R
CXM_UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0] R  

CXM_UART_DM_FSM_STATUS ADDRESS 0x00D4 R NO_CSR_TEST
CXM_UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28] R  
	RX_PACK_FSM BIT[26:24] R  
	RX_TRANS_FSM BIT[21:20] R  
	TX_TRANS_FSM BIT[18:16] R  
	RX_PRO_TRANS_END_FSM BIT[14:12] R  
	RX_PRO_ACTIVE_FSM BIT[10:8] R  
	TX_CON_TRANS_END_FSM BIT[6:4] R  
	RX_TRANSFER_ACTIVE BIT[0] R  

CXM_UART_DM_HW_VERSION ADDRESS 0x00D8 R NO_CSR_TEST
CXM_UART_DM_HW_VERSION RESET_VALUE 0x10030000
	HW_VERSION_MAJOR BIT[31:28] R  
	HW_VERSION_MINOR BIT[27:16] R  
	HW_VERSION_STEP BIT[15:0] R  

CXM_UART_DM_GENERICS ADDRESS 0x00DC R NO_CSR_TEST
CXM_UART_DM_GENERICS RESET_VALUE 0x00000007
	GENERIC_BAM_IFC BIT[7] R  
	GENERIC_DM_IFC BIT[6] R  
	GENERIC_IRDA_IFC BIT[5] R  
	GENERIC_SIM_GLUE BIT[4] R  
	GENERIC_RAM_ADDR_WIDTH BIT[3:0] R  

CXM_UART_DM_TF ADDRESS 0x0100 W
CXM_UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_2 ADDRESS 0x0104 W
CXM_UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_3 ADDRESS 0x0108 W
CXM_UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_4 ADDRESS 0x010C W
CXM_UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_5 ADDRESS 0x0110 W
CXM_UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_6 ADDRESS 0x0114 W
CXM_UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_7 ADDRESS 0x0118 W
CXM_UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_8 ADDRESS 0x011C W
CXM_UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_9 ADDRESS 0x0120 W
CXM_UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_10 ADDRESS 0x0124 W
CXM_UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_11 ADDRESS 0x0128 W
CXM_UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_12 ADDRESS 0x012C W
CXM_UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_13 ADDRESS 0x0130 W
CXM_UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_14 ADDRESS 0x0134 W
CXM_UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_15 ADDRESS 0x0138 W
CXM_UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_TF_16 ADDRESS 0x013C W
CXM_UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

CXM_UART_DM_RF ADDRESS 0x0140 R NO_CSR_TEST
CXM_UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_2 ADDRESS 0x0144 R NO_CSR_TEST
CXM_UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_3 ADDRESS 0x0148 R NO_CSR_TEST
CXM_UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_4 ADDRESS 0x014C R NO_CSR_TEST
CXM_UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_5 ADDRESS 0x0150 R NO_CSR_TEST
CXM_UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_6 ADDRESS 0x0154 R NO_CSR_TEST
CXM_UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_7 ADDRESS 0x0158 R NO_CSR_TEST
CXM_UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_8 ADDRESS 0x015C R NO_CSR_TEST
CXM_UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_9 ADDRESS 0x0160 R NO_CSR_TEST
CXM_UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_10 ADDRESS 0x0164 R NO_CSR_TEST
CXM_UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_11 ADDRESS 0x0168 R NO_CSR_TEST
CXM_UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_12 ADDRESS 0x016C R NO_CSR_TEST
CXM_UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_13 ADDRESS 0x0170 R NO_CSR_TEST
CXM_UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_14 ADDRESS 0x0174 R NO_CSR_TEST
CXM_UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_15 ADDRESS 0x0178 R NO_CSR_TEST
CXM_UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_RF_16 ADDRESS 0x017C R NO_CSR_TEST
CXM_UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

CXM_UART_DM_UIM_CFG ADDRESS 0x0180 RW NO_CSR_TEST
CXM_UART_DM_UIM_CFG RESET_VALUE 0x00000000
	BATT_ALARM_QUICK_DROP_EN BIT[15] RW  
	TESTBUS_EN BIT[14] RW  
	SW_RESET BIT[13] RW  
	MODE18 BIT[12] RW  
	PMIC_ALARM_EN BIT[10] RW  
	BATT_ALARM_TRIGGER_EN BIT[9] RW  
	UIM_RMV_TRIGGER_EN BIT[8] RW  
	UIM_CARD_EVENTS_ENABLE BIT[6] RW  
	UIM_PRESENT_POLARITY BIT[5] RW  
	EVENT_DEBOUNCE_TIME BIT[4:0] RW  

CXM_UART_DM_UIM_CMD ADDRESS 0x0184 W NO_CSR_TEST
CXM_UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1] W  
	INITIATE_HW_DEACTIVATION BIT[0] W  

CXM_UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R NO_CSR_TEST
CXM_UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000000
	UIM_IO_WRITE_IN_PROGRESS BIT[2] R  
	UIM_DEACTIVATION_STATUS BIT[1] R  
	CARD_PRESENCE BIT[0] R  

CXM_UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
CXM_UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] R  
	HW_SEQUENCE_FINISH BIT[3] R  
	BATT_ALARM BIT[2] R  
	UIM_CARD_INSERTION BIT[1] R  
	UIM_CARD_REMOVAL BIT[0] R  

CXM_UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
CXM_UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] R  
	HW_SEQUENCE_FINISH BIT[3] R  
	BATT_ALARM BIT[2] R  
	UIM_CARD_INSERTION BIT[1] R  
	UIM_CARD_REMOVAL BIT[0] R  

CXM_UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
CXM_UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

CXM_UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW NO_CSR_TEST
CXM_UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] RW  
	HW_SEQUENCE_FINISH BIT[3] RW  
	BATT_ALARM BIT[2] RW  
	UIM_CARD_INSERTION BIT[1] RW  
	UIM_CARD_REMOVAL BIT[0] RW  

CXM_UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
CXM_UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

CXM_UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
CXM_UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

CXM_CONFIG ADDRESS 0x01A4 RW
CXM_CONFIG RESET_VALUE 0x00000000
	IRQ_RX_WCI2_TYPE2_MISALIGN_MASK BIT[12] RW  
	IRQ_WCN_PRIORITY_MASK BIT[11] RW  
	IRQ_RX_WCI2_MSG_MASK BIT[10:3] RW  
	TYPE2_OPT_MODE BIT[2] RW  
	BYPASS_CXM BIT[1] RW  
	TWO_WIRE_MODE BIT[0] RW  

CXM_TX_CONFIG ADDRESS 0x01A8 RW
CXM_TX_CONFIG RESET_VALUE 0x00000000
	SAM BIT[2:1] RW  
	TYPE0_WAKEUP_CLEAR BIT[0] RW  

CXM_RX_STAT ADDRESS 0x01AC RW
CXM_RX_STAT RESET_VALUE 0x00000000
	RX_WCI2_TYPE2_MISALIGN_STAT BIT[9] RW  
	RX_WCI2_MSG_TYPE_STAT BIT[8:1] RW  
	WLAN_TX_STICKY BIT[0] RW  

CXM_DBG_STAT ADDRESS 0x01B0 R
CXM_DBG_STAT RESET_VALUE 0x00000000
	RX_TYPE2_FSM_NXT_ST BIT[10] R  
	RX_TYPE2_FSM_ST BIT[9] R  
	TX_TYPE2_FSM_NXT_ST BIT[8] R  
	TX_TYPE2_FSM_ST BIT[7] R  
	BT_TX_ACT_LST_SFRM BIT[6] R  
	BT_TX_S_WAN BIT[5] R  
	BT_TX_REG BIT[4] R  
	WLAN_TX_ACT_LST_SFRM BIT[2] R  
	WLAN_TX_S_WAN BIT[1] R  
	WLAN_TX_REG BIT[0] R  

CXM_DIR_UART_TR ADDRESS 0x01B4 RW
CXM_DIR_UART_TR RESET_VALUE 0x00000000
	IRQ_DIR_UART_MASK BIT[16] RW  
	DIR_UART_CONT BIT[15:8] RW  
	DIR_UART_TRIG BIT[0] RW  

CXM_TYP0_RESP_TOUT_DUR ADDRESS 0x01B8 RW
CXM_TYP0_RESP_TOUT_DUR RESET_VALUE 0xFFFFFFFF
	CXM_TYP0_RESP_TOUT_DUR BIT[31:0] RW  

CXM_TYP0_RESP_STAT ADDRESS 0x01BC RW
CXM_TYP0_RESP_STAT RESET_VALUE 0x00000000
	CXM_TYP0_RESP_TOUT_EXP BIT[1] RW  
	TYP0_B4_TOUT_STAT BIT[0] RW  

CXM_WCN_PRIORITY_REG_STAT ADDRESS 0x01C0 R
CXM_WCN_PRIORITY_REG_STAT RESET_VALUE 0x00000000
	WLAN_PRIORITY_REG_SYNC BIT[1] R  
	BT_PRIORITY_REG_SYNC BIT[0] R  

CXM_RX_WCI2_MSG_TYPE0_CONTENT ADDRESS 0x01C4 R
CXM_RX_WCI2_MSG_TYPE0_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0] R  

CXM_RX_WCI2_MSG_TYPE1_CONTENT ADDRESS 0x01C8 R
CXM_RX_WCI2_MSG_TYPE1_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0] R  

CXM_RX_WCI2_MSG_TYPE2_CONTENT ADDRESS 0x01CC R
CXM_RX_WCI2_MSG_TYPE2_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0] R  

CXM_RX_WCI2_MSG_TYPE3_CONTENT ADDRESS 0x01D0 R
CXM_RX_WCI2_MSG_TYPE3_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0] R  

CXM_RX_WCI2_MSG_TYPE4_CONTENT ADDRESS 0x01D4 R
CXM_RX_WCI2_MSG_TYPE4_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0] R  

CXM_RX_WCI2_MSG_TYPE5_CONTENT ADDRESS 0x01D8 R
CXM_RX_WCI2_MSG_TYPE5_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0] R  

CXM_RX_WCI2_MSG_TYPE6_CONTENT ADDRESS 0x01DC R
CXM_RX_WCI2_MSG_TYPE6_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0] R  

CXM_RX_WCI2_MSG_TYPE7_CONTENT ADDRESS 0x01E0 R
CXM_RX_WCI2_MSG_TYPE7_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0] R  

CXM_SPARE_BITS ADDRESS 0x01E4 RW
CXM_SPARE_BITS RESET_VALUE 0x00000000
	SPARE_UART_RO BIT[17] R  
	SPARE_UART_RW BIT[16] RW  
	SPARE_CXM_AHB_RW BIT[15:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_CM_MANTICORE_ADC (level 2)
----------------------------------------------------------------------------------------
mss_cm_manticore_adc MODULE OFFSET=MSS_TOP+0x001A1000 MAX=MSS_TOP+0x001A10FF APRE=MSS_ SPRE=MSS_

ATOP_REG1 ADDRESS 0x0000 RW
ATOP_REG1 RESET_VALUE 0x0D6D00B7
	ATOP_REG1 BIT[31:0] RW  

ATOP_REG2 ADDRESS 0x0004 RW
ATOP_REG2 RESET_VALUE 0x4D81B07E
	ATOP_REG2 BIT[31:0] RW  

ATOP_REG3 ADDRESS 0x0008 RW
ATOP_REG3 RESET_VALUE 0x00051600
	ATOP_REG3 BIT[31:0] RW  

ATOP_REG4 ADDRESS 0x000C RW
ATOP_REG4 RESET_VALUE 0x00000000
	ATOP_REG4 BIT[31:0] RW  

DOUBLER ADDRESS 0x0010 RW
DOUBLER RESET_VALUE 0x00FFFFFF
	DOUBLER BIT[31:0] RW  

ADC_ENABLE ADDRESS 0x0014 RW
ADC_ENABLE RESET_VALUE 0x00FFFFFF
	ADC_ENABLE BIT[31:0] RW  

SLEEP_MODE ADDRESS 0x0018 RW
SLEEP_MODE RESET_VALUE 0x00FFFFFF
	SLEEP_MODE BIT[31:0] RW  

OFFSET_PRESET_Q ADDRESS 0x001C RW
OFFSET_PRESET_Q RESET_VALUE 0x00FFFFFF
	OFFSET_PRESET_Q BIT[31:0] RW  

OFFSET_PRESET_I ADDRESS 0x0020 RW
OFFSET_PRESET_I RESET_VALUE 0x00FFFFFF
	OFFSET_PRESET_I BIT[31:0] RW  

DIGITAL_CLAMP ADDRESS 0x0024 RW
DIGITAL_CLAMP RESET_VALUE 0x00FFFFFF
	DIGITAL_CLAMP BIT[31:0] RW  

EN_OUTCLK ADDRESS 0x0028 RW
EN_OUTCLK RESET_VALUE 0x00FFFFFF
	EN_OUTCLK BIT[31:0] RW  

EN_PROTECT_B ADDRESS 0x002C RW
EN_PROTECT_B RESET_VALUE 0x00FFFFFF
	EN_PROTECT_B BIT[31:0] RW  

TRIGGER_ACTUAL ADDRESS 0x0030 RW
TRIGGER_ACTUAL RESET_VALUE 0x00000000
	TRIGGER_ACTUAL BIT[31:0] RW  

DTOP_REG1 ADDRESS 0x0034 RW
DTOP_REG1 RESET_VALUE 0x004EEC73
	DTOP_REG1 BIT[31:0] RW  

DTOP_REG2 ADDRESS 0x0038 RW
DTOP_REG2 RESET_VALUE 0x00000010
	DTOP_REG2 BIT[31:0] RW  

DTOP_REG3 ADDRESS 0x003C RW
DTOP_REG3 RESET_VALUE 0x00002000
	DTOP_REG3 BIT[13:0] RW  

DTOP_REG4 ADDRESS 0x0040 RW
DTOP_REG4 RESET_VALUE 0x00002000
	DTOP_REG4 BIT[13:0] RW  

DTOP_REG5 ADDRESS 0x0044 RW
DTOP_REG5 RESET_VALUE 0x00001000
	DTOP_REG5 BIT[12:0] RW  

DTOP_REG6 ADDRESS 0x0048 RW
DTOP_REG6 RESET_VALUE 0x00001000
	DTOP_REG6 BIT[12:0] RW  

DTOP_REG7 ADDRESS 0x004C RW
DTOP_REG7 RESET_VALUE 0x00000800
	DTOP_REG7 BIT[11:0] RW  

DTOP_REG8 ADDRESS 0x0050 RW
DTOP_REG8 RESET_VALUE 0x00000800
	DTOP_REG8 BIT[11:0] RW  

DTOP_REG9 ADDRESS 0x0054 RW
DTOP_REG9 RESET_VALUE 0x00000400
	DTOP_REG9 BIT[10:0] RW  

DTOP_REG10 ADDRESS 0x0058 RW
DTOP_REG10 RESET_VALUE 0x00000400
	DTOP_REG10 BIT[10:0] RW  

DTOP_REG11 ADDRESS 0x005C RW
DTOP_REG11 RESET_VALUE 0x00000000
	DTOP_REG11 BIT[7:0] RW  

DTOP_REG12 ADDRESS 0x0060 RW
DTOP_REG12 RESET_VALUE 0x00000000
	DTOP_REG12 BIT[7:0] RW  

DTOP_REG13 ADDRESS 0x0064 R
DTOP_REG13 RESET_VALUE 0x00000000
	DTOP_REG13 BIT[31:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_CONF_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
mss_conf_bus_timeout MODULE OFFSET=MSS_TOP+0x001B0000 MAX=MSS_TOP+0x001B0FFF APRE=MSS_CONF_ SPRE=MSS_CONF_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0] RW  

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000002
	NUMSLAVES BIT[5:0] R  

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0] RW  

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0] R  

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0] W  

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0] RW  

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0] R  

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0] W  

ABT_SYND_ID ADDRESS 0x0028 R NO_CSR_TEST
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13] R  
	PID BIT[12:8] R  
	MID BIT[7:0] R  

ABT_SYND_ADDR0 ADDRESS 0x002C R NO_CSR_TEST
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0] R  

ABT_SYND_ADDR1 ADDRESS 0x0030 R NO_CSR_TEST
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0] R  

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_TXDAC_COMP (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.MSS_TOP.MSS_TXDAC_COMP' does not directly contain any register.
----------------------------------------------------------------------------------------

mss_txdac_comp MODULE OFFSET=MSS_TOP+0x001B2000 MAX=MSS_TOP+0x001B2FFF APRE= SPRE=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_TXDAC_COMP.MODEM_DTR_DAC_CALIB_0 (level 3)
----------------------------------------------------------------------------------------
modem_dtr_dac_calib_0 MODULE OFFSET=MSS_TOP+0x001B2000 MAX=MSS_TOP+0x001B23FF APRE= APOST=_0 SPRE= SPOST=_0

DAC_CALIB_CFG ADDRESS 0x0000 RW
DAC_CALIB_CFG RESET_VALUE 0x00000000
	TX_QFUSE_READY BIT[15] RW  
	FORCE_TXDAC_DATA BIT[14] RW  
	TXDAC_CALIB BIT[11] RW  
	TX_CAL_MODE BIT[7:5] RW  
	TXDAC_RESET BIT[3] RW  
	DCCAL_START BIT[2] RW  
	TX_RT_CAL_CLK_EN BIT[0] RW  

DAC_IREF_UPDATE ADDRESS 0x0004 RW
DAC_IREF_UPDATE RESET_VALUE 0x00000000
	TXDAC BIT[0] RW  

DAC_RT_FUSE_CODE ADDRESS 0x0008 RW
DAC_RT_FUSE_CODE RESET_VALUE 0x00000000
	TXDAC BIT[7:0] RW  

TXDAC_CONFIG0 ADDRESS 0x000C RW
TXDAC_CONFIG0 RESET_VALUE 0x00000000
	CONFIG0 BIT[31:0] RW  

TXDAC_CONFIG1 ADDRESS 0x0010 RW
TXDAC_CONFIG1 RESET_VALUE 0x00000000
	CONFIG1 BIT[31:0] RW  

TXDAC_CONFIG2 ADDRESS 0x0014 RW
TXDAC_CONFIG2 RESET_VALUE 0x00000000
	CONFIG2 BIT[31:0] RW  

TXDAC_CONFIG3 ADDRESS 0x0018 RW
TXDAC_CONFIG3 RESET_VALUE 0x00000000
	CONFIG3 BIT[31:0] RW  

DAC_CALIB_STATUS ADDRESS 0x001C R NO_CSR_TEST
DAC_CALIB_STATUS RESET_VALUE 0x00000000
	CAL_ANA_ERR BIT[24] R  
	CAL_ANA_RDY BIT[23] R  
	TX_Q_EN BIT[22] R  
	TX_I_EN BIT[21] R  
	DCCAL_MEM_WR_DONE BIT[20] R  
	MSBCAL_MEM_WR_DONE BIT[19] R  
	DCCAL_MEM_RD_DONE BIT[18] R  
	MSBCAL_MEM_RD_DONE BIT[17] R  
	TX_DCCAL_Q_DONE BIT[10] R  
	TX_DCCAL_I_DONE BIT[9] R  
	TX_DCCAL_STATE BIT[8:5] R  
	TX_CAL_SAR_DONE BIT[4] R  
	TX_CAL_REF_DONE BIT[3] R  
	TX_CAL_MACHINE BIT[2:1] R  
	TX_ALL_DONE BIT[0] R  

DAC_ATEST_MUX_SEL ADDRESS 0x0020 RW
DAC_ATEST_MUX_SEL RESET_VALUE 0x00000000
	TXDAC BIT[5:0] RW  

TXDAC_DEBUG_MODE ADDRESS 0x0024 RW
TXDAC_DEBUG_MODE RESET_VALUE 0x00000000
	REG_ADDR BIT[7:4] RW  
	DEBUG_INR BIT[3:0] RW  

TXDAC_STATUS0 ADDRESS 0x0028 R
TXDAC_STATUS0 RESET_VALUE 0x00000000
	PILOT_OUTR BIT[15:0] R  

TXDAC_STATUS1 ADDRESS 0x002C R NO_CSR_TEST
TXDAC_STATUS1 RESET_VALUE 0x00000000
	REGS_DATA BIT[7:0] R  

DAC_CALIB_CMDS ADDRESS 0x0030 W
DAC_CALIB_CMDS RESET_VALUE 0x00000000
	TX_Q_EN_RESET BIT[10] W  
	TX_I_EN_RESET BIT[9] W  
	TX_Q_EN_SET BIT[7] W  
	TX_I_EN_SET BIT[6] W  
	TX_CFG_START BIT[4] W  
	DCCAL_MEM_READ BIT[3] W  
	MSBCAL_MEM_READ BIT[2] W  
	DCCAL_MEM_WRITE BIT[1] W  
	MSBCAL_MEM_WRITE BIT[0] W  

DAC_MANUAL_MEM_DEBUG ADDRESS 0x0034 RW
DAC_MANUAL_MEM_DEBUG RESET_VALUE 0x00000000
	MANUAL_MODE BIT[21] RW  
	DBG_CAL_RM_READ BIT[20] RW  
	DBG_CAL_ADDR BIT[19:12] RW  
	DBG_DCCAL_EN BIT[11] RW  
	DBG_DCCAL_IB_Q BIT[10] RW  
	DBG_CAL_WDATA BIT[9:3] RW  
	DBG_CAL_R_WB BIT[2] RW  
	DBG_CAL_PROTECT BIT[1] RW  
	DBG_MSBCAL_EN BIT[0] RW  

DAC_SIGGEN_CFG ADDRESS 0x0038 RW
DAC_SIGGEN_CFG RESET_VALUE 0x00000000
	DAC_SIGGEN_EN BIT[18] RW  
	DAC_SIGGEN_CFG BIT[17:0] RW  

DAC_GPIO_CFG ADDRESS 0x003C RW
DAC_GPIO_CFG RESET_VALUE 0x00000000
	TXDAC_IN_SEL BIT[2] RW  
	TXDAC_OUT_SEL BIT[0] RW  

DAC_MANUAL_MEM_RD ADDRESS 0x0040 R
DAC_MANUAL_MEM_RD RESET_VALUE 0x00000000
	DBG_CAL_RDATA BIT[6:0] R  

TXDAC_ING_CFG ADDRESS 0x0044 RW
TXDAC_ING_CFG RESET_VALUE 0x00000000
	DATA BIT[8:1] RW  
	CTL BIT[0] RW  

TXDAC_OUTG_DATA ADDRESS 0x0048 R
TXDAC_OUTG_DATA RESET_VALUE 0x00000000
	DATA BIT[13:0] R  

TXDAC_PGM_DATA_CFG ADDRESS 0x004C RW
TXDAC_PGM_DATA_CFG RESET_VALUE 0x00000000
	CTL BIT[28] RW  
	QDIN BIT[27:14] RW  
	IDIN BIT[13:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_TXDAC_COMP.DAC_REGARRAY_0 (level 3)
----------------------------------------------------------------------------------------
dac_regarray_0 MODULE OFFSET=MSS_TOP+0x001B2400 MAX=MSS_TOP+0x001B27FF APRE= APOST=_0 SPRE= SPOST=_0

DAC_REGARRAY_START ADDRESS 0x0000 RW
DAC_REGARRAY_START RESET_VALUE 0x00000000
	DATA BIT[23:0] RW  

DAC_REGARRAY_END ADDRESS 0x0120 RW
DAC_REGARRAY_END RESET_VALUE 0x00000000
	DATA BIT[23:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_MGPI (level 2)
----------------------------------------------------------------------------------------
mss_mgpi MODULE OFFSET=MSS_TOP+0x001B3000 MAX=MSS_TOP+0x001B3127 APRE=MSS_ SPRE=MSS_

MGPI_PMIC_CONFIGn(n):(0)-(31) ARRAY 0x00000000+0x8*n
MGPI_PMIC_CONFIG0 ADDRESS 0x0000 RW
MGPI_PMIC_CONFIG0 RESET_VALUE 0x00000000
	SPARE_31_28 BIT[31:28] RW  
	ADDR_IDX_NEG BIT[27:24] RW  
	DATA_NEG BIT[23:16] RW  
	SPARE_15_12 BIT[15:12] RW  
	ADDR_IDX_POS BIT[11:8] RW  
	DATA_POS BIT[7:0] RW  

MGPI_CONF_STATUSn(n):(0)-(31) ARRAY 0x00000004+0x8*n
MGPI_CONF_STATUS0 ADDRESS 0x0004 RW
MGPI_CONF_STATUS0 RESET_VALUE 0xXXXXXXXX
	SPARE_31_26 BIT[31:26] RW  
	SUCCESS_NEG BIT[25] RW  
		THERE_HAS_NOT_BEEN_A_SUCCESSFUL_SERVICING_OF_THE_NEGATIVE_EVENT_FLAG_ON_THIS_GRFC_OR_THERE_HAS_BEEN_SUCCESS_IN_THE_PAST_BUT_NOW_A_NEW_NEG_EVENT_FLAG_HAS_BEEN_SET_BUT_NOT_SERVICED VALUE 0x0
		THERE_HAS_BEEN_A_SUCCESSFUL_SERVICE_ON_THIS_GRFC_NEGATIVE_EVENT_FLAG_AND_A_NEW_NEG_EVENT_FLAG_HAS_NOT_BEEN_SET VALUE 0x1
	SUCCESS_POS BIT[24] RW  
		THERE_HAS_NOT_BEEN_A_SUCCESSFUL_SERVICING_OF_THE_POSITIVE_EVENT_FLAG_ON_THIS_GRFC_OR_THERE_HAS_BEEN_SUCCESS_IN_THE_PAST_BUT_NOW_A_NEW_POS_EVENT_FLAG_HAS_BEEN_SET_BUT_NOT_SERVICED VALUE 0x0
		THERE_HAS_BEEN_A_SUCCESSFUL_SERVICE_ON_THIS_GRFC_POSTITIVE_EVENT_FLAG_AND_A_NEW_POS_EVENT_FLAG_HAS_NOT_BEEN_SET VALUE 0x1
	ERROR_WRT BIT[23] RW  
	OVERFLOW_ERROR_NEG BIT[22] RW  
		NO_OVERFLOW_ERROR_HAS_OCCURRED VALUE 0x0
		ONE_OR_MORE_ONE_TO_ZERO_TRANSITIONS_TOOK_PLACE_ON_THIS_GRFC_WHEN_THE_NEG_EVENT_FLAG_WAS_ALREADY_SET_THIS_BIT_IS_SET_BY_HARDWARE_AND_CLEARED_BY_SW_AS_DETAILED_ABOVE VALUE 0x1
	OVERFLOW_ERROR_POS BIT[21] RW  
		NO_OVERFLOW_ERROR_HAS_OCCURRED VALUE 0x0
		ONE_OR_MORE_ZERO_TO_ONE_TRANSITIONS_TOOK_PLACE_ON_THIS_GRFC_WHEN_THE_POS_EVENT_FLAG_WAS_ALREADY_SET_THIS_BIT_IS_SET_BY_HARDWARE_AND_CLEARED_BY_SW_AS_DETAILED_ABOVE VALUE 0x1
	DUAL_EDGE_ERROR BIT[20] RW  
		DUAL_EDGE_ERR_EN_IS_SET_TO_ZERO_OR_A_DUAL_EDGE_ERROR_HAS_NOT_OCCURRED VALUE 0x0
		DUAL_EDGE_ERR_EN_IS_SET_TO_ONE_AND_A_DUAL_EDGE_ERROR_HAS_OCCURRED VALUE 0x1
	EVENT_WRT BIT[19] RW  
	SPARE_18 BIT[18] RW  
	NEG_EVENT_FLAG BIT[17] RW  
		INDICATES_THERE_HAS_NOT_BEEN_A_ONE_TO_ZERO_TRANSITION_ON_THIS_GRFC_OR_THIS_EVENT_HAS_ALREADY_BEEN_SERVICED_AND_THE_FLAGED_CLEARED VALUE 0x0
		INDICATES_THERE_HAS_BEEN_A_ONE_TO_ZERO_TRANSITION_ON_THIS_GRFC_THIS_GRFC_IS_CURRENTLY_BEING_SERVICED_OR_IS_WAITING_FOR_SERVICE VALUE 0x1
	POS_EVENT_FLAG BIT[16] RW  
		INDICATES_THERE_HAS_NOT_BEEN_A_ZERO_TO_ONE_TRANSITION_ON_THIS_GRFC_OR_THIS_EVENT_HAS_ALREADY_BEEN_SERVICED_AND_THE_FLAGED_CLEARED VALUE 0x0
		INDICATES_THERE_HAS_BEEN_A_ZERO_TO_ONE_TRANSITION_ON_THIS_GRFC_THIS_GRFC_IS_CURRENTLY_BEING_SERVICED_OR_IS_WAITING_FOR_SERVICE VALUE 0x1
	SPARE_15_12 BIT[15:13] RW  
	NEXT_GRFC BIT[12:8] RW  
	SPARE_7_6 BIT[7:6] RW  
	INTERRUPT_EN BIT[5] RW  
		DO_NOT_GENERATE_ERROR_INTERRUPTS_ON_THIS_GRFC_A_VALUE_OF_ZERO_DOES_NOT_PREVENT_THE_RECORDING_OF_THE_ERROR_EVENT_IN_THIS_REGISTER VALUE 0x0
		ALLOW_GENERATION_OF_ERROR_INTERRUPTS_ON_THIS_GRFC VALUE 0x1
	DUAL_EDGE_ERR_EN BIT[4] RW  
		A_CONDITION_UNDER_WHICH_BOTH_THE_POS_EVEN_FLAG_AND_THE_NEG_EVENT_FLAG_ARE_SET_IS_NOT_CONSIDERED_AN_ERROR VALUE 0x0
		THE_ABOVE_CONDITION_IS_CONSIDERED_A_DUAL_EDGE_ERROR VALUE 0x1
	SPARE_3_2 BIT[3:2] RW  
	GRFC_NEG_EN BIT[1] RW  
		DISABLE_HAS_THE_EFFECT_OF_PREVENTING_THIS_GRFC_S_POSITIVE_TRANSITION_EVENT_FLAG_FROM_BEING_SET_DOES_NOT_PREVENT_THE_SERVICING_OF_A_FLAG_ALREADY_SET VALUE 0x0
		ENABLE_ENABLES_THE_SETTING_OF_THIS_GRFC_S_POSITIVE_TRANSITION_EVENT_FLAG VALUE 0x1
	GRFC_POS_EN BIT[0] RW  
		DISABLE_HAS_THE_EFFECT_OF_PREVENTING_THIS_GRFC_S_POSITIVE_TRANSITION_EVENT_FLAG_FROM_BEING_SET_DOES_NOT_PREVENT_THE_SERVICING_OF_A_FLAG_ALREADY_SET VALUE 0x0
		ENABLE_ENABLES_THE_SETTING_OF_THIS_GRFC_S_POSITIVE_TRANSITION_EVENT_FLAG VALUE 0x1

MGPI_MASTER_CSR ADDRESS 0x0100 RW
MGPI_MASTER_CSR RESET_VALUE 0x00000000
	SPARE_31_TO_21 BIT[31:21] RW  
	GRFC_CUR BIT[20:16] RW  
	SPARE_15_TO_12 BIT[15:13] RW  
	GRFC_START BIT[12:8] RW  
	SPARE_7 BIT[7] RW  
	MGPI_IRQ BIT[6] RW  
		MGPI_IRQ_IS_NOT_ASSERTED VALUE 0x0
		ONE_OR_MORE_ERROR_FLAGS_ARE_SET_AND_ENABLED_TO_GENERATE_AN_INTERRUPT VALUE 0x1
	MGPI_ERROR BIT[5] RW  
		NO_ERROR_FLAGS_SET VALUE 0x0
		ONE_OR_MORE_ERROR_FLAGS_ARE_SET VALUE 0x1
	MGPI_ACTIVE BIT[4] RW  
		NO_EVENT_FLAGS_ARE_SET_MGPI_IS_IDLE VALUE 0x0
		ONE_OR_MORE_EVENT_FLAGS_ARE_SET VALUE 0x1
	SPARE_3 BIT[3] RW  
	PRIORITY_EN BIT[2] RW  
		SERVICE_GRFC_EVENTS_IN_ROUND_ROBIN_ORDER VALUE 0x0
		SERVICE_GRFC_EVENTS_IN_PRIORITY_ORDER VALUE 0x1
	MGPI_RESET BIT[1] RW  
		NO_RESET VALUE 0x0
		RESET VALUE 0x1
	MGPI_ENABLE BIT[0] RW  
		DISABLE_HAS_THE_EFFECT_OF_PREVENTING_ANY_EVENT_FLAGS_FROM_BEING_SET_AS_WELL_AS_PREVENTING_ANY_EXISTING_EVENT_FLAGS_FROM_BEING_SERVICED_DOES_NOT_CLEAR_ANY_EVENT_FLAGS_NOR_ERROR_FLAGS VALUE 0x0
		ENABLE_ENABLES_THE_SETTING_AND_SERVICING_OF_EVENT_FLAGS VALUE 0x1

MGPI_HW_VERSION ADDRESS 0x0104 R
MGPI_HW_VERSION RESET_VALUE 0x10000000
	MPGI_HW_VERSION BIT[31:0] R  

MGPI_RESERVED ADDRESS 0x0108 RW
MGPI_RESERVED RESET_VALUE 0x00000000
	SPARE_31_0 BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_CRYPTO_TOP (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.MSS_TOP.MSS_CRYPTO_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

mss_crypto_top MODULE OFFSET=MSS_TOP+0x001C0000 MAX=MSS_TOP+0x001FFFFF APRE=MSS_ SPRE=MSS_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_CRYPTO_TOP.CRYPTO (level 3)
----------------------------------------------------------------------------------------
crypto MODULE OFFSET=MSS_TOP+0x001FA000 MAX=MSS_TOP+0x001FFFFF APRE=MSS_ SPRE=MSS_

CRYPTO_VERSION ADDRESS 0x0000 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_VERSION RESET_VALUE 0x05050000
	MAJ_VER BIT[31:24] R   RETENTION 
	MIN_VER BIT[23:16] R   RETENTION 
	STEP_VER BIT[15:0] R   RETENTION 

CRYPTO_LIB_VERSION ADDRESS 0x0004 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_LIB_VERSION RESET_VALUE 0x01060000
	MAJ_VER BIT[31:24] R   RETENTION 
	MIN_VER BIT[23:16] R   RETENTION 
	STEP_VER BIT[15:0] R   RETENTION 

CRYPTO_DATA_INn(n):(0)-(3) ARRAY 0x00000010+0x4*n
CRYPTO_DATA_IN0 ADDRESS 0x0010 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_DATA_IN0 RESET_VALUE 0x00000000
	DATA_IN BIT[31:0] W   RETENTION 

CRYPTO_DATA_OUTn(n):(0)-(3) ARRAY 0x00000020+0x4*n
CRYPTO_DATA_OUT0 ADDRESS 0x0020 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_DATA_OUT0 RESET_VALUE 0x00000000
	DATA_OUT BIT[31:0] R   RETENTION 

CRYPTO_STATUS ADDRESS 0x0100 RW RETENTION NO_DOC NO_CSR_TEST
CRYPTO_STATUS RESET_VALUE 0xXXXXXXXX
	MAC_FAILED BIT[31] R   RETENTION 
	DOUT_SIZE_AVAIL BIT[30:26] R   RETENTION 
	DIN_SIZE_AVAIL BIT[25:21] R   RETENTION 
	HSD_ERR BIT[20] RW   RETENTION 
	ACCESS_VIOL BIT[19] RW   RETENTION 
	PIPE_ACTIVE_ERR BIT[18] RW   RETENTION 
	CFG_CHNG_ERR BIT[17] RW   RETENTION 
	DOUT_ERR BIT[16] RW   RETENTION 
	DIN_ERR BIT[15] RW   RETENTION 
	AXI_ERR BIT[14] RW   RETENTION 
	CRYPTO_STATE BIT[13:10] R   RETENTION 
		IDLE VALUE 0x0
		LOCKED VALUE 0x1
		LOAD_ENCR_PIPE_KEYS VALUE 0x2
		LOAD_AUTH_PIPE_KEYS VALUE 0x3
		GO_RECEIVED VALUE 0x4
		PROCESSING VALUE 0x5
		RESULTS_DUMP VALUE 0x6
		RESULTS_DUMP_PAD VALUE 0x7
		CONTEXT_CLEARING VALUE 0x8
		FINAL_READS VALUE 0x9
		UNLOCKING VALUE 0xA
	ENCR_BUSY BIT[9] R   RETENTION 
	AUTH_BUSY BIT[8] R   RETENTION 
	DOUT_INTR BIT[7] RW   RETENTION 
	DIN_INTR BIT[6] RW   RETENTION 
	OP_DONE_INTR BIT[5] RW   RETENTION 
	ERR_INTR BIT[4] RW   RETENTION 
	DOUT_RDY BIT[3] R   RETENTION 
	DIN_RDY BIT[2] R   RETENTION 
	OPERATION_DONE BIT[1] R   RETENTION 
	SW_ERR BIT[0] RW   RETENTION 

CRYPTO_STATUS2 ADDRESS 0x0104 RW RETENTION NO_DOC NO_CSR_TEST
CRYPTO_STATUS2 RESET_VALUE 0xXX0X000X
	BIST_ERROR BIT[31] R   RETENTION 
	BIST_BUSY BIT[30] R   RETENTION 
	KEY_ERR BIT[29] RW   RETENTION 
	PIPE_KEY_USAGE_ERR BIT[28] R   RETENTION 
	PIPE_KEY_TIMER_ERR BIT[24] R   RETENTION 
	PIPE_KEY_PAUSE_ERR BIT[16] R   RETENTION 
	AXI_EXTRA BIT[1] RW   RETENTION 
	LOCKED BIT[0] R   RETENTION 

CRYPTO_STATUS3 ADDRESS 0x011C RW RETENTION NO_DOC NO_CSR_TEST
CRYPTO_STATUS3 RESET_VALUE 0x00000000
	PIPE_KEY_PAUSE_ERR_VEC BIT[31:24] RW   RETENTION 
	PIPE_KEY_PAUSE_DET_MIRROR_VEC BIT[23:16] R   RETENTION 
	PIPE_KEY_TIMER_ERR_VEC BIT[15:8] RW   RETENTION 
	PIPE_KEY_TIMER_EXPIRED_VEC BIT[7:0] R   RETENTION 

CRYPTO_STATUS4 ADDRESS 0x0124 RW RETENTION NO_DOC NO_CSR_TEST
CRYPTO_STATUS4 RESET_VALUE 0x00000000
	PIPE_KEY_USAGE_ERR_VEC BIT[7:0] RW   RETENTION 

CRYPTO_PIPE_GLOBAL_TIMER_EN_MIRROR ADDRESS 0x0130 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE_GLOBAL_TIMER_EN_MIRROR RESET_VALUE 0x00000000
	TIMER_ENABLE BIT[0] R   RETENTION 

CRYPTO_PIPE_GLOBAL_TIMER_LO_MIRROR ADDRESS 0x0134 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE_GLOBAL_TIMER_LO_MIRROR RESET_VALUE 0x00000000
	GLOBAL_TIMER_VAL_LO BIT[31:0] R   RETENTION 

CRYPTO_PIPE_GLOBAL_TIMER_HI_MIRROR ADDRESS 0x0138 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE_GLOBAL_TIMER_HI_MIRROR RESET_VALUE 0x00000000
	GLOBAL_TIMER_VAL_HI BIT[23:0] R   RETENTION 

CRYPTO_BIST_STATUS ADDRESS 0x0114 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_BIST_STATUS RESET_VALUE 0x0000XXXX
	BIST_HMAC_SHA_512_ERR BIT[13] R   RETENTION 
	BIST_HMAC_SHA_384_ERR BIT[12] R   RETENTION 
	BIST_HMAC_SHA_2_ERR BIT[11] R   RETENTION 
	BIST_HMAC_SHA_1_ERR BIT[10] R   RETENTION 
	BIST_CCM_AES_256_DEC_ERR BIT[9] R   RETENTION 
	BIST_CCM_AES_256_ENC_ERR BIT[8] R   RETENTION 
	BIST_CMAC_AES_256_ERR BIT[7] R   RETENTION 
	BIST_CMAC_AES_128_ERR BIT[6] R   RETENTION 
	BIST_TDES_DEC_ERR BIT[5] R   RETENTION 
	BIST_TDES_ENC_ERR BIT[4] R   RETENTION 
	BIST_AES_256_DEC_ERR BIT[3] R   RETENTION 
	BIST_AES_256_ENC_ERR BIT[2] R   RETENTION 
	BIST_AES_128_DEC_ERR BIT[1] R   RETENTION 
	BIST_AES_128_ENC_ERR BIT[0] R   RETENTION 

CRYPTO_BIST_FINISH ADDRESS 0x0118 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_BIST_FINISH RESET_VALUE 0x0000XXXX
	BIST_HMAC_SHA_512_FIN BIT[13] R   RETENTION 
	BIST_HMAC_SHA_384_FIN BIT[12] R   RETENTION 
	BIST_HMAC_SHA_2_FIN BIT[11] R   RETENTION 
	BIST_HMAC_SHA_1_FIN BIT[10] R   RETENTION 
	BIST_CCM_AES_256_DEC_FIN BIT[9] R   RETENTION 
	BIST_CCM_AES_256_ENC_FIN BIT[8] R   RETENTION 
	BIST_CMAC_AES_256_FIN BIT[7] R   RETENTION 
	BIST_CMAC_AES_128_FIN BIT[6] R   RETENTION 
	BIST_TDES_DEC_FIN BIT[5] R   RETENTION 
	BIST_TDES_ENC_FIN BIT[4] R   RETENTION 
	BIST_AES_256_DEC_FIN BIT[3] R   RETENTION 
	BIST_AES_256_ENC_FIN BIT[2] R   RETENTION 
	BIST_AES_128_DEC_FIN BIT[1] R   RETENTION 
	BIST_AES_128_ENC_FIN BIT[0] R   RETENTION 

CRYPTO_ENGINES_AVAIL ADDRESS 0x0108 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_ENGINES_AVAIL RESET_VALUE 0xX1010271
	ENCR_AES_NUM_DP BIT[31:29] R   RETENTION 
	ZUC_ENABLE BIT[28] R   RETENTION 
	AUTH_ZUC_SEL BIT[27] R   RETENTION 
	ENCR_ZUC_SEL BIT[26] R   RETENTION 
	MAX_AXI_RD_BEATS BIT[25:19] R   RETENTION 
	MAX_AXI_WR_BEATS BIT[18:13] R   RETENTION 
	NUM_BAM_PIPE_SETS BIT[12:9] R   RETENTION 
	AUTH_KASUMI_SEL BIT[8] R   RETENTION 
	AUTH_SNOW3G_SEL BIT[7] R   RETENTION 
	AUTH_AES_SEL BIT[6] R   RETENTION 
	AUTH_SHA512_SEL BIT[5] R   RETENTION 
	AUTH_SHA_SEL BIT[4] R   RETENTION 
	ENCR_KASUMI_SEL BIT[3] R   RETENTION 
	ENCR_SNOW3G_SEL BIT[2] R   RETENTION 
	ENCR_DES_SEL BIT[1] R   RETENTION 
	ENCR_AES_SEL BIT[0] R   RETENTION 

CRYPTO_FIFO_SIZES ADDRESS 0x010C R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_FIFO_SIZES RESET_VALUE 0x00004010
	ENG_DOUT_FIFO_DEPTH BIT[15:8] R   RETENTION 
	ENG_DIN_FIFO_DEPTH BIT[7:0] R   RETENTION 

CRYPTO_SEG_SIZE ADDRESS 0x0110 RW RETENTION NO_DOC
CRYPTO_SEG_SIZE RESET_VALUE 0x00000000
	SEG_SIZE BIT[31:0] RW   RETENTION 

CRYPTO_GOPROC ADDRESS 0x0120 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_GOPROC RESET_VALUE 0x00000000
	RESULTS_DUMP BIT[2] W   RETENTION 
	CLR_CNTXT BIT[1] W   RETENTION 
	GO BIT[0] W   RETENTION 

CRYPTO_GOPROC_QC_KEY ADDRESS 0x1000 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_GOPROC_QC_KEY RESET_VALUE 0x00000000
	RESULTS_DUMP BIT[2] W   RETENTION 
	CLR_CNTXT BIT[1] W   RETENTION 
	GO BIT[0] W   RETENTION 

CRYPTO_GOPROC_OEM_KEY ADDRESS 0x2000 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_GOPROC_OEM_KEY RESET_VALUE 0x00000000
	RESULTS_DUMP BIT[2] W   RETENTION 
	CLR_CNTXT BIT[1] W   RETENTION 
	GO BIT[0] W   RETENTION 

CRYPTO_ENCR_SEG_CFG ADDRESS 0x0200 RW RETENTION NO_DOC
CRYPTO_ENCR_SEG_CFG RESET_VALUE 0x00000000
	ODD_KEY_SEL BIT[18] RW   RETENTION 
		EVEN VALUE 0x0
		ODD VALUE 0x1
	KEYSTREAM_ENABLE BIT[17] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	F8_DIRECTION BIT[16] RW   RETENTION 
		UPLINK VALUE 0x0
		DOWNLINK VALUE 0x1
	USE_PIPE_KEY_ENCR BIT[15] RW   RETENTION 
		USE_KEY_REGISTERS VALUE 0x0
		USE_PIPE_KEY VALUE 0x1
	USE_HW_KEY_ENCR BIT[14] RW   RETENTION 
		USE_KEY_REGISTERS VALUE 0x0
		USE_HW_KEY VALUE 0x1
	LAST BIT[13] RW   RETENTION 
	CNTR_ALG BIT[12:11] RW   RETENTION 
		NIST_800_32A VALUE 0x0
	ENCODE BIT[10] RW   RETENTION 
	ENCR_MODE BIT[9:6] RW   RETENTION 
		ECB VALUE 0x0
		CBC VALUE 0x1
		CTR VALUE 0x2
		XTS VALUE 0x3
		CCM VALUE 0x4
		IDSA VALUE 0x5
		GCM VALUE 0x6
	ENCR_KEY_SZ BIT[5:3] RW   RETENTION 
		SINGLE_DES VALUE 0x0
		TRIPLE_DES VALUE 0x1
		AES128 VALUE 0x0
		AES256 VALUE 0x2
	ENCR_ALG BIT[2:0] RW   RETENTION 
		NONE VALUE 0x0
		DES VALUE 0x1
		AES VALUE 0x2
		KASUMI VALUE 0x4
		SNOW3G VALUE 0x5
		ZUC VALUE 0x6

CRYPTO_ENCR_SEG_SIZE ADDRESS 0x0204 RW RETENTION NO_DOC
CRYPTO_ENCR_SEG_SIZE RESET_VALUE 0x00000000
	ENCR_SIZE BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_SEG_START ADDRESS 0x0208 RW RETENTION NO_DOC
CRYPTO_ENCR_SEG_START RESET_VALUE 0x00000000
	ENCR_START BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_KEYn(n):(0)-(7) ARRAY 0x00003000+0x4*n
CRYPTO_ENCR_KEY0 ADDRESS 0x3000 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_ENCR_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_KEY BIT[31:0] W   RETENTION 

CRYPTO_ENCR_XTS_KEYn(n):(0)-(7) ARRAY 0x00003020+0x4*n
CRYPTO_ENCR_XTS_KEY0 ADDRESS 0x3020 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_ENCR_XTS_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_XTS_KEY BIT[31:0] W   RETENTION 

CRYPTO_ENCR_CNTR0_IV0 ADDRESS 0x020C RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR0_IV0 RESET_VALUE 0x00000000
	CRYPTO_CNTR0_IV0 BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CNTR1_IV1 ADDRESS 0x0210 RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR1_IV1 RESET_VALUE 0x00000000
	CRYPTO_CNTR1_IV1 BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CNTR2_IV2 ADDRESS 0x0214 RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR2_IV2 RESET_VALUE 0x00000000
	CRYPTO_CNTR2_IV2 BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CNTR3_IV3 ADDRESS 0x0218 RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR3_IV3 RESET_VALUE 0x00000000
	CRYPTO_CNTR3_IV3 BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CNTR_MASK ADDRESS 0x021C RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR_MASK RESET_VALUE 0xFFFFFFFF
	CNTR_MASK BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CNTR_MASK2 ADDRESS 0x0234 RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR_MASK2 RESET_VALUE 0x00000000
	CNTR_MASK BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CNTR_MASK1 ADDRESS 0x0238 RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR_MASK1 RESET_VALUE 0x00000000
	CNTR_MASK BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CNTR_MASK0 ADDRESS 0x023C RW RETENTION NO_DOC
CRYPTO_ENCR_CNTR_MASK0 RESET_VALUE 0x00000000
	CNTR_MASK BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_CCM_INIT_CNTRn(n):(0)-(3) ARRAY 0x00000220+0x4*n
CRYPTO_ENCR_CCM_INIT_CNTR0 ADDRESS 0x0220 RW RETENTION NO_DOC
CRYPTO_ENCR_CCM_INIT_CNTR0 RESET_VALUE 0x00000000
	CCM_INIT_CNTR BIT[31:0] RW   RETENTION 

CRYPTO_ENCR_XTS_DU_SIZE ADDRESS 0x0230 RW RETENTION NO_DOC
CRYPTO_ENCR_XTS_DU_SIZE RESET_VALUE 0x00000200
	DU_SIZE BIT[19:0] RW   RETENTION 

CRYPTO_AUTH_SEG_CFG ADDRESS 0x0300 RW RETENTION NO_DOC
CRYPTO_AUTH_SEG_CFG RESET_VALUE 0x00000000
	COMP_EXP_MAC BIT[24] RW   RETENTION 
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	F9_DIRECTION BIT[23] RW   RETENTION 
		UPLINK VALUE 0x0
		DOWNLINK VALUE 0x1
	AUTH_NONCE_NUM_WORDS BIT[22:20] RW   RETENTION 
	USE_PIPE_KEY_AUTH BIT[19] RW   RETENTION 
		USE_KEY_REGISTERS VALUE 0x0
		USE_PIPE_KEY VALUE 0x1
	USE_HW_KEY_AUTH BIT[18] RW   RETENTION 
		USE_KEY_REGISTERS VALUE 0x0
		USE_HW_KEY VALUE 0x1
	FIRST BIT[17] RW   RETENTION 
	LAST BIT[16] RW   RETENTION 
	AUTH_POS BIT[15:14] RW   RETENTION 
		BEFORE_ENCRYPTION VALUE 0x0
		AFTER_ENCRYPTION VALUE 0x1
	AUTH_SIZE BIT[13:9] RW   RETENTION 
		SHA1 VALUE 0x00
		SHA256 VALUE 0x01
		SHA384 VALUE 0x02
		SHA512 VALUE 0x03
		ENUM_1_BYTES VALUE 0x00
		ENUM_2_BYTES VALUE 0x01
		ENUM_3_BYTES VALUE 0x02
		ENUM_4_BYTES VALUE 0x03
		ENUM_5_BYTES VALUE 0x04
		ENUM_6_BYTES VALUE 0x05
		ENUM_7_BYTES VALUE 0x06
		ENUM_8_BYTES VALUE 0x07
		ENUM_9_BYTES VALUE 0x08
		ENUM_10_BYTES VALUE 0x09
		ENUM_11_BYTES VALUE 0x0A
		ENUM_12_BYTES VALUE 0x0B
		ENUM_13_BYTES VALUE 0x0C
		ENUM_14_BYTES VALUE 0x0D
		ENUM_15_BYTES VALUE 0x0E
		ENUM_16_BYTES VALUE 0x0F
	AUTH_MODE BIT[8:6] RW   RETENTION 
		HASH VALUE 0x0
		HMAC VALUE 0x1
		CCM VALUE 0x0
		CMAC VALUE 0x1
	AUTH_KEY_SZ BIT[5:3] RW   RETENTION 
		AES128 VALUE 0x0
		AES256 VALUE 0x2
	AUTH_ALG BIT[2:0] RW   RETENTION 
		NONE VALUE 0x0
		SHA VALUE 0x1
		AES VALUE 0x2
		KASUMI VALUE 0x3
		SNOW3G VALUE 0x4
		ZUC VALUE 0x5

CRYPTO_AUTH_SEG_SIZE ADDRESS 0x0304 RW RETENTION NO_DOC
CRYPTO_AUTH_SEG_SIZE RESET_VALUE 0x00000000
	AUTH_SIZE BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_SEG_START ADDRESS 0x0308 RW RETENTION NO_DOC
CRYPTO_AUTH_SEG_START RESET_VALUE 0x00000000
	AUTH_START BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_KEYn(n):(0)-(31) ARRAY 0x00003040+0x4*n
CRYPTO_AUTH_KEY0 ADDRESS 0x3040 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_AUTH_KEY0 RESET_VALUE 0x00000000
	CRYPTO_AUTH_KEY BIT[31:0] W   RETENTION 

CRYPTO_AUTH_IVn(n):(0)-(15) ARRAY 0x00000310+0x4*n
CRYPTO_AUTH_IV0 ADDRESS 0x0310 RW RETENTION NO_DOC
CRYPTO_AUTH_IV0 RESET_VALUE 0x00000000
	AUTH_IVN BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_INFO_NONCEn(n):(0)-(3) ARRAY 0x00000350+0x4*n
CRYPTO_AUTH_INFO_NONCE0 ADDRESS 0x0350 RW RETENTION NO_DOC
CRYPTO_AUTH_INFO_NONCE0 RESET_VALUE 0x00000000
	CTRL_INFO_NONCE BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_BYTECNT0 ADDRESS 0x0390 RW RETENTION NO_DOC
CRYPTO_AUTH_BYTECNT0 RESET_VALUE 0x00000000
	AUTH_BYTECNT0 BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_BYTECNT1 ADDRESS 0x0394 RW RETENTION NO_DOC
CRYPTO_AUTH_BYTECNT1 RESET_VALUE 0x00000000
	AUTH_BYTECNT1 BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_BYTECNT2 ADDRESS 0x0398 RW RETENTION NO_DOC
CRYPTO_AUTH_BYTECNT2 RESET_VALUE 0x00000000
	AUTH_BYTECNT2 BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_BYTECNT3 ADDRESS 0x039C RW RETENTION NO_DOC
CRYPTO_AUTH_BYTECNT3 RESET_VALUE 0x00000000
	AUTH_BYTECNT3 BIT[31:0] RW   RETENTION 

CRYPTO_AUTH_EXP_MACn(n):(0)-(15) ARRAY 0x000003A0+0x4*n
CRYPTO_AUTH_EXP_MAC0 ADDRESS 0x03A0 RW RETENTION NO_DOC
CRYPTO_AUTH_EXP_MAC0 RESET_VALUE 0x00000000
	EXP_MAC BIT[31:0] RW   RETENTION 

CRYPTO_CONFIG ADDRESS 0x0400 RW RETENTION NO_DOC NO_CSR_TEST
CRYPTO_CONFIG RESET_VALUE 0x000E001F
	REQ_SIZE BIT[20:17] RW   RETENTION 
		ENUM_1_BEAT VALUE 0x0
		ENUM_2_BEATS VALUE 0x1
		ENUM_3_BEATS VALUE 0x2
		ENUM_4_BEATS VALUE 0x3
		ENUM_5_BEATS VALUE 0x4
		ENUM_6_BEATS VALUE 0x5
		ENUM_7_BEATS VALUE 0x6
		ENUM_8_BEATS VALUE 0x7
		ENUM_9_BEATS VALUE 0x8
		ENUM_10_BEATS VALUE 0x9
		ENUM_11_BEATS VALUE 0xA
		ENUM_12_BEATS VALUE 0xB
		ENUM_13_BEATS VALUE 0xC
		ENUM_14_BEATS VALUE 0xD
		ENUM_15_BEATS VALUE 0xE
		ENUM_16_BEATS VALUE 0xF
	MAX_QUEUED_REQS BIT[16:14] RW   RETENTION 
		ENUM_1_REQS VALUE 0x0
		ENUM_2_REQS VALUE 0x1
		ENUM_3_REQS VALUE 0x2
	IRQ_ENABLE BIT[13:10] RW   RETENTION 
	LITTLE_ENDIAN_MODE BIT[9] RW   RETENTION 
	PIPE_SET_SELECT BIT[8:5] RW   RETENTION 
	HIGH_SPD_DATA_EN_N BIT[4] RW   RETENTION 
	MASK_DOUT_INTR BIT[3] RW   RETENTION 
	MASK_DIN_INTR BIT[2] RW   RETENTION 
	MASK_OP_DONE_INTR BIT[1] RW   RETENTION 
	MASK_ERR_INTR BIT[0] RW   RETENTION 

CRYPTO_PWR_CTRL ADDRESS 0x0408 RW RETENTION NO_DOC
CRYPTO_PWR_CTRL RESET_VALUE 0x00000000
	AUTO_SHUTDOWN_EN BIT[0] RW   RETENTION 

CRYPTO_DATA_PATT_PROC_CFG ADDRESS 0x0500 RW RETENTION NO_DOC
CRYPTO_DATA_PATT_PROC_CFG RESET_VALUE 0x00000000
	PATT_OFFSET BIT[15:12] RW   RETENTION 
	PROC_DATA_SZ BIT[11:8] RW   RETENTION 
	PATT_SZ BIT[7:4] RW   RETENTION 
	PATT_EN BIT[0] RW   RETENTION 

CRYPTO_DATA_PARTIAL_BLOCK_PROC_CFG ADDRESS 0x0504 RW RETENTION NO_DOC
CRYPTO_DATA_PARTIAL_BLOCK_PROC_CFG RESET_VALUE 0x00000000
	PARTIAL_BLOCK_OFFSET BIT[7:4] RW   RETENTION 
	PARTIAL_EN BIT[0] RW   RETENTION 

CRYPTO_DEBUG_ENABLE ADDRESS 0x5000 RW RETENTION NO_DOC
CRYPTO_DEBUG_ENABLE RESET_VALUE 0x00000000
	DBG_EN BIT[9] RW   RETENTION 
	MAXI2AXI_DBG_SEL BIT[8:6] RW   RETENTION 
	DBG_SEL BIT[5:0] RW   RETENTION 
		DEBUG_DISABLED VALUE 0x00
		AUTH_STATE VALUE 0x01
		ENCR_STATE VALUE 0x02
		HSD_CTRL_STATE VALUE 0x03
		HSD_DIN_SEG_CNTR VALUE 0x04
		HSD_DOUT_SEG_CNTR VALUE 0x05
		HSD_DIN_PIPE_AVAIL VALUE 0x06
		HSD_DOUT_PIPE_AVAIL VALUE 0x07
		AXI_STATE VALUE 0x08
		ENCR_DES_SEG_CNTR VALUE 0x09
		ENCR_DES_TOTAL_CNTR VALUE 0x0A
		ENCR_AES_SEG_CNTR VALUE 0x0B
		ENCR_AES_DU_CNTR VALUE 0x0C
		ENCR_AES_TOTAL_CNTR VALUE 0x0D
		ENCR_F8_SEG_CNTR VALUE 0x0E
		ENCR_F8_TOTAL_CNTR VALUE 0x0F
		ENCR_RND_CNTRS VALUE 0x10
		AUTH_AES_SEG_CNTR VALUE 0x11
		AUTH_AES_TOTAL_CNTR VALUE 0x12
		AUTH_PAD_SEG_CNTR VALUE 0x13
		AUTH_PAD_TOTAL_CNTR VALUE 0x14
		AUTH_F9_SEG_CNTR VALUE 0x15
		AUTH_F9_TOTAL_CNTR VALUE 0x16
		AUTH_RND_CNTRS VALUE 0x17
		ENCR_FIFO_LEVELS VALUE 0x18
		AUTH_FIFO_LEVELS VALUE 0x19
		ENGINE_FIFO_LEVELS VALUE 0x1A
		AHB2AHB_SLAVE VALUE 0x1B
		AHB2AHB_MASTER VALUE 0x1C
		MAXI2AXI_DBG VALUE 0x1D
		CLIB_VERSION VALUE 0x20
		BIST VALUE 0x21

CRYPTO_DEBUG ADDRESS 0x5004 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_DEBUG RESET_VALUE 0x00000000
	DEBUG_DISABLED BIT[31:0] R   RETENTION  NO_CSR_TEST

CRYPTO_PIPE_GLOBAL_TIMER_EN ADDRESS 0x5008 RW RETENTION NO_DOC
CRYPTO_PIPE_GLOBAL_TIMER_EN RESET_VALUE 0x00000000
	TIMER_ENABLE BIT[0] RW   RETENTION 

CRYPTO_PIPE_GLOBAL_TIMER_LO ADDRESS 0x500C R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE_GLOBAL_TIMER_LO RESET_VALUE 0x00000000
	GLOBAL_TIMER_VAL_LO BIT[31:0] R   RETENTION 

CRYPTO_PIPE_GLOBAL_TIMER_HI ADDRESS 0x5010 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE_GLOBAL_TIMER_HI RESET_VALUE 0x00000000
	GLOBAL_TIMER_VAL_HI BIT[23:0] R   RETENTION 

CRYPTO_PIPE_KEY_PAUSE_SW_SRC ADDRESS 0x5014 W RETENTION NO_DOC NO_CSR_TEST
CRYPTO_PIPE_KEY_PAUSE_SW_SRC RESET_VALUE 0x00000000
	KEY_PAUSE_SW_INPUT BIT[0] W   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_CRYPTO_TOP.BAM (level 3)
----------------------------------------------------------------------------------------
bam MODULE OFFSET=MSS_TOP+0x001C4000 MAX=MSS_TOP+0x001E7FFF APRE=MSS_CRYPTO_ SPRE=MSS_CRYPTO_

BAM_CTRL ADDRESS 0x0000 RW NO_CSR_TEST
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20] RW  
	CACHE_MISS_ERR_RESP_EN BIT[19] RW  
	LOCAL_CLK_GATING BIT[18:17] RW  
	IBC_DISABLE BIT[16] RW  
	BAM_CACHED_DESC_STORE BIT[15] RW  
	BAM_DESC_CACHE_SEL BIT[14:13] RW  
	BAM_TESTBUS_SEL BIT[11:5] RW  
	BAM_EN_ACCUM BIT[4] RW  
	BAM_EN BIT[1] RW  
	BAM_SW_RST BIT[0] RW  

BAM_TIMER ADDRESS 0x0040 R NO_CSR_TEST
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0] R  

BAM_TIMER_CTRL ADDRESS 0x0044 RW NO_CSR_TEST
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31] RW  
	TIMER_RUN BIT[30] RW  
	TIMER_MODE BIT[29] RW  
	TIMER_TRSHLD BIT[15:0] RW  

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0] RW  

BAM_IRQ_STTS ADDRESS 0x0014 R NO_CSR_TEST
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4] R  
	BAM_EMPTY_IRQ BIT[3] R  
	BAM_ERROR_IRQ BIT[2] R  
	BAM_HRESP_ERR_IRQ BIT[1] R  

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4] W  
	BAM_EMPTY_CLR BIT[3] W  
	BAM_ERROR_CLR BIT[2] W  
	BAM_HRESP_ERR_CLR BIT[1] W  

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4] RW  
	BAM_EMPTY_EN BIT[3] RW  
	BAM_ERROR_EN BIT[2] RW  
	BAM_HRESP_ERR_EN BIT[1] RW  

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31] RW  
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30] RW   NO_CSR_TEST
	MULTIPLE_EVENTS_SIZE_EN BIT[29] RW   NO_CSR_TEST
	BAM_ZLT_W_CD_SUPPORT BIT[28] RW   NO_CSR_TEST
	BAM_CD_ENABLE BIT[27] RW   NO_CSR_TEST
	BAM_AU_ACCUMED BIT[26] RW  
	BAM_PSM_P_HD_DATA BIT[25] RW  
	BAM_REG_P_EN BIT[24] RW  
	BAM_WB_DSC_AVL_P_RST BIT[23] RW  
	BAM_WB_RETR_SVPNT BIT[22] RW  
	BAM_WB_CSW_ACK_IDL BIT[21] RW  
	BAM_WB_BLK_CSW BIT[20] RW  
	BAM_WB_P_RES BIT[19] RW  
	BAM_SI_P_RES BIT[18] RW  
	BAM_AU_P_RES BIT[17] RW  
	BAM_PSM_P_RES BIT[16] RW  
	BAM_PSM_CSW_REQ BIT[15] RW  
	BAM_SB_CLK_REQ BIT[14] RW  
	BAM_IBC_DISABLE BIT[13] RW  
	BAM_NO_EXT_P_RST BIT[12] RW  
	BAM_FULL_PIPE BIT[11] RW  
	BAM_ADML_SYNC_BRIDGE BIT[3] RW   NO_CSR_TEST
	BAM_PIPE_CNFG BIT[2] RW  
	BAM_ADML_DEEP_CONS_FIFO BIT[1] RW   NO_CSR_TEST
	BAM_ADML_INCR4_EN_N BIT[0] RW   NO_CSR_TEST

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x0000000F
	SUP_GRP_LOCKER_RST_SUPPORT BIT[3] RW  
	ACTIVE_PIPE_RST_SUPPORT BIT[2] RW  
	NO_SW_OFFSET_REVERT_BACK BIT[1] RW  
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0] RW  

BAM_REVISION ADDRESS 0x1000 R NO_CSR_TEST
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24] R  
	CMD_DESC_EN BIT[23] R  
	DESC_CACHE_DEPTH BIT[22:21] R  
	NUM_INACTIV_TMRS BIT[20] R  
	INACTIV_TMRS_EXST BIT[19] R  
	HIGH_FREQUENCY_BAM BIT[18] R  
	BAM_HAS_NO_BYPASS BIT[17] R  
	SECURED BIT[16] R  
	USE_VMIDMT BIT[15] R  
	AXI_ACTIVE BIT[14] R  
	CE_BUFFER_SIZE BIT[13:12] R  
	NUM_EES BIT[11:8] R  
	REVISION BIT[7:0] R  

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070004
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

BAM_NUM_PIPES ADDRESS 0x1008 R NO_CSR_TEST
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24] R  
	PERIPH_NON_PIPE_GRP BIT[23:16] R  
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14] R  
	BAM_NUM_PIPES BIT[7:0] R  

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21] RW   NO_CSR_TEST
	SW_EVENTS_SEL BIT[20:19] RW   NO_CSR_TEST
	BAM_DATA_ERASE BIT[18] RW   NO_CSR_TEST
	BAM_DATA_FLUSH BIT[17] RW   NO_CSR_TEST
	BAM_CLK_ALWAYS_ON BIT[16] RW  
	BAM_TESTBUS_SEL BIT[6:0] RW  

BAM_TEST_BUS_REG ADDRESS 0x1014 R NO_CSR_TEST
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0] R  

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x07800000
	BAM_CONFIG_IDLE BIT[26] R  
	BAM_RB_IDLE BIT[25] R  
	BAM_OPB_IDLE BIT[24] R  
	BAM_IDLE BIT[23] R  
	BAM_ERR_HVMID BIT[22:18] R  
	BAM_ERR_DIRECT_MODE BIT[17] R  
	BAM_ERR_HCID BIT[16:12] R  
	BAM_ERR_HPROT BIT[11:8] R  
	BAM_ERR_HBURST BIT[7:5] R  
	BAM_ERR_HSIZE BIT[4:3] R  
	BAM_ERR_HWRITE BIT[2] R  
	BAM_ERR_HTRANS BIT[1:0] R  

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0] R  

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0] R  

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0] R  

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0] R  

BAM_TRUST_REG ADDRESS 0x2000 RW NO_CSR_TEST
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13] RW  
	BAM_VMID BIT[12:8] RW  
	BAM_RST_BLOCK BIT[7] RW  
	BAM_EE BIT[2:0] RW  

BAM_P_TRUST_REGn(n):(0)-(1) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW NO_CSR_TEST
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8] RW  
	BAM_P_SUP_GROUP BIT[7:3] RW  
	BAM_P_EE BIT[2:0] RW  

BAM_IRQ_SRCS_EEn(n):(0)-(3) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31] R  
	P_IRQ BIT[30:0] R  

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(3) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW NO_CSR_TEST
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31] RW  
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0] RW  
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(3) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31] R  
	P_IRQ_UNMASKED BIT[30:0] R  

BAM_PIPE_ATTR_EEn(n):(0)-(3) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R NO_CSR_TEST
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31] R  
	P_ATTR BIT[30:0] R  

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31] R  
	P_IRQ BIT[30:0] R  

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW NO_CSR_TEST
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31] RW  
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0] RW  
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31] R  
	P_IRQ_UNMASKED BIT[30:0] R  

BAM_P_CTRLn(n):(0)-(1) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16] RW  
	P_WRITE_NWD BIT[11] RW   NO_CSR_TEST
	P_PREFETCH_LIMIT BIT[10:9] RW   NO_CSR_TEST
	P_AUTO_EOB_SEL BIT[8:7] RW   NO_CSR_TEST
	P_AUTO_EOB BIT[6] RW   NO_CSR_TEST
	P_SYS_MODE BIT[5] RW  
	P_SYS_STRM BIT[4] RW  
	P_DIRECTION BIT[3] RW  
	P_EN BIT[1] RW   NO_CSR_TEST

BAM_P_RSTn(n):(0)-(1) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W NO_CSR_TEST
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0] W  

BAM_P_HALTn(n):(0)-(1) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4] RW  
	P_PIPE_EMPTY BIT[3] R   NO_CSR_TEST
	P_LAST_DESC_ZLT BIT[2] R   NO_CSR_TEST
	P_PROD_HALTED BIT[1] RW  
	P_HALT BIT[0] RW  

BAM_P_IRQ_STTSn(n):(0)-(1) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R NO_CSR_TEST
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7] R  
	P_PIPE_RST_ERROR_IRQ BIT[6] R  
	P_TRNSFR_END_IRQ BIT[5] R  
	P_ERR_IRQ BIT[4] R  
	P_OUT_OF_DESC_IRQ BIT[3] R  
	P_WAKE_IRQ BIT[2] R  
	P_TIMER_IRQ BIT[1] R  
	P_PRCSD_DESC_IRQ BIT[0] R  

BAM_P_IRQ_CLRn(n):(0)-(1) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7] W  
	P_PIPE_RST_ERROR_CLR BIT[6] W  
	P_TRNSFR_END_CLR BIT[5] W  
	P_ERR_CLR BIT[4] W  
	P_OUT_OF_DESC_CLR BIT[3] W  
	P_WAKE_CLR BIT[2] W  
	P_TIMER_CLR BIT[1] W  
	P_PRCSD_DESC_CLR BIT[0] W  

BAM_P_IRQ_ENn(n):(0)-(1) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7] RW  
	P_PIPE_RST_ERROR_EN BIT[6] RW  
	P_TRNSFR_END_EN BIT[5] RW  
	P_ERR_EN BIT[4] RW  
	P_OUT_OF_DESC_EN BIT[3] RW  
	P_WAKE_EN BIT[2] RW  
	P_TIMER_EN BIT[1] RW  
	P_PRCSD_DESC_EN BIT[0] RW  

BAM_P_TIMERn(n):(0)-(1) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R NO_CSR_TEST
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0] R  

BAM_P_TIMER_CTRLn(n):(0)-(1) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW NO_CSR_TEST
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31] RW  
	P_TIMER_RUN BIT[30] RW  
	P_TIMER_MODE BIT[29] RW  
	P_TIMER_TRSHLD BIT[15:0] RW  

BAM_P_PRDCR_SDBNDn(n):(0)-(1) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R NO_CSR_TEST
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24] R  
	BAM_P_TOGGLE BIT[20] R  
	BAM_P_CTRL BIT[19:16] R  
	BAM_P_BYTES_FREE BIT[15:0] R  

BAM_P_CNSMR_SDBNDn(n):(0)-(1) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R NO_CSR_TEST
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30] R  
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28] R  
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27] R  
	BAM_P_SB_UPDATED BIT[26] R  
	BAM_P_NWD_TOGGLE BIT[25] R  
	BAM_P_NWD_TOGGLE_R BIT[24] R  
	BAM_P_WAIT_4_ACK BIT[23] R  
	BAM_P_ACK_TOGGLE BIT[22] R  
	BAM_P_ACK_TOGGLE_R BIT[21] R  
	BAM_P_TOGGLE BIT[20] R  
	BAM_P_CTRL BIT[19:16] R  
	BAM_P_BYTES_AVAIL BIT[15:0] R  

BAM_P_SW_OFSTSn(n):(0)-(1) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW NO_CSR_TEST
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16] RW  
	SW_DESC_OFST BIT[15:0] RW  

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(1) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW NO_CSR_TEST
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16] RW  
	AU_ACKED BIT[15:0] RW  

BAM_P_PSM_CNTXT_2_n(n):(0)-(1) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31] RW  
	PSM_DESC_IRQ BIT[30] RW  
	PSM_DESC_IRQ_DONE BIT[29] RW  
	PSM_GENERAL_BITS BIT[28:25] RW  
	PSM_CONS_STATE BIT[24:22] RW  
	PSM_PROD_SYS_STATE BIT[21:19] RW  
	PSM_PROD_B2B_STATE BIT[18:16] RW  
	PSM_DESC_SIZE BIT[15:0] RW  

BAM_P_PSM_CNTXT_3_n(n):(0)-(1) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0] RW  

BAM_P_PSM_CNTXT_4_n(n):(0)-(1) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16] RW  
	PSM_SAVED_ACCUMED_SIZE BIT[15:0] RW  

BAM_P_PSM_CNTXT_5_n(n):(0)-(1) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16] RW  
	PSM_OFST_IN_DESC BIT[15:0] RW  

BAM_P_EVNT_REGn(n):(0)-(1) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW NO_CSR_TEST
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16] RW  
	P_DESC_FIFO_PEER_OFST BIT[15:0] RW  

BAM_P_DESC_FIFO_ADDRn(n):(0)-(1) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0] RW  

BAM_P_FIFO_SIZESn(n):(0)-(1) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16] RW  
	P_DESC_FIFO_SIZE BIT[15:0] RW  

BAM_P_DATA_FIFO_ADDRn(n):(0)-(1) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0] RW  

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(1) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0] RW  

BAM_P_EVNT_DEST_ADDRn(n):(0)-(1) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0] RW  

BAM_P_DF_CNTXT_n(n):(0)-(1) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW NO_CSR_TEST
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16] RW  
	DF_DESC_OFST BIT[15:0] RW  

BAM_P_RETR_CNTXT_n(n):(0)-(1) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW NO_CSR_TEST
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16] RW  
	RETR_OFST_IN_DESC BIT[15:0] RW  

BAM_P_SI_CNTXT_n(n):(0)-(1) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW NO_CSR_TEST
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0] RW  

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(1) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0] RW  

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(1) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0] RW  

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(1) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0] RW  

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(1) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0] RW  

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(1) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0] RW  

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(1) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0] RW  

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(1) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0] RW  

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(1) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_NAV_SS (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.MSS_TOP.MSS_NAV_SS' does not directly contain any register.
----------------------------------------------------------------------------------------

mss_nav_ss MODULE OFFSET=MSS_TOP+0x00200000 MAX=MSS_TOP+0x002F888C APRE=MSS_ SPRE=MSS_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_NAV_SS.NAV_BASE_REGS (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.MSS_TOP.MSS_NAV_SS.NAV_BASE_REGS' does not directly contain any register.
----------------------------------------------------------------------------------------

nav_base_regs MODULE OFFSET=MSS_TOP+0x00200000 MAX=MSS_TOP+0x002F888C APRE=MSS_ SPRE=MSS_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_NAV_SS.NAV_BASE_REGS.NAV_WTR_BASE (level 4)
----------------------------------------------------------------------------------------
nav_wtr_base MODULE OFFSET=MSS_TOP+0x00200000 MAX=MSS_TOP+0x002018FF APRE=MSS_ SPRE=MSS_

WTR_RC_CONTROL ADDRESS 0x0000 RW NO_CSR_TEST
WTR_RC_CONTROL RESET_VALUE 0x00000000
	RC_CORE_INIT BIT[3] RW  
	RC_UPDATE_TYPE BIT[2:1] RW  
	RC_INIT BIT[0] RW  
		NO VALUE 0x0
		YES VALUE 0x1

WTR_RC_CONFIG ADDRESS 0x0004 RW NO_CSR_TEST
WTR_RC_CONFIG RESET_VALUE 0x00000000
	RC_EXT_BLANK_EVENT_EN_CMD BIT[16] RW  
	RC_EXT_BLANK_POLARITY_CMD BIT[15] RW  
	RC_BANK_OVERRIDE_CMD BIT[14:10] RW  
	RC_STMR_GNSSRTC_INIT_EN BIT[9] RW  
	RC_SL_IRQ_EN BIT[8] RW  
	RC_WTR_IRQ_MODE_SEL BIT[7] RW  
	RC_XFER_SRC BIT[6:5] RW  
		OFF VALUE 0x0
		FRAME VALUE 0x1
		STB VALUE 0x2
		OFF2 VALUE 0x3
	RC_GLO_RSRATE_SEL BIT[4] RW  
		CALC VALUE 0x0
		MANUAL VALUE 0x1
	RC_RS_EN BIT[3] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	RC_AD_MEAS_EN BIT[2] RW  
	RC_ADC_SAMPLE_EN BIT[1] RW  
	RC_TSG_CLKEN BIT[0] RW  

WTR_RC_RSRATE ADDRESS 0x0008 RW
WTR_RC_RSRATE RESET_VALUE 0x00000000
	RC_RSRATE BIT[31:0] RW  

WTR_RC_GLO_RSRATE ADDRESS 0x000C RW
WTR_RC_GLO_RSRATE RESET_VALUE 0x00000000
	RC_GLO_RSRATE BIT[31:0] RW  

WTR_RC_STMR_GNSSRTC_CMP_VAL ADDRESS 0x001C RW
WTR_RC_STMR_GNSSRTC_CMP_VAL RESET_VALUE 0x00000000
	STMR_GNSSRTC_CMP_EN_STATUS BIT[24] R  
	STMR_GNSSRTC_CMP_VAL BIT[23:0] RW  

WTR_RC_TIME_LATCHING ADDRESS 0x0020 RW
WTR_RC_TIME_LATCHING RESET_VALUE 0x00000000
	RC_PPSO_MODE BIT[10] RW  
	RC_PPSO_EVENT_EN BIT[9] RW  
	RC_PPSO_POLARITY BIT[8] RW  
	RC_PPSO_ENABLE BIT[7] RW  
	RC_PPSI_EVENT_EN BIT[6] RW  
	RC_PPSI_POLARITY BIT[5] RW  
	RC_PPSI_ENABLE BIT[4] RW  
	RC_FRAME_TT_ENABLE BIT[3] RW  
	RC_STMR_CNT_TT_IRQ_EN BIT[2] RW  
	RC_STMR_CNT_TT BIT[1] RW  
	RC_TT BIT[0] RW  

WTR_RC_STMR_TRIG_CNT_VAL ADDRESS 0x0024 RW
WTR_RC_STMR_TRIG_CNT_VAL RESET_VALUE 0x00000000
	RC_STMR_TRIG_CNT_VAL BIT[23:0] RW  

WTR_RC_PPSO_ASSERT ADDRESS 0x0028 RW
WTR_RC_PPSO_ASSERT RESET_VALUE 0x00000000
	RC_PPSO_ASSERT BIT[23:0] RW  

WTR_RC_PPSO_DEASSERT ADDRESS 0x002C RW
WTR_RC_PPSO_DEASSERT RESET_VALUE 0x00000000
	RC_PPSO_DEASSERT BIT[23:0] RW  

WTR_RC_PPSO_ASSERT1 ADDRESS 0x0030 RW
WTR_RC_PPSO_ASSERT1 RESET_VALUE 0x00000000
	RC_PPSO_ASSERT1 BIT[31:0] RW  

WTR_RC_PPSO_DEASSERT1 ADDRESS 0x0034 RW
WTR_RC_PPSO_DEASSERT1 RESET_VALUE 0x00000000
	RC_PPSO_DEASSERT1 BIT[31:0] RW  

WTR_RC_GNSS_RTC_STATUS ADDRESS 0x0038 R
WTR_RC_GNSS_RTC_STATUS RESET_VALUE 0x00000000
	RC_FRAME_COUNT BIT[31:17] R   NO_CSR_TEST
	RC_CHIP_COUNT BIT[16:7] R   NO_CSR_TEST
	RC_SAMPLE_COUNT BIT[6:0] R   NO_CSR_TEST

WTR_RC_GLO_GNSS_RTC_STATUS ADDRESS 0x003C R
WTR_RC_GLO_GNSS_RTC_STATUS RESET_VALUE 0x00000000
	RC_GLO_FRAME_COUNT BIT[31:17] R   NO_CSR_TEST
	RC_GLO_CHIP_COUNT BIT[16:7] R   NO_CSR_TEST
	RC_GLO_SAMPLE_COUNT BIT[6:0] R   NO_CSR_TEST

WTR_RC_IRQ_STATUS ADDRESS 0x0040 R
WTR_RC_IRQ_STATUS RESET_VALUE 0x00000000
	STMR_CNT_TRIG_STATUS BIT[4] R   NO_CSR_TEST
	RC_IRQ BIT[3:0] R   NO_CSR_TEST

WTR_HW_EVENT_IRQ_STATUS ADDRESS 0x0044 R
WTR_HW_EVENT_IRQ_STATUS RESET_VALUE 0x00000000
	HW_EVENT_IRQ BIT[15:0] R   NO_CSR_TEST

WTR_HW_EVENT_IRQ_STATUS1 ADDRESS 0x0048 R
WTR_HW_EVENT_IRQ_STATUS1 RESET_VALUE 0x00000000
	HW_EVENT_IRQ BIT[15:0] R   NO_CSR_TEST

WTR_RC_PPSI_RTC ADDRESS 0x004C R
WTR_RC_PPSI_RTC RESET_VALUE 0x00000000
	RC_PPSI_RTC BIT[23:0] R  

WTR_RC_PPSI_RTC1 ADDRESS 0x0050 R
WTR_RC_PPSI_RTC1 RESET_VALUE 0x00000000
	RC_PPSI_RTC1 BIT[31:0] R  

WTR_RC_NAV_TEST_BUS ADDRESS 0x0054 R
WTR_RC_NAV_TEST_BUS RESET_VALUE 0x00000000
	RC_NAV_TEST_BUS BIT[31:0] R   NO_CSR_TEST

AD_MODE ADDRESS 0x0080 RW
AD_MODE RESET_VALUE 0x00000000
	AD_TESTSEL BIT[22] RW  
	AD_SAMPLE_ADDR_END BIT[21:14] RW  
	AD_SAMPLELOG_RATE BIT[13:12] RW  
		OFF VALUE 0x0
		FULL VALUE 0x1
		HALF VALUE 0x2
		QTR VALUE 0x3
	AD_SAMPLELOG_MODE BIT[11:10] RW  
		OFF VALUE 0x0
		VECTOR VALUE 0x1
		CIRCULAR VALUE 0x2
		FRAME VALUE 0x3
	AD_SAMPLELOG_START BIT[9] RW  
	AD_SAMPLELOG_SRC BIT[8:5] RW  
		RX12IQ8 VALUE 0x0
		RX1IQ2 VALUE 0x1
		RX1IQ3 VALUE 0x2
		RX2IQ1 VALUE 0x3
		RX2IQ2 VALUE 0x4
		RX2IQ3 VALUE 0x5
		RX12IQ1 VALUE 0x6
		RX12IQ2 VALUE 0x7
		RX1IQ8 VALUE 0x8
		RX2IQ8 VALUE 0x9
		AD1IQ8 VALUE 0xA
		AD2IQ8 VALUE 0xB
		RX1I8 VALUE 0xC
		RX1Q8 VALUE 0xD
		SAIQ8 VALUE 0xF
	AD_SAMPLELOG_DEPTH BIT[4:2] RW  
		N512 VALUE 0x0
		N1K VALUE 0x1
		N2K VALUE 0x2
		N4K VALUE 0x3
		N8K VALUE 0x4
		N16K VALUE 0x5
		N32K VALUE 0x6
		NMAX VALUE 0x7
	AD_UPDATE BIT[1] RW  
	AD_INIT BIT[0] RW  
		NO VALUE 0x0
		YES VALUE 0x1

AD_RX1_CONFIG ADDRESS 0x0084 RW
AD_RX1_CONFIG RESET_VALUE 0x00000000
	AD_RX1_SCALE BIT[26:23] RW  
		G0 VALUE 0x0
		PG3 VALUE 0x1
		PG6 VALUE 0x2
		PG9 VALUE 0x3
		PG12 VALUE 0x4
		NG12 VALUE 0xC
		NG9 VALUE 0xD
		NG6 VALUE 0xE
		NG3 VALUE 0xF
	AD_RX1_DC_CORR BIT[22] RW  
	AD_RX1_BLANK_NULL BIT[21] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	AD_RX1_FORMATSEL BIT[20] RW  
		BINARY VALUE 0x0
		OFF VALUE 0x1
	AD_RX1_BLANKSIG BIT[19] RW  
	AD_RX1_BLANKPOL5 BIT[18] RW  
	AD_RX1_BLANKEN5 BIT[17] RW  
	AD_RX1_BLANKPOL4 BIT[16] RW  
	AD_RX1_BLANKEN4 BIT[15] RW  
	AD_RX1_BLANKPOL3 BIT[14] RW  
	AD_RX1_BLANKEN3 BIT[13] RW  
	AD_RX1_BLANKPOL2 BIT[12] RW  
	AD_RX1_BLANKEN2 BIT[11] RW  
	AD_RX1_BLANKPOL1 BIT[10] RW  
	AD_RX1_BLANKEN1 BIT[9] RW  
	AD_RX1_BLANKPOL0 BIT[8] RW  
		POS VALUE 0x0
		NEG VALUE 0x1
	AD_RX1_BLANKEN0 BIT[7] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	AD_RX1_NULLQ BIT[6] RW   NO_CSR_TEST
		NO VALUE 0x0
		YES VALUE 0x1
	AD_RX1_NULLI BIT[5] RW   NO_CSR_TEST
		NO VALUE 0x0
		YES VALUE 0x1
	AD_RX1_SIGNINVQ BIT[4] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	AD_RX1_SIGNINVI BIT[3] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	AD_RX1_SWAPIQ BIT[2] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	AD_RX1_SRCSEL BIT[1] RW  
		TSG VALUE 0x0
		ADC VALUE 0x1
	AD_RX1_ENABLE BIT[0] RW  
		OFF VALUE 0x0
		ON VALUE 0x1

AD_RX2_CONFIG ADDRESS 0x0088 R
AD_RX2_CONFIG RESET_VALUE 0x00000002
	AD_RX2_SCALE BIT[26:23] R   NO_CSR_TEST
		G0 VALUE 0x0
		PG3 VALUE 0x1
		PG6 VALUE 0x2
		PG9 VALUE 0x3
		PG12 VALUE 0x4
		NG12 VALUE 0xC
		NG9 VALUE 0xD
		NG6 VALUE 0xE
		NG3 VALUE 0xF
	AD_RX2_DC_CORR BIT[22] R   NO_CSR_TEST
	AD_RX2_BLANK_NULL BIT[21] R   NO_CSR_TEST
		NO VALUE 0x0
		YES VALUE 0x1
	AD_RX2_FORMATSEL BIT[20] R   NO_CSR_TEST
		BINARY VALUE 0x0
		OFF VALUE 0x1
	AD_RX2_BLANKSIG BIT[19] R   NO_CSR_TEST
	AD_RX2_BLANKPOL5 BIT[18] R   NO_CSR_TEST
	AD_RX2_BLANKEN5 BIT[17] R   NO_CSR_TEST
	AD_RX2_BLANKPOL4 BIT[16] R   NO_CSR_TEST
	AD_RX2_BLANKEN4 BIT[15] R   NO_CSR_TEST
	AD_RX2_BLANKPOL3 BIT[14] R   NO_CSR_TEST
	AD_RX2_BLANKEN3 BIT[13] R   NO_CSR_TEST
	AD_RX2_BLANKPOL2 BIT[12] R   NO_CSR_TEST
	AD_RX2_BLANKEN2 BIT[11] R   NO_CSR_TEST
	AD_RX2_BLANKPOL1 BIT[10] R   NO_CSR_TEST
	AD_RX2_BLANKEN1 BIT[9] R   NO_CSR_TEST
	AD_RX2_BLANKPOL0 BIT[8] R   NO_CSR_TEST
	AD_RX2_BLANKEN0 BIT[7] R   NO_CSR_TEST
	AD_RX2_NULLQ BIT[6] R   NO_CSR_TEST
	AD_RX2_NULLI BIT[5] R   NO_CSR_TEST
	AD_RX2_SIGNINVQ BIT[4] R   NO_CSR_TEST
	AD_RX2_SIGNINVI BIT[3] R   NO_CSR_TEST
	AD_RX2_SWAPIQ BIT[2] R   NO_CSR_TEST
	AD_RX2_SRCSEL BIT[1] R   NO_CSR_TEST
		TSG VALUE 0x0
		ADC VALUE 0x1
	AD_RX2_ENABLE BIT[0] R   NO_CSR_TEST
		OFF VALUE 0x0
		ON VALUE 0x1

AD_SPEC_ANALYZER_CMD ADDRESS 0x008C RW
AD_SPEC_ANALYZER_CMD RESET_VALUE 0x00000000
	AD_SA_GAINSTEP BIT[25:22] RW  
		G0 VALUE 0x0
		G3 VALUE 0x1
		G6 VALUE 0x2
		G9 VALUE 0x3
		G12 VALUE 0x4
		G15 VALUE 0x5
		G18 VALUE 0x6
		G21 VALUE 0x7
		G24 VALUE 0x8
		G27 VALUE 0x9
	AD_SA_SRC_SEL BIT[21:19] RW  
		BP1 VALUE 0x0
		BP2 VALUE 0x1
		BP2P VALUE 0x2
		BP3 VALUE 0x3
		BP4 VALUE 0x4
	AD_SA_MODE BIT[18:16] RW  
		OFF VALUE 0x0
		BYPASS VALUE 0x1
		DEC32 VALUE 0x2
		DEC64 VALUE 0x3
		DEC128 VALUE 0x4
		DEC256 VALUE 0x5
		OFF2 VALUE 0x6
		OFF3 VALUE 0x7
	AD_SA_FREQ BIT[15:0] RW  

AD_SL_INDEX ADDRESS 0x0090 R
AD_SL_INDEX RESET_VALUE 0x00000000
	AD_SAMPLELOG_DONE BIT[16] R  
	AD_SL_INDEX BIT[15:0] R   NO_CSR_TEST

AD_RX1_MEAN_MON ADDRESS 0x0094 R
AD_RX1_MEAN_MON RESET_VALUE 0x00000000
	AD_RX1_MEANMONQ BIT[31:16] R   NO_CSR_TEST
	AD_RX1_MEANMONI BIT[15:0] R   NO_CSR_TEST

AD_RX2_MEAN_MON ADDRESS 0x0098 R
AD_RX2_MEAN_MON RESET_VALUE 0x00000000
	AD_RX2_MEANMONQ BIT[31:16] R   NO_CSR_TEST
	AD_RX2_MEANMONI BIT[15:0] R   NO_CSR_TEST

AD_RX1_BLANK_MONITOR ADDRESS 0x009C R
AD_RX1_BLANK_MONITOR RESET_VALUE 0x00000000
	AD_RX1_BLANKMON BIT[11:0] R   NO_CSR_TEST

AD_RX2_BLANK_MONITOR ADDRESS 0x00A0 R
AD_RX2_BLANK_MONITOR RESET_VALUE 0x00000000
	AD_RX2_BLANKMON BIT[11:0] R   NO_CSR_TEST

AD_SPEC_ANALYZER_STATUS ADDRESS 0x00A4 R
AD_SPEC_ANALYZER_STATUS RESET_VALUE 0x00000000
	AD_SA_BLANKMON BIT[13:0] R   NO_CSR_TEST

AD_RX1_AMPL_MON ADDRESS 0x00A8 R
AD_RX1_AMPL_MON RESET_VALUE 0x00000000
	AD_RX1_AMPLMONQ BIT[31:16] R   NO_CSR_TEST
	AD_RX1_AMPLMONI BIT[15:0] R   NO_CSR_TEST

AD_RX2_AMPL_MON ADDRESS 0x00AC R
AD_RX2_AMPL_MON RESET_VALUE 0x00000000
	AD_RX2_AMPLMONQ BIT[31:16] R   NO_CSR_TEST
	AD_RX2_AMPLMONI BIT[15:0] R   NO_CSR_TEST

WTR_STMR_STATUS0_RD ADDRESS 0x00C0 R
WTR_STMR_STATUS0_RD RESET_VALUE 0x00000000
	RC_QTIMER_RTC_STMR_STATUS BIT[23:0] R  

WTR_STMR_STATUS1_RD ADDRESS 0x00C4 R
WTR_STMR_STATUS1_RD RESET_VALUE 0x00000000
	RC_COM_GNSS_RTC_STMR_STATUS BIT[31:0] R  

WTR_STMR_STATUS2_RD ADDRESS 0x00C8 R
WTR_STMR_STATUS2_RD RESET_VALUE 0x00000000
	RC_COM_SAMPLE_PHASE_STMR_STATUS BIT[31:1] R  
	RC_COM_SAMPLE_SKIP_STMR_STATUS BIT[0] R  

WTR_STMR_STATUS3_RD ADDRESS 0x00CC R
WTR_STMR_STATUS3_RD RESET_VALUE 0x00000000
	RC_GLO_GNSS_RTC_STMR_STATUS BIT[31:0] R  

WTR_STMR_STATUS4_RD ADDRESS 0x00D0 R
WTR_STMR_STATUS4_RD RESET_VALUE 0x00000000
	RC_GLO_SAMPLE_PHASE_STMR_STATUS BIT[31:1] R  
	RC_GLO_SAMPLE_SKIP_STMR_STATUS BIT[0] R  

WTR_STMR_STATUS5_RD ADDRESS 0x00D4 R
WTR_STMR_STATUS5_RD RESET_VALUE 0x00000000
	RC_BP1_IFD_PHASE_STMR_STATUS BIT[31:0] R  

WTR_STMR_STATUS6_RD ADDRESS 0x00D8 R
WTR_STMR_STATUS6_RD RESET_VALUE 0x00000000
	RC_BP2_IFD_PHASE_STMR_STATUS BIT[31:0] R  

WTR_STMR_STATUS7_RD ADDRESS 0x00DC R
WTR_STMR_STATUS7_RD RESET_VALUE 0x00000000
	RC_BP2P_IFD_PHASE_STMR_STATUS BIT[31:0] R  

WTR_STMR_STATUS8_RD ADDRESS 0x00E0 R
WTR_STMR_STATUS8_RD RESET_VALUE 0x00000000
	RC_BP3_L1_IFD_PHASE_STMR_STATUS BIT[31:0] R  

WTR_STMR_STATUS9_RD ADDRESS 0x00E4 R
WTR_STMR_STATUS9_RD RESET_VALUE 0x00000000
	RC_BP3_L2_IFD_PHASE_STMR_STATUS BIT[31:0] R  

WTR_STMR_STATUS10_RD ADDRESS 0x00E8 R
WTR_STMR_STATUS10_RD RESET_VALUE 0x00000000
	RC_BP4_IFD_PHASE_STMR_STATUS BIT[31:0] R  

WTR_STMR_STATUS11_RD ADDRESS 0x00EC R
WTR_STMR_STATUS11_RD RESET_VALUE 0x00000000
	RC_TT_ACTIVE_STMR_STATUS BIT[24] R  
	STMR_CNT_STATUS BIT[23:0] R  

TSG_CONFIG ADDRESS 0x0100 RW
TSG_CONFIG RESET_VALUE 0x00000000
	TSG_TESTSEL BIT[29:28] RW  
		OFF VALUE 0x0
		P1 VALUE 0x1
		P2 VALUE 0x2
		P3 VALUE 0x3
	TSG_RX_OUT_AMP BIT[27:25] RW  
	TSG_RX_LPFSW BIT[24] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	TSG_RX_FINEAMP BIT[23] RW  
		ATTEN VALUE 0x0
		PASS VALUE 0x1
	TSG_RX_SIGNALSW BIT[22] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	TSG_RX_NOISESW BIT[21] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	TSG_NO_OVERLAY BIT[20] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	TSG_SNR BIT[19:17] RW  
	TSG_MODLEV BIT[16:14] RW  
	TSG_PILOTBIT BIT[13] RW  
	TSG_DATABIT BIT[12] RW  
	TSG_MEANDER BIT[11] RW  
	TSG_DATATYPE BIT[10:9] RW  
		PROG1 VALUE 0x0
		PROG20 VALUE 0x1
		TOGGLE VALUE 0x2
		RANDOM VALUE 0x3
	TSG_CONSTCODE BIT[8:7] RW  
		NO VALUE 0x0
		ONE VALUE 0x1
		ZERO VALUE 0x2
		NO2 VALUE 0x3
	TSG_RS_EN BIT[6] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	TSG_EN BIT[5] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	TSG_MODE BIT[4:1] RW  
		OFF VALUE 0x0
		L1 VALUE 0x1
		R1 VALUE 0x2
		L1C VALUE 0x3
		L2C VALUE 0x4
		L5 VALUE 0x5
		E1 VALUE 0x6
		B1 VALUE 0x7
		E5A VALUE 0x8
	TSG_INIT BIT[0] RW  
		NO VALUE 0x0
		YES VALUE 0x1

TSG_RX_OFFSET ADDRESS 0x0104 RW
TSG_RX_OFFSET RESET_VALUE 0x00000000
	TSG_RX_NOISESEED BIT[15:8] RW  
	TSG_RX_DCOFFSET BIT[7:0] RW  

TSG_RS_RATE ADDRESS 0x0108 RW
TSG_RS_RATE RESET_VALUE 0x00000000
	TSG_RSRATE BIT[31:0] RW  

TSG_INIT_COUNT ADDRESS 0x010C RW
TSG_INIT_COUNT RESET_VALUE 0x00000000
	TSG_INITSEGMENT BIT[26:22] RW  
	TSG_INITFRAME BIT[21:17] RW  
	TSG_INITCHIP BIT[16:7] RW  
	TSG_INITSAMPLE BIT[6:0] RW  

TSG_FREQ ADDRESS 0x0110 RW
TSG_FREQ RESET_VALUE 0x00000000
	TSG_PHASE BIT[31:24] RW  
	TSG_FREQ BIT[23:0] RW  

TSG_DATA_SEED ADDRESS 0x0114 RW
TSG_DATA_SEED RESET_VALUE 0x00000000
	TSG_DATA_SEED BIT[26:0] RW  

TSG_PILOT_SEED ADDRESS 0x0118 RW
TSG_PILOT_SEED RESET_VALUE 0x00000000
	TSG_PILOT_SEED BIT[26:0] RW  

TSG_FIRST_CODE ADDRESS 0x011C RW
TSG_FIRST_CODE RESET_VALUE 0x00000000
	TSG_FIRST_CODE BIT[13:0] RW  

TSG_L1CP ADDRESS 0x0120 RW
TSG_L1CP RESET_VALUE 0x00000000
	SG_L1CP_WEIL BIT[26:14] RW  
	TSG_L1CP_INSERT BIT[13:0] RW  

TSG_L1CD ADDRESS 0x0124 RW
TSG_L1CD RESET_VALUE 0x00000000
	SG_L1CD_WEIL BIT[26:14] RW  
	TSG_L1CD_INSERT BIT[13:0] RW  

TSG_COUNT_STATUS ADDRESS 0x0128 R
TSG_COUNT_STATUS RESET_VALUE 0x00000000
	TSG_COUNT BIT[28:0] R   NO_CSR_TEST

BP1_CONFIG ADDRESS 0x0200 RW
BP1_CONFIG RESET_VALUE 0x00000000
	BP1_TESTSEL BIT[26:24] RW  
		OFF VALUE 0x0
		P1 VALUE 0x1
		P2 VALUE 0x2
		P3 VALUE 0x3
		P4 VALUE 0x4
		P5 VALUE 0x5
		P6 VALUE 0x6
		P7 VALUE 0x7
	BP1_SA_PROBE BIT[23:21] RW  
		P1 VALUE 0x0
		P2 VALUE 0x1
		P3 VALUE 0x2
		P4 VALUE 0x3
		P5 VALUE 0x4
		P6 VALUE 0x5
	BP1_LTE_TAPS_SEL BIT[20:19] RW  
		TAP32_24 VALUE 0x0
		TAP34_26 VALUE 0x1
		TAP30_22 VALUE 0x2
		TAP16_12 VALUE 0x3
	BP1_LTE_FILT_EN BIT[18] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_INPUT_ATT BIT[17:16] RW  
	BP1_CX20_GAINSTEP BIT[15:12] R   NO_CSR_TEST
		G0 VALUE 0x0
		G3 VALUE 0x1
		G6 VALUE 0x2
		G9 VALUE 0x3
		G12 VALUE 0x4
		G15 VALUE 0x5
		G18 VALUE 0x6
		G21 VALUE 0x7
		G24 VALUE 0x8
		G27 VALUE 0x9
	BP1_GAINSTEP BIT[11:8] RW  
		G0 VALUE 0x0
		G3 VALUE 0x1
		G6 VALUE 0x2
		G9 VALUE 0x3
		G12 VALUE 0x4
		G15 VALUE 0x5
		G18 VALUE 0x6
		G21 VALUE 0x7
		G24 VALUE 0x8
		G27 VALUE 0x9
	BP1_GAINALIGN BIT[7] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_SCH3_CMFSEL BIT[6] RW  
		BOC VALUE 0x0
		BPSK VALUE 0x1
	BP1_ADCSEL BIT[5] R   NO_CSR_TEST
		AD1 VALUE 0x0
		AD2 VALUE 0x1
	BP1_SCH_CX20_EN BIT[4] R   NO_CSR_TEST
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_SCH3_EN BIT[3] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_SCH2_EN BIT[2] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_UPDATE BIT[1] RW  
	BP1_INIT BIT[0] RW  
		NO VALUE 0x0
		YES VALUE 0x1

BP1_IF_FREQ ADDRESS 0x0204 RW
BP1_IF_FREQ RESET_VALUE 0x00000000
	BP1_IFFREQ BIT[31:0] RW  

BP1_1ST_NOTCH1 ADDRESS 0x0208 R
BP1_1ST_NOTCH1 RESET_VALUE 0x00000000
	BP1_1ST_NOTCHMODE1 BIT[23] R   NO_CSR_TEST
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_1ST_NOTCHPOLE1 BIT[22:20] R   NO_CSR_TEST
	BP1_1ST_NOTCHFREQ1 BIT[19:0] R   NO_CSR_TEST

BP1_1ST_NOTCH2 ADDRESS 0x020C R
BP1_1ST_NOTCH2 RESET_VALUE 0x00000000
	BP1_1ST_NOTCHMODE2 BIT[23] R   NO_CSR_TEST
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_1ST_NOTCHPOLE2 BIT[22:20] R   NO_CSR_TEST
	BP1_1ST_NOTCHFREQ2 BIT[19:0] R   NO_CSR_TEST

BP1_1ST_NOTCH3 ADDRESS 0x0210 R
BP1_1ST_NOTCH3 RESET_VALUE 0x00000000
	BP1_1ST_NOTCHMODE3 BIT[23] R   NO_CSR_TEST
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_1ST_NOTCHPOLE3 BIT[22:20] R   NO_CSR_TEST
	BP1_1ST_NOTCHFREQ3 BIT[19:0] R   NO_CSR_TEST

BP1_PRE_NOTCH ADDRESS 0x0214 RW
BP1_PRE_NOTCH RESET_VALUE 0x00000000
	BP1_PRENOTCHMODE BIT[23] RW  
	BP1_PRENOTCHPOLE BIT[22:20] RW  
	BP1_PRENOTCHFREQ BIT[19:0] RW  

BP1_NOTCH1 ADDRESS 0x0218 RW
BP1_NOTCH1 RESET_VALUE 0x00000000
	BP1_NOTCHMODE1 BIT[23] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_NOTCHPOLE1 BIT[22:20] RW  
	BP1_NOTCHFREQ1 BIT[19:0] RW  

BP1_NOTCH2 ADDRESS 0x021C RW
BP1_NOTCH2 RESET_VALUE 0x00000000
	BP1_NOTCHMODE2 BIT[23] RW  
	BP1_NOTCHPOLE2 BIT[22:20] RW  
	BP1_NOTCHFREQ2 BIT[19:0] RW  

BP1_NOTCH3 ADDRESS 0x0220 RW
BP1_NOTCH3 RESET_VALUE 0x00000000
	BP1_NOTCHMODE3 BIT[23] RW  
	BP1_NOTCHPOLE3 BIT[22:20] RW  
	BP1_NOTCHFREQ3 BIT[19:0] RW  

BP1_NOTCH4 ADDRESS 0x0224 RW
BP1_NOTCH4 RESET_VALUE 0x00000000
	BP1_NOTCHMODE4 BIT[23] RW  
	BP1_NOTCHPOLE4 BIT[22:20] RW  
	BP1_NOTCHFREQ4 BIT[19:0] RW  

BP1_NOTCH5 ADDRESS 0x0228 RW
BP1_NOTCH5 RESET_VALUE 0x00000000
	BP1_NOTCHMODE5 BIT[23] RW  
	BP1_NOTCHPOLE5 BIT[22:20] RW  
	BP1_NOTCHFREQ5 BIT[19:0] RW  

BP1_NOTCH6 ADDRESS 0x022C RW
BP1_NOTCH6 RESET_VALUE 0x00000000
	BP1_NOTCHMODE6 BIT[23] RW  
	BP1_NOTCHPOLE6 BIT[22:20] RW  
	BP1_NOTCHFREQ6 BIT[19:0] RW  

BP1_EQ_COEF_REAL ADDRESS 0x0230 RW
BP1_EQ_COEF_REAL RESET_VALUE 0x00000000
	BP1_EQCOEF3I BIT[23:16] RW  
	BP1_EQCOEF2I BIT[15:8] RW  
	BP1_EQCOEF1I BIT[7:0] RW  

BP1_EQ_COEF_IMAG ADDRESS 0x0234 RW
BP1_EQ_COEF_IMAG RESET_VALUE 0x00000000
	BP1_EQCOEF3Q BIT[23:16] RW  
	BP1_EQCOEF2Q BIT[15:8] RW  
	BP1_EQCOEF1Q BIT[7:0] RW  

BP1_THRESH ADDRESS 0x0238 RW
BP1_THRESH RESET_VALUE 0x00000000
	BP1_SCH_CX20_THRESH BIT[29:20] R   NO_CSR_TEST
	BP1_SCH3_THRESH BIT[19:10] RW  
	BP1_SCH2_THRESH BIT[9:0] RW  

BP1_AMPL_EST_MODE ADDRESS 0x023C RW
BP1_AMPL_EST_MODE RESET_VALUE 0x00000000
	BP1_SCH_CX20_AMPL_EST_THRESH_SEL BIT[17] R   NO_CSR_TEST
	BP1_SCH_CX20_AMPL_EST_SCALE BIT[16:12] R   NO_CSR_TEST
	BP1_SCH3_AMPL_EST_THRESH_SEL BIT[11] RW  
	BP1_SCH3_AMPL_EST_SCALE BIT[10:6] RW  
	BP1_SCH2_AMPL_EST_THRESH_SEL BIT[5] RW  
	BP1_SCH2_AMPL_EST_SCALE BIT[4:0] RW  

BP1_OUT_BLANK_CFG ADDRESS 0x0240 RW
BP1_OUT_BLANK_CFG RESET_VALUE 0x00000000
	BP1_NULL_OUT_SEL BIT[14] RW  
		TOGGLE VALUE 0x0
		DITHER VALUE 0x1
	BP1_BLANK_NULL BIT[13] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	BP1_BLANKSIG BIT[12] RW  
	BP1_BLANKPOL5 BIT[11] RW  
	BP1_BLANKEN5 BIT[10] RW  
	BP1_BLANKPOL4 BIT[9] RW  
	BP1_BLANKEN4 BIT[8] RW  
	BP1_BLANKPOL3 BIT[7] RW  
	BP1_BLANKEN3 BIT[6] RW  
	BP1_BLANKPOL2 BIT[5] RW  
	BP1_BLANKEN2 BIT[4] RW  
	BP1_BLANKPOL1 BIT[3] RW  
	BP1_BLANKEN1 BIT[2] RW  
	BP1_BLANKPOL0 BIT[1] RW  
		POS VALUE 0x0
		NEG VALUE 0x1
	BP1_BLANKEN0 BIT[0] RW  
		OFF VALUE 0x0
		ON VALUE 0x1

BP1_SM_TEST_CFG ADDRESS 0x0244 RW
BP1_SM_TEST_CFG RESET_VALUE 0x00000000
	BP1_SM_TEST_PAT BIT[31:16] RW  
	BP1_SM_TEST_CFG_RSVD BIT[15:7] W   NO_CSR_TEST
	BP1_SM_TEST_LD_PN_SEED BIT[6] RW  
	BP1_SM_TEST_SEL BIT[5:2] RW  
	BP1_SM_TEST_CNTR_ENA BIT[1] RW   NO_CSR_TEST
	BP1_SM_TEST_ENA BIT[0] RW   NO_CSR_TEST

BP1_SCH2_AMPL_MON ADDRESS 0x0248 R
BP1_SCH2_AMPL_MON RESET_VALUE 0x00000000
	BP1_SCH2_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP1_SCH2_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP1_SCH3_AMPL_MON ADDRESS 0x024C R
BP1_SCH3_AMPL_MON RESET_VALUE 0x00000000
	BP1_SCH3_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP1_SCH3_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP1_SCH_CX20_AMPL_MON ADDRESS 0x0250 R
BP1_SCH_CX20_AMPL_MON RESET_VALUE 0x00000000
	BP1_SCH_CX20_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP1_SCH_CX20_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP1_PRE_AMPL_MON ADDRESS 0x0254 R
BP1_PRE_AMPL_MON RESET_VALUE 0x00000000
	BP1_PREAMPLMONQ BIT[31:16] R   NO_CSR_TEST
	BP1_PREAMPLMONI BIT[15:0] R   NO_CSR_TEST

BP1_BLANK_MONITOR ADDRESS 0x0258 R
BP1_BLANK_MONITOR RESET_VALUE 0x00000000
	BP1_BLANKMON BIT[11:0] R   NO_CSR_TEST

BP1_JAMMER_CTL1 ADDRESS 0x025C RW
BP1_JAMMER_CTL1 RESET_VALUE 0x00000000
	BP1_JM_T2N_RATIO BIT[29:15] RW  
	BP1_JM_NOISE_INIT BIT[14:0] RW  

BP1_JAMMER_CTL2 ADDRESS 0x0260 RW
BP1_JAMMER_CTL2 RESET_VALUE 0x00000000
	BP1_JM_N_COUNTER BIT[30:15] RW  
	BP1_JM_DUTY_CYC_TIME BIT[14:0] RW  

BP1_JAMMER_CTL3 ADDRESS 0x0264 RW
BP1_JAMMER_CTL3 RESET_VALUE 0x00000000
	BP1_JM_IIR_POLE BIT[20:18] RW  
	BP1_JM_SCALE BIT[17:14] RW  
	BP1_JM_AVE_SAMPLES BIT[13:0] RW  

BP1_JAMMER_CTL4 ADDRESS 0x0268 RW
BP1_JAMMER_CTL4 RESET_VALUE 0x00000000
	BP1_JM_ACC_TEST BIT[4] RW  
	BP1_JM_IRQ_EN BIT[3] RW  
	BP1_JM_TAP_SEL BIT[2:1] RW  
		NF VALUE 0x0
		CMF2 VALUE 0x1
		CMF3 VALUE 0x2
		SA VALUE 0x3
	BP1_JM_START BIT[0] RW  

BP1_JAMMER_LOG1_MON ADDRESS 0x026C R
BP1_JAMMER_LOG1_MON RESET_VALUE 0x00000000
	BP1_JM_VALID_LOG_STATUS BIT[31] R   NO_CSR_TEST
	BP1_JM_COND_FLAG_STATUS BIT[30] R   NO_CSR_TEST
	BP1_JM_MAX_NOISE_STATUS BIT[29:15] R   NO_CSR_TEST
	BP1_JM_MAX_POWER_STATUS BIT[14:0] R   NO_CSR_TEST

BP1_JAMMER_LOG2_MON ADDRESS 0x0270 R
BP1_JAMMER_LOG2_MON RESET_VALUE 0x00000000
	BP1_JM_N_LENGTH_STATUS BIT[25] R   NO_CSR_TEST
	BP1_JM_IRQ_STATUS BIT[24] R   NO_CSR_TEST
	BP1_JM_DUTY_CYC_CNT_STATUS BIT[23:0] R   NO_CSR_TEST

BP1_JAMMER_LOG3_MON ADDRESS 0x0274 R
BP1_JAMMER_LOG3_MON RESET_VALUE 0x00000000
	BP1_JM_INBAND_POWER_STATUS BIT[29:15] R   NO_CSR_TEST
	BP1_JM_NOISE_POWER_STATUS BIT[14:0] R   NO_CSR_TEST

BP1_JAMMER_LOG4_MON ADDRESS 0x0278 R
BP1_JAMMER_LOG4_MON RESET_VALUE 0x00000000
	BP1_JM_N_COUNT_STATUS BIT[15:0] R   NO_CSR_TEST

BP1_PRE_NF_LOAD ADDRESS 0x027C R
BP1_PRE_NF_LOAD RESET_VALUE 0x00000000
	BP1_PRE_NF_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP1_NF1_LOAD ADDRESS 0x0280 R
BP1_NF1_LOAD RESET_VALUE 0x00000000
	BP1_NF1_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP1_NF2_LOAD ADDRESS 0x0284 R
BP1_NF2_LOAD RESET_VALUE 0x00000000
	BP1_NF2_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP1_NF3_LOAD ADDRESS 0x0288 R
BP1_NF3_LOAD RESET_VALUE 0x00000000
	BP1_NF3_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP1_NF4_LOAD ADDRESS 0x028C R
BP1_NF4_LOAD RESET_VALUE 0x00000000
	BP1_NF4_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP1_NF5_LOAD ADDRESS 0x0290 R
BP1_NF5_LOAD RESET_VALUE 0x00000000
	BP1_NF5_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP1_NF6_LOAD ADDRESS 0x0294 R
BP1_NF6_LOAD RESET_VALUE 0x00000000
	BP1_NF6_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP3_CONFIG ADDRESS 0x0400 RW
BP3_CONFIG RESET_VALUE 0x00000000
	BP3_GLO_BDS_MODE BIT[31] RW  
		GLO VALUE 0x0
		BDS VALUE 0x1
	BP3_L2_INPUT_ATT BIT[30:29] R   NO_CSR_TEST
		ATTSTEP_G0 VALUE 0x0
		ATTSTEP_G1 VALUE 0x1
		ATTSTEP_G2 VALUE 0x2
	BP3_INPUT_ATT BIT[28:27] RW  
		ATTSTEP_G0 VALUE 0x0
		ATTSTEP_G1 VALUE 0x1
		ATTSTEP_G2 VALUE 0x2
	BP3_NOTCHSEL BIT[25] RW  
		NF1_ONLY VALUE 0x0
		NF1_NF2_CASCADE VALUE 0x1
	BP3_SA_PROBE BIT[24:22] RW  
		P1 VALUE 0x0
		P2 VALUE 0x1
		P3 VALUE 0x2
		P4 VALUE 0x3
		P5 VALUE 0x4
		P6 VALUE 0x5
		P7 VALUE 0x6
		P8 VALUE 0x7
	BP3_TESTSEL BIT[21:18] RW  
		OFF VALUE 0x0
		P1 VALUE 0x1
		P2 VALUE 0x2
		P3 VALUE 0x3
		P4 VALUE 0x4
		P5 VALUE 0x5
		P6 VALUE 0x6
		P7 VALUE 0x7
		P8 VALUE 0x8
		P9 VALUE 0x9
		P10 VALUE 0xA
		P11 VALUE 0xB
		P12 VALUE 0xC
		P13 VALUE 0xD
		P14 VALUE 0xE
		P15 VALUE 0xF
	BP3_L2_GAINSTEP BIT[17:14] R   NO_CSR_TEST
		G0 VALUE 0x0
		G3 VALUE 0x1
		G6 VALUE 0x2
		G9 VALUE 0x3
		G12 VALUE 0x4
		G15 VALUE 0x5
		G18 VALUE 0x6
		G21 VALUE 0x7
		G24 VALUE 0x8
		G27 VALUE 0x9
	BP3_GAINSTEP BIT[13:10] RW  
		G0 VALUE 0x0
		G3 VALUE 0x1
		G6 VALUE 0x2
		G9 VALUE 0x3
		G12 VALUE 0x4
		G15 VALUE 0x5
		G18 VALUE 0x6
		G21 VALUE 0x7
		G24 VALUE 0x8
		G27 VALUE 0x9
	BP3_GAINALIGN BIT[9] RW  
		BP3_GAINALIGN_OFF VALUE 0x0
		BP3_GAINALIGN_ON VALUE 0x1
	BP3_SCH_SYNC_DISABLE BIT[8] RW  
	BP3_LTE_TAPS_SEL BIT[7] RW  
		TAP10_8 VALUE 0x0
		TAP5_4 VALUE 0x1
	BP3_LTE_FLTR_EN BIT[6] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_L2_ADCSEL BIT[5] R   NO_CSR_TEST
		AD1 VALUE 0x0
		AD2 VALUE 0x1
	BP3_L2_MODE BIT[4] R   NO_CSR_TEST
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_ADCSEL BIT[3] R   NO_CSR_TEST
		AD1 VALUE 0x0
		AD2 VALUE 0x1
	BP3_MODE BIT[2] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_UPDATE BIT[1] RW  
	BP3_INIT BIT[0] RW  
		NO VALUE 0x0
		YES VALUE 0x1

BP3_SUBCH_SRC_SEL ADDRESS 0x0404 RW
BP3_SUBCH_SRC_SEL RESET_VALUE 0x00000000
	BP3_SUBCH_SRCSEL BIT[11:0] RW  

BP3_IF_FREQ ADDRESS 0x0408 RW
BP3_IF_FREQ RESET_VALUE 0x00000000
	BP3_IFFREQ BIT[31:0] RW  

BP3_L2_IF_FREQ ADDRESS 0x040C R
BP3_L2_IF_FREQ RESET_VALUE 0x00000000
	BP3_L2_IFFREQ BIT[31:0] R   NO_CSR_TEST

BP3_PRE_NOTCH ADDRESS 0x0410 RW
BP3_PRE_NOTCH RESET_VALUE 0x00000000
	BP3_PRENOTCHMODE BIT[23] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_PRENOTCHPOLE BIT[22:20] RW  
	BP3_PRENOTCHFREQ BIT[19:0] RW  

BP3_NOTCH1 ADDRESS 0x0414 RW
BP3_NOTCH1 RESET_VALUE 0x00000000
	BP3_NOTCHMODE1 BIT[23] RW  
	BP3_NOTCHPOLE1 BIT[22:20] RW  
	BP3_NOTCHFREQ1 BIT[19:0] RW  

BP3_NOTCH2 ADDRESS 0x0418 RW
BP3_NOTCH2 RESET_VALUE 0x00000000
	BP3_NOTCHMODE2 BIT[23] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_NOTCHPOLE2 BIT[22:20] RW  
	BP3_NOTCHFREQ2 BIT[19:0] RW  

BP3_NOTCH3 ADDRESS 0x041C RW
BP3_NOTCH3 RESET_VALUE 0x00000000
	BP3_NOTCHMODE3 BIT[23] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_NOTCHPOLE3 BIT[22:20] RW  
	BP3_NOTCHFREQ3 BIT[19:0] RW  

BP3_NOTCH4 ADDRESS 0x0420 RW
BP3_NOTCH4 RESET_VALUE 0x00000000
	BP3_NOTCHMODE4 BIT[23] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_NOTCHPOLE4 BIT[22:20] RW  
	BP3_NOTCHFREQ4 BIT[19:0] RW  

BP3_NOTCH5 ADDRESS 0x0424 RW
BP3_NOTCH5 RESET_VALUE 0x00000000
	BP3_NOTCHMODE5 BIT[23] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_NOTCHPOLE5 BIT[22:20] RW  
	BP3_NOTCHFREQ5 BIT[19:0] RW  

BP3_NOTCH6 ADDRESS 0x0428 RW
BP3_NOTCH6 RESET_VALUE 0x00000000
	BP3_NOTCHMODE6 BIT[23] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_NOTCHPOLE6 BIT[22:20] RW  
	BP3_NOTCHFREQ6 BIT[19:0] RW  

BP3_NOTCH7 ADDRESS 0x042C RW
BP3_NOTCH7 RESET_VALUE 0x00000000
	BP3_NOTCHMODE7 BIT[23] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_NOTCHPOLE7 BIT[22:20] RW  
	BP3_NOTCHFREQ7 BIT[19:0] RW  

BP3_NOTCH8 ADDRESS 0x0430 RW
BP3_NOTCH8 RESET_VALUE 0x00000000
	BP3_NOTCHMODE8 BIT[23] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_NOTCHPOLE8 BIT[22:20] RW  
	BP3_NOTCHFREQ8 BIT[19:0] RW  

BP3_NOTCH9 ADDRESS 0x0434 RW
BP3_NOTCH9 RESET_VALUE 0x00000000
	BP3_NOTCHMODE9 BIT[23] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_NOTCHPOLE9 BIT[22:20] RW  
	BP3_NOTCHFREQ9 BIT[19:0] RW  

BP3_NOTCH10 ADDRESS 0x0438 RW
BP3_NOTCH10 RESET_VALUE 0x00000000
	BP3_NOTCHMODE10 BIT[23] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_NOTCHPOLE10 BIT[22:20] RW  
	BP3_NOTCHFREQ10 BIT[19:0] RW  

BP3_NOTCH11 ADDRESS 0x043C RW
BP3_NOTCH11 RESET_VALUE 0x00000000
	BP3_NOTCHMODE11 BIT[23] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_NOTCHPOLE11 BIT[22:20] RW  
	BP3_NOTCHFREQ11 BIT[19:0] RW  

BP3_NOTCH12 ADDRESS 0x0440 RW
BP3_NOTCH12 RESET_VALUE 0x00000000
	BP3_NOTCHMODE12 BIT[23] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_NOTCHPOLE12 BIT[22:20] RW  
	BP3_NOTCHFREQ12 BIT[19:0] RW  

BP3_EQ_COEF_REAL ADDRESS 0x0444 RW
BP3_EQ_COEF_REAL RESET_VALUE 0x00000000
	BP3_EQCOEF3I BIT[23:16] RW  
	BP3_EQCOEF2I BIT[15:8] RW  
	BP3_EQCOEF1I BIT[7:0] RW  

BP3_EQ_COEF_IMAG ADDRESS 0x0448 RW
BP3_EQ_COEF_IMAG RESET_VALUE 0x00000000
	BP3_EQCOEF3Q BIT[23:16] RW  
	BP3_EQCOEF2Q BIT[15:8] RW  
	BP3_EQCOEF1Q BIT[7:0] RW  

BP3_L2_EQ_COEF_REAL ADDRESS 0x044C R
BP3_L2_EQ_COEF_REAL RESET_VALUE 0x00000000
	BP3_L2_EQCOEF3I BIT[23:16] R   NO_CSR_TEST
	BP3_L2_EQCOEF2I BIT[15:8] R   NO_CSR_TEST
	BP3_L2_EQCOEF1I BIT[7:0] R   NO_CSR_TEST

BP3_L2_EQ_COEF_IMAG ADDRESS 0x0450 R
BP3_L2_EQ_COEF_IMAG RESET_VALUE 0x00000000
	BP3_L2_EQCOEF3Q BIT[23:16] R   NO_CSR_TEST
	BP3_L2_EQCOEF2Q BIT[15:8] R   NO_CSR_TEST
	BP3_L2_EQCOEF1Q BIT[7:0] R   NO_CSR_TEST

BP3_SCH_MODE ADDRESS 0x0454 RW
BP3_SCH_MODE RESET_VALUE 0x00000000
	BP3_L2_CX20_MODE BIT[13] R   NO_CSR_TEST
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_L1_CX20_MODE BIT[12] R   NO_CSR_TEST
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_SCH12_MODE BIT[11] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_SCH11_MODE BIT[10] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_SCH10_MODE BIT[9] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_SCH9_MODE BIT[8] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_SCH8_MODE BIT[7] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_SCH7_MODE BIT[6] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_SCH6_MODE BIT[5] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_SCH5_MODE BIT[4] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_SCH4_MODE BIT[3] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_SCH3_MODE BIT[2] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_SCH2_MODE BIT[1] RW  
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_SCH1_MODE BIT[0] RW  
		OFF VALUE 0x0
		ON VALUE 0x1

BP3_SCH1_FREQ ADDRESS 0x0458 RW
BP3_SCH1_FREQ RESET_VALUE 0x00000000
	BP3_SCH1_FREQ BIT[31:0] RW  

BP3_SCH2_FREQ ADDRESS 0x045C RW
BP3_SCH2_FREQ RESET_VALUE 0x00000000
	BP3_SCH2_FREQ BIT[31:0] RW  

BP3_SCH3_FREQ ADDRESS 0x0460 RW
BP3_SCH3_FREQ RESET_VALUE 0x00000000
	BP3_SCH3_FREQ BIT[31:0] RW  

BP3_SCH4_FREQ ADDRESS 0x0464 RW
BP3_SCH4_FREQ RESET_VALUE 0x00000000
	BP3_SCH4_FREQ BIT[31:0] RW  

BP3_SCH5_FREQ ADDRESS 0x0468 RW
BP3_SCH5_FREQ RESET_VALUE 0x00000000
	BP3_SCH5_FREQ BIT[31:0] RW  

BP3_SCH6_FREQ ADDRESS 0x046C RW
BP3_SCH6_FREQ RESET_VALUE 0x00000000
	BP3_SCH6_FREQ BIT[31:0] RW  

BP3_SCH7_FREQ ADDRESS 0x0470 RW
BP3_SCH7_FREQ RESET_VALUE 0x00000000
	BP3_SCH7_FREQ BIT[31:0] RW  

BP3_SCH8_FREQ ADDRESS 0x0474 RW
BP3_SCH8_FREQ RESET_VALUE 0x00000000
	BP3_SCH8_FREQ BIT[31:0] RW  

BP3_SCH9_FREQ ADDRESS 0x0478 RW
BP3_SCH9_FREQ RESET_VALUE 0x00000000
	BP3_SCH9_FREQ BIT[31:0] RW  

BP3_SCH10_FREQ ADDRESS 0x047C RW
BP3_SCH10_FREQ RESET_VALUE 0x00000000
	BP3_SCH10_FREQ BIT[31:0] RW  

BP3_SCH11_FREQ ADDRESS 0x0480 RW
BP3_SCH11_FREQ RESET_VALUE 0x00000000
	BP3_SCH11_FREQ BIT[31:0] RW  

BP3_SCH12_FREQ ADDRESS 0x0484 RW
BP3_SCH12_FREQ RESET_VALUE 0x00000000
	BP3_SCH12_FREQ BIT[31:0] RW  

BP3_THRESH_A ADDRESS 0x0488 RW
BP3_THRESH_A RESET_VALUE 0x00000000
	BP3_THRESH_A_RSVD2 BIT[31:26] W   NO_CSR_TEST
	BP3_SCH2_THRESH BIT[25:16] RW  
	BP3_THRESH_A_RSVD1 BIT[15:10] W   NO_CSR_TEST
	BP3_SCH1_THRESH BIT[9:0] RW  

BP3_THRESH_B ADDRESS 0x048C RW
BP3_THRESH_B RESET_VALUE 0x00000000
	BP3_THRESH_B_RSVD2 BIT[31:26] W   NO_CSR_TEST
	BP3_SCH4_THRESH BIT[25:16] RW  
	BP3_THRESH_B_RSVD1 BIT[15:10] W   NO_CSR_TEST
	BP3_SCH3_THRESH BIT[9:0] RW  

BP3_THRESH_C ADDRESS 0x0490 RW
BP3_THRESH_C RESET_VALUE 0x00000000
	BP3_THRESH_C_RSVD2 BIT[31:26] W   NO_CSR_TEST
	BP3_SCH6_THRESH BIT[25:16] RW  
	BP3_THRESH_C_RSVD1 BIT[15:10] W   NO_CSR_TEST
	BP3_SCH5_THRESH BIT[9:0] RW  

BP3_THRESH_D ADDRESS 0x0494 RW
BP3_THRESH_D RESET_VALUE 0x00000000
	BP3_THRESH_D_RSVD2 BIT[31:26] W   NO_CSR_TEST
	BP3_SCH8_THRESH BIT[25:16] RW  
	BP3_THRESH_D_RSVD1 BIT[15:10] W   NO_CSR_TEST
	BP3_SCH7_THRESH BIT[9:0] RW  

BP3_THRESH_E ADDRESS 0x0498 RW
BP3_THRESH_E RESET_VALUE 0x00000000
	BP3_THRESH_E_RSVD2 BIT[31:26] W   NO_CSR_TEST
	BP3_SCH10_THRESH BIT[25:16] RW  
	BP3_THRESH_E_RSVD1 BIT[15:10] W   NO_CSR_TEST
	BP3_SCH9_THRESH BIT[9:0] RW  

BP3_THRESH_F ADDRESS 0x049C RW
BP3_THRESH_F RESET_VALUE 0x00000000
	BP3_THRESH_F_RSVD2 BIT[31:26] W   NO_CSR_TEST
	BP3_SCH12_THRESH BIT[25:16] RW  
	BP3_THRESH_F_RSVD1 BIT[15:10] W   NO_CSR_TEST
	BP3_SCH11_THRESH BIT[9:0] RW  

BP3_THRESH_G ADDRESS 0x04A0 RW
BP3_THRESH_G RESET_VALUE 0x00000000
	BP3_THRESH_G_RSVD2 BIT[31:26] W   NO_CSR_TEST
	BP3_SCH_L2_CX20_THRESH BIT[25:16] R   NO_CSR_TEST
	BP3_THRESH_G_RSVD1 BIT[15:10] W   NO_CSR_TEST
	BP3_SCH_CX20_THRESH BIT[9:0] R   NO_CSR_TEST

BP3_AMP_EST_CONFIG ADDRESS 0x04A4 RW
BP3_AMP_EST_CONFIG RESET_VALUE 0x00000000
	BP3_AMP_EST_CONFIG_RSVD3 BIT[31:22] W   NO_CSR_TEST
	BP3_L2_CX20_AMPL_EST_THRESH_SEL BIT[21] R   NO_CSR_TEST
	BP3_L2_CX20_AMPL_EST_SCALE BIT[20:16] R   NO_CSR_TEST
	BP3_AMP_EST_CONFIG_RSVD2 BIT[15:14] W   NO_CSR_TEST
	BP3_CX20_AMPL_EST_THRESH_SEL BIT[13] R   NO_CSR_TEST
	BP3_CX20_AMPL_EST_SCALE BIT[12:8] R   NO_CSR_TEST
	BP3_AMP_EST_CONFIG_RSVD1 BIT[7:6] W   NO_CSR_TEST
	BP3_AMPL_EST_THRESH_SEL BIT[5] RW  
	BP3_AMPL_EST_SCALE BIT[4:0] RW  

BP3_OUT_BLANK_CFG ADDRESS 0x04A8 RW
BP3_OUT_BLANK_CFG RESET_VALUE 0x00000000
	BP3_NULL_OUT_SEL BIT[14] RW  
		TOGGLE VALUE 0x0
		DITHER VALUE 0x1
	BP3_BLANK_NULL BIT[13] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	BP3_BLANKSIG BIT[12] RW  
	BP3_BLANKPOL5 BIT[11] RW  
	BP3_BLANKEN5 BIT[10] RW  
	BP3_BLANKPOL4 BIT[9] RW  
	BP3_BLANKEN4 BIT[8] RW  
	BP3_BLANKPOL3 BIT[7] RW  
	BP3_BLANKEN3 BIT[6] RW  
	BP3_BLANKPOL2 BIT[5] RW  
	BP3_BLANKEN2 BIT[4] RW  
	BP3_BLANKPOL1 BIT[3] RW  
	BP3_BLANKEN1 BIT[2] RW  
	BP3_BLANKPOL0 BIT[1] RW  
		POS VALUE 0x0
		NEG VALUE 0x1
	BP3_BLANKEN0 BIT[0] RW  
		OFF VALUE 0x0
		ON VALUE 0x1

BP3_SM_TEST_CFG ADDRESS 0x04AC RW
BP3_SM_TEST_CFG RESET_VALUE 0x00000000
	BP3_SM_TEST_PAT BIT[31:16] RW  
	BP3_SM_TEST_CFG_RSVD BIT[15:7] W   NO_CSR_TEST
	BP3_SM_TEST_LD_PN_SEED BIT[6] RW  
	BP3_SM_TEST_SEL BIT[5:2] RW  
	BP3_SM_TEST_CNTR_ENA BIT[1] RW   NO_CSR_TEST
	BP3_SM_TEST_ENA BIT[0] RW   NO_CSR_TEST

BP3_SCH1_AMPL_MON ADDRESS 0x04B0 R
BP3_SCH1_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH1_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP3_SCH1_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP3_SCH2_AMPL_MON ADDRESS 0x04B4 R
BP3_SCH2_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH2_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP3_SCH2_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP3_SCH3_AMPL_MON ADDRESS 0x04B8 R
BP3_SCH3_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH3_AMPLMONQ BIT[21:11] R  
	BP3_SCH3_AMPLMONI BIT[10:0] R  

BP3_SCH4_AMPL_MON ADDRESS 0x04BC R
BP3_SCH4_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH4_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP3_SCH4_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP3_SCH5_AMPL_MON ADDRESS 0x04C0 R
BP3_SCH5_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH5_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP3_SCH5_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP3_SCH6_AMPL_MON ADDRESS 0x04C4 R
BP3_SCH6_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH6_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP3_SCH6_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP3_SCH7_AMPL_MON ADDRESS 0x04C8 R
BP3_SCH7_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH7_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP3_SCH7_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP3_SCH8_AMPL_MON ADDRESS 0x04CC R
BP3_SCH8_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH8_AMPLMONQ BIT[21:11] R  
	BP3_SCH8_AMPLMONI BIT[10:0] R  

BP3_SCH9_AMPL_MON ADDRESS 0x04D0 R
BP3_SCH9_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH9_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP3_SCH9_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP3_SCH10_AMPL_MON ADDRESS 0x04D4 R
BP3_SCH10_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH10_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP3_SCH10_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP3_SCH11_AMPL_MON ADDRESS 0x04D8 R
BP3_SCH11_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH11_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP3_SCH11_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP3_SCH12_AMPL_MON ADDRESS 0x04DC R
BP3_SCH12_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH12_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP3_SCH12_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP3_SCH_CX20_AMPL_MON ADDRESS 0x04E0 R
BP3_SCH_CX20_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH_CX20_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP3_SCH_CX20_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP3_SCH_CX20_L2_AMPL_MON ADDRESS 0x04E4 R
BP3_SCH_CX20_L2_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH_CX20_L2_AMPLMONQ BIT[21:11] R   NO_CSR_TEST
	BP3_SCH_CX20_L2_AMPLMONI BIT[10:0] R   NO_CSR_TEST

BP3_PRE_AMPL_MON ADDRESS 0x04E8 R
BP3_PRE_AMPL_MON RESET_VALUE 0x00000000
	BP3_PREAMPLMONQ BIT[31:16] R  
	BP3_PREAMPLMONI BIT[15:0] R  

BP3_L2_PRE_AMPL_MON ADDRESS 0x04EC R
BP3_L2_PRE_AMPL_MON RESET_VALUE 0x00000000
	BP3_L2_PREAMPLMONQ BIT[31:16] R  
	BP3_L2_PREAMPLMONI BIT[15:0] R  

BP3_BLANK_MONITOR ADDRESS 0x04F0 R
BP3_BLANK_MONITOR RESET_VALUE 0x00000000
	BP3_BLANKMON BIT[13:0] R   NO_CSR_TEST

BP3_JAMMER_CTL1 ADDRESS 0x04F4 RW
BP3_JAMMER_CTL1 RESET_VALUE 0x00000000
	BP3_JM_T2N_RATIO BIT[29:15] RW  
	BP3_JM_NOISE_INIT BIT[14:0] RW  

BP3_JAMMER_CTL2 ADDRESS 0x04F8 RW
BP3_JAMMER_CTL2 RESET_VALUE 0x00000000
	BP3_JM_N_COUNTER BIT[30:15] RW  
	BP3_JM_DUTY_CYC_TIME BIT[14:0] RW  

BP3_JAMMER_CTL3 ADDRESS 0x04FC RW
BP3_JAMMER_CTL3 RESET_VALUE 0x00000000
	BP3_JM_IIR_POLE BIT[20:18] RW  
	BP3_JM_SCALE BIT[17:14] RW  
	BP3_JM_AVE_SAMPLES BIT[13:0] RW  

BP3_JAMMER_CTL4 ADDRESS 0x0500 RW
BP3_JAMMER_CTL4 RESET_VALUE 0x00000000
	BP3_JM_ACC_TEST BIT[4] RW  
	BP3_JM_IRQ_EN BIT[3] RW  
	BP3_JM_TAP_SEL BIT[2:1] RW  
		NF VALUE 0x0
		RESERVED1 VALUE 0x1
		RESERVED2 VALUE 0x2
		SA VALUE 0x3
	BP3_JM_START BIT[0] RW  

BP3_JAMMER_LOG1_MON ADDRESS 0x0504 R
BP3_JAMMER_LOG1_MON RESET_VALUE 0x00000000
	BP3_JM_VALID_LOG_STATUS BIT[31] R   NO_CSR_TEST
	BP3_JM_COND_FLAG_STATUS BIT[30] R   NO_CSR_TEST
	BP3_JM_MAX_NOISE_STATUS BIT[29:15] R   NO_CSR_TEST
	BP3_JM_MAX_POWER_STATUS BIT[14:0] R   NO_CSR_TEST

BP3_JAMMER_LOG2_MON ADDRESS 0x0508 R
BP3_JAMMER_LOG2_MON RESET_VALUE 0x00000000
	BP3_JM_N_LENGTH_STATUS BIT[25] R   NO_CSR_TEST
	BP3_JM_IRQ_STATUS BIT[24] R   NO_CSR_TEST
	BP3_JM_DUTY_CYC_CNT_STATUS BIT[23:0] R   NO_CSR_TEST

BP3_JAMMER_LOG3_MON ADDRESS 0x050C R
BP3_JAMMER_LOG3_MON RESET_VALUE 0x00000000
	BP3_JM_INBAND_POWER_STATUS BIT[29:15] R   NO_CSR_TEST
	BP3_JM_NOISE_POWER_STATUS BIT[14:0] R   NO_CSR_TEST

BP3_JAMMER_LOG4_MON ADDRESS 0x0510 R
BP3_JAMMER_LOG4_MON RESET_VALUE 0x00000000
	BP3_JM_N_COUNT_STATUS BIT[15:0] R   NO_CSR_TEST

BP3_PRE_NF_LOAD ADDRESS 0x0514 R
BP3_PRE_NF_LOAD RESET_VALUE 0x00000000
	BP3_PRE_NF_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP3_NF1_LOAD ADDRESS 0x0518 R
BP3_NF1_LOAD RESET_VALUE 0x00000000
	BP3_NF1_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP3_NF2_LOAD ADDRESS 0x051C R
BP3_NF2_LOAD RESET_VALUE 0x00000000
	BP3_NF2_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP3_NF3_LOAD ADDRESS 0x0520 R
BP3_NF3_LOAD RESET_VALUE 0x00000000
	BP3_NF3_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP3_NF4_LOAD ADDRESS 0x0524 R
BP3_NF4_LOAD RESET_VALUE 0x00000000
	BP3_NF4_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP3_NF5_LOAD ADDRESS 0x0528 R
BP3_NF5_LOAD RESET_VALUE 0x00000000
	BP3_NF5_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP3_NF6_LOAD ADDRESS 0x052C R
BP3_NF6_LOAD RESET_VALUE 0x00000000
	BP3_NF6_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP3_NF7_LOAD ADDRESS 0x0530 R
BP3_NF7_LOAD RESET_VALUE 0x00000000
	BP3_NF7_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP3_NF8_LOAD ADDRESS 0x0534 R
BP3_NF8_LOAD RESET_VALUE 0x00000000
	BP3_NF8_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP3_NF9_LOAD ADDRESS 0x0538 R
BP3_NF9_LOAD RESET_VALUE 0x00000000
	BP3_NF9_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP3_NF10_LOAD ADDRESS 0x053C R
BP3_NF10_LOAD RESET_VALUE 0x00000000
	BP3_NF10_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP3_NF11_LOAD ADDRESS 0x0540 R
BP3_NF11_LOAD RESET_VALUE 0x00000000
	BP3_NF11_LOAD_IN BIT[31:0] R   NO_CSR_TEST

BP3_NF12_LOAD ADDRESS 0x0544 R
BP3_NF12_LOAD RESET_VALUE 0x00000000
	BP3_NF12_LOAD_IN BIT[31:0] R   NO_CSR_TEST

WTR_SMI_MODE ADDRESS 0x0600 R
WTR_SMI_MODE RESET_VALUE 0x00000000
	SMI_SYNC BIT[9] R   NO_CSR_TEST
	SMI_SCH_BANK_SEL BIT[8:2] R   NO_CSR_TEST
	SMI_UPDATE BIT[1] R   NO_CSR_TEST
	SMI_INIT BIT[0] R   NO_CSR_TEST

WTR_SMI_SCH_MODE ADDRESS 0x0604 RW
WTR_SMI_SCH_MODE RESET_VALUE 0x00000000
	SMI_DATA_TYPE3_BANK1 BIT[27] RW   NO_CSR_TEST
	SMI_BUF_LEN3_BANK1 BIT[26] RW   NO_CSR_TEST
	SMI_DATA_TYPE2P_3_BANK1 BIT[25] RW   NO_CSR_TEST
	SMI_BUF_LEN2P_3_BANK1 BIT[24] RW   NO_CSR_TEST
	SMI_DATA_TYPE2P_2_BANK1 BIT[23] RW   NO_CSR_TEST
	SMI_BUF_LEN2P_2_BANK1 BIT[22] RW   NO_CSR_TEST
	SMI_DATA_TYPE2_3_BANK1 BIT[21] RW   NO_CSR_TEST
	SMI_BUF_LEN2_3_BANK1 BIT[20] RW   NO_CSR_TEST
	SMI_DATA_TYPE2_2_BANK1 BIT[19] RW   NO_CSR_TEST
	SMI_BUF_LEN2_2_BANK1 BIT[18] RW   NO_CSR_TEST
	SMI_DATA_TYPE1_3_BANK1 BIT[17] RW   NO_CSR_TEST
	SMI_BUF_LEN1_3_BANK1 BIT[16] RW   NO_CSR_TEST
	SMI_DATA_TYPE1_2_BANK1 BIT[15] RW   NO_CSR_TEST
	SMI_BUF_LEN1_2_BANK1 BIT[14] RW   NO_CSR_TEST
	SMI_DATA_TYPE3_BANK0 BIT[13] RW   NO_CSR_TEST
	SMI_BUF_LEN3_BANK0 BIT[12] RW   NO_CSR_TEST
	SMI_DATA_TYPE2P_3_BANK0 BIT[11] RW   NO_CSR_TEST
	SMI_BUF_LEN2P_3_BANK0 BIT[10] RW   NO_CSR_TEST
	SMI_DATA_TYPE2P_2_BANK0 BIT[9] RW   NO_CSR_TEST
	SMI_BUF_LEN2P_2_BANK0 BIT[8] RW   NO_CSR_TEST
	SMI_DATA_TYPE2_3_BANK0 BIT[7] RW   NO_CSR_TEST
	SMI_BUF_LEN2_3_BANK0 BIT[6] RW   NO_CSR_TEST
	SMI_DATA_TYPE2_2_BANK0 BIT[5] RW   NO_CSR_TEST
	SMI_BUF_LEN2_2_BANK0 BIT[4] RW   NO_CSR_TEST
	SMI_DATA_TYPE1_3_BANK0 BIT[3] RW   NO_CSR_TEST
	SMI_BUF_LEN1_3_BANK0 BIT[2] RW   NO_CSR_TEST
	SMI_DATA_TYPE1_2_BANK0 BIT[1] RW   NO_CSR_TEST
	SMI_BUF_LEN1_2_BANK0 BIT[0] RW   NO_CSR_TEST

WTR_SMI_BASEADDR1_BANK0 ADDRESS 0x0608 RW
WTR_SMI_BASEADDR1_BANK0 RESET_VALUE 0x00000000
	SMI_BASEADDR1_CX20 BIT[23:16] R   NO_CSR_TEST
	SMI_BASEADDR1_3_BANK0 BIT[15:8] RW  
	SMI_BASEADDR1_2_BANK0 BIT[7:0] RW  

WTR_SMI_BASEADDR2_BANK0 ADDRESS 0x060C R
WTR_SMI_BASEADDR2_BANK0 RESET_VALUE 0x00000000
	SMI_BASEADDR2_CX20 BIT[23:16] R   NO_CSR_TEST
	SMI_BASEADDR2_3_BANK0 BIT[15:8] R   NO_CSR_TEST
	SMI_BASEADDR2_2_BANK0 BIT[7:0] R   NO_CSR_TEST

WTR_SMI_BASEADDR3A_BANK0 ADDRESS 0x0610 RW
WTR_SMI_BASEADDR3A_BANK0 RESET_VALUE 0x00000000
	SMI_BASEADDR3_4_BANK0 BIT[31:24] RW  
	SMI_BASEADDR3_3_BANK0 BIT[23:16] RW  
	SMI_BASEADDR3_2_BANK0 BIT[15:8] RW  
	SMI_BASEADDR3_1_BANK0 BIT[7:0] RW  

WTR_SMI_BASEADDR3B_BANK0 ADDRESS 0x0614 RW
WTR_SMI_BASEADDR3B_BANK0 RESET_VALUE 0x00000000
	SMI_BASEADDR3_8_BANK0 BIT[31:24] RW  
	SMI_BASEADDR3_7_BANK0 BIT[23:16] RW  
	SMI_BASEADDR3_6_BANK0 BIT[15:8] RW  
	SMI_BASEADDR3_5_BANK0 BIT[7:0] RW  

WTR_SMI_BASEADDR3C_BANK0 ADDRESS 0x0618 RW
WTR_SMI_BASEADDR3C_BANK0 RESET_VALUE 0x00000000
	SMI_BASEADDR3_12_BANK0 BIT[31:24] RW  
	SMI_BASEADDR3_11_BANK0 BIT[23:16] RW  
	SMI_BASEADDR3_10_BANK0 BIT[15:8] RW  
	SMI_BASEADDR3_9_BANK0 BIT[7:0] RW  

WTR_SMI_BASEADDR3D ADDRESS 0x061C R
WTR_SMI_BASEADDR3D RESET_VALUE 0x00000000
	SMI_BASEADDR3_L2_CX20 BIT[15:8] R   NO_CSR_TEST
	SMI_BASEADDR3_L1_CX20 BIT[7:0] R   NO_CSR_TEST

WTR_SMI_BASEADDR4 ADDRESS 0x0620 RW
WTR_SMI_BASEADDR4 RESET_VALUE 0x00000000
	SMI_BASEADDR_PR BIT[23:16] RW  
	SMI_BASEADDR_SL BIT[15:8] RW  
	SMI_BASEADDR_BP4 BIT[7:0] R   NO_CSR_TEST

WTR_SMI_BASEADDR1_BANK1 ADDRESS 0x0624 RW
WTR_SMI_BASEADDR1_BANK1 RESET_VALUE 0x00000000
	SMI_BASEADDR1_3_BANK1 BIT[15:8] RW  
	SMI_BASEADDR1_2_BANK1 BIT[7:0] RW  

WTR_SMI_BASEADDR2_BANK1 ADDRESS 0x0628 R
WTR_SMI_BASEADDR2_BANK1 RESET_VALUE 0x00000000
	SMI_BASEADDR2_3_BANK1 BIT[15:8] R   NO_CSR_TEST
	SMI_BASEADDR2_2_BANK1 BIT[7:0] R   NO_CSR_TEST

WTR_SMI_BASEADDR3A_BANK1 ADDRESS 0x062C RW
WTR_SMI_BASEADDR3A_BANK1 RESET_VALUE 0x00000000
	SMI_BASEADDR3_4_BANK1 BIT[31:24] RW  
	SMI_BASEADDR3_3_BANK1 BIT[23:16] RW  
	SMI_BASEADDR3_2_BANK1 BIT[15:8] RW  
	SMI_BASEADDR3_1_BANK1 BIT[7:0] RW  

WTR_SMI_BASEADDR3B_BANK1 ADDRESS 0x0630 RW
WTR_SMI_BASEADDR3B_BANK1 RESET_VALUE 0x00000000
	SMI_BASEADDR3_8_BANK1 BIT[31:24] RW  
	SMI_BASEADDR3_7_BANK1 BIT[23:16] RW  
	SMI_BASEADDR3_6_BANK1 BIT[15:8] RW  
	SMI_BASEADDR3_5_BANK1 BIT[7:0] RW  

WTR_SMI_BASEADDR3C_BANK1 ADDRESS 0x0634 RW
WTR_SMI_BASEADDR3C_BANK1 RESET_VALUE 0x00000000
	SMI_BASEADDR3_12_BANK1 BIT[31:24] RW  
	SMI_BASEADDR3_11_BANK1 BIT[23:16] RW  
	SMI_BASEADDR3_10_BANK1 BIT[15:8] RW  
	SMI_BASEADDR3_9_BANK1 BIT[7:0] RW  

WTR_SMI_BASEADDR2P ADDRESS 0x0638 R
WTR_SMI_BASEADDR2P RESET_VALUE 0x00000000
	SMI_BASEADDR2P_3_BANK1 BIT[31:24] R   NO_CSR_TEST
	SMI_BASEADDR2P_2_BANK1 BIT[23:16] R   NO_CSR_TEST
	SMI_BASEADDR2P_3_BANK0 BIT[15:8] R   NO_CSR_TEST
	SMI_BASEADDR2P_2_BANK0 BIT[7:0] R   NO_CSR_TEST

PR_READ_CTL ADDRESS 0x0680 RW
PR_READ_CTL RESET_VALUE 0x00000004
	PR_READ_ENABLE BIT[31] RW  
	PR_READ_COMPRESSION_MODE BIT[30] RW  
	PR_READ_RSVD BIT[29:9] W   NO_CSR_TEST
	PR_READ_RATE BIT[8:0] RW  

PR_GNSS_RTC_READ_CTL ADDRESS 0x0684 RW
PR_GNSS_RTC_READ_CTL RESET_VALUE 0x00000FFF
	PR_GNSS_RTC_READ_ENABLE BIT[31] RW  
	PR_GNSS_RTC_READ_RSVD BIT[30:16] W   NO_CSR_TEST
	PR_GNSS_RTC_READ_RATE BIT[15:0] RW  

PR_SW_TRIGGER ADDRESS 0x0688 W
PR_SW_TRIGGER RESET_VALUE 0x00000000
	PR_SW_TRIGGER_ENABLE BIT[0] W   NO_CSR_TEST

PR_EVENT_READ_CTL ADDRESS 0x068C RW
PR_EVENT_READ_CTL RESET_VALUE 0x00000000
	PR_EVENT_RD_CTL_RSVD BIT[31:1] W   NO_CSR_TEST
	PR_EVENT_READ_ENABLE BIT[0] RW  

PR_READ_LIST_0 ADDRESS 0x0690 RW
PR_READ_LIST_0 RESET_VALUE 0x0007FFFF
	PR_READ_LIST_0 BIT[31:0] RW  

PR_READ_LIST_1 ADDRESS 0x0694 RW
PR_READ_LIST_1 RESET_VALUE 0x00000000
	PR_READ_LIST_1 BIT[31:0] RW  

PR_READ_LIST_2 ADDRESS 0x0698 RW
PR_READ_LIST_2 RESET_VALUE 0x00000000
	PR_READ_LIST_2 BIT[31:0] RW  

PR_READ_LIST_3 ADDRESS 0x069C RW
PR_READ_LIST_3 RESET_VALUE 0x00000000
	PR_READ_LIST_3 BIT[31:0] RW  

STMR_BLANK_ENA ADDRESS 0x06C0 RW
STMR_BLANK_ENA RESET_VALUE 0x00000000
	STMR_BLANK_ENA BIT[5:0] RW  

STMR_BLANKn_ON(n):(0)-(5) ARRAY 0x000006C4+0x4*n
STMR_BLANK0_ON ADDRESS 0x06C4 RW
STMR_BLANK0_ON RESET_VALUE 0x00000000
	STMR_BLANK_ON BIT[23:0] RW  

STMR_BLANKn_OFF(n):(0)-(5) ARRAY 0x000006DC+0x4*n
STMR_BLANK0_OFF ADDRESS 0x06DC RW
STMR_BLANK0_OFF RESET_VALUE 0x00000000
	STMR_BLANK_OFF BIT[23:0] RW  

STMR_BLANK_STATUS ADDRESS 0x06F4 R
STMR_BLANK_STATUS RESET_VALUE 0x00000000
	STMR_BLANK BIT[17:12] R  
	STMR_BLANK_OFF_ENABLE BIT[11:6] R  
	STMR_BLANK_ON_ENABLE BIT[5:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_NAV_SS.NAV_BASE_REGS.NAV_TOP_BASE (level 4)
----------------------------------------------------------------------------------------
nav_top_base MODULE OFFSET=MSS_TOP+0x00201900 MAX=MSS_TOP+0x00201FFF APRE=MSS_ SPRE=MSS_

NAV_CLK_STMR_XO_CLK_BCR ADDRESS 0x0110 RW
NAV_CLK_STMR_XO_CLK_BCR RESET_VALUE 0x00000000
	NC_STMR_XO_CLK_ARES BIT[0] RW  

NAV_CLK_CORE_CLK_BCR ADDRESS 0x0114 RW
NAV_CLK_CORE_CLK_BCR RESET_VALUE 0x00000000
	NC_CORE_CLK_ARES BIT[0] RW  

NAV_CLK_DMA_CLK_BCR ADDRESS 0x0118 RW
NAV_CLK_DMA_CLK_BCR RESET_VALUE 0x00000000
	NC_DMA_CLK_ARES BIT[0] RW  

NAV_CLK_CP_CLK_BCR ADDRESS 0x011C RW
NAV_CLK_CP_CLK_BCR RESET_VALUE 0x00000000
	NC_CP_CLK_ARES BIT[0] RW  

NAV_CLK_DP_CLK_BCR ADDRESS 0x0120 RW
NAV_CLK_DP_CLK_BCR RESET_VALUE 0x00000000
	NC_DP_CLK_ARES BIT[0] RW  

NAV_CLK_XO_GDSC_CLK_BCR ADDRESS 0x0128 RW
NAV_CLK_XO_GDSC_CLK_BCR RESET_VALUE 0x00000000
	NC_XO_GDSC_CLK_ARES BIT[0] RW  

WTR_NAV_CLK_BP1_CLK_BCR ADDRESS 0x0130 RW
WTR_NAV_CLK_BP1_CLK_BCR RESET_VALUE 0x00000000
	NC_BP1_CLK_ARES BIT[0] RW  

WTR_NAV_CLK_BP3_CLK_BCR ADDRESS 0x0138 RW
WTR_NAV_CLK_BP3_CLK_BCR RESET_VALUE 0x00000000
	NC_BP3_CLK_ARES BIT[0] RW  

WTR_NAV_CLK_ADC_CLK_BCR ADDRESS 0x0140 RW
WTR_NAV_CLK_ADC_CLK_BCR RESET_VALUE 0x00000000
	NC_ADC_CLK_ARES BIT[0] RW  

WTR_NAV_CLK_NAV_CLK_BCR ADDRESS 0x0144 RW
WTR_NAV_CLK_NAV_CLK_BCR RESET_VALUE 0x00000000
	NC_NAV_CLK_ARES BIT[0] RW  

WTR_NAV_CLK_ADC_RET_CLK_BCR ADDRESS 0x0148 RW
WTR_NAV_CLK_ADC_RET_CLK_BCR RESET_VALUE 0x00000000
	NC_ADC_RET_CLK_ARES BIT[0] RW  

NAV_CLK_STMR_XO_CLK_CBCR ADDRESS 0x014C RW
NAV_CLK_STMR_XO_CLK_CBCR RESET_VALUE 0x80000000
	NC_STMR_XO_CLK_OFF BIT[31] R  
	NC_STMR_XO_CLK_ENABLE BIT[0] RW  

NAV_CLK_CORE_CLK_CBCR ADDRESS 0x0150 RW
NAV_CLK_CORE_CLK_CBCR RESET_VALUE 0x80000000
	NC_CORE_CLK_OFF BIT[31] R  
	NC_CORE_CLK_FORCE_MEM_CORE_ON BIT[12] W  
	NC_CORE_CLK_FORCE_MEM_PERIPH_ON BIT[11] W  
	NC_CORE_CLK_FORCE_MEM_PERIPH_OFF BIT[10] W  
	NC_CORE_CLK_WAKEUP BIT[9:6] W  
	NC_CORE_CLK_SLEEP BIT[5:2] W  
	NC_CORE_CLK_ENABLE BIT[0] RW  

NAV_CLK_DMA_CLK_CBCR ADDRESS 0x0154 RW
NAV_CLK_DMA_CLK_CBCR RESET_VALUE 0x80000000
	NC_DMA_CLK_OFF BIT[31] R  
	NC_DMA_CLK_ENABLE BIT[0] RW  

NAV_CLK_CP_CLK_CBCR ADDRESS 0x0158 RW
NAV_CLK_CP_CLK_CBCR RESET_VALUE 0x80000000
	NC_CP_CLK_OFF BIT[31] R  
	NC_CP_CLK_ENABLE BIT[0] RW  

NAV_CLK_DP_CLK_CBCR ADDRESS 0x015C RW
NAV_CLK_DP_CLK_CBCR RESET_VALUE 0x80000000
	NC_DP_CLK_OFF BIT[31] R  
	NC_DP_CLK_ENABLE BIT[0] RW  

WTR_NAV_CLK_BP1_CLK_CBCR ADDRESS 0x0168 RW
WTR_NAV_CLK_BP1_CLK_CBCR RESET_VALUE 0x80000000
	NC_BP1_CLK_OFF BIT[31] R  
	NC_BP1_CLK_ENABLE BIT[0] RW  

WTR_NAV_CLK_BP3_CLK_CBCR ADDRESS 0x0170 RW
WTR_NAV_CLK_BP3_CLK_CBCR RESET_VALUE 0x80000000
	NC_BP3_CLK_OFF BIT[31] R  
	NC_BP3_CLK_ENABLE BIT[0] RW  

WTR_NAV_CLK_ADC_CLK_CBCR ADDRESS 0x0178 RW
WTR_NAV_CLK_ADC_CLK_CBCR RESET_VALUE 0x80000000
	NC_ADC_CLK_OFF BIT[31] R  
	NC_ADC_CLK_ENABLE BIT[0] RW  

WTR_NAV_CLK_CORE_CLK_CBCR ADDRESS 0x017C RW
WTR_NAV_CLK_CORE_CLK_CBCR RESET_VALUE 0x80000000
	NC_CORE_CLK_OFF BIT[31] R  
	NC_CORE_CLK_ENABLE BIT[0] RW  

WTR_NAV_CLK_ADC_RET_CLK_CBCR ADDRESS 0x0180 RW
WTR_NAV_CLK_ADC_RET_CLK_CBCR RESET_VALUE 0x80000000
	NC_ADC_RET_CLK_OFF BIT[31] R  
	NC_ADC_RET_CLK_ENABLE BIT[0] RW  

ADC_FIFO_RESET ADDRESS 0x0184 RW
ADC_FIFO_RESET RESET_VALUE 0x80000000
	ADC_FIFO_EMPTY_STATUS BIT[31] R  
	ADC_FIFO_SYNC_RST BIT[0] RW  

NAV_CLK_TEST_DBG_CONFIG ADDRESS 0x018C RW
NAV_CLK_TEST_DBG_CONFIG RESET_VALUE 0x00000880
	WTR_AHB2AHB_HMEMTYPE BIT[14:12] RW  
	WTR_AHB2AHB_POST_EN BIT[11] RW  
	BB_AHB2AHB_HMEMTYPE BIT[10:8] RW  
	BB_AHB2AHB_POST_EN BIT[7] RW  
	RESERVE_6 BIT[6] RW  
	AXI_SNOC_TEST_BUS_SEL BIT[5:3] RW  
	GLOBAL_TEST_BUS_SEL BIT[2:0] RW  

NAV_CLK_GDS ADDRESS 0x0190 RW NO_CSR_TEST
NAV_CLK_GDS RESET_VALUE 0x00000001
	NC_GDS_PD_STATUS BIT[31] R  
	NC_GDS_GDSC_STATE BIT[30:27] R  
	NC_GDS_DLY_ENRESTUP BIT[23:20] RW  
	NC_GDS_DLY_ENFEWUP BIT[19:16] RW  
	NC_GDS_DLY_DISABLECLK BIT[15:12] RW  
	NC_GDS_RETAIN_FF_ENABLE BIT[11] RW  
	NC_GDS_RESTORE BIT[10] RW  
	NC_GDS_SAVE BIT[9] RW  
	NC_GDS_RETAIN BIT[8] RW  
	NC_GDS_ENR_SW BIT[7] RW  
	NC_GDS_ENF_SW BIT[6] RW  
	NC_GDS_CLAMP_IO_SW BIT[5] RW  
	NC_GDS_CLK_DISABLE BIT[4] RW  
	NC_GDS_ARES_SW BIT[3] RW  
	NC_GDS_SW_OVERRIDE BIT[2] RW  
	NC_GDS_HW_CONTROL BIT[1] RW  
	NC_GDS_COLLAPSE_EN_SW BIT[0] RW  

NAV_CLK_MISC ADDRESS 0x0194 RW
NAV_CLK_MISC RESET_VALUE 0x00000000
	GDSC_ARES_DISTRIBUTION_DIS BIT[6] RW  
	NC_INVERT_PPS BIT[5] RW  
	NC_SLP_TO_PPS BIT[4] RW  
	NC_DBG_CLK_SEL BIT[3:0] RW  
		OFF VALUE 0x0
		BB_MAIN VALUE 0x1
		XO_STMR VALUE 0x2
		XO_SRC VALUE 0x3
		WTR_MAIN VALUE 0x4
		ADC_RET_CLK VALUE 0x5

NAV_CLK_IPCAT ADDRESS 0x0198 R
NAV_CLK_IPCAT RESET_VALUE 0x94010030
	MAJOR BIT[31:28] R   NO_CSR_TEST
	MINOR BIT[27:12] R   NO_CSR_TEST
	STEP BIT[11:0] R   NO_CSR_TEST

NAV_CLK_AXI_BRIDGE_STATUS ADDRESS 0x019C R
NAV_CLK_AXI_BRIDGE_STATUS RESET_VALUE 0x00000000
	SNOC_BRIDGE_S_AXI_BUSY BIT[1] R   NO_CSR_TEST
	NAV_SNOC_BRIDGE_M_AHB_BUSY BIT[0] R   NO_CSR_TEST

NAV_CLK_STATUS ADDRESS 0x01A0 R
NAV_CLK_STATUS RESET_VALUE 0x00000F80
	NC_GDS_PD_STATE BIT[31] R  
	XO_CLK_SRC_ACTIVE BIT[26] R  
	NC_STMR_XO_CLK_OFF BIT[11] R  
	NC_CORE_CLK_OFF BIT[10] R  
	NC_DMA_CLK_OFF BIT[9] R  
	NC_CP_CLK_OFF BIT[8] R  
	NC_DP_CLK_OFF BIT[7] R  

NAV_CLK_MASTER_QSB_SIDEBAND ADDRESS 0x01AC RW
NAV_CLK_MASTER_QSB_SIDEBAND RESET_VALUE 0x00000000
	AUATTR BIT[28] RW  
	ASCID BIT[27:23] RW  
	ACACHEOTYPE BIT[22:19] RW  
	ACGRANULEFILLONLY BIT[18] RW  
	ATRANSIENT BIT[17] RW  
	ARDBEATTNDXEN BIT[16] RW  
	ANOALLOCATE BIT[15] RW  
	APROTNS BIT[14] RW  
	AOOOWR BIT[13] RW  
	AOOORD BIT[12] RW  
	AINNERCACHEABLE BIT[10] RW  
	ASHARED BIT[9] RW  
	AWRITETHROUGH BIT[8] RW  
	AREQPRIORITYLVL BIT[7:6] RW  
	AREQPRIORITY BIT[5:4] RW  
	ADEVICETYPE BIT[3:2] RW  
	ADEVICE BIT[1] RW  
	ACACHABLE BIT[0] RW  

NAV_CLK_QDSS_TESTBUS ADDRESS 0x01F8 R NO_CSR_TEST
NAV_CLK_QDSS_TESTBUS RESET_VALUE 0x00000000
	QDSS_TESTBUS BIT[31:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MSS_NAV_SS.NAV_BASE_REGS.NAV_BB_BASE (level 4)
----------------------------------------------------------------------------------------
nav_bb_base MODULE OFFSET=MSS_TOP+0x00202000 MAX=MSS_TOP+0x002C7FFF APRE=MSS_ SPRE=MSS_

CP_START ADDRESS 0x1300 RW
CP_START RESET_VALUE 0x00000000
	CP_SWITCH_MEM BIT[17] RW  
	CP_RESULT_MEM_ADDR BIT[16:2] RW  
	CP_BLANK BIT[1] RW  
	CP_START BIT[0] RW  

CP_CONFIG1 ADDRESS 0x1304 RW
CP_CONFIG1 RESET_VALUE 0x00000000
	CP_SMI_START_BANK_SEL BIT[26] RW  
	CP_NR_CORRS BIT[25:20] RW  
	CP_DATA_BIT BIT[19] RW  
	CP_PILOT_BIT BIT[18] RW  
	CP_RESULT_BITS BIT[17] RW  
		FOUR VALUE 0x0
		EIGHT VALUE 0x1
	CP_SAT_BITS BIT[16] RW  
		FOUR VALUE 0x0
		EIGHT VALUE 0x1
	CP_SCALE BIT[15:12] RW  
	CP_FINE_SCALE BIT[11] RW  
	CP_SUBCH BIT[10:7] RW  
		N1 VALUE 0x1
		N2 VALUE 0x2
		N3 VALUE 0x3
		N4 VALUE 0x4
		N5 VALUE 0x5
		N6 VALUE 0x6
		N7 VALUE 0x7
		N8 VALUE 0x8
		N9 VALUE 0x9
		N10 VALUE 0xA
		N11 VALUE 0xB
		N12 VALUE 0xC
	CP_CH BIT[6:5] RW  
		N1 VALUE 0x0
		N2 VALUE 0x1
		N3 VALUE 0x2
		N4 VALUE 0x3
	CP_MODE BIT[4:0] RW  
		OFF VALUE 0x00
		L1_1 VALUE 0x01
		L1_2 VALUE 0x02
		L1_20 VALUE 0x03
		L1_NU4_20 VALUE 0x04
		L1_NU8_20 VALUE 0x05
		R1_1 VALUE 0x06
		R1_2 VALUE 0x07
		L1C_D_4 VALUE 0x08
		L1C_P_4 VALUE 0x09
		L1C_DP_4 VALUE 0x0A
		L1C_P_24 VALUE 0x0B
		E1_B_4 VALUE 0x0C
		E1_C_4 VALUE 0x0D
		E1_BC_4 VALUE 0x0E
		E1_B_24 VALUE 0x0F
		E1_C_24 VALUE 0x10
		L2C_M_2 VALUE 0x11
		L2C_L_2 VALUE 0x12
		L2C_ML_2 VALUE 0x13
		L5_I_2 VALUE 0x14
		L5_Q_2 VALUE 0x15
		E5A_I_2 VALUE 0x16
		E5A_Q_2 VALUE 0x17
		B1_1 VALUE 0x18
		B1_2 VALUE 0x19

CP_CONFIG2 ADDRESS 0x1308 RW
CP_CONFIG2 RESET_VALUE 0x00000000
	CP_TESTSEL BIT[17:16] RW  
		OFF VALUE 0x0
		P1 VALUE 0x1
		P2 VALUE 0x2
		P3 VALUE 0x3
	CP_SI_BYPASS BIT[15] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	CP_FC_BYPASS BIT[14] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	CP_CONSTCODE BIT[13:12] RW  
		NO VALUE 0x0
		ONE VALUE 0x1
		ZERO VALUE 0x2
		NO2 VALUE 0x3
	CP_ALPHA BIT[11:10] RW  
		POS1 VALUE 0x0
		NEG1 VALUE 0x1
		POSJ VALUE 0x2
		NEGJ VALUE 0x3
	CP_L2EVEN BIT[9] RW  
		EVEN VALUE 0x0
		ODD VALUE 0x1
	CP_CD_ENABLE BIT[8] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	CP_CD_CORR_OFFSET BIT[7:0] RW  

CP_SAMPLE_INDEX ADDRESS 0x130C RW
CP_SAMPLE_INDEX RESET_VALUE 0x00000000
	CP_FIRST_INDEX BIT[18:2] RW  
	CP_DELAY BIT[1:0] RW  

CP_PHASE ADDRESS 0x1310 RW
CP_PHASE RESET_VALUE 0x00000000
	CP_PHASE BIT[23:0] RW  

CP_FREQ ADDRESS 0x1314 RW
CP_FREQ RESET_VALUE 0x00000000
	CP_FREQ BIT[23:0] RW  

CP_DATA_SEED ADDRESS 0x1318 RW
CP_DATA_SEED RESET_VALUE 0x00000000
	CP_DATA_SEED BIT[26:0] RW  

CP_PILOT_SEED ADDRESS 0x131C RW
CP_PILOT_SEED RESET_VALUE 0x00000000
	CP_PILOT_SEED BIT[26:0] RW  

CP_CODE_INDEX ADDRESS 0x1320 RW
CP_CODE_INDEX RESET_VALUE 0x00000000
	CP_FIRST_CODE BIT[16:0] RW  

CP_BUF2_BASE_ADDR ADDRESS 0x133C RW
CP_BUF2_BASE_ADDR RESET_VALUE 0x00000000
	CP_BUF2_BASE_ADDR BIT[7:0] RW  

CP_STATUS ADDRESS 0x1340 R
CP_STATUS RESET_VALUE 0x00000002
	CP_ACTIVE BIT[2] R   NO_CSR_TEST
	CP_READY BIT[1] R   NO_CSR_TEST
	CP_ERROR BIT[0] R   NO_CSR_TEST

CCP_IND_WORDS_NEEDED ADDRESS 0x0300 RW
CCP_IND_WORDS_NEEDED RESET_VALUE 0x00000000
	CCP_IND_WORDS_NEEDED BIT[7:0] RW  

CCP_DIR_WORDS_NEEDED ADDRESS 0x0304 RW
CCP_DIR_WORDS_NEEDED RESET_VALUE 0x00000000
	CCP_DIR_WORDS_NEEDED BIT[7:0] RW  

CCP_IND_MOVE_SIZE_RMM ADDRESS 0x0308 RW
CCP_IND_MOVE_SIZE_RMM RESET_VALUE 0x00000000
	CCP_IND_MOVE_SIZE BIT[7:0] RW  

CCP_DIR_MOVE_SIZE_RMM ADDRESS 0x030C RW
CCP_DIR_MOVE_SIZE_RMM RESET_VALUE 0x00000000
	CCP_DIR_MOVE_SIZE BIT[11:0] RW  

CCP_IND_MOVE_REQ ADDRESS 0x0310 RW
CCP_IND_MOVE_REQ RESET_VALUE 0x00000000
	CCP_SKIP BIT[1] RW  
	CCP_IND_MOVE_REQ BIT[0] RW  

CCP_DIR_MOVE_REQ ADDRESS 0x0314 RW
CCP_DIR_MOVE_REQ RESET_VALUE 0x00000000
	CCP_DIR_MOVE_REQ BIT[0] RW  

CCP_CP_CLKEN ADDRESS 0x0318 RW
CCP_CP_CLKEN RESET_VALUE 0x00000000
	CCP_CP_COR_A_EN BIT[2] RW  
	CCP_CP_A_CLKEN BIT[1] RW  
	CCP_CP_CLKEN BIT[0] RW  

CCP_IND_INIT ADDRESS 0x031C RW
CCP_IND_INIT RESET_VALUE 0x00000000
	CCP_IND_INIT BIT[0] RW  

CCP_DIR_INIT ADDRESS 0x0320 RW
CCP_DIR_INIT RESET_VALUE 0x00000000
	CCP_DIR_INIT BIT[0] RW  

CCP_TARGET_RTC ADDRESS 0x0324 RW
CCP_TARGET_RTC RESET_VALUE 0x00000000
	CCP_TARGET_RTC BIT[19:0] RW  

CCP_BREAKPOINT ADDRESS 0x0328 RW
CCP_BREAKPOINT RESET_VALUE 0x00000000
	CCP_BRKPNT_SET BIT[16] RW  
	CCP_BREAK_CNTR BIT[15:0] RW  

CCP_BREAK_STATE ADDRESS 0x032C R
CCP_BREAK_STATE RESET_VALUE 0x00000000
	CCP_BREAK_INT_STATE_SRC BIT[4:2] R   NO_CSR_TEST
	CCP_INT_STATE BIT[1] R   NO_CSR_TEST
	CCP_HALT_STATE BIT[0] R   NO_CSR_TEST

CCP_PROG_STATUS ADDRESS 0x0330 R
CCP_PROG_STATUS RESET_VALUE 0x00F00000
	CCP_FLAG_DIR_BUF_READY BIT[23] R   NO_CSR_TEST
	CCP_FLAG_IND_BUF_READY BIT[22] R   NO_CSR_TEST
	CCP_FLAG_RTC BIT[21] R   NO_CSR_TEST
	CCP_FLAG_CP_READY BIT[20] R   NO_CSR_TEST
	CCP_FLAG_C BIT[19] R   NO_CSR_TEST
	CCP_FLAG_N BIT[18] R   NO_CSR_TEST
	CCP_FLAG_V BIT[17] R   NO_CSR_TEST
	CCP_FLAG_Z BIT[16] R   NO_CSR_TEST
	CCP_PC BIT[10:0] R   NO_CSR_TEST

CCP_G10_STATUS ADDRESS 0x0334 R
CCP_G10_STATUS RESET_VALUE 0x00000000
	CCP_G1 BIT[31:16] R   NO_CSR_TEST
	CCP_G0 BIT[15:0] R   NO_CSR_TEST

CCP_G32_STATUS ADDRESS 0x0338 R
CCP_G32_STATUS RESET_VALUE 0x00000000
	CCP_G3 BIT[31:16] R   NO_CSR_TEST
	CCP_G2 BIT[15:0] R   NO_CSR_TEST

CCP_G54_STATUS ADDRESS 0x033C R
CCP_G54_STATUS RESET_VALUE 0x00000000
	CCP_G5 BIT[31:16] R   NO_CSR_TEST
	CCP_G4 BIT[15:0] R   NO_CSR_TEST

CCP_G76_STATUS ADDRESS 0x0340 R
CCP_G76_STATUS RESET_VALUE 0x00000000
	CCP_G7 BIT[31:16] R   NO_CSR_TEST
	CCP_G6 BIT[15:0] R   NO_CSR_TEST

CCP_G98_STATUS ADDRESS 0x0344 R
CCP_G98_STATUS RESET_VALUE 0x00000000
	CCP_G9 BIT[31:16] R   NO_CSR_TEST
	CCP_G8 BIT[15:0] R   NO_CSR_TEST

CCP_GBA_STATUS ADDRESS 0x0348 R
CCP_GBA_STATUS RESET_VALUE 0x00000000
	CCP_GB BIT[31:16] R   NO_CSR_TEST
	CCP_GA BIT[15:0] R   NO_CSR_TEST

CCP_GDC_STATUS ADDRESS 0x034C R
CCP_GDC_STATUS RESET_VALUE 0x00000000
	CCP_GD BIT[31:16] R   NO_CSR_TEST
	CCP_GC BIT[15:0] R   NO_CSR_TEST

CCP_P10_STATUS ADDRESS 0x0350 R
CCP_P10_STATUS RESET_VALUE 0x00000000
	CCP_P1 BIT[31:16] R   NO_CSR_TEST
	CCP_P0 BIT[15:0] R   NO_CSR_TEST

CCP_P2_STATUS ADDRESS 0x0354 R
CCP_P2_STATUS RESET_VALUE 0x00000000
	CCP_P2 BIT[15:0] R   NO_CSR_TEST

CCP_GNSS_RTC_STATUS ADDRESS 0x0358 R
CCP_GNSS_RTC_STATUS RESET_VALUE 0x00000000
	CCP_GNSS_RTC BIT[31:0] R   NO_CSR_TEST

CCP_RMM_IND_1_STATUS ADDRESS 0x035C R
CCP_RMM_IND_1_STATUS RESET_VALUE 0x00000000
	CCP_RMM_IND_SPACE_AVAILABLE BIT[14:0] R   NO_CSR_TEST

CCP_RMM_IND_2_STATUS ADDRESS 0x0360 R
CCP_RMM_IND_2_STATUS RESET_VALUE 0x00000000
	CCP_RMM_IND_LPC BIT[31:30] R   NO_CSR_TEST
	CCP_RMM_IND_LAST_WORD_READ BIT[29:15] R   NO_CSR_TEST
	CCP_RMM_IND_LAST_WORD_WRITTEN BIT[14:0] R   NO_CSR_TEST

CCP_RMM_DIR_1_STATUS ADDRESS 0x0364 R
CCP_RMM_DIR_1_STATUS RESET_VALUE 0x00010D00
	CCP_RMM_DIR_MS_FIFO_EMPTY BIT[16] R   NO_CSR_TEST
	CCP_RMM_DIR_MS_FIFO_FULL BIT[15] R   NO_CSR_TEST
	CCP_RMM_DIR_SPACE_AVAILABLE BIT[14:0] R   NO_CSR_TEST

CCP_RMM_DIR_2_STATUS ADDRESS 0x0368 R
CCP_RMM_DIR_2_STATUS RESET_VALUE 0x00000000
	CCP_RMM_DIR_LPC BIT[31:30] R   NO_CSR_TEST
	CCP_RMM_DIR_LAST_WORD_READ BIT[29:15] R   NO_CSR_TEST
	CCP_RMM_DIR_LAST_WORD_WRITTEN BIT[14:0] R   NO_CSR_TEST

CCP_IND_TEST_MOVE ADDRESS 0x036C RW
CCP_IND_TEST_MOVE RESET_VALUE 0x00000000
	CCP_IND_TEST_MOVE_PULSE BIT[1] RW  
	CCP_IND_TEST_MOVE_SEL BIT[0] RW  

CCP_DIR_TEST_MOVE ADDRESS 0x0370 RW
CCP_DIR_TEST_MOVE RESET_VALUE 0x00000000
	CCP_DIR_TEST_MOVE_PULSE BIT[1] RW  
	CCP_DIR_TEST_MOVE_SEL BIT[0] RW  

CCP_SM_CH_BANK ADDRESS 0x0374 RW
CCP_SM_CH_BANK RESET_VALUE 0x00000000
	CCP_SM_CH BIT[6:5] RW  
	CCP_SM_SUBCH BIT[4:1] RW  
	CCP_SM_BANK BIT[0] RW  

CCP_SM_BUF_LEN_STATUS ADDRESS 0x0378 R
CCP_SM_BUF_LEN_STATUS RESET_VALUE 0x00000000
	CCP_SM_BUF_LEN BIT[0] R   NO_CSR_TEST

CCP_SM_CUR_BUF_LEN_STATUS ADDRESS 0x037C R
CCP_SM_CUR_BUF_LEN_STATUS RESET_VALUE 0x00000000
	CCP_SM_CUR_BUF_LEN BIT[0] R   NO_CSR_TEST

CCP_SM_CUR_BANK_STATUS ADDRESS 0x0380 R
CCP_SM_CUR_BANK_STATUS RESET_VALUE 0x00000000
	CCP_SM_CUR_BANK BIT[0] R   NO_CSR_TEST

CCP_SM_TEST_MUX ADDRESS 0x0384 RW
CCP_SM_TEST_MUX RESET_VALUE 0x00000000
	CCP_SM_BUF_LEN_VAL BIT[3] RW  
	CCP_SM_CUR_BUF_LEN_VAL BIT[2] RW  
	CCP_SM_CUR_BANK_VAL BIT[1] RW  
	CCP_SM_TEST_SEL BIT[0] RW  

CCP_STMR_RTC_STATUS ADDRESS 0x0388 R
CCP_STMR_RTC_STATUS RESET_VALUE 0x00000000
	CCP_SMTR_RTC BIT[23:0] R  

CCP_IRQ_GEN ADDRESS 0x038C RW
CCP_IRQ_GEN RESET_VALUE 0x00000000
	CCP_IRQ_GEN_EN BIT[8] RW  
	CCP_IRQ_GEN BIT[7:0] RW  

CCP_GPIO_TO_DCP ADDRESS 0x0390 RW
CCP_GPIO_TO_DCP RESET_VALUE 0x00000000
	CCP_GPIO_TO_DCP BIT[7:0] RW  

CCP_GPIO_FROM_DCP_STATUS ADDRESS 0x0394 R
CCP_GPIO_FROM_DCP_STATUS RESET_VALUE 0x00000000
	CCP_GPIO_FROM_DCP BIT[7:0] R  

CCP_RMM_CONFLICT_STATUS ADDRESS 0x0398 R
CCP_RMM_CONFLICT_STATUS RESET_VALUE 0x000000C3
	CCP_RMM_CONFLICT_STATUS BIT[11:0] R  

CCP_SHARED_BUF_MODE ADDRESS 0x039C RW
CCP_SHARED_BUF_MODE RESET_VALUE 0x00000000
	CCP_SHARED_BUF_MODE BIT[0] RW  

CCP_RMM_POINTER_INIT ADDRESS 0x03A0 RW
CCP_RMM_POINTER_INIT RESET_VALUE 0x00000000
	CCP_DIR_PTR_INIT_VAL BIT[29:15] RW  
	CCP_IND_PTR_INIT_VAL BIT[14:0] RW  

CCP_TRACE_SEL ADDRESS 0x03A4 RW
CCP_TRACE_SEL RESET_VALUE 0x00000000
	CCP_TRACE_DATA_SHIFT BIT[8:5] RW  
	CCP_G_REG_SEL BIT[4:2] RW  
	CCP_TRACE_SRC_SEL BIT[1:0] RW  

CCP_ADDR_BREAKPOINT ADDRESS 0x03A8 RW
CCP_ADDR_BREAKPOINT RESET_VALUE 0x00000000
	CCP_ADDR_MASK BIT[31:16] RW  
	CCP_ADDR_TARGET BIT[15:0] RW  

CCP_DATA_BREAKPOINT_MASK ADDRESS 0x03AC RW
CCP_DATA_BREAKPOINT_MASK RESET_VALUE 0x00000000
	CCP_DATA_MASK BIT[31:0] RW  

CCP_DATA_BREAKPOINT ADDRESS 0x03B0 RW
CCP_DATA_BREAKPOINT RESET_VALUE 0x00000000
	CCP_DATA_TARGET BIT[31:0] RW  

CCP_PC_BREAKPOINT ADDRESS 0x03B4 RW
CCP_PC_BREAKPOINT RESET_VALUE 0x00000000
	CCP_PC_MASK BIT[31:16] RW  
	CCP_PC_TARGET BIT[15:0] RW  

CCP_GREG_BREAKPOINT_MASK ADDRESS 0x03B8 RW
CCP_GREG_BREAKPOINT_MASK RESET_VALUE 0x00000000
	CCP_GREG_MASK BIT[31:0] RW  

CCP_GREG_BREAKPOINT ADDRESS 0x03BC RW
CCP_GREG_BREAKPOINT RESET_VALUE 0x00000000
	CCP_GREG_TARGET BIT[31:0] RW  

CCP_MISC_CNTRL ADDRESS 0x03C0 RW
CCP_MISC_CNTRL RESET_VALUE 0x00000000
	CCP_GREG_SEL_O BIT[14:12] RW  
		G0 VALUE 0x0
		G2 VALUE 0x1
		G4 VALUE 0x2
		G6 VALUE 0x3
		G8 VALUE 0x4
		GA VALUE 0x5
		GC VALUE 0x6
	CCP_GREG_SEL_E BIT[10:8] RW  
		G1 VALUE 0x0
		G3 VALUE 0x1
		G5 VALUE 0x2
		G7 VALUE 0x3
		G9 VALUE 0x4
		GB VALUE 0x5
		GD VALUE 0x6
	CCP_READ_WRITE BIT[4] RW  
		READ VALUE 0x0
		WRITE VALUE 0x1
	CCP_INT_EN BIT[3] RW  
		DISABLE_NCP_INT VALUE 0x0
		ENABLE_NCP_INT VALUE 0x1
	CCP_HALT_EN BIT[2] RW  
		DISABLE_NCP_HALT VALUE 0x0
		ENABLE_NCP_HALT VALUE 0x1
	CCP_BREAK_EXT_EN BIT[1] RW  
		DISABLE_BREAK_EXT VALUE 0x0
		ENABLE_BREAK_EXT VALUE 0x1
	CCP_BREAK_IMMEDIATE BIT[0] RW  
		NO_BREAK_OF_CCP VALUE 0x0
		BREAK_CCP VALUE 0x1

RC_CONTROL ADDRESS 0x0400 RW NO_CSR_TEST
RC_CONTROL RESET_VALUE 0x00000000
	SMI_RSTRZN_IRQ_EN BIT[14] RW  
	RC_BB_IRQ_MODE_SEL BIT[13] RW  
	RC_NCP_TRACE_EN_DCP BIT[12] RW  
	RC_NCP_TRACE_EN_CCP BIT[11] RW  
	RC_GNSS_RTC_UPDATED_IRQ_EN BIT[10] RW  
	RC_SYNC_MASTER BIT[9:8] RW  
		BB_QL VALUE 0x0
		BB_SMI VALUE 0x1
		BB_LOC VALUE 0x2
		BB_WTR VALUE 0x3
	NQ_PACKET_COUNT_ERROR_IRQ_EN BIT[7] RW  
	NQ_ADC_MODE_ADDR_ERROR_IRQ_EN BIT[6] RW  
	NQ_BUFFER_OVFL_IRQ_EN BIT[5] RW  
	NQ_FRAME_ERROR_IRQ_EN BIT[4] RW  
	RC_DM_WAIT_ABORT BIT[3] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	RC_DCP_RESETN BIT[2] RW  
		YES VALUE 0x0
		NO VALUE 0x1
	RC_CCP_RESETN BIT[1] RW  
		YES VALUE 0x0
		NO VALUE 0x1
	RC_INIT BIT[0] RW  
		NO VALUE 0x0
		YES VALUE 0x1

RC_B1_POLYNOMIAL_MASK ADDRESS 0x0404 RW
RC_B1_POLYNOMIAL_MASK RESET_VALUE 0x00000000
	RC_B1_POLYNOMIAL_MASK BIT[21:0] RW  

RC_RTC_PRELOAD ADDRESS 0x0408 RW
RC_RTC_PRELOAD RESET_VALUE 0x00000000
	RC_RTC_PRELOAD_RATE BIT[28:27] RW  
	RC_RTC_PRELOAD_SEL BIT[26:25] RW  
	RC_FRAME_COUNT_PRELOAD BIT[24:10] RW  
	RC_CHIP_COUNT_PRELOAD BIT[9:0] RW  

RC_RTC_PHASE ADDRESS 0x040C RW
RC_RTC_PHASE RESET_VALUE 0x00000000
	RC_RTC_CHIP_COUNT_LAST BIT[25:16] RW  
	RC_RTC_CHIP_PHASE BIT[15:0] RW  

RC_TC_TXFR_CTL ADDRESS 0x0410 RW
RC_TC_TXFR_CTL RESET_VALUE 0x00000000
	WAIT_ROVR_THLD BIT[5:3] RW  
	RC_TC_IRQ_ENA BIT[2] RW  
	RC_TC_TXFR_ENA_SCH1 BIT[1] RW  
	RC_TC_TXFR_ENA_SCH0 BIT[0] RW  

RC_TC_TXFR_CFG0 ADDRESS 0x0414 RW
RC_TC_TXFR_CFG0 RESET_VALUE 0x00000000
	RC_TC_START_RTC BIT[31:0] RW  

RC_TC_TXFR_CFG1 ADDRESS 0x0418 RW
RC_TC_TXFR_CFG1 RESET_VALUE 0x00000000
	RC_TC_SCH BIT[26] RW  
	RC_TC_TYPE BIT[25:24] RW  
	RC_TC_REQ_CNT BIT[23:10] RW  
	RC_TC_CMD_CNT BIT[9:2] RW  
	RC_TC_REQ_PERIOD BIT[1:0] RW  

RC_TC_TXFR_STATUS ADDRESS 0x041C RW
RC_TC_TXFR_STATUS RESET_VALUE 0x08000800
	RC_TC_FIFO_FULL_S1 BIT[28] R   NO_CSR_TEST
	RC_TC_FIFO_EMPTY_S1 BIT[27] R   NO_CSR_TEST
	RC_TC_FIFO_WR_PTR_S1 BIT[26:25] R   NO_CSR_TEST
	RC_TC_FIFO_RD_PTR_S1 BIT[24:23] R   NO_CSR_TEST
	RC_TC_STATE_S1 BIT[22:20] R   NO_CSR_TEST
	RC_TC_START_LATE_STATUS_S1 BIT[19] R   NO_CSR_TEST
	RC_TC_ACTIVE_STATUS_S1 BIT[18] R   NO_CSR_TEST
	RC_TC_RTC_WAIT_IRQ_S1 BIT[17] RW   NO_CSR_TEST
	RC_TC_TIMEOUT_STATUS_S1 BIT[16] RW   NO_CSR_TEST
	RC_TC_FIFO_FULL_S0 BIT[12] R   NO_CSR_TEST
	RC_TC_FIFO_EMPTY_S0 BIT[11] R   NO_CSR_TEST
	RC_TC_FIFO_WR_PTR_S0 BIT[10:9] R   NO_CSR_TEST
	RC_TC_FIFO_RD_PTR_S0 BIT[8:7] R   NO_CSR_TEST
	RC_TC_STATE_S0 BIT[6:4] R   NO_CSR_TEST
	RC_TC_START_LATE_STATUS_S0 BIT[3] R   NO_CSR_TEST
	RC_TC_ACTIVE_STATUS_S0 BIT[2] R   NO_CSR_TEST
	RC_TC_RTC_WAIT_IRQ_S0 BIT[1] RW   NO_CSR_TEST
	RC_TC_TIMEOUT_STATUS_S0 BIT[0] RW   NO_CSR_TEST

RC_GNSS_RTC_STATUS ADDRESS 0x0420 R
RC_GNSS_RTC_STATUS RESET_VALUE 0x00000000
	RC_FRAME_COUNT BIT[31:17] R   NO_CSR_TEST
	RC_CHIP_COUNT BIT[16:7] R   NO_CSR_TEST
	RC_SAMPLE_COUNT BIT[6:0] R   NO_CSR_TEST

RC_NAV_TEST_BUS ADDRESS 0x0424 R
RC_NAV_TEST_BUS RESET_VALUE 0x00000000
	RC_NAV_TEST_BUS BIT[31:0] R   NO_CSR_TEST

RC_RTC_CONTROL ADDRESS 0x0428 RW
RC_RTC_CONTROL RESET_VALUE 0x00000000
	RC_STMR_CNT_TT_IRQ_EN BIT[6] RW  
	RC_STMR_CNT_TT BIT[5] RW  
	RC_TT BIT[4] RW  
	RC_FRAME_TT_ENABLE BIT[3] RW  
	RC_PPSO_POLARITY BIT[2] RW  
	RC_PPSO_ENABLE BIT[1] RW  
	RC_PPSI_ENABLE BIT[0] RW  

RC_PPSO_ASSERT ADDRESS 0x042C RW
RC_PPSO_ASSERT RESET_VALUE 0x00000000
	RC_PPSO_ASSERT BIT[23:0] RW  

RC_PPSO_DEASSERT ADDRESS 0x0430 RW
RC_PPSO_DEASSERT RESET_VALUE 0x00000000
	RC_PPSO_DEASSERT BIT[23:0] RW  

RC_GPS_ON ADDRESS 0x0434 RW
RC_GPS_ON RESET_VALUE 0x00000000
	RC_GPS_ON BIT[23:0] RW  

RC_PPSI_RTC ADDRESS 0x0438 R
RC_PPSI_RTC RESET_VALUE 0x00000000
	RC_PPSI_RTC BIT[23:0] R  

RC_IRQ_STATUS ADDRESS 0x043C R
RC_IRQ_STATUS RESET_VALUE 0x00000000
	SMI_RSTRZN_ERR BIT[30] R   NO_CSR_TEST
	DCP_DEBUG_IRQ BIT[29] R   NO_CSR_TEST
	CCP_DEBUG_IRQ BIT[28] R   NO_CSR_TEST
	SSBI_ERR_IRQ BIT[27] R   NO_CSR_TEST
	SSBI_DONE_IRQ BIT[26] R   NO_CSR_TEST
	GNSS_RTC_UPDATED_IRQ BIT[25] R   NO_CSR_TEST
	STMR_CNT_TRIG_IRQ BIT[24] R   NO_CSR_TEST
	RC_IRQ BIT[23:0] R   NO_CSR_TEST

STMR_STATUS0 ADDRESS 0x0440 R
STMR_STATUS0 RESET_VALUE 0x00000000
	RC_PHASE_STATUS BIT[15:0] R  

STMR_STATUS1 ADDRESS 0x0444 R
STMR_STATUS1 RESET_VALUE 0x00000000
	RC_GNSS_RTC_STATUS BIT[31:0] R  

STMR_STATUS2 ADDRESS 0x0448 R
STMR_STATUS2 RESET_VALUE 0x00000000
	RC_STMR_RTC_STATUS BIT[23:0] R  

STMR_STATUS3 ADDRESS 0x044C R
STMR_STATUS3 RESET_VALUE 0x00000000
	RC_RAW_STMR_RTC_STATUS BIT[23:0] R  

RC_TT_STATUS ADDRESS 0x0450 R
RC_TT_STATUS RESET_VALUE 0x00000000
	RC_TT_ACTIVE BIT[0] R  

RC_STMR_TRIG_CNT_VAL ADDRESS 0x0454 RW
RC_STMR_TRIG_CNT_VAL RESET_VALUE 0x00000000
	RC_STMR_TRIG_CNT_VAL BIT[23:0] RW  

RC_BLANKING_IRQ_EN ADDRESS 0x0458 RW
RC_BLANKING_IRQ_EN RESET_VALUE 0x00000000
	RC_SMI_BLANKING_IRQ_TYPE BIT[11] RW  
	RC_SMI_BLANKING_IRQ_EN BIT[10:7] RW  
	RC_BLANKING_IRQ_TYPE BIT[6] RW  
	RC_BLANKING_IRQ_EN BIT[5:0] RW  

NQ_DEBUG_STATUS ADDRESS 0x045C R
NQ_DEBUG_STATUS RESET_VALUE 0x00000000
	NQ_BLANKING_ACTIVE BIT[5] R  
	NQ_FRAME_START_LAST_CYCLE BIT[4] R  
	NQ_RAW_ADC_MODE BIT[3] R  
	NQ_ADC_SAMPLELOG_DEPTH_CMD BIT[2:0] R  

RC_BLANKING_IRQ_STATUS ADDRESS 0x0460 R
RC_BLANKING_IRQ_STATUS RESET_VALUE 0x00000000
	SMI_BLANKING_IRQ_STATUS BIT[9:6] R   NO_CSR_TEST
	BLANKING_IRQ_STATUS BIT[5:0] R   NO_CSR_TEST

RC_BLANKING_SIGNAL_STATUS ADDRESS 0x0464 R
RC_BLANKING_SIGNAL_STATUS RESET_VALUE 0x00000000
	SMI_BLANKING_SIGNAL BIT[9:6] R   NO_CSR_TEST
	BLANKING_SIGNAL BIT[5:0] R   NO_CSR_TEST

RC_IRQ_STATUS1 ADDRESS 0x0468 RW
RC_IRQ_STATUS1 RESET_VALUE 0x00000000
	SMI_RSTRZN_ERR BIT[30] RW   NO_CSR_TEST
	DCP_DEBUG_IRQ BIT[29] RW   NO_CSR_TEST
	CCP_DEBUG_IRQ BIT[28] RW   NO_CSR_TEST
	SSBI_ERR_IRQ BIT[27] RW   NO_CSR_TEST
	SSBI_DONE_IRQ BIT[26] RW   NO_CSR_TEST
	GNSS_RTC_UPDATED_IRQ BIT[25] RW   NO_CSR_TEST
	STMR_CNT_TRIG_IRQ BIT[24] RW   NO_CSR_TEST
	RC_IRQ BIT[23:0] RW   NO_CSR_TEST

RC_BLANKING_IRQ_STATUS1 ADDRESS 0x046C RW
RC_BLANKING_IRQ_STATUS1 RESET_VALUE 0x00000000
	SMI_BLANKING_IRQ_STATUS BIT[9:6] RW   NO_CSR_TEST
	BLANKING_IRQ_STATUS BIT[5:0] RW   NO_CSR_TEST

SMI_MODE ADDRESS 0x0500 RW
SMI_MODE RESET_VALUE 0x00000000
	SMI_WTR_WAIT_ENA BIT[13] RW  
	SMI_WTR_WAIT_CYCLE BIT[12:11] RW  
	SMI_PR_DEC_ENA BIT[10] RW  
	SMI_PR_SYNC_ENA BIT[9] RW  
	SMI_SCH_BANK_SEL BIT[8:2] RW   NO_CSR_TEST
	SMI_UPDATE BIT[1] RW  
	SMI_INIT BIT[0] RW  

SMI_SCH_MODE ADDRESS 0x0504 RW
SMI_SCH_MODE RESET_VALUE 0x00000000
	SMI_DATA_TYPE3_BANK1 BIT[25] RW   NO_CSR_TEST
	SMI_BUF_LEN3_BANK1 BIT[24] RW   NO_CSR_TEST
	SMI_DATA_TYPE2_3_BANK1 BIT[23] RW   NO_CSR_TEST
	SMI_BUF_LEN2_3_BANK1 BIT[22] RW   NO_CSR_TEST
	SMI_DATA_TYPE2_2_BANK1 BIT[21] RW   NO_CSR_TEST
	SMI_BUF_LEN2_2_BANK1 BIT[20] RW   NO_CSR_TEST
	SMI_DATA_TYPE1_3_BANK1 BIT[19] RW   NO_CSR_TEST
	SMI_BUF_LEN1_3_BANK1 BIT[18] RW   NO_CSR_TEST
	SMI_DATA_TYPE1_2_BANK1 BIT[17] RW   NO_CSR_TEST
	SMI_BUF_LEN1_2_BANK1 BIT[16] RW   NO_CSR_TEST
	SMI_DATA_TYPE3_BANK0 BIT[9] RW   NO_CSR_TEST
	SMI_BUF_LEN3_BANK0 BIT[8] RW   NO_CSR_TEST
	SMI_DATA_TYPE2_3_BANK0 BIT[7] RW   NO_CSR_TEST
	SMI_BUF_LEN2_3_BANK0 BIT[6] RW   NO_CSR_TEST
	SMI_DATA_TYPE2_2_BANK0 BIT[5] RW   NO_CSR_TEST
	SMI_BUF_LEN2_2_BANK0 BIT[4] RW   NO_CSR_TEST
	SMI_DATA_TYPE1_3_BANK0 BIT[3] RW   NO_CSR_TEST
	SMI_BUF_LEN1_3_BANK0 BIT[2] RW   NO_CSR_TEST
	SMI_DATA_TYPE1_2_BANK0 BIT[1] RW   NO_CSR_TEST
	SMI_BUF_LEN1_2_BANK0 BIT[0] RW   NO_CSR_TEST

SMI_BASEADDR1_BANK0 ADDRESS 0x0508 RW
SMI_BASEADDR1_BANK0 RESET_VALUE 0x00000000
	SMI_BASEADDR1_3_BANK0 BIT[15:8] RW  
	SMI_BASEADDR1_2_BANK0 BIT[7:0] RW  

SMI_BASEADDR2_BANK0 ADDRESS 0x050C RW
SMI_BASEADDR2_BANK0 RESET_VALUE 0x00000000
	SMI_BASEADDR2_3_BANK0 BIT[15:8] RW  
	SMI_BASEADDR2_2_BANK0 BIT[7:0] RW  

SMI_BASEADDR3A_BANK0 ADDRESS 0x0510 RW
SMI_BASEADDR3A_BANK0 RESET_VALUE 0x00000000
	SMI_BASEADDR3_4_BANK0 BIT[31:24] RW  
	SMI_BASEADDR3_3_BANK0 BIT[23:16] RW  
	SMI_BASEADDR3_2_BANK0 BIT[15:8] RW  
	SMI_BASEADDR3_1_BANK0 BIT[7:0] RW  

SMI_BASEADDR3B_BANK0 ADDRESS 0x0514 RW
SMI_BASEADDR3B_BANK0 RESET_VALUE 0x00000000
	SMI_BASEADDR3_8_BANK0 BIT[31:24] RW  
	SMI_BASEADDR3_7_BANK0 BIT[23:16] RW  
	SMI_BASEADDR3_6_BANK0 BIT[15:8] RW  
	SMI_BASEADDR3_5_BANK0 BIT[7:0] RW  

SMI_BASEADDR3C_BANK0 ADDRESS 0x0518 RW
SMI_BASEADDR3C_BANK0 RESET_VALUE 0x00000000
	SMI_BASEADDR3_12_BANK0 BIT[31:24] RW  
	SMI_BASEADDR3_11_BANK0 BIT[23:16] RW  
	SMI_BASEADDR3_10_BANK0 BIT[15:8] RW  
	SMI_BASEADDR3_9_BANK0 BIT[7:0] RW  

SMI_BASEADDR4 ADDRESS 0x0520 RW
SMI_BASEADDR4 RESET_VALUE 0x00000000
	SMI_BASEADDR_PR BIT[23:16] RW  
	SMI_BASEADDR_SL BIT[15:8] RW  
	SMI_BASEADDR_BP4 BIT[7:0] RW  

SMI_BASEADDR1_BANK1 ADDRESS 0x0524 RW
SMI_BASEADDR1_BANK1 RESET_VALUE 0x00000000
	SMI_BASEADDR1_3_BANK1 BIT[15:8] RW  
	SMI_BASEADDR1_2_BANK1 BIT[7:0] RW  

SMI_BASEADDR2_BANK1 ADDRESS 0x0528 RW
SMI_BASEADDR2_BANK1 RESET_VALUE 0x00000000
	SMI_BASEADDR2_3_BANK1 BIT[15:8] RW  
	SMI_BASEADDR2_2_BANK1 BIT[7:0] RW  

SMI_BASEADDR3A_BANK1 ADDRESS 0x052C RW
SMI_BASEADDR3A_BANK1 RESET_VALUE 0x00000000
	SMI_BASEADDR3_4_BANK1 BIT[31:24] RW  
	SMI_BASEADDR3_3_BANK1 BIT[23:16] RW  
	SMI_BASEADDR3_2_BANK1 BIT[15:8] RW  
	SMI_BASEADDR3_1_BANK1 BIT[7:0] RW  

SMI_BASEADDR3B_BANK1 ADDRESS 0x0530 RW
SMI_BASEADDR3B_BANK1 RESET_VALUE 0x00000000
	SMI_BASEADDR3_8_BANK1 BIT[31:24] RW  
	SMI_BASEADDR3_7_BANK1 BIT[23:16] RW  
	SMI_BASEADDR3_6_BANK1 BIT[15:8] RW  
	SMI_BASEADDR3_5_BANK1 BIT[7:0] RW  

SMI_BASEADDR3C_BANK1 ADDRESS 0x0534 RW
SMI_BASEADDR3C_BANK1 RESET_VALUE 0x00000000
	SMI_BASEADDR3_12_BANK1 BIT[31:24] RW  
	SMI_BASEADDR3_11_BANK1 BIT[23:16] RW  
	SMI_BASEADDR3_10_BANK1 BIT[15:8] RW  
	SMI_BASEADDR3_9_BANK1 BIT[7:0] RW  

SMI_BASEADDR2P ADDRESS 0x0538 R
SMI_BASEADDR2P RESET_VALUE 0x00000000
	SMI_BASEADDR2P_3_BANK1 BIT[31:24] R   NO_CSR_TEST
	SMI_BASEADDR2P_2_BANK1 BIT[23:16] R   NO_CSR_TEST
	SMI_BASEADDR2P_3_BANK0 BIT[15:8] R   NO_CSR_TEST
	SMI_BASEADDR2P_2_BANK0 BIT[7:0] R   NO_CSR_TEST

SMI_BLANK_CFG ADDRESS 0x053C RW
SMI_BLANK_CFG RESET_VALUE 0x00000000
	SMI_NULL_OUT_SEL BIT[21] RW  
		TOGGLE VALUE 0x0
		DITHER VALUE 0x1
	SMI_BLANKSIG BIT[20] RW  
	SMI_BLANKSRC_ENA BIT[15:12] RW  
	SMI_BLANKPOL BIT[11:6] RW  
	SMI_BLANKEN BIT[5:0] RW  

SMI_BLANK_STATUS ADDRESS 0x0540 RW
SMI_BLANK_STATUS RESET_VALUE 0x00000000
	SMI_BLANK_TSTAMP BIT[31:8] R   NO_CSR_TEST
	SMI_BLANK_STATE BIT[5:0] RW   NO_CSR_TEST

SMI_BLANK_MONITOR_BP1 ADDRESS 0x0544 R
SMI_BLANK_MONITOR_BP1 RESET_VALUE 0x00000000
	SMI_BLANKMON_BP1_SCH3 BIT[31:16] R   NO_CSR_TEST
	SMI_BLANKMON_BP1_SCH2 BIT[15:0] R   NO_CSR_TEST

SMI_BLANK_MONITOR_BP2 ADDRESS 0x0548 R
SMI_BLANK_MONITOR_BP2 RESET_VALUE 0x00000000
	SMI_BLANKMON_BP2_SCH3 BIT[31:16] R   NO_CSR_TEST
	SMI_BLANKMON_BP2_SCH2 BIT[15:0] R   NO_CSR_TEST

SMI_BLANK_MONITOR_BP2P ADDRESS 0x054C R
SMI_BLANK_MONITOR_BP2P RESET_VALUE 0x00000000
	SMI_BLANKMON_BP2P_SCH3 BIT[31:16] R   NO_CSR_TEST
	SMI_BLANKMON_BP2P_SCH2 BIT[15:0] R   NO_CSR_TEST

SMI_BLANK_MONITOR_BP3_4 ADDRESS 0x0550 R
SMI_BLANK_MONITOR_BP3_4 RESET_VALUE 0x00000000
	SMI_BLANKMON_BP4 BIT[31:18] R   NO_CSR_TEST
	SMI_BLANKMON_BP3 BIT[17:0] R   NO_CSR_TEST

SMI_BIST_DETECTOR_0 ADDRESS 0x0554 RW
SMI_BIST_DETECTOR_0 RESET_VALUE 0x00000000
	SMI_BIST_DET_SEED_CMD BIT[31:16] RW  
	SMI_BIST_DET_FAIL_STAT BIT[15] R  
	SMI_BIST_DET_FAIL_CLEAR_CMD BIT[14] RW  
	RSVD1 BIT[8:7] RW  
	SMI_BIST_DET_LD_SEED_CMD BIT[6] RW  
	SMI_BIST_DET_SEL_CMD BIT[5:2] RW  
	SMI_BIST_DET_ARM_ENA_CMD BIT[0] RW  

SMI_BIST_DETECTOR_1 ADDRESS 0x0558 R
SMI_BIST_DETECTOR_1 RESET_VALUE 0x00000000
	SMI_BIST_DET_MATCH_WORD_COUNT BIT[31:0] R  

SMI_BIST_DETECTOR_2 ADDRESS 0x055C R
SMI_BIST_DETECTOR_2 RESET_VALUE 0x00000000
	SMI_BIST_DET_ADDR_FAILED BIT[31:16] R  
	SMI_BIST_DET_ADDR_EXPECTED BIT[15:0] R  

SMI_BIST_DETECTOR_3 ADDRESS 0x0560 R
SMI_BIST_DETECTOR_3 RESET_VALUE 0x00000000
	SMI_BIST_DET_DATA_FAILED BIT[31:0] R  

SMI_BIST_DETECTOR_4 ADDRESS 0x0564 R
SMI_BIST_DETECTOR_4 RESET_VALUE 0x00000000
	SMI_BIST_DET_DATA_EXPECTED BIT[31:0] R  

SMI_BIST_DETECTOR_5 ADDRESS 0x0568 RW
SMI_BIST_DETECTOR_5 RESET_VALUE 0x000007FD
	RSVD1 BIT[31:16] RW   NO_CSR_TEST
	SMI_BIST_ADDR_ROLLOVER BIT[15:0] RW  

SMI_RSTRZN_CFG ADDRESS 0x056C RW
SMI_RSTRZN_CFG RESET_VALUE 0x00000000
	SMI_RSTRZN_EN BIT[1] RW  
	SMI_RSTRZN_ERROR_CLR BIT[0] RW  

SMI_RSTRZN_ADDR ADDRESS 0x0570 RW
SMI_RSTRZN_ADDR RESET_VALUE 0x00000000
	SMI_RSTRZN_ADDR_HI BIT[31:16] RW  
	SMI_RSTRZN_ADDR_LO BIT[15:0] RW  

SMI_RSTRZN_STATUS ADDRESS 0x0574 R
SMI_RSTRZN_STATUS RESET_VALUE 0x00000000
	SMI_RSTRZN_STATUS BIT[31:16] R  

DMAIP_CH0_LLP ADDRESS 0x0610 RW
DMAIP_CH0_LLP RESET_VALUE 0x00000000
	DMAIP_CH0_LLP BIT[31:0] RW   NO_CSR_TEST

DMAIP_CH0_CTL0 ADDRESS 0x0618 RW
DMAIP_CH0_CTL0 RESET_VALUE 0x00000000
	DMAIP_CH0_CTL0 BIT[31:0] RW   NO_CSR_TEST

DMAIP_CH0_CTL1 ADDRESS 0x061C RW
DMAIP_CH0_CTL1 RESET_VALUE 0x00000002
	RSVD1 BIT[31:13] R   NO_CSR_TEST
	DONE BIT[12] RW   NO_CSR_TEST
	BLOCK_TS BIT[11:0] RW   NO_CSR_TEST

DMAIP_CH0_CFG0 ADDRESS 0x0640 RW
DMAIP_CH0_CFG0 RESET_VALUE 0x00000000
	RLD_DST BIT[31] RW   NO_CSR_TEST
	RLD_SRC BIT[30] RW   NO_CSR_TEST
	MAX_ABURST BIT[29:20] RW   NO_CSR_TEST
	SRC_HS_POL BIT[19] RW   NO_CSR_TEST
	DST_HS_POL BIT[18] RW   NO_CSR_TEST
	LOCK_B BIT[17] RW   NO_CSR_TEST
	LOCH_CH BIT[16] RW   NO_CSR_TEST
	LOCK_B_L BIT[15:14] RW   NO_CSR_TEST
	LOCK_CH_L BIT[13:12] RW   NO_CSR_TEST
	RSVD1 BIT[11:10] R   NO_CSR_TEST
	FIFO_EMPTY BIT[9] R   NO_CSR_TEST
	CH_SUSP BIT[8] RW   NO_CSR_TEST
	CH_PRIORITY BIT[7:5] RW   NO_CSR_TEST
	RSVD2 BIT[4:0] R   NO_CSR_TEST

DMAIP_CH0_CFG1 ADDRESS 0x0644 RW
DMAIP_CH0_CFG1 RESET_VALUE 0x00000000
	RSVD BIT[31:13] R   NO_CSR_TEST
	DEST_PER BIT[12:11] RW   NO_CSR_TEST
	RSVD1 BIT[10:9] R   NO_CSR_TEST
	SRC_PER BIT[8:7] RW   NO_CSR_TEST
	SRC_UPD_EN BIT[6] RW   NO_CSR_TEST
	DST_UPD_EN BIT[5] RW   NO_CSR_TEST
	PROTCTRL BIT[4:2] RW   NO_CSR_TEST
	FIFOMODE BIT[1] RW   NO_CSR_TEST
	RSVD2 BIT[0] R   NO_CSR_TEST

DMAIP_CH1_LLP ADDRESS 0x0668 RW
DMAIP_CH1_LLP RESET_VALUE 0x00000000
	LOC BIT[31:2] RW   NO_CSR_TEST
	LMS BIT[1:0] RW   NO_CSR_TEST

DMAIP_CH1_CTL0 ADDRESS 0x0670 RW
DMAIP_CH1_CTL0 RESET_VALUE 0x00004801
	RSVD1 BIT[31:29] R   NO_CSR_TEST
	LLP_SRC_EN BIT[28] RW   NO_CSR_TEST
	LLP_DST_EN BIT[27] RW   NO_CSR_TEST
	SMS BIT[26:25] RW   NO_CSR_TEST
	DMS BIT[24:23] RW   NO_CSR_TEST
	TT_FC BIT[22:20] RW   NO_CSR_TEST
	RSVD2 BIT[19] R   NO_CSR_TEST
	DST_SCATTER_EN BIT[18] RW   NO_CSR_TEST
	SRC_GATHER_EN BIT[17] RW   NO_CSR_TEST
	SRC_MSIZE BIT[16:14] RW   NO_CSR_TEST
	DEST_MSIZE BIT[13:11] RW   NO_CSR_TEST
	SINC BIT[10:9] RW   NO_CSR_TEST
	DINC BIT[8:7] RW   NO_CSR_TEST
	SRC_TR_WIDTH BIT[6:4] RW   NO_CSR_TEST
	DST_TR_WIDTH BIT[3:1] RW   NO_CSR_TEST
	IN_EN BIT[0] RW   NO_CSR_TEST

DMAIP_CH1_CTL1 ADDRESS 0x0674 RW
DMAIP_CH1_CTL1 RESET_VALUE 0x00000002
	RSVD1 BIT[31:13] R   NO_CSR_TEST
	DONE BIT[12] RW   NO_CSR_TEST
	BLOCK_TS BIT[11:0] RW   NO_CSR_TEST

DMAIP_CH1_CFG0 ADDRESS 0x0698 RW
DMAIP_CH1_CFG0 RESET_VALUE 0x00000000
	RLD_DST BIT[31] RW   NO_CSR_TEST
	RLD_SRC BIT[30] RW   NO_CSR_TEST
	MAX_ABURST BIT[29:20] RW   NO_CSR_TEST
	SRC_HS_POL BIT[19] RW   NO_CSR_TEST
	DST_HS_POL BIT[18] RW   NO_CSR_TEST
	LOCK_B BIT[17] RW   NO_CSR_TEST
	LOCH_CH BIT[16] RW   NO_CSR_TEST
	LOCK_B_L BIT[15:14] RW   NO_CSR_TEST
	LOCK_CH_L BIT[13:12] RW   NO_CSR_TEST
	RSVD1 BIT[11:10] R   NO_CSR_TEST
	FIFO_EMPTY BIT[9] R   NO_CSR_TEST
	CH_SUSP BIT[8] RW   NO_CSR_TEST
	CH_PRIORITY BIT[7:5] RW   NO_CSR_TEST
	RSVD2 BIT[4:0] R   NO_CSR_TEST

DMAIP_CH1_CFG1 ADDRESS 0x069C RW
DMAIP_CH1_CFG1 RESET_VALUE 0x00000000
	RSVD1 BIT[31:13] R   NO_CSR_TEST
	DEST_PER BIT[12:11] RW   NO_CSR_TEST
	RSVD2 BIT[10:9] R   NO_CSR_TEST
	SRC_PER BIT[8:7] RW   NO_CSR_TEST
	SRC_UPD_EN BIT[6] RW   NO_CSR_TEST
	DST_UPD_EN BIT[5] RW   NO_CSR_TEST
	PROTCTRL BIT[4:2] RW   NO_CSR_TEST
	FIFOMODE BIT[1] RW   NO_CSR_TEST
	RSVD3 BIT[0] R   NO_CSR_TEST

DMAIP_CH2_LLP ADDRESS 0x06C0 RW
DMAIP_CH2_LLP RESET_VALUE 0x00000000
	LOC BIT[31:2] RW   NO_CSR_TEST
	LMS BIT[1:0] RW   NO_CSR_TEST

DMAIP_CH2_CTL0 ADDRESS 0x06C8 RW
DMAIP_CH2_CTL0 RESET_VALUE 0x00004801
	RSVD1 BIT[31:29] R   NO_CSR_TEST
	LLP_SRC_EN BIT[28] RW   NO_CSR_TEST
	LLP_DST_EN BIT[27] RW   NO_CSR_TEST
	SMS BIT[26:25] RW   NO_CSR_TEST
	DMS BIT[24:23] RW   NO_CSR_TEST
	TT_FC BIT[22:20] RW   NO_CSR_TEST
	RSVD2 BIT[19] R   NO_CSR_TEST
	DST_SCATTER_EN BIT[18] RW   NO_CSR_TEST
	SRC_GATHER_EN BIT[17] RW   NO_CSR_TEST
	SRC_MSIZE BIT[16:14] RW   NO_CSR_TEST
	DEST_MSIZE BIT[13:11] RW   NO_CSR_TEST
	SINC BIT[10:9] RW   NO_CSR_TEST
	DINC BIT[8:7] RW   NO_CSR_TEST
	SRC_TR_WIDTH BIT[6:4] RW   NO_CSR_TEST
	DST_TR_WIDTH BIT[3:1] RW   NO_CSR_TEST
	IN_EN BIT[0] RW   NO_CSR_TEST

DMAIP_CH2_CTL1 ADDRESS 0x06CC RW
DMAIP_CH2_CTL1 RESET_VALUE 0x00000002
	RSVD1 BIT[31:13] R   NO_CSR_TEST
	DONE BIT[12] RW   NO_CSR_TEST
	BLOCK_TS BIT[11:0] RW   NO_CSR_TEST

DMAIP_CH2_CFG0 ADDRESS 0x06F0 RW
DMAIP_CH2_CFG0 RESET_VALUE 0x00000000
	RLD_DST BIT[31] RW   NO_CSR_TEST
	RLD_SRC BIT[30] RW   NO_CSR_TEST
	MAX_ABURST BIT[29:20] RW   NO_CSR_TEST
	SRC_HS_POL BIT[19] RW   NO_CSR_TEST
	DST_HS_POL BIT[18] RW   NO_CSR_TEST
	LOCK_B BIT[17] RW   NO_CSR_TEST
	LOCH_CH BIT[16] RW   NO_CSR_TEST
	LOCK_B_L BIT[15:14] RW   NO_CSR_TEST
	LOCK_CH_L BIT[13:12] RW   NO_CSR_TEST
	RSVD1 BIT[11:10] R   NO_CSR_TEST
	FIFO_EMPTY BIT[9] R   NO_CSR_TEST
	CH_SUSP BIT[8] RW   NO_CSR_TEST
	CH_PRIORITY BIT[7:5] RW   NO_CSR_TEST
	RSVD2 BIT[4:0] R   NO_CSR_TEST

DMAIP_CH2_CFG1 ADDRESS 0x06F4 RW
DMAIP_CH2_CFG1 RESET_VALUE 0x00000000
	RSVD1 BIT[31:13] R   NO_CSR_TEST
	DEST_PER BIT[12:11] RW   NO_CSR_TEST
	RSVD2 BIT[10:9] R   NO_CSR_TEST
	SRC_PER BIT[8:7] RW   NO_CSR_TEST
	SRC_UPD_EN BIT[6] RW   NO_CSR_TEST
	DST_UPD_EN BIT[5] RW   NO_CSR_TEST
	PROTCTRL BIT[4:2] RW   NO_CSR_TEST
	FIFOMODE BIT[1] RW   NO_CSR_TEST
	RSVD3 BIT[0] R   NO_CSR_TEST

DMAIP_CH3_LLP ADDRESS 0x0718 RW
DMAIP_CH3_LLP RESET_VALUE 0x00000000
	LOC BIT[31:2] RW   NO_CSR_TEST
	LMS BIT[1:0] RW   NO_CSR_TEST

DMAIP_CH3_CTL0 ADDRESS 0x0720 RW
DMAIP_CH3_CTL0 RESET_VALUE 0x00004801
	RSVD1 BIT[31:29] R   NO_CSR_TEST
	LLP_SRC_EN BIT[28] RW   NO_CSR_TEST
	LLP_DST_EN BIT[27] RW   NO_CSR_TEST
	SMS BIT[26:25] RW   NO_CSR_TEST
	DMS BIT[24:23] RW   NO_CSR_TEST
	TT_FC BIT[22:20] RW   NO_CSR_TEST
	RSVD2 BIT[19] R   NO_CSR_TEST
	DST_SCATTER_EN BIT[18] RW   NO_CSR_TEST
	SRC_GATHER_EN BIT[17] RW   NO_CSR_TEST
	SRC_MSIZE BIT[16:14] RW   NO_CSR_TEST
	DEST_MSIZE BIT[13:11] RW   NO_CSR_TEST
	SINC BIT[10:9] RW   NO_CSR_TEST
	DINC BIT[8:7] RW   NO_CSR_TEST
	SRC_TR_WIDTH BIT[6:4] RW   NO_CSR_TEST
	DST_TR_WIDTH BIT[3:1] RW   NO_CSR_TEST
	IN_EN BIT[0] RW   NO_CSR_TEST

DMAIP_CH3_CTL1 ADDRESS 0x0724 RW
DMAIP_CH3_CTL1 RESET_VALUE 0x00000002
	RSVD1 BIT[31:13] R   NO_CSR_TEST
	DONE BIT[12] RW   NO_CSR_TEST
	BLOCK_TS BIT[11:0] RW   NO_CSR_TEST

DMAIP_CH3_CFG0 ADDRESS 0x0748 RW
DMAIP_CH3_CFG0 RESET_VALUE 0x00000000
	RLD_DST BIT[31] RW   NO_CSR_TEST
	RLD_SRC BIT[30] RW   NO_CSR_TEST
	MAX_ABURST BIT[29:20] RW   NO_CSR_TEST
	SRC_HS_POL BIT[19] RW   NO_CSR_TEST
	DST_HS_POL BIT[18] RW   NO_CSR_TEST
	LOCK_B BIT[17] RW   NO_CSR_TEST
	LOCH_CH BIT[16] RW   NO_CSR_TEST
	LOCK_B_L BIT[15:14] RW   NO_CSR_TEST
	LOCK_CH_L BIT[13:12] RW   NO_CSR_TEST
	RSVD1 BIT[11:10] R   NO_CSR_TEST
	FIFO_EMPTY BIT[9] R   NO_CSR_TEST
	CH_SUSP BIT[8] RW   NO_CSR_TEST
	CH_PRIORITY BIT[7:5] RW   NO_CSR_TEST
	RSVD2 BIT[4:0] R   NO_CSR_TEST

DMAIP_CH3_CFG1 ADDRESS 0x074C RW
DMAIP_CH3_CFG1 RESET_VALUE 0x00000000
	RSVD1 BIT[31:13] R   NO_CSR_TEST
	DEST_PER BIT[12:11] RW   NO_CSR_TEST
	RSVD2 BIT[10:9] R   NO_CSR_TEST
	SRC_PER BIT[8:7] RW   NO_CSR_TEST
	SRC_UPD_EN BIT[6] RW   NO_CSR_TEST
	DST_UPD_EN BIT[5] RW   NO_CSR_TEST
	PROTCTRL BIT[4:2] RW   NO_CSR_TEST
	FIFOMODE BIT[1] RW   NO_CSR_TEST
	RSVD3 BIT[0] R   NO_CSR_TEST

DMAIP_INT_MASKTFR ADDRESS 0x0910 RW
DMAIP_INT_MASKTFR RESET_VALUE 0x00000000
	INT_MASK_WE BIT[11:8] W   NO_CSR_TEST
	RSVD BIT[7:4] R   NO_CSR_TEST
	INT_MASK BIT[3:0] RW  

DMAIP_INT_MASKBLK ADDRESS 0x0918 RW
DMAIP_INT_MASKBLK RESET_VALUE 0x00000000
	INT_MASK_WE BIT[11:8] W   NO_CSR_TEST
	RSVD BIT[7:4] R   NO_CSR_TEST
	INT_MASK BIT[3:0] RW  

DMAIP_INT_MASKSRCTFR ADDRESS 0x0920 RW
DMAIP_INT_MASKSRCTFR RESET_VALUE 0x00000000
	INT_MASK_WE BIT[11:8] W   NO_CSR_TEST
	RSVD BIT[7:4] R   NO_CSR_TEST
	INT_MASK BIT[3:0] RW  

DMAIP_INT_MASKDSTTFR ADDRESS 0x0928 RW
DMAIP_INT_MASKDSTTFR RESET_VALUE 0x00000000
	INT_MASK_WE BIT[11:8] W   NO_CSR_TEST
	RSVD BIT[7:4] R   NO_CSR_TEST
	INT_MASK BIT[3:0] RW  

DMAIP_INT_MASKERR ADDRESS 0x0930 RW
DMAIP_INT_MASKERR RESET_VALUE 0x00000000
	INT_MASK_WE BIT[11:8] W   NO_CSR_TEST
	RSVD BIT[7:4] R   NO_CSR_TEST
	INT_MASK BIT[3:0] RW  

DMAIP_CFGREG ADDRESS 0x0998 RW
DMAIP_CFGREG RESET_VALUE 0x00000000
	DMA_EN BIT[0] RW  

DMAIP_CHEN ADDRESS 0x09A0 RW
DMAIP_CHEN RESET_VALUE 0x00000000
	CH_EN_WE BIT[11:8] W  
	RSVD BIT[7:4] R   NO_CSR_TEST
	CH_EN BIT[3:0] RW   NO_CSR_TEST

DMACTRL_GLB_STATUS ADDRESS 0x0A00 R
DMACTRL_GLB_STATUS RESET_VALUE 0x00000000
	WRITE_RESP_ERROR_BMID BIT[1] R   NO_CSR_TEST
	WRITE_RESP_ERROR BIT[0] R   NO_CSR_TEST

DMACTRL_GLB_CFG ADDRESS 0x0A04 RW
DMACTRL_GLB_CFG RESET_VALUE 0x80000000
	BYP_BUP BIT[31] RW  
	RST_BUP BIT[30] RW  
	ABORT_ALL BIT[29] RW  
	RSVD BIT[28:8] RW   NO_CSR_TEST
	CPRM_MST_SEL BIT[7] RW  
	CGM_MST_SEL BIT[6] RW  
	EGM_MST_SEL BIT[5] RW  
	SM_MST_SEL BIT[4] RW  
	RSVD1 BIT[3:2] RW   NO_CSR_TEST
	WRITE_ERR_IRQ_EN BIT[1] RW  
	IRQ_EN BIT[0] RW  

DMACTRL_EXT_MEM_BASE_ADDR ADDRESS 0x0A10 RW
DMACTRL_EXT_MEM_BASE_ADDR RESET_VALUE 0x00000000
	EXT_MEM_BASE_ADDR BIT[7:0] RW  

DMACTRL_INT_MEM_BASE_ADDR ADDRESS 0x0A14 RW
DMACTRL_INT_MEM_BASE_ADDR RESET_VALUE 0x00000000
	INT_MEM_BASE_ADDR BIT[7:0] RW  

DMACTRL_CACHE_BUF_PTR ADDRESS 0x0A18 RW
DMACTRL_CACHE_BUF_PTR RESET_VALUE 0x00000000
	CMD_BUF_PTR BIT[7:5] RW  
	CMD_CACHE_PTR BIT[4:0] RW  

DMACTRL_LAST_ADDR_M0 ADDRESS 0x0A1C R
DMACTRL_LAST_ADDR_M0 RESET_VALUE 0x00000000
	DMACTRL_LAST_ADDR_M0 BIT[31:0] R  

DMACTRL_LAST_CTRL_M0 ADDRESS 0x0A20 R
DMACTRL_LAST_CTRL_M0 RESET_VALUE 0x00000000
	DMACTRL_LAST_CTRL_M0 BIT[15:0] R  

DMACTRL_LAST_ADDR_M1 ADDRESS 0x0A24 R
DMACTRL_LAST_ADDR_M1 RESET_VALUE 0x00000000
	DMACTRL_LAST_ADDR_M1 BIT[31:0] R  

DMACTRL_LAST_CTRL_M1 ADDRESS 0x0A28 R
DMACTRL_LAST_CTRL_M1 RESET_VALUE 0x00000000
	DMACTRL_LAST_CTRL_M1 BIT[15:0] R  

DMACTRL_LAST_ADDR_M2 ADDRESS 0x0A2C R
DMACTRL_LAST_ADDR_M2 RESET_VALUE 0x00000000
	DMACTRL_LAST_ADDR_M2 BIT[31:0] R  

DMACTRL_LAST_CTRL_M2 ADDRESS 0x0A30 R
DMACTRL_LAST_CTRL_M2 RESET_VALUE 0x00000000
	DMACTRL_LAST_CTRL_M2 BIT[15:0] R  

BUS_STATS_CTRL ADDRESS 0x0A34 RW
BUS_STATS_CTRL RESET_VALUE 0x00000000
	STATS_THRES_IRQ_EN BIT[12] R   NO_CSR_TEST
	STATS_PRELOAD BIT[11:8] RW  
	CH3_STATS_ENA BIT[7:6] RW  
	CH2_STATS_ENA BIT[5:4] RW  
	CH1_STATS_ENA BIT[3:2] RW  
	CH0_STATS_ENA BIT[1:0] RW  

BUS_STATS_STATUS ADDRESS 0x0A38 R
BUS_STATS_STATUS RESET_VALUE 0x00000000
	CH3_STATS_TIMEOUT BIT[7] R   NO_CSR_TEST
	CH3_STATS_IRQ BIT[6] R   NO_CSR_TEST
	CH2_STATS_TIMEOUT BIT[5] R   NO_CSR_TEST
	CH2_STATS_IRQ BIT[4] R   NO_CSR_TEST
	CH1_STATS_TIMEOUT BIT[3] R   NO_CSR_TEST
	CH1_STATS_IRQ BIT[2] R   NO_CSR_TEST
	CH0_STATS_TIMEOUT BIT[1] R   NO_CSR_TEST
	CH0_STATS_IRQ BIT[0] R   NO_CSR_TEST

BUS_STATS_PRELOAD ADDRESS 0x0A3C R
BUS_STATS_PRELOAD RESET_VALUE 0x00000000
	BUS_STATS_PRELOAD_VAL BIT[7] R   NO_CSR_TEST

DMACTRL_LAST_ADDR_M3 ADDRESS 0x0A40 R
DMACTRL_LAST_ADDR_M3 RESET_VALUE 0x00000000
	DMACTRL_LAST_ADDR_M3 BIT[31:0] R  

DMACTRL_LAST_CTRL_M3 ADDRESS 0x0A44 R
DMACTRL_LAST_CTRL_M3 RESET_VALUE 0x00000000
	DMACTRL_LAST_CTRL_M3 BIT[15:0] R  

DMACTRL_BUP_STATUS1 ADDRESS 0x0A48 R
DMACTRL_BUP_STATUS1 RESET_VALUE 0x00000000
	DMACTRL_BUP_STATUS1 BIT[31:0] R  

DMACTRL_BUP_STATUS2 ADDRESS 0x0A4C R
DMACTRL_BUP_STATUS2 RESET_VALUE 0x00000000
	DMACTRL_BUP_STATUS2 BIT[31:0] R  

DMACTRL_BUP_STATUS3 ADDRESS 0x0A50 R
DMACTRL_BUP_STATUS3 RESET_VALUE 0x00000000
	DMACTRL_BUP_STATUS3 BIT[31:0] R  

DMACTRL_BUP_STATUS4 ADDRESS 0x0A54 R
DMACTRL_BUP_STATUS4 RESET_VALUE 0x00000000
	DMACTRL_BUP_STATUS4 BIT[31:0] R  

DMACTRL_BUP_STATUS5 ADDRESS 0x0A58 R
DMACTRL_BUP_STATUS5 RESET_VALUE 0x00000000
	DMACTRL_BUP_STATUS5 BIT[31:0] R  

DMACTRL_BUP_STATUS6 ADDRESS 0x0A5C R
DMACTRL_BUP_STATUS6 RESET_VALUE 0x00000000
	DMACTRL_BUP_STATUS6 BIT[31:0] R  

DMACTRL_BUP_DBG_CTRL ADDRESS 0x0A60 RW
DMACTRL_BUP_DBG_CTRL RESET_VALUE 0x00000000
	RSVD BIT[31:8] R  
	DMACTRL_BUP_DBG_CTRL BIT[7:0] RW  

DMACTRL_NAVMEM_START_ADDR ADDRESS 0x0A64 RW
DMACTRL_NAVMEM_START_ADDR RESET_VALUE 0x00040000
	DMACTRL_NAVMEM_START_ADDR BIT[31:0] RW  

DMACTRL_NAVMEM_END_ADDR ADDRESS 0x0A68 RW
DMACTRL_NAVMEM_END_ADDR RESET_VALUE 0x00084000
	DMACTRL_NAVMEM_END_ADDR BIT[31:0] RW  

DMACTRL_NAVREG_START_ADDR ADDRESS 0x0A6C RW
DMACTRL_NAVREG_START_ADDR RESET_VALUE 0x00000000
	DMACTRL_NAVREG_START_ADDR BIT[31:0] RW  

DMACTRL_NAVREG_END_ADDR ADDRESS 0x0A70 RW
DMACTRL_NAVREG_END_ADDR RESET_VALUE 0x00003400
	DMACTRL_NAVREG_END_ADDR BIT[31:0] RW  

DMACTRL_NAVCGM_START_ADDR ADDRESS 0x0A74 RW
DMACTRL_NAVCGM_START_ADDR RESET_VALUE 0x00084000
	NAVCGM_START_ADDR BIT[31:0] RW  

DMACTRL_NAVCGM_END_ADDR ADDRESS 0x0A78 RW
DMACTRL_NAVCGM_END_ADDR RESET_VALUE 0x0008C000
	NAVCGM_END_ADDR BIT[31:0] RW  

DMACTRL_CHn_CMD1_START_ADDR(n):(0)-(3) ARRAY 0x00000A80+0x80*n
DMACTRL_CH0_CMD1_START_ADDR ADDRESS 0x0A80 RW
DMACTRL_CH0_CMD1_START_ADDR RESET_VALUE 0x00000000
	DMACTRL_CMD1_START_ADDR BIT[7:0] RW  

DMACTRL_CHn_CMD2_START_ADDR(n):(0)-(3) ARRAY 0x00000A84+0x80*n
DMACTRL_CH0_CMD2_START_ADDR ADDRESS 0x0A84 RW
DMACTRL_CH0_CMD2_START_ADDR RESET_VALUE 0x00000000
	DMACTRL_CMD2_START_ADDR BIT[7:0] RW  

DMACTRL_CHn_CMD3_START_ADDR(n):(0)-(3) ARRAY 0x00000A88+0x80*n
DMACTRL_CH0_CMD3_START_ADDR ADDRESS 0x0A88 RW
DMACTRL_CH0_CMD3_START_ADDR RESET_VALUE 0x00000000
	DMACTRL_CMD3_START_ADDR BIT[7:0] RW  

DMACTRL_CH0_CACHE_ADDR ADDRESS 0x0A90 RW
DMACTRL_CH0_CACHE_ADDR RESET_VALUE 0xFA000000
	DMACTRL_CACHE_ADDR BIT[31:0] RW  

DMACTRL_CH1_CACHE_ADDR ADDRESS 0x0B10 RW
DMACTRL_CH1_CACHE_ADDR RESET_VALUE 0xFB000000
	DMACTRL_CACHE_ADDR BIT[31:0] RW  

DMACTRL_CH2_CACHE_ADDR ADDRESS 0x0B90 RW
DMACTRL_CH2_CACHE_ADDR RESET_VALUE 0xFC000000
	DMACTRL_CACHE_ADDR BIT[31:0] RW  

DMACTRL_CH3_CACHE_ADDR ADDRESS 0x0C10 RW
DMACTRL_CH3_CACHE_ADDR RESET_VALUE 0xFD000000
	DMACTRL_CACHE_ADDR BIT[31:0] RW  

DMACTRL_CH0_BUF_ADDR ADDRESS 0x0A94 RW
DMACTRL_CH0_BUF_ADDR RESET_VALUE 0xBA000000
	DMACTRL_CH0_BUF_ADDR BIT[31:0] RW  

DMACTRL_CH1_BUF_ADDR ADDRESS 0x0B14 RW
DMACTRL_CH1_BUF_ADDR RESET_VALUE 0xBB000000
	DMACTRL_CH1_BUF_ADDR BIT[31:0] RW  

DMACTRL_CH2_BUF_ADDR ADDRESS 0x0B94 RW
DMACTRL_CH2_BUF_ADDR RESET_VALUE 0xBC000000
	DMACTRL_CH2_BUF_ADDR BIT[31:0] RW  

DMACTRL_CH3_BUF_ADDR ADDRESS 0x0C14 RW
DMACTRL_CH3_BUF_ADDR RESET_VALUE 0xBD000000
	DMACTRL_CH3_BUF_ADDR BIT[31:0] RW  

DMACTRL_CHn_CTL0_INIT_DATA(n):(0)-(3) ARRAY 0x00000A98+0x80*n
DMACTRL_CH0_CTL0_INIT_DATA ADDRESS 0x0A98 RW
DMACTRL_CH0_CTL0_INIT_DATA RESET_VALUE 0x18216825
	DMACTRL_CTL0_INIT_DATA BIT[31:0] RW   NO_CSR_TEST

DMACTRL_CHn_CTL1_INIT_DATA(n):(0)-(3) ARRAY 0x00000A9C+0x80*n
DMACTRL_CH0_CTL1_INIT_DATA ADDRESS 0x0A9C RW
DMACTRL_CH0_CTL1_INIT_DATA RESET_VALUE 0x00000020
	DMACTRL_CTL1_INIT_DATA BIT[31:0] RW   NO_CSR_TEST

DMACTRL_CHn_CMD_READY(n):(0)-(3) ARRAY 0x00000AA0+0x80*n
DMACTRL_CH0_CMD_READY ADDRESS 0x0AA0 RW
DMACTRL_CH0_CMD_READY RESET_VALUE 0x00000000
	RSVD BIT[7:3] W   NO_CSR_TEST
	CMD3_READY BIT[2] RW  
	CMD2_READY BIT[1] RW  
	CMD1_READY BIT[0] RW  

DMACTRL_CHn_CTL(n):(0)-(3) ARRAY 0x00000AA4+0x80*n
DMACTRL_CH0_CTL ADDRESS 0x0AA4 RW
DMACTRL_CH0_CTL RESET_VALUE 0x00000000
	ABORT BIT[31] RW  
	RSVD BIT[30:6] RW  
	CMD_EXT_MST_SEL BIT[5] RW  
	CMD_INT_MST_SEL BIT[4] RW  
	RSVD1 BIT[3:1] RW  
	RST_RSM BIT[0] RW   NO_CSR_TEST

DMACTRL_CHn_CFG(n):(0)-(3) ARRAY 0x00000AA8+0x80*n
DMACTRL_CH0_CFG ADDRESS 0x0AA8 RW
DMACTRL_CH0_CFG RESET_VALUE 0x00000504
	HS_ON BIT[31] RW  
	BYP_LUT BIT[30] RW  
	OVRD_CNTRL BIT[29] RW  
	RSVD BIT[28:17] RW  
	M3_OVRD_CNTRL BIT[16] RW  
	INIT_DATA_CTRL BIT[15:14] RW  
	RSVD1 BIT[13:0] RW  

DMACTRL_CHn_STATUS1(n):(0)-(3) ARRAY 0x00000AB0+0x80*n
DMACTRL_CH0_STATUS1 ADDRESS 0x0AB0 R
DMACTRL_CH0_STATUS1 RESET_VALUE 0x00000000
	NO_OF_CMD_LIST BIT[31:29] R   NO_CSR_TEST
	NO_OF_CMD BIT[27:16] R   NO_CSR_TEST
	RSVD BIT[15:10] R   NO_CSR_TEST
	ABORT_DONE BIT[9] R   NO_CSR_TEST
	RSVD1 BIT[8] R   NO_CSR_TEST
	STATE BIT[7:4] R   NO_CSR_TEST
	BUS_ERR BIT[3] R   NO_CSR_TEST
	CMD3_DONE BIT[2] R   NO_CSR_TEST
	CMD2_DONE BIT[1] R   NO_CSR_TEST
	CMD1_DONE BIT[0] R   NO_CSR_TEST

DMACTRL_CHn_STATUS2(n):(0)-(3) ARRAY 0x00000AB4+0x80*n
DMACTRL_CH0_STATUS2 ADDRESS 0x0AB4 R
DMACTRL_CH0_STATUS2 RESET_VALUE 0x00000000
	DMA_CH_EN BIT[31] R   NO_CSR_TEST
	DMA_XFR_DONE BIT[30] R   NO_CSR_TEST
	DMA_BLK_XFR_DONE BIT[29] R   NO_CSR_TEST
	DMA_IP_DATA_REQ BIT[28] R   NO_CSR_TEST
	CH_REQ_TO_DMAIP BIT[27] R   NO_CSR_TEST
	CH_ACK_FROM_DMAIP BIT[26] R   NO_CSR_TEST
	CH_FINISH_FROM_DMAIP BIT[25] R   NO_CSR_TEST
	WAIT_FOR_NEW_CMDLIST BIT[24] R   NO_CSR_TEST
	NO_WAIT_CMD BIT[23] R   NO_CSR_TEST
	GTH_EN BIT[22] R   NO_CSR_TEST
	SCT_EN BIT[21] R   NO_CSR_TEST
	CACHE_FILL_STATUS BIT[20] R   NO_CSR_TEST
	CH_FINISH_STATUS BIT[19] R   NO_CSR_TEST
	MEM2PERI_XFR BIT[18] R   NO_CSR_TEST
	MEM2MEM_XFR BIT[17] R   NO_CSR_TEST
	LAST_CACHE_CMD BIT[16] R   NO_CSR_TEST
	BLK_XFR_CNT_CURRENT BIT[15:6] R   NO_CSR_TEST
	LAST_CMD BIT[5] R   NO_CSR_TEST
	CMD_CACHE_RD_PTR BIT[4:0] R   NO_CSR_TEST

DMACTRL_CHn_CACHE_DATA(n):(0)-(3) ARRAY 0x00000AB8+0x80*n
DMACTRL_CH0_CACHE_DATA ADDRESS 0x0AB8 R
DMACTRL_CH0_CACHE_DATA RESET_VALUE 0x00000000
	CACHE_DATA BIT[31:0] R   NO_CSR_TEST

DMACTRL_CHn_BUF_DATA(n):(0)-(3) ARRAY 0x00000ABC+0x80*n
DMACTRL_CH0_BUF_DATA ADDRESS 0x0ABC R
DMACTRL_CH0_BUF_DATA RESET_VALUE 0x00000000
	BUF_DATA BIT[31:0] R   NO_CSR_TEST

DMACTRL_CHn_LAST_SRC_ADDR(n):(0)-(3) ARRAY 0x00000AC0+0x80*n
DMACTRL_CH0_LAST_SRC_ADDR ADDRESS 0x0AC0 R
DMACTRL_CH0_LAST_SRC_ADDR RESET_VALUE 0x00000000
	LAST_SRC_ADDR BIT[31:0] R   NO_CSR_TEST

DMACTRL_CHn_LAST_DST_ADDR(n):(0)-(3) ARRAY 0x00000AC4+0x80*n
DMACTRL_CH0_LAST_DST_ADDR ADDRESS 0x0AC4 R
DMACTRL_CH0_LAST_DST_ADDR RESET_VALUE 0x00000000
	LAST_DST_ADDR BIT[31:0] R   NO_CSR_TEST

DMACTRL_CHn_LAST_CC_W0(n):(0)-(3) ARRAY 0x00000AC8+0x80*n
DMACTRL_CH0_LAST_CC_W0 ADDRESS 0x0AC8 R
DMACTRL_CH0_LAST_CC_W0 RESET_VALUE 0x00000000
	LAST_CC_W0 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CHn_LAST_CC_W1(n):(0)-(3) ARRAY 0x00000ACC+0x80*n
DMACTRL_CH0_LAST_CC_W1 ADDRESS 0x0ACC R
DMACTRL_CH0_LAST_CC_W1 RESET_VALUE 0x00000000
	LAST_CC_W1 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CHn_LAST_CC_W2(n):(0)-(3) ARRAY 0x00000AD0+0x80*n
DMACTRL_CH0_LAST_CC_W2 ADDRESS 0x0AD0 R
DMACTRL_CH0_LAST_CC_W2 RESET_VALUE 0x00000000
	LAST_CC_W2 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CHn_STATS_MIN(n):(0)-(3) ARRAY 0x00000AD4+0x80*n
DMACTRL_CH0_STATS_MIN ADDRESS 0x0AD4 R
DMACTRL_CH0_STATS_MIN RESET_VALUE 0x00000000
	STATS_MIN BIT[31:0] R   NO_CSR_TEST

DMACTRL_CHn_STATS_MAX(n):(0)-(3) ARRAY 0x00000AD8+0x80*n
DMACTRL_CH0_STATS_MAX ADDRESS 0x0AD8 R
DMACTRL_CH0_STATS_MAX RESET_VALUE 0x00000000
	STATS_MAX BIT[31:0] R   NO_CSR_TEST

DMACTRL_CHn_STATS_AVG(n):(0)-(3) ARRAY 0x00000ADC+0x80*n
DMACTRL_CH0_STATS_AVG ADDRESS 0x0ADC R
DMACTRL_CH0_STATS_AVG RESET_VALUE 0x00000000
	STATS_AVG BIT[31:0] R   NO_CSR_TEST

DMACTRL_CHn_STATS_CUR(n):(0)-(3) ARRAY 0x00000AE0+0x80*n
DMACTRL_CH0_STATS_CUR ADDRESS 0x0AE0 R
DMACTRL_CH0_STATS_CUR RESET_VALUE 0x00000000
	STATS_CUR BIT[31:0] R   NO_CSR_TEST

DMACTRL_CHn_STATUS3(n):(0)-(3) ARRAY 0x00000AE4+0x80*n
DMACTRL_CH0_STATUS3 ADDRESS 0x0AE4 R
DMACTRL_CH0_STATUS3 RESET_VALUE 0x00000000
	CMD_PENDING_STATUS BIT[19:16] R   NO_CSR_TEST
	INT_CMD_READY BIT[15:13] R   NO_CSR_TEST
	CLR_INT_STATUS_TO_IP BIT[12] R   NO_CSR_TEST
	WR_ISSUE_TO_IP_SM BIT[11] R   NO_CSR_TEST
	CFG_BUS_SM BIT[10] R   NO_CSR_TEST
	BLK_XFR_DONE BIT[9] R   NO_CSR_TEST
	BLK_XFR_REQ BIT[8] R   NO_CSR_TEST
	BLK_XFR_CNT BIT[7:0] R   NO_CSR_TEST

DMACTRL_NAVEGM_START_ADDR ADDRESS 0x0AE8 RW
DMACTRL_NAVEGM_START_ADDR RESET_VALUE 0x0008C000
	NAVEGM_START_ADDR BIT[31:0] RW  

DMACTRL_NAVEGM_END_ADDR ADDRESS 0x0AEC RW
DMACTRL_NAVEGM_END_ADDR RESET_VALUE 0x00094000
	NAVEGM_END_ADDR BIT[31:0] RW  

DMACTRL_NAVDUMMY_ADDR ADDRESS 0x0AF0 RW
DMACTRL_NAVDUMMY_ADDR RESET_VALUE 0x000CA000
	NAVDUMMY_ADDR BIT[31:0] RW  

DMACTRL_DDRDUMMY_ADDR ADDRESS 0x0AF4 RW
DMACTRL_DDRDUMMY_ADDR RESET_VALUE 0x0000BEEF
	DDRDUMMY_ADDR BIT[31:0] RW  

DMACTRL_NAVCPRM_START_ADDR ADDRESS 0x0AF8 RW
DMACTRL_NAVCPRM_START_ADDR RESET_VALUE 0x000C0000
	NAVCPRM_START_ADDR BIT[31:0] RW  

DMACTRL_NAVCPRM_END_ADDR ADDRESS 0x0AFC RW
DMACTRL_NAVCPRM_END_ADDR RESET_VALUE 0x000CA000
	NAVCPRM_END_ADDR BIT[31:0] RW  

DMACTRL_CH0_STATS_MAX_CMD0_ADDR ADDRESS 0x0C80 R
DMACTRL_CH0_STATS_MAX_CMD0_ADDR RESET_VALUE 0x00000000
	CH0_STATS_MAX_CMD0 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH0_STATS_MAX_CMD1_ADDR ADDRESS 0x0C84 R
DMACTRL_CH0_STATS_MAX_CMD1_ADDR RESET_VALUE 0x00000000
	CH0_STATS_MAX_CMD0 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH0_STATS_MAX_CMD2_ADDR ADDRESS 0x0C88 R
DMACTRL_CH0_STATS_MAX_CMD2_ADDR RESET_VALUE 0x00000000
	CH0_STATS_MAX_CMD0 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH0_STATS_MAX_CMD_FLAG_ADDR ADDRESS 0x0C8C R
DMACTRL_CH0_STATS_MAX_CMD_FLAG_ADDR RESET_VALUE 0x00000000
	CH0_STATS_MAX_CMD_FLAG BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH0_STATS_MAX_CMD_CNTR_ADDR ADDRESS 0x0C90 R
DMACTRL_CH0_STATS_MAX_CMD_CNTR_ADDR RESET_VALUE 0x00000000
	CH0_STATS_MAX_CMD_CNTR BIT[15:0] R   NO_CSR_TEST

DMACTRL_CH1_STATS_MAX_CMD0_ADDR ADDRESS 0x0C94 R
DMACTRL_CH1_STATS_MAX_CMD0_ADDR RESET_VALUE 0x00000000
	CH1_STATS_MAX_CMD0 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH1_STATS_MAX_CMD1_ADDR ADDRESS 0x0C98 R
DMACTRL_CH1_STATS_MAX_CMD1_ADDR RESET_VALUE 0x00000000
	CH1_STATS_MAX_CMD0 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH1_STATS_MAX_CMD2_ADDR ADDRESS 0x0C9C R
DMACTRL_CH1_STATS_MAX_CMD2_ADDR RESET_VALUE 0x00000000
	CH1_STATS_MAX_CMD0 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH1_STATS_MAX_CMD_FLAG_ADDR ADDRESS 0x0CA0 R
DMACTRL_CH1_STATS_MAX_CMD_FLAG_ADDR RESET_VALUE 0x00000000
	CH1_STATS_MAX_CMD_FLAG BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH1_STATS_MAX_CMD_CNTR_ADDR ADDRESS 0x0CA4 R
DMACTRL_CH1_STATS_MAX_CMD_CNTR_ADDR RESET_VALUE 0x00000000
	CH1_STATS_MAX_CMD_CNTR BIT[15:0] R   NO_CSR_TEST

DMACTRL_CH2_STATS_MAX_CMD0_ADDR ADDRESS 0x0CA8 R
DMACTRL_CH2_STATS_MAX_CMD0_ADDR RESET_VALUE 0x00000000
	CH2_STATS_MAX_CMD0 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH2_STATS_MAX_CMD1_ADDR ADDRESS 0x0CAC R
DMACTRL_CH2_STATS_MAX_CMD1_ADDR RESET_VALUE 0x00000000
	CH2_STATS_MAX_CMD0 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH2_STATS_MAX_CMD2_ADDR ADDRESS 0x0CB0 R
DMACTRL_CH2_STATS_MAX_CMD2_ADDR RESET_VALUE 0x00000000
	CH2_STATS_MAX_CMD0 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH2_STATS_MAX_CMD_FLAG_ADDR ADDRESS 0x0CB4 R
DMACTRL_CH2_STATS_MAX_CMD_FLAG_ADDR RESET_VALUE 0x00000000
	CH2_STATS_MAX_CMD_FLAG BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH2_STATS_MAX_CMD_CNTR_ADDR ADDRESS 0x0CB8 R
DMACTRL_CH2_STATS_MAX_CMD_CNTR_ADDR RESET_VALUE 0x00000000
	CH2_STATS_MAX_CMD_CNTR BIT[15:0] R   NO_CSR_TEST

DMACTRL_CH3_STATS_MAX_CMD0_ADDR ADDRESS 0x0CBC R
DMACTRL_CH3_STATS_MAX_CMD0_ADDR RESET_VALUE 0x00000000
	CH3_STATS_MAX_CMD0 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH3_STATS_MAX_CMD1_ADDR ADDRESS 0x0CC0 R
DMACTRL_CH3_STATS_MAX_CMD1_ADDR RESET_VALUE 0x00000000
	CH3_STATS_MAX_CMD0 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH3_STATS_MAX_CMD2_ADDR ADDRESS 0x0CC4 R
DMACTRL_CH3_STATS_MAX_CMD2_ADDR RESET_VALUE 0x00000000
	CH3_STATS_MAX_CMD0 BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH3_STATS_MAX_CMD_FLAG_ADDR ADDRESS 0x0CC8 R
DMACTRL_CH3_STATS_MAX_CMD_FLAG_ADDR RESET_VALUE 0x00000000
	CH3_STATS_MAX_CMD_FLAG BIT[31:0] R   NO_CSR_TEST

DMACTRL_CH3_STATS_MAX_CMD_CNTR_ADDR ADDRESS 0x0CCC R
DMACTRL_CH3_STATS_MAX_CMD_CNTR_ADDR RESET_VALUE 0x00000000
	CH3_STATS_MAX_CMD_CNTR BIT[15:0] R   NO_CSR_TEST

DMACTRL_CHn_STATS_CUR_CMD_FLGm_ADDR(n,m):(0,0)-(3,7) ARRAY 0x00000CE0+0x40*n+0x8*m
DMACTRL_CH0_STATS_CUR_CMD_FLG0_ADDR ADDRESS 0x0CE0 R
DMACTRL_CH0_STATS_CUR_CMD_FLG0_ADDR RESET_VALUE 0x00000000
	STATS_CUR_CMD_FLG BIT[31:0] R   NO_CSR_TEST

DMACTRL_CHn_STATS_CUR_CMD_CNTRm_ADDR(n,m):(0,0)-(3,7) ARRAY 0x00000CE4+0x40*n+0x8*m
DMACTRL_CH0_STATS_CUR_CMD_CNTR0_ADDR ADDRESS 0x0CE4 R
DMACTRL_CH0_STATS_CUR_CMD_CNTR0_ADDR RESET_VALUE 0x00000000
	STATS_CUR_CMD_CNTR BIT[31:0] R   NO_CSR_TEST

XFR_SIZE_OPTION_n(n):(0)-(255) ARRAY 0x00000E00+0x4*n
XFR_SIZE_OPTION_0 ADDRESS 0x0E00 R
XFR_SIZE_OPTION_0 RESET_VALUE 0x00000000
	XFR_SIZE_OPTION BIT[15:0] R   NO_CSR_TEST

SM_ADDR_BEGIN ADDRESS 0x3E000 RW
SM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	SM_ADDR_BEGIN BIT[31:0] RW  

SM_ADDR_END ADDRESS 0x493FC RW
SM_ADDR_END RESET_VALUE 0xXXXXXXXX
	SM_ADDR_END BIT[31:0] RW  

CDM_ADDR_BEGIN ADDRESS 0xE000 RW
CDM_ADDR_BEGIN RESET_VALUE 0x00000000
	CDM_ADDR_BEGIN BIT[31:0] RW   NO_CSR_TEST

CDM_ADDR_END ADDRESS 0x11FFC RW
CDM_ADDR_END RESET_VALUE 0x00000000
	CDM_ADDR_END BIT[31:0] RW   NO_CSR_TEST

CPRM_ADDR_BEGIN ADDRESS 0xBE000 RW
CPRM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	CPRM_ADDR_BEGIN BIT[31:0] RW  

CPRM_ADDR_END ADDRESS 0xC13FC RW
CPRM_ADDR_END RESET_VALUE 0xXXXXXXXX
	CPRM_ADDR_END BIT[31:0] RW   NO_CSR_TEST

CCM_ADDR_BEGIN ADDRESS 0x12000 RW
--PRAGMA OVERLAP
CCM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	CCM_ADDR_BEGIN BIT[31:0] RW  

CCM_ADDR_END ADDRESS 0x139FC RW
CCM_ADDR_END RESET_VALUE 0xXXXXXXXX
	CCM_ADDR_END BIT[31:0] RW  

CVM_ADDR_BEGIN ADDRESS 0x16000 RW
CVM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	CVM_ADDR_BEGIN BIT[31:0] RW  

CVM_ADDR_END ADDRESS 0x179FC RW
CVM_ADDR_END RESET_VALUE 0xXXXXXXXX
	CVM_ADDR_END BIT[31:0] RW  

CPM_ADDR_BEGIN ADDRESS 0x1A000 RW
CPM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	CPM_ADDR_BEGIN BIT[31:0] RW  

CPM_ADDR_END ADDRESS 0x1B9FC RW
CPM_ADDR_END RESET_VALUE 0xXXXXXXXX
	CPM_ADDR_END BIT[31:0] RW  

CCM_START1_CMD ADDRESS 0x12000 RW NO_CSR_TEST
--PRAGMA OVERLAP
CCM_START1_CMD RESET_VALUE 0xXXXXXXXX
	CCM_FORCE_7_WORDS BIT[30] RW  
	CCM_WAIT_RTC BIT[29:10] RW  
	CCM_NR_MS BIT[9:5] RW  
	CCM_MODE BIT[4:0] RW  

CCM_START2_CMD ADDRESS 0x12004 RW NO_CSR_TEST
CCM_START2_CMD RESET_VALUE 0xXXXXXXXX
	CCM_DIR_INIT BIT[31] RW  
	CCM_IND_INIT BIT[30] RW  
	CCM_DIR_START_WORD BIT[29:15] RW  
	CCM_IND_START_WORD BIT[14:0] RW  

CCM_WORD1_CMD ADDRESS 0x12008 RW NO_CSR_TEST
CCM_WORD1_CMD RESET_VALUE 0xXXXXXXXX
	CCM_NR_CORRS BIT[31:20] RW  
	CCM_BIT1 BIT[19] RW  
	CCM_BIT2 BIT[18] RW  
	CCM_RESULT_BITS BIT[17] RW  
	CCM_SAT_BITS BIT[16] RW  
	CCM_SCALE BIT[15:12] RW  
	CCM_FINE_SCALE BIT[11] RW  
	CCM_SUBCH BIT[10:7] RW  
	CCM_CH BIT[6:5] RW  
	CCM_MODE BIT[4:0] RW  

CCM_WORD2_CMD ADDRESS 0x1200C RW NO_CSR_TEST
CCM_WORD2_CMD RESET_VALUE 0xXXXXXXXX
	CCM_PHASE BIT[31:24] RW  
	CCM_FREQ BIT[23:0] RW  

CCM_WORD3_CMD ADDRESS 0x12010 RW NO_CSR_TEST
CCM_WORD3_CMD RESET_VALUE 0xXXXXXXXX
	CCM_SEGMENT_TYPE BIT[30] RW  
		FULL VALUE 0x0
		PART VALUE 0x1
	CCM_SEGMENT_TERM BIT[29] RW  
		BEGIN VALUE 0x0
		END VALUE 0x1
	CCM_SW_TASK_SIZE BIT[28] RW  
		SIZE_256 VALUE 0x0
		SIZE_64 VALUE 0x1
	CCM_SM_BANK BIT[27] RW  
	CCM_TIME_INDEX BIT[26:0] RW  

CCM_WORD4_CMD ADDRESS 0x12014 RW NO_CSR_TEST
CCM_WORD4_CMD RESET_VALUE 0xXXXXXXXX
	CCM_SEGMENT_NR BIT[31:27] RW  
	CCM_CODE_SEED BIT[26:0] RW  

CCM_WORD5_CMD ADDRESS 0x12018 RW NO_CSR_TEST
CCM_WORD5_CMD RESET_VALUE 0x0XXXXXXX
	CCM_SECOND_CODE BIT[26] RW  
	CCM_CONSTCODE BIT[25:24] RW  
	CCM_TIME_RESIDUAL BIT[23:14] RW  
	CCM_TIME_DOP BIT[13:0] RW  

CCM_WORD6_CMD ADDRESS 0x1201C RW NO_CSR_TEST
CCM_WORD6_CMD RESET_VALUE 0x00XXXXXX
	CCM_CD_ENABLE BIT[21] RW  
	CCM_CD_CORR_OFFSET BIT[20:13] RW  
	CCM_DIRECT_MODE_CHAN BIT[12] RW  
	CCM_DIRECT_MODE_MS BIT[11:7] RW  
	CCM_CODE_SEGMENT BIT[6:0] RW  

CCM_WORD7_CMD ADDRESS 0x12020 RW NO_CSR_TEST
CCM_WORD7_CMD RESET_VALUE 0x0XXXXXXX
	CCM_PILOT_SEED BIT[26:0] RW  

CCM_END_CMD ADDRESS 0x12024 RW NO_CSR_TEST
CCM_END_CMD RESET_VALUE 0x000000XX
	CCM_MODE BIT[4:0] RW  

CCM_LOAD_CMD ADDRESS 0x127E0 RW NO_CSR_TEST
CCM_LOAD_CMD RESET_VALUE 0x0000000X
	CCM_LOAD BIT[0] RW  

CCM_DATA_CODE_BASE_CMD ADDRESS 0x127E4 RW NO_CSR_TEST
CCM_DATA_CODE_BASE_CMD RESET_VALUE 0x000XXXXX
	CCM_DATA_CODE_BASE BIT[16:0] RW  

CCM_PILOT_CODE_BASE_CMD ADDRESS 0x127E8 RW NO_CSR_TEST
CCM_PILOT_CODE_BASE_CMD RESET_VALUE 0x000XXXXX
	CCM_PILOT_CODE_BASE BIT[16:0] RW  

CCM_SEQ_NUMBER_STATUS ADDRESS 0x127EC R NO_CSR_TEST
CCM_SEQ_NUMBER_STATUS RESET_VALUE 0xXXXXXXXX
	CCM_SEQ_NUMBER BIT[31:0] R  

CCM_DONE_RTC_STATUS ADDRESS 0x127F0 R NO_CSR_TEST
CCM_DONE_RTC_STATUS RESET_VALUE 0xXXXXXXXX
	CCM_DONE_RTC BIT[31:0] R  

DP_GLOBAL_CTL ADDRESS 0x0000 RW
DP_GLOBAL_CTL RESET_VALUE 0x00000000
	DP_TEST_CCP_CLR_BUFF BIT[3] RW  
	DP_TEST_CCP_RD_BUFF BIT[2] RW  
	DP_TEST_CCP_WR_BUFF BIT[1] RW  
	DP_DCP_START BIT[0] RW  

DP_TC_CTL ADDRESS 0x0004 RW
DP_TC_CTL RESET_VALUE 0x00000000
	DP_TC_SKIP_OE_CMD BIT[26] RW  
	DP_TC_SKIP_IE_CMD BIT[25] RW  
	DP_TC_SKIP_IC_CMD BIT[24] RW  
	DP_TC_RTC_VALUE BIT[23:14] RW  
	DP_TC_WAIT BIT[13:12] RW  
	DP_TC_VM_BLK BIT[10] RW  
	DP_TC_IC_BLK BIT[9:7] RW  
	DP_TC_IE_BLK BIT[6:4] RW  
	DP_TC_OE_BLK BIT[3:1] RW  
	DP_TC_START BIT[0] RW  

DP_TC_STATUS ADDRESS 0x0008 RW
DP_TC_STATUS RESET_VALUE 0x00000040
	DP_CHANNEL_NR_STATUS BIT[31:24] RW  
	DP_TASK_NR_STATUS BIT[23:16] RW  
	DP_TC_UPDOWN_BUFF_CNT_STATUS BIT[14:7] R  
	DP_TC_RTC_DIFF_STATUS BIT[6] R   NO_CSR_TEST
	DP_TC_CH2_FSM_STATUS BIT[5:4] R  
		CH2_IDLE VALUE 0x0
		CH2_WAIT_OE_DONE VALUE 0x1
		CH2_IE_REQ VALUE 0x2
		CH2_WAIT_IE_DONE VALUE 0x3
	DP_TC_CH1_FSM_STATUS BIT[3:1] R  
		CH1_IDLE VALUE 0x0
		CH1_WAIT_VM_DONE VALUE 0x1
		CH1_IC_REQ VALUE 0x2
		CH1_WAIT_IC_DONE VALUE 0x3
		CH1_WAIT_START_COND VALUE 0x4
		CH1_NULL_RTC_WAIT VALUE 0x5
	DP_TC_ACTIVE_STATUS BIT[0] R  

DP_BINn_BLOCK_EXP_BIAS(n):(0)-(19) ARRAY 0x0000000C+0x4*n
DP_BIN0_BLOCK_EXP_BIAS ADDRESS 0x000C RW
DP_BIN0_BLOCK_EXP_BIAS RESET_VALUE 0x00000000
	DP_BIN_BLOCK_EXP_BIAS BIT[31:0] RW  

DP_MEM_START_ADDR ADDRESS 0x005C RW
DP_MEM_START_ADDR RESET_VALUE 0x00000000
	DP_MEMORY_BANK BIT[24] RW  
		A VALUE 0x0
		B VALUE 0x1
	DP_CGM_START_ADDR BIT[23:12] RW  
	DP_EGM_START_ADDR BIT[11:0] RW  

DP_CTL1 ADDRESS 0x0060 RW
DP_CTL1 RESET_VALUE 0x00000000
	DP_NR_CCS BIT[30:28] RW  
		CCS_DISABLE VALUE 0x0
		C_2 VALUE 0x1
		C_4 VALUE 0x2
		C_6 VALUE 0x3
		C_24 VALUE 0x4
		C_64 VALUE 0x5
		C_128 VALUE 0x6
		C_256 VALUE 0x7
	DP_NR_DFT_FREQ BIT[27:23] RW  
	DP_NR_CORRS BIT[22:16] RW  
	DP_FIRST_ENERGY BIT[15] RW  
		NO VALUE 0x0
		YES VALUE 0x1
	DP_ENERGY_TYPE BIT[14] RW  
		HALF VALUE 0x0
		BLOCK VALUE 0x1
	DP_CORR_TYPE BIT[13] RW  
		F_4_BITS VALUE 0x0
		F_8_BITS VALUE 0x1
	DP_NR_NON_COH BIT[12:8] RW  
	DP_COH_LENGTH BIT[7:0] RW  

DP_CTL2 ADDRESS 0x0064 RW
DP_CTL2 RESET_VALUE 0x00000000
	DP_CODE_PERIOD BIT[26:25] RW  
		P_20MS VALUE 0x0
		P_10MS VALUE 0x1
		P_4MS VALUE 0x2
		P_1MS VALUE 0x3
	DP_CODE_BITS BIT[24:0] RW  

DP_CTL3 ADDRESS 0x0068 RW
DP_CTL3 RESET_VALUE 0x00000000
	DP_MAG_SCALE BIT[24:21] RW  
	DP_COH_SCALE BIT[20:18] RW  
	DP_FREQ_FIRST BIT[17:0] RW  

DP_CTL4 ADDRESS 0x006C RW
DP_CTL4 RESET_VALUE 0x00000000
	DP_HF_STORE_TMPM_EN BIT[18] RW  
	DP_FREQ_SPACE BIT[17:0] RW  

DP_TMPM_START_ADDR ADDRESS 0x0070 RW
DP_TMPM_START_ADDR RESET_VALUE 0x00000000
	DP_TMPM_START_ADDR BIT[10:0] RW  

DP_START_COMMAND ADDRESS 0x0074 RW
DP_START_COMMAND RESET_VALUE 0x00000000
	DP_EGTC_TYPE BIT[18:16] RW  
		HF_TO_BF VALUE 0x0
		HF_TO_INT VALUE 0x1
		BF_TO_HF VALUE 0x2
		BF_TO_INT VALUE 0x3
		INT_TO_HF VALUE 0x4
		INT_TO_BF VALUE 0x5
	DP_COPY_TMPM2EGM_START BIT[4] RW  
	DP_EGTC_START BIT[3] RW  
	DP_HF2BF_START BIT[2] RW  
	DP_PD_START BIT[1] RW  
	DP_DFT_START BIT[0] RW  

DP_GRID_MAX_STATUS ADDRESS 0x0078 R
DP_GRID_MAX_STATUS RESET_VALUE 0x00000000
	DP_GRID_MAX_INDEX_B_STATUS BIT[28:24] R  
	DP_GRID_MAX_INDEX_K_STATUS BIT[23:16] R  
	DP_GRID_MAX_VALUE_STATUS BIT[15:0] R  

DP_BINn_MAX_MIN_STATUS(n):(0)-(19) ARRAY 0x0000007C+0x4*n
DP_BIN0_MAX_MIN_STATUS ADDRESS 0x007C R
DP_BIN0_MAX_MIN_STATUS RESET_VALUE 0x0000FFFF
	DP_BIN_MAX_MIN_STATUS BIT[31:0] R  

DP_STATUS ADDRESS 0x00CC R
DP_STATUS RESET_VALUE 0x00000000
	DP_HF2BF_ACTIVE_STATUS BIT[2] R  
	DP_PD_ACTIVE_STATUS BIT[1] R  
	DP_DFT_ACTIVE_STATUS BIT[0] R  

DP_DCP_BREAKPOINT ADDRESS 0x00D0 RW
DP_DCP_BREAKPOINT RESET_VALUE 0x00000000
	DP_DCP_BRKPNT_SET BIT[16] RW  
	DP_DCP_BREAK_CNTR BIT[15:0] RW  

DP_DCP_BREAK_STATE ADDRESS 0x00D4 R
DP_DCP_BREAK_STATE RESET_VALUE 0x00000000
	DP_DCP_BREAK_INT_STATE_SRC BIT[4:2] R   NO_CSR_TEST
	DCP_INT_STATE BIT[1] R   NO_CSR_TEST
	DCP_HALT_STATE BIT[0] R   NO_CSR_TEST

DP_DCP_PROG_STATUS ADDRESS 0x00D8 R
DP_DCP_PROG_STATUS RESET_VALUE 0x00000000
	DP_DCP_FLAG_C BIT[19] R   NO_CSR_TEST
	DP_DCP_FLAG_N BIT[18] R   NO_CSR_TEST
	DP_DCP_FLAG_V BIT[17] R   NO_CSR_TEST
	DP_DCP_FLAG_Z BIT[16] R   NO_CSR_TEST
	DP_DCP_PC BIT[11:0] R   NO_CSR_TEST

DP_DCP_G10_STATUS ADDRESS 0x00DC R
DP_DCP_G10_STATUS RESET_VALUE 0x00000000
	DP_DCP_G1 BIT[31:16] R   NO_CSR_TEST
	DP_DCP_G0 BIT[15:0] R   NO_CSR_TEST

DP_DCP_G32_STATUS ADDRESS 0x00E0 R
DP_DCP_G32_STATUS RESET_VALUE 0x00000000
	DP_DCP_G3 BIT[31:16] R   NO_CSR_TEST
	DP_DCP_G2 BIT[15:0] R   NO_CSR_TEST

DP_DCP_G54_STATUS ADDRESS 0x00E4 R
DP_DCP_G54_STATUS RESET_VALUE 0x00000000
	DP_DCP_G5 BIT[31:16] R   NO_CSR_TEST
	DP_DCP_G4 BIT[15:0] R   NO_CSR_TEST

DP_DCP_G76_STATUS ADDRESS 0x00E8 R
DP_DCP_G76_STATUS RESET_VALUE 0x00000000
	DP_DCP_G7 BIT[31:16] R   NO_CSR_TEST
	DP_DCP_G6 BIT[15:0] R   NO_CSR_TEST

DP_DCP_G98_STATUS ADDRESS 0x00EC R
DP_DCP_G98_STATUS RESET_VALUE 0x00000000
	DP_DCP_G9 BIT[31:16] R   NO_CSR_TEST
	DP_DCP_G8 BIT[15:0] R   NO_CSR_TEST

DP_DCP_GBA_STATUS ADDRESS 0x00F0 R
DP_DCP_GBA_STATUS RESET_VALUE 0x00000000
	DP_DCP_GB BIT[31:16] R   NO_CSR_TEST
	DP_DCP_GA BIT[15:0] R   NO_CSR_TEST

DP_DCP_GDC_STATUS ADDRESS 0x00F4 R
DP_DCP_GDC_STATUS RESET_VALUE 0x00000000
	DP_DCP_GD BIT[31:16] R   NO_CSR_TEST
	DP_DCP_GC BIT[15:0] R   NO_CSR_TEST

DP_DCP_P10_STATUS ADDRESS 0x00F8 R
DP_DCP_P10_STATUS RESET_VALUE 0x00000000
	DP_DCP_P1 BIT[31:16] R   NO_CSR_TEST
	DP_DCP_P0 BIT[15:0] R   NO_CSR_TEST

DP_DCP_P2_STATUS ADDRESS 0x00FC R
DP_DCP_P2_STATUS RESET_VALUE 0x00000000
	DP_DCP_P2 BIT[15:0] R   NO_CSR_TEST

DP_NUMERATOR ADDRESS 0x0100 RW
DP_NUMERATOR RESET_VALUE 0x00000000
	DP_NUMERTOR BIT[31:0] RW  

DP_DENOMINATOR ADDRESS 0x0104 RW
DP_DENOMINATOR RESET_VALUE 0x00000000
	DP_DENOMINATOR BIT[15:0] RW  

DP_OUT_DIV_STATUS ADDRESS 0x0108 R
DP_OUT_DIV_STATUS RESET_VALUE 0x00000000
	DP_OUT_DIV BIT[31:0] R  

DP_PD_CTL1 ADDRESS 0x010C RW
DP_PD_CTL1 RESET_VALUE 0x00000000
	DP_ARRAY_MODE BIT[6] RW  
		ARRAY_3X5 VALUE 0x0
		ARRAY_3X3 VALUE 0x1
	DP_TOP_BOT BIT[5:4] RW  
		NO_BORDER VALUE 0x0
		TOP_BORDER VALUE 0x1
		BOT_BORDER VALUE 0x2
		TOP_BOT_BORDER VALUE 0x3
	DP_SUM_OUT_SEL BIT[3:1] RW  
		OUT_2 VALUE 0x0
		OUT_4 VALUE 0x1
		OUT_6 VALUE 0x2
		OUT_8 VALUE 0x3
		OUT_10 VALUE 0x4
		OUT_12 VALUE 0x5
		OUT_14 VALUE 0x6
		OUT_16 VALUE 0x7
	DP_PD_INIT BIT[0] RW  

DP_PD_CTL2 ADDRESS 0x0110 RW
DP_PD_CTL2 RESET_VALUE 0x00000000
	DP_PRGM_NOISE_THRESHOLD_EN BIT[16] RW  
	DP_PRGM_NOISE_THRESHOLD BIT[15:0] RW  

DP_INPUT_NOISE ADDRESS 0x0114 RW
DP_INPUT_NOISE RESET_VALUE 0x00000000
	DP_INPUT_NOISE BIT[31:0] RW  

DP_SORT_NOISE_n_STATUS(n):(0)-(19) ARRAY 0x00000118+0x4*n
DP_SORT_NOISE_0_STATUS ADDRESS 0x0118 R
DP_SORT_NOISE_0_STATUS RESET_VALUE 0x00000000
	DP_SORT_NOISE BIT[31:0] R  

DP_SORT_MAX_10_STATUS ADDRESS 0x0168 R
DP_SORT_MAX_10_STATUS RESET_VALUE 0x00000000
	DP_SORT_MAX_1 BIT[31:16] R  
	DP_SORT_MAX_0 BIT[15:0] R  

DP_SORT_MAX_32_STATUS ADDRESS 0x016C R
DP_SORT_MAX_32_STATUS RESET_VALUE 0x00000000
	DP_SORT_MAX_3 BIT[31:16] R  
	DP_SORT_MAX_2 BIT[15:0] R  

DP_SORT_MAX_54_STATUS ADDRESS 0x0170 R
DP_SORT_MAX_54_STATUS RESET_VALUE 0x00000000
	DP_SORT_MAX_5 BIT[31:16] R  
	DP_SORT_MAX_4 BIT[15:0] R  

DP_SORT_MAX_76_STATUS ADDRESS 0x0174 R
DP_SORT_MAX_76_STATUS RESET_VALUE 0x00000000
	DP_SORT_MAX_7 BIT[31:16] R  
	DP_SORT_MAX_6 BIT[15:0] R  

DP_SORT_MAX_98_STATUS ADDRESS 0x0178 R
DP_SORT_MAX_98_STATUS RESET_VALUE 0x00000000
	DP_SORT_MAX_9 BIT[31:16] R  
	DP_SORT_MAX_8 BIT[15:0] R  

DP_SORT_MAX_BA_STATUS ADDRESS 0x017C R
DP_SORT_MAX_BA_STATUS RESET_VALUE 0x00000000
	DP_SORT_MAX_11 BIT[31:16] R  
	DP_SORT_MAX_10 BIT[15:0] R  

DP_SORT_MAX_DC_STATUS ADDRESS 0x0180 R
DP_SORT_MAX_DC_STATUS RESET_VALUE 0x00000000
	DP_SORT_MAX_13 BIT[31:16] R  
	DP_SORT_MAX_12 BIT[15:0] R  

DP_SORT_MAX_FE_STATUS ADDRESS 0x0184 R
DP_SORT_MAX_FE_STATUS RESET_VALUE 0x00000000
	DP_SORT_MAX_15 BIT[31:16] R  
	DP_SORT_MAX_14 BIT[15:0] R  

DP_SUM_MAX_MAG_STATUS ADDRESS 0x0188 R
DP_SUM_MAX_MAG_STATUS RESET_VALUE 0x00000000
	DP_SUM_MAX_MAG BIT[31:0] R  

DP_SORT_MIN_10_STATUS ADDRESS 0x018C R
DP_SORT_MIN_10_STATUS RESET_VALUE 0x00000000
	DP_SORT_MIN_1 BIT[31:16] R  
	DP_SORT_MIN_0 BIT[15:0] R  

DP_SORT_MIN_32_STATUS ADDRESS 0x0190 R
DP_SORT_MIN_32_STATUS RESET_VALUE 0x00000000
	DP_SORT_MIN_3 BIT[31:16] R  
	DP_SORT_MIN_2 BIT[15:0] R  

DP_SORT_MIN_54_STATUS ADDRESS 0x0194 R
DP_SORT_MIN_54_STATUS RESET_VALUE 0x00000000
	DP_SORT_MIN_5 BIT[31:16] R  
	DP_SORT_MIN_4 BIT[15:0] R  

DP_SORT_MIN_76_STATUS ADDRESS 0x0198 R
DP_SORT_MIN_76_STATUS RESET_VALUE 0x00000000
	DP_SORT_MIN_7 BIT[31:16] R  
	DP_SORT_MIN_6 BIT[15:0] R  

DP_SORT_MIN_98_STATUS ADDRESS 0x019C R
DP_SORT_MIN_98_STATUS RESET_VALUE 0x00000000
	DP_SORT_MIN_9 BIT[31:16] R  
	DP_SORT_MIN_8 BIT[15:0] R  

DP_SORT_MIN_BA_STATUS ADDRESS 0x01A0 R
DP_SORT_MIN_BA_STATUS RESET_VALUE 0x00000000
	DP_SORT_MIN_11 BIT[31:16] R  
	DP_SORT_MIN_10 BIT[15:0] R  

DP_SORT_MIN_DC_STATUS ADDRESS 0x01A4 R
DP_SORT_MIN_DC_STATUS RESET_VALUE 0x00000000
	DP_SORT_MIN_13 BIT[31:16] R  
	DP_SORT_MIN_12 BIT[15:0] R  

DP_SORT_MIN_FE_STATUS ADDRESS 0x01A8 R
DP_SORT_MIN_FE_STATUS RESET_VALUE 0x00000000
	DP_SORT_MIN_15 BIT[31:16] R  
	DP_SORT_MIN_14 BIT[15:0] R  

DP_SUM_MIN_MAG_STATUS ADDRESS 0x01AC R
DP_SUM_MIN_MAG_STATUS RESET_VALUE 0x00000000
	DP_SUM_MIN_MAG BIT[31:0] R  

DP_FREQ_BIN_NOISE_SUM_STATUS ADDRESS 0x01B0 R
DP_FREQ_BIN_NOISE_SUM_STATUS RESET_VALUE 0x00000000
	DP_FREQ_BIN_NOISE_SUM BIT[31:0] R  

DP_FREQ_BIN_NOISE_CNT_STATUS ADDRESS 0x01B4 R
DP_FREQ_BIN_NOISE_CNT_STATUS RESET_VALUE 0x00000000
	DP_FREQ_BIN_NOISE_CNT BIT[8:0] R  

DP_SUM_ENERGY_STATUS ADDRESS 0x01B8 R
DP_SUM_ENERGY_STATUS RESET_VALUE 0x00000000
	DP_SUM_ENERGY BIT[31:0] R  

DP_SUM_ENERGY_NOISE_STATUS ADDRESS 0x01BC R
DP_SUM_ENERGY_NOISE_STATUS RESET_VALUE 0x00000000
	DP_SUM_ENERGY_NOISE BIT[31:0] R   NO_CSR_TEST

DP_MAG_PEAK_CANDIDATE_10_STATUS ADDRESS 0x01C0 R
DP_MAG_PEAK_CANDIDATE_10_STATUS RESET_VALUE 0x00000000
	DP_MAG_PEAK_CANDIDATE_1 BIT[31:16] R  
	DP_MAG_PEAK_CANDIDATE_0 BIT[15:0] R  

DP_MAG_PEAK_CANDIDATE_32_STATUS ADDRESS 0x01C4 R
DP_MAG_PEAK_CANDIDATE_32_STATUS RESET_VALUE 0x00000000
	DP_MAG_PEAK_CANDIDATE_3 BIT[31:16] R  
	DP_MAG_PEAK_CANDIDATE_2 BIT[15:0] R  

DP_MAG_PEAK_CANDIDATE_54_STATUS ADDRESS 0x01C8 R
DP_MAG_PEAK_CANDIDATE_54_STATUS RESET_VALUE 0x00000000
	DP_MAG_PEAK_CANDIDATE_5 BIT[31:16] R  
	DP_MAG_PEAK_CANDIDATE_4 BIT[15:0] R  

DP_IDX_PEAK_CANDIDATE_30_STATUS ADDRESS 0x01CC R
DP_IDX_PEAK_CANDIDATE_30_STATUS RESET_VALUE 0x00000000
	DP_IDX_PEAK_CANDIDATE_3 BIT[31:24] R  
	DP_IDX_PEAK_CANDIDATE_2 BIT[23:16] R  
	DP_IDX_PEAK_CANDIDATE_1 BIT[15:8] R  
	DP_IDX_PEAK_CANDIDATE_0 BIT[7:0] R  

DP_IDX_PEAK_CANDIDATE_54_STATUS ADDRESS 0x01D0 R
DP_IDX_PEAK_CANDIDATE_54_STATUS RESET_VALUE 0x00000000
	DP_IDX_PEAK_CANDIDATE_5 BIT[15:8] R  
	DP_IDX_PEAK_CANDIDATE_4 BIT[7:0] R  

DP_GNSS_RTC_STATUS ADDRESS 0x01D4 R
DP_GNSS_RTC_STATUS RESET_VALUE 0x00000000
	DP_GNSS_RTC BIT[31:0] R  

DP_STMR_RTC_STATUS ADDRESS 0x01D8 R
DP_STMR_RTC_STATUS RESET_VALUE 0x00000000
	DP_SMTR_RTC BIT[23:0] R  

DP_DCP_IRQ_GEN ADDRESS 0x01DC RW
DP_DCP_IRQ_GEN RESET_VALUE 0x00000000
	DP_DCP_IRQ_GEN_EN BIT[8] RW  
	DP_DCP_IRQ_GEN BIT[7:0] RW  

DP_DCP_GPIO_TO_CCP ADDRESS 0x01E0 RW
DP_DCP_GPIO_TO_CCP RESET_VALUE 0x00000000
	DCP_GPIO_TO_CCP BIT[7:0] RW  

DP_DCP_GPIO_FROM_CCP_STATUS ADDRESS 0x01E4 R
DP_DCP_GPIO_FROM_CCP_STATUS RESET_VALUE 0x00000000
	DCP_GPIO_FROM_CCP BIT[7:0] R  

DP_DCP_ADDR_BREAKPOINT ADDRESS 0x01E8 RW
DP_DCP_ADDR_BREAKPOINT RESET_VALUE 0x00000000
	DCP_ADDR_MASK BIT[31:16] RW  
	DCP_ADDR_TARGET BIT[15:0] RW  

DP_DCP_DATA_BREAKPOINT_MASK ADDRESS 0x01EC RW
DP_DCP_DATA_BREAKPOINT_MASK RESET_VALUE 0x00000000
	DCP_DATA_MASK BIT[31:0] RW  

DP_DCP_DATA_BREAKPOINT ADDRESS 0x01F0 RW
DP_DCP_DATA_BREAKPOINT RESET_VALUE 0x00000000
	DCP_DATA_TARGET BIT[31:0] RW  

DP_DCP_PC_BREAKPOINT ADDRESS 0x01F4 RW
DP_DCP_PC_BREAKPOINT RESET_VALUE 0x00000000
	DCP_PC_MASK BIT[31:16] RW  
	DCP_PC_TARGET BIT[15:0] RW  

DP_DCP_GREG_BREAKPOINT_MASK ADDRESS 0x01F8 RW
DP_DCP_GREG_BREAKPOINT_MASK RESET_VALUE 0x00000000
	DCP_GREG_MASK BIT[31:0] RW  

DP_DCP_GREG_BREAKPOINT ADDRESS 0x01FC RW
DP_DCP_GREG_BREAKPOINT RESET_VALUE 0x00000000
	DCP_GREG_TARGET BIT[31:0] RW  

DP_DCP_MISC_CNTRL ADDRESS 0x0200 RW
DP_DCP_MISC_CNTRL RESET_VALUE 0x00000000
	DCP_GREG_SEL_O BIT[14:12] RW  
		G0 VALUE 0x0
		G2 VALUE 0x1
		G4 VALUE 0x2
		G6 VALUE 0x3
		G8 VALUE 0x4
		GA VALUE 0x5
		GC VALUE 0x6
	DCP_GREG_SEL_E BIT[10:8] RW  
		G1 VALUE 0x0
		G3 VALUE 0x1
		G5 VALUE 0x2
		G7 VALUE 0x3
		G9 VALUE 0x4
		GB VALUE 0x5
		GD VALUE 0x6
	DCP_READ_WRITE BIT[4] RW  
		READ VALUE 0x0
		WRITE VALUE 0x1
	DCP_INT_EN BIT[3] RW  
		DISABLE_NCP_INT VALUE 0x0
		ENABLE_NCP_INT VALUE 0x1
	DCP_HALT_EN BIT[2] RW  
		DISABLE_NCP_HALT VALUE 0x0
		ENABLE_NCP_HALT VALUE 0x1
	DCP_BREAK_EXT_EN BIT[1] RW  
		DISABLE_BREAK_EXT VALUE 0x0
		ENABLE_BREAK_EXT VALUE 0x1
	DCP_BREAK_IMMEDIATE BIT[0] RW  
		NO_BREAK_OF_DCP VALUE 0x0
		BREAK_DCP VALUE 0x1

DP_DCP_TRACE_SEL ADDRESS 0x0204 RW
DP_DCP_TRACE_SEL RESET_VALUE 0x00000000
	DCP_TRACE_DATA_SHIFT BIT[8:5] RW  
	DCP_G_REG_SEL BIT[4:2] RW  
	DCP_TRACE_SRC_SEL BIT[1:0] RW  

DP_CGMA_ADDR_BEGIN ADDRESS 0x82000 RW
DP_CGMA_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	DP_CGMA_ADDR_BEGIN BIT[31:0] RW  

DP_CGMA_ADDR_END ADDRESS 0x839FC RW
DP_CGMA_ADDR_END RESET_VALUE 0xXXXXXXXX
	DP_CGMA_ADDR_END BIT[31:0] RW  

DP_CGMB_ADDR_BEGIN ADDRESS 0x86000 RW
DP_CGMB_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	DP_CGMB_ADDR_BEGIN BIT[31:0] RW  

DP_CGMB_ADDR_END ADDRESS 0x879FC RW
DP_CGMB_ADDR_END RESET_VALUE 0xXXXXXXXX
	DP_CGMB_ADDR_END BIT[31:0] RW  

DP_EGMA_ADDR_BEGIN ADDRESS 0x8A000 RW
DP_EGMA_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	DP_EGMA_ADDR_BEGIN BIT[31:0] RW  

DP_EGMA_ADDR_END ADDRESS 0x8C9FC RW
DP_EGMA_ADDR_END RESET_VALUE 0xXXXXXXXX
	DP_EGMA_ADDR_END BIT[31:0] RW  

DP_EGMB_ADDR_BEGIN ADDRESS 0x8E000 RW
DP_EGMB_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	DP_EGMB_ADDR_BEGIN BIT[31:0] RW  

DP_EGMB_ADDR_END ADDRESS 0x909FC RW
DP_EGMB_ADDR_END RESET_VALUE 0xXXXXXXXX
	DP_EGMB_ADDR_END BIT[31:0] RW  

DP_TMPM_ADDR_BEGIN ADDRESS 0x92000 RW
DP_TMPM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	DP_TMPM_ADDR_BEGIN BIT[31:0] RW  

DP_TMPM_ADDR_END ADDRESS 0x947FC RW
DP_TMPM_ADDR_END RESET_VALUE 0xXXXXXXXX
	DP_TMPM_ADDR_END BIT[31:0] RW  

DP_DCM_ADDR_BEGIN ADDRESS 0x96000 RW
--PRAGMA OVERLAP
DP_DCM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	DP_DCM_ADDR_BEGIN BIT[31:0] RW  

DP_DCM_ADDR_END ADDRESS 0x979FC RW
DP_DCM_ADDR_END RESET_VALUE 0xXXXXXXXX
	DP_DCM_ADDR_END BIT[31:0] RW  

DP_DVM_ADDR_BEGIN ADDRESS 0x9A000 RW
DP_DVM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	DP_DVM_ADDR_BEGIN BIT[31:0] RW  

DP_DVM_ADDR_END ADDRESS 0x9C9FC RW
DP_DVM_ADDR_END RESET_VALUE 0xXXXXXXXX
	DP_DVM_ADDR_END BIT[31:0] RW  

DP_DPM_ADDR_BEGIN ADDRESS 0x9E000 RW
DP_DPM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	DP_DPM_ADDR_BEGIN BIT[31:0] RW  

DP_DPM_ADDR_END ADDRESS 0xA29FC RW
DP_DPM_ADDR_END RESET_VALUE 0xXXXXXXXX
	DP_DPM_ADDR_END BIT[31:0] RW  

DP_PDM1_ADDR_BEGIN ADDRESS 0xA4000 RW
DP_PDM1_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	DP_PDM1_ADDR_BEGIN BIT[31:0] RW  

DP_PDM1_ADDR_END ADDRESS 0xA41FC RW
DP_PDM1_ADDR_END RESET_VALUE 0xXXXXXXXX
	DP_PDM1_ADDR_END BIT[31:0] RW  

DP_PDM2_ADDR_BEGIN ADDRESS 0xA4200 RW
DP_PDM2_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	DP_PDM2_ADDR_BEGIN BIT[31:0] RW  

DP_PDM2_ADDR_END ADDRESS 0xA43FC RW
DP_PDM2_ADDR_END RESET_VALUE 0xXXXXXXXX
	DP_PDM2_ADDR_END BIT[31:0] RW  

DCM_START_CMD ADDRESS 0x96000 RW NO_CSR_TEST
--PRAGMA OVERLAP
DCM_START_CMD RESET_VALUE 0x00XXXXXX
	DCM_NR_TASKS BIT[23:12] RW  
	DCM_NR_WORDS BIT[11:0] RW  

DCM_WORD1_CMD ADDRESS 0x96004 RW NO_CSR_TEST
--PRAGMA OVERLAP
DCM_WORD1_CMD RESET_VALUE 0xXXXXXXXX
	DCM_TASK_PRIORITY BIT[28] RW  
	DCM_NR_FREQS BIT[27:23] RW  
	DCM_NR_CORRS BIT[22:17] RW  
	DCM_FIRST_ENERGY BIT[16] RW  
	DCM_ENERGY_TYPE BIT[15] RW  
	DCM_CORR_TYPE BIT[14] RW  
	DCM_EGM_XFERS BIT[13:12] RW  
	DCM_EGM_STORE BIT[11] RW  
	DCM_EGM_LOAD BIT[10] RW  
	DCM_CGM_XFERS BIT[9:8] RW  
	DCM_CGM_LOAD BIT[7] RW  
	DCM_MEMORY_BANK BIT[6] RW  
	DCM_START_COND BIT[5:4] RW  
	DCM_TASK_TYPE BIT[3:0] RW  

DCM_WORD2_CMD ADDRESS 0x96008 RW NO_CSR_TEST
--PRAGMA OVERLAP
DCM_WORD2_CMD RESET_VALUE 0xXXXXXXXX
	DCM_START_VALUE BIT[31:22] RW  
	DCM_COH_LENGTH BIT[21:18] RW  
	DCM_FREQ_FIRST BIT[17:0] RW  

DCM_WORD3_CMD ADDRESS 0x9600C RW NO_CSR_TEST
--PRAGMA OVERLAP
DCM_WORD3_CMD RESET_VALUE 0xXXXXXXXX
	DCM_SECOND_CODE BIT[28:26] RW  
	DCM_DATA_BITS BIT[25:18] RW  
	DCM_FREQ_SPACE BIT[17:0] RW  

DCM_WORD4_CMD ADDRESS 0x96010 RW NO_CSR_TEST
--PRAGMA OVERLAP
DCM_WORD4_CMD RESET_VALUE 0x0XXXXXXX
	DCM_PARAM_2 BIT[24:14] RW  
	DCM_PARAM_1 BIT[13:3] RW  
	DCM_BED_TYPE BIT[2:0] RW  

DCM_WORD5_CMD ADDRESS 0x96014 RW NO_CSR_TEST
--PRAGMA OVERLAP
DCM_WORD5_CMD RESET_VALUE 0x00XXXXXX
	DCM_PARAM_4 BIT[21:11] RW  
	DCM_PARAM_3 BIT[10:0] RW  

DCM_WORD6_CMD ADDRESS 0x96018 RW NO_CSR_TEST
--PRAGMA OVERLAP
DCM_WORD6_CMD RESET_VALUE 0xXXXXXXXX
	DCM_PRED_NOISE BIT[31:16] RW  
	DCM_THRESHOLD BIT[15:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.MSS_TOP.MODEM_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

modem_top MODULE OFFSET=MSS_TOP+0x00300000 MAX=MSS_TOP+0x0038FFFF APRE= SPRE=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TX_TOP (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.MSS_TOP.MODEM_TOP.TX_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

tx_top MODULE OFFSET=MSS_TOP+0x00380000 MAX=MSS_TOP+0x0038FFFF APRE= SPRE=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TX_TOP.TX (level 4)
----------------------------------------------------------------------------------------
tx MODULE OFFSET=MSS_TOP+0x00380000 MAX=MSS_TOP+0x00380FFF APRE= SPRE=

TX_ENABLE ADDRESS 0x0000 RW
TX_ENABLE RESET_VALUE 0x00000000
	ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TX_MEM_ACCESS_CFG ADDRESS 0x0004 RW
TX_MEM_ACCESS_CFG RESET_VALUE 0x00000000
	AHB_ENDIAN BIT[0] RW  
		LITTLE_ENDIAN VALUE 0x0
		BIG_ENDIAN VALUE 0x1

TX_MEM_PAGE ADDRESS 0x0008 RW
TX_MEM_PAGE RESET_VALUE 0x00000000
	PAGE_SEL BIT[7:0] RW  

TX_AXI_WR_INTF_EVENT ADDRESS 0x000C RW
TX_AXI_WR_INTF_EVENT RESET_VALUE 0x00000000
	COMP_CNT_LIMIT BIT[31:16] RW  
	COMP_CNT_VAL BIT[15:0] RW  

TX_STMR_TRIG_FRAC_CNT_0 ADDRESS 0x0010 RW
TX_STMR_TRIG_FRAC_CNT_0 RESET_VALUE 0x00000000
	CNT BIT[7:0] RW  

TX_FRAME_STB_FRAC_CNT_c(c):(0)-(0) ARRAY 0x00000018+0x4*c
TX_FRAME_STB_FRAC_CNT_0 ADDRESS 0x0018 R
TX_FRAME_STB_FRAC_CNT_0 RESET_VALUE 0x00000000
	CNT BIT[7:0] R  

TX_MISR_CTRL ADDRESS 0x0020 RW
TX_MISR_CTRL RESET_VALUE 0x00000000
	CAP_STB_SEL BIT[5:2] RW  
		NO_CAPTURE VALUE 0x0
		AHB_CMD_STB VALUE 0x1
		CTRL2MOD_FRAME_STB VALUE 0x2
		MOD2FLT_FRAME_STB VALUE 0x3
		FLT2TXC_FRAME_STB_0 VALUE 0x4
		TXC_0_FRAME_STB VALUE 0x5
		LTE_TX_BDRY_STB VALUE 0x7
		FLT2TXC_FRAME_STB_1 VALUE 0x8
	DATA_SEL BIT[1] RW  
		CURRENT_MISR_VALUE VALUE 0x0
		CAPTURE_MISR_VALUE VALUE 0x1
	ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TX_MISR_RD_DATA ADDRESS 0x0024 R
TX_MISR_RD_DATA RESET_VALUE 0x00000000
	VALUE BIT[31:0] R  

TX_MISR_CAP_EN ADDRESS 0x0028 RW
TX_MISR_CAP_EN RESET_VALUE 0x00000000
	CAPTURE BIT[0] RW  

HARQ_DONE_STATUS ADDRESS 0x002C R
HARQ_DONE_STATUS RESET_VALUE 0x00000000
	HARQ_DONE_BANK1 BIT[1] R  
		NOT_DONE VALUE 0x0
		DONE VALUE 0x1
	HARQ_DONE_BANK0 BIT[0] R  
		NOT_DONE VALUE 0x0
		DONE VALUE 0x1

TX_MODE_c(c):(0)-(0) ARRAY 0x00000030+0x4*c
TX_MODE_0 ADDRESS 0x0030 RW
TX_MODE_0 RESET_VALUE 0x00000000
	STMR_STOP_TRIGGER_MASK BIT[4] RW  
		NO_MASK VALUE 0x0
		MASK VALUE 0x1
	TX_DAC_OUTPUT_EN BIT[3] RW  
		TXR VALUE 0x0
		GND VALUE 0x1
	TXR_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TXC_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TX_MODE_COMMON ADDRESS 0x0038 RW
TX_MODE_COMMON RESET_VALUE 0x00000000
	TX_MEM_EN BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TX_ENABLE_GSM_c(c):(0)-(0) ARRAY 0x0000003C+0x4*c
TX_ENABLE_GSM_0 ADDRESS 0x003C RW
TX_ENABLE_GSM_0 RESET_VALUE 0x00000000
	DAC_GSM_SDM_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TX_MEM_TEST_WR_ADDR ADDRESS 0x0048 RW
TX_MEM_TEST_WR_ADDR RESET_VALUE 0x00000000
	END_ADDR BIT[24:16] RW  
	START_ADDR BIT[8:0] RW  

TX_MEM_TEST_WR_ADDR_STATUS ADDRESS 0x004C R
TX_MEM_TEST_WR_ADDR_STATUS RESET_VALUE 0x00000000
	CURR_ADDR BIT[8:0] R  

TX_MEM_TEST_RD ADDRESS 0x0050 RW
TX_MEM_TEST_RD RESET_VALUE 0x00000000
	SEL BIT[3:1] RW  
	EN BIT[0] RW  

TX_MEM_TEST_RD_ADDR ADDRESS 0x0054 RW
TX_MEM_TEST_RD_ADDR RESET_VALUE 0x00000000
	END_ADDR BIT[23:16] RW  
	START_ADDR BIT[7:0] RW  

TX_MEM_TEST_RD_ADDR_STATUS ADDRESS 0x0058 R
TX_MEM_TEST_RD_ADDR_STATUS RESET_VALUE 0x00000000
	CURR_ADDR BIT[7:0] R  

TX_SW_AHB_EVENT_ADDRm(m):(0)-(7) ARRAY 0x00000060+0x4*m
TX_SW_AHB_EVENT_ADDR0 ADDRESS 0x0060 RW
TX_SW_AHB_EVENT_ADDR0 RESET_VALUE 0x00000000
	AHB_ADDR BIT[15:0] RW  

TX_A2_AHB_EVENT_ADDR ADDRESS 0x0080 RW
TX_A2_AHB_EVENT_ADDR RESET_VALUE 0x00000000
	AHB_ADDR BIT[19:0] RW  

TX_EVENT_LOG_EN ADDRESS 0x0084 RW
TX_EVENT_LOG_EN RESET_VALUE 0x00000000
	EN BIT[0] RW  

TX_EVENT_SEL_0 ADDRESS 0x0088 RW
TX_EVENT_SEL_0 RESET_VALUE 0x00000000
	EVENT_3_SEL BIT[28:24] RW  
	EVENT_2_SEL BIT[20:16] RW  
	EVENT_1_SEL BIT[12:8] RW  
	EVENT_0_SEL BIT[4:0] RW  

TX_EVENT_SEL_1 ADDRESS 0x008C RW
TX_EVENT_SEL_1 RESET_VALUE 0x00000000
	EVENT_7_SEL BIT[28:24] RW  
	EVENT_6_SEL BIT[20:16] RW  
	EVENT_5_SEL BIT[12:8] RW  
	EVENT_4_SEL BIT[4:0] RW  

TX_TESTBUS_SEL ADDRESS 0x0090 RW
TX_TESTBUS_SEL RESET_VALUE 0x00000000
	DEST_SEL BIT[16] RW  
	TOP_SRC_SEL BIT[8:5] RW  
	BLK_SRC_SEL BIT[4:0] RW  

TX_TESTBUS_RD_DATA ADDRESS 0x0094 R
TX_TESTBUS_RD_DATA RESET_VALUE 0x00000000
	RD_DATA BIT[31:0] R  

TX_TESTBUS_RD_DATA_MASK ADDRESS 0x0098 RW
TX_TESTBUS_RD_DATA_MASK RESET_VALUE 0x00000000
	RD_DATA_MASK BIT[31:0] RW  

TX_ERROR_IRQ_EN ADDRESS 0x009C RW
TX_ERROR_IRQ_EN RESET_VALUE 0x00000000
	IRQ_EN BIT[31:0] RW  

TX_ERROR_IRQ_CLEAR ADDRESS 0x00A0 C
TX_ERROR_IRQ_CLEAR RESET_VALUE 0x00000000
	IRQ_CLEAR BIT[31:0] W  

TX_ERROR_IRQ_STATUS ADDRESS 0x00A4 R
TX_ERROR_IRQ_STATUS RESET_VALUE 0x00000000
	IRQ_STATUS BIT[31:0] R  

TX_STATUS_RD ADDRESS 0x00A8 R
TX_STATUS_RD RESET_VALUE 0x00000000
	STATUS BIT[31:0] R  

TX_DEBUG_IRQ_EN ADDRESS 0x00AC RW
TX_DEBUG_IRQ_EN RESET_VALUE 0x00000000
	IRQ_EN BIT[31:0] RW  

TX_DEBUG_IRQ_CLEAR ADDRESS 0x00B0 C
TX_DEBUG_IRQ_CLEAR RESET_VALUE 0x00000000
	IRQ_CLEAR BIT[31:0] W  

TX_DEBUG_IRQ_STATUS ADDRESS 0x00B4 R
TX_DEBUG_IRQ_STATUS RESET_VALUE 0x00000000
	IRQ_STATUS BIT[31:0] R  

TX_MODE_OFDMA ADDRESS 0x00BC RW
TX_MODE_OFDMA RESET_VALUE 0x00000000
	OFDMA_TX_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TX_AXI_RD0_INTF_CTL ADDRESS 0x00C8 RW
TX_AXI_RD0_INTF_CTL RESET_VALUE 0x00000000
	OUTPUT_SEL BIT[4:1] RW  
		OFDMA_TX VALUE 0x3
		TXC0 VALUE 0x4
		TXR0 VALUE 0x6
	RD_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TX_AXI_RD0_INTF_EVENT ADDRESS 0x00CC RW
TX_AXI_RD0_INTF_EVENT RESET_VALUE 0x00000000
	COMP_CNT_LIMIT BIT[31:16] RW  
	COMP_CNT_VAL BIT[15:0] RW  

TX_SW_RESET_ENC_MOD ADDRESS 0x00E0 RW
TX_SW_RESET_ENC_MOD RESET_VALUE 0x00000000
	O_TX BIT[3] RW  

TX_SW_RESET_TXC_TXR_c(c):(0)-(0) ARRAY 0x000000E4+0x4*c
TX_SW_RESET_TXC_TXR_0 ADDRESS 0x00E4 RW
TX_SW_RESET_TXC_TXR_0 RESET_VALUE 0x00000000
	TXR BIT[1] RW  
	TXC BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TX_TOP.TX_MEM (level 4)
----------------------------------------------------------------------------------------
tx_mem MODULE OFFSET=MSS_TOP+0x00382000 MAX=MSS_TOP+0x00382FFF APRE= SPRE=

TX_MEM_START ADDRESS 0x0000 RW
TX_MEM_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TX_TOP.TX_BRDG (level 4)
----------------------------------------------------------------------------------------
tx_brdg MODULE OFFSET=MSS_TOP+0x00383000 MAX=MSS_TOP+0x0038304F APRE= SPRE=

TX_RDRm_CFG0(m):(0)-(1) ARRAY 0x00000000+0x8*m
TX_RDR0_CFG0 ADDRESS 0x0000 RW
TX_RDR0_CFG0 RESET_VALUE 0x00000000
	BURST_SIZE BIT[29:28] RW  
		SIXTEEN_BEAT VALUE 0x0
		EIGHT_BEAT VALUE 0x1
	AXI_BUF_THRESH BIT[27:24] RW  
	VBUF_LEN BIT[17:0] RW  

TX_RDRm_CFG1(m):(0)-(1) ARRAY 0x00000004+0x8*m
TX_RDR0_CFG1 ADDRESS 0x0004 RW
TX_RDR0_CFG1 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:0] RW  

TX_RDRm_XFER_CTL(m):(0)-(1) ARRAY 0x00000010+0x4*m
TX_RDR0_XFER_CTL ADDRESS 0x0010 RW
TX_RDR0_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TX_WRTR_CFG0 ADDRESS 0x0018 RW
TX_WRTR_CFG0 RESET_VALUE 0x0F000000
	BURST_SIZE BIT[29:28] RW  
		SIXTEEN_BEAT VALUE 0x0
		EIGHT_BEAT VALUE 0x1
		FOUR_BEAT VALUE 0x2
		TWO_BEAT VALUE 0x3
	AXI_BUF_THRESH BIT[27:24] RW  
	VBUF_LEN BIT[15:0] RW  

TX_WRTR_CFG1 ADDRESS 0x001C RW
TX_WRTR_CFG1 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:0] RW  

TX_WRTR_XFER_CTL ADDRESS 0x0020 RW
TX_WRTR_XFER_CTL RESET_VALUE 0x00000000
	WR_IDLE_CNT_EN BIT[31] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	WR_IDLE_CNT BIT[30:16] RW  
	XFER_EN BIT[12] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TX_BRDG_CTL ADDRESS 0x0024 RW
TX_BRDG_CTL RESET_VALUE 0x00000000
	EN_XFER_ERR_EVENT BIT[3] RW  
	EN_DONE_EVENT BIT[1] RW  

TX_BRDG_STATUS ADDRESS 0x0028 R
TX_BRDG_STATUS RESET_VALUE 0x00000000
	BRDG_STATUS BIT[2:0] R  

TX_BRDG_CLEAR ADDRESS 0x002C RW
TX_BRDG_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[2:0] RW  

TX_BRDG_ARB_PRI ADDRESS 0x0030 RW
TX_BRDG_ARB_PRI RESET_VALUE 0x00000024
	SLOT_2_PORT BIT[5:4] RW  
	SLOT_1_PORT BIT[3:2] RW  
	SLOT_0_PORT BIT[1:0] RW  

TX_RDRm_VBUF_ADDR(m):(0)-(1) ARRAY 0x00000034+0x4*m
TX_RDR0_VBUF_ADDR ADDRESS 0x0034 RW
TX_RDR0_VBUF_ADDR RESET_VALUE 0x00000000
	XFER_LEN BIT[31:18] RW  
	VBUF_RADDR BIT[17:0] RW  

TX_WRTR_VBUF_ADDR ADDRESS 0x003C RW
TX_WRTR_VBUF_ADDR RESET_VALUE 0x00000000
	XFER_LEN BIT[27:16] RW  
	VBUF_WADDR BIT[15:0] RW  

TX_BRDG_AXI_PRI ADDRESS 0x0040 RW
TX_BRDG_AXI_PRI RESET_VALUE 0x00000000
	ARB_REQ_PRIORITY BIT[1:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TX_TOP.TXR_A0 (level 4)
----------------------------------------------------------------------------------------
txr_a0 MODULE OFFSET=MSS_TOP+0x00385000 MAX=MSS_TOP+0x00385FFF APRE= APOST=_A0 SPRE= SPOST=_A0

TXR_IQ_DAC ADDRESS 0x0000 RW
TXR_IQ_DAC RESET_VALUE 0x00000000
	OPERATION_MODE BIT[7:5] RW  
		IQ_DATAPATH VALUE 0x0
		ET_DATAPATH VALUE 0x1
		EDGE_DATAPATH VALUE 0x2
		EDGE_MIRROR_IQ VALUE 0x6
	SLAVE_MODE BIT[4] RW  
	SECOND_UPX2_EN BIT[3] RW  
		BYPASS VALUE 0x0
		ENABLE VALUE 0x1
	FIRST_UPX2_EN BIT[2] RW  
		BYPASS VALUE 0x0
		ENABLE VALUE 0x1
	UPX8_EN BIT[1] RW  
		BYPASS VALUE 0x0
		ENABLE VALUE 0x1
	SPECTRAL_INVERSION BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TXR_STR_CTRL ADDRESS 0x0008 RW
TXR_STR_CTRL RESET_VALUE 0x00000000
	STR_MODE_SEL BIT[3] RW  
	MODE_WR_PTR_VAL BIT[2:0] RW  
		N_1 VALUE 0x0
		N_2 VALUE 0x1
		N_3 VALUE 0x2
		N_4 VALUE 0x3
		N_5 VALUE 0x4
		N_6 VALUE 0x5
		N_7 VALUE 0x6
		N_01 VALUE 0x7

TXR_PDA_CTRL ADDRESS 0x000C RW
TXR_PDA_CTRL RESET_VALUE 0x00000000
	PDA_CTRL_WD BIT[31:0] RW  

TXR_PDA_WD_UPDATE_CTRL ADDRESS 0x0010 RW
TXR_PDA_WD_UPDATE_CTRL RESET_VALUE 0x00000000
	UPDATE_CTRL BIT[0] RW  
		T1_STB VALUE 0x0
		IMM VALUE 0x1

TXR_PDA_CTRL_WD_OFFSET ADDRESS 0x0014 RW
TXR_PDA_CTRL_WD_OFFSET RESET_VALUE 0x00000000
	PDA_CTRL_WD_OFFSET BIT[31:0] RW  

TXR_PDA_OFFSET_CMD ADDRESS 0x0018 C
TXR_PDA_OFFSET_CMD RESET_VALUE 0x00000000
	WR_PDA_OFFSET BIT[0] W  

TXR_PPDSM_CTL ADDRESS 0x001C RW
TXR_PPDSM_CTL RESET_VALUE 0x00000000
	FB_ROUND BIT[3] RW  
		TRUNCATE VALUE 0x0
		ROUND VALUE 0x1
	ROUND_FLAG BIT[2] RW  
		TRUNCATE VALUE 0x0
		ROUND VALUE 0x1
	BIT_REDUCE BIT[0] RW  
		BITS_2 VALUE 0x0
		BITS_1 VALUE 0x1

TXR_PPDSM_OVERRIDE_VAL ADDRESS 0x0020 RW
TXR_PPDSM_OVERRIDE_VAL RESET_VALUE 0x00000000
	VALUE BIT[31:0] RW  

TXR_PPDSM_OVERRIDE_REP ADDRESS 0x0024 RW
TXR_PPDSM_OVERRIDE_REP RESET_VALUE 0x00000000
	LEN BIT[8:0] RW  

TXR_FIFO_PTR_DIFF_A ADDRESS 0x0028 R
TXR_FIFO_PTR_DIFF_A RESET_VALUE 0x00000000
	DIF3 BIT[31:24] R  
	DIF2 BIT[23:16] R  
	DIF1 BIT[15:8] R  
	DIF0 BIT[7:0] R  

TXR_FIFO_PTR_DIFF_B ADDRESS 0x002C R
TXR_FIFO_PTR_DIFF_B RESET_VALUE 0x00000000
	DIF7 BIT[31:24] R  
	DIF6 BIT[23:16] R  
	DIF5 BIT[15:8] R  
	DIF4 BIT[7:0] R  

TXR_FIFO_STATUS_A ADDRESS 0x0030 R
TXR_FIFO_STATUS_A RESET_VALUE 0x00000000
	WR_PTR4 BIT[29:24] R  
	WR_PTR3 BIT[23:18] R  
	WR_PTR2 BIT[17:12] R  
	WR_PTR1 BIT[11:6] R  
	WR_PTR0 BIT[5:0] R  

TXR_FIFO_STATUS_B ADDRESS 0x0034 R
TXR_FIFO_STATUS_B RESET_VALUE 0x00000000
	WR_PTR7 BIT[17:12] R  
	WR_PTR6 BIT[11:6] R  
	WR_PTR5 BIT[5:0] R  

TXR_FIFO_CMD ADDRESS 0x0038 C
TXR_FIFO_CMD RESET_VALUE 0x00000000
	RD_PTR_ADJ BIT[1] W  
		NO VALUE 0x0
		UPDATE VALUE 0x1
	UPDATE_PTR BIT[0] W  
		NO VALUE 0x0
		UPDATE VALUE 0x1

TXR_FIFO_CTRL ADDRESS 0x003C RW
TXR_FIFO_CTRL RESET_VALUE 0x00000000
	PTR_OP_VAL BIT[7:6] RW  
		ONE VALUE 0x0
		TWO VALUE 0x1
		THREE VALUE 0x2
		FOUR VALUE 0x3
	RD_PTR_ADJ BIT[3:2] RW  
		NO1 VALUE 0x0
		INCR VALUE 0x1
		DECR VALUE 0x2
		NO2 VALUE 0x3

TXR_STREAM_IF_CTRL ADDRESS 0x0040 RW
TXR_STREAM_IF_CTRL RESET_VALUE 0x00000000
	FORMAT BIT[5:4] RW  
		IQ VALUE 0x0
		SAME_IQ_1_SAMPLE VALUE 0x1
		RESERVED VALUE 0x2
		SAME_IQ_2_SAMPLES VALUE 0x3
	OUT_SEL BIT[3:2] RW  
		ZEROS VALUE 0x0
		TXR_INPUT VALUE 0x1
		DAC_FIFO_INPUT VALUE 0x2
		TBD VALUE 0x3
	IN_SEL BIT[1:0] RW  
		NONE VALUE 0x0
		TXR_INPUT VALUE 0x1
		DAC_FIFO_INPUT VALUE 0x2
		TBD VALUE 0x3

TXR_FMT_CONV_CTL ADDRESS 0x0050 RW
TXR_FMT_CONV_CTL RESET_VALUE 0x00000000
	BYPASS_FORMAT_CONVERSION BIT[0] RW  
		BIN_OFFSET VALUE 0x0
		UNSIGNED VALUE 0x1

TXR_TEST_BUS_IN_IQ_SWAP ADDRESS 0x0054 RW
TXR_TEST_BUS_IN_IQ_SWAP RESET_VALUE 0x00000000
	I_Q_SWAP BIT[0] RW  
		I_MSB_Q_LSB VALUE 0x0
		Q_MSB_I_LSB VALUE 0x1

TXR_TEST_BUS_OUT_IQ_SWAP ADDRESS 0x0058 RW
TXR_TEST_BUS_OUT_IQ_SWAP RESET_VALUE 0x00000000
	I_Q_SWAP BIT[0] RW  
		I_MSB_Q_LSB VALUE 0x0
		Q_MSB_I_LSB VALUE 0x1

TXR_IQ_DAC_CURRENT ADDRESS 0x005C R
TXR_IQ_DAC_CURRENT RESET_VALUE 0x00000000
	OPERATION_MODE BIT[7:5] R  
		IQ_DATAPATH VALUE 0x0
		ET_DATAPATH VALUE 0x1
		EDGE_DATAPATH VALUE 0x2
		EDGE_MIRROR_IQ VALUE 0x6
	SLAVE_MODE BIT[4] R  
	SECOND_UPX2_EN BIT[3] R  
		BYPASS VALUE 0x0
		ENABLE VALUE 0x1
	FIRST_UPX2_EN BIT[2] R  
		BYPASS VALUE 0x0
		ENABLE VALUE 0x1
	UPX8_EN BIT[1] R  
		BYPASS VALUE 0x0
		ENABLE VALUE 0x1
	SPECTRAL_INVERSION BIT[0] R  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TXR_STR_CTRL_CURRENT ADDRESS 0x0060 R
TXR_STR_CTRL_CURRENT RESET_VALUE 0x00000000
	STR_MODE_SEL BIT[3] R  
	MODE_WR_PTR_VAL BIT[2:0] R  
		N_1 VALUE 0x0
		N_2 VALUE 0x1
		N_3 VALUE 0x2
		N_4 VALUE 0x3
		N_5 VALUE 0x4
		N_6 VALUE 0x5
		N_7 VALUE 0x6
		N_01 VALUE 0x7

TXR_PDA_CTRL_CURRENT ADDRESS 0x0064 R
TXR_PDA_CTRL_CURRENT RESET_VALUE 0x00000000
	PDA_CTRL_WD BIT[31:0] R  

TXR_PDA_WD_UPDATE_CTRL_CURRENT ADDRESS 0x0068 R
TXR_PDA_WD_UPDATE_CTRL_CURRENT RESET_VALUE 0x00000000
	UPDATE_CTRL BIT[0] R  
		T1_STB VALUE 0x0
		IMM VALUE 0x1

TXR_PDA_CTRL_WD_OFFSET_CURRENT ADDRESS 0x006C R
TXR_PDA_CTRL_WD_OFFSET_CURRENT RESET_VALUE 0x00000000
	PDA_CTRL_WD_OFFSET BIT[31:0] R  

TXR_PDA_OFFSET_CMD_CURRENT ADDRESS 0x0070 R
TXR_PDA_OFFSET_CMD_CURRENT RESET_VALUE 0x00000000
	WR_PDA_OFFSET BIT[0] R  

TXR_PPDSM_CTL_CURRENT ADDRESS 0x0074 R
TXR_PPDSM_CTL_CURRENT RESET_VALUE 0x00000000
	FB_ROUND BIT[3] R  
		TRUNCATE VALUE 0x0
		ROUND VALUE 0x1
	ROUND_FLAG BIT[2] R  
		TRUNCATE VALUE 0x0
		ROUND VALUE 0x1
	BIT_REDUCE BIT[0] R  
		BITS_2 VALUE 0x0
		BITS_1 VALUE 0x1

TXR_PPDSM_OVERRIDE_VAL_CURRENT ADDRESS 0x0078 R
TXR_PPDSM_OVERRIDE_VAL_CURRENT RESET_VALUE 0x00000000
	VALUE BIT[31:0] R  

TXR_PPDSM_OVERRIDE_REP_CURRENT ADDRESS 0x007C R
TXR_PPDSM_OVERRIDE_REP_CURRENT RESET_VALUE 0x00000000
	LEN BIT[8:0] R  

TXR_STREAM_IF_CTRL_CURRENT ADDRESS 0x0080 R
TXR_STREAM_IF_CTRL_CURRENT RESET_VALUE 0x00000000
	FORMAT BIT[5:4] R  
		IQ VALUE 0x0
		SAME_IQ_1_SAMPLE VALUE 0x1
		RESERVED VALUE 0x2
		SAME_IQ_2_SAMPLES VALUE 0x3
	OUT_SEL BIT[3:2] R  
		ZEROS VALUE 0x0
		TXR_INPUT VALUE 0x1
		DAC_FIFO_INPUT VALUE 0x2
		TBD VALUE 0x3
	IN_SEL BIT[1:0] R  
		NONE VALUE 0x0
		TXR_INPUT VALUE 0x1
		DAC_FIFO_INPUT VALUE 0x2
		TBD VALUE 0x3

TXR_FMT_CONV_CTL_CURRENT ADDRESS 0x0084 R
TXR_FMT_CONV_CTL_CURRENT RESET_VALUE 0x00000000
	BYPASS_FORMAT_CONVERSION BIT[0] R  
		BIN_OFFSET VALUE 0x0
		UNSIGNED VALUE 0x1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TX_TOP.TXC_A0 (level 4)
----------------------------------------------------------------------------------------
txc_a0 MODULE OFFSET=MSS_TOP+0x00384000 MAX=MSS_TOP+0x00384FFF APRE= APOST=_A0 SPRE= SPOST=_A0

TXC_TECH_SEL ADDRESS 0x0000 RW
TXC_TECH_SEL RESET_VALUE 0x00000007
	TECH_SEL BIT[2:0] RW  
		UNIFIED_0 VALUE 0x0
		LTE VALUE 0x3
		TESTBUS VALUE 0x6

TXC_DP_CFG ADDRESS 0x0004 RW
TXC_DP_CFG RESET_VALUE 0x00000000
	EP_SORU_ENABLE BIT[31] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_PRUP2_MC_ENABLE BIT[30] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_PRUP1_MC_ENABLE BIT[29] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_SORU_ENABLE BIT[28] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EP_PEQ1_ENABLE BIT[25] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_BBPD_ENABLE BIT[24] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_UP2_ENABLE BIT[23] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_UP1_ENABLE BIT[22] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_PEQ2_ENABLE BIT[21] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_PEQ1_ENABLE BIT[20] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_IQMC_ENABLE BIT[19] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ACC_PHASE_ENABLE BIT[18] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PP_PHASE_RFPD_ENABLE BIT[17] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_PHASE_RFPD_ENABLE BIT[16] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EP_ENV_RFPD_ENABLE BIT[15] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_ENV_RFPD_ENABLE BIT[14] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PP_PHASE_OVR_ENABLE BIT[13] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_PHASE_OVR_ENABLE BIT[12] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EP_ENV_OVR_ENABLE BIT[11] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_ENV_OVR_ENABLE BIT[10] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	POLAR_CONV_ENABLE BIT[9] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PP_PATH_ENABLE BIT[8] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EP_PATH_ENABLE BIT[7] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_IQ_PATH_ENABLE BIT[6] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_ENV_SCALE_ENABLE BIT[5] RW  
		RAMP VALUE 0x0
		SCALE VALUE 0x1
	DP_PRUP2_ENABLE BIT[4] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DP_PRUP1_ENABLE BIT[3] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TWO_SAMPLES_CYCLE BIT[1] RW  
		ONE_SAMPLE VALUE 0x0
		TWO_SAMPLE VALUE 0x1

TXC_DP_CFG_2 ADDRESS 0x0008 RW
TXC_DP_CFG_2 RESET_VALUE 0x00000000
	DP_UP2_MC_ENABLE BIT[1] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EP_PEQ2_ENABLE BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TXC_DP_ENV_SCALE_VAL ADDRESS 0x0010 RW
TXC_DP_ENV_SCALE_VAL RESET_VALUE 0x00000000
	DP_ENV_SCALE_VAL BIT[10:0] RW  

TXC_DP_ENV_SCALE_VAL_SET2 ADDRESS 0x0014 RW
TXC_DP_ENV_SCALE_VAL_SET2 RESET_VALUE 0x00000000
	DP_ENV_SCALE_VAL BIT[10:0] RW  

TXC_DP_ENV_SCALE_VAL_IMM ADDRESS 0x0018 RW
TXC_DP_ENV_SCALE_VAL_IMM RESET_VALUE 0x00000000
	DP_ENV_SCALE_VAL BIT[10:0] RW  

TXC_DP_RAMP_ARM ADDRESS 0x0024 C
TXC_DP_RAMP_ARM RESET_VALUE 0x00000000
	DP_PA_LUT_ARM BIT[0] W  

TXC_DP_RAMP_START_TIME ADDRESS 0x0028 RW
TXC_DP_RAMP_START_TIME RESET_VALUE 0x00000000
	PA_ENV_TRANSITION_START_TIME BIT[19:0] RW  

TXC_DP_RAMP_SLOT_A_CFG ADDRESS 0x0038 RW
TXC_DP_RAMP_SLOT_A_CFG RESET_VALUE 0x00000000
	LENGTH BIT[14:8] RW  
	START_ADDRESS BIT[7:0] RW  

TXC_DP_RAMP_SLOT_B_CFG ADDRESS 0x003C RW
TXC_DP_RAMP_SLOT_B_CFG RESET_VALUE 0x00000000
	LENGTH BIT[14:8] RW  
	START_ADDRESS BIT[7:0] RW  

TXC_DP_RAMP_GAP ADDRESS 0x0040 RW
TXC_DP_RAMP_GAP RESET_VALUE 0x00000000
	TRANSITION_GAP BIT[15:0] RW  

TXC_DP_RAMP_SLOT_A_CFG_ACT ADDRESS 0x0044 R
TXC_DP_RAMP_SLOT_A_CFG_ACT RESET_VALUE 0x00000000
	LENGTH BIT[14:8] R  
	START_ADDRESS BIT[7:0] R  

TXC_DP_RAMP_SLOT_B_CFG_ACT ADDRESS 0x0048 R
TXC_DP_RAMP_SLOT_B_CFG_ACT RESET_VALUE 0x00000000
	LENGTH BIT[14:8] R  
	START_ADDRESS BIT[7:0] R  

TXC_DP_RAMP_GAP_ACT ADDRESS 0x004C R
TXC_DP_RAMP_GAP_ACT RESET_VALUE 0x00000000
	TRANSITION_GAP BIT[15:0] R  

TXC_DP_PHASE_OVR_VAL ADDRESS 0x0080 RW
TXC_DP_PHASE_OVR_VAL RESET_VALUE 0x00000000
	DP_PHASE_OVR_VAL BIT[15:0] RW  

TXC_PP_PHASE_OVR_VAL ADDRESS 0x0084 RW
TXC_PP_PHASE_OVR_VAL RESET_VALUE 0x00000000
	PP_PHASE_OVR_VAL BIT[15:0] RW  

TXC_DP_ENV_OVR_VAL ADDRESS 0x0088 RW
TXC_DP_ENV_OVR_VAL RESET_VALUE 0x00000000
	DP_ENV_OVR_VAL BIT[15:0] RW  

TXC_EP_ENV_OVR_VAL ADDRESS 0x008C RW
TXC_EP_ENV_OVR_VAL RESET_VALUE 0x00000000
	EP_ENV_OVR_VAL BIT[15:0] RW  

TXC_EP_ENV_OVR_VAL_SET2 ADDRESS 0x0090 RW
TXC_EP_ENV_OVR_VAL_SET2 RESET_VALUE 0x00000000
	EP_ENV_OVR_VAL BIT[15:0] RW  

TXC_DP_ROT_PHASE_INC ADDRESS 0x00A0 RW
TXC_DP_ROT_PHASE_INC RESET_VALUE 0x00000000
	DP_ROT_PHASE_INC BIT[28:0] RW  

TXC_DP_ROT_PHASE_INC_SET2 ADDRESS 0x00A4 RW
TXC_DP_ROT_PHASE_INC_SET2 RESET_VALUE 0x00000000
	DP_ROT_PHASE_INC BIT[28:0] RW  

TXC_DP_ROT_PHASE_INIT ADDRESS 0x00A8 RW
TXC_DP_ROT_PHASE_INIT RESET_VALUE 0x00000000
	DP_ROT_PHASE_INIT BIT[28:0] RW  

TXC_DP_ROT_PHASE_INIT_SET2 ADDRESS 0x00AC RW
TXC_DP_ROT_PHASE_INIT_SET2 RESET_VALUE 0x00000000
	DP_ROT_PHASE_INIT BIT[28:0] RW  

TXC_DP_ROT_PHASE_SHIFT ADDRESS 0x00B0 RW
TXC_DP_ROT_PHASE_SHIFT RESET_VALUE 0x00000000
	DP_ROT_PHASE_SHIFT BIT[9:0] RW  

TXC_DP_ROT_PHASE_SHIFT_SET2 ADDRESS 0x00B4 RW
TXC_DP_ROT_PHASE_SHIFT_SET2 RESET_VALUE 0x00000000
	DP_ROT_PHASE_SHIFT BIT[9:0] RW  

TXC_DP_IQ_GAIN ADDRESS 0x00B8 RW
TXC_DP_IQ_GAIN RESET_VALUE 0x00000000
	DP_IQ_GAIN BIT[15:0] RW  

TXC_DP_IQ_GAIN_SET2 ADDRESS 0x00BC RW
TXC_DP_IQ_GAIN_SET2 RESET_VALUE 0x00000000
	DP_IQ_GAIN BIT[15:0] RW  

TXC_DP_IQMC ADDRESS 0x00D0 RW
TXC_DP_IQMC RESET_VALUE 0x00000000
	IQMC_ALPHA_M1 BIT[29:15] RW  
	IQMC_BETA BIT[14:0] RW  

TXC_DP_IQMC_SET2 ADDRESS 0x00D4 RW
TXC_DP_IQMC_SET2 RESET_VALUE 0x00000000
	IQMC_ALPHA_M1 BIT[29:15] RW  
	IQMC_BETA BIT[14:0] RW  

TXC_DP_PEQ1 ADDRESS 0x00D8 RW
TXC_DP_PEQ1 RESET_VALUE 0x00000000
	DP_SORU_GAIN BIT[21] RW  
	DP_SORU_ALPHA2 BIT[20:12] RW  
	DP_PEQ1 BIT[11:0] RW  

TXC_DP_PEQ1_SET2 ADDRESS 0x00DC RW
TXC_DP_PEQ1_SET2 RESET_VALUE 0x00000000
	DP_SORU_GAIN BIT[21] RW  
	DP_SORU_ALPHA2 BIT[20:12] RW  
	DP_PEQ1 BIT[11:0] RW  

TXC_DP_PEQ2 ADDRESS 0x00F0 RW
TXC_DP_PEQ2 RESET_VALUE 0x00000000
	DP_PEQ2_Q BIT[17:9] RW  
	DP_PEQ2 BIT[8:0] RW  

TXC_DP_PEQ2_SET2 ADDRESS 0x00F4 RW
TXC_DP_PEQ2_SET2 RESET_VALUE 0x00000000
	DP_PEQ2_Q BIT[17:9] RW  
	DP_PEQ2 BIT[8:0] RW  

TXC_DP_DCOC ADDRESS 0x00F8 RW
TXC_DP_DCOC RESET_VALUE 0x00000000
	DP_DCOC_I BIT[27:14] RW  
	DP_DCOC_Q BIT[13:0] RW  

TXC_DP_DCOC_SET2 ADDRESS 0x00FC RW
TXC_DP_DCOC_SET2 RESET_VALUE 0x00000000
	DP_DCOC_I BIT[27:14] RW  
	DP_DCOC_Q BIT[13:0] RW  

TXC_DM1_CFG ADDRESS 0x0100 RW
TXC_DM1_CFG RESET_VALUE 0x00000000
	DM1_SEL_MODE BIT[15:14] RW  
	PP_COARSE_TAU BIT[13:7] RW  
	DP_EP_COARSE_TAU BIT[6:0] RW  

TXC_DP_IQ_GAIN_IMM ADDRESS 0x0104 RW
TXC_DP_IQ_GAIN_IMM RESET_VALUE 0x00000000
	DP_IQ_GAIN BIT[15:0] RW  

TXC_DP_IQMC_IMM ADDRESS 0x0108 RW
TXC_DP_IQMC_IMM RESET_VALUE 0x00000000
	IQMC_ALPHA_M1 BIT[29:15] RW  
	IQMC_BETA BIT[14:0] RW  

TXC_DP_DCOC_IMM ADDRESS 0x010C RW
TXC_DP_DCOC_IMM RESET_VALUE 0x00000000
	DP_DCOC_I BIT[27:14] RW  
	DP_DCOC_Q BIT[13:0] RW  

TXC_DP_PEQ1_Q ADDRESS 0x0110 RW
TXC_DP_PEQ1_Q RESET_VALUE 0x00000000
	DP_SORU_ALPHA2 BIT[20:12] RW  
	DP_PEQ1 BIT[11:0] RW  

TXC_DP_PEQ1_Q_SET2 ADDRESS 0x0114 RW
TXC_DP_PEQ1_Q_SET2 RESET_VALUE 0x00000000
	DP_SORU_ALPHA2 BIT[20:12] RW  
	DP_PEQ1 BIT[11:0] RW  

TXC_EP_GAIN ADDRESS 0x0160 RW
TXC_EP_GAIN RESET_VALUE 0x00000000
	EP_GAIN BIT[13:0] RW  

TXC_EP_GAIN_SET2 ADDRESS 0x0164 RW
TXC_EP_GAIN_SET2 RESET_VALUE 0x00000000
	EP_GAIN BIT[13:0] RW  

TXC_EP_PEQ1 ADDRESS 0x0168 RW
TXC_EP_PEQ1 RESET_VALUE 0x00000000
	EP_SORU_GAIN BIT[21] RW  
	EP_SORU_ALPHA2 BIT[20:12] RW  
	EP_PEQ1 BIT[11:0] RW  

TXC_EP_PEQ1_SET2 ADDRESS 0x016C RW
TXC_EP_PEQ1_SET2 RESET_VALUE 0x00000000
	EP_SORU_GAIN BIT[21] RW  
	EP_SORU_ALPHA2 BIT[20:12] RW  
	EP_PEQ1 BIT[11:0] RW  

TXC_EP_DCOC ADDRESS 0x0170 RW
TXC_EP_DCOC RESET_VALUE 0x00000000
	EP_DCOC BIT[13:0] RW  

TXC_EP_DCOC_SET2 ADDRESS 0x0174 RW
TXC_EP_DCOC_SET2 RESET_VALUE 0x00000000
	EP_DCOC BIT[13:0] RW  

TXC_EP_DM2_FINE_TAU ADDRESS 0x0178 RW
TXC_EP_DM2_FINE_TAU RESET_VALUE 0x00000000
	EP_DM2_FINE_TAU BIT[1:0] RW  

TXC_EP_DM3_FRAC_TAU ADDRESS 0x017C RW
TXC_EP_DM3_FRAC_TAU RESET_VALUE 0x00000000
	EP_DM3_FRAC_TAU BIT[6:0] RW  

TXC_PP_GAIN ADDRESS 0x0180 RW
TXC_PP_GAIN RESET_VALUE 0x00000000
	PP_GAIN BIT[15:0] RW  

TXC_PP_SPILL ADDRESS 0x0190 RW
TXC_PP_SPILL RESET_VALUE 0x00000000
	LIMIT BIT[25:8] RW  
	ENABLE BIT[0] RW  

TXC_EP_PEQ2 ADDRESS 0x0198 RW
TXC_EP_PEQ2 RESET_VALUE 0x00000000
	EP_PEQ2 BIT[8:0] RW  

TXC_TIMESTAMP_T1 ADDRESS 0x01A0 RW
TXC_TIMESTAMP_T1 RESET_VALUE 0x00000000
	TIMESTAMP_T1 BIT[19:0] RW  

TXC_TIMESTAMP_T2 ADDRESS 0x01A8 RW
TXC_TIMESTAMP_T2 RESET_VALUE 0x00000000
	TIMESTAMP_T2 BIT[19:0] RW  

TXC_TIMESTAMP_REUSE ADDRESS 0x01B0 RW
TXC_TIMESTAMP_REUSE RESET_VALUE 0x00000000
	TIMESTAMP_REUSE_MODE BIT[0] RW  
		TIMESTAMPS_1_AND_2_MAY_NOT_BE_REUSED_AFTER_EXPIRED_UNTIL_NEXT_SYS_BDY VALUE 0x0
		TIMESTAMPS_1_AND_2_MAY_BE_REUSED_WITHIN_THE_CURRENT_SYS_BDY_AFER_EXPIRE VALUE 0x1

TXC_SAMPLE_COUNT ADDRESS 0x01B4 R
TXC_SAMPLE_COUNT RESET_VALUE 0x00000000
	SAMPLE_COUNT BIT[19:0] R  

TXC_SAMPLE_COUNT_CTL ADDRESS 0x01B8 RW
TXC_SAMPLE_COUNT_CTL RESET_VALUE 0x00000000
	SAMPLE_COUNT_CTL BIT[19:0] RW  

TXC_REF_ARM ADDRESS 0x01C0 C
TXC_REF_ARM RESET_VALUE 0x00000000
	REF_ARM BIT[0] W  
		NO_ACTION VALUE 0x0
		ARM_THE_REF_OPERATION VALUE 0x1

TXC_REF_DWN_FACTOR ADDRESS 0x01C4 RW
TXC_REF_DWN_FACTOR RESET_VALUE 0x00000000
	REF_DWN_FACTOR BIT[4:0] RW  
		DOWNSAMPLE_BY_1 VALUE 0x00
		DOWNSAMPLE_BY_2 VALUE 0x01
		DOWNSAMPLE_BY_31 VALUE 0x1E
		DOWNSAMPLE_BY_32 VALUE 0x1F

TXC_REF_NUM_SAMPLES ADDRESS 0x01C8 RW
TXC_REF_NUM_SAMPLES RESET_VALUE 0x00000000
	MODE_256 BIT[16:15] RW  
		MODE_1024 VALUE 0x0
		MODE_256 VALUE 0x1
		MODE_16 VALUE 0x2
	REF_NUM_SAMPLES BIT[12:0] RW  

TXC_REF_START_TIME ADDRESS 0x01CC RW
TXC_REF_START_TIME RESET_VALUE 0x00000000
	REF_START_TIME BIT[19:0] RW  

TXC_REF_STATUS ADDRESS 0x01D0 R
TXC_REF_STATUS RESET_VALUE 0x00000000
	REF_STATUS BIT[0] R  
		NOT_DONE VALUE 0x0
		DONE VALUE 0x1

TXC_REF_PEAK_POWER ADDRESS 0x01D4 R
TXC_REF_PEAK_POWER RESET_VALUE 0x00000000
	REF_PEAK_POWER BIT[31:0] R  

TXC_REF_RMS_POWER_M ADDRESS 0x01D8 R
TXC_REF_RMS_POWER_M RESET_VALUE 0x00000000
	REF_RMS_POWER_M BIT[31:0] R  

TXC_REF_RMS_POWER_L ADDRESS 0x01DC R
TXC_REF_RMS_POWER_L RESET_VALUE 0x00000000
	REF_RMS_POWER_L BIT[16:0] R  

TXC_REF_MODE ADDRESS 0x01E0 RW
TXC_REF_MODE RESET_VALUE 0x00000000
	REF_MODE BIT[1:0] RW  

TXC_REF_I_GAIN_VAL ADDRESS 0x01E4 RW
TXC_REF_I_GAIN_VAL RESET_VALUE 0x00000000
	REF_I_GAIN_VAL BIT[7:0] RW  

TXC_REF_Q_GAIN_VAL ADDRESS 0x01E8 RW
TXC_REF_Q_GAIN_VAL RESET_VALUE 0x00000000
	REF_Q_GAIN_VAL BIT[7:0] RW  

TXC_REF_POWERCALC_OR_LOG ADDRESS 0x01EC RW
TXC_REF_POWERCALC_OR_LOG RESET_VALUE 0x00000000
	POWERCALC_QQ_ON BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	POWERCALC_IQ_ON BIT[18] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	POWERCALC_Q_ON BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	POWERCALC_I_ON BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REF_POWERCALC_OR_LOG BIT[0] RW  
		PWR_CALC VALUE 0x0
		REF_LOG VALUE 0x1

TXC_TESTBUS_SELECT ADDRESS 0x01F0 RW
TXC_TESTBUS_SELECT RESET_VALUE 0x00000000
	TESTBUS_OUTPUT_SELECT BIT[7:4] RW  
	TESTBUS_INPUT_SELECT BIT[3:0] RW  

TXC_TEST_BUS_IN_IQ_SWAP ADDRESS 0x01F4 RW
TXC_TEST_BUS_IN_IQ_SWAP RESET_VALUE 0x00000000
	I_Q_SWAP BIT[0] RW  
		I_MSB_Q_LSB VALUE 0x0
		Q_MSB_I_LSB VALUE 0x1

TXC_TEST_BUS_OUT_IQ_SWAP ADDRESS 0x01F8 RW
TXC_TEST_BUS_OUT_IQ_SWAP RESET_VALUE 0x00000000
	I_Q_SWAP BIT[0] RW  
		I_MSB_Q_LSB VALUE 0x0
		Q_MSB_I_LSB VALUE 0x1

TXC_AMAM_PENDING ADDRESS 0x0220 RW
TXC_AMAM_PENDING RESET_VALUE 0x00000000
	SIZE BIT[14:12] RW  
	BASE BIT[7:0] RW  

TXC_AMPM_PENDING ADDRESS 0x0224 RW
TXC_AMPM_PENDING RESET_VALUE 0x00000000
	SIZE BIT[14:12] RW  
	BASE BIT[7:0] RW  

TXC_AMAM_PENDING_SET2 ADDRESS 0x0230 RW
TXC_AMAM_PENDING_SET2 RESET_VALUE 0x00000000
	SIZE BIT[14:12] RW  
	BASE BIT[7:0] RW  

TXC_AMPM_PENDING_SET2 ADDRESS 0x0234 RW
TXC_AMPM_PENDING_SET2 RESET_VALUE 0x00000000
	SIZE BIT[14:12] RW  
	BASE BIT[7:0] RW  

TXC_AMAM_ACTIVE ADDRESS 0x0240 R
TXC_AMAM_ACTIVE RESET_VALUE 0x00000000
	SIZE BIT[14:12] R  
	BASE BIT[7:0] R  

TXC_AMPM_ACTIVE ADDRESS 0x0244 R
TXC_AMPM_ACTIVE RESET_VALUE 0x00000000
	SIZE BIT[14:12] R  
	BASE BIT[7:0] R  

TXC_RAMP_ACTIVE ADDRESS 0x024C R
TXC_RAMP_ACTIVE RESET_VALUE 0x00000000
	BASE BIT[7:0] R  

TXC_REF_POWER_SUM_I ADDRESS 0x02E0 R
TXC_REF_POWER_SUM_I RESET_VALUE 0x00000000
	REF_POWER_SUM_I BIT[31:0] R  

TXC_REF_POWER_SUM_Q ADDRESS 0x02E4 R
TXC_REF_POWER_SUM_Q RESET_VALUE 0x00000000
	REF_POWER_SUM_Q BIT[31:0] R  

TXC_REF_POWER_SUM_IQ_M ADDRESS 0x02E8 R
TXC_REF_POWER_SUM_IQ_M RESET_VALUE 0x00000000
	REF_POWER_SUM_IQ_M BIT[31:0] R  

TXC_REF_POWER_SUM_IQ_L ADDRESS 0x02EC R
TXC_REF_POWER_SUM_IQ_L RESET_VALUE 0x00000000
	REF_POWER_SUM_IQ_L BIT[16:0] R  

TXC_REF_POWER_SUM_QQ_M ADDRESS 0x02F0 R
TXC_REF_POWER_SUM_QQ_M RESET_VALUE 0x00000000
	REF_POWER_SUM_QQ_M BIT[31:0] R  

TXC_REF_POWER_SUM_QQ_L ADDRESS 0x02F4 R
TXC_REF_POWER_SUM_QQ_L RESET_VALUE 0x00000000
	REF_POWER_SUM_QQ_L BIT[16:0] R  

TXC_DP_CFG_LATCHED ADDRESS 0x0300 R
TXC_DP_CFG_LATCHED RESET_VALUE 0x00000000
	TXC_DP_CFG_LATCHED BIT[31:0] R  

TXC_DP_ENV_SCALE_VAL_LATCHED ADDRESS 0x0304 R
TXC_DP_ENV_SCALE_VAL_LATCHED RESET_VALUE 0x00000000
	TXC_DP_ENV_SCALE_VAL_LATCHED BIT[10:0] R  

TXC_DP_PHASE_OVR_VAL_LATCHED ADDRESS 0x0308 R
TXC_DP_PHASE_OVR_VAL_LATCHED RESET_VALUE 0x00000000
	TXC_DP_PHASE_OVR_VAL_LATCHED BIT[15:0] R  

TXC_PP_PHASE_OVR_VAL_LATCHED ADDRESS 0x030C R
TXC_PP_PHASE_OVR_VAL_LATCHED RESET_VALUE 0x00000000
	TXC_PP_PHASE_OVR_VAL_LATCHED BIT[15:0] R  

TXC_DP_ENV_OVR_VAL_LATCHED ADDRESS 0x0310 R
TXC_DP_ENV_OVR_VAL_LATCHED RESET_VALUE 0x00000000
	TXC_DP_ENV_OVR_VAL_LATCHED BIT[15:0] R  

TXC_EP_ENV_OVR_VAL_LATCHED ADDRESS 0x0314 R
TXC_EP_ENV_OVR_VAL_LATCHED RESET_VALUE 0x00000000
	TXC_EP_ENV_OVR_VAL_LATCHED BIT[15:0] R  

TXC_DP_ROT_PHASE_INC_LATCHED ADDRESS 0x0318 R
TXC_DP_ROT_PHASE_INC_LATCHED RESET_VALUE 0x00000000
	TXC_DP_ROT_PHASE_INC_LATCHED BIT[28:0] R  

TXC_DP_ROT_PHASE_INIT_LATCHED ADDRESS 0x031C R
TXC_DP_ROT_PHASE_INIT_LATCHED RESET_VALUE 0x00000000
	TXC_DP_ROT_PHASE_INIT_LATCHED BIT[28:0] R  

TXC_DP_ROT_PHASE_SHIFT_LATCHED ADDRESS 0x0320 R
TXC_DP_ROT_PHASE_SHIFT_LATCHED RESET_VALUE 0x00000000
	TXC_DP_ROT_PHASE_SHIFT_LATCHED BIT[9:0] R  

TXC_DP_IQ_GAIN_LATCHED ADDRESS 0x0324 R
TXC_DP_IQ_GAIN_LATCHED RESET_VALUE 0x00000000
	TXC_DP_IQ_GAIN_LATCHED BIT[15:0] R  

TXC_DP_IQMC_LATCHED ADDRESS 0x0328 R
TXC_DP_IQMC_LATCHED RESET_VALUE 0x00000000
	TXC_DP_IQMC_LATCHED BIT[29:0] R  

TXC_DP_PEQ1_LATCHED ADDRESS 0x032C R
TXC_DP_PEQ1_LATCHED RESET_VALUE 0x00000000
	TXC_DP_PEQ1_LATCHED BIT[21:0] R  

TXC_DP_PEQ2_LATCHED ADDRESS 0x0330 R
TXC_DP_PEQ2_LATCHED RESET_VALUE 0x00000000
	TXC_DP_PEQ2_LATCHED BIT[17:0] R  

TXC_DP_DCOC_LATCHED ADDRESS 0x0334 R
TXC_DP_DCOC_LATCHED RESET_VALUE 0x00000000
	TXC_DP_DCOC_LATCHED BIT[27:0] R  

TXC_DM1_CFG_LATCHED ADDRESS 0x0338 R
TXC_DM1_CFG_LATCHED RESET_VALUE 0x00000000
	TXC_DM1_CFG_LATCHED BIT[15:0] R  

TXC_EP_GAIN_LATCHED ADDRESS 0x033C R
TXC_EP_GAIN_LATCHED RESET_VALUE 0x00000000
	TXC_EP_GAIN_LATCHED BIT[13:0] R  

TXC_EP_PEQ1_LATCHED ADDRESS 0x0340 R
TXC_EP_PEQ1_LATCHED RESET_VALUE 0x00000000
	TXC_EP_PEQ1_LATCHED BIT[21:0] R  

TXC_EP_DCOC_LATCHED ADDRESS 0x0344 R
TXC_EP_DCOC_LATCHED RESET_VALUE 0x00000000
	TXC_EP_DCOC_LATCHED BIT[13:0] R  

TXC_EP_DM2_FINE_TAU_LATCHED ADDRESS 0x0348 R
TXC_EP_DM2_FINE_TAU_LATCHED RESET_VALUE 0x00000000
	TXC_EP_DM2_FINE_TAU_LATCHED BIT[1:0] R  

TXC_EP_DM3_FRAC_TAU_LATCHED ADDRESS 0x034C R
TXC_EP_DM3_FRAC_TAU_LATCHED RESET_VALUE 0x00000000
	TXC_EP_DM3_FRAC_TAU_LATCHED BIT[6:0] R  

TXC_PP_GAIN_LATCHED ADDRESS 0x0350 R
TXC_PP_GAIN_LATCHED RESET_VALUE 0x00000000
	TXC_PP_GAIN_LATCHED BIT[15:0] R  

TXC_PP_SPILL_LATCHED ADDRESS 0x0354 R
TXC_PP_SPILL_LATCHED RESET_VALUE 0x00000000
	TXC_PP_SPILL_LATCHED BIT[18:0] R  

TXC_EP_PEQ2_LATCHED ADDRESS 0x0358 R
TXC_EP_PEQ2_LATCHED RESET_VALUE 0x00000000
	TXC_EP_PEQ2_LATCHED BIT[8:0] R  

TXC_DP_CFG_2_LATCHED ADDRESS 0x035C R
TXC_DP_CFG_2_LATCHED RESET_VALUE 0x00000000
	TXC_DP_CFG_2_LATCHED BIT[3:0] R  

TXC_DP_PEQ1_Q_LATCHED ADDRESS 0x0360 R
TXC_DP_PEQ1_Q_LATCHED RESET_VALUE 0x00000000
	TXC_DP_PEQ1_Q_LATCHED BIT[20:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TX_TOP.TXC_MEM (level 4)
----------------------------------------------------------------------------------------
txc_mem MODULE OFFSET=MSS_TOP+0x00388000 MAX=MSS_TOP+0x00389DFF APRE= SPRE=

TXC_MEM_BANKb_ADDRc(b,c):(0,0)-(5,255) ARRAY 0x00000000+0x400*b+0x4*c
TXC_MEM_BANK0_ADDR0 ADDRESS 0x0000 RW
TXC_MEM_BANK0_ADDR0 RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TX_TOP.O_TX (level 4)
----------------------------------------------------------------------------------------
o_tx MODULE OFFSET=MSS_TOP+0x0038A000 MAX=MSS_TOP+0x0038A1FF APRE= SPRE=

O_TX_TEST_MODE ADDRESS 0x0000 RW
O_TX_TEST_MODE RESET_VALUE 0x00000000
	ENC_ONE_P2_FIX_DISABLE BIT[9] RW  
		EN VALUE 0x0
		DIS VALUE 0x1
	PWRDN_FIX_EN BIT[8] RW  
		DIS VALUE 0x0
		EN VALUE 0x1
	DBG_BUS_SEL BIT[7:4] RW  
		CONTROL_SIGNALS_FROM_ALL_BLOCKS VALUE 0x0
		LTE_ENCODER VALUE 0x1
	WMORE_TEST BIT[3] RW  
		FUNC VALUE 0x0
		TEST VALUE 0x1
	SCME_TEST BIT[2] RW  
		FUNC VALUE 0x0
		TEST VALUE 0x1
	SCME_OUT_TEST BIT[1] RW  
		FUNC VALUE 0x0
		TEST VALUE 0x1
	LTE_ENC_MOD_TEST BIT[0] RW  
		FUNC VALUE 0x0
		TEST VALUE 0x1

O_TX_CLK_CTL ADDRESS 0x0004 RW
O_TX_CLK_CTL RESET_VALUE 0x00000075
	WMORE_HW_LCG_EN BIT[6] RW  
		SW VALUE 0x0
		HW VALUE 0x1
	SCME_IFFT_HW_LCG_EN BIT[5] RW  
		SW VALUE 0x0
		HW VALUE 0x1
	SCME_DFT_HW_LCG_EN BIT[4] RW  
		SW VALUE 0x0
		HW VALUE 0x1
	LTE_MOD_HW_LCG_EN BIT[2] RW  
		SW VALUE 0x0
		HW VALUE 0x1
	LTE_ENC_HW_LCG_EN BIT[0] RW  
		SW VALUE 0x0
		HW VALUE 0x1

O_TX_SW_CLK_CTL ADDRESS 0x0008 RW
O_TX_SW_CLK_CTL RESET_VALUE 0x00000075
	WMORE_SW_LCG_CTL BIT[6] RW  
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	SCME_IFFT_SW_LCG_CTL BIT[5] RW  
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	SCME_DFT_SW_LCG_CTL BIT[4] RW  
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	LTE_MOD_SW_LCG_CTL BIT[2] RW  
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	LTE_ENC_SW_LCG_CTL BIT[0] RW  
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1

O_TX_CLK_STATUS_REG ADDRESS 0x000C R
O_TX_CLK_STATUS_REG RESET_VALUE 0x0000001C
	WMORE_CLK_STATUS BIT[4] R  
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	SCME_IFFT_CLK_STATUS BIT[3] R  
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	SCME_DFT_CLK_STATUS BIT[2] R  
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	LTE_MOD_CLK_STATUS BIT[1] R  
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	LTE_ENC_CLK_STATUS BIT[0] R  
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1

O_TX_ENCODER_STATUS ADDRESS 0x0010 R
O_TX_ENCODER_STATUS RESET_VALUE 0x00000000
	ACTIVE BIT[12] R  
	ACTIVE_TASK_INDEX BIT[11:0] R  

O_TX_HW_IDLE ADDRESS 0x0014 R
O_TX_HW_IDLE RESET_VALUE 0x00000000
	TX_ENC_IDLE BIT[5] R  
	TX_RLCC_IDLE BIT[4] R  
	TX_MOD_IDLE BIT[3] R  
	TX_WAVGEN_IDLE BIT[2] R  
	TX_PUSH_ENG_IDLE BIT[1] R  
	TX_TM_IDLE BIT[0] R  

O_TX_BUS_TIMEOUT ADDRESS 0x0018 RW
O_TX_BUS_TIMEOUT RESET_VALUE 0x00000000
	TIME_OUT_EN BIT[16] RW  
		TIMEOUT_DISABLE VALUE 0x0
		TIMEOUT_ENABLE VALUE 0x1
	BUS_TIMEOUT_VAL BIT[15:0] RW  

O_TX_WMORE_INT_STATUS ADDRESS 0x001C R
O_TX_WMORE_INT_STATUS RESET_VALUE 0x00000000
	NO_TASK_INTI BIT[0] R  

O_TX_WMORE_INT_CLEAR ADDRESS 0x0020 W
O_TX_WMORE_INT_CLEAR RESET_VALUE 0x00000000
	TX_WMORE_INT_CLEAR BIT[0] W  

O_TX_WMORE_TX_PWRDWN ADDRESS 0x0024 RW
O_TX_WMORE_TX_PWRDWN RESET_VALUE 0x00000000
	TX_WMORE_TX_PWRDWN BIT[0] RW  
		NO_O_TX_WMORE_POWERDOWN_SEQUENCE_OCCURS VALUE 0x0
		O_TX_WMORE_POWERDOWN_SEQUENCE_OCCURS VALUE 0x1

O_TX_L0_DEC_ACK_BITS ADDRESS 0x0028 R
O_TX_L0_DEC_ACK_BITS RESET_VALUE 0x00000000
	SUBFR_ID_COPY3 BIT[19:16] R  
	ACK_COPY3 BIT[15] R  
	SUBFR_ID_COPY2 BIT[14:11] R  
	ACK_COPY2 BIT[10] R  
	SUBFR_ID_COPY1 BIT[9:6] R  
	ACK_COPY1 BIT[5] R  
	SUBFR_ID_COPY0 BIT[4:1] R  
	ACK_COPY0 BIT[0] R  

O_TX_L1_DEC_ACK_BITS ADDRESS 0x002C R
O_TX_L1_DEC_ACK_BITS RESET_VALUE 0x00000000
	SUBFR_ID_COPY3 BIT[19:16] R  
	ACK_COPY3 BIT[15] R  
	SUBFR_ID_COPY2 BIT[14:11] R  
	ACK_COPY2 BIT[10] R  
	SUBFR_ID_COPY1 BIT[9:6] R  
	ACK_COPY1 BIT[5] R  
	SUBFR_ID_COPY0 BIT[4:1] R  
	ACK_COPY0 BIT[0] R  

O_TX_WMORE_CLIP_THR1 ADDRESS 0x0030 RW
O_TX_WMORE_CLIP_THR1 RESET_VALUE 0x00000000
	CLIP_THR1 BIT[10:0] RW  

O_TX_WMORE_CLIP_THR2 ADDRESS 0x0034 RW
O_TX_WMORE_CLIP_THR2 RESET_VALUE 0x00000000
	CLIP_THR2 BIT[10:0] RW  

O_TX_WMORE_TS2 ADDRESS 0x0038 RW
O_TX_WMORE_TS2 RESET_VALUE 0x00000000
	TS2 BIT[15:0] RW  

O_TX_WMORE_TS1 ADDRESS 0x003C RW
O_TX_WMORE_TS1 RESET_VALUE 0x00000000
	TS1 BIT[15:0] RW  

O_TX_WMORE_CLIP_ENABLE ADDRESS 0x0040 RW
O_TX_WMORE_CLIP_ENABLE RESET_VALUE 0x00000000
	CLIP_ENABLE BIT[0] RW  

O_TX_WMORE_NOTCH_ENABLE ADDRESS 0x0044 RW
O_TX_WMORE_NOTCH_ENABLE RESET_VALUE 0x00000000
	NOTCH_ENABLE BIT[1:0] RW  

O_TX_WMORE_NOTCH_ALPHA_I ADDRESS 0x0048 RW
O_TX_WMORE_NOTCH_ALPHA_I RESET_VALUE 0x00000000
	NOTCH_ALPHA_I BIT[7:0] RW  

O_TX_WMORE_NOTCH_ALPHA_Q ADDRESS 0x004C RW
O_TX_WMORE_NOTCH_ALPHA_Q RESET_VALUE 0x00000000
	NOTCH_ALPHA_Q BIT[7:0] RW  

O_TX_WMORE_NOTCH_BETA ADDRESS 0x0050 RW
O_TX_WMORE_NOTCH_BETA RESET_VALUE 0x00000000
	NOTCH_BETA BIT[7:0] RW  

O_TX_WMORE_NOTCH_TS1 ADDRESS 0x0054 RW
O_TX_WMORE_NOTCH_TS1 RESET_VALUE 0x00000000
	NOTCH_TS1 BIT[15:0] RW  

O_TX_WMORE_IFFT_SIZE ADDRESS 0x0058 RW
O_TX_WMORE_IFFT_SIZE RESET_VALUE 0x00000000
	IFFT_SIZE BIT[0] RW  

O_TX_RM_DBUF_CTL ADDRESS 0x005C RW
O_TX_RM_DBUF_CTL RESET_VALUE 0x00000000
	RM_DBUF_CTL BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TX_TOP.O_TX_WMORE_TS_TRIF (level 4)
----------------------------------------------------------------------------------------
o_tx_wmore_ts_trif MODULE OFFSET=MSS_TOP+0x0038A200 MAX=MSS_TOP+0x0038A5FF APRE= SPRE=

O_TX_WMORE_STATUS_WORD0 ADDRESS 0x0000 R
O_TX_WMORE_STATUS_WORD0 RESET_VALUE 0x80000000
	PE_READY BIT[31] R  
	CMD_ACK BIT[30] R  
	CMD_ERROR BIT[29] R  

TX_LTE_WMORE_WORD0 ADDRESS 0x0100 RW
TX_LTE_WMORE_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18] RW  

TX_LTE_WMORE_WORD1 ADDRESS 0x0104 RW
TX_LTE_WMORE_WORD1 RESET_VALUE 0x00000000
	BANDWIDTH_SELECT BIT[29:27] RW  
		BYPASS VALUE 0x0
		LTE20 VALUE 0x1
		LTE15 VALUE 0x2
		LTE10_1K_IFFT VALUE 0x3
		LTE10_2K_IFFT VALUE 0x4
		LTE5 VALUE 0x5
		LTE3 VALUE 0x6
		LTE1P4 VALUE 0x7
	LTE_CPI_INVERT BIT[26] RW  
		INVERSION_OFF VALUE 0x0
		INVERSION_ON VALUE 0x1
	BAND13_FILTER BIT[25:24] RW  
		FILTER_OFF_00 VALUE 0x0
		FILTER_OFF_01 VALUE 0x1
		FILTER_ON_SET_A VALUE 0x2
		FILTER_ON_SET_B VALUE 0x3
	ANTENNA_WEIGHTING_I_0 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_0 BIT[11:0] RW  

TX_LTE_WMORE_WORD2 ADDRESS 0x0108 RW
TX_LTE_WMORE_WORD2 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_1 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_1 BIT[11:0] RW  

TX_LTE_WMORE_WORD3 ADDRESS 0x010C RW
TX_LTE_WMORE_WORD3 RESET_VALUE 0x00000000
	WINDOWING_DURATION BIT[17:13] RW  
		WL_22_DF_4_TL_88 VALUE 0x00
		WL_44_DF_2_TL_88 VALUE 0x01
		WL_88_DF_1_TL_88 VALUE 0x02
		NO_WINDOWING VALUE 0x03
		WL_12_DF_8_TL_96 VALUE 0x04
		WL_24_DF_4_TL_96 VALUE 0x05
		WL_48_DF_2_TL_96 VALUE 0x06
		WL_96_DF_1_TL_96 VALUE 0x07
		WL_14_DF_8_TL_112 VALUE 0x08
		WL_28_DF_4_TL_112 VALUE 0x09
		WL_56_DF_2_TL_112 VALUE 0x0A
		WL_112_DF_1_TL_112 VALUE 0x0B
		WL_16_DF_8_TL_128 VALUE 0x0C
		WL_32_DF_4_TL_128 VALUE 0x0D
		WL_64_DF_2_TL_128 VALUE 0x0E
		WL_128_DF_1_TL_128 VALUE 0x0F
		WL_18_DF_8_TL_144 VALUE 0x10
		WL_36_DF_4_TL_144 VALUE 0x11
		WL_72_DF_2_TL_144 VALUE 0x12
		WL_144_DF_1_TL_144 VALUE 0x13
		WL_10_DF_16_TL_160 VALUE 0x14
		WL_20_DF_8_TL_160 VALUE 0x15
		WL_40_DF_4_TL_160 VALUE 0x16
		WL_80_DF_2_TL_160 VALUE 0x17
		WL_160_DF_1_TL_160 VALUE 0x18
	CP_TYPE BIT[12] RW  
		NORMAL VALUE 0x0
		EXTENDED VALUE 0x1
	CP_LENGTH_0 BIT[11:0] RW  

TX_LTE_WMORE_WORD4 ADDRESS 0x0110 RW
TX_LTE_WMORE_WORD4 RESET_VALUE 0x00000000
	CP_LENGTH_1 BIT[31:20] RW  
	CP_LENGTH_2 BIT[19:8] RW  

TX_LTE_WMORE_WORD5 ADDRESS 0x0114 RW
TX_LTE_WMORE_WORD5 RESET_VALUE 0x00000000
	CP_LENGTH_SELECT BIT[27:0] RW  

TX_LTE_WMORE_WORD6 ADDRESS 0x0118 RW
TX_LTE_WMORE_WORD6 RESET_VALUE 0x00000000
	PA_NULL_EF_SYM_COUNT BIT[31:28] RW  
	PA_NULL_EF_OFFSET BIT[27:16] RW  
	PA_NULL_LR_SYM_COUNT BIT[15:12] RW  
	PA_NULL_LR_OFFSET BIT[11:0] RW  

TX_LTE_WMORE_WORD7 ADDRESS 0x011C RW
TX_LTE_WMORE_WORD7 RESET_VALUE 0x00000000
	EF_LR_ENABLE BIT[31:30] RW  
		NONE VALUE 0x0
		LRO VALUE 0x1
		EFO VALUE 0x2
		BOTH VALUE 0x3

TX_LTE_WMORE_WORD8 ADDRESS 0x0120 RW
TX_LTE_WMORE_WORD8 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_2 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_2 BIT[11:0] RW  

TX_LTE_WMORE_WORD9 ADDRESS 0x0124 RW
TX_LTE_WMORE_WORD9 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_3 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_3 BIT[11:0] RW  

TX_LTE_WMORE_WORD10 ADDRESS 0x0128 RW
TX_LTE_WMORE_WORD10 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_4 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_4 BIT[11:0] RW  

TX_LTE_WMORE_WORD11 ADDRESS 0x012C RW
TX_LTE_WMORE_WORD11 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_5 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_5 BIT[11:0] RW  

TX_LTE_WMORE_WORD12 ADDRESS 0x0130 RW
TX_LTE_WMORE_WORD12 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_6 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_6 BIT[11:0] RW  

TX_LTE_WMORE_WORD13 ADDRESS 0x0134 RW
TX_LTE_WMORE_WORD13 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_7 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_7 BIT[11:0] RW  

TX_LTE_WMORE_WORD14 ADDRESS 0x0138 RW
TX_LTE_WMORE_WORD14 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_8 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_8 BIT[11:0] RW  

TX_LTE_WMORE_WORD15 ADDRESS 0x013C RW
TX_LTE_WMORE_WORD15 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_9 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_9 BIT[11:0] RW  

TX_LTE_WMORE_WORD16 ADDRESS 0x0140 RW
TX_LTE_WMORE_WORD16 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_10 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_10 BIT[11:0] RW  

TX_LTE_WMORE_WORD17 ADDRESS 0x0144 RW
TX_LTE_WMORE_WORD17 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_11 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_11 BIT[11:0] RW  

TX_LTE_WMORE_WORD18 ADDRESS 0x0148 RW
TX_LTE_WMORE_WORD18 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_12 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_12 BIT[11:0] RW  

TX_LTE_WMORE_WORD19 ADDRESS 0x014C RW
TX_LTE_WMORE_WORD19 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_13 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_13 BIT[11:0] RW  

TX_LTE_WMORE_WORD20 ADDRESS 0x0150 RW
TX_LTE_WMORE_WORD20 RESET_VALUE 0x00000000
	ANT_WEIGHTING_SELECT_7 BIT[31:28] RW  
	ANT_WEIGHTING_SELECT_6 BIT[27:24] RW  
	ANT_WEIGHTING_SELECT_5 BIT[23:20] RW  
	ANT_WEIGHTING_SELECT_4 BIT[19:16] RW  
	ANT_WEIGHTING_SELECT_3 BIT[15:12] RW  
	ANT_WEIGHTING_SELECT_2 BIT[11:8] RW  
	ANT_WEIGHTING_SELECT_1 BIT[7:4] RW  
	ANT_WEIGHTING_SELECT_0 BIT[3:0] RW  

TX_LTE_WMORE_WORD21 ADDRESS 0x0154 RW
TX_LTE_WMORE_WORD21 RESET_VALUE 0x00000000
	ANT_WEIGHTING_SELECT_13 BIT[23:20] RW  
	ANT_WEIGHTING_SELECT_12 BIT[19:16] RW  
	ANT_WEIGHTING_SELECT_11 BIT[15:12] RW  
	ANT_WEIGHTING_SELECT_10 BIT[11:8] RW  
	ANT_WEIGHTING_SELECT_9 BIT[7:4] RW  
	ANT_WEIGHTING_SELECT_8 BIT[3:0] RW  

TX_LTE_WMORE_WORD22 ADDRESS 0x0158 RW
TX_LTE_WMORE_WORD22 RESET_VALUE 0x00000000
	IMMED_MODE BIT[3:0] RW  
		NONE VALUE 0x0
		SO VALUE 0x1
		S1 VALUE 0x2
		S12 VALUE 0x4
		S13 VALUE 0x8

TX_LTE_WMORE_WORD23 ADDRESS 0x015C R
TX_LTE_WMORE_WORD23 RESET_VALUE 0x00000000
	IMMED_MODE_LATCHED BIT[3:0] R  

TX_LTE_WMORE_UPPTS_WORD0 ADDRESS 0x0200 RW
TX_LTE_WMORE_UPPTS_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18] RW  

TX_LTE_WMORE_UPPTS_WORD1 ADDRESS 0x0204 RW
TX_LTE_WMORE_UPPTS_WORD1 RESET_VALUE 0x00000000
	BANDWIDTH_SELECT BIT[29:27] RW  
		BYPASS VALUE 0x0
		LTE20 VALUE 0x1
		LTE15 VALUE 0x2
		LTE10_1K_IFFT VALUE 0x3
		LTE10_2K_IFFT VALUE 0x4
		LTE5 VALUE 0x5
		LTE3 VALUE 0x6
		LTE1P4 VALUE 0x7
	LTE_CPI_INVERT BIT[26] RW  
		INVERSION_OFF VALUE 0x0
		INVERSION_ON VALUE 0x1
	BAND13_FILTER BIT[25:24] RW  
		FILTER_OFF_00 VALUE 0x0
		FILTER_OFF_01 VALUE 0x1
		FILTER_ON_SET_A VALUE 0x2
		FILTER_ON_SET_B VALUE 0x3
	ANTENNA_WEIGHTING_I_0 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_0 BIT[11:0] RW  

TX_LTE_WMORE_UPPTS_WORD2 ADDRESS 0x0208 RW
TX_LTE_WMORE_UPPTS_WORD2 RESET_VALUE 0x00000000
	WINDOWING_DURATION BIT[31:27] RW  
		WL_22_DF_4_TL_88 VALUE 0x00
		WL_44_DF_2_TL_88 VALUE 0x01
		WL_88_DF_1_TL_88 VALUE 0x02
		NO_WINDOWING VALUE 0x03
		WL_12_DF_8_TL_96 VALUE 0x04
		WL_24_DF_4_TL_96 VALUE 0x05
		WL_48_DF_2_TL_96 VALUE 0x06
		WL_96_DF_1_TL_96 VALUE 0x07
		WL_14_DF_8_TL_112 VALUE 0x08
		WL_28_DF_4_TL_112 VALUE 0x09
		WL_56_DF_2_TL_112 VALUE 0x0A
		WL_112_DF_1_TL_112 VALUE 0x0B
		WL_16_DF_8_TL_128 VALUE 0x0C
		WL_32_DF_4_TL_128 VALUE 0x0D
		WL_64_DF_2_TL_128 VALUE 0x0E
		WL_128_DF_1_TL_128 VALUE 0x0F
		WL_18_DF_8_TL_144 VALUE 0x10
		WL_36_DF_4_TL_144 VALUE 0x11
		WL_72_DF_2_TL_144 VALUE 0x12
		WL_144_DF_1_TL_144 VALUE 0x13
		WL_10_DF_16_TL_160 VALUE 0x14
		WL_20_DF_8_TL_160 VALUE 0x15
		WL_40_DF_4_TL_160 VALUE 0x16
		WL_80_DF_2_TL_160 VALUE 0x17
		WL_160_DF_1_TL_160 VALUE 0x18
	CP_LENGTH_0 BIT[24:13] RW  
	UPPTS_TYPE BIT[12:10] RW  
		SRS1 VALUE 0x0
		SRS2 VALUE 0x1
		SRS3 VALUE 0x2
		SRS4 VALUE 0x3
		SRS5 VALUE 0x4
		SRS6 VALUE 0x5
		RACH VALUE 0x6
		NOT_USED VALUE 0x7
	EF_LR_ENABLE BIT[1:0] RW  
		NONE VALUE 0x0
		LRO VALUE 0x1
		EFO VALUE 0x2
		BOTH VALUE 0x3

TX_LTE_WMORE_UPPTS_WORD3 ADDRESS 0x020C RW
TX_LTE_WMORE_UPPTS_WORD3 RESET_VALUE 0x00000000
	PA_NULL_EF_SYM_COUNT BIT[31:28] RW  
	PA_NULL_EF_OFFSET BIT[27:16] RW  
	PA_NULL_LR_SYM_COUNT BIT[15:12] RW  
	PA_NULL_LR_OFFSET BIT[11:0] RW  

TX_LTE_WMORE_UPPTS_WORD4 ADDRESS 0x0210 RW
TX_LTE_WMORE_UPPTS_WORD4 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_1 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_1 BIT[11:0] RW  

TX_LTE_WMORE_UPPTS_WORD5 ADDRESS 0x0214 RW
TX_LTE_WMORE_UPPTS_WORD5 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_2 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_2 BIT[11:0] RW  

TX_LTE_WMORE_UPPTS_WORD6 ADDRESS 0x0218 RW
TX_LTE_WMORE_UPPTS_WORD6 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_3 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_3 BIT[11:0] RW  

TX_LTE_WMORE_UPPTS_WORD7 ADDRESS 0x021C RW
TX_LTE_WMORE_UPPTS_WORD7 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_4 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_4 BIT[11:0] RW  

TX_LTE_WMORE_UPPTS_WORD8 ADDRESS 0x0220 RW
TX_LTE_WMORE_UPPTS_WORD8 RESET_VALUE 0x00000000
	ANTENNA_WEIGHTING_I_5 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_5 BIT[11:0] RW  

TX_LTE_WMORE_PRACH_WORD0 ADDRESS 0x0300 RW
TX_LTE_WMORE_PRACH_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18] RW  

TX_LTE_WMORE_PRACH_WORD1 ADDRESS 0x0304 RW
TX_LTE_WMORE_PRACH_WORD1 RESET_VALUE 0x00000000
	BANDWIDTH_SELECT BIT[29:27] RW  
		BYPASS VALUE 0x0
		LTE20 VALUE 0x1
		LTE15 VALUE 0x2
		LTE10_1K_IFFT VALUE 0x3
		LTE10_2K_IFFT VALUE 0x4
		LTE5 VALUE 0x5
		LTE3 VALUE 0x6
		LTE1P4 VALUE 0x7
	LTE_CPI_INVERT BIT[26] RW  
		INVERSION_OFF VALUE 0x0
		INVERSION_ON VALUE 0x1
	BAND13_FILTER BIT[25:24] RW  
		FILTER_OFF_00 VALUE 0x0
		FILTER_OFF_01 VALUE 0x1
		FILTER_ON_SET_A VALUE 0x2
		FILTER_ON_SET_B VALUE 0x3
	ANTENNA_WEIGHTING_I_0 BIT[23:12] RW  
	ANTENNA_WEIGHTING_Q_0 BIT[11:0] RW  

TX_LTE_WMORE_PRACH_WORD2 ADDRESS 0x0308 RW
TX_LTE_WMORE_PRACH_WORD2 RESET_VALUE 0x00000000
	WINDOWING_DURATION BIT[31:27] RW  
		WL_22_DF_4_TL_88 VALUE 0x00
		WL_44_DF_2_TL_88 VALUE 0x01
		WL_88_DF_1_TL_88 VALUE 0x02
		NO_WINDOWING VALUE 0x03
		WL_12_DF_8_TL_96 VALUE 0x04
		WL_24_DF_4_TL_96 VALUE 0x05
		WL_48_DF_2_TL_96 VALUE 0x06
		WL_96_DF_1_TL_96 VALUE 0x07
		WL_14_DF_8_TL_112 VALUE 0x08
		WL_28_DF_4_TL_112 VALUE 0x09
		WL_56_DF_2_TL_112 VALUE 0x0A
		WL_112_DF_1_TL_112 VALUE 0x0B
		WL_16_DF_8_TL_128 VALUE 0x0C
		WL_32_DF_4_TL_128 VALUE 0x0D
		WL_64_DF_2_TL_128 VALUE 0x0E
		WL_128_DF_1_TL_128 VALUE 0x0F
		WL_18_DF_8_TL_144 VALUE 0x10
		WL_36_DF_4_TL_144 VALUE 0x11
		WL_72_DF_2_TL_144 VALUE 0x12
		WL_144_DF_1_TL_144 VALUE 0x13
		WL_10_DF_16_TL_160 VALUE 0x14
		WL_20_DF_8_TL_160 VALUE 0x15
		WL_40_DF_4_TL_160 VALUE 0x16
		WL_80_DF_2_TL_160 VALUE 0x17
		WL_160_DF_1_TL_160 VALUE 0x18
	PRACH_FORMAT BIT[26:24] RW  
		PRACH_FORMAT_0 VALUE 0x0
		PRACH_FORMAT_1 VALUE 0x1
		PRACH_FORMAT_2 VALUE 0x2
		PRACH_FORMAT_3 VALUE 0x3
		PRACH_FORMAT_4 VALUE 0x4
	CP_LENGTH_0 BIT[23:12] RW  

TX_LTE_WMORE_PRACH_WORD3 ADDRESS 0x030C RW
TX_LTE_WMORE_PRACH_WORD3 RESET_VALUE 0x00000000
	GUARD_PERIOD BIT[10:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TX_TOP.O_TX_ENC_TS_TRIF (level 4)
----------------------------------------------------------------------------------------
o_tx_enc_ts_trif MODULE OFFSET=MSS_TOP+0x0038A600 MAX=MSS_TOP+0x0038A7FF APRE= SPRE=

O_TX_ENC_STATUS_WORD0 ADDRESS 0x0000 R
O_TX_ENC_STATUS_WORD0 RESET_VALUE 0x80000000
	PE_READY BIT[31] R  
	CMD_ACK BIT[30] R  
	CMD_ERROR BIT[29] R  

TX_LTE_PUSCH_ENC_WORD0 ADDRESS 0x0100 RW
TX_LTE_PUSCH_ENC_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18] RW  
	TBCRC_COMPUTE_EN BIT[11] RW  
		A2 VALUE 0x0
		LTE_ENCODER VALUE 0x1
	PACK_MODE_64Q BIT[9] RW  
	HARQ_BANK_SEL BIT[8] RW  
	C_P BIT[7:4] RW  
	C_M BIT[3:0] RW  

TX_LTE_PUSCH_ENC_WORD1 ADDRESS 0x0104 RW
TX_LTE_PUSCH_ENC_WORD1 RESET_VALUE 0x00000000
	NUM_FILLER BIT[31:26] RW  
	K_PLUS BIT[25:13] RW  
	K_MINUS BIT[12:0] RW  

TX_LTE_PUSCH_ENC_WORD2 ADDRESS 0x0108 RW
TX_LTE_PUSCH_ENC_WORD2 RESET_VALUE 0x00000000
	RM_START_POS_M BIT[30:16] RW  
	RM_START_POS_P BIT[14:0] RW  

TX_LTE_PUSCH_ENC_WORD3 ADDRESS 0x010C RW
TX_LTE_PUSCH_ENC_WORD3 RESET_VALUE 0x00000000
	XC_P BIT[7:4] RW  
	XC_M BIT[3:0] RW  

TX_LTE_PUSCH_ENC_WORD4 ADDRESS 0x0110 RW
TX_LTE_PUSCH_ENC_WORD4 RESET_VALUE 0x00000000
	XMIT_PLUS BIT[16:0] RW  

TX_LTE_PUSCH_ENC_WORD5 ADDRESS 0x0114 RW
TX_LTE_PUSCH_ENC_WORD5 RESET_VALUE 0x00000000
	XMIT_MINUS BIT[16:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TX_TOP.O_TX_MOD_TS_TRIF (level 4)
----------------------------------------------------------------------------------------
o_tx_mod_ts_trif MODULE OFFSET=MSS_TOP+0x0038A800 MAX=MSS_TOP+0x0038AEFF APRE= SPRE=

O_TX_MOD_STATUS_WORD0 ADDRESS 0x0000 R
O_TX_MOD_STATUS_WORD0 RESET_VALUE 0x80000000
	PE_READY BIT[31] R  
	CMD_ACK BIT[30] R  
	CMD_ERROR BIT[29] R  

TX_LTE_PUSCH_MOD_WORD0 ADDRESS 0x0100 RW
TX_LTE_PUSCH_MOD_WORD0 RESET_VALUE 0x00000000
	TRANSMISSION_COMB_NUM BIT[24] RW  
	OPCODE BIT[23:18] RW  
	SRS_TM_MOD4 BIT[12:11] RW  
		MOD4_0_TONES VALUE 0x0
		MOD4_1_TONES VALUE 0x1
		MOD4_2_TONES VALUE 0x2
		MOD4_3_TONES VALUE 0x3
	SRS_FREQ_CTL BIT[10:0] RW  

TX_LTE_PUSCH_MOD_WORD1 ADDRESS 0x0104 RW
TX_LTE_PUSCH_MOD_WORD1 RESET_VALUE 0x00000000
	SRS_MODE BIT[25:24] RW  
		NO_SRS VALUE 0x0
		SRS_ENABLED VALUE 0x1
		SRS_DTX VALUE 0x2
		NOT_USED VALUE 0x3
	SRS_BETA_GAIN BIT[23:8] RW  
	SRS_NUM_RB BIT[6:0] RW  

TX_LTE_PUSCH_MOD_WORD2 ADDRESS 0x0108 RW
TX_LTE_PUSCH_MOD_WORD2 RESET_VALUE 0x00000000
	ACK_NAK_RM_LENGTH BIT[27:12] RW  
	NUM_LAYERS BIT[11] RW  
		ONE VALUE 0x0
		TWO VALUE 0x1
	CTL_ONLY BIT[10] RW  
	MOD_TYPE BIT[9:8] RW  
		QPSK VALUE 0x0
		QAM_16 VALUE 0x1
		QAM_64 VALUE 0x2
	CP_TYPE BIT[7] RW  
		NORMAL VALUE 0x0
		EXTENDED VALUE 0x1
	NUM_RB BIT[6:0] RW  

TX_LTE_PUSCH_MOD_WORD3 ADDRESS 0x010C RW
TX_LTE_PUSCH_MOD_WORD3 RESET_VALUE 0x00000000
	ACK_NAK_SCRAMB_EN BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ACK_SCRAMB_SEQ_INDEX BIT[14:13] RW  
	ACK_NAK_INP_LENGTH BIT[12:9] RW  
	ACK_NAK_INP_LENGTH1 BIT[8:5] RW  

TX_LTE_PUSCH_MOD_WORD4 ADDRESS 0x0110 RW
TX_LTE_PUSCH_MOD_WORD4 RESET_VALUE 0x00000000
	DEMOD_RS_ALPHA0 BIT[31:21] RW  
	DEMOD_RS_BETA0 BIT[20:0] RW  

TX_LTE_PUSCH_MOD_WORD5 ADDRESS 0x0114 RW
TX_LTE_PUSCH_MOD_WORD5 RESET_VALUE 0x00000000
	DEMOD_RS_GAMMA0 BIT[31:0] RW  

TX_LTE_PUSCH_MOD_WORD6 ADDRESS 0x0118 RW
TX_LTE_PUSCH_MOD_WORD6 RESET_VALUE 0x00000000
	DEMOD_RS_ALPHA1 BIT[31:21] RW  
	DEMOD_RS_BETA1 BIT[20:0] RW  

TX_LTE_PUSCH_MOD_WORD7 ADDRESS 0x011C RW
TX_LTE_PUSCH_MOD_WORD7 RESET_VALUE 0x00000000
	DEMOD_RS_GAMMA1 BIT[31:0] RW  

TX_LTE_PUSCH_MOD_WORD8 ADDRESS 0x0120 RW
TX_LTE_PUSCH_MOD_WORD8 RESET_VALUE 0x00000000
	SRS_ALPHA BIT[31:21] RW  
	SRS_BETA BIT[20:0] RW  

TX_LTE_PUSCH_MOD_WORD9 ADDRESS 0x0124 RW
TX_LTE_PUSCH_MOD_WORD9 RESET_VALUE 0x00000000
	SRS_GAMMA BIT[31:0] RW  

TX_LTE_PUSCH_MOD_WORD10 ADDRESS 0x0128 RW
TX_LTE_PUSCH_MOD_WORD10 RESET_VALUE 0x00000000
	SCR_INIT BIT[31:0] RW  

TX_LTE_PUSCH_MOD_WORD11 ADDRESS 0x012C RW
TX_LTE_PUSCH_MOD_WORD11 RESET_VALUE 0x00000000
	CTL_GAIN BIT[31:16] RW  
	DATA_GAIN BIT[15:0] RW  

TX_LTE_PUSCH_MOD_WORD12 ADDRESS 0x0130 RW
TX_LTE_PUSCH_MOD_WORD12 RESET_VALUE 0x00000000
	PUSCH_TM_FMI_SLOT1 BIT[27] RW  
		SYMBOLS_INCR_TONE VALUE 0x0
		SYMBOLS_DECR_TONE VALUE 0x1
	PUSCH_FREQ_CTL_SLOT1 BIT[26:16] RW  
	PUSCH_TM_FMI_SLOT0 BIT[11] RW  
		SYMBOLS_INCR_RBS VALUE 0x0
		SYMBOLS_DECR_RBS VALUE 0x1
	PUSCH_FREQ_CTL_SLOT0 BIT[10:0] RW  

TX_LTE_PUSCH_MOD_WORD13 ADDRESS 0x0134 RW
TX_LTE_PUSCH_MOD_WORD13 RESET_VALUE 0x00000000
	CQI_BITS_W0 BIT[31:0] RW  

TX_LTE_PUSCH_MOD_WORD14 ADDRESS 0x0138 RW
TX_LTE_PUSCH_MOD_WORD14 RESET_VALUE 0x00000000
	CQI_BITS_W1 BIT[31:0] RW  

TX_LTE_PUSCH_MOD_WORD15 ADDRESS 0x013C RW
TX_LTE_PUSCH_MOD_WORD15 RESET_VALUE 0x00000000
	CQI_INP_LENGTH BIT[31:24] RW  
	RANK_IND_RM_LENGTH BIT[19:7] RW  
	RANK_IND_INP_LENGTH BIT[6:4] RW  
	RANK_IND BIT[3:0] RW  

TX_LTE_PUSCH_MOD_WORD16 ADDRESS 0x0140 RW
TX_LTE_PUSCH_MOD_WORD16 RESET_VALUE 0x00000000
	SCME_DFT_SHIFT_SEL BIT[31:12] RW  
	SCME_IFFT_SHIFT_SEL BIT[11:0] RW  

TX_LTE_PUSCH_MOD_WORD17 ADDRESS 0x0144 RW
TX_LTE_PUSCH_MOD_WORD17 RESET_VALUE 0x00000000
	SCME_SCALE_SRS BIT[31:16] RW  
	SCME_SCALE BIT[15:0] RW  

TX_LTE_PUSCH_MOD_WORD18 ADDRESS 0x0148 RW
TX_LTE_PUSCH_MOD_WORD18 RESET_VALUE 0x00000000
	CQI_RM_LENGTH BIT[31:16] RW  
	SCME_SCALE_DEMODRS BIT[15:0] RW  

TX_LTE_PUSCH_MOD_WORD19 ADDRESS 0x014C RW
TX_LTE_PUSCH_MOD_WORD19 RESET_VALUE 0x00000000
	SCME_HALFTONE_SHIFT_EN BIT[31] RW  
	SCME_IFFT_SHIFT_SEL_DEMODRS BIT[27:16] RW  
	SCME_IFFT_SHIFT_SEL_SRS BIT[11:0] RW  

TX_LTE_PUSCH_MOD_WORD20 ADDRESS 0x0150 RW
TX_LTE_PUSCH_MOD_WORD20 RESET_VALUE 0x00000000
	CQI_BITS_W2 BIT[31:0] RW  

TX_LTE_PUSCH_MOD_WORD21 ADDRESS 0x0154 RW
TX_LTE_PUSCH_MOD_WORD21 RESET_VALUE 0x00000000
	CQI_BITS_W3 BIT[31:0] RW  

TX_LTE_PUSCH_MOD_WORD22 ADDRESS 0x0158 RW
TX_LTE_PUSCH_MOD_WORD22 RESET_VALUE 0x00000000
	CQI_BITS_W4 BIT[31:0] RW  

TX_LTE_PUCCH_MOD_WORD0 ADDRESS 0x0200 RW
TX_LTE_PUCCH_MOD_WORD0 RESET_VALUE 0x00000000
	TRANSMISSION_COMB_NUM BIT[24] RW  
	OPCODE BIT[23:18] RW  
	SRS_TM_MOD4 BIT[12:11] RW  
		MOD4_0_TONES VALUE 0x0
		MOD4_1_TONES VALUE 0x1
		MOD4_2_TONES VALUE 0x2
		MOD4_3_TONES VALUE 0x3
	SRS_FREQ_CTL BIT[10:0] RW  

TX_LTE_PUCCH_MOD_WORD1 ADDRESS 0x0204 RW
TX_LTE_PUCCH_MOD_WORD1 RESET_VALUE 0x00000000
	SRS_MODE BIT[25:24] RW  
		NO_SRS VALUE 0x0
		SRS_ENABLED VALUE 0x1
		SRS_DTX VALUE 0x2
		NOT_USED VALUE 0x3
	SRS_BETA_GAIN BIT[23:8] RW  
	SRS_NUM_RB BIT[6:0] RW  

TX_LTE_PUCCH_MOD_WORD2 ADDRESS 0x0208 RW
TX_LTE_PUCCH_MOD_WORD2 RESET_VALUE 0x00000000
	CQI_DATA BIT[31:16] RW  
	CQI_LENGTH BIT[11:8] RW  
	NUM_LAYERS BIT[4] RW  
		ONE_LAYER VALUE 0x0
		TWO_LAYERS VALUE 0x1
	PUCCH_FORMAT BIT[3:1] RW  
		SR VALUE 0x0
		FORMAT1A VALUE 0x1
		FORMAT1B VALUE 0x2
		FORMAT2 VALUE 0x3
		FORMAT2A VALUE 0x4
		FORMAT2B VALUE 0x5
		FORMAT3 VALUE 0x6
	CP_TYPE BIT[0] RW  
		NORMAL VALUE 0x0
		EXTENDED VALUE 0x1

TX_LTE_PUCCH_MOD_WORD3 ADDRESS 0x020C RW
TX_LTE_PUCCH_MOD_WORD3 RESET_VALUE 0x00000000
	CTL_BETA_GAIN BIT[31:16] RW  
	DEMOD_RS_OS_INDEX_SLOT1_HYP0 BIT[13:12] RW  
	DEMOD_RS_OS_INDEX_SLOT0_HYP0 BIT[9:8] RW  
	CTL_OS_INDEX_SLOT1_HYP0 BIT[6:4] RW  
	CTL_OS_INDEX_SLOT0_HYP0 BIT[2:0] RW  

TX_LTE_PUCCH_MOD_WORD4 ADDRESS 0x0210 RW
TX_LTE_PUCCH_MOD_WORD4 RESET_VALUE 0x00000000
	SPR_CYC_SHIFT_SYM7_HYP0 BIT[31:28] RW  
	SPR_CYC_SHIFT_SYM6_HYP0 BIT[27:24] RW  
	SPR_CYC_SHIFT_SYM5_HYP0 BIT[23:20] RW  
	SPR_CYC_SHIFT_SYM4_HYP0 BIT[19:16] RW  
	SPR_CYC_SHIFT_SYM3_HYP0 BIT[15:12] RW  
	SPR_CYC_SHIFT_SYM2_HYP0 BIT[11:8] RW  
	SPR_CYC_SHIFT_SYM1_HYP0 BIT[7:4] RW  
	SPR_CYC_SHIFT_SYM0_HYP0 BIT[3:0] RW  

TX_LTE_PUCCH_MOD_WORD5 ADDRESS 0x0214 RW
TX_LTE_PUCCH_MOD_WORD5 RESET_VALUE 0x00000000
	SPR_CYC_SHIFT_SYM13_HYP0 BIT[23:20] RW  
	SPR_CYC_SHIFT_SYM12_HYP0 BIT[19:16] RW  
	SPR_CYC_SHIFT_SYM11_HYP0 BIT[15:12] RW  
	SPR_CYC_SHIFT_SYM10_HYP0 BIT[11:8] RW  
	SPR_CYC_SHIFT_SYM9_HYP0 BIT[7:4] RW  
	SPR_CYC_SHIFT_SYM8_HYP0 BIT[3:0] RW  

TX_LTE_PUCCH_MOD_WORD6 ADDRESS 0x0218 RW
TX_LTE_PUCCH_MOD_WORD6 RESET_VALUE 0x00000000
	SRS_ALPHA BIT[31:21] RW  
	SRS_BETA BIT[20:0] RW  

TX_LTE_PUCCH_MOD_WORD7 ADDRESS 0x021C RW
TX_LTE_PUCCH_MOD_WORD7 RESET_VALUE 0x00000000
	SRS_GAMMA BIT[31:0] RW  

TX_LTE_PUCCH_MOD_WORD8 ADDRESS 0x0220 RW
TX_LTE_PUCCH_MOD_WORD8 RESET_VALUE 0x00000000
	NOCQI_SCRAMB_SEQ_INDEX_SLOT1_HYP0 BIT[17] RW  
	NOCQI_SCRAMB_SEQ_INDEX_SLOT0_HYP0 BIT[15] RW  
	ACK_NAK_MOD_TYPE BIT[10] RW  
		BPSK VALUE 0x0
		QPSK VALUE 0x1

TX_LTE_PUCCH_MOD_WORD9 ADDRESS 0x0224 RW
TX_LTE_PUCCH_MOD_WORD9 RESET_VALUE 0x00000000
	SCR_INIT BIT[30:0] RW  

TX_LTE_PUCCH_MOD_WORD10 ADDRESS 0x0228 RW
TX_LTE_PUCCH_MOD_WORD10 RESET_VALUE 0x00000000
	SPR_GROUP_NUM_SLOT0_HYP0 BIT[15:11] RW  
	ACK_FREQ_CTL_SLOT0_HYP0 BIT[10:0] RW  

TX_LTE_PUCCH_MOD_WORD11 ADDRESS 0x022C RW
TX_LTE_PUCCH_MOD_WORD11 RESET_VALUE 0x00000000
	SPR_GROUP_NUM_SLOT1_HYP0 BIT[15:11] RW  
	ACK_FREQ_CTL_SLOT1_HYP0 BIT[10:0] RW  

TX_LTE_PUCCH_MOD_WORD12 ADDRESS 0x0230 RW
TX_LTE_PUCCH_MOD_WORD12 RESET_VALUE 0x00000000
	SCME_SCALE_SRS BIT[31:16] RW  
	SCME_SCALE BIT[15:0] RW  

TX_LTE_PUCCH_MOD_WORD13 ADDRESS 0x0234 RW
TX_LTE_PUCCH_MOD_WORD13 RESET_VALUE 0x00000000
	SCME_HALFTONE_SHIFT_EN BIT[31] RW  
	SCME_IFFT_SHIFT_SEL_SRS BIT[27:16] RW  
	SCME_DFT_SHIFT_SEL BIT[13:12] RW  
	SCME_IFFT_SHIFT_SEL BIT[11:0] RW  

TX_LTE_PUCCH_MOD_WORD14 ADDRESS 0x0238 RW
TX_LTE_PUCCH_MOD_WORD14 RESET_VALUE 0x00000000
	SCME_SCALE_DATA BIT[27:12] RW  
	SCME_IFFT_SHIFT_SEL_DATA BIT[11:0] RW  

TX_LTE_PUCCH_MOD_WORD15 ADDRESS 0x023C RW
TX_LTE_PUCCH_MOD_WORD15 RESET_VALUE 0x00000000
	NCS_CELL_SYM3_HYP0 BIT[31:24] RW  
	NCS_CELL_SYM2_HYP0 BIT[23:16] RW  
	NCS_CELL_SYM1_HYP0 BIT[15:8] RW  
	NCS_CELL_SYM0_HYP0 BIT[7:0] RW  

TX_LTE_PUCCH_MOD_WORD16 ADDRESS 0x0240 RW
TX_LTE_PUCCH_MOD_WORD16 RESET_VALUE 0x00000000
	NCS_CELL_SYM7_HYP0 BIT[31:24] RW  
	NCS_CELL_SYM6_HYP0 BIT[23:16] RW  
	NCS_CELL_SYM5_HYP0 BIT[15:8] RW  
	NCS_CELL_SYM4_HYP0 BIT[7:0] RW  

TX_LTE_PUCCH_MOD_WORD17 ADDRESS 0x0244 RW
TX_LTE_PUCCH_MOD_WORD17 RESET_VALUE 0x00000000
	NCS_CELL_SYM11_HYP0 BIT[31:24] RW  
	NCS_CELL_SYM10_HYP0 BIT[23:16] RW  
	NCS_CELL_SYM9_HYP0 BIT[15:8] RW  
	NCS_CELL_SYM8_HYP0 BIT[7:0] RW  

TX_LTE_PUCCH_MOD_WORD18 ADDRESS 0x0248 RW
TX_LTE_PUCCH_MOD_WORD18 RESET_VALUE 0x00000000
	NCS_CELL_SYM13_HYP0 BIT[15:8] RW  
	NCS_CELL_SYM12_HYP0 BIT[7:0] RW  

TX_LTE_PRACH_MOD_WORD0 ADDRESS 0x0300 RW
TX_LTE_PRACH_MOD_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18] RW  
	PRACH_TYPE BIT[0] RW  
		ONCE VALUE 0x0
		TWICE VALUE 0x1

TX_LTE_PRACH_MOD_WORD1 ADDRESS 0x0304 RW
TX_LTE_PRACH_MOD_WORD1 RESET_VALUE 0x00000000
	ALPHA BIT[31:21] RW  
	BETA BIT[20:0] RW  

TX_LTE_PRACH_MOD_WORD2 ADDRESS 0x0308 RW
TX_LTE_PRACH_MOD_WORD2 RESET_VALUE 0x00000000
	GAMMA BIT[31:0] RW  

TX_LTE_PRACH_MOD_WORD3 ADDRESS 0x030C RW
TX_LTE_PRACH_MOD_WORD3 RESET_VALUE 0x00000000
	RACH_GAIN BIT[15:0] RW  

TX_LTE_PRACH_MOD_WORD4 ADDRESS 0x0310 RW
TX_LTE_PRACH_MOD_WORD4 RESET_VALUE 0x00000000
	SCME_HALFTONE_SHIFT_EN BIT[28] RW  
	SCME_IFFT_SHIFT_SEL BIT[27:16] RW  
	SCME_SCALE BIT[15:0] RW  

TX_LTE_PRACH_MOD_WORD5 ADDRESS 0x0314 RW
TX_LTE_PRACH_MOD_WORD5 RESET_VALUE 0x00000000
	PRACH_FREQ_CTL BIT[10:0] RW  

TX_LTE_UPPTS_MOD_WORD0 ADDRESS 0x0400 RW
TX_LTE_UPPTS_MOD_WORD0 RESET_VALUE 0x00000000
	SRS0_TRANSMISSION_COMB_NUM BIT[29] RW  
	SRS1_TRANSMISSION_COMB_NUM BIT[28] RW  
	SRS2_TRANSMISSION_COMB_NUM BIT[27] RW  
	SRS3_TRANSMISSION_COMB_NUM BIT[26] RW  
	SRS4_TRANSMISSION_COMB_NUM BIT[25] RW  
	SRS5_TRANSMISSION_COMB_NUM BIT[24] RW  
	OPCODE BIT[23:18] RW  
	SRS1_TM_MOD4 BIT[12:11] RW  
		MOD4_0_TONES VALUE 0x0
		MOD4_1_TONES VALUE 0x1
		MOD4_2_TONES VALUE 0x2
		MOD4_3_TONES VALUE 0x3
	SRS1_FREQ_CTL BIT[10:0] RW  

TX_LTE_UPPTS_MOD_WORD1 ADDRESS 0x0404 RW
TX_LTE_UPPTS_MOD_WORD1 RESET_VALUE 0x00000000
	CP_TYPE BIT[30] RW  
		NORMAL VALUE 0x0
		EXTENDED VALUE 0x1
	SRS0_TM_MOD4 BIT[29:28] RW  
		MOD4_0_TONES VALUE 0x0
		MOD4_1_TONES VALUE 0x1
		MOD4_2_TONES VALUE 0x2
		MOD4_3_TONES VALUE 0x3
	SRS0_FREQ_CTL BIT[27:17] RW  
	SRS1_NUM_RB BIT[16:10] RW  
	SRS0_NUM_RB BIT[9:3] RW  
	UPPTS_TYPE BIT[2:0] RW  
		SRS1 VALUE 0x0
		SRS2 VALUE 0x1
		SRS3 VALUE 0x2
		SRS4 VALUE 0x3
		SRS5 VALUE 0x4
		SRS6 VALUE 0x5
		RACH VALUE 0x6
		NOT_USED VALUE 0x7

TX_LTE_UPPTS_MOD_WORD2 ADDRESS 0x0408 RW
TX_LTE_UPPTS_MOD_WORD2 RESET_VALUE 0x00000000
	SRS1_BETA_GAIN BIT[31:16] RW  
	RACH_SRS0_BETA_GAIN BIT[15:0] RW  

TX_LTE_UPPTS_MOD_WORD3 ADDRESS 0x040C RW
TX_LTE_UPPTS_MOD_WORD3 RESET_VALUE 0x00000000
	SRS0_RACH_ALPHA BIT[31:21] RW  
	SRS0_RACH_BETA BIT[20:0] RW  

TX_LTE_UPPTS_MOD_WORD4 ADDRESS 0x0410 RW
TX_LTE_UPPTS_MOD_WORD4 RESET_VALUE 0x00000000
	SRS0_RACH_GAMMA BIT[31:0] RW  

TX_LTE_UPPTS_MOD_WORD5 ADDRESS 0x0414 RW
TX_LTE_UPPTS_MOD_WORD5 RESET_VALUE 0x00000000
	SRS1_ALPHA BIT[31:21] RW  
	SRS1_BETA BIT[20:0] RW  

TX_LTE_UPPTS_MOD_WORD6 ADDRESS 0x0418 RW
TX_LTE_UPPTS_MOD_WORD6 RESET_VALUE 0x00000000
	SRS1_GAMMA BIT[31:0] RW  

TX_LTE_UPPTS_MOD_WORD7 ADDRESS 0x041C RW
TX_LTE_UPPTS_MOD_WORD7 RESET_VALUE 0x00000000
	SCME_HALFTONE_SHIFT_EN BIT[31] RW  
	SCME_IFFT_SHIFT_SEL_SRS1 BIT[27:16] RW  
	SCME_IFFT_SHIFT_SEL_RACH_SRS0 BIT[11:0] RW  

TX_LTE_UPPTS_MOD_WORD8 ADDRESS 0x0420 RW
TX_LTE_UPPTS_MOD_WORD8 RESET_VALUE 0x00000000
	SCME_SCALE_SRS1 BIT[31:16] RW  
	SCME_SCALE_RACH_SRS0 BIT[15:0] RW  

TX_LTE_UPPTS_MOD_WORD9 ADDRESS 0x0424 RW
TX_LTE_UPPTS_MOD_WORD9 RESET_VALUE 0x00000000
	UPPTS_PRACH_FREQ_CTL BIT[10:0] RW  

TX_LTE_UPPTS_MOD_WORD10 ADDRESS 0x0428 RW
TX_LTE_UPPTS_MOD_WORD10 RESET_VALUE 0x00000000
	SRS2_ALPHA BIT[31:21] RW  
	SRS2_BETA BIT[20:0] RW  

TX_LTE_UPPTS_MOD_WORD11 ADDRESS 0x042C RW
TX_LTE_UPPTS_MOD_WORD11 RESET_VALUE 0x00000000
	SRS3_ALPHA BIT[31:21] RW  
	SRS3_BETA BIT[20:0] RW  

TX_LTE_UPPTS_MOD_WORD12 ADDRESS 0x0430 RW
TX_LTE_UPPTS_MOD_WORD12 RESET_VALUE 0x00000000
	SRS4_ALPHA BIT[31:21] RW  
	SRS4_BETA BIT[20:0] RW  

TX_LTE_UPPTS_MOD_WORD13 ADDRESS 0x0434 RW
TX_LTE_UPPTS_MOD_WORD13 RESET_VALUE 0x00000000
	SRS5_ALPHA BIT[31:21] RW  
	SRS5_BETA BIT[20:0] RW  

TX_LTE_UPPTS_MOD_WORD14 ADDRESS 0x0438 RW
TX_LTE_UPPTS_MOD_WORD14 RESET_VALUE 0x00000000
	SRS2_GAMMA BIT[31:0] RW  

TX_LTE_UPPTS_MOD_WORD15 ADDRESS 0x043C RW
TX_LTE_UPPTS_MOD_WORD15 RESET_VALUE 0x00000000
	SRS3_GAMMA BIT[31:0] RW  

TX_LTE_UPPTS_MOD_WORD16 ADDRESS 0x0440 RW
TX_LTE_UPPTS_MOD_WORD16 RESET_VALUE 0x00000000
	SRS4_GAMMA BIT[31:0] RW  

TX_LTE_UPPTS_MOD_WORD17 ADDRESS 0x0444 RW
TX_LTE_UPPTS_MOD_WORD17 RESET_VALUE 0x00000000
	SRS5_GAMMA BIT[31:0] RW  

TX_LTE_UPPTS_MOD_WORD18 ADDRESS 0x0448 RW
TX_LTE_UPPTS_MOD_WORD18 RESET_VALUE 0x00000000
	SRS2_TM_MOD4 BIT[31:30] RW  
		MOD4_0_TONES VALUE 0x0
		MOD4_1_TONES VALUE 0x1
		MOD4_2_TONES VALUE 0x2
		MOD4_3_TONES VALUE 0x3
	SRS2_FREQ_CTL BIT[29:19] RW  
	SRS2_NUM_RB BIT[18:12] RW  

TX_LTE_UPPTS_MOD_WORD19 ADDRESS 0x044C RW
TX_LTE_UPPTS_MOD_WORD19 RESET_VALUE 0x00000000
	SRS3_TM_MOD4 BIT[31:30] RW  
		MOD4_0_TONES VALUE 0x0
		MOD4_1_TONES VALUE 0x1
		MOD4_2_TONES VALUE 0x2
		MOD4_3_TONES VALUE 0x3
	SRS3_FREQ_CTL BIT[29:19] RW  
	SRS3_NUM_RB BIT[18:12] RW  

TX_LTE_UPPTS_MOD_WORD20 ADDRESS 0x0450 RW
TX_LTE_UPPTS_MOD_WORD20 RESET_VALUE 0x00000000
	SRS4_TM_MOD4 BIT[31:30] RW  
		MOD4_0_TONES VALUE 0x0
		MOD4_1_TONES VALUE 0x1
		MOD4_2_TONES VALUE 0x2
		MOD4_3_TONES VALUE 0x3
	SRS4_FREQ_CTL BIT[29:19] RW  
	SRS4_NUM_RB BIT[18:12] RW  

TX_LTE_UPPTS_MOD_WORD21 ADDRESS 0x0454 RW
TX_LTE_UPPTS_MOD_WORD21 RESET_VALUE 0x00000000
	SRS5_TM_MOD4 BIT[31:30] RW  
		MOD4_0_TONES VALUE 0x0
		MOD4_1_TONES VALUE 0x1
		MOD4_2_TONES VALUE 0x2
		MOD4_3_TONES VALUE 0x3
	SRS5_FREQ_CTL BIT[29:19] RW  
	SRS5_NUM_RB BIT[18:12] RW  

TX_LTE_UPPTS_MOD_WORD22 ADDRESS 0x0458 RW
TX_LTE_UPPTS_MOD_WORD22 RESET_VALUE 0x00000000
	SRS2_BETA_GAIN BIT[31:16] RW  

TX_LTE_UPPTS_MOD_WORD23 ADDRESS 0x045C RW
TX_LTE_UPPTS_MOD_WORD23 RESET_VALUE 0x00000000
	SRS3_BETA_GAIN BIT[31:16] RW  

TX_LTE_UPPTS_MOD_WORD24 ADDRESS 0x0460 RW
TX_LTE_UPPTS_MOD_WORD24 RESET_VALUE 0x00000000
	SRS4_BETA_GAIN BIT[31:16] RW  

TX_LTE_UPPTS_MOD_WORD25 ADDRESS 0x0464 RW
TX_LTE_UPPTS_MOD_WORD25 RESET_VALUE 0x00000000
	SRS5_BETA_GAIN BIT[31:16] RW  

TX_LTE_UPPTS_MOD_WORD26 ADDRESS 0x0468 RW
TX_LTE_UPPTS_MOD_WORD26 RESET_VALUE 0x00000000
	SCME_SCALE_SRS2 BIT[31:16] RW  
	SCME_IFFT_SHIFT_SEL_SRS2 BIT[11:0] RW  

TX_LTE_UPPTS_MOD_WORD27 ADDRESS 0x046C RW
TX_LTE_UPPTS_MOD_WORD27 RESET_VALUE 0x00000000
	SCME_SCALE_SRS3 BIT[31:16] RW  
	SCME_IFFT_SHIFT_SEL_SRS3 BIT[11:0] RW  

TX_LTE_UPPTS_MOD_WORD28 ADDRESS 0x0470 RW
TX_LTE_UPPTS_MOD_WORD28 RESET_VALUE 0x00000000
	SCME_SCALE_SRS4 BIT[31:16] RW  
	SCME_IFFT_SHIFT_SEL_SRS4 BIT[11:0] RW  

TX_LTE_UPPTS_MOD_WORD29 ADDRESS 0x0474 RW
TX_LTE_UPPTS_MOD_WORD29 RESET_VALUE 0x00000000
	SCME_SCALE_SRS5 BIT[31:16] RW  
	SCME_IFFT_SHIFT_SEL_SRS5 BIT[11:0] RW  

TX_LTE_PUSCH_MOD_ACK_WORD0 ADDRESS 0x0500 RW
TX_LTE_PUSCH_MOD_ACK_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[25:20] RW  
	ACK_NAK_OPT2 BIT[19:4] RW  
	ACK_NAK_OPT1 BIT[3:2] RW  
	ACK_NAK_OPT0 BIT[1:0] RW  

TX_LTE_PUCCH_MOD_ACK_WORD0 ADDRESS 0x0600 RW
TX_LTE_PUCCH_MOD_ACK_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[27:22] RW  
	ACK_NAK_FMT3_HYP0 BIT[21:2] RW  
	ACK_NAK_HYP0 BIT[1:0] RW  

TX_LTE_PUCCH_MOD_ACK_WORD1 ADDRESS 0x0604 RW
TX_LTE_PUCCH_MOD_ACK_WORD1 RESET_VALUE 0x00000000
	ACK_NAK_FMT3_LENGTH_HYP0 BIT[4:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.RXFE (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.MSS_TOP.MODEM_TOP.RXFE' does not directly contain any register.
----------------------------------------------------------------------------------------

rxfe MODULE OFFSET=MSS_TOP+0x00360000 MAX=MSS_TOP+0x0037FFFF APRE= SPRE=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.RXFE.RXFE_TOP_CFG (level 4)
----------------------------------------------------------------------------------------
rxfe_top_cfg MODULE OFFSET=MSS_TOP+0x00360000 MAX=MSS_TOP+0x00360FFF APRE= SPRE=

RXFE_ENABLE ADDRESS 0x0000 RW
RXFE_ENABLE RESET_VALUE 0x00000000
	TEMP BIT[1] RW  
	ENABLE BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_ADCa_LOGIC_CFG(a):(0)-(0) ARRAY 0x00000004+0x4*a
RXFE_ADC0_LOGIC_CFG ADDRESS 0x0004 RW
RXFE_ADC0_LOGIC_CFG RESET_VALUE 0x00000000
	PACK4_EN BIT[0] RW  
		PACK4_DISABLED VALUE 0x0
		PACK4_ENABLED VALUE 0x1

RXFE_WBw_ADCMUX_CFG(w):(0)-(0) ARRAY 0x00000018+0x4*w
RXFE_WB0_ADCMUX_CFG ADDRESS 0x0018 RW
RXFE_WB0_ADCMUX_CFG RESET_VALUE 0x00000000
	ADC_SEL BIT[0] RW  
		ADC0 VALUE 0x0
		RESERVED VALUE 0x1

RXFE_NBn_WBMUX_CFG(n):(0)-(1) ARRAY 0x0000002C+0x4*n
RXFE_NB0_WBMUX_CFG ADDRESS 0x002C RW
RXFE_NB0_WBMUX_CFG RESET_VALUE 0x00000000
	WB_SEL BIT[0] RW  
		WB0 VALUE 0x0

RXFE_TOP_STATUS ADDRESS 0x004C R
RXFE_TOP_STATUS RESET_VALUE 0x00000000
	NB1_ACTIVE BIT[8] R  
	NB0_ACTIVE BIT[7] R  
		INACTIVE VALUE 0x0
		ACTIVE VALUE 0x1
	WB0_ACTIVE BIT[2] R  
		INACTIVE VALUE 0x0
		ACTIVE VALUE 0x1
	RXFE_BRIDGE_CLK_ON BIT[1] R  
	RXFE_CORE_CLK_ON BIT[0] R  

RXFE_RFIF_UPDATE_CMD ADDRESS 0x0050 C
RXFE_RFIF_UPDATE_CMD RESET_VALUE 0x00000000
	RFIF_0_UPDATED BIT[0] W  

RXFE_TOP_SPARE_REG ADDRESS 0x0084 RW
RXFE_TOP_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[31:0] RW  

RXFE_DBG_ENABLES ADDRESS 0x0090 RW
RXFE_DBG_ENABLES RESET_VALUE 0x00000000
	NB1_DBG_ENABLE BIT[6] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	NB0_DBG_ENABLE BIT[5] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	WB0_DBG_ENABLE BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_DBG_PROBE_CTL ADDRESS 0x0094 RW
RXFE_DBG_PROBE_CTL RESET_VALUE 0x00000000
	NB1_DBG_POINT_SEL BIT[9:8] RW  
		NB_DBG0 VALUE 0x0
		NB_DBG1 VALUE 0x1
		NB_DBG2 VALUE 0x2
		NB_DBG3 VALUE 0x3
	NB0_DBG_POINT_SEL BIT[7:6] RW  
		NB_DBG0 VALUE 0x0
		NB_DBG1 VALUE 0x1
		NB_DBG2 VALUE 0x2
		NB_DBG3 VALUE 0x3
	WB0_DBG_POINT_SEL BIT[2:0] RW  
		WB_DBG0 VALUE 0x0
		WB_DBG1 VALUE 0x1
		WB_DBG2 VALUE 0x2
		WB_DBG3 VALUE 0x3
		WB_DBG4 VALUE 0x4
		WB_DBG5 VALUE 0x5
		WB_DBG6 VALUE 0x6

RXFE_DBG_CMD ADDRESS 0x0098 C
RXFE_DBG_CMD RESET_VALUE 0x00000000
	STOP_IMM_TRIG_WTR1 BIT[9] W  
	STOP_IMM_TRIG_WTR0 BIT[8] W  
	START_IMM_TRIG_WTR1 BIT[1] W  
	START_IMM_TRIG_WTR0 BIT[0] W  

RXFE_PBS_CFG ADDRESS 0x009C RW
RXFE_PBS_CFG RESET_VALUE 0x00000080
	PBS_WIDE32_WORD_EN BIT[10] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PBS_WIDE_WORD_EN BIT[9] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PBS_FULL_MARK BIT[8:4] RW  
	PBS_SAMPX_SEL BIT[3:1] RW  
		VSRC_RATE VALUE 0x0
		VSRC_DIV_2_RATE VALUE 0x1
		VSRC_DIV_4_RATE VALUE 0x2
		VSRC_DIV_8_RATE VALUE 0x3
		VSRC_DIV_16_RATE VALUE 0x4
	PBS_EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.RXFE.RXFE_WB_WB0 (level 4)
----------------------------------------------------------------------------------------
rxfe_wb_wb0 MODULE OFFSET=MSS_TOP+0x00364000 MAX=MSS_TOP+0x00364FFF APRE= APOST=_WB0 SPRE= SPOST=_WB0

RXFE_WB_TOP_CTL ADDRESS 0x0000 RW
RXFE_WB_TOP_CTL RESET_VALUE 0x00000000
	REGULATOR_BYPASS BIT[7] RW  
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	CAPT_ON_TRIG BIT[6] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	LOAD_ON_TRIG BIT[5] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	STSP_ON_TRIG BIT[4:3] RW  
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	TRIG_SRC_SEL BIT[2] RW  
		SEL_SWI VALUE 0x0
		SEL_STMR VALUE 0x1
	CLEAR BIT[1] RW  
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_TOP_CMD ADDRESS 0x0004 C
RXFE_WB_TOP_CMD RESET_VALUE 0x00000000
	WB_STOPGATE_IMM_TRIG BIT[2] W  
	WB_STOPGATE_ARM BIT[1] W  
	SWI_STMR_TRIG BIT[0] W  

RXFE_WB_TOP_STATUS ADDRESS 0x0008 R
RXFE_WB_TOP_STATUS RESET_VALUE 0x00000000
	WB_GATE_OPEN BIT[2] R  
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	WB_STOPGATE_TRIGGERED BIT[1] R  
	WB_STOPGATE_ARMED BIT[0] R  

RXFE_WB_STOPGATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_WB_STOPGATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_WB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_WB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	IQMC_UPDT_ARMED BIT[26] R  
	IQMC_UPDT_TRIGGERED BIT[25] R  
	IQMC_UPDATED BIT[24] R  
	WBDC_UPDT_ARMED BIT[14] R  
	WBDC_UPDT_TRIGGERED BIT[13] R  
	WBDC_UPDATED BIT[12] R  
	WBDC_START_ARMED BIT[11] R  
	WBDC_START_TRIGGERED BIT[10] R  
	WBDC_STARTED BIT[9] R  
	WBDC_STOP_ARMED BIT[8] R  
	WBDC_STOP_TRIGGERED BIT[7] R  
	WBDC_STOPPED BIT[6] R  
	WBPWR_START_ARMED BIT[5] R  
	WBPWR_START_TRIGGERED BIT[4] R  
	WBPWR_STARTED BIT[3] R  
	WBPWR_STOP_ARMED BIT[2] R  
	WBPWR_STOP_TRIGGERED BIT[1] R  
	WBPWR_STOPPED BIT[0] R  

RXFE_WB_WBPWR_CFG ADDRESS 0x0018 RW
RXFE_WB_WBPWR_CFG RESET_VALUE 0x00000000
	DEC_FACTOR BIT[4:2] RW  
		DEC_BY_1 VALUE 0x0
		DEC_BY_2 VALUE 0x1
		DEC_BY_4 VALUE 0x2
		DEC_BY_8 VALUE 0x3
		DEC_BY_16 VALUE 0x4
	START_ALWAYS_ARMED BIT[1] RW  
		NOT_ALWAYS_ARMED VALUE 0x0
		ALWAYS_ARMED VALUE 0x1
	ENABLE BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CMD ADDRESS 0x001C C
RXFE_WB_WBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5] W  
	MAX_CLR BIT[4] W  
	START_IMM_TRIG BIT[3] W  
	START_ARM BIT[2] W  
	STOP_IMM_TRIG BIT[1] W  
	STOP_ARM BIT[0] W  

RXFE_WB_WBPWR_START_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_WB_WBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_WB_WBPWR_START_MASK ADDRESS 0x0024 RW
RXFE_WB_WBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0] RW  

RXFE_WB_WBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0028 RW
RXFE_WB_WBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_WB_WBPWR_FINAL_ACC ADDRESS 0x002C R
RXFE_WB_WBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0] R  

RXFE_WB_WBPWR_CURR_ACC ADDRESS 0x0030 R
RXFE_WB_WBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0] R  

RXFE_WB_WBPWR_MAX_ACC ADDRESS 0x0034 R
RXFE_WB_WBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0] R  

RXFE_WB_WBDC_CFG ADDRESS 0x0038 RW
RXFE_WB_WBDC_CFG RESET_VALUE 0x00000000
	LSHIFT_UPDATE_DELAY BIT[25:14] RW  
	LSHIFT_RFIFUPD_MODE_EN BIT[13] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EST2_LEFT_SHIFT BIT[12:9] RW  
	EST1_LEFT_SHIFT BIT[8:5] RW  
	EST1_BYPASS BIT[4] RW  
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	OVRD_ENABLE BIT[3] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ACC_UPDATE_MODE BIT[2] RW  
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DC_CAN_BYPASS BIT[1] RW  
		NO_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	ENABLE BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBDC_CMD ADDRESS 0x003C C
RXFE_WB_WBDC_CMD RESET_VALUE 0x00000000
	LSHIFT_UPDT_CMD BIT[7] W  
	ACC_CLR BIT[6] W  
	ACC_UPDT_IMM_TRIG BIT[5] W  
	ACC_UPDT_ARM BIT[4] W  
	START_IMM_TRIG BIT[3] W  
	START_ARM BIT[2] W  
	STOP_IMM_TRIG BIT[1] W  
	STOP_ARM BIT[0] W  

RXFE_WB_WBDC_START_ACTION_SAMPLE ADDRESS 0x0040 RW
RXFE_WB_WBDC_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_WB_WBDC_STOP_ACTION_SAMPLE ADDRESS 0x0044 RW
RXFE_WB_WBDC_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE ADDRESS 0x0048 RW
RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_WB_WBDC_UPDATE_DELAY ADDRESS 0x004C RW
RXFE_WB_WBDC_UPDATE_DELAY RESET_VALUE 0x00000000
	DELAY_VALUE BIT[9:0] RW  

RXFE_WB_WBDC_OVRD_I ADDRESS 0x0050 RW
RXFE_WB_WBDC_OVRD_I RESET_VALUE 0x00000000
	OVRD_I BIT[17:0] RW  

RXFE_WB_WBDC_OVRD_Q ADDRESS 0x0054 RW
RXFE_WB_WBDC_OVRD_Q RESET_VALUE 0x00000000
	OVRD_Q BIT[17:0] RW  

RXFE_WB_WBDC_EST1_CURR_I ADDRESS 0x0058 R
RXFE_WB_WBDC_EST1_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0] R  

RXFE_WB_WBDC_EST1_CURR_Q ADDRESS 0x005C R
RXFE_WB_WBDC_EST1_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0] R  

RXFE_WB_WBDC_EST1_PREV_I ADDRESS 0x0060 R
RXFE_WB_WBDC_EST1_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0] R  

RXFE_WB_WBDC_EST1_PREV_Q ADDRESS 0x0064 R
RXFE_WB_WBDC_EST1_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0] R  

RXFE_WB_WBDC_EST1_LOAD_I ADDRESS 0x0068 RW
RXFE_WB_WBDC_EST1_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0] RW  

RXFE_WB_WBDC_EST1_LOAD_Q ADDRESS 0x006C RW
RXFE_WB_WBDC_EST1_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0] RW  

RXFE_WB_WBDC_EST2_CURR_I ADDRESS 0x0070 R
RXFE_WB_WBDC_EST2_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0] R  

RXFE_WB_WBDC_EST2_CURR_Q ADDRESS 0x0074 R
RXFE_WB_WBDC_EST2_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0] R  

RXFE_WB_WBDC_EST2_PREV_I ADDRESS 0x0078 R
RXFE_WB_WBDC_EST2_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0] R  

RXFE_WB_WBDC_EST2_PREV_Q ADDRESS 0x007C R
RXFE_WB_WBDC_EST2_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0] R  

RXFE_WB_WBDC_EST2_LOAD_I ADDRESS 0x0080 RW
RXFE_WB_WBDC_EST2_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0] RW  

RXFE_WB_WBDC_EST2_LOAD_Q ADDRESS 0x0084 RW
RXFE_WB_WBDC_EST2_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0] RW  

RXFE_WB_VSRC_CFG ADDRESS 0x0088 RW
RXFE_WB_VSRC_CFG RESET_VALUE 0x00000000
	SINC3_EN BIT[21] RW  
		SINC2_ENABLED VALUE 0x0
		SINC3_ENABLED VALUE 0x1
	T1BYT2 BIT[20:14] RW  
	TIMING_OFFSET BIT[13:0] RW  

RXFE_WB_VSRC_T2BYT1M1 ADDRESS 0x008C RW
RXFE_WB_VSRC_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0] RW  

RXFE_WB_VSRC_CMD ADDRESS 0x0090 C
RXFE_WB_VSRC_CMD RESET_VALUE 0x00000000
	IMM_SNAPSHOT BIT[4] W  
	SCTR_LOAD BIT[3] W  
	APPLY_TIMING_OFFSET BIT[2] W  
	VSRC_UPDT_IMM_TRIG BIT[1] W  
	VSRC_UPDT_ARM BIT[0] W  

RXFE_WB_VSRC_STATUS ADDRESS 0x0094 R
RXFE_WB_VSRC_STATUS RESET_VALUE 0x00000000
	VSRC_UPDATED BIT[2] R  
	VSRC_UPDT_TRIGGERED BIT[1] R  
	VSRC_UPDT_ARMED BIT[0] R  

RXFE_WB_VSRC_UPDT_ACTION_SAMPLE ADDRESS 0x0098 RW
RXFE_WB_VSRC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_WB_VSRC_CURR_T1BYT2 ADDRESS 0x009C R
RXFE_WB_VSRC_CURR_T1BYT2 RESET_VALUE 0x00000000
	T1BYT2 BIT[6:0] R  

RXFE_WB_VSRC_CURR_T2BYT1M1 ADDRESS 0x00A0 R
RXFE_WB_VSRC_CURR_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0] R  

RXFE_WB_VSRC_SCTR_LOAD_VALUE ADDRESS 0x00A4 RW
RXFE_WB_VSRC_SCTR_LOAD_VALUE RESET_VALUE 0x00000000
	SCTR BIT[31:0] RW  

RXFE_WB_VSRC_SCTR_WA ADDRESS 0x00A8 RW
RXFE_WB_VSRC_SCTR_WA RESET_VALUE 0x00000000
	WA_COUNT BIT[31:0] RW  

RXFE_WB_VSRC_SCTR_SNAPSHOT ADDRESS 0x00AC R
RXFE_WB_VSRC_SCTR_SNAPSHOT RESET_VALUE 0x00000000
	SCTR_SNAPSHOT BIT[31:0] R  

RXFE_WB_VSRC_ACC_SNAPSHOT ADDRESS 0x00B0 R
RXFE_WB_VSRC_ACC_SNAPSHOT RESET_VALUE 0x00000000
	ACC_SNAPSHOT BIT[31:0] R  

RXFE_WB_DEC_FILT_CFG ADDRESS 0x00B4 RW
RXFE_WB_DEC_FILT_CFG RESET_VALUE 0x00000000
	DEC3_MODE BIT[5:4] RW  
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR2_HB VALUE 0x3
	DEC2_MODE BIT[3:2] RW  
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_FIR4 VALUE 0x3
	DEC1_MODE BIT[1:0] RW  
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_RSRV VALUE 0x3

RXFE_WB_IQMC_CFG0 ADDRESS 0x00B8 RW
RXFE_WB_IQMC_CFG0 RESET_VALUE 0x00000000
	BYPASS BIT[11] RW  
		NOT_BYPASED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10] RW  
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0] RW  

RXFE_WB_IQMC_CFG1 ADDRESS 0x00BC RW
RXFE_WB_IQMC_CFG1 RESET_VALUE 0x00000000
	B BIT[25:13] RW  
	A BIT[12:0] RW  

RXFE_WB_IQMC_CURR_VALS ADDRESS 0x00C0 R
RXFE_WB_IQMC_CURR_VALS RESET_VALUE 0x00000000
	B BIT[25:13] R  
	A BIT[12:0] R  

RXFE_WB_IQMC_UPDT_CMD ADDRESS 0x00C4 C
RXFE_WB_IQMC_UPDT_CMD RESET_VALUE 0x00000000
	UPDATE_IMM_TRIG BIT[1] W  
	UPDATE_ARM BIT[0] W  

RXFE_WB_IQMC_UPDT_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_WB_IQMC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_WB_NOTCH_FILTn_CFG0(n):(0)-(0) ARRAY 0x000000CC+0x8*n
RXFE_WB_NOTCH_FILT0_CFG0 ADDRESS 0x00CC RW
RXFE_WB_NOTCH_FILT0_CFG0 RESET_VALUE 0x00000000
	LEFT_SHIFT BIT[21:18] RW  
	PHASE_INCR_REAL BIT[17:0] RW  

RXFE_WB_NOTCH_FILTn_CFG1(n):(0)-(0) ARRAY 0x000000D0+0x8*n
RXFE_WB_NOTCH_FILT0_CFG1 ADDRESS 0x00D0 RW
RXFE_WB_NOTCH_FILT0_CFG1 RESET_VALUE 0x00000000
	PHASE_INCR_IMAG BIT[17:0] RW  

RXFE_WB_NOTCH_FILT012_CFG ADDRESS 0x00E4 RW
RXFE_WB_NOTCH_FILT012_CFG RESET_VALUE 0x00000000
	FILT0_ENABLE BIT[0] RW  
		F0_DISABLED VALUE 0x0
		F0_ENABLED VALUE 0x1

RXFE_WB_SPARE_REG ADDRESS 0x00E8 RW
RXFE_WB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_15_0 BIT[15:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.RXFE.RXFE_NB_NB0 (level 4)
----------------------------------------------------------------------------------------
rxfe_nb_nb0 MODULE OFFSET=MSS_TOP+0x00370000 MAX=MSS_TOP+0x00370FFF APRE= APOST=_NB0 SPRE= SPOST=_NB0

RXFE_NB_TOP_CTL ADDRESS 0x0000 RW
RXFE_NB_TOP_CTL RESET_VALUE 0x00000000
	STSP_ON_TRIG BIT[3:2] RW  
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	CLEAR BIT[1] RW  
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_GATE_CMD ADDRESS 0x0004 C
RXFE_NB_GATE_CMD RESET_VALUE 0x00000000
	IMM_TRIG BIT[1] W  
	ARM BIT[0] W  

RXFE_NB_GATE_STATUS ADDRESS 0x0008 R
RXFE_NB_GATE_STATUS RESET_VALUE 0x00000000
	OPEN BIT[2] R  
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	TRIGGERED BIT[1] R  
	ARMED BIT[0] R  

RXFE_NB_GATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_NB_GATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_NB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_NB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	CSR_FREQ_UPDATE_ARMED BIT[11] R  
	CSR_FREQ_UPDATE_TRIGGERED BIT[10] R  
	CSR_FREQ_UPDATED BIT[9] R  
	CSR_PHASE_UPDATE_ARMED BIT[8] R  
	CSR_PHASE_UPDATE_TRIGGERED BIT[7] R  
	CSR_PHASE_UPDATED BIT[6] R  
	NBPWR_START_ARMED BIT[5] R  
	NBPWR_START_TRIGGERED BIT[4] R  
	NBPWR_STARTED BIT[3] R  
	NBPWR_STOP_ARMED BIT[2] R  
	NBPWR_STOP_TRIGGERED BIT[1] R  
	NBPWR_STOPPED BIT[0] R  

RXFE_NB_CSR_CFG ADDRESS 0x0014 RW
RXFE_NB_CSR_CFG RESET_VALUE 0x00000000
	RESRVED_15_13 BIT[15:13] RW  
	LOCATION BIT[12] RW  
		FRONT_OF_NB VALUE 0x0
		AFTER_NBDC VALUE 0x1
	BYPASS BIT[11] RW  
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10] RW  
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0] RW  

RXFE_NB_CSR_CMD ADDRESS 0x0018 C
RXFE_NB_CSR_CMD RESET_VALUE 0x00000000
	PHASE_ACCUM_CLR BIT[4] W  
	FREQUPD_IMM_TRIG BIT[3] W  
	FREQUPD_ARM BIT[2] W  
	PHASEUPD_IMM_TRIG BIT[1] W  
	PHASEUPD_ARM BIT[0] W  

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE ADDRESS 0x001C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_NB_CSR_PHASE_OFFSET ADDRESS 0x0024 RW
RXFE_NB_CSR_PHASE_OFFSET RESET_VALUE 0x00000000
	CSR_PHASE_OFFSET BIT[9:0] RW  

RXFE_NB_CSR_FREQ_OFFSET ADDRESS 0x0028 RW
RXFE_NB_CSR_FREQ_OFFSET RESET_VALUE 0x00000000
	CSR_FREQ_OFFSET BIT[28:0] RW  

RXFE_NB_CSR_CURR_PHASE_OFFSET ADDRESS 0x002C R
RXFE_NB_CSR_CURR_PHASE_OFFSET RESET_VALUE 0x00000000
	CURR_PHASE_OFFSET BIT[9:0] R  

RXFE_NB_CSR_CURR_FREQ_OFFSET ADDRESS 0x0030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET RESET_VALUE 0x00000000
	CURR_FREQ_OFFSET BIT[28:0] R  

RXFE_NB_FILTERS_CFG ADDRESS 0x0034 RW
RXFE_NB_FILTERS_CFG RESET_VALUE 0x00000000
	NBDC_COMP_EN BIT[18] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ICI_TRUNC_BITS BIT[17:15] RW  
	ICI_LENGTH BIT[14:11] RW  
	ICI_BYPASS BIT[10] RW  
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	DEC7_DS2_DIS BIT[7] RW  
		DS2_EN VALUE 0x0
		DS2_BYPASS VALUE 0x1
	DEC7_MODE BIT[6:5] RW  
		MODE_BYPASS VALUE 0x0
		MODE_NQHB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR1NQHB VALUE 0x3
	DEC6_MODE BIT[4:3] RW  
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR2HB VALUE 0x2
		MODE_FIR2HB2 VALUE 0x3
	DEC4_MODE BIT[1:0] RW  
		MODE_BYPASS VALUE 0x0
		MODE_FIR3 VALUE 0x1
		MODE_FIR5 VALUE 0x2
		MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc(c):(0)-(10) ARRAY 0x0000003C+0x4*c
RXFE_NB_ICI_COEF0 ADDRESS 0x003C RW
RXFE_NB_ICI_COEF0 RESET_VALUE 0x00000000
	Q BIT[19:10] RW  
	I BIT[9:0] RW  

RXFE_NB_NBDC_COMPVAL_I ADDRESS 0x006C RW
RXFE_NB_NBDC_COMPVAL_I RESET_VALUE 0x00000000
	COMPVAL_I BIT[17:0] RW  

RXFE_NB_NBDC_COMPVAL_Q ADDRESS 0x0070 RW
RXFE_NB_NBDC_COMPVAL_Q RESET_VALUE 0x00000000
	COMPVAL_Q BIT[17:0] RW  

RXFE_NB_NBPWR_CFG ADDRESS 0x0074 RW
RXFE_NB_NBPWR_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[5:3] RW  
		RND_14_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
		RND_10_LSB VALUE 0x2
		RND_8_LSB VALUE 0x3
		RND_6_LSB VALUE 0x4
	START_ALWAYS_ARMED BIT[1] RW  
	ENABLE BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD ADDRESS 0x0078 C
RXFE_NB_NBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5] W  
	MAX_CLR BIT[4] W  
	START_IMM_TRIG BIT[3] W  
	START_ARM BIT[2] W  
	STOP_IMM_TRIG BIT[1] W  
	STOP_ARM BIT[0] W  

RXFE_NB_NBPWR_START_ACTION_SAMPLE ADDRESS 0x007C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_NB_NBPWR_START_MASK ADDRESS 0x0080 RW
RXFE_NB_NBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0] RW  

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_NB_NBPWR_FINAL_ACC ADDRESS 0x0088 R
RXFE_NB_NBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0] R  

RXFE_NB_NBPWR_CURR_ACC ADDRESS 0x008C R
RXFE_NB_NBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0] R  

RXFE_NB_NBPWR_MAX_ACC ADDRESS 0x0090 R
RXFE_NB_NBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0] R  

RXFE_NB_FINAL_BITWIDTHS_CFG ADDRESS 0x00AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[10] RW  
		RND_10_LSB VALUE 0x0
		RND_2_LSB VALUE 0x1
	ROUND_SAT_ENABLE BIT[9:8] RW  
		DISABLED VALUE 0x0
		ENABLE_ROUND VALUE 0x1
		ENABLE_SAT VALUE 0x2
	TRUNC_BITS BIT[7:4] RW  
	PCFL_FORMAT_SEL BIT[3:1] RW  
		PCFL_10_4 VALUE 0x0
		PCFL_12_4 VALUE 0x1
		PCFL_16_4 VALUE 0x2
		PCFL_20_4 VALUE 0x3
		PCFL_24_4 VALUE 0x4
	PCFL_BYPASS_N BIT[0] RW  
		BYPASSED VALUE 0x0
		NOT_BYPASSED VALUE 0x1

RXFE_NB_FINAL_SWAP ADDRESS 0x00DC RW
RXFE_NB_FINAL_SWAP RESET_VALUE 0x00000000
	SWAP_IQ BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_WTR_CFG ADDRESS 0x00B0 RW
RXFE_NB_WTR_CFG RESET_VALUE 0x00000000
	THRES_OR_LAST_ADDR BIT[17:2] RW  
	USE_THRES_ADDR BIT[1] RW  
		DONT_USE VALUE 0x0
		USE VALUE 0x1
	MODE BIT[0] RW  
		FUNC_MODE VALUE 0x0
		DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG ADDRESS 0x00B4 RW
RXFE_NB_WTR_FUNC_CFG RESET_VALUE 0x00000000
	DS_BY_2 BIT[24] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OFFSET BIT[22:7] RW  
	BUFF_SIZE_P5 BIT[6:5] RW  
	BUFF_SIZE_P3 BIT[4] RW  
	BUFF_SIZE_P2 BIT[3:0] RW  

RXFE_NB_WTR_DBG_CFG0 ADDRESS 0x00B8 RW
RXFE_NB_WTR_DBG_CFG0 RESET_VALUE 0x00000000
	USE_FUNC_DATA BIT[6] RW  
	STOP_MODE BIT[5] RW  
		START_STOP VALUE 0x0
		START_END_ADDR VALUE 0x1
	MCTR_SEL BIT[3] RW  
		SEL_WB0 VALUE 0x0
	HL_SEL BIT[2] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	INPUT_SEL BIT[1:0] RW  

RXFE_NB_WTR_DBG_CFG1 ADDRESS 0x00BC RW
RXFE_NB_WTR_DBG_CFG1 RESET_VALUE 0x00000000
	WA_ADDR BIT[31:16] RW  
	INIT_ADDR BIT[15:0] RW  

RXFE_NB_WTR_CMD ADDRESS 0x00C0 C
RXFE_NB_WTR_CMD RESET_VALUE 0x00000000
	CLEAR_LA_DONE BIT[3] W  
	RESEVED_BIT_3 BIT[2] W  
	STOP_ARM BIT[1] W  
	START_ARM BIT[0] W  

RXFE_NB_WTR_START_ACTION_SAMPLE ADDRESS 0x00C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_NB_WTR_STOP_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_NB_WTR_STATUS ADDRESS 0x00D0 R
RXFE_NB_WTR_STATUS RESET_VALUE 0x00000000
	LA_DONE BIT[6] R  
	STOPPED BIT[5] R  
	STOP_TRIGGERED BIT[4] R  
	STOP_ARMED BIT[3] R  
	STARTED BIT[2] R  
	START_TRIGGERED BIT[1] R  
	START_ARMED BIT[0] R  

RXFE_NB_WTR_ADDR_SNAPSHOT ADDRESS 0x00D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT RESET_VALUE 0x00000000
	SNAPSHOT BIT[15:0] R  

RXFE_NB_SPARE_REG ADDRESS 0x00D8 RW
RXFE_NB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[15:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.RXFE.RXFE_NB_NB1 (level 4)
----------------------------------------------------------------------------------------
rxfe_nb_nb1 MODULE OFFSET=MSS_TOP+0x00371000 MAX=MSS_TOP+0x00371FFF APRE= APOST=_NB1 SPRE= SPOST=_NB1

RXFE_NB_TOP_CTL ADDRESS 0x0000 RW
RXFE_NB_TOP_CTL RESET_VALUE 0x00000000
	STSP_ON_TRIG BIT[3:2] RW  
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	CLEAR BIT[1] RW  
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_GATE_CMD ADDRESS 0x0004 C
RXFE_NB_GATE_CMD RESET_VALUE 0x00000000
	IMM_TRIG BIT[1] W  
	ARM BIT[0] W  

RXFE_NB_GATE_STATUS ADDRESS 0x0008 R
RXFE_NB_GATE_STATUS RESET_VALUE 0x00000000
	OPEN BIT[2] R  
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	TRIGGERED BIT[1] R  
	ARMED BIT[0] R  

RXFE_NB_GATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_NB_GATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_NB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_NB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	CSR_FREQ_UPDATE_ARMED BIT[11] R  
	CSR_FREQ_UPDATE_TRIGGERED BIT[10] R  
	CSR_FREQ_UPDATED BIT[9] R  
	CSR_PHASE_UPDATE_ARMED BIT[8] R  
	CSR_PHASE_UPDATE_TRIGGERED BIT[7] R  
	CSR_PHASE_UPDATED BIT[6] R  
	NBPWR_START_ARMED BIT[5] R  
	NBPWR_START_TRIGGERED BIT[4] R  
	NBPWR_STARTED BIT[3] R  
	NBPWR_STOP_ARMED BIT[2] R  
	NBPWR_STOP_TRIGGERED BIT[1] R  
	NBPWR_STOPPED BIT[0] R  

RXFE_NB_CSR_CFG ADDRESS 0x0014 RW
RXFE_NB_CSR_CFG RESET_VALUE 0x00000000
	RESRVED_15_13 BIT[15:13] RW  
	LOCATION BIT[12] RW  
		FRONT_OF_NB VALUE 0x0
		AFTER_NBDC VALUE 0x1
	BYPASS BIT[11] RW  
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10] RW  
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0] RW  

RXFE_NB_CSR_CMD ADDRESS 0x0018 C
RXFE_NB_CSR_CMD RESET_VALUE 0x00000000
	PHASE_ACCUM_CLR BIT[4] W  
	FREQUPD_IMM_TRIG BIT[3] W  
	FREQUPD_ARM BIT[2] W  
	PHASEUPD_IMM_TRIG BIT[1] W  
	PHASEUPD_ARM BIT[0] W  

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE ADDRESS 0x001C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_NB_CSR_PHASE_OFFSET ADDRESS 0x0024 RW
RXFE_NB_CSR_PHASE_OFFSET RESET_VALUE 0x00000000
	CSR_PHASE_OFFSET BIT[9:0] RW  

RXFE_NB_CSR_FREQ_OFFSET ADDRESS 0x0028 RW
RXFE_NB_CSR_FREQ_OFFSET RESET_VALUE 0x00000000
	CSR_FREQ_OFFSET BIT[28:0] RW  

RXFE_NB_CSR_CURR_PHASE_OFFSET ADDRESS 0x002C R
RXFE_NB_CSR_CURR_PHASE_OFFSET RESET_VALUE 0x00000000
	CURR_PHASE_OFFSET BIT[9:0] R  

RXFE_NB_CSR_CURR_FREQ_OFFSET ADDRESS 0x0030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET RESET_VALUE 0x00000000
	CURR_FREQ_OFFSET BIT[28:0] R  

RXFE_NB_FILTERS_CFG ADDRESS 0x0034 RW
RXFE_NB_FILTERS_CFG RESET_VALUE 0x00000000
	NBDC_COMP_EN BIT[18] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ICI_TRUNC_BITS BIT[17:15] RW  
	ICI_LENGTH BIT[14:11] RW  
	ICI_BYPASS BIT[10] RW  
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	DEC7_DS2_DIS BIT[7] RW  
		DS2_EN VALUE 0x0
		DS2_BYPASS VALUE 0x1
	DEC7_MODE BIT[6:5] RW  
		MODE_BYPASS VALUE 0x0
		MODE_NQHB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR1NQHB VALUE 0x3
	DEC6_MODE BIT[4:3] RW  
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR2HB VALUE 0x2
		MODE_FIR2HB2 VALUE 0x3
	DEC4_MODE BIT[1:0] RW  
		MODE_BYPASS VALUE 0x0
		MODE_FIR3 VALUE 0x1
		MODE_FIR5 VALUE 0x2
		MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc(c):(0)-(10) ARRAY 0x0000003C+0x4*c
RXFE_NB_ICI_COEF0 ADDRESS 0x003C RW
RXFE_NB_ICI_COEF0 RESET_VALUE 0x00000000
	Q BIT[19:10] RW  
	I BIT[9:0] RW  

RXFE_NB_NBDC_COMPVAL_I ADDRESS 0x006C RW
RXFE_NB_NBDC_COMPVAL_I RESET_VALUE 0x00000000
	COMPVAL_I BIT[17:0] RW  

RXFE_NB_NBDC_COMPVAL_Q ADDRESS 0x0070 RW
RXFE_NB_NBDC_COMPVAL_Q RESET_VALUE 0x00000000
	COMPVAL_Q BIT[17:0] RW  

RXFE_NB_NBPWR_CFG ADDRESS 0x0074 RW
RXFE_NB_NBPWR_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[5:3] RW  
		RND_14_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
		RND_10_LSB VALUE 0x2
		RND_8_LSB VALUE 0x3
		RND_6_LSB VALUE 0x4
	START_ALWAYS_ARMED BIT[1] RW  
	ENABLE BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD ADDRESS 0x0078 C
RXFE_NB_NBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5] W  
	MAX_CLR BIT[4] W  
	START_IMM_TRIG BIT[3] W  
	START_ARM BIT[2] W  
	STOP_IMM_TRIG BIT[1] W  
	STOP_ARM BIT[0] W  

RXFE_NB_NBPWR_START_ACTION_SAMPLE ADDRESS 0x007C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_NB_NBPWR_START_MASK ADDRESS 0x0080 RW
RXFE_NB_NBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0] RW  

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_NB_NBPWR_FINAL_ACC ADDRESS 0x0088 R
RXFE_NB_NBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0] R  

RXFE_NB_NBPWR_CURR_ACC ADDRESS 0x008C R
RXFE_NB_NBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0] R  

RXFE_NB_NBPWR_MAX_ACC ADDRESS 0x0090 R
RXFE_NB_NBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0] R  

RXFE_NB_FINAL_BITWIDTHS_CFG ADDRESS 0x00AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[10] RW  
		RND_10_LSB VALUE 0x0
		RND_2_LSB VALUE 0x1
	ROUND_SAT_ENABLE BIT[9:8] RW  
		DISABLED VALUE 0x0
		ENABLE_ROUND VALUE 0x1
		ENABLE_SAT VALUE 0x2
	TRUNC_BITS BIT[7:4] RW  
	PCFL_FORMAT_SEL BIT[3:1] RW  
		PCFL_10_4 VALUE 0x0
		PCFL_12_4 VALUE 0x1
		PCFL_16_4 VALUE 0x2
		PCFL_20_4 VALUE 0x3
		PCFL_24_4 VALUE 0x4
	PCFL_BYPASS_N BIT[0] RW  
		BYPASSED VALUE 0x0
		NOT_BYPASSED VALUE 0x1

RXFE_NB_FINAL_SWAP ADDRESS 0x00DC RW
RXFE_NB_FINAL_SWAP RESET_VALUE 0x00000000
	SWAP_IQ BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_WTR_CFG ADDRESS 0x00B0 RW
RXFE_NB_WTR_CFG RESET_VALUE 0x00000000
	THRES_OR_LAST_ADDR BIT[17:2] RW  
	USE_THRES_ADDR BIT[1] RW  
		DONT_USE VALUE 0x0
		USE VALUE 0x1
	MODE BIT[0] RW  
		FUNC_MODE VALUE 0x0
		DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG ADDRESS 0x00B4 RW
RXFE_NB_WTR_FUNC_CFG RESET_VALUE 0x00000000
	DS_BY_2 BIT[24] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OFFSET BIT[22:7] RW  
	BUFF_SIZE_P5 BIT[6:5] RW  
	BUFF_SIZE_P3 BIT[4] RW  
	BUFF_SIZE_P2 BIT[3:0] RW  

RXFE_NB_WTR_DBG_CFG0 ADDRESS 0x00B8 RW
RXFE_NB_WTR_DBG_CFG0 RESET_VALUE 0x00000000
	USE_FUNC_DATA BIT[6] RW  
	STOP_MODE BIT[5] RW  
		START_STOP VALUE 0x0
		START_END_ADDR VALUE 0x1
	MCTR_SEL BIT[3] RW  
		SEL_WB0 VALUE 0x0
	HL_SEL BIT[2] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	INPUT_SEL BIT[1:0] RW  

RXFE_NB_WTR_DBG_CFG1 ADDRESS 0x00BC RW
RXFE_NB_WTR_DBG_CFG1 RESET_VALUE 0x00000000
	WA_ADDR BIT[31:16] RW  
	INIT_ADDR BIT[15:0] RW  

RXFE_NB_WTR_CMD ADDRESS 0x00C0 C
RXFE_NB_WTR_CMD RESET_VALUE 0x00000000
	CLEAR_LA_DONE BIT[3] W  
	RESEVED_BIT_3 BIT[2] W  
	STOP_ARM BIT[1] W  
	START_ARM BIT[0] W  

RXFE_NB_WTR_START_ACTION_SAMPLE ADDRESS 0x00C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_NB_WTR_STOP_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0] RW  

RXFE_NB_WTR_STATUS ADDRESS 0x00D0 R
RXFE_NB_WTR_STATUS RESET_VALUE 0x00000000
	LA_DONE BIT[6] R  
	STOPPED BIT[5] R  
	STOP_TRIGGERED BIT[4] R  
	STOP_ARMED BIT[3] R  
	STARTED BIT[2] R  
	START_TRIGGERED BIT[1] R  
	START_ARMED BIT[0] R  

RXFE_NB_WTR_ADDR_SNAPSHOT ADDRESS 0x00D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT RESET_VALUE 0x00000000
	SNAPSHOT BIT[15:0] R  

RXFE_NB_SPARE_REG ADDRESS 0x00D8 RW
RXFE_NB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[15:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.RXFE.RXFE_BRDG (level 4)
----------------------------------------------------------------------------------------
rxfe_brdg MODULE OFFSET=MSS_TOP+0x0037F000 MAX=MSS_TOP+0x0037F0FF APRE= SPRE=

RXFE_WRTRm_CFG0(m):(0)-(1) ARRAY 0x00000000+0x8*m
RXFE_WRTR0_CFG0 ADDRESS 0x0000 RW
RXFE_WRTR0_CFG0 RESET_VALUE 0x0F000000
	BURST_SIZE BIT[29:28] RW  
		SIXTEEN_BEAT VALUE 0x0
		EIGHT_BEAT VALUE 0x1
		FOUR_BEAT VALUE 0x2
		TWO_BEAT VALUE 0x3
	AXI_BUF_THRESH BIT[27:24] RW  
	Q_SIZE BIT[23:20] RW  
		Q_SIZE_8 VALUE 0x4
		Q_SIZE_16 VALUE 0x5
		Q_SIZE_32 VALUE 0x6
		Q_SIZE_6 VALUE 0x8
		Q_SIZE_12 VALUE 0x9
		Q_SIZE_24 VALUE 0xA
		Q_SIZE_10 VALUE 0xC
		Q_SIZE_20 VALUE 0xD
	VBUF_LEN BIT[15:0] RW  

RXFE_WRTRm_CFG1(m):(0)-(1) ARRAY 0x00000004+0x8*m
RXFE_WRTR0_CFG1 ADDRESS 0x0004 RW
RXFE_WRTR0_CFG1 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:0] RW  

RXFE_WRTR_XFER_CTL ADDRESS 0x0040 RW
RXFE_WRTR_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[1:0] RW  

RXFE_BRDG_CTL ADDRESS 0x0044 RW
RXFE_BRDG_CTL RESET_VALUE 0x00000000
	EN_XFER_ERR_EVENT BIT[3] RW  
	EN_BUF_OVF_EVENT BIT[2] RW  
	DIS_CGC_ON_XFER_EN BIT[1] RW  
	EN_DONE_EVENT BIT[0] RW  

RXFE_BRDG_STATUS ADDRESS 0x0048 R
RXFE_BRDG_STATUS RESET_VALUE 0x00000000
	BUF_OVF BIT[17:16] R  
	BRDG_STATUS BIT[1:0] R  

RXFE_BRDG_CLEAR ADDRESS 0x004C RW
RXFE_BRDG_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[1:0] RW  

RXFE_BRDG_ARB_PRI ADDRESS 0x0050 RW
RXFE_BRDG_ARB_PRI RESET_VALUE 0x0000000B
	SLOT_1_PORT BIT[5:3] RW  
	SLOT_0_PORT BIT[2:0] RW  

RXFE_BRDG_AXI_PRI ADDRESS 0x0054 RW
RXFE_BRDG_AXI_PRI RESET_VALUE 0x00000000
	ARB_REQ_PRIORITY BIT[1:0] RW  

RXFE_BRDG_AXI_IDLE_CNTm(m):(0)-(1) ARRAY 0x00000058+0x8*m
RXFE_BRDG_AXI_IDLE_CNT0 ADDRESS 0x0058 RW
RXFE_BRDG_AXI_IDLE_CNT0 RESET_VALUE 0x000107FF
	ENABLE BIT[16] RW  
	IDLE_CNT BIT[15:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.DEMBACK_TOP (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.MSS_TOP.MODEM_TOP.DEMBACK_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

demback_top MODULE OFFSET=MSS_TOP+0x00340000 MAX=MSS_TOP+0x0035FFFF APRE= SPRE=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.DEMBACK_TOP.DEMBACK_COMMON (level 4)
----------------------------------------------------------------------------------------
demback_common MODULE OFFSET=MSS_TOP+0x00340000 MAX=MSS_TOP+0x003400FF APRE= SPRE=

DEMBACK_EN ADDRESS 0x0000 RW
DEMBACK_EN RESET_VALUE 0x00000000
	DEMBACK_EN BIT[0] RW  
		RESET VALUE 0x0
		ENABLE VALUE 0x1

DEMBACK_MODE_SEL ADDRESS 0x0004 RW
DEMBACK_MODE_SEL RESET_VALUE 0x00000000
	MODE_SEL BIT[3:0] RW  
		LTE VALUE 0xD
		IDLE VALUE 0xF

DEMBACK_AHB_ERR ADDRESS 0x0008 R
DEMBACK_AHB_ERR RESET_VALUE 0x00000000
	RD_ERR BIT[18] R  
	WR_ERR BIT[17] R  
	ERR_ADDR BIT[16:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.DEMBACK_TOP.DEMBACK_BRDG (level 4)
----------------------------------------------------------------------------------------
demback_brdg MODULE OFFSET=MSS_TOP+0x00340100 MAX=MSS_TOP+0x003401FF APRE= SPRE=

DEMBACK_RDR0_XFER_CTL ADDRESS 0x0000 RW
DEMBACK_RDR0_XFER_CTL RESET_VALUE 0x00000000
	Q_SIZE BIT[25] RW  
		Q_SIZE_12 VALUE 0x0
		Q_SIZE_16 VALUE 0x1
	XFER_EN BIT[4] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OP_MODE BIT[3:2] RW  
		SEQ_MODE VALUE 0x0
		RAN_MODE VALUE 0x1
		SEQ_STRD_MODE VALUE 0x2
		RAN_STRD_MODE VALUE 0x3
	DATA_MODE BIT[1:0] RW  
		UNARY_MODE VALUE 0x0
		BINARY_MODE VALUE 0x1
		QUATERNARY_MODE VALUE 0x2
		OCTERNARY_MODE VALUE 0x3

DEMBACK_RDR0_CTX0_CFG0 ADDRESS 0x0008 RW
DEMBACK_RDR0_CTX0_CFG0 RESET_VALUE 0x00000000
	BURST_SIZE BIT[29:28] RW  
		BURST_16_BEATS VALUE 0x0
		BURST_8_BEATS VALUE 0x1
		BURST_4_BEATS VALUE 0x2
		BURST_2_BEATS VALUE 0x3
	AXI_BUF_THRESH BIT[27:24] RW  
	VBUF_LEN BIT[17:0] RW  

DEMBACK_RDR0_CTX0_CFG1 ADDRESS 0x000C RW
DEMBACK_RDR0_CTX0_CFG1 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:0] RW  

DEMBACK_RDR0_CTX1_CFG0 ADDRESS 0x0010 RW
DEMBACK_RDR0_CTX1_CFG0 RESET_VALUE 0x00000000
	BURST_SIZE BIT[29:28] RW  
		BURST_16_BEATS VALUE 0x0
		BURST_8_BEATS VALUE 0x1
		BURST_4_BEATS VALUE 0x2
		BURST_2_BEATS VALUE 0x3
	AXI_BUF_THRESH BIT[27:24] RW  
	VBUF_LEN BIT[17:0] RW  

DEMBACK_RDR0_CTX1_CFG1 ADDRESS 0x0014 RW
DEMBACK_RDR0_CTX1_CFG1 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:0] RW  

DEMBACK_RDR0_CTX2_CFG0 ADDRESS 0x0018 RW
DEMBACK_RDR0_CTX2_CFG0 RESET_VALUE 0x00000000
	BURST_SIZE BIT[29:28] RW  
		BURST_16_BEATS VALUE 0x0
		BURST_8_BEATS VALUE 0x1
		BURST_4_BEATS VALUE 0x2
		BURST_2_BEATS VALUE 0x3
	AXI_BUF_THRESH BIT[27:24] RW  
	VBUF_LEN BIT[17:0] RW  

DEMBACK_RDR0_CTX2_CFG1 ADDRESS 0x001C RW
DEMBACK_RDR0_CTX2_CFG1 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:0] RW  

DEMBACK_RDR0_CTX3_CFG0 ADDRESS 0x0020 RW
DEMBACK_RDR0_CTX3_CFG0 RESET_VALUE 0x00000000
	BURST_SIZE BIT[29:28] RW  
		BURST_16_BEATS VALUE 0x0
		BURST_8_BEATS VALUE 0x1
		BURST_4_BEATS VALUE 0x2
		BURST_2_BEATS VALUE 0x3
	AXI_BUF_THRESH BIT[27:24] RW  
	VBUF_LEN BIT[17:0] RW  

DEMBACK_RDR0_CTX3_CFG1 ADDRESS 0x0024 RW
DEMBACK_RDR0_CTX3_CFG1 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:0] RW  

DEMBACK_RDR1_XFER_CTL ADDRESS 0x0048 RW
DEMBACK_RDR1_XFER_CTL RESET_VALUE 0x00000000
	Q_SIZE BIT[25] RW  
		Q_SIZE_12 VALUE 0x0
		Q_SIZE_16 VALUE 0x1
	XFER_EN BIT[4] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OP_MODE BIT[3:2] RW  
		SEQ_MODE VALUE 0x0
		RAN_MODE VALUE 0x1
		SEQ_STRD_MODE VALUE 0x2
		RAN_STRD_MODE VALUE 0x3
	DATA_MODE BIT[1:0] RW  
		UNARY_MODE VALUE 0x0
		BINARY_MODE VALUE 0x1
		QUATERNARY_MODE VALUE 0x2
		OCTERNARY_MODE VALUE 0x3

DEMBACK_RDR1_CFG0 ADDRESS 0x004C RW
DEMBACK_RDR1_CFG0 RESET_VALUE 0x00000000
	BURST_SIZE BIT[29:28] RW  
		BURST_16_BEATS VALUE 0x0
		BURST_8_BEATS VALUE 0x1
		BURST_4_BEATS VALUE 0x2
		BURST_2_BEATS VALUE 0x3
	AXI_BUF_THRESH BIT[27:24] RW  
	VBUF_LEN BIT[15:0] RW  

DEMBACK_RDR1_CFG1 ADDRESS 0x0050 RW
DEMBACK_RDR1_CFG1 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:0] RW  

DEMBACK_RDR2_XFER_CTL ADDRESS 0x0054 RW
DEMBACK_RDR2_XFER_CTL RESET_VALUE 0x00000000
	Q_SIZE BIT[25] RW  
		Q_SIZE_16 VALUE 0x0
		Q_SIZE_8 VALUE 0x1
	XFER_EN BIT[4] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OP_MODE BIT[3:2] RW  
		SEQ_MODE VALUE 0x0
		RAN_MODE VALUE 0x1
		SEQ_STRD_MODE VALUE 0x2
		RAN_STRD_MODE VALUE 0x3

DEMBACK_RDR2_CFG0 ADDRESS 0x0058 RW
DEMBACK_RDR2_CFG0 RESET_VALUE 0x00000000
	BURST_SIZE BIT[29:28] RW  
		BURST_16_BEATS VALUE 0x0
		BURST_8_BEATS VALUE 0x1
		BURST_4_BEATS VALUE 0x2
		BURST_2_BEATS VALUE 0x3
	AXI_BUF_THRESH BIT[27:24] RW  
	VBUF_LEN BIT[15:0] RW  

DEMBACK_RDR2_CFG1 ADDRESS 0x005C RW
DEMBACK_RDR2_CFG1 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:0] RW  

DEMBACK_BRDG_CTL ADDRESS 0x0090 RW
DEMBACK_BRDG_CTL RESET_VALUE 0x00000000
	EN_XFER_ERR_EVENT BIT[3] RW  
	EN_BUF_OVF_EVENT BIT[2] RW  
	EN_DONE_EVENT BIT[1] RW  

DEMBACK_BRDG_STATUS ADDRESS 0x0094 R
DEMBACK_BRDG_STATUS RESET_VALUE 0x00000000
	BRDG_STATUS BIT[2:0] R  

DEMBACK_BRDG_CLEAR ADDRESS 0x0098 RW
DEMBACK_BRDG_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[2:0] RW  

DEMBACK_BRDG_AXI_PRI ADDRESS 0x00A0 RW
DEMBACK_BRDG_AXI_PRI RESET_VALUE 0x00000000
	ARB_REQ_PRIORITY BIT[1:0] RW  

DEMBACK_DBG_CTL ADDRESS 0x00AC RW
DEMBACK_DBG_CTL RESET_VALUE 0x00000000
	MUX_SEL BIT[6:4] RW  
		EVDO VALUE 0x0
		CDMA VALUE 0x1
		TDS VALUE 0x2
		UMTS VALUE 0x3
		LTE VALUE 0x4
		SVD_TBVD VALUE 0x6
		TDEC VALUE 0x7

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.DEMBACK_TOP.LTE_DEMBACK (level 4)
----------------------------------------------------------------------------------------
lte_demback MODULE OFFSET=MSS_TOP+0x00341000 MAX=MSS_TOP+0x0034104F APRE= SPRE=

LTE_DBE_SCRAMBLE_SEED_FF_X1_SEED ADDRESS 0x0008 RW
LTE_DBE_SCRAMBLE_SEED_FF_X1_SEED RESET_VALUE 0x00000000
	FF_X1_SEED BIT[30:0] RW  

LTE_DBE_TESTBUS_ENABLE ADDRESS 0x000C RW
LTE_DBE_TESTBUS_ENABLE RESET_VALUE 0x00000000
	FRAME_IDX_VALUE BIT[31:22] RW  
	SUBF_IDX_VALUE BIT[21:18] RW  
	TB_IDX_VALUE BIT[17:14] RW  
	CB_IDX_VALUE BIT[13:10] RW  
	USE_SW_DBG_TAG BIT[9] RW  
	USE_FRAME_IDX BIT[8] RW  
	USE_SUBF_IDX BIT[7] RW  
	USE_TB_IDX BIT[6] RW  
	USE_CB_IDX BIT[5] RW  
	TESTBUS_SEL BIT[4:1] RW  
		SEL_CCH_MP_INTF_PDCCH VALUE 0x0
		SEL_PDCCH_PROCESSOR VALUE 0x1
		SEL_CCH_PROCESSOR_PDCCH VALUE 0x2
		SEL_CCH_MP_INTF_PBCH VALUE 0x3
		SEL_PBCH_PROCESSOR VALUE 0x4
		SEL_CCH_PROCESSOR_PBCH VALUE 0x5
		SEL_SCH_MP_INTF_DESCR VALUE 0x6
		SEL_SCH_MP_INTF_DEINT VALUE 0x7
		SEL_SCH_DESCR_INTRA_TTI VALUE 0x8
		SEL_SCH_HARQ_COMBINE VALUE 0x9
		SEL_SCH_DEINT_IBUF_STORE VALUE 0xA
		SEL_SCH_LOAD_ROW_COL_DEINT VALUE 0xB
		SEL_SCH_STORE_ROW_COL_DEINT VALUE 0xC
		SEL_TDEC_DECIB_INTF VALUE 0xD
	TESTBUS_EN BIT[0] RW  
		LTE_TESTBUS_DISABLE VALUE 0x0
		LTE_TESTBUS_ENABLE VALUE 0x1

LTE_DBE_TESTBUS_STATUS ADDRESS 0x0010 R
LTE_DBE_TESTBUS_STATUS RESET_VALUE 0x00000000
	TESTBUS_DATA BIT[31:0] R  

LTE_DBE_PDSCH_CMD_COUNT ADDRESS 0x001C R
LTE_DBE_PDSCH_CMD_COUNT RESET_VALUE 0x00000000
	DEINT_COUNT BIT[31:16] R  
	DESCR_COUNT BIT[15:0] R  

LTE_DBE_PDSCH_DONE_COUNT ADDRESS 0x0028 R
LTE_DBE_PDSCH_DONE_COUNT RESET_VALUE 0x00000000
	DEINT_COUNT BIT[31:16] R  
	DESCR_COUNT BIT[15:0] R  

LTE_CFG ADDRESS 0x002C RW
LTE_CFG RESET_VALUE 0x00000000
	MINIMIZE_AXI_RDR_FLUSHING BIT[0] RW  
		OFF VALUE 0x0
		ON VALUE 0x1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.DEMBACK_TOP.CCHP_TOP_RIF_MMAP (level 4)
----------------------------------------------------------------------------------------
cchp_top_rif_mmap MODULE OFFSET=MSS_TOP+0x00342000 MAX=MSS_TOP+0x0034202B APRE= SPRE=

CCHP_COMMON ADDRESS 0x0000 RW
CCHP_COMMON RESET_VALUE 0x00000000
	CLK_CGC_EN BIT[1] RW  
	CLK_EN BIT[0] RW  

CCHP_CMD ADDRESS 0x0004 RW
CCHP_CMD RESET_VALUE 0x00000000
	TASK_START_ADDR BIT[25:10] RW  
	TASK_LEN BIT[9:0] RW  

CCHP_LLR_CAND ADDRESS 0x0008 RW
CCHP_LLR_CAND RESET_VALUE 0x00000000
	NUM_CAND BIT[20:16] RW  
	LLR_RDY BIT[15:0] RW  

CCHP_VBUF_CFG_0_WORD0 ADDRESS 0x000C RW
CCHP_VBUF_CFG_0_WORD0 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:0] RW  

CCHP_VBUF_CFG_0_WORD1 ADDRESS 0x0010 RW
CCHP_VBUF_CFG_0_WORD1 RESET_VALUE 0x00000000
	AXI_BUF_THRESH BIT[19:16] RW  
	VBUF_LEN BIT[15:0] RW  

CCHP_VBUF_CFG_1_WORD0 ADDRESS 0x0014 RW
CCHP_VBUF_CFG_1_WORD0 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:0] RW  

CCHP_VBUF_CFG_1_WORD1 ADDRESS 0x0018 RW
CCHP_VBUF_CFG_1_WORD1 RESET_VALUE 0x00000000
	AXI_BUF_THRESH BIT[19:16] RW  
	VBUF_LEN BIT[15:0] RW  

CCHP_VBUF_CFG_2_WORD0 ADDRESS 0x001C RW
CCHP_VBUF_CFG_2_WORD0 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:0] RW  

CCHP_VBUF_CFG_2_WORD1 ADDRESS 0x0020 RW
CCHP_VBUF_CFG_2_WORD1 RESET_VALUE 0x00000000
	AXI_BUF_THRESH BIT[19:16] RW  
	VBUF_LEN BIT[15:0] RW  

CCHP_TASK_DONE_STATUS ADDRESS 0x0024 R
CCHP_TASK_DONE_STATUS RESET_VALUE 0x00000000
	MPDCCH_CAND_DONE BIT[31:16] R  
	TASK_DONE_WORD BIT[15:0] R  

CCHP_TASK_CFG_STATUS ADDRESS 0x0028 R
CCHP_TASK_CFG_STATUS RESET_VALUE 0x00000000
	MPDCCH_EXT_RM_SIZE BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.DEMBACK_TOP.DB_BUF (level 4)
----------------------------------------------------------------------------------------
db_buf MODULE OFFSET=MSS_TOP+0x00344000 MAX=MSS_TOP+0x00347FFF APRE= SPRE=

DEMBACK_BUFF_MODE ADDRESS 0x0004 RW
DEMBACK_BUFF_MODE RESET_VALUE 0x00000000
	MICRO_ACCESS BIT[0] RW  

DEMBACK_AHB_MEM_PAGE ADDRESS 0x0008 RW
DEMBACK_AHB_MEM_PAGE RESET_VALUE 0x00000000
	AHB_HARQ_PAGE_EN BIT[2] RW  
	PAGE_SEL BIT[1:0] RW  
		HARQ_PAGE_SEL0 VALUE 0x0
		HARQ_PAGE_SEL1 VALUE 0x1
		HARQ_PAGE_SEL2 VALUE 0x2
		HARQ_PAGE_SEL3 VALUE 0x3

DEMBACK_BUFF_MEM_CMD ADDRESS 0x0010 RW
DEMBACK_BUFF_MEM_CMD RESET_VALUE 0x00000000
	READ BIT[20] RW  
		WRITE VALUE 0x0
		READ VALUE 0x1
	ADDRESS BIT[19:7] RW  
	WORD_SEL BIT[6] RW  
		SEL_0_31 VALUE 0x0
		SEL_32_47 VALUE 0x1
	RAM_GRP_IDX BIT[5:2] RW  
		DRMB_47_0 VALUE 0x0
		DRMB_95_48 VALUE 0x1
		DRMB_143_96 VALUE 0x2
		WCB_DPCH VALUE 0x3
		WCB_PDSCH VALUE 0x4
		WCB_PDSCHM VALUE 0x5
		REENCODE_5 VALUE 0x6
		REENCODE_6 VALUE 0x7
		DEMOD_LLR_1 VALUE 0x8
		DEMOD_LLR VALUE 0x9
		SCH_IN VALUE 0xA
		CCH_IN VALUE 0xB
		SCH_OUT VALUE 0xC
		TAIL_DECOB VALUE 0xD
		SER_DECOB VALUE 0xE
		HS_SCCH VALUE 0xF
	RAM_BANK_IDX BIT[1:0] RW  

DEMBACK_BUFF_MEM_WR ADDRESS 0x0014 W
DEMBACK_BUFF_MEM_WR RESET_VALUE 0x00000000
	WR_DATA BIT[31:0] W  

DEMBACK_BUFF_MEM_RD ADDRESS 0x0018 R
DEMBACK_BUFF_MEM_RD RESET_VALUE 0x00000000
	RD_DATA BIT[31:0] R  

DEMBACK_DBBUF_RDRi_CFG0(i):(0)-(3) ARRAY 0x00000020+0xC*i
DEMBACK_DBBUF_RDR0_CFG0 ADDRESS 0x0020 RW
DEMBACK_DBBUF_RDR0_CFG0 RESET_VALUE 0xXXXX0000
	UNUSED BIT[31:17] R  
	PBCH_MEM_SEL BIT[16] RW  
		MEM_SEL_NORMAL VALUE 0x0
		MEM_SEL_RAM11 VALUE 0x1
	VBUF_LEN BIT[15:0] RW  

DEMBACK_DBBUF_RDRi_CFG1(i):(0)-(3) ARRAY 0x00000024+0xC*i
DEMBACK_DBBUF_RDR0_CFG1 ADDRESS 0x0024 RW
DEMBACK_DBBUF_RDR0_CFG1 RESET_VALUE 0x00000000
	START_VADDR BIT[31:0] RW  

DEMBACK_DBBUF_RDRi_XFER_CTL(i):(0)-(3) ARRAY 0x00000028+0xC*i
DEMBACK_DBBUF_RDR0_XFER_CTL ADDRESS 0x0028 RW
DEMBACK_DBBUF_RDR0_XFER_CTL RESET_VALUE 0xXX000000
	UNUSED BIT[31:24] R  
	LINE_WIDTH_SEL BIT[23] RW  
		S_32BIT VALUE 0x0
		S_48BIT VALUE 0x1
	Q_SIZE BIT[22:19] RW  
		Q_SIZE_8 VALUE 0x4
		Q_SIZE_16 VALUE 0x5
		Q_SIZE_32 VALUE 0x6
		Q_SIZE_6 VALUE 0x8
		Q_SIZE_12 VALUE 0x9
		Q_SIZE_24 VALUE 0xA
	XFER_LEN BIT[18:3] RW  
	DATA_MODE BIT[2:1] RW  
		UNARY_MODE VALUE 0x0
		BINARY_MODE VALUE 0x1
		QUATERNARY_MODE VALUE 0x2
		OCTERNARY_MODE VALUE 0x3
	XFER_EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

DEMBACK_DBBUF_WRTRi_CFG0(i):(0)-(3) ARRAY 0x00000080+0xC*i
DEMBACK_DBBUF_WRTR0_CFG0 ADDRESS 0x0080 RW
DEMBACK_DBBUF_WRTR0_CFG0 RESET_VALUE 0xXXXX0000
	UNUSED BIT[31:17] R  
	PBCH_MEM_SEL BIT[16] RW  
		MEM_SEL_NORMAL VALUE 0x0
		MEM_SEL_RAM11 VALUE 0x1
	VBUF_LEN BIT[15:0] RW  

DEMBACK_DBBUF_WRTRi_CFG1(i):(0)-(3) ARRAY 0x00000084+0xC*i
DEMBACK_DBBUF_WRTR0_CFG1 ADDRESS 0x0084 RW
DEMBACK_DBBUF_WRTR0_CFG1 RESET_VALUE 0x00000000
	START_VADDR BIT[31:0] RW  

DEMBACK_DBBUF_WRTRi_XFER_CTL(i):(0)-(3) ARRAY 0x00000088+0xC*i
DEMBACK_DBBUF_WRTR0_XFER_CTL ADDRESS 0x0088 RW
DEMBACK_DBBUF_WRTR0_XFER_CTL RESET_VALUE 0xXX000000
	UNUSED BIT[31:24] R  
	LINE_WIDTH_SEL BIT[23] RW  
		S_32BIT VALUE 0x0
		S_48BIT VALUE 0x1
	Q_SIZE BIT[22:19] RW  
		Q_SIZE_8 VALUE 0x4
		Q_SIZE_16 VALUE 0x5
		Q_SIZE_32 VALUE 0x6
		Q_SIZE_6 VALUE 0x8
		Q_SIZE_12 VALUE 0x9
		Q_SIZE_24 VALUE 0xA
	XFER_LEN BIT[18:3] RW  
	DATA_MODE BIT[2:1] RW  
		UNARY_MODE VALUE 0x0
		BINARY_MODE VALUE 0x1
		QUATERNARY_MODE VALUE 0x2
		OCTERNARY_MODE VALUE 0x3
	XFER_EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

DEMBACK_DBBUF_BRDG_CTL ADDRESS 0x0100 RW
DEMBACK_DBBUF_BRDG_CTL RESET_VALUE 0x00000000
	EN_XFER_ERR_EVENT BIT[3] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN_BUF_OVF_EVENT BIT[2] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN_DONE_EVENT BIT[1] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DIS_CGC_ON_XFER_EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

DEMBACK_DBBUF_BRDG_STATUS ADDRESS 0x0104 R
DEMBACK_DBBUF_BRDG_STATUS RESET_VALUE 0x00000000
	BUF_OVF BIT[16] R  
		NO_OVERFLOW VALUE 0x0
		OVERFLOW VALUE 0x1
	BRDG_STATUS BIT[7:0] R  

DEMBACK_DBBUF_BRDG_CLEAR ADDRESS 0x0108 RW
DEMBACK_DBBUF_BRDG_CLEAR RESET_VALUE 0xXXXXXX00
	UNUSED BIT[31:8] R  
	BRDG_CLEAR BIT[7:0] RW  
		RDR0_CLEAR VALUE 0x01
		RDR1_CLEAR VALUE 0x02
		RDR2_CLEAR VALUE 0x04
		RDR3_CLEAR VALUE 0x08
		WRTR0_CLEAR VALUE 0x10
		WRTR1_CLEAR VALUE 0x20
		WRTR2_CLEAR VALUE 0x40
		WRTR3_CLEAR VALUE 0x80

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.DEMBACK_TOP.LTE_DEMBACK_SCH_TRIF (level 4)
----------------------------------------------------------------------------------------
lte_demback_sch_trif MODULE OFFSET=MSS_TOP+0x00349000 MAX=MSS_TOP+0x003492FF APRE= SPRE=

LTE_DEMBACK_SCH_STATUS_WORD0 ADDRESS 0x0000 R
LTE_DEMBACK_SCH_STATUS_WORD0 RESET_VALUE 0x00000000
	PE_READY BIT[31] R  
	CMD_ACK BIT[30] R  
	CMD_ERROR BIT[29] R  

LTE_DEMBACK_SCH_SHARED_WORD0 ADDRESS 0x0100 RW
LTE_DEMBACK_SCH_SHARED_WORD0 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

LTE_DEMBACK_SCH_SHARED_WORD1 ADDRESS 0x0104 RW
LTE_DEMBACK_SCH_SHARED_WORD1 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

LTE_DEMBACK_SCH_SHARED_WORD2 ADDRESS 0x0108 RW
LTE_DEMBACK_SCH_SHARED_WORD2 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

LTE_DEMBACK_SCH_SHARED_WORD3 ADDRESS 0x010C RW
LTE_DEMBACK_SCH_SHARED_WORD3 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

LTE_DEMBACK_SCH_SHARED_WORD4 ADDRESS 0x0110 RW
LTE_DEMBACK_SCH_SHARED_WORD4 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

LTE_DEMBACK_SCH_SHARED_WORD5 ADDRESS 0x0114 RW
LTE_DEMBACK_SCH_SHARED_WORD5 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

LTE_DEMBACK_SCH_SHARED_WORD6 ADDRESS 0x0118 RW
LTE_DEMBACK_SCH_SHARED_WORD6 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

PDSCH_HARQ_CFG_WORD0 ADDRESS 0x0200 RW
PDSCH_HARQ_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.DEMBACK_TOP.DECOB (level 4)
----------------------------------------------------------------------------------------
decob MODULE OFFSET=MSS_TOP+0x00350500 MAX=MSS_TOP+0x003505C0 APRE= SPRE=

DECOB_MEM_BASE_MIN ADDRESS 0x0000 RW
DECOB_MEM_BASE_MIN RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0] RW  

DECOB_MEM_BASE_MIN_INT ADDRESS 0x0080 RW
DECOB_MEM_BASE_MIN_INT RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0] RW  

DECOB_MEM_BASE_MAX ADDRESS 0x00BC RW
DECOB_MEM_BASE_MAX RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.DEMBACK_TOP.DB_BUF_PAGE (level 4)
----------------------------------------------------------------------------------------
db_buf_page MODULE OFFSET=MSS_TOP+0x0035C000 MAX=MSS_TOP+0x0035FFFF APRE= SPRE=

HARQ_PAGE_START ADDRESS 0x0000 RW
HARQ_PAGE_START RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

HARQ_PAGE_END ADDRESS 0x3FFC RW
HARQ_PAGE_END RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TDEC_TOP (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.MSS_TOP.MODEM_TOP.TDEC_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

tdec_top MODULE OFFSET=MSS_TOP+0x0033C000 MAX=MSS_TOP+0x0033FFFF APRE= SPRE=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TDEC_TOP.TDEC (level 4)
----------------------------------------------------------------------------------------
tdec MODULE OFFSET=MSS_TOP+0x0033C000 MAX=MSS_TOP+0x0033C0A7 APRE= SPRE=

TDEC_CLK_CTL ADDRESS 0x0000 RW
TDEC_CLK_CTL RESET_VALUE 0x00000002
	TD_HW_LCG_EN BIT[1] RW  
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	TDEC_ENABLE BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TDEC_SW_CLK_EN ADDRESS 0x0004 RW
TDEC_SW_CLK_EN RESET_VALUE 0x0000000C
	TD_SW_CLK_CTL_COMMON BIT[3] RW  
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	TD_SW_CLK_CTL_CDMA BIT[2] RW  
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	TD_SW_CLK_CTL_UNIFIED BIT[1] RW  
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	TD_SW_CLK_CTL BIT[0] RW  
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1

TDEC_CLK_STATUS_REG ADDRESS 0x0008 R
TDEC_CLK_STATUS_REG RESET_VALUE 0x00000001
	TD_SW_CLK_CTL_COMMON_STATUS BIT[3] R  
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	TD_SW_CLK_CTL_CDMA_STATUS BIT[2] R  
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	TD_SW_CLK_CTL_UNIFIED_STATUS BIT[1] R  
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	TD_CLK_STATUS BIT[0] R  
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1

TDEC_MODE_CTL ADDRESS 0x000C RW
TDEC_MODE_CTL RESET_VALUE 0x00000000
	STANDARD BIT[2:0] RW  
		CDMA VALUE 0x0
		HDR VALUE 0x1
		UMTS VALUE 0x2
		LTE VALUE 0x3
		TDSCDMA VALUE 0x4
		GERAN VALUE 0x5
		CDMA_HDR VALUE 0x6
		CDMA_LTE VALUE 0x7

TD_COMMON_CFG0 ADDRESS 0x0020 RW
TD_COMMON_CFG0 RESET_VALUE 0x00000000
	CRC_WIDTH_SEL BIT[3:2] RW  
		CRC_UNUSED_0 VALUE 0x0
		CRC_UNUSED_1 VALUE 0x1
		CRC24_1CB VALUE 0x2
		CRC_UNUSED_3 VALUE 0x3
	UNUSED_1 BIT[1] RW  
	IRQ_TIMING_SEL BIT[0] RW  

TD_COMMON_CFG1 ADDRESS 0x0024 RW
TD_COMMON_CFG1 RESET_VALUE 0x00000000
	LLR_SCALE_SEL BIT[30:27] RW  
		BYPASS_LUT VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4
	MIN_LLR BIT[26:13] RW  
	INTLV_LEN_M1 BIT[12:0] RW  

TD_COMMON_CFG2 ADDRESS 0x0028 RW
TD_COMMON_CFG2 RESET_VALUE 0x00000000
	NUM_TD_MAP BIT[31:30] RW  
		TD_1_MAP VALUE 0x0
		RSVD_1 VALUE 0x1
		RSVD_2 VALUE 0x2
		RSVD_3 VALUE 0x3
	EARLY_TERM_EN BIT[29] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MAX_ITER BIT[28:25] RW  
	MIN_ITER BIT[24:21] RW  

TDEC_HW_IDLE ADDRESS 0x0044 R
TDEC_HW_IDLE RESET_VALUE 0x00000001
	O_A2_PEND_FLAG BIT[1] R  
	TD_IDLE BIT[0] R  

TDEC_TESTBUS_ENABLE ADDRESS 0x0060 RW
TDEC_TESTBUS_ENABLE RESET_VALUE 0x00000000
	TDEC_TASK_CTRL_TESTBUS_SEL BIT[27:24] RW  
	TDECIB_TESTBUS_SEL BIT[23:20] RW  
	TDEC_POST_PROC_SEL BIT[15:12] RW  
	TD_TESTBUS_SEL BIT[11:8] RW  
	TD_TESTBUS_EN BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TDEC_TASK_CTRL_TESTBUS_EN BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TDECIB_TESTBUS_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TDEC_POST_PROC_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TDEC_TESTBUS_STATUS ADDRESS 0x0064 R
TDEC_TESTBUS_STATUS RESET_VALUE 0x00000000
	TEST_BUS_DATA BIT[31:0] R  

DECIB_PAGE_ID ADDRESS 0x0068 RW
DECIB_PAGE_ID RESET_VALUE 0x00000000
	MICRO_EN BIT[9] RW  
	UNUSED_8_4 BIT[8:4] RW  
	BUF_TYPE BIT[3:2] RW  
	PAGE_ID BIT[1] RW  
	BUF_ID BIT[0] RW  

TDEC_AHB_ERROR_ADDR_RD ADDRESS 0x0070 R
TDEC_AHB_ERROR_ADDR_RD RESET_VALUE 0x00000000
	C_ADDRESS BIT[15:0] R  

TEST_CRC_000_RD ADDRESS 0x0074 R
TEST_CRC_000_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[13:0] R  

TEST_CRC_001_RD ADDRESS 0x0078 R
TEST_CRC_001_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[13:0] R  

TEST_CRC_010_RD ADDRESS 0x007C R
TEST_CRC_010_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[0] R  

TEST_CRC_011_RD ADDRESS 0x0080 R
TEST_CRC_011_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[0] R  

TEST_CRC_100_RD ADDRESS 0x0084 R
TEST_CRC_100_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[13:0] R  

TEST_CRC_101_RD ADDRESS 0x0088 R
TEST_CRC_101_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[13:0] R  

TEST_CRC_110_RD ADDRESS 0x008C R
TEST_CRC_110_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[0] R  

TEST_CRC_111_RD ADDRESS 0x0090 R
TEST_CRC_111_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[0] R  

A2_TEST_SW_CFG_DATA0 ADDRESS 0x0094 RW
A2_TEST_SW_CFG_DATA0 RESET_VALUE 0x00000000
	DBG_CFG_DATA0 BIT[31:0] RW  

A2_TEST_SW_CFG_DATA1 ADDRESS 0x0098 RW
A2_TEST_SW_CFG_DATA1 RESET_VALUE 0x00000000
	DBG_CFG_DATA1 BIT[31:0] RW  

A2_TEST_SW_CFG_DATA2 ADDRESS 0x009C RW
A2_TEST_SW_CFG_DATA2 RESET_VALUE 0x00000000
	DBG_DECOB_LENGTH BIT[31:14] RW  
	DBG_DECOB_START_ADDR BIT[13:0] RW  

A2_TEST_SW_CFG_DATA3 ADDRESS 0x00A0 RW
A2_TEST_SW_CFG_DATA3 RESET_VALUE 0x00000000
	DBG_TRBLK_CRC_PASS BIT[1] RW  
	DBG_A2_DECOB_INTF_EN BIT[0] RW  

A2_TEST_SW_CFG_DATA4 ADDRESS 0x00A4 C
A2_TEST_SW_CFG_DATA4 RESET_VALUE 0x0000000X
	DBG_TRBLK_DONE BIT[0] W  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TDEC_TOP.TD_CFG_TRIF (level 4)
----------------------------------------------------------------------------------------
td_cfg_trif MODULE OFFSET=MSS_TOP+0x0033D000 MAX=MSS_TOP+0x0033D3FF APRE= SPRE=

TD_CFG_STATUS_WORD0 ADDRESS 0x0000 R
TD_CFG_STATUS_WORD0 RESET_VALUE 0x00000000
	PE_READY BIT[31] R  
	CMD_ACK BIT[30] R  
	CMD_ERROR BIT[29] R  

LTE_CFG_WORD0 ADDRESS 0x0100 RW
LTE_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18] RW  
	TD_DEC_BIAS BIT[0] RW  

LTE_CFG_WORD1 ADDRESS 0x0104 RW
LTE_CFG_WORD1 RESET_VALUE 0x00000000
	CONSEC_CRC_PASS BIT[20:17] RW  
	MIN_LLR_THRESHOLD BIT[16:3] RW  
	EARLY_TERM_EN BIT[2] RW  
	TDEC_CODE_RATE BIT[1:0] RW  
		RESERVED VALUE 0x0
		RATE_1_3 VALUE 0x1

LTE_CFG_WORD2 ADDRESS 0x0108 RW
LTE_CFG_WORD2 RESET_VALUE 0x00000000
	LTE_CRC24_TB BIT[23:0] RW  

LTE_TRBLK_CFG_WORD0_0 ADDRESS 0x0200 RW
LTE_TRBLK_CFG_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18] RW  

LTE_TRBLK_CFG_WORD1_0 ADDRESS 0x0204 RW
LTE_TRBLK_CFG_WORD1_0 RESET_VALUE 0x00000000
	EVENT_IDX BIT[31] RW  
		PING VALUE 0x0
		PONG VALUE 0x1
	NUM_FILLER_BIT BIT[30:25] RW  
	SFN_INDEX BIT[23:14] RW  
	SUBFRAME_INDEX BIT[13:10] RW  
	NUM_TD_MAP BIT[8:7] RW  
		TD_1_MAP VALUE 0x0
		RSVD_1 VALUE 0x1
		RSVD_2 VALUE 0x2
		RSVD_3 VALUE 0x3
	TEST_TB_EN BIT[6] RW  
	TEST_TB_SEQ BIT[5:4] RW  
		TEST_CRC_00 VALUE 0x0
		TEST_CRC_01 VALUE 0x1
		TEST_CRC_10 VALUE 0x2
		TEST_CRC_11 VALUE 0x3
	LLR_SCALE_SEL BIT[3:0] RW  
		SEL_0_75 VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4

LTE_TRBLK_CFG_WORD2_0 ADDRESS 0x0208 RW
LTE_TRBLK_CFG_WORD2_0 RESET_VALUE 0x00000000
	CRC_WIDTH_SEL BIT[31:30] RW  
		CRC_UNUSED1 VALUE 0x0
		CRC_UNUSED2 VALUE 0x1
		CRC24_1CB VALUE 0x2
		CRC_UNUSED3 VALUE 0x3
	MIN_ITERATION_NUM BIT[29:26] RW  
	TR_BLK_SZ BIT[17:0] RW  

LTE_TRBLK_CFG_WORD3_0 ADDRESS 0x020C RW
LTE_TRBLK_CFG_WORD3_0 RESET_VALUE 0x00000000
	SW_CFG_DATA_0 BIT[31:0] RW  

LTE_TRBLK_CFG_WORD4_0 ADDRESS 0x0210 RW
LTE_TRBLK_CFG_WORD4_0 RESET_VALUE 0x00000000
	SW_CFG_DATA_1 BIT[31:0] RW  

LTE_TRBLK_CFG_WORD5_0 ADDRESS 0x0214 RW
LTE_TRBLK_CFG_WORD5_0 RESET_VALUE 0x00000000
	DECOB_HEADER_DEST_ADDR BIT[29:16] RW  
	DECOB_DATA_DEST_ADDR BIT[13:0] RW  

LTE_TRBLK_CFG_WORD0_1 ADDRESS 0x0300 RW
LTE_TRBLK_CFG_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18] RW  

LTE_TRBLK_CFG_WORD1_1 ADDRESS 0x0304 RW
LTE_TRBLK_CFG_WORD1_1 RESET_VALUE 0x00000000
	EVENT_IDX BIT[31] RW  
		PING VALUE 0x0
		PONG VALUE 0x1
	NUM_FILLER_BIT BIT[30:25] RW  
	SFN_INDEX BIT[23:14] RW  
	SUBFRAME_INDEX BIT[13:10] RW  
	NUM_TD_MAP BIT[8:7] RW  
		TD_1_MAP VALUE 0x0
		RSVD_1 VALUE 0x1
		RSVD_2 VALUE 0x2
		RSVD_3 VALUE 0x3
	TEST_TB_EN BIT[6] RW  
	TEST_TB_SEQ BIT[5:4] RW  
		TEST_CRC_00 VALUE 0x0
		TEST_CRC_01 VALUE 0x1
		TEST_CRC_10 VALUE 0x2
		TEST_CRC_11 VALUE 0x3
	LLR_SCALE_SEL BIT[3:0] RW  
		SEL_0_75 VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4

LTE_TRBLK_CFG_WORD2_1 ADDRESS 0x0308 RW
LTE_TRBLK_CFG_WORD2_1 RESET_VALUE 0x00000000
	CRC_WIDTH_SEL BIT[31:30] RW  
		CRC_UNUSED1 VALUE 0x0
		CRC_UNUSED2 VALUE 0x1
		CRC24_1CB VALUE 0x2
		CRC_UNUSED3 VALUE 0x3
	MIN_ITERATION_NUM BIT[29:26] RW  
	TR_BLK_SZ BIT[17:0] RW  

LTE_TRBLK_CFG_WORD3_1 ADDRESS 0x030C RW
LTE_TRBLK_CFG_WORD3_1 RESET_VALUE 0x00000000
	SW_CFG_DATA_0 BIT[31:0] RW  

LTE_TRBLK_CFG_WORD4_1 ADDRESS 0x0310 RW
LTE_TRBLK_CFG_WORD4_1 RESET_VALUE 0x00000000
	SW_CFG_DATA_1 BIT[31:0] RW  

LTE_TRBLK_CFG_WORD5_1 ADDRESS 0x0314 RW
LTE_TRBLK_CFG_WORD5_1 RESET_VALUE 0x00000000
	DECOB_HEADER_DEST_ADDR BIT[29:16] RW  
	DECOB_DATA_DEST_ADDR BIT[13:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TDEC_TOP.TD_TRIF (level 4)
----------------------------------------------------------------------------------------
td_trif MODULE OFFSET=MSS_TOP+0x0033E000 MAX=MSS_TOP+0x0033E2FF APRE= SPRE=

TD_STATUS_WORD0 ADDRESS 0x0000 R
TD_STATUS_WORD0 RESET_VALUE 0x00000000
	PE_READY BIT[31] R  
	CMD_ACK BIT[30] R  
	CMD_ERROR BIT[29] R  

LTE_PDSCH_WORD0_0 ADDRESS 0x0100 RW
LTE_PDSCH_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18] RW  
	CBLK_IDX BIT[3:0] RW  

LTE_PDSCH_WORD1_0 ADDRESS 0x0104 RW
LTE_PDSCH_WORD1_0 RESET_VALUE 0x00000000
	TDECIB_IDX BIT[31] RW  
	CFG_IDX BIT[30] RW  
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1
	CBLK_F1 BIT[29:16] RW  
	CB_BYPASS BIT[15] RW  
	LAST_CBLK BIT[14] RW  
	FIRST_CBLK BIT[13] RW  
	CBLK_SZ BIT[12:0] RW  

LTE_PDSCH_WORD2_0 ADDRESS 0x0108 RW
LTE_PDSCH_WORD2_0 RESET_VALUE 0x00000000
	MAX_ITERATION_NUM BIT[17:14] RW  
	CBLK_F2 BIT[13:0] RW  

LTE_PDSCH_WORD0_1 ADDRESS 0x0200 RW
LTE_PDSCH_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18] RW  
	CBLK_IDX BIT[3:0] RW  

LTE_PDSCH_WORD1_1 ADDRESS 0x0204 RW
LTE_PDSCH_WORD1_1 RESET_VALUE 0x00000000
	TDECIB_IDX BIT[31] RW  
	CFG_IDX BIT[30] RW  
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1
	CBLK_F1 BIT[29:16] RW  
	CB_BYPASS BIT[15] RW  
	LAST_CBLK BIT[14] RW  
	FIRST_CBLK BIT[13] RW  
	CBLK_SZ BIT[12:0] RW  

LTE_PDSCH_WORD2_1 ADDRESS 0x0208 RW
LTE_PDSCH_WORD2_1 RESET_VALUE 0x00000000
	MAX_ITERATION_NUM BIT[17:14] RW  
	CBLK_F2 BIT[13:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.TDEC_TOP.TDECIB_MEM (level 4)
----------------------------------------------------------------------------------------
tdecib_mem MODULE OFFSET=MSS_TOP+0x0033F000 MAX=MSS_TOP+0x0033FFFF APRE= SPRE=

TDECIB_MEM_START ADDRESS 0x0000 W
TDECIB_MEM_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0] W  

TDECIB_MEM_END ADDRESS 0x0FFC W
TDECIB_MEM_END RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0] W  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

mtc_top MODULE OFFSET=MSS_TOP+0x00300000 MAX=MSS_TOP+0x0032FFFC APRE= SPRE=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.CCS (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.CCS' does not directly contain any register.
----------------------------------------------------------------------------------------

ccs MODULE OFFSET=MSS_TOP+0x00300000 MAX=MSS_TOP+0x0031FFFF APRE= SPRE=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.CCS.PDMEM (level 5)
----------------------------------------------------------------------------------------
pdmem MODULE OFFSET=MSS_TOP+0x00300000 MAX=MSS_TOP+0x0030BFFF APRE= SPRE=

PDMEM_MIN ADDRESS 0x0000 RW
PDMEM_MIN RESET_VALUE 0x00000000
	Z BIT[31:0] RW  

PDMEM_MAX ADDRESS 0xBFFC RW
PDMEM_MAX RESET_VALUE 0x00000000
	Z BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.CCS.CONTROL (level 5)
----------------------------------------------------------------------------------------
control MODULE OFFSET=MSS_TOP+0x0031FC00 MAX=MSS_TOP+0x0031FFFF APRE= SPRE=

CCS_MSTS ADDRESS 0x0000 R
CCS_MSTS RESET_VALUE 0x00000000
	LOCK BIT[2] R  
	SLEEPING BIT[1] R  
	SLEEPDEEP BIT[0] R  

CCS_MCTL ADDRESS 0x0004 RW
CCS_MCTL RESET_VALUE 0x00000000
	DSMODE BIT[12] RW  
	RFI_ENABLE BIT[11] RW  
	DMAC_ENABLE BIT[10:3] RW  
	TMR_ENABLE BIT[2] RW  
	MON_ENABLE BIT[1] RW  
	MP_ENABLE BIT[0] RW  

CCS_IPC ADDRESS 0x0008 C
CCS_IPC RESET_VALUE 0x00000000
	CCS3 BIT[7] W  
	CCS2 BIT[6] W  
	CCS1 BIT[5] W  
	CCS0 BIT[4] W  
	FW3 BIT[3] W  
	FW2 BIT[2] W  
	FW1 BIT[1] W  
	FW0 BIT[0] W  

CCS_PIC0MSK ADDRESS 0x000C RW
CCS_PIC0MSK RESET_VALUE 0x00000000
	MSK BIT[25:0] RW  

CCS_PIC0STS ADDRESS 0x0010 RW
CCS_PIC0STS RESET_VALUE 0x00000000
	MON11 BIT[25] RW  
	MCDMA3_DONE BIT[16] RW  
	MCDMA2_DONE BIT[15] RW  
	MCDMA1_DONE BIT[14] RW  
	MCDMA0_DONE BIT[13] RW  
	LTE_DESCR_DONE BIT[12] RW  
	LTE_CCHP_DONE BIT[11] RW  
	LTE_SCH_DEINT_DONE BIT[10] RW  
	TDEC_CBLK_PING_DONE BIT[7] RW  
	TDEC_CBLK_PING_CRCPASS BIT[6] RW  
	TDEC_TRBLK_PING_DONE BIT[5] RW  
	TDEC_TRBLK_PING_CRCPASS BIT[4] RW  
	TDEC_CBLK_PONG_DONE BIT[3] RW  
	TDEC_CBLK_PONG_CRCPASS BIT[2] RW  
	TDEC_TRBLK_PONG_DONE BIT[1] RW  
	TDEC_TRBLK_PONG_CRCPASS BIT[0] RW  

CCS_PIC2MSK ADDRESS 0x0014 RW
CCS_PIC2MSK RESET_VALUE 0x00000000
	MSK BIT[21:0] RW  

CCS_PIC2STS ADDRESS 0x0018 RW
CCS_PIC2STS RESET_VALUE 0x00000000
	MON10 BIT[21] RW  
	MON9 BIT[20] RW  
	DMAC7_DONE BIT[19] RW  
	DMAC6_DONE BIT[18] RW  
	DMAC5_DONE BIT[17] RW  
	DMAC4_DONE BIT[16] RW  
	DMAC3_DONE BIT[15] RW  
	DMAC2_DONE BIT[14] RW  
	DMAC1_DONE BIT[13] RW  
	DMAC0_DONE BIT[12] RW  
	FW3 BIT[11] RW  
	FW2 BIT[10] RW  
	FW1 BIT[9] RW  
	FW0 BIT[8] RW  

CCS_PIC3MSK ADDRESS 0x001C RW
CCS_PIC3MSK RESET_VALUE 0x00000000
	MSK BIT[4:0] RW  

CCS_PIC3STS ADDRESS 0x0020 RW
CCS_PIC3STS RESET_VALUE 0x00000000
	MON4 BIT[4] RW  
	MON3 BIT[3] RW  
	MON2 BIT[2] RW  
	MON1 BIT[1] RW  
	MON0 BIT[0] RW  

CCS_PIC4MSK ADDRESS 0x0024 RW
CCS_PIC4MSK RESET_VALUE 0x00000000
	MSK BIT[10:0] RW  

CCS_PIC4STS ADDRESS 0x0028 RW
CCS_PIC4STS RESET_VALUE 0x00000000
	LOG_BUF_EVT BIT[10:9] RW  
	RFFE2_DONE BIT[6] RW  
	RFFE1_DONE BIT[5] RW  
	RFFE0_DONE BIT[4] RW  

CCS_PIC5MSK ADDRESS 0x002C RW
CCS_PIC5MSK RESET_VALUE 0x00000000
	MSK BIT[3:0] RW  

CCS_PIC5STS ADDRESS 0x0030 RW
CCS_PIC5STS RESET_VALUE 0x00000000
	MON8 BIT[3] RW  
	MON7 BIT[2] RW  
	MON6 BIT[1] RW  
	MON5 BIT[0] RW  

CCS_PIC6MSK ADDRESS 0x0034 RW
CCS_PIC6MSK RESET_VALUE 0x00000000
	MSK BIT[16:0] RW  

CCS_PIC6STS ADDRESS 0x0038 RW
CCS_PIC6STS RESET_VALUE 0x00000000
	TMR3_TC BIT[16] RW  
	TMR2_TC BIT[15] RW  
	TMR1_TC BIT[14] RW  
	TMR0_TC BIT[13] RW  
	RFFE2_ERR BIT[8] RW  
	RFFE1_ERR BIT[7] RW  
	RFFE0_ERR BIT[6] RW  
	BP1 BIT[1] RW  
	BP0 BIT[0] RW  

CCS_PIT ADDRESS 0x003C R
CCS_PIT RESET_VALUE 0x00000000
	TMR3_ACT BIT[15] R  
	TMR2_ACT BIT[14] R  
	TMR1_ACT BIT[13] R  
	TMR0_ACT BIT[12] R  
	MON11_ACT BIT[11] R  
	MON10_ACT BIT[10] R  
	MON9_ACT BIT[9] R  
	MON8_ACT BIT[8] R  
	MON7_ACT BIT[7] R  
	MON6_ACT BIT[6] R  
	MON5_ACT BIT[5] R  
	MON4_ACT BIT[4] R  
	MON3_ACT BIT[3] R  
	MON2_ACT BIT[2] R  
	MON1_ACT BIT[1] R  
	MON0_ACT BIT[0] R  

CCS_UTIME ADDRESS 0x0040 R
CCS_UTIME RESET_VALUE 0x00000000
	UTIME BIT[21:0] R  

CCS_MONn(n):(0)-(11) ARRAY 0x00000044+0x4*n
CCS_MON0 ADDRESS 0x0044 RW
CCS_MON0 RESET_VALUE 0x00000000
	DISARM BIT[16] W  
	MONVAL BIT[15:1] RW  

CCS_TMRn(n):(0)-(3) ARRAY 0x00000074+0x4*n
CCS_TMR0 ADDRESS 0x0074 RW
CCS_TMR0 RESET_VALUE 0x00000000
	RETRIG BIT[20] RW  
	EVTSEL BIT[19:16] RW  
		TRUE0 VALUE 0x0
		MON0 VALUE 0x1
		MON1 VALUE 0x2
		MON2 VALUE 0x3
		MON3 VALUE 0x4
		MON4 VALUE 0x5
		MON5 VALUE 0x6
		MON6 VALUE 0x7
		MON7 VALUE 0x8
		MON8 VALUE 0x9
		MON9 VALUE 0xA
		MON10 VALUE 0xB
		TMR0 VALUE 0xC
		TMR1 VALUE 0xD
		TMR2 VALUE 0xE
		TMR3 VALUE 0xF
	COUNT BIT[15:3] RW  

CCS_DMAC ADDRESS 0x0084 R
CCS_DMAC RESET_VALUE 0x00000000
	CH7_ACT BIT[7] R  
	CH6_ACT BIT[6] R  
	CH5_ACT BIT[5] R  
	CH4_ACT BIT[4] R  
	CH3_ACT BIT[3] R  
	CH2_ACT BIT[2] R  
	CH1_ACT BIT[1] R  
	CH0_ACT BIT[0] R  

CCS_DMACnSRC(n):(0)-(7) ARRAY 0x00000088+0x10*n
CCS_DMAC0SRC ADDRESS 0x0088 RW
CCS_DMAC0SRC RESET_VALUE 0x00000000
	SRC BIT[31:0] RW  

CCS_DMACnDST(n):(0)-(7) ARRAY 0x0000008C+0x10*n
CCS_DMAC0DST ADDRESS 0x008C RW
CCS_DMAC0DST RESET_VALUE 0x00000000
	DST BIT[23:2] RW  

CCS_DMACnLNK(n):(0)-(7) ARRAY 0x00000090+0x10*n
CCS_DMAC0LNK ADDRESS 0x0090 RW
CCS_DMAC0LNK RESET_VALUE 0x00000000
	WRTCUR BIT[24] W  
	LNK BIT[23:2] RW  

CCS_DMACnCTL(n):(0)-(7) ARRAY 0x00000094+0x10*n
CCS_DMAC0CTL ADDRESS 0x0094 RW
CCS_DMAC0CTL RESET_VALUE 0x00000000
	EVTDONE BIT[30] RW  
	WRTBACK BIT[28] RW  
	FRZDST BIT[27] RW  
	FRZSRC BIT[26] RW  
	DATSRC BIT[25] RW  
	WB4EXE BIT[24] RW  
	WAITON BIT[21:16] RW  
		NO_WAIT0 VALUE 0x00
		RFFE0_NOTACT VALUE 0x05
		RFFE1_NOTACT VALUE 0x06
		RFFE2_NOTACT VALUE 0x07
		NO_WAIT2 VALUE 0x0A
		NO_WAIT3 VALUE 0x0B
		MON0_NOTACT VALUE 0x0C
		MON1_NOTACT VALUE 0x0D
		MON2_NOTACT VALUE 0x0E
		MON3_NOTACT VALUE 0x0F
		MON4_NOTACT VALUE 0x10
		MON5_NOTACT VALUE 0x11
		MON6_NOTACT VALUE 0x12
		MON7_NOTACT VALUE 0x13
		MON8_NOTACT VALUE 0x14
		MON9_NOTACT VALUE 0x15
		MON10_NOTACT VALUE 0x16
		MON11_NOTACT VALUE 0x17
		MCDMA0_DONE VALUE 0x18
		MCDMA1_DONE VALUE 0x19
		MCDMA2_DONE VALUE 0x1A
		MCDMA3_DONE VALUE 0x1B
		NO_WAIT4 VALUE 0x1C
		NO_WAITA VALUE 0x1D
		NO_WAIT5 VALUE 0x1E
		NO_WAIT6 VALUE 0x29
		NO_WAIT7 VALUE 0x30
		TDEC_TRBLK_PONG_CRCPASS VALUE 0x31
		TDEC_TRBLK_PONG_DONE VALUE 0x32
		TDEC_CBLK_PONG_CRCPASS VALUE 0x33
		TDEC_CBLK_PONG_DONE VALUE 0x34
		TDEC_TRBLK_PING_CRCPASS VALUE 0x35
		TDEC_TRBLK_PING_DONE VALUE 0x36
		TDEC_CBLK_PING_CRCPASS VALUE 0x37
		TDEC_CBLK_PING_DONE VALUE 0x38
		NO_WAIT8 VALUE 0x39
		LTE_SCH_DEINT_DONE VALUE 0x3C
		LTE_CCHP_DONE VALUE 0x3D
		LTE_DESCR_DONE VALUE 0x3E
		LOG_RFFE_GRFC VALUE 0x3F
	XLEN BIT[13:2] RW  

CCS_RFI ADDRESS 0x0108 R
CCS_RFI RESET_VALUE 0x00000000
	RFFE2_ACT BIT[8] R  
	RFFE1_ACT BIT[7] R  
	RFFE0_ACT BIT[6] R  

CCS_GRFC_SET ADDRESS 0x010C RW
CCS_GRFC_SET RESET_VALUE 0x00000000
	SET BIT[31:0] RW  

CCS_GRFC_CLR ADDRESS 0x0110 C
CCS_GRFC_CLR RESET_VALUE 0x00000000
	CLR BIT[31:0] W  

CCS_RFFEn(n):(0)-(2) ARRAY 0x00000114+0x1C*n
CCS_RFFE0 ADDRESS 0x0114 RW
CCS_RFFE0 RESET_VALUE 0x00000000
	AUTOX BIT[30] RW  
	CMD BIT[29:28] RW  
		W0 VALUE 0x0
		REG VALUE 0x1
		XREG VALUE 0x2
		XLREG VALUE 0x3
	RBDLY BIT[27] RW  
	RBHRATE BIT[26] RW  
	SID BIT[25:22] RW  
	XCNT BIT[21:18] RW  
		ONE VALUE 0x0
		TWO VALUE 0x1
		THREE VALUE 0x2
		FOUR VALUE 0x3
		FIVE VALUE 0x4
		SIX VALUE 0x5
		SEVEN VALUE 0x6
		EIGHT VALUE 0x7
		NINE VALUE 0x8
		TEN VALUE 0x9
		ELEVEN VALUE 0xA
		TWELVE VALUE 0xB
		THIRTEEN VALUE 0xC
		FOURTEEN VALUE 0xD
		FIFTEEN VALUE 0xE
		SIXTEEN VALUE 0xF
	MODE BIT[17:16] RW  
		MODE0 VALUE 0x0
		MODE1 VALUE 0x1
		MODE2 VALUE 0x2
		MODE3 VALUE 0x3
	A BIT[15:0] RW  

CCS_RFFEnDAT0(n):(0)-(2) ARRAY 0x00000118+0x1C*n
CCS_RFFE0DAT0 ADDRESS 0x0118 RW
CCS_RFFE0DAT0 RESET_VALUE 0x00000000
	B3 BIT[31:24] RW  
	B2 BIT[23:16] RW  
	B1 BIT[15:8] RW  
	B0 BIT[7:0] RW  

CCS_RFFEnDAT1(n):(0)-(2) ARRAY 0x0000011C+0x1C*n
CCS_RFFE0DAT1 ADDRESS 0x011C RW
CCS_RFFE0DAT1 RESET_VALUE 0x00000000
	B3 BIT[31:24] RW  
	B2 BIT[23:16] RW  
	B1 BIT[15:8] RW  
	B0 BIT[7:0] RW  

CCS_RFFEnDAT2(n):(0)-(2) ARRAY 0x00000120+0x1C*n
CCS_RFFE0DAT2 ADDRESS 0x0120 RW
CCS_RFFE0DAT2 RESET_VALUE 0x00000000
	B3 BIT[31:24] RW  
	B2 BIT[23:16] RW  
	B1 BIT[15:8] RW  
	B0 BIT[7:0] RW  

CCS_RFFEnDAT3(n):(0)-(2) ARRAY 0x00000124+0x1C*n
CCS_RFFE0DAT3 ADDRESS 0x0124 RW
CCS_RFFE0DAT3 RESET_VALUE 0x00000000
	B3 BIT[31:24] RW  
	B2 BIT[23:16] RW  
	B1 BIT[15:8] RW  
	B0 BIT[7:0] RW  

CCS_RFFEn_STS(n):(0)-(2) ARRAY 0x00000128+0x1C*n
CCS_RFFE0_STS ADDRESS 0x0128 RW
CCS_RFFE0_STS RESET_VALUE 0x00000000
	B15_PERR BIT[15] RW  
	B14_PERR BIT[14] RW  
	B13_PERR BIT[13] RW  
	B12_PERR BIT[12] RW  
	B11_PERR BIT[11] RW  
	B10_PERR BIT[10] RW  
	B9_PERR BIT[9] RW  
	B8_PERR BIT[8] RW  
	B7_PERR BIT[7] RW  
	B6_PERR BIT[6] RW  
	B5_PERR BIT[5] RW  
	B4_PERR BIT[4] RW  
	B3_PERR BIT[3] RW  
	B2_PERR BIT[2] RW  
	B1_PERR BIT[1] RW  
	B0_PERR BIT[0] RW  

CCS_RFFEnCFG(n):(0)-(2) ARRAY 0x0000012C+0x1C*n
CCS_RFFE0CFG ADDRESS 0x012C RW
CCS_RFFE0CFG RESET_VALUE 0x00000000
	CLK_SEL_STS BIT[31] R  
	CLK_SEL BIT[0] RW  

CCS_RFFE0_DYN_CLK_SEL ADDRESS 0x0168 RW
CCS_RFFE0_DYN_CLK_SEL RESET_VALUE 0x00000000
	CLK_SEL BIT[0] RW  

CCS_LOG_BUF ADDRESS 0x016C RW
CCS_LOG_BUF RESET_VALUE 0x00000000
	SIZE BIT[31:18] RW  
	COUNT BIT[15:2] R  
	STATUS BIT[1:0] R  
		EMPTY VALUE 0x0
		PING VALUE 0x1
		PONG VALUE 0x2
		FULL VALUE 0x3

CCS_LOG_CFG ADDRESS 0x0170 RW
CCS_LOG_CFG RESET_VALUE 0x00000000
	OUT_SEL BIT[30] RW  
		IDLE VALUE 0x0
		GRFC_RFFE VALUE 0x1
	OUT_MODE BIT[29] RW  
	DMAC_ENABLE BIT[28] RW  
	DMAC_SEL BIT[26:24] RW  
	GRFC_ENABLE BIT[16] RW  
	RFFE_ENABLE BIT[2:0] RW  

CCS_LOG_PORT ADDRESS 0x0174 RW
CCS_LOG_PORT RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

CCS_LOG_TASK_SRC ADDRESS 0x0178 RW
CCS_LOG_TASK_SRC RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

CCS_LOG_TASK_DST ADDRESS 0x017C RW
CCS_LOG_TASK_DST RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

CCS_LOG_TASK_LNK ADDRESS 0x0180 RW
CCS_LOG_TASK_LNK RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

CCS_LOG_TASK_CTL ADDRESS 0x0184 RW
CCS_LOG_TASK_CTL RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

CCS_GRFC_RFFE_LOG_HDR ADDRESS 0x0188 R
CCS_GRFC_RFFE_LOG_HDR RESET_VALUE 0x00000000
	SOURCE BIT[30:27] R  
	TARGET BIT[24:22] R  
	UTIME BIT[21:0] R  

CCS_GRFC_RFFE_LOG_CMD ADDRESS 0x018C R
CCS_GRFC_RFFE_LOG_CMD RESET_VALUE 0x00000000
	PAYLOAD BIT[31:0] R  

CCS_RFFE_LOG_DAT0 ADDRESS 0x0190 R
CCS_RFFE_LOG_DAT0 RESET_VALUE 0x00000000
	PAYLOAD BIT[31:0] R  

CCS_RFFE_LOG_DAT1 ADDRESS 0x0194 R
CCS_RFFE_LOG_DAT1 RESET_VALUE 0x00000000
	PAYLOAD BIT[31:0] R  

CCS_RFFE_LOG_DAT2 ADDRESS 0x0198 R
CCS_RFFE_LOG_DAT2 RESET_VALUE 0x00000000
	PAYLOAD BIT[31:0] R  

CCS_RFFE_LOG_DAT3 ADDRESS 0x019C R
CCS_RFFE_LOG_DAT3 RESET_VALUE 0x00000000
	PAYLOAD BIT[31:0] R  

CCS_BPn(n):(0)-(1) ARRAY 0x000001A0+0x4*n
CCS_BP0 ADDRESS 0x01A0 RW
CCS_BP0 RESET_VALUE 0x00000000
	NMI BIT[31] W  
	DISARM BIT[26] W  
	DBUS BIT[25] RW  
	WRT BIT[24] RW  
	A BIT[23:2] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.MTC_CLK (level 4)
----------------------------------------------------------------------------------------
mtc_clk MODULE OFFSET=MSS_TOP+0x00320000 MAX=MSS_TOP+0x003203FF APRE= SPRE=

MTC_ENABLE ADDRESS 0x0000 RW
MTC_ENABLE RESET_VALUE 0x00000000
	ARB_SLOT_PRI BIT[4:3] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x3
	ARB_REQ_PRI BIT[2:1] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x3
	ENABLE BIT[0] RW  
		OFF VALUE 0x0
		ON VALUE 0x1

MODEM_ID ADDRESS 0x0004 R
MODEM_ID RESET_VALUE 0x10000000
	MAJOR_REV BIT[31:16] R  
	MINOR_REV BIT[15:0] R  

MODEM_FEATURE_EN ADDRESS 0x0008 R
MODEM_FEATURE_EN RESET_VALUE 0x00000000
	NAV BIT[8] R  
		UNAVAILABLE VALUE 0x0
		AVAILABLE VALUE 0x1
	MODEM BIT[6] R  
		UNAVAILABLE VALUE 0x0
		AVAILABLE VALUE 0x1
	LTE BIT[5] R  
		UNAVAILABLE VALUE 0x0
		AVAILABLE VALUE 0x1
	NB_IOT_GSM BIT[1:0] R  
		DISABLE_BOTH_TXR_FILT VALUE 0x0
		DISABLE_NB_IOT_FW VALUE 0x1
		DISABLE_GSM_EDGE_ENCR VALUE 0x2
		ENABLE_BOTH VALUE 0x3

MODEM_OPTION_EN ADDRESS 0x000C R
MODEM_OPTION_EN RESET_VALUE 0x00000000
	OPTION_EN BIT[31:0] R  

MODEM_CLK_DBG_CFG ADDRESS 0x0010 RW
MODEM_CLK_DBG_CFG RESET_VALUE 0x00000000
	MUX BIT[1:0] RW  
		OFF VALUE 0x0
		CLK_XO_MTC VALUE 0x1
		CLK_MODEM_MTC VALUE 0x2
		UNUSED VALUE 0x3

MODEM_CLK_SPARE ADDRESS 0x0014 RW
MODEM_CLK_SPARE RESET_VALUE 0x00000000
	SPARE BIT[31:0] RW  

MODEM_BRIC_MAXI2AXI_TESTBUS ADDRESS 0x0038 R
MODEM_BRIC_MAXI2AXI_TESTBUS RESET_VALUE 0x00000000
	BRIC_MAXI2AXI_TESTBUS BIT[31:0] R  

MODEM_BRIC_MAXI2AXI_TESTBUS_SEL ADDRESS 0x003C RW
MODEM_BRIC_MAXI2AXI_TESTBUS_SEL RESET_VALUE 0x00000000
	BRIC_MAXI2AXI_TESTBUS_SEL BIT[2:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.MCDMA (level 4)
----------------------------------------------------------------------------------------
mcdma MODULE OFFSET=MSS_TOP+0x00320400 MAX=MSS_TOP+0x003207FF APRE= SPRE=

MCDMA_RESET ADDRESS 0x0000 C
MCDMA_RESET RESET_VALUE 0x00000000
	RESET BIT[0] W  

MCDMA_ENABLE ADDRESS 0x009C RW
MCDMA_ENABLE RESET_VALUE 0x00000000
	EN BIT[0] RW  

MCDMA_LOG_CH_BUSY ADDRESS 0x0004 R
MCDMA_LOG_CH_BUSY RESET_VALUE 0x00000000
	SW_CH3 BIT[8] R  
	SW_CH2 BIT[7] R  
	SW_CH1 BIT[6] R  
	SW_CH0 BIT[5] R  
	HW_CH4 BIT[4] R  
	HW_CH3 BIT[3] R  
	HW_CH2 BIT[2] R  
	HW_CH1 BIT[1] R  
	HW_CH0 BIT[0] R  

MCDMA_LOG_HW_CHn_SYNC(n):(0)-(4) ARRAY 0x00000008+0x4*n
MCDMA_LOG_HW_CH0_SYNC ADDRESS 0x0008 C
MCDMA_LOG_HW_CH0_SYNC RESET_VALUE 0x00000000
	SYNC BIT[0] W  

MCDMA_LOG_HW_CHn_CTL(n):(0)-(4) ARRAY 0x00000020+0x4*n
MCDMA_LOG_HW_CH0_CTL ADDRESS 0x0020 RW
MCDMA_LOG_HW_CH0_CTL RESET_VALUE 0x00000000
	PRI BIT[5:4] RW  
	WT BIT[3:0] RW  

MCDMA_LOG_SW_CHn_RESET(n):(0)-(3) ARRAY 0x00000038+0x4*n
MCDMA_LOG_SW_CH0_RESET ADDRESS 0x0038 C
MCDMA_LOG_SW_CH0_RESET RESET_VALUE 0x00000000
	RESET BIT[0] W  

MCDMA_LOG_SW_CHn_CTL(n):(0)-(3) ARRAY 0x0000004C+0x4*n
MCDMA_LOG_SW_CH0_CTL ADDRESS 0x004C RW
MCDMA_LOG_SW_CH0_CTL RESET_VALUE 0x00000000
	PRI BIT[5:4] RW  
	WT BIT[3:0] RW  

MCDMA_PHY_CH_CTL ADDRESS 0x0060 RW
MCDMA_PHY_CH_CTL RESET_VALUE 0x00000000
	OTX_CTL BIT[3:2] RW  
	BUF_CTL BIT[1:0] RW  

MCDMA_LOG_HW_CHn_DBG(n):(0)-(4) ARRAY 0x00000064+0x4*n
MCDMA_LOG_HW_CH0_DBG ADDRESS 0x0064 R
MCDMA_LOG_HW_CH0_DBG RESET_VALUE 0x00000000
	STATUS BIT[31:0] R  

MCDMA_LOG_SW_CHn_DBG(n):(0)-(3) ARRAY 0x00000078+0x4*n
MCDMA_LOG_SW_CH0_DBG ADDRESS 0x0078 R
MCDMA_LOG_SW_CH0_DBG RESET_VALUE 0x00000000
	STATUS BIT[31:0] R  

MCDMA_PHY_CH_DBG ADDRESS 0x0088 R
MCDMA_PHY_CH_DBG RESET_VALUE 0x00000000
	STATUS BIT[31:0] R  

MCDMA_VBUF_CFG_DBG ADDRESS 0x008C C
MCDMA_VBUF_CFG_DBG RESET_VALUE 0x00000000
	VBUF_RD BIT[0] W  

MCDMA_VBUF_CFG_SEL ADDRESS 0x0090 RW
MCDMA_VBUF_CFG_SEL RESET_VALUE 0x00000000
	VBUF_SEL BIT[2:0] RW  

MCDMA_VBUF_CFG_RD0 ADDRESS 0x0094 R
MCDMA_VBUF_CFG_RD0 RESET_VALUE 0x00000000
	RD_BUSY BIT[31] R  
	VBUF_LEN BIT[30:15] R  
	Q_SIZE BIT[5:2] R  
	DATA_MODE BIT[1:0] R  

MCDMA_VBUF_CFG_RD1 ADDRESS 0x0098 R
MCDMA_VBUF_CFG_RD1 RESET_VALUE 0x00000000
	VBUF_LOC BIT[31:30] R  
	START_VADDR BIT[28:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.A2 (level 4)
----------------------------------------------------------------------------------------
a2 MODULE OFFSET=MSS_TOP+0x00320800 MAX=MSS_TOP+0x00320BFF APRE= SPRE=

A2_SW_RESET_THRD ADDRESS 0x0000 C
A2_SW_RESET_THRD RESET_VALUE 0x00000000
	SW_RESET_THRD BIT[4:0] W  
		DISABLE VALUE 0x00
		ENABLE VALUE 0x01

A2_SW_RESET_ACC ADDRESS 0x0004 C
A2_SW_RESET_ACC RESET_VALUE 0x00000000
	SW_RST_SHRD BIT[6] W  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SW_RST_PREF BIT[5] W  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SW_RST_FRM BIT[4] W  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SW_RST_DFRM BIT[3] W  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SW_RST_CIPH BIT[2] W  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SW_RST_IPF BIT[1] W  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SW_RST_CRC BIT[0] W  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

A2_TASKn_EN(n):(0)-(3) ARRAY 0x00000008+0x4*n
A2_TASK0_EN ADDRESS 0x0008 RW
A2_TASK0_EN RESET_VALUE 0x00000000
	ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

A2_TASKn_WR_PTR(n):(0)-(3) ARRAY 0x00000020+0x4*n
A2_TASK0_WR_PTR ADDRESS 0x0020 RW
A2_TASK0_WR_PTR RESET_VALUE 0x00000000
	WR_PTR BIT[19:0] RW  

A2_TASKn_RD_PTR(n):(0)-(3) ARRAY 0x00000040+0x4*n
A2_TASK0_RD_PTR ADDRESS 0x0040 R
A2_TASK0_RD_PTR RESET_VALUE 0x00000000
	RD_PTR BIT[31:0] R  

A2_TASKn_RD_PTR_INIT(n):(0)-(3) ARRAY 0x00000060+0x4*n
A2_TASK0_RD_PTR_INIT ADDRESS 0x0060 RW
A2_TASK0_RD_PTR_INIT RESET_VALUE 0x00000000
	ADDR BIT[19:0] RW  

A2_TASKn_RD_PTR_INIT_EN(n):(0)-(3) ARRAY 0x00000080+0x4*n
A2_TASK0_RD_PTR_INIT_EN ADDRESS 0x0080 C
A2_TASK0_RD_PTR_INIT_EN RESET_VALUE 0x00000000
	EN BIT[0] W  

A2_QUEUE_UPPER_ADDR ADDRESS 0x00B0 RW
A2_QUEUE_UPPER_ADDR RESET_VALUE 0x00000000
	ADDR BIT[11:0] RW  

A2_STATUSn_WR_EN(n):(0)-(4) ARRAY 0x000000C8+0x4*n
A2_STATUS0_WR_EN ADDRESS 0x00C8 RW
A2_STATUS0_WR_EN RESET_VALUE 0x00000000
	ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

A2_STATUSn_WR_START(n):(0)-(4) ARRAY 0x000000DC+0x4*n
A2_STATUS0_WR_START ADDRESS 0x00DC RW
A2_STATUS0_WR_START RESET_VALUE 0x00000000
	ADDR BIT[19:0] RW  

A2_STATUSn_WR_END(n):(0)-(4) ARRAY 0x000000F0+0x4*n
A2_STATUS0_WR_END ADDRESS 0x00F0 RW
A2_STATUS0_WR_END RESET_VALUE 0x00000000
	ADDR BIT[19:0] RW  

A2_STATUSn_WR_PTR_INIT(n):(0)-(4) ARRAY 0x00000104+0x4*n
A2_STATUS0_WR_PTR_INIT ADDRESS 0x0104 RW
A2_STATUS0_WR_PTR_INIT RESET_VALUE 0x00000000
	ADDR BIT[19:0] RW  

A2_STATUSn_WR_PTR_INIT_EN(n):(0)-(4) ARRAY 0x00000118+0x4*n
A2_STATUS0_WR_PTR_INIT_EN ADDRESS 0x0118 C
A2_STATUS0_WR_PTR_INIT_EN RESET_VALUE 0x00000000
	EN BIT[0] W  
		COMMIT_STATUS_WR_PTR_INIT VALUE 0x1

A2_STATUSn_WR_PTR_CURRENT(n):(0)-(4) ARRAY 0x0000012C+0x4*n
A2_STATUS0_WR_PTR_CURRENT ADDRESS 0x012C R
A2_STATUS0_WR_PTR_CURRENT RESET_VALUE 0x00000000
	ADDR BIT[31:0] R  

A2_STATUSn_WR_PTR(n):(0)-(4) ARRAY 0x00000140+0x4*n
A2_STATUS0_WR_PTR ADDRESS 0x0140 R
A2_STATUS0_WR_PTR RESET_VALUE 0x00000000
	ADDR BIT[31:0] R  

A2_STATUSn_RD_PTR(n):(0)-(4) ARRAY 0x00000154+0x4*n
A2_STATUS0_RD_PTR ADDRESS 0x0154 RW
A2_STATUS0_RD_PTR RESET_VALUE 0x00000000
	ADDR BIT[19:0] RW  

A2_FRAGn_THRESHOLD(n):(0)-(1) ARRAY 0x000001C0+0x4*n
A2_FRAG0_THRESHOLD ADDRESS 0x01C0 RW
A2_FRAG0_THRESHOLD RESET_VALUE 0x00000000
	FRAG_PACK BIT[31] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	STOP_PER BIT[30:16] RW  
	SEND_IRQ BIT[15:1] RW  
	EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

A2_FRAGn_REFILL_EN(n):(0)-(1) ARRAY 0x000001C8+0x4*n
A2_FRAG0_REFILL_EN ADDRESS 0x01C8 C
A2_FRAG0_REFILL_EN RESET_VALUE 0x00000000
	EN BIT[0] W  
		ENABLE VALUE 0x1

A2_FRAGn_LEN(n):(0)-(1) ARRAY 0x000001D0+0x4*n
A2_FRAG0_LEN ADDRESS 0x01D0 R
A2_FRAG0_LEN RESET_VALUE 0x00000000
	LEN BIT[11:0] R  

A2_FRAGn_ADDR(n):(0)-(1) ARRAY 0x000001D8+0x4*n
A2_FRAG0_ADDR ADDRESS 0x01D8 R
A2_FRAG0_ADDR RESET_VALUE 0x00000000
	ADDR BIT[31:0] R  

A2_FRAGn_PTR(n):(0)-(1) ARRAY 0x000001E0+0x4*n
A2_FRAG0_PTR ADDRESS 0x01E0 R
A2_FRAG0_PTR RESET_VALUE 0x00000000
	PTR BIT[31:0] R  

A2_FRAG_CACHE_LINE ADDRESS 0x01E8 RW
A2_FRAG_CACHE_LINE RESET_VALUE 0x00000000
	SIZE BIT[7:0] RW  

A2_FRAG_CACHE_LINE_MASK ADDRESS 0x01EC RW
A2_FRAG_CACHE_LINE_MASK RESET_VALUE 0x00000000
	MASK BIT[7:0] RW  

A2_FRAGn_TRANSFER_LEN(n):(0)-(1) ARRAY 0x000001F0+0x4*n
A2_FRAG0_TRANSFER_LEN ADDRESS 0x01F0 RW
A2_FRAG0_TRANSFER_LEN RESET_VALUE 0x00000000
	TRANSFER_LEN BIT[11:0] RW  

A2_FRAGn_HDR_LEN(n):(0)-(1) ARRAY 0x000001F8+0x4*n
A2_FRAG0_HDR_LEN ADDRESS 0x01F8 RW
A2_FRAG0_HDR_LEN RESET_VALUE 0x00000000
	HDR_LEN BIT[6:0] RW  

A2_FRAGn_QUEUE_START_ADDR(n):(0)-(1) ARRAY 0x00000208+0x4*n
A2_FRAG0_QUEUE_START_ADDR ADDRESS 0x0208 RW
A2_FRAG0_QUEUE_START_ADDR RESET_VALUE 0x00000000
	ADDR BIT[11:0] RW  

A2_FRAGn_QUEUE_WR_PTR(n):(0)-(1) ARRAY 0x000002A0+0x4*n
A2_FRAG0_QUEUE_WR_PTR ADDRESS 0x02A0 RW
A2_FRAG0_QUEUE_WR_PTR RESET_VALUE 0x00000000
	WR_PTR BIT[11:0] RW  

A2_FRAGn_QUEUE_RD_PTR(n):(0)-(1) ARRAY 0x000002A8+0x4*n
A2_FRAG0_QUEUE_RD_PTR ADDRESS 0x02A8 R
A2_FRAG0_QUEUE_RD_PTR RESET_VALUE 0x00000000
	RD_PTR BIT[11:0] R  

A2_FRAGn_RD_PTR_INIT_EN(n):(0)-(1) ARRAY 0x000002CC+0x4*n
A2_FRAG0_RD_PTR_INIT_EN ADDRESS 0x02CC C
A2_FRAG0_RD_PTR_INIT_EN RESET_VALUE 0x00000000
	EN BIT[0] W  

A2_TIMERn_CFG(n):(0)-(3) ARRAY 0x00000210+0x4*n
A2_TIMER0_CFG ADDRESS 0x0210 RW
A2_TIMER0_CFG RESET_VALUE 0x00000000
	IRQ_GATE_SEL BIT[4:2] RW  
		THREAD0 VALUE 0x0
		THREAD1 VALUE 0x1
		THREAD2 VALUE 0x2
		THREAD3 VALUE 0x3
		THREAD4 VALUE 0x4
	IRQ_GATE BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

A2_TIMERn_CMD(n):(0)-(3) ARRAY 0x00000220+0x4*n
A2_TIMER0_CMD ADDRESS 0x0220 C
A2_TIMER0_CMD RESET_VALUE 0x00000000
	START BIT[0] W  
		NO_ACTION VALUE 0x0
		IMMEDIATE_ACTION VALUE 0x1

A2_TIMERn_PERIOD(n):(0)-(3) ARRAY 0x00000240+0x4*n
A2_TIMER0_PERIOD ADDRESS 0x0240 RW
A2_TIMER0_PERIOD RESET_VALUE 0x00000000
	PERIOD BIT[21:0] RW  

A2_TIMERn_STATUS(n):(0)-(3) ARRAY 0x00000250+0x4*n
A2_TIMER0_STATUS ADDRESS 0x0250 R
A2_TIMER0_STATUS RESET_VALUE 0x00000000
	TIME BIT[21:0] R  

A2_PER_DL_CFG ADDRESS 0x0270 RW
A2_PER_DL_CFG RESET_VALUE 0x00000000
	LINK_BAM_FACTOR BIT[26:21] RW  
	DESC_FULL_OVERWR BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	END_NON_BUFFERED BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BUFFERED_TRANS BIT[18] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	DL_PIPE_FREE_SPLIT BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	DL_CKSUM_META_FLAG BIT[14:0] RW  

A2_PERn_UL_CFG(n):(0)-(2) ARRAY 0x00000274+0x4*n
A2_PER0_UL_CFG ADDRESS 0x0274 RW
A2_PER0_UL_CFG RESET_VALUE 0x00000000
	UL_HW_STRM_ID BIT[23:19] RW  
	PER_EN BIT[18] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PER_FLOW_CTL BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UL_PIPE_FILL_MIN BIT[16:1] RW  
	DFRM_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

A2_CKSUM_CFG ADDRESS 0x02DC RW
A2_CKSUM_CFG RESET_VALUE 0x00000000
	UL_IP_AGGR_EN BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UL_CKSUM_OFFSET0 BIT[15:8] RW  
	UL_CKSUM_OFFSET1 BIT[7:0] RW  

A2_DL_PHY_DEC_TRBLK_THRESHOLD ADDRESS 0x0290 RW
A2_DL_PHY_DEC_TRBLK_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[14:0] RW  

A2_DL_PHY_CFG ADDRESS 0x0294 RW
A2_DL_PHY_CFG RESET_VALUE 0x00000000
	PREFETCH_DISB BIT[7] RW  
		EN VALUE 0x0
		DIS VALUE 0x1
	DL_PHY_HW_STRM_ID BIT[4:0] RW  

A2_HW_THRD_EN ADDRESS 0x0298 RW
A2_HW_THRD_EN RESET_VALUE 0x00000000
	UL_PER_HW_THRD_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	LTE_DL_PHY_HW_THRD_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

A2_UL_PHY_CFG ADDRESS 0x029C RW
A2_UL_PHY_CFG RESET_VALUE 0x00000000
	UL_PHY_LATE_RANGE BIT[6:0] RW  

A2_LTE_DLPHY_CMD_ADDR ADDRESS 0x02B0 RW
A2_LTE_DLPHY_CMD_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[11:0] RW  

A2_IP_FILT_FRAG_ADDR ADDRESS 0x02B4 RW
A2_IP_FILT_FRAG_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[11:0] RW  

A2_MCDMA_DMA_IN_ADDR ADDRESS 0x02B8 RW
A2_MCDMA_DMA_IN_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[11:0] RW  

A2_MCDMA_DMA_OUT_ADDR ADDRESS 0x02BC RW
A2_MCDMA_DMA_OUT_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[11:0] RW  

A2_MCDMA_TASK_ADDR ADDRESS 0x02C0 RW
A2_MCDMA_TASK_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[11:0] RW  

A2_MCDMA_BAM_NDP_ADDR ADDRESS 0x02C4 RW
A2_MCDMA_BAM_NDP_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[11:0] RW  

A2_DECOB_PREFETCH_ADDR ADDRESS 0x02C8 RW
A2_DECOB_PREFETCH_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[11:0] RW  

A2_MCDMA_OST_BRST ADDRESS 0x02D4 RW
A2_MCDMA_OST_BRST RESET_VALUE 0x00000000
	CH3 BIT[14:12] RW  
	CH2 BIT[10:8] RW  
	CH1 BIT[6:4] RW  
	CH0 BIT[2:0] RW  

A2_MCDMA_MAX_BRST_SIZE ADDRESS 0x02D8 RW
A2_MCDMA_MAX_BRST_SIZE RESET_VALUE 0x00000000
	CH3 BIT[13:12] RW  
	CH2 BIT[9:8] RW  
	CH1 BIT[5:4] RW  
	CH0 BIT[1:0] RW  

A2_HW_CLK_CTL ADDRESS 0x02E0 RW
A2_HW_CLK_CTL RESET_VALUE 0x00000000
	DFRM_CLK_HW_EN BIT[4] RW  
		SW VALUE 0x0
		HW VALUE 0x1
	FRM_CLK_HW_EN BIT[3] RW  
		SW VALUE 0x0
		HW VALUE 0x1
	IPF_CLK_HW_EN BIT[2] RW  
		SW VALUE 0x0
		HW VALUE 0x1
	CIPH_CLK_HW_EN BIT[1] RW  
		SW VALUE 0x0
		HW VALUE 0x1
	SHRD_CLK_HW_EN BIT[0] RW  
		SW VALUE 0x0
		HW VALUE 0x1

A2_CLK_EN_CTL ADDRESS 0x02E4 RW
A2_CLK_EN_CTL RESET_VALUE 0x00000000
	DFRM_CLK_EN BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FRM_CLK_EN BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IPF_CLK_EN BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CIPH_CLK_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SHRD_CLK_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

A2_CLK_STATUS ADDRESS 0x02E8 R
A2_CLK_STATUS RESET_VALUE 0x0000001F
	DFRM_CLK_HALT BIT[4] R  
		ENABLE VALUE 0x0
		HALT VALUE 0x1
	FRM_CLK_HALT BIT[3] R  
		ENABLE VALUE 0x0
		HALT VALUE 0x1
	IPF_CLK_HALT BIT[2] R  
		ENABLE VALUE 0x0
		HALT VALUE 0x1
	CIPH_CLK_HALT BIT[1] R  
		ENABLE VALUE 0x0
		HALT VALUE 0x1
	SHRD_CLK_HALT BIT[0] R  
		ENABLE VALUE 0x0
		HALT VALUE 0x1

A2_UL_PER_1ST_PKT_INT_EN ADDRESS 0x02EC RW
A2_UL_PER_1ST_PKT_INT_EN RESET_VALUE 0x00000000
	UL_PER_1ST_PKT_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

A2_DBG_LINK_RD ADDRESS 0x02F0 R
A2_DBG_LINK_RD RESET_VALUE 0x00000000
	LINK BIT[31:0] R  

A2_DBG_LINK1_RD ADDRESS 0x02F4 R
A2_DBG_LINK1_RD RESET_VALUE 0x00000000
	LINK1 BIT[31:0] R  

A2_DBG_FRAGn_LEN(n):(0)-(4) ARRAY 0x000002F8+0x4*n
A2_DBG_FRAG0_LEN ADDRESS 0x02F8 R
A2_DBG_FRAG0_LEN RESET_VALUE 0x00000000
	FRAG_NEW BIT[19] R  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FRAG_AVAIL BIT[18] R  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FRAG_LEN BIT[17:0] R  

A2_DBG_FRAGn_ADDR_CUR(n):(0)-(4) ARRAY 0x0000030C+0x4*n
A2_DBG_FRAG0_ADDR_CUR ADDRESS 0x030C R
A2_DBG_FRAG0_ADDR_CUR RESET_VALUE 0x00000000
	FRAG_ADDR_CUR BIT[31:0] R  

A2_DBG_FRAGn_ADDR_NXT(n):(0)-(4) ARRAY 0x00000320+0x4*n
A2_DBG_FRAG0_ADDR_NXT ADDRESS 0x0320 R
A2_DBG_FRAG0_ADDR_NXT RESET_VALUE 0x00000000
	FRAG_ADDR_NXT BIT[31:0] R  

A2_DBG_FRAGn_PTR(n):(0)-(4) ARRAY 0x00000334+0x4*n
A2_DBG_FRAG0_PTR ADDRESS 0x0334 R
A2_DBG_FRAG0_PTR RESET_VALUE 0x00000000
	FRAG_PTR BIT[31:0] R  

A2_DBG_TRBLK_LENGTH ADDRESS 0x0360 RW
A2_DBG_TRBLK_LENGTH RESET_VALUE 0x00000000
	LENGTH BIT[17:0] RW  

A2_DBG_TRBLK_START_ADDR ADDRESS 0x0364 RW
A2_DBG_TRBLK_START_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[15:0] RW  

A2_DBG_TRBLK_SW_INFO0 ADDRESS 0x0368 RW
A2_DBG_TRBLK_SW_INFO0 RESET_VALUE 0x00000000
	DEC_SW_CFG_DATA0 BIT[31:0] RW  

A2_DBG_TRBLK_SW_INFO1 ADDRESS 0x036C RW
A2_DBG_TRBLK_SW_INFO1 RESET_VALUE 0x00000000
	DEC_SW_CFG_DATA1 BIT[31:0] RW  

A2_DBG_TRBLK_TRIGGER ADDRESS 0x0370 RW
A2_DBG_TRBLK_TRIGGER RESET_VALUE 0x00000000
	TRIGGER BIT[0] RW  
		SW_TRIGGER_DATA_TRANSFER VALUE 0x1

A2_DBG_TRBLK_STATUS ADDRESS 0x0374 R
A2_DBG_TRBLK_STATUS RESET_VALUE 0x00008000
	DBG_DATA BIT[31:1] R  
	BUSY BIT[0] R  
		A2_NOT_BUSY VALUE 0x0
		A2_BUSY VALUE 0x1

A2_DBG_STRM_ID ADDRESS 0x0380 R
A2_DBG_STRM_ID RESET_VALUE 0x00000200
	STRM_CONTENT BIT[13:5] R  
	STRM_ID BIT[4:0] R  

A2_DBG_DMA_SRC ADDRESS 0x0384 R
A2_DBG_DMA_SRC RESET_VALUE 0x00680C00
	DBG_DATA BIT[31:0] R  

A2_DBG_DMA_DST ADDRESS 0x038C R
A2_DBG_DMA_DST RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_DMA_CTL ADDRESS 0x0390 R
A2_DBG_DMA_CTL RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_TASK_FETCHER ADDRESS 0x0394 R
A2_DBG_TASK_FETCHER RESET_VALUE 0x0001C000
	DBG_DATA BIT[31:0] R  

A2_DBG_DL0_BAM ADDRESS 0x0398 R
A2_DBG_DL0_BAM RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_DL1_BAM ADDRESS 0x039C R
A2_DBG_DL1_BAM RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_DL2_BAM ADDRESS 0x03A0 R
A2_DBG_DL2_BAM RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_UL0_BAM ADDRESS 0x03A4 R
A2_DBG_UL0_BAM RESET_VALUE 0x00400000
	DBG_DATA BIT[31:0] R  

A2_DBG_UL1_BAM ADDRESS 0x03A8 R
A2_DBG_UL1_BAM RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_UL2_BAM ADDRESS 0x03AC R
A2_DBG_UL2_BAM RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_FRM ADDRESS 0x03B0 R
A2_DBG_FRM RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_DFRM ADDRESS 0x03B4 R
A2_DBG_DFRM RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_CIPH ADDRESS 0x03B8 R
A2_DBG_CIPH RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_IPF ADDRESS 0x03BC R
A2_DBG_IPF RESET_VALUE 0x08000000
	DBG_DATA BIT[31:0] R  

A2_DBG_MIU0 ADDRESS 0x03C0 R
A2_DBG_MIU0 RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_MIU1 ADDRESS 0x03C4 R
A2_DBG_MIU1 RESET_VALUE 0x00000008
	DBG_DATA BIT[31:0] R  

A2_DBG_MIU2 ADDRESS 0x03C8 R
A2_DBG_MIU2 RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_MIU3 ADDRESS 0x03CC R
A2_DBG_MIU3 RESET_VALUE 0x00000010
	DBG_DATA BIT[31:0] R  

A2_DBG_TASK_WORD ADDRESS 0x03D0 R
A2_DBG_TASK_WORD RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_UL_CKSUM0 ADDRESS 0x03D4 R
A2_DBG_UL_CKSUM0 RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_UL_CKSUM1 ADDRESS 0x03D8 R
A2_DBG_UL_CKSUM1 RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_DL_CKSUM0 ADDRESS 0x03DC R
A2_DBG_DL_CKSUM0 RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_DL_CKSUM1 ADDRESS 0x03E0 R
A2_DBG_DL_CKSUM1 RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0] R  

A2_DBG_CKSUM_UL_EOT ADDRESS 0x03E4 C
A2_DBG_CKSUM_UL_EOT RESET_VALUE 0x00000000
	DBG_EOT BIT[0] W  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.DBG (level 4)
----------------------------------------------------------------------------------------
dbg MODULE OFFSET=MSS_TOP+0x00320C00 MAX=MSS_TOP+0x00320FFF APRE= SPRE=

DBG_RESET ADDRESS 0x0000 C
DBG_RESET RESET_VALUE 0x00000000
	SW_RESET BIT[0] W  

DBG_ENABLE ADDRESS 0x0004 RW
DBG_ENABLE RESET_VALUE 0x00000000
	DBG_EN BIT[0] RW  

DBG_LOG_STATUS ADDRESS 0x0008 R
DBG_LOG_STATUS RESET_VALUE 0x00000000
	LOG_STATUS BIT[0] R  

DBG_MUX_MASK_n(n):(0)-(15) ARRAY 0x0000000C+0x4*n
DBG_MUX_MASK_0 ADDRESS 0x000C RW
DBG_MUX_MASK_0 RESET_VALUE 0x00000000
	EN BIT[24] RW  
	VALUE BIT[23:0] RW  

DBG_PORT_MUX ADDRESS 0x004C RW
DBG_PORT_MUX RESET_VALUE 0x00000000
	GRFC_SEL BIT[0] RW  

DBG_ERR_IRQ_MASK0 ADDRESS 0x0050 RW
DBG_ERR_IRQ_MASK0 RESET_VALUE 0x00000000
	MASK BIT[31:0] RW  

DBG_ERR_IRQ_MASK1 ADDRESS 0x0054 RW
DBG_ERR_IRQ_MASK1 RESET_VALUE 0x00000000
	MASK BIT[31:0] RW  

DBG_SW_LOG ADDRESS 0x0058 C
DBG_SW_LOG RESET_VALUE 0x00000000
	EN BIT[24] W  
	MSG BIT[23:0] W  

DBG_DATA_DST ADDRESS 0x005C RW
DBG_DATA_DST RESET_VALUE 0x00000000
	DST BIT[0] RW  

DBG_START_ADDR ADDRESS 0x0060 RW
DBG_START_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[31:2] RW  

DBG_EXT_MEM_CNT_VAL ADDRESS 0x0064 RW
DBG_EXT_MEM_CNT_VAL RESET_VALUE 0x00000000
	CNT_VAL BIT[9:0] RW  

DBG_SHRD_START_ADDR ADDRESS 0x0068 RW
DBG_SHRD_START_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[11:0] RW  

DBG_SHRD_END_ADDR ADDRESS 0x006C RW
DBG_SHRD_END_ADDR RESET_VALUE 0x00000000
	END_ADDR BIT[11:0] RW  

DBG_MAX_OST_BURSTS ADDRESS 0x0070 RW
DBG_MAX_OST_BURSTS RESET_VALUE 0x00000007
	OST_BURSTS BIT[2:0] RW  

DBG_ERR_IRQ_EN0 ADDRESS 0x0074 RW
DBG_ERR_IRQ_EN0 RESET_VALUE 0x00000000
	IRQ_EN0 BIT[31:0] RW  

DBG_ERR_IRQ_EN1 ADDRESS 0x0078 RW
DBG_ERR_IRQ_EN1 RESET_VALUE 0x00000000
	IRQ_EN1 BIT[31:0] RW  

DBG_ERR_IRQ_CLR0 ADDRESS 0x007C C
DBG_ERR_IRQ_CLR0 RESET_VALUE 0x00000000
	IRQ_CLR0 BIT[31:0] W  

DBG_ERR_IRQ_CLR1 ADDRESS 0x0080 C
DBG_ERR_IRQ_CLR1 RESET_VALUE 0x00000000
	IRQ_CLR1 BIT[31:0] W  

DBG_ERR_IRQ_STATUS0 ADDRESS 0x0084 R
DBG_ERR_IRQ_STATUS0 RESET_VALUE 0x00000000
	IRQ_STATUS0 BIT[31:0] R  

DBG_ERR_IRQ_STATUS1 ADDRESS 0x0088 R
DBG_ERR_IRQ_STATUS1 RESET_VALUE 0x00000000
	IRQ_STATUS1 BIT[31:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.MTC_BRDG (level 4)
----------------------------------------------------------------------------------------
mtc_brdg MODULE OFFSET=MSS_TOP+0x00321000 MAX=MSS_TOP+0x003213FF APRE= SPRE=

MTC_BRDG_MCDMA_RD_ENABLE ADDRESS 0x000C RW
MTC_BRDG_MCDMA_RD_ENABLE RESET_VALUE 0x00000000
	EN BIT[0] RW  

MTC_BRDG_MCDMA_WR_ENABLE ADDRESS 0x0010 RW
MTC_BRDG_MCDMA_WR_ENABLE RESET_VALUE 0x00000000
	EN BIT[0] RW  

MTC_BRDG_A2_RD_ENABLE ADDRESS 0x0014 RW
MTC_BRDG_A2_RD_ENABLE RESET_VALUE 0x00000000
	EN BIT[0] RW  

MTC_BRDG_CTL ADDRESS 0x0000 RW
MTC_BRDG_CTL RESET_VALUE 0x00000000
	DIS_CGC_ON_XFER_EN BIT[1] RW  
	EN_DONE_EVENT BIT[0] RW  

MTC_BRDG_STATUS ADDRESS 0x0004 R
MTC_BRDG_STATUS RESET_VALUE 0x00000000
	BRDG_STATUS BIT[2:0] R  

MTC_BRDG_CLEAR ADDRESS 0x0008 RW
MTC_BRDG_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[2:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.A2_MEM (level 4)
----------------------------------------------------------------------------------------
a2_mem MODULE OFFSET=MSS_TOP+0x00322000 MAX=MSS_TOP+0x00323FFF APRE= SPRE=

A2_SHRD_MEM_BASE_MIN ADDRESS 0x0000 RW
A2_SHRD_MEM_BASE_MIN RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0] RW  

A2_SHRD_MEM_BASE_MAX ADDRESS 0x167C RW
A2_SHRD_MEM_BASE_MAX RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.MCDMA_TS_TRIF (level 4)
----------------------------------------------------------------------------------------
mcdma_ts_trif MODULE OFFSET=MSS_TOP+0x00324000 MAX=MSS_TOP+0x003245FF APRE= SPRE=

MCDMA_TS_STATUS_WORD0 ADDRESS 0x0000 R
MCDMA_TS_STATUS_WORD0 RESET_VALUE 0x92400000
	PE_READY_CH0 BIT[31] R  
	CMD_ACK_CH0 BIT[30] R  
	CMD_ERROR_CH0 BIT[29] R  
	PE_READY_CH1 BIT[28] R  
	CMD_ACK_CH1 BIT[27] R  
	CMD_ERROR_CH1 BIT[26] R  
	PE_READY_CH2 BIT[25] R  
	CMD_ACK_CH2 BIT[24] R  
	CMD_ERROR_CH2 BIT[23] R  
	PE_READY_CH3 BIT[22] R  
	CMD_ACK_CH3 BIT[21] R  
	CMD_ERROR_CH3 BIT[20] R  

MCDMA_TS_VBUF_CFG_WORD0 ADDRESS 0x0100 RW
MCDMA_TS_VBUF_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26] RW  
	VBUF_SEL BIT[24:22] RW  
	DATA_MODE BIT[21:20] RW  
		UNARY_MODE VALUE 0x0
		BINARY_MODE VALUE 0x1
		QUATERNARY_MODE VALUE 0x2
		OCTONARY_MODE VALUE 0x3
	Q_SIZE BIT[19:16] RW  
		Q_SIZE_64 VALUE 0x0
		Q_SIZE_8 VALUE 0x4
		Q_SIZE_16 VALUE 0x5
		Q_SIZE_32 VALUE 0x6
		Q_SIZE_6 VALUE 0x8
		Q_SIZE_12 VALUE 0x9
		Q_SIZE_24 VALUE 0xA
		Q_SIZE_10 VALUE 0xC
		Q_SIZE_20 VALUE 0xD
	VBUF_LEN BIT[15:0] RW  

MCDMA_TS_VBUF_CFG_WORD1 ADDRESS 0x0104 RW
MCDMA_TS_VBUF_CFG_WORD1 RESET_VALUE 0x00000000
	VBUF_LOC BIT[31:30] RW  
		DECOB VALUE 0x1
		HARQ VALUE 0x2
		L1S VALUE 0x3
	START_VADDR BIT[28:0] RW  

MCDMA_TS_DMA_CH0_WORD0 ADDRESS 0x0200 RW
MCDMA_TS_DMA_CH0_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26] RW  
	FMT_CONV BIT[25:22] RW  
		NO_FMT_CONV VALUE 0x0
		PCFC10_2_SC16 VALUE 0x1
		PCFC12_2_SC16 VALUE 0x2
		PCFC16_2_SC16 VALUE 0x3
		PCFC20_2_SC16 VALUE 0x4
		PCFC24_2_SC16 VALUE 0x5
		UFL165_2_S32 VALUE 0x6
		UFL125_2_S32 VALUE 0x7
		SC16_2_PCFC10 VALUE 0x8
		SC16_2_PCFC12 VALUE 0x9
		SC16_2_PCFC16 VALUE 0xA
		SC16_2_PCFC20 VALUE 0xB
		SC16_2_PCFC24 VALUE 0xC
		S32_2_UFL165 VALUE 0xD
		S32_2_UFL125 VALUE 0xE
	FMT_BIAS BIT[21:17] RW  
	IQ_SWAP BIT[13] RW  
	EXT_L1S BIT[12] RW  
	EXT_STRM BIT[11] RW  
	VBUF_SEL BIT[10:8] RW  
	EXT_MAX_OUTSTANDING BIT[7:5] RW  
		MAX_1_BURST VALUE 0x0
		MAX_2_BURST VALUE 0x1
		MAX_3_BURST VALUE 0x2
		MAX_4_BURST VALUE 0x3
		MAX_5_BURST VALUE 0x4
		MAX_6_BURST VALUE 0x5
		MAX_7_BURST VALUE 0x6
		MAX_8_BURST VALUE 0x7
	EXT_MAX_BURST_SIZE BIT[4:3] RW  
		MAX_128_BYTES VALUE 0x0
		MAX_64_BYTES VALUE 0x1
		MAX_32_BYTES VALUE 0x2
		MAX_8_BYTES VALUE 0x3
	EN_DMA_DONE BIT[2] RW  
		NO_DMA_DONE_PULSE VALUE 0x0
		DMA_DONE_PULSE VALUE 0x1
	DMA_BUF BIT[1] RW  
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1
	EXT_RWB BIT[0] RW  
		WRITE VALUE 0x0
		READ VALUE 0x1

MCDMA_TS_DMA_CH0_WORD1 ADDRESS 0x0204 RW
MCDMA_TS_DMA_CH0_WORD1 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:2] RW  

MCDMA_TS_DMA_CH0_WORD2 ADDRESS 0x0208 RW
MCDMA_TS_DMA_CH0_WORD2 RESET_VALUE 0x00000000
	VBUF_ADDR BIT[31:16] RW  
	EXT_BYTE_LENGTH BIT[15:0] RW  

MCDMA_TS_DMA_CH1_WORD0 ADDRESS 0x0300 RW
MCDMA_TS_DMA_CH1_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26] RW  
	FMT_CONV BIT[25:22] RW  
		NO_FMT_CONV VALUE 0x0
		PCFC10_2_SC16 VALUE 0x1
		PCFC12_2_SC16 VALUE 0x2
		PCFC16_2_SC16 VALUE 0x3
		PCFC20_2_SC16 VALUE 0x4
		PCFC24_2_SC16 VALUE 0x5
		UFL165_2_S32 VALUE 0x6
		UFL125_2_S32 VALUE 0x7
		SC16_2_PCFC10 VALUE 0x8
		SC16_2_PCFC12 VALUE 0x9
		SC16_2_PCFC16 VALUE 0xA
		SC16_2_PCFC20 VALUE 0xB
		SC16_2_PCFC24 VALUE 0xC
		S32_2_UFL165 VALUE 0xD
		S32_2_UFL125 VALUE 0xE
	FMT_BIAS BIT[21:17] RW  
	IQ_SWAP BIT[13] RW  
	EXT_L1S BIT[12] RW  
	EXT_STRM BIT[11] RW  
	VBUF_SEL BIT[10:8] RW  
	EXT_MAX_OUTSTANDING BIT[7:5] RW  
		MAX_1_BURST VALUE 0x0
		MAX_2_BURST VALUE 0x1
		MAX_3_BURST VALUE 0x2
		MAX_4_BURST VALUE 0x3
		MAX_5_BURST VALUE 0x4
		MAX_6_BURST VALUE 0x5
		MAX_7_BURST VALUE 0x6
		MAX_8_BURST VALUE 0x7
	EXT_MAX_BURST_SIZE BIT[4:3] RW  
		MAX_128_BYTES VALUE 0x0
		MAX_64_BYTES VALUE 0x1
		MAX_32_BYTES VALUE 0x2
		MAX_8_BYTES VALUE 0x3
	EN_DMA_DONE BIT[2] RW  
		NO_DMA_DONE_PULSE VALUE 0x0
		DMA_DONE_PULSE VALUE 0x1
	DMA_BUF BIT[1] RW  
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1
	EXT_RWB BIT[0] RW  
		WRITE VALUE 0x0
		READ VALUE 0x1

MCDMA_TS_DMA_CH1_WORD1 ADDRESS 0x0304 RW
MCDMA_TS_DMA_CH1_WORD1 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:2] RW  

MCDMA_TS_DMA_CH1_WORD2 ADDRESS 0x0308 RW
MCDMA_TS_DMA_CH1_WORD2 RESET_VALUE 0x00000000
	VBUF_ADDR BIT[31:16] RW  
	EXT_BYTE_LENGTH BIT[15:0] RW  

MCDMA_TS_DMA_CH2_WORD0 ADDRESS 0x0400 RW
MCDMA_TS_DMA_CH2_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26] RW  
	FMT_CONV BIT[25:22] RW  
		NO_FMT_CONV VALUE 0x0
		PCFC10_2_SC16 VALUE 0x1
		PCFC12_2_SC16 VALUE 0x2
		PCFC16_2_SC16 VALUE 0x3
		PCFC20_2_SC16 VALUE 0x4
		PCFC24_2_SC16 VALUE 0x5
		UFL165_2_S32 VALUE 0x6
		UFL125_2_S32 VALUE 0x7
		SC16_2_PCFC10 VALUE 0x8
		SC16_2_PCFC12 VALUE 0x9
		SC16_2_PCFC16 VALUE 0xA
		SC16_2_PCFC20 VALUE 0xB
		SC16_2_PCFC24 VALUE 0xC
		S32_2_UFL165 VALUE 0xD
		S32_2_UFL125 VALUE 0xE
	FMT_BIAS BIT[21:17] RW  
	IQ_SWAP BIT[13] RW  
	EXT_L1S BIT[12] RW  
	EXT_STRM BIT[11] RW  
	VBUF_SEL BIT[10:8] RW  
	EXT_MAX_OUTSTANDING BIT[7:5] RW  
		MAX_1_BURST VALUE 0x0
		MAX_2_BURST VALUE 0x1
		MAX_3_BURST VALUE 0x2
		MAX_4_BURST VALUE 0x3
		MAX_5_BURST VALUE 0x4
		MAX_6_BURST VALUE 0x5
		MAX_7_BURST VALUE 0x6
		MAX_8_BURST VALUE 0x7
	EXT_MAX_BURST_SIZE BIT[4:3] RW  
		MAX_128_BYTES VALUE 0x0
		MAX_64_BYTES VALUE 0x1
		MAX_32_BYTES VALUE 0x2
		MAX_8_BYTES VALUE 0x3
	EN_DMA_DONE BIT[2] RW  
		NO_DMA_DONE_PULSE VALUE 0x0
		DMA_DONE_PULSE VALUE 0x1
	DMA_BUF BIT[1] RW  
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1
	EXT_RWB BIT[0] RW  
		WRITE VALUE 0x0
		READ VALUE 0x1

MCDMA_TS_DMA_CH2_WORD1 ADDRESS 0x0404 RW
MCDMA_TS_DMA_CH2_WORD1 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:2] RW  

MCDMA_TS_DMA_CH2_WORD2 ADDRESS 0x0408 RW
MCDMA_TS_DMA_CH2_WORD2 RESET_VALUE 0x00000000
	VBUF_ADDR BIT[31:16] RW  
	EXT_BYTE_LENGTH BIT[15:0] RW  

MCDMA_TS_DMA_CH3_WORD0 ADDRESS 0x0500 RW
MCDMA_TS_DMA_CH3_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26] RW  
	FMT_CONV BIT[25:22] RW  
		NO_FMT_CONV VALUE 0x0
		PCFC10_2_SC16 VALUE 0x1
		PCFC12_2_SC16 VALUE 0x2
		PCFC16_2_SC16 VALUE 0x3
		PCFC20_2_SC16 VALUE 0x4
		PCFC24_2_SC16 VALUE 0x5
		UFL165_2_S32 VALUE 0x6
		UFL125_2_S32 VALUE 0x7
		SC16_2_PCFC10 VALUE 0x8
		SC16_2_PCFC12 VALUE 0x9
		SC16_2_PCFC16 VALUE 0xA
		SC16_2_PCFC20 VALUE 0xB
		SC16_2_PCFC24 VALUE 0xC
		S32_2_UFL165 VALUE 0xD
		S32_2_UFL125 VALUE 0xE
	FMT_BIAS BIT[21:17] RW  
	IQ_SWAP BIT[13] RW  
	EXT_L1S BIT[12] RW  
	EXT_STRM BIT[11] RW  
	VBUF_SEL BIT[10:8] RW  
	EXT_MAX_OUTSTANDING BIT[7:5] RW  
		MAX_1_BURST VALUE 0x0
		MAX_2_BURST VALUE 0x1
		MAX_3_BURST VALUE 0x2
		MAX_4_BURST VALUE 0x3
		MAX_5_BURST VALUE 0x4
		MAX_6_BURST VALUE 0x5
		MAX_7_BURST VALUE 0x6
		MAX_8_BURST VALUE 0x7
	EXT_MAX_BURST_SIZE BIT[4:3] RW  
		MAX_128_BYTES VALUE 0x0
		MAX_64_BYTES VALUE 0x1
		MAX_32_BYTES VALUE 0x2
		MAX_8_BYTES VALUE 0x3
	EN_DMA_DONE BIT[2] RW  
		NO_DMA_DONE_PULSE VALUE 0x0
		DMA_DONE_PULSE VALUE 0x1
	DMA_BUF BIT[1] RW  
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1
	EXT_RWB BIT[0] RW  
		WRITE VALUE 0x0
		READ VALUE 0x1

MCDMA_TS_DMA_CH3_WORD1 ADDRESS 0x0504 RW
MCDMA_TS_DMA_CH3_WORD1 RESET_VALUE 0x00000000
	AXI_START_ADDR BIT[31:2] RW  

MCDMA_TS_DMA_CH3_WORD2 ADDRESS 0x0508 RW
MCDMA_TS_DMA_CH3_WORD2 RESET_VALUE 0x00000000
	VBUF_ADDR BIT[31:16] RW  
	EXT_BYTE_LENGTH BIT[15:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.DBG_TS_TRIF (level 4)
----------------------------------------------------------------------------------------
dbg_ts_trif MODULE OFFSET=MSS_TOP+0x00324800 MAX=MSS_TOP+0x003249FF APRE= SPRE=

DBG_STATUS_WORD0 ADDRESS 0x0000 R
DBG_STATUS_WORD0 RESET_VALUE 0xC0000000
	PE_READY BIT[31] R  
	CMD_ACK BIT[30] R  
	CMD_ERROR BIT[29] R  

DBG_TASK_WORD0 ADDRESS 0x0100 RW
DBG_TASK_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26] RW  
	CMD_DBG_TASK BIT[0] RW  

DBG_TASK_WORD1 ADDRESS 0x0104 RW
DBG_TASK_WORD1 RESET_VALUE 0x00000000
	DEBUG_TASK BIT[23:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.STMR_EXPY (level 4)
----------------------------------------------------------------------------------------
stmr_expy MODULE OFFSET=MSS_TOP+0x00324C00 MAX=MSS_TOP+0x00324FFF APRE= SPRE=

UNIV_STMR_MSTMR_EXPY ADDRESS 0x0000 R
UNIV_STMR_MSTMR_EXPY RESET_VALUE 0x00000000
	MSTMR_TIME BIT[26:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.ENCRYPT (level 4)
----------------------------------------------------------------------------------------
encrypt MODULE OFFSET=MSS_TOP+0x00325000 MAX=MSS_TOP+0x003250FC APRE= SPRE=

ENCRYPT_ACC_RESET ADDRESS 0x0000 RW
ENCRYPT_ACC_RESET RESET_VALUE 0x00000000
	RESET BIT[0] RW  
		ACTIVE VALUE 0x0
		RESET VALUE 0x1

ENCRYPT_ACC_CGC_CTL ADDRESS 0x0004 RW
ENCRYPT_ACC_CGC_CTL RESET_VALUE 0x00000000
	GEA_CGC_SW_EN BIT[3] RW  
		CGC_OFF VALUE 0x0
		CGC_ON VALUE 0x1
	GEA_CGC_CTL BIT[2] RW  
		HW_CGC VALUE 0x0
		SW_CGC VALUE 0x1
	A5_CGC_SW_EN BIT[1] RW  
		CGC_OFF VALUE 0x0
		CGC_ON VALUE 0x1
	A5_CGC_CTL BIT[0] RW  
		HW_CGC VALUE 0x0
		SW_CGC VALUE 0x1

ENCRYPT_ACC_CGC_STATUS ADDRESS 0x0008 R
ENCRYPT_ACC_CGC_STATUS RESET_VALUE 0x00000000
	GEA_CGC_CTL_STATUS BIT[3] R  
		HW_CGC VALUE 0x0
		SW_CGC VALUE 0x1
	GEA_CLK_STATUS BIT[2] R  
		CGC_OFF VALUE 0x0
		CGC_ON VALUE 0x1
	A5_CGC_CTL_STATUS BIT[1] R  
		HW_CGC VALUE 0x0
		SW_CGC VALUE 0x1
	A5_CLK_STATUS BIT[0] R  
		CGC_OFF VALUE 0x0
		CGC_ON VALUE 0x1

GEA_CONFIG_0 ADDRESS 0x000C RW
GEA_CONFIG_0 RESET_VALUE 0x00000000
	GEA12_BIG_ENDIAN BIT[13] RW  
	GEA12_PREPEND_X_ZEROS BIT[12:8] RW  
	GEA_DIRECTION_DATA_BIT BIT[7] RW  
	GEA_SHIFT_INTO_MSB_ENA BIT[6] RW  
	GEA12_KEY_STREAM_GEN_CMD BIT[5] W  
	GEA12_AUTOGEN_ENA BIT[4] RW  
	GEA12_32OCTETS_MODE BIT[3] RW  
	GEA_MODE BIT[2:1] RW  
	GEA_TRIGGER BIT[0] W  

GEA_INPUT ADDRESS 0x0010 RW
GEA_INPUT RESET_VALUE 0x00000000
	FRAME_DEPENDENT_INPUT BIT[31:0] RW  

GEA_KC_n(n):(0)-(1) ARRAY 0x00000014+0x4*n
GEA_KC_0 ADDRESS 0x0014 RW
GEA_KC_0 RESET_VALUE 0x00000000
	CIPHER_KEY BIT[31:0] RW  

AMBA_KEY_STRM_WORDn_RD(n):(0)-(7) ARRAY 0x0000001C+0x4*n
AMBA_KEY_STRM_WORD0_RD ADDRESS 0x001C R
AMBA_KEY_STRM_WORD0_RD RESET_VALUE 0x00000000
	GEA12_KEYSTREAM BIT[31:0] R  

AMBA_KEY_STRM_STATUS ADDRESS 0x003C R
AMBA_KEY_STRM_STATUS RESET_VALUE 0x00000000
	GEA12_ACTIVE BIT[31] R  
	GEA12_STATUS BIT[7:0] R  

AFIVE_CONFIG_0 ADDRESS 0x0040 RW
AFIVE_CONFIG_0 RESET_VALUE 0x00000000
	CONTINUE_2NDBLK BIT[7] W  
	AFIVE12_DONE_MASK BIT[5] RW  
	BLK_IDX_CFG BIT[4] RW  
	BLK_SIZE_CFG BIT[3] RW  
	AFIVE_MODE BIT[2:1] RW  
	AFIVE_GO BIT[0] W  

AFIVE_INPUT ADDRESS 0x0044 RW
AFIVE_INPUT RESET_VALUE 0x00000000
	INPUT BIT[21:0] RW  

AFIVE_KC_n(n):(0)-(1) ARRAY 0x00000048+0x4*n
AFIVE_KC_0 ADDRESS 0x0048 RW
AFIVE_KC_0 RESET_VALUE 0x00000000
	CIPHER_KEY BIT[31:0] RW  

AFIVE_KEY_STRM_WORDn_RD(n):(0)-(10) ARRAY 0x00000050+0x4*n
AFIVE_KEY_STRM_WORD0_RD ADDRESS 0x0050 R
AFIVE_KEY_STRM_WORD0_RD RESET_VALUE 0x00000000
	KEY_STREAM_BLOCK BIT[31:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MSS_TOP.MODEM_TOP.MTC_TOP.UNIV_STMR (level 4)
----------------------------------------------------------------------------------------
univ_stmr MODULE OFFSET=MSS_TOP+0x00328800 MAX=MSS_TOP+0x00328BFF APRE= SPRE=

UNIV_STMR_RESET ADDRESS 0x0000 C
UNIV_STMR_RESET RESET_VALUE 0x00000000
	DATA0 BIT[0] W  

UNIV_STMR_ENABLE ADDRESS 0x0004 RW
UNIV_STMR_ENABLE RESET_VALUE 0x00000000
	MSTMR_EN BIT[0] RW  

UNIV_STMR_MSTMR ADDRESS 0x0008 R
UNIV_STMR_MSTMR RESET_VALUE 0x00000000
	MSTMR_TIME BIT[26:0] R  

UNIV_STMR_SYNC_CMD ADDRESS 0x000C C
UNIV_STMR_SYNC_CMD RESET_VALUE 0x00000000
	SYNC BIT[0] W  

UNIV_STMR_MODIFIER_ADJ ADDRESS 0x0010 RW
UNIV_STMR_MODIFIER_ADJ RESET_VALUE 0x00000006
	ADJ_VAL BIT[2:0] RW  

UNIV_STMR_STATUS ADDRESS 0x0014 R
UNIV_STMR_STATUS RESET_VALUE 0x00000000
	IN_SYNC BIT[0] R  

UNIV_STMR_STATUS_DUMP_CMD ADDRESS 0x0034 C
UNIV_STMR_STATUS_DUMP_CMD RESET_VALUE 0x00000000
	STATUS_DUMP_UP BIT[0] W  

UNIV_STMR_TIME_STATUS_RD ADDRESS 0x0038 R
UNIV_STMR_TIME_STATUS_RD RESET_VALUE 0x00000000
	TIME BIT[26:0] R  

TX_Cn_CTRL_SEL(n):(0)-(0) ARRAY 0x00000080+0x4*n
TX_C0_CTRL_SEL ADDRESS 0x0080 RW
TX_C0_CTRL_SEL RESET_VALUE 0x00000000
	FR_STB_SEL BIT[0] RW  
		NO_DUMP VALUE 0x0
		DUMP VALUE 0x1

TX_Cn_TRIG_CMD(n):(0)-(0) ARRAY 0x00000088+0x4*n
TX_C0_TRIG_CMD ADDRESS 0x0088 C
TX_C0_TRIG_CMD RESET_VALUE 0x00000000
	TRIG BIT[0] W  

TX_Cn_TRIG_VAL(n):(0)-(0) ARRAY 0x00000090+0x4*n
TX_C0_TRIG_VAL ADDRESS 0x0090 RW
TX_C0_TRIG_VAL RESET_VALUE 0x00000000
	TX_TRIG_TIME BIT[21:0] RW  

TX_TRIG_STATUS ADDRESS 0x00A8 R
TX_TRIG_STATUS RESET_VALUE 0x00000000
	DACCOMP_MUX_CHAIN0_STOP_TRIG BIT[8] R  
	DACCOMP_MUX_CHAIN0_STRT_TRIG BIT[6] R  
	DAC0_UPDATE_STOP_TRIG BIT[4] R  
	DAC0_UPDATE_STRT_TRIG BIT[2] R  
	TX_C0_TRIG BIT[0] R  

TX_Cn_TRIG_RD(n):(0)-(0) ARRAY 0x000000B0+0x4*n
TX_C0_TRIG_RD ADDRESS 0x00B0 R
TX_C0_TRIG_RD RESET_VALUE 0x00000000
	TX_TRIG_DUMP BIT[21:0] R  

UNIV_STMR_TX_SYNC_TIMEn(n):(0)-(0) ARRAY 0x000000D0+0x4*n
UNIV_STMR_TX_SYNC_TIME0 ADDRESS 0x00D0 R
UNIV_STMR_TX_SYNC_TIME0 RESET_VALUE 0x00000000
	MSTMR_TIME BIT[21:0] R  

UNIV_STMR_TRIG_CTRL ADDRESS 0x00D8 RW
UNIV_STMR_TRIG_CTRL RESET_VALUE 0x001FFFFF
	TMB_BOUNDARY_WRAP BIT[21:0] RW  

UNIV_STMR_TRIG_MASK ADDRESS 0x00DC RW
UNIV_STMR_TRIG_MASK RESET_VALUE 0x003FFFFF
	TMB_MASK BIT[21:0] RW  

VFR_SEL ADDRESS 0x00E0 RW
VFR_SEL RESET_VALUE 0x00000000
	VFR_SEL BIT[2:0] RW  

UNIV_STMR_SPARE ADDRESS 0x00E4 RW
UNIV_STMR_SPARE RESET_VALUE 0x00000000
	SPARE BIT[31:0] RW  

UNIV_STMR_LD_CMD ADDRESS 0x00EC C
UNIV_STMR_LD_CMD RESET_VALUE 0x00000000
	LOAD BIT[0] W  

UNIV_STMR_MODIFIER_LD ADDRESS 0x00F0 RW
UNIV_STMR_MODIFIER_LD RESET_VALUE 0x00000000
	LD_VAL BIT[26:0] RW  

TX_DACn_UPDATE_STRT_TRIG_CMD(n):(0)-(0) ARRAY 0x00000108+0x4*n
TX_DAC0_UPDATE_STRT_TRIG_CMD ADDRESS 0x0108 C
TX_DAC0_UPDATE_STRT_TRIG_CMD RESET_VALUE 0x00000000
	TRIG BIT[0] W  

TX_DACn_UPDATE_STRT_VAL(n):(0)-(0) ARRAY 0x00000110+0x4*n
TX_DAC0_UPDATE_STRT_VAL ADDRESS 0x0110 RW
TX_DAC0_UPDATE_STRT_VAL RESET_VALUE 0x00000000
	TRIG_TIME BIT[21:0] RW  

TX_DACn_UPDATE_STOP_TRIG_CMD(n):(0)-(0) ARRAY 0x00000118+0x4*n
TX_DAC0_UPDATE_STOP_TRIG_CMD ADDRESS 0x0118 C
TX_DAC0_UPDATE_STOP_TRIG_CMD RESET_VALUE 0x00000000
	TRIG BIT[0] W  

TX_DACn_UPDATE_STOP_VAL(n):(0)-(0) ARRAY 0x00000120+0x4*n
TX_DAC0_UPDATE_STOP_VAL ADDRESS 0x0120 RW
TX_DAC0_UPDATE_STOP_VAL RESET_VALUE 0x00000000
	TRIG_TIME BIT[21:0] RW  

TX_DACn_IREF_GAIN(n):(0)-(0) ARRAY 0x00000128+0x4*n
TX_DAC0_IREF_GAIN ADDRESS 0x0128 RW
TX_DAC0_IREF_GAIN RESET_VALUE 0x00000000
	RTUNE_FINE_MX BIT[7:3] RW  
	GC BIT[2:0] RW  

DACCOMP_MUX_CHAINn_STRT_TRIG_CMD(n):(0)-(0) ARRAY 0x00000130+0x4*n
DACCOMP_MUX_CHAIN0_STRT_TRIG_CMD ADDRESS 0x0130 C
DACCOMP_MUX_CHAIN0_STRT_TRIG_CMD RESET_VALUE 0x00000000
	TRIG BIT[0] W  

DACCOMP_MUX_CHAINn_STRT_VAL(n):(0)-(0) ARRAY 0x00000138+0x4*n
DACCOMP_MUX_CHAIN0_STRT_VAL ADDRESS 0x0138 RW
DACCOMP_MUX_CHAIN0_STRT_VAL RESET_VALUE 0x00000000
	TRIG_TIME BIT[21:0] RW  

DACCOMP_MUX_CHAINn_STOP_TRIG_CMD(n):(0)-(0) ARRAY 0x00000140+0x4*n
DACCOMP_MUX_CHAIN0_STOP_TRIG_CMD ADDRESS 0x0140 C
DACCOMP_MUX_CHAIN0_STOP_TRIG_CMD RESET_VALUE 0x00000000
	TRIG BIT[0] W  

DACCOMP_MUX_CHAINn_STOP_VAL(n):(0)-(0) ARRAY 0x00000148+0x4*n
DACCOMP_MUX_CHAIN0_STOP_VAL ADDRESS 0x0148 RW
DACCOMP_MUX_CHAIN0_STOP_VAL RESET_VALUE 0x00000000
	TRIG_TIME BIT[21:0] RW  

DACCOMP_MUX_CHAINn_STRT_TRIG_RD(n):(0)-(0) ARRAY 0x00000150+0x4*n
DACCOMP_MUX_CHAIN0_STRT_TRIG_RD ADDRESS 0x0150 R
DACCOMP_MUX_CHAIN0_STRT_TRIG_RD RESET_VALUE 0x00000000
	TRIG_DUMP BIT[21:0] R  

DACCOMP_MUX_CHAINn_STOP_TRIG_RD(n):(0)-(0) ARRAY 0x00000158+0x4*n
DACCOMP_MUX_CHAIN0_STOP_TRIG_RD ADDRESS 0x0158 R
DACCOMP_MUX_CHAIN0_STOP_TRIG_RD RESET_VALUE 0x00000000
	TRIG_DUMP BIT[21:0] R  

RXFE_Cn_TRIG_CMD(n):(0)-(1) ARRAY 0x00000180+0x4*n
RXFE_C0_TRIG_CMD ADDRESS 0x0180 C
RXFE_C0_TRIG_CMD RESET_VALUE 0x00000000
	TRIG BIT[0] W  

RXFE_Cn_TRIG_VAL(n):(0)-(1) ARRAY 0x000001A0+0x4*n
RXFE_C0_TRIG_VAL ADDRESS 0x01A0 RW
RXFE_C0_TRIG_VAL RESET_VALUE 0x00000000
	RXFE_TRIG_TIME BIT[21:0] RW  

RXFE_TRIG_STATUS ADDRESS 0x01C0 R
RXFE_TRIG_STATUS RESET_VALUE 0x00000000
	RXFE_C1_TRIG BIT[1] R  
	RXFE_C0_TRIG BIT[0] R  

RXFE_Cn_TRIG_RD(n):(0)-(1) ARRAY 0x000001D0+0x4*n
RXFE_C0_TRIG_RD ADDRESS 0x01D0 R
RXFE_C0_TRIG_RD RESET_VALUE 0x00000000
	RXFE_TRIG_DUMP BIT[21:0] R  

STMR_TIME_RD ADDRESS 0x0300 R
STMR_TIME_RD RESET_VALUE 0x00000000
	UNIV_TIME BIT[23:0] R  

STMR_EVT_MATCH_n(n):(0)-(31) ARRAY 0x00000304+0x4*n
STMR_EVT_MATCH_0 ADDRESS 0x0304 RW
STMR_EVT_MATCH_0 RESET_VALUE 0x00000000
	EN BIT[31] RW  
	TIME BIT[23:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.OCIMEM_WRAPPER_CSR (level 1)
----------------------------------------------------------------------------------------
OCIMEM_WRAPPER_CSR BASE 0x00050000 SIZE=0x00004000 ocimem_wrapper_csraddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.OCIMEM_WRAPPER_CSR.OCIMEM_CSR (level 2)
----------------------------------------------------------------------------------------
ocimem_csr MODULE OFFSET=OCIMEM_WRAPPER_CSR+0x00000000 MAX=OCIMEM_WRAPPER_CSR+0x000007FF APRE= SPRE=

OCIMEM_HW_VERSION ADDRESS 0x0000 R
OCIMEM_HW_VERSION RESET_VALUE 0x10280000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

OCIMEM_HW_PROFILE ADDRESS 0x0004 R
OCIMEM_HW_PROFILE RESET_VALUE 0x00004018
	NUM_BANKS BIT[16:12] R  
	NUM_EXCL_MON BIT[8:0] R  

OCIMEM_GEN_CTL ADDRESS 0x0008 RW
OCIMEM_GEN_CTL RESET_VALUE 0x00100004
	EXMON_GRAN_MASK BIT[20:16] RW  
	CLREXMONREQ_PULSE_EN BIT[3] RW  
		HANDSHAKE VALUE 0x0
		PULSED VALUE 0x1
	EXMON_GRAN_128B_EN BIT[2] RW  
		GRAN_64B VALUE 0x0
		GRAN_128B VALUE 0x1
	CSR_AHB_BRIDGE_POSTWR_DIS BIT[1] RW  
		POSTWR_OK VALUE 0x0
		POST_WR_DISABLED VALUE 0x1
	SW_STM_FLAG BIT[0] RW  
		CLREXMON_EN VALUE 0x0
		CLREXMON_DIS VALUE 0x1

OCIMEM_GEN_STAT ADDRESS 0x000C R
OCIMEM_GEN_STAT RESET_VALUE 0x00000000
	AXI_ERR_SLEEP BIT[1] R  
		NO_SLEEP_ERROR VALUE 0x0
		MEMORY_SLEEP_ACCESS_ERROR VALUE 0x1
	AXI_ERR_DECODE BIT[0] R  
		NO_DECODE_ERROR VALUE 0x0
		ADDRESS_OUT_OF_RANGE_ERROR VALUE 0x1

OCIMEM_INTC_CLR ADDRESS 0x0010 RW
OCIMEM_INTC_CLR RESET_VALUE 0x00000000
	AXI_ERR_INT_CLR BIT[0] RW  
		NO_ACTION VALUE 0x0
		NONSTICK_INTERRUPT_CLEAR VALUE 0x1

OCIMEM_INTC_MASK ADDRESS 0x0014 RW
OCIMEM_INTC_MASK RESET_VALUE 0x00000001
	AXI_ERR_INT_MSK BIT[0] RW  
		INTERRUPT_ON_ERROR VALUE 0x0
		DISABLE_INTERRUPT VALUE 0x1

OCIMEM_INTC_STAT ADDRESS 0x0018 R
OCIMEM_INTC_STAT RESET_VALUE 0x00000000
	AXI_ERR_INT_STAT BIT[0] R  
		NO_AXI_ERROR VALUE 0x0
		AXI_ERROR_DETECTED VALUE 0x1

OCIMEM_OSW_STATUS ADDRESS 0x001C R
OCIMEM_OSW_STATUS RESET_VALUE 0x00000001
	OSW_RRESP_FIFO_FULL BIT[5] R  
		NOT_FULL VALUE 0x0
		FULL VALUE 0x1
	OSW_WRESP_FIFO_FULL BIT[4] R  
		NOT_FULL VALUE 0x0
		FULL VALUE 0x1
	OSW_RDDATA_FIFO_FULL BIT[3] R  
		NOT_FULL VALUE 0x0
		FULL VALUE 0x1
	OSW_WRDATA_FIFO_FULL BIT[2] R  
		NOT_FULL VALUE 0x0
		FULL VALUE 0x1
	OSW_CMDFIFO_FULL BIT[1] R  
		NOT_FULL VALUE 0x0
		FULL VALUE 0x1
	OSW_STAT_IDLE BIT[0] R  
		NOT_IDLE VALUE 0x0
		IDLE VALUE 0x1

OCIMEM_PSCGC_TIMERS ADDRESS 0x0034 RW
OCIMEM_PSCGC_TIMERS RESET_VALUE 0x00000F0F
	TO_SLEEP_COUNTER BIT[11:8] RW  
	WAKEUP_COUNTER BIT[3:0] RW  

OCIMEM_PSCGC_STAT ADDRESS 0x0038 R NO_CSR_TEST
OCIMEM_PSCGC_STAT RESET_VALUE 0x00000000
	M3_PSCGC_CLKOFF BIT[3] R  
		CLK_IS_ON VALUE 0x0
		CLK_IS_OFF VALUE 0x1
	M2_PSCGC_CLKOFF BIT[2] R  
		CLK_IS_ON VALUE 0x0
		CLK_IS_OFF VALUE 0x1
	M1_PSCGC_CLKOFF BIT[1] R  
		CLK_IS_ON VALUE 0x0
		CLK_IS_OFF VALUE 0x1
	M0_PSCGC_CLKOFF BIT[0] R  
		CLK_IS_ON VALUE 0x0
		CLK_IS_OFF VALUE 0x1

OCIMEM_PSCGC_M0_M7_CTL ADDRESS 0x003C RW
OCIMEM_PSCGC_M0_M7_CTL RESET_VALUE 0x00002222
	M3_PSCGC_CTL BIT[14:12] RW  
	M2_PSCGC_CTL BIT[10:8] RW  
	M1_PSCGC_CTL BIT[6:4] RW  
	M0_PSCGC_CTL BIT[2:0] RW  

OCIMEM_ERR_ADDRESS ADDRESS 0x0060 R
OCIMEM_ERR_ADDRESS RESET_VALUE 0x00000000
	ERROR_ADDRESS BIT[31:0] R  

OCIMEM_AXI_ERR_SYNDROME ADDRESS 0x0064 R
OCIMEM_AXI_ERR_SYNDROME RESET_VALUE 0x00000000
	ERROR_ABID BIT[31:29] R  
	ERROR_APID BIT[28:24] R  
	ERROR_AMID BIT[23:16] R  
	ERROR_ATID BIT[14:8] R  
	ERROR_ABURST BIT[5] R  
	ERROR_AWRITE BIT[4] R  
	ERROR_ALEN BIT[3:0] R  

OCIMEM_DEBUG_CTL ADDRESS 0x0068 RW
OCIMEM_DEBUG_CTL RESET_VALUE 0x00000000
	DEBUG_BUS_EN BIT[8] RW  
		DEBUG_BUS_DISABLE VALUE 0x0
		DEBUG_BUS_ENABLE VALUE 0x1
	DEBUG_BUS_SEL BIT[3:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.OCIMEM_WRAPPER_CSR.MPU (level 2)
----------------------------------------------------------------------------------------
mpu MODULE OFFSET=OCIMEM_WRAPPER_CSR+0x00003000 MAX=OCIMEM_WRAPPER_CSR+0x000035FF APRE=OCIMEM_MPU_ SPRE=OCIMEM_MPU_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:10] RW  

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:10] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:10] RW  

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:10] RW  

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1] RW  
	MSACLRWE BIT[0] RW  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x140AAC07
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	MSB BIT[29:24] R  
	LSB BIT[21:16] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A4A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_PRTn_RACRm(n,m):(0,0)-(7,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTn_WACRm(n,m):(0,0)-(7,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTn_START0(n):(0)-(7) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x001FFC00
	ADDR BIT[20:10] RW  

XPU_PRTn_END0(n):(0)-(7) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x001FFC00
	ADDR BIT[20:10] RW  

XPU_PRTn_SCR(n):(0)-(7) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_PRTn_MCR(n):(0)-(7) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

XPU_PRTn_CNTL0(n):(0)-(7) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31] RW  

XPU_PRTn_CNTL1(n):(0)-(7) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W NO_CSR_TEST
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1] W  
	CSRC BIT[0] W  

----------------------------------------------------------------------------------------
-- BASE TWIZY.PMIC_ARB (level 1)
----------------------------------------------------------------------------------------
PMIC_ARB BASE 0x02000000 SIZE=0x01C00000 pmic_arbaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PMIC_ARB.SPMI_CFG_TOP (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.PMIC_ARB.SPMI_CFG_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

spmi_cfg_top MODULE OFFSET=PMIC_ARB+0x00000000 MAX=PMIC_ARB+0x0000CFFF APRE= SPRE=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PMIC_ARB.SPMI_CFG_TOP.SPMI_GENI_CFG (level 3)
----------------------------------------------------------------------------------------
spmi_geni_cfg MODULE OFFSET=PMIC_ARB+0x0000A000 MAX=PMIC_ARB+0x0000A6FF APRE=SPMI_ SPRE=SPMI_

GENI_CLK_CTRL ADDRESS 0x0000 RW NO_CSR_TEST
GENI_CLK_CTRL RESET_VALUE 0x00000000
	SER_CLK_SEL BIT[0] RW  

GENI_HW_VERSION ADDRESS 0x0004 R
GENI_HW_VERSION RESET_VALUE 0x20000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

GENI_FW_REVISION ADDRESS 0x0008 RW
GENI_FW_REVISION RESET_VALUE 0x0000FFFF
	PROTOCOL BIT[15:6] RW  
	VERSION BIT[5:0] RW  

GENI_S_FW_REVISION ADDRESS 0x000C RW
GENI_S_FW_REVISION RESET_VALUE 0x0000FFFF
	PROTOCOL BIT[15:6] RW  
	VERSION BIT[5:0] RW  

GENI_FORCE_DEFAULT_REG ADDRESS 0x0010 W
GENI_FORCE_DEFAULT_REG RESET_VALUE 0x00000000
	FORCE_DEFAULT BIT[0] W  

GENI_OUTPUT_CTRL ADDRESS 0x0014 RW
GENI_OUTPUT_CTRL RESET_VALUE 0x00000000
	SOE2_EN BIT[2] RW  
	SOE1_EN BIT[1] RW  
	SOE0_EN BIT[0] RW  

GENI_CGC_CTRL ADDRESS 0x0018 RW NO_CSR_TEST
GENI_CGC_CTRL RESET_VALUE 0x00000078
	PROG_RAM_SCLK_OFF BIT[9] RW  
	PROG_RAM_HCLK_OFF BIT[8] RW  
	EXT_CLK_CGC_ON BIT[6] RW  
	RX_CLK_CGC_ON BIT[5] RW  
	TX_CLK_CGC_ON BIT[4] RW  
	SCLK_CGC_ON BIT[3] RW  
	DATA_AHB_CLK_CGC_ON BIT[2] RW  
	CFG_AHB_WR_CLK_CGC_ON BIT[1] RW  
	CFG_AHB_CLK_CGC_ON BIT[0] RW  

GENI_CHAR_CFG ADDRESS 0x001C RW
GENI_CHAR_CFG RESET_VALUE 0x00000000
	CHAR_MODE BIT[19:12] RW  
	CHAR_STATUS BIT[11:8] RW  
	DIRECTION BIT[4] RW  
	ENABLE BIT[0] RW  

GENI_CHAR_DATA_n(n):(0)-(1) ARRAY 0x00000020+0x4*n
GENI_CHAR_DATA_0 ADDRESS 0x0020 RW
GENI_CHAR_DATA_0 RESET_VALUE 0x00000000
	DIN_ACTUAL BIT[15:8] R  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

GENI_CTRL ADDRESS 0x0028 RW
GENI_CTRL RESET_VALUE 0x00000000
	S_GENI_DISABLE BIT[1] RW  
	M_GENI_DISABLE BIT[0] RW  

GENI_STATUS ADDRESS 0x002C R
GENI_STATUS RESET_VALUE 0x00000000
	S_GENI_CMD_FSM_STATE BIT[20:16] R  
	NOT_USED_BITS_3 BIT[15:13] R   NO_DOC NO_CSR_TEST
	S_GENI_CMD_ACTIVE BIT[12] R  
	NOT_USED_BITS_2 BIT[11:9] R   NO_DOC NO_CSR_TEST
	M_GENI_CMD_FSM_STATE BIT[8:4] R  
	NOT_USED_BITS_1 BIT[3:1] R   NO_DOC NO_CSR_TEST
	M_GENI_CMD_ACTIVE BIT[0] R  

GENI_TEST_BUS_CTRL ADDRESS 0x0030 RW
GENI_TEST_BUS_CTRL RESET_VALUE 0x00000000
	TEST_BUS_SEL BIT[4:0] RW  

GENI_SER_CLK_CFG ADDRESS 0x0034 RW
GENI_SER_CLK_CFG RESET_VALUE 0x00004002
	TX_CLK_DIV_VALUE BIT[25:14] RW  
	RX_CLK_DIV_VALUE BIT[13:2] RW  
	TX_SER_CLK_EN BIT[1] RW  
	RX_SER_CLK_EN BIT[0] RW  

GENI_TX_WATERMARK_REG ADDRESS 0x0038 RW
GENI_TX_WATERMARK_REG RESET_VALUE 0x00000000
	TX_WATERMARK BIT[3:0] RW  

GENI_RX_WATERMARK_REG ADDRESS 0x003C RW
GENI_RX_WATERMARK_REG RESET_VALUE 0x00000000
	RX_WATERMARK BIT[3:0] RW  

GENI_STOP_REG ADDRESS 0x0040 W
GENI_STOP_REG RESET_VALUE 0x00000000
	S_GENI_STOP BIT[1] W  
	M_GENI_STOP BIT[0] W  

GENI_SW_COMP_REG ADDRESS 0x0044 RW
GENI_SW_COMP_REG RESET_VALUE 0x00000000
	SW_COMP BIT[2:0] RW  

GENI_PROG_ROM_CTRL_REG ADDRESS 0x0048 RW
GENI_PROG_ROM_CTRL_REG RESET_VALUE 0x00000001
	PROG_ROM_EN BIT[0] RW  

GENI_CFG_REG0 ADDRESS 0x0100 RW
GENI_CFG_REG0 RESET_VALUE 0x0202187F
	GENI_TX_MODE BIT[29] RW  
	COND_COMP_IN_0_SEL_RST_VAL BIT[28:21] RW  
	COND_COMP_IN_VEC BIT[20:13] RW  
	M_DATA_CNT_INIT_VALUE_INCR BIT[12] RW  
	DATA_CNT_MODE BIT[11] RW  
	M_DATA_CNT_EN_BITS BIT[8:3] RW  
	EXT_SECURITY_EN BIT[2] RW  
	EXT_ARB_EN BIT[1] RW  
	M_PROG_RAM_SEC_WORD_EN BIT[0] RW  

GENI_CFG_REG1 ADDRESS 0x0104 RW
GENI_CFG_REG1 RESET_VALUE 0x00027F7B
	TX_PARAM_TABLE_VEC_1 BIT[17:9] RW  
	TX_PARAM_TABLE_VEC_0 BIT[8:0] RW  

GENI_CFG_REG2 ADDRESS 0x0108 RW
GENI_CFG_REG2 RESET_VALUE 0x000076BF
	TX_PARAM_TABLE_VEC_3 BIT[17:9] RW  
	TX_PARAM_TABLE_VEC_2 BIT[8:0] RW  

GENI_CFG_REG3 ADDRESS 0x010C RW
GENI_CFG_REG3 RESET_VALUE 0x0007F8FE
	TX_DATA_TABLE_VEC_1 BIT[19:10] RW  
	TX_DATA_TABLE_VEC_0 BIT[9:0] RW  

GENI_CFG_REG4 ADDRESS 0x0110 RW
GENI_CFG_REG4 RESET_VALUE 0x000FFEFE
	TX_DATA_TABLE_VEC_3 BIT[19:10] RW  
	TX_DATA_TABLE_VEC_2 BIT[9:0] RW  

GENI_CFG_REG5 ADDRESS 0x0114 RW
GENI_CFG_REG5 RESET_VALUE 0x208802AB
	DRIVE_DEFAULT_ON_START_EN BIT[29] RW  
	TX_BP_MODE BIT[28] RW  
	TX_SOE_EDGE_SEL BIT[27] RW  
	TX_SOUT_EDGE_SEL BIT[26] RW  
	TX_DEFAULT_PRIM_SOE_VALUE BIT[25] RW  
	TX_DEFAULT_PRIM_SOUT_VALUE BIT[24] RW  
	TX_DEFAULT_SOE_VALUE BIT[23] RW  
	TX_DEFAULT_SOUT_VALUE BIT[22] RW  
	TX_CONST1_EFF_SIZE BIT[20:18] RW  
	TX_CONST1_REG BIT[9:2] RW  
	TX_PAR_MODE BIT[1] RW  
	TX_PAR_CALC_EN BIT[0] RW  

GENI_CFG_REG6 ADDRESS 0x0118 RW
GENI_CFG_REG6 RESET_VALUE 0x00005512
	M_TIME_CNT_FR_DIV BIT[31:30] RW  
	M_TIME_CNT_EN_FR_SEL BIT[29] RW  
	M_GP_CNT_INIT_VAL BIT[25:21] RW  
	M_GP_CNT_DIRECTION BIT[20] RW  
	TX_SOUT_MODUL_START_VAL BIT[19] RW  
	TX_SOUT_MODUL_STOP_DUR BIT[17:16] RW  
	TX_SOUT_MODUL_EN BIT[15] RW  
	TX_LOAD_PAR_EN BIT[14] RW  
	TX_PARAM_DUMMY_PAR_EN BIT[13] RW  
	TX_PARAM_PAR_EN BIT[12] RW  
	TX_FIFO_DUMMY_PAR_EN BIT[11] RW  
	TX_FIFO_PAR_EN BIT[10] RW  
	IO2_CONST_EFF_SIZE BIT[8] RW  
	IO2_CONST_REG BIT[5:4] RW  
	IO2_DEFAULT_PRIM_SOE_VALUE BIT[3] RW  
	IO2_DEFAULT_PRIM_SOUT_VALUE BIT[2] RW  
	IO2_DEFAULT_SOE_VALUE BIT[1] RW  
	IO2_DEFAULT_SOUT_VALUE BIT[0] RW  

GENI_CFG_REG7 ADDRESS 0x011C RW
GENI_CFG_REG7 RESET_VALUE 0x03880001
	GENI_RX_MODE BIT[26] RW  
	RX_PAR_MODE BIT[25] RW  
	RX_PAR_CALC_EN BIT[24] RW  
	RX_IO_SIN_SEL BIT[23:21] RW  
	RX_SIN_SEL BIT[19:18] RW  
	RX_DATA_SRC BIT[17] RW  
	S_COND_COMP_IN_0_SEL_RST_VAL BIT[16:9] RW  
	S_COND_COMP_IN_VEC BIT[8:1] RW  
	S_DATA_CNT_MODE BIT[0] RW  

GENI_CFG_REG8 ADDRESS 0x0120 RW
GENI_CFG_REG8 RESET_VALUE 0x0000021F
	S_GP_CNT_INIT_VAL BIT[15:11] RW  
	S_GP_CNT_DIRECTION BIT[10] RW  
	S_DATA_CNT_INIT_VALUE_INCR BIT[9] RW  
	S_DATA_CNT_EN_BITS BIT[6:1] RW  
	S_PROG_RAM_SEC_WORD_EN BIT[0] RW  

GENI_CFG_REG9 ADDRESS 0x0124 RW
GENI_CFG_REG9 RESET_VALUE 0x0007F8FE
	RX_DATA_TABLE_VEC_1 BIT[19:10] RW  
	RX_DATA_TABLE_VEC_0 BIT[9:0] RW  

GENI_CFG_REG10 ADDRESS 0x0128 RW
GENI_CFG_REG10 RESET_VALUE 0x000FFEFE
	RX_DATA_TABLE_VEC_3 BIT[19:10] RW  
	RX_DATA_TABLE_VEC_2 BIT[9:0] RW  

GENI_CFG_REG11 ADDRESS 0x012C RW
GENI_CFG_REG11 RESET_VALUE 0x00011000
	PRIM_11_TX_DURATION BIT[23:22] RW  
	PRIM_10_TX_DURATION BIT[21:20] RW  
	PRIM_9_TX_DURATION BIT[19:18] RW  
	PRIM_8_TX_DURATION BIT[17:16] RW  
	PRIM_7_TX_DURATION BIT[15:14] RW  
	PRIM_6_TX_DURATION BIT[13:12] RW  
	PRIM_5_TX_DURATION BIT[11:10] RW  
	PRIM_4_TX_DURATION BIT[9:8] RW  
	PRIM_3_TX_DURATION BIT[7:6] RW  
	PRIM_2_TX_DURATION BIT[5:4] RW  
	PRIM_1_TX_DURATION BIT[3:2] RW  
	PRIM_0_TX_DURATION BIT[1:0] RW  

GENI_CFG_REG12 ADDRESS 0x0130 RW
GENI_CFG_REG12 RESET_VALUE 0x00000000
	PRIM_23_TX_DURATION BIT[23:22] RW  
	PRIM_22_TX_DURATION BIT[21:20] RW  
	PRIM_21_TX_DURATION BIT[19:18] RW  
	PRIM_20_TX_DURATION BIT[17:16] RW  
	PRIM_19_TX_DURATION BIT[15:14] RW  
	PRIM_18_TX_DURATION BIT[13:12] RW  
	PRIM_17_TX_DURATION BIT[11:10] RW  
	PRIM_16_TX_DURATION BIT[9:8] RW  
	PRIM_15_TX_DURATION BIT[7:6] RW  
	PRIM_14_TX_DURATION BIT[5:4] RW  
	PRIM_13_TX_DURATION BIT[3:2] RW  
	PRIM_12_TX_DURATION BIT[1:0] RW  

GENI_CFG_REG13 ADDRESS 0x0134 RW
GENI_CFG_REG13 RESET_VALUE 0x00011000
	PRIM_11_RX_DURATION BIT[23:22] RW  
	PRIM_10_RX_DURATION BIT[21:20] RW  
	PRIM_9_RX_DURATION BIT[19:18] RW  
	PRIM_8_RX_DURATION BIT[17:16] RW  
	PRIM_7_RX_DURATION BIT[15:14] RW  
	PRIM_6_RX_DURATION BIT[13:12] RW  
	PRIM_5_RX_DURATION BIT[11:10] RW  
	PRIM_4_RX_DURATION BIT[9:8] RW  
	PRIM_3_RX_DURATION BIT[7:6] RW  
	PRIM_2_RX_DURATION BIT[5:4] RW  
	PRIM_1_RX_DURATION BIT[3:2] RW  
	PRIM_0_RX_DURATION BIT[1:0] RW  

GENI_CFG_REG14 ADDRESS 0x0138 RW
GENI_CFG_REG14 RESET_VALUE 0x00000000
	PRIM_23_RX_DURATION BIT[23:22] RW  
	PRIM_22_RX_DURATION BIT[21:20] RW  
	PRIM_21_RX_DURATION BIT[19:18] RW  
	PRIM_20_RX_DURATION BIT[17:16] RW  
	PRIM_19_RX_DURATION BIT[15:14] RW  
	PRIM_18_RX_DURATION BIT[13:12] RW  
	PRIM_17_RX_DURATION BIT[11:10] RW  
	PRIM_16_RX_DURATION BIT[9:8] RW  
	PRIM_15_RX_DURATION BIT[7:6] RW  
	PRIM_14_RX_DURATION BIT[5:4] RW  
	PRIM_13_RX_DURATION BIT[3:2] RW  
	PRIM_12_RX_DURATION BIT[1:0] RW  

GENI_CFG_REG15 ADDRESS 0x013C RW
GENI_CFG_REG15 RESET_VALUE 0x002DC896
	PRIM_7_TX_FUNC_SEL BIT[23:21] RW  
	PRIM_6_TX_FUNC_SEL BIT[20:18] RW  
	PRIM_5_TX_FUNC_SEL BIT[17:15] RW  
	PRIM_4_TX_FUNC_SEL BIT[14:12] RW  
	PRIM_3_TX_FUNC_SEL BIT[11:9] RW  
	PRIM_2_TX_FUNC_SEL BIT[8:6] RW  
	PRIM_1_TX_FUNC_SEL BIT[5:3] RW  
	PRIM_0_TX_FUNC_SEL BIT[2:0] RW  

GENI_CFG_REG16 ADDRESS 0x0140 RW
GENI_CFG_REG16 RESET_VALUE 0x00A00001
	PRIM_15_TX_FUNC_SEL BIT[23:21] RW  
	PRIM_14_TX_FUNC_SEL BIT[20:18] RW  
	PRIM_13_TX_FUNC_SEL BIT[17:15] RW  
	PRIM_12_TX_FUNC_SEL BIT[14:12] RW  
	PRIM_11_TX_FUNC_SEL BIT[11:9] RW  
	PRIM_10_TX_FUNC_SEL BIT[8:6] RW  
	PRIM_9_TX_FUNC_SEL BIT[5:3] RW  
	PRIM_8_TX_FUNC_SEL BIT[2:0] RW  

GENI_CFG_REG17 ADDRESS 0x0144 RW
GENI_CFG_REG17 RESET_VALUE 0x00000007
	PRIM_23_TX_FUNC_SEL BIT[23:21] RW  
	PRIM_22_TX_FUNC_SEL BIT[20:18] RW  
	PRIM_21_TX_FUNC_SEL BIT[17:15] RW  
	PRIM_20_TX_FUNC_SEL BIT[14:12] RW  
	PRIM_19_TX_FUNC_SEL BIT[11:9] RW  
	PRIM_18_TX_FUNC_SEL BIT[8:6] RW  
	PRIM_17_TX_FUNC_SEL BIT[5:3] RW  
	PRIM_16_TX_FUNC_SEL BIT[2:0] RW  

GENI_CFG_REG18 ADDRESS 0x0148 RW
GENI_CFG_REG18 RESET_VALUE 0x00000082
	PRIM_23_TX_PAR_FIRST BIT[23] RW  
	PRIM_22_TX_PAR_FIRST BIT[22] RW  
	PRIM_21_TX_PAR_FIRST BIT[21] RW  
	PRIM_20_TX_PAR_FIRST BIT[20] RW  
	PRIM_19_TX_PAR_FIRST BIT[19] RW  
	PRIM_18_TX_PAR_FIRST BIT[18] RW  
	PRIM_17_TX_PAR_FIRST BIT[17] RW  
	PRIM_16_TX_PAR_FIRST BIT[16] RW  
	PRIM_15_TX_PAR_FIRST BIT[15] RW  
	PRIM_14_TX_PAR_FIRST BIT[14] RW  
	PRIM_13_TX_PAR_FIRST BIT[13] RW  
	PRIM_12_TX_PAR_FIRST BIT[12] RW  
	PRIM_11_TX_PAR_FIRST BIT[11] RW  
	PRIM_10_TX_PAR_FIRST BIT[10] RW  
	PRIM_9_TX_PAR_FIRST BIT[9] RW  
	PRIM_8_TX_PAR_FIRST BIT[8] RW  
	PRIM_7_TX_PAR_FIRST BIT[7] RW  
	PRIM_6_TX_PAR_FIRST BIT[6] RW  
	PRIM_5_TX_PAR_FIRST BIT[5] RW  
	PRIM_4_TX_PAR_FIRST BIT[4] RW  
	PRIM_3_TX_PAR_FIRST BIT[3] RW  
	PRIM_2_TX_PAR_FIRST BIT[2] RW  
	PRIM_1_TX_PAR_FIRST BIT[1] RW  
	PRIM_0_TX_PAR_FIRST BIT[0] RW  

GENI_CFG_REG19 ADDRESS 0x014C RW
GENI_CFG_REG19 RESET_VALUE 0x00000000
	PRIM_23_TX_DUMMY_DATA_EN BIT[23] RW  
	PRIM_22_TX_DUMMY_DATA_EN BIT[22] RW  
	PRIM_21_TX_DUMMY_DATA_EN BIT[21] RW  
	PRIM_20_TX_DUMMY_DATA_EN BIT[20] RW  
	PRIM_19_TX_DUMMY_DATA_EN BIT[19] RW  
	PRIM_18_TX_DUMMY_DATA_EN BIT[18] RW  
	PRIM_17_TX_DUMMY_DATA_EN BIT[17] RW  
	PRIM_16_TX_DUMMY_DATA_EN BIT[16] RW  
	PRIM_15_TX_DUMMY_DATA_EN BIT[15] RW  
	PRIM_14_TX_DUMMY_DATA_EN BIT[14] RW  
	PRIM_13_TX_DUMMY_DATA_EN BIT[13] RW  
	PRIM_12_TX_DUMMY_DATA_EN BIT[12] RW  
	PRIM_11_TX_DUMMY_DATA_EN BIT[11] RW  
	PRIM_10_TX_DUMMY_DATA_EN BIT[10] RW  
	PRIM_9_TX_DUMMY_DATA_EN BIT[9] RW  
	PRIM_8_TX_DUMMY_DATA_EN BIT[8] RW  
	PRIM_7_TX_DUMMY_DATA_EN BIT[7] RW  
	PRIM_6_TX_DUMMY_DATA_EN BIT[6] RW  
	PRIM_5_TX_DUMMY_DATA_EN BIT[5] RW  
	PRIM_4_TX_DUMMY_DATA_EN BIT[4] RW  
	PRIM_3_TX_DUMMY_DATA_EN BIT[3] RW  
	PRIM_2_TX_DUMMY_DATA_EN BIT[2] RW  
	PRIM_1_TX_DUMMY_DATA_EN BIT[1] RW  
	PRIM_0_TX_DUMMY_DATA_EN BIT[0] RW  

GENI_CFG_REG20 ADDRESS 0x0150 RW
GENI_CFG_REG20 RESET_VALUE 0x00000008
	PRIM_23_TX_DUMMY_PARAM_EN BIT[23] RW  
	PRIM_22_TX_DUMMY_PARAM_EN BIT[22] RW  
	PRIM_21_TX_DUMMY_PARAM_EN BIT[21] RW  
	PRIM_20_TX_DUMMY_PARAM_EN BIT[20] RW  
	PRIM_19_TX_DUMMY_PARAM_EN BIT[19] RW  
	PRIM_18_TX_DUMMY_PARAM_EN BIT[18] RW  
	PRIM_17_TX_DUMMY_PARAM_EN BIT[17] RW  
	PRIM_16_TX_DUMMY_PARAM_EN BIT[16] RW  
	PRIM_15_TX_DUMMY_PARAM_EN BIT[15] RW  
	PRIM_14_TX_DUMMY_PARAM_EN BIT[14] RW  
	PRIM_13_TX_DUMMY_PARAM_EN BIT[13] RW  
	PRIM_12_TX_DUMMY_PARAM_EN BIT[12] RW  
	PRIM_11_TX_DUMMY_PARAM_EN BIT[11] RW  
	PRIM_10_TX_DUMMY_PARAM_EN BIT[10] RW  
	PRIM_9_TX_DUMMY_PARAM_EN BIT[9] RW  
	PRIM_8_TX_DUMMY_PARAM_EN BIT[8] RW  
	PRIM_7_TX_DUMMY_PARAM_EN BIT[7] RW  
	PRIM_6_TX_DUMMY_PARAM_EN BIT[6] RW  
	PRIM_5_TX_DUMMY_PARAM_EN BIT[5] RW  
	PRIM_4_TX_DUMMY_PARAM_EN BIT[4] RW  
	PRIM_3_TX_DUMMY_PARAM_EN BIT[3] RW  
	PRIM_2_TX_DUMMY_PARAM_EN BIT[2] RW  
	PRIM_1_TX_DUMMY_PARAM_EN BIT[1] RW  
	PRIM_0_TX_DUMMY_PARAM_EN BIT[0] RW  

GENI_CFG_REG21 ADDRESS 0x0154 RW
GENI_CFG_REG21 RESET_VALUE 0x00004400
	PRIM_23_RX_SI_EN BIT[23] RW  
	PRIM_22_RX_SI_EN BIT[22] RW  
	PRIM_21_RX_SI_EN BIT[21] RW  
	PRIM_20_RX_SI_EN BIT[20] RW  
	PRIM_19_RX_SI_EN BIT[19] RW  
	PRIM_18_RX_SI_EN BIT[18] RW  
	PRIM_17_RX_SI_EN BIT[17] RW  
	PRIM_16_RX_SI_EN BIT[16] RW  
	PRIM_15_RX_SI_EN BIT[15] RW  
	PRIM_14_RX_SI_EN BIT[14] RW  
	PRIM_13_RX_SI_EN BIT[13] RW  
	PRIM_12_RX_SI_EN BIT[12] RW  
	PRIM_11_RX_SI_EN BIT[11] RW  
	PRIM_10_RX_SI_EN BIT[10] RW  
	PRIM_9_RX_SI_EN BIT[9] RW  
	PRIM_8_RX_SI_EN BIT[8] RW  
	PRIM_7_RX_SI_EN BIT[7] RW  
	PRIM_6_RX_SI_EN BIT[6] RW  
	PRIM_5_RX_SI_EN BIT[5] RW  
	PRIM_4_RX_SI_EN BIT[4] RW  
	PRIM_3_RX_SI_EN BIT[3] RW  
	PRIM_2_RX_SI_EN BIT[2] RW  
	PRIM_1_RX_SI_EN BIT[1] RW  
	PRIM_0_RX_SI_EN BIT[0] RW  

GENI_CFG_REG22 ADDRESS 0x0158 RW
GENI_CFG_REG22 RESET_VALUE 0x00005C00
	PRIM_23_RX_PAR_EN BIT[23] RW  
	PRIM_22_RX_PAR_EN BIT[22] RW  
	PRIM_21_RX_PAR_EN BIT[21] RW  
	PRIM_20_RX_PAR_EN BIT[20] RW  
	PRIM_19_RX_PAR_EN BIT[19] RW  
	PRIM_18_RX_PAR_EN BIT[18] RW  
	PRIM_17_RX_PAR_EN BIT[17] RW  
	PRIM_16_RX_PAR_EN BIT[16] RW  
	PRIM_15_RX_PAR_EN BIT[15] RW  
	PRIM_14_RX_PAR_EN BIT[14] RW  
	PRIM_13_RX_PAR_EN BIT[13] RW  
	PRIM_12_RX_PAR_EN BIT[12] RW  
	PRIM_11_RX_PAR_EN BIT[11] RW  
	PRIM_10_RX_PAR_EN BIT[10] RW  
	PRIM_9_RX_PAR_EN BIT[9] RW  
	PRIM_8_RX_PAR_EN BIT[8] RW  
	PRIM_7_RX_PAR_EN BIT[7] RW  
	PRIM_6_RX_PAR_EN BIT[6] RW  
	PRIM_5_RX_PAR_EN BIT[5] RW  
	PRIM_4_RX_PAR_EN BIT[4] RW  
	PRIM_3_RX_PAR_EN BIT[3] RW  
	PRIM_2_RX_PAR_EN BIT[2] RW  
	PRIM_1_RX_PAR_EN BIT[1] RW  
	PRIM_0_RX_PAR_EN BIT[0] RW  

GENI_CFG_REG23 ADDRESS 0x015C RW
GENI_CFG_REG23 RESET_VALUE 0x00000400
	PRIM_23_RX_PAR_FIRST BIT[23] RW  
	PRIM_22_RX_PAR_FIRST BIT[22] RW  
	PRIM_21_RX_PAR_FIRST BIT[21] RW  
	PRIM_20_RX_PAR_FIRST BIT[20] RW  
	PRIM_19_RX_PAR_FIRST BIT[19] RW  
	PRIM_18_RX_PAR_FIRST BIT[18] RW  
	PRIM_17_RX_PAR_FIRST BIT[17] RW  
	PRIM_16_RX_PAR_FIRST BIT[16] RW  
	PRIM_15_RX_PAR_FIRST BIT[15] RW  
	PRIM_14_RX_PAR_FIRST BIT[14] RW  
	PRIM_13_RX_PAR_FIRST BIT[13] RW  
	PRIM_12_RX_PAR_FIRST BIT[12] RW  
	PRIM_11_RX_PAR_FIRST BIT[11] RW  
	PRIM_10_RX_PAR_FIRST BIT[10] RW  
	PRIM_9_RX_PAR_FIRST BIT[9] RW  
	PRIM_8_RX_PAR_FIRST BIT[8] RW  
	PRIM_7_RX_PAR_FIRST BIT[7] RW  
	PRIM_6_RX_PAR_FIRST BIT[6] RW  
	PRIM_5_RX_PAR_FIRST BIT[5] RW  
	PRIM_4_RX_PAR_FIRST BIT[4] RW  
	PRIM_3_RX_PAR_FIRST BIT[3] RW  
	PRIM_2_RX_PAR_FIRST BIT[2] RW  
	PRIM_1_RX_PAR_FIRST BIT[1] RW  
	PRIM_0_RX_PAR_FIRST BIT[0] RW  

GENI_CFG_REG24 ADDRESS 0x0160 RW
GENI_CFG_REG24 RESET_VALUE 0x00001800
	PRIM_23_ACC_PAR_EN BIT[23] RW  
	PRIM_22_ACC_PAR_EN BIT[22] RW  
	PRIM_21_ACC_PAR_EN BIT[21] RW  
	PRIM_20_ACC_PAR_EN BIT[20] RW  
	PRIM_19_ACC_PAR_EN BIT[19] RW  
	PRIM_18_ACC_PAR_EN BIT[18] RW  
	PRIM_17_ACC_PAR_EN BIT[17] RW  
	PRIM_16_ACC_PAR_EN BIT[16] RW  
	PRIM_15_ACC_PAR_EN BIT[15] RW  
	PRIM_14_ACC_PAR_EN BIT[14] RW  
	PRIM_13_ACC_PAR_EN BIT[13] RW  
	PRIM_12_ACC_PAR_EN BIT[12] RW  
	PRIM_11_ACC_PAR_EN BIT[11] RW  
	PRIM_10_ACC_PAR_EN BIT[10] RW  
	PRIM_9_ACC_PAR_EN BIT[9] RW  
	PRIM_8_ACC_PAR_EN BIT[8] RW  
	PRIM_7_ACC_PAR_EN BIT[7] RW  
	PRIM_6_ACC_PAR_EN BIT[6] RW  
	PRIM_5_ACC_PAR_EN BIT[5] RW  
	PRIM_4_ACC_PAR_EN BIT[4] RW  
	PRIM_3_ACC_PAR_EN BIT[3] RW  
	PRIM_2_ACC_PAR_EN BIT[2] RW  
	PRIM_1_ACC_PAR_EN BIT[1] RW  
	PRIM_0_ACC_PAR_EN BIT[0] RW  

GENI_CFG_REG25 ADDRESS 0x0164 RW
GENI_CFG_REG25 RESET_VALUE 0x00555555
	PRIM_11_IO2_FUNC_SEL BIT[23:22] RW  
	PRIM_10_IO2_FUNC_SEL BIT[21:20] RW  
	PRIM_9_IO2_FUNC_SEL BIT[19:18] RW  
	PRIM_8_IO2_FUNC_SEL BIT[17:16] RW  
	PRIM_7_IO2_FUNC_SEL BIT[15:14] RW  
	PRIM_6_IO2_FUNC_SEL BIT[13:12] RW  
	PRIM_5_IO2_FUNC_SEL BIT[11:10] RW  
	PRIM_4_IO2_FUNC_SEL BIT[9:8] RW  
	PRIM_3_IO2_FUNC_SEL BIT[7:6] RW  
	PRIM_2_IO2_FUNC_SEL BIT[5:4] RW  
	PRIM_1_IO2_FUNC_SEL BIT[3:2] RW  
	PRIM_0_IO2_FUNC_SEL BIT[1:0] RW  

GENI_CFG_REG26 ADDRESS 0x0168 RW
GENI_CFG_REG26 RESET_VALUE 0x00000290
	PRIM_23_IO2_FUNC_SEL BIT[23:22] RW  
	PRIM_22_IO2_FUNC_SEL BIT[21:20] RW  
	PRIM_21_IO2_FUNC_SEL BIT[19:18] RW  
	PRIM_20_IO2_FUNC_SEL BIT[17:16] RW  
	PRIM_19_IO2_FUNC_SEL BIT[15:14] RW  
	PRIM_18_IO2_FUNC_SEL BIT[13:12] RW  
	PRIM_17_IO2_FUNC_SEL BIT[11:10] RW  
	PRIM_16_IO2_FUNC_SEL BIT[9:8] RW  
	PRIM_15_IO2_FUNC_SEL BIT[7:6] RW  
	PRIM_14_IO2_FUNC_SEL BIT[5:4] RW  
	PRIM_13_IO2_FUNC_SEL BIT[3:2] RW  
	PRIM_12_IO2_FUNC_SEL BIT[1:0] RW  

GENI_CFG_REG27 ADDRESS 0x016C RW
GENI_CFG_REG27 RESET_VALUE 0x00000000
	PRIM_23_TX_FORCE_DATA_VALUE BIT[23] RW  
	PRIM_22_TX_FORCE_DATA_VALUE BIT[22] RW  
	PRIM_21_TX_FORCE_DATA_VALUE BIT[21] RW  
	PRIM_20_TX_FORCE_DATA_VALUE BIT[20] RW  
	PRIM_19_TX_FORCE_DATA_VALUE BIT[19] RW  
	PRIM_18_TX_FORCE_DATA_VALUE BIT[18] RW  
	PRIM_17_TX_FORCE_DATA_VALUE BIT[17] RW  
	PRIM_16_TX_FORCE_DATA_VALUE BIT[16] RW  
	PRIM_15_TX_FORCE_DATA_VALUE BIT[15] RW  
	PRIM_14_TX_FORCE_DATA_VALUE BIT[14] RW  
	PRIM_13_TX_FORCE_DATA_VALUE BIT[13] RW  
	PRIM_12_TX_FORCE_DATA_VALUE BIT[12] RW  
	PRIM_11_TX_FORCE_DATA_VALUE BIT[11] RW  
	PRIM_10_TX_FORCE_DATA_VALUE BIT[10] RW  
	PRIM_9_TX_FORCE_DATA_VALUE BIT[9] RW  
	PRIM_8_TX_FORCE_DATA_VALUE BIT[8] RW  
	PRIM_7_TX_FORCE_DATA_VALUE BIT[7] RW  
	PRIM_6_TX_FORCE_DATA_VALUE BIT[6] RW  
	PRIM_5_TX_FORCE_DATA_VALUE BIT[5] RW  
	PRIM_4_TX_FORCE_DATA_VALUE BIT[4] RW  
	PRIM_3_TX_FORCE_DATA_VALUE BIT[3] RW  
	PRIM_2_TX_FORCE_DATA_VALUE BIT[2] RW  
	PRIM_1_TX_FORCE_DATA_VALUE BIT[1] RW  
	PRIM_0_TX_FORCE_DATA_VALUE BIT[0] RW  

GENI_CFG_REG28 ADDRESS 0x0170 RW
GENI_CFG_REG28 RESET_VALUE 0x00000000
	PRIM_23_RX_FORCE_DATA_VALUE BIT[23] RW  
	PRIM_22_RX_FORCE_DATA_VALUE BIT[22] RW  
	PRIM_21_RX_FORCE_DATA_VALUE BIT[21] RW  
	PRIM_20_RX_FORCE_DATA_VALUE BIT[20] RW  
	PRIM_19_RX_FORCE_DATA_VALUE BIT[19] RW  
	PRIM_18_RX_FORCE_DATA_VALUE BIT[18] RW  
	PRIM_17_RX_FORCE_DATA_VALUE BIT[17] RW  
	PRIM_16_RX_FORCE_DATA_VALUE BIT[16] RW  
	PRIM_15_RX_FORCE_DATA_VALUE BIT[15] RW  
	PRIM_14_RX_FORCE_DATA_VALUE BIT[14] RW  
	PRIM_13_RX_FORCE_DATA_VALUE BIT[13] RW  
	PRIM_12_RX_FORCE_DATA_VALUE BIT[12] RW  
	PRIM_11_RX_FORCE_DATA_VALUE BIT[11] RW  
	PRIM_10_RX_FORCE_DATA_VALUE BIT[10] RW  
	PRIM_9_RX_FORCE_DATA_VALUE BIT[9] RW  
	PRIM_8_RX_FORCE_DATA_VALUE BIT[8] RW  
	PRIM_7_RX_FORCE_DATA_VALUE BIT[7] RW  
	PRIM_6_RX_FORCE_DATA_VALUE BIT[6] RW  
	PRIM_5_RX_FORCE_DATA_VALUE BIT[5] RW  
	PRIM_4_RX_FORCE_DATA_VALUE BIT[4] RW  
	PRIM_3_RX_FORCE_DATA_VALUE BIT[3] RW  
	PRIM_2_RX_FORCE_DATA_VALUE BIT[2] RW  
	PRIM_1_RX_FORCE_DATA_VALUE BIT[1] RW  
	PRIM_0_RX_FORCE_DATA_VALUE BIT[0] RW  

GENI_CFG_REG29 ADDRESS 0x0174 RW
GENI_CFG_REG29 RESET_VALUE 0x00000000
	PRIM_23_TX_TIME_COUNTER_EN BIT[23] RW  
	PRIM_22_TX_TIME_COUNTER_EN BIT[22] RW  
	PRIM_21_TX_TIME_COUNTER_EN BIT[21] RW  
	PRIM_20_TX_TIME_COUNTER_EN BIT[20] RW  
	PRIM_19_TX_TIME_COUNTER_EN BIT[19] RW  
	PRIM_18_TX_TIME_COUNTER_EN BIT[18] RW  
	PRIM_17_TX_TIME_COUNTER_EN BIT[17] RW  
	PRIM_16_TX_TIME_COUNTER_EN BIT[16] RW  
	PRIM_15_TX_TIME_COUNTER_EN BIT[15] RW  
	PRIM_14_TX_TIME_COUNTER_EN BIT[14] RW  
	PRIM_13_TX_TIME_COUNTER_EN BIT[13] RW  
	PRIM_12_TX_TIME_COUNTER_EN BIT[12] RW  
	PRIM_11_TX_TIME_COUNTER_EN BIT[11] RW  
	PRIM_10_TX_TIME_COUNTER_EN BIT[10] RW  
	PRIM_9_TX_TIME_COUNTER_EN BIT[9] RW  
	PRIM_8_TX_TIME_COUNTER_EN BIT[8] RW  
	PRIM_7_TX_TIME_COUNTER_EN BIT[7] RW  
	PRIM_6_TX_TIME_COUNTER_EN BIT[6] RW  
	PRIM_5_TX_TIME_COUNTER_EN BIT[5] RW  
	PRIM_4_TX_TIME_COUNTER_EN BIT[4] RW  
	PRIM_3_TX_TIME_COUNTER_EN BIT[3] RW  
	PRIM_2_TX_TIME_COUNTER_EN BIT[2] RW  
	PRIM_1_TX_TIME_COUNTER_EN BIT[1] RW  
	PRIM_0_TX_TIME_COUNTER_EN BIT[0] RW  

GENI_CFG_REG30 ADDRESS 0x0178 RW
GENI_CFG_REG30 RESET_VALUE 0x00000000
	PRIM_23_RX_TIME_COUNTER_EN BIT[23] RW  
	PRIM_22_RX_TIME_COUNTER_EN BIT[22] RW  
	PRIM_21_RX_TIME_COUNTER_EN BIT[21] RW  
	PRIM_20_RX_TIME_COUNTER_EN BIT[20] RW  
	PRIM_19_RX_TIME_COUNTER_EN BIT[19] RW  
	PRIM_18_RX_TIME_COUNTER_EN BIT[18] RW  
	PRIM_17_RX_TIME_COUNTER_EN BIT[17] RW  
	PRIM_16_RX_TIME_COUNTER_EN BIT[16] RW  
	PRIM_15_RX_TIME_COUNTER_EN BIT[15] RW  
	PRIM_14_RX_TIME_COUNTER_EN BIT[14] RW  
	PRIM_13_RX_TIME_COUNTER_EN BIT[13] RW  
	PRIM_12_RX_TIME_COUNTER_EN BIT[12] RW  
	PRIM_11_RX_TIME_COUNTER_EN BIT[11] RW  
	PRIM_10_RX_TIME_COUNTER_EN BIT[10] RW  
	PRIM_9_RX_TIME_COUNTER_EN BIT[9] RW  
	PRIM_8_RX_TIME_COUNTER_EN BIT[8] RW  
	PRIM_7_RX_TIME_COUNTER_EN BIT[7] RW  
	PRIM_6_RX_TIME_COUNTER_EN BIT[6] RW  
	PRIM_5_RX_TIME_COUNTER_EN BIT[5] RW  
	PRIM_4_RX_TIME_COUNTER_EN BIT[4] RW  
	PRIM_3_RX_TIME_COUNTER_EN BIT[3] RW  
	PRIM_2_RX_TIME_COUNTER_EN BIT[2] RW  
	PRIM_1_RX_TIME_COUNTER_EN BIT[1] RW  
	PRIM_0_RX_TIME_COUNTER_EN BIT[0] RW  

GENI_CFG_RAMn(n):(0)-(255) ARRAY 0x00000200+0x4*n
GENI_CFG_RAM0 ADDRESS 0x0200 RW NO_CSR_TEST
GENI_CFG_RAM0 RESET_VALUE 0x00000000
	TBD BIT[20:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PMIC_ARB.SPMI_CFG_TOP.SPMI_CFG (level 3)
----------------------------------------------------------------------------------------
spmi_cfg MODULE OFFSET=PMIC_ARB+0x0000A700 MAX=PMIC_ARB+0x0000C0FF APRE= SPRE=

SPMI_PERIPHm_2OWNER_TABLE_REG(m):(0)-(255) ARRAY 0x00000000+0x4*m
SPMI_PERIPH0_2OWNER_TABLE_REG ADDRESS 0x0000 RW NO_CSR_TEST
SPMI_PERIPH0_2OWNER_TABLE_REG RESET_VALUE 0x00000000
	APID2PPID BIT[27:16] R  
	PERIPH2OWNER BIT[2:0] RW  

SPMI_MAPPING_TABLE_REGk(k):(0)-(254) ARRAY 0x00000400+0x4*k
SPMI_MAPPING_TABLE_REG0 ADDRESS 0x0400 RW NO_CSR_TEST
SPMI_MAPPING_TABLE_REG0 RESET_VALUE 0x00000000
	BIT_INDEX BIT[21:18] RW  
	BRANCH_RESULT_0_FLAG BIT[17] RW  
	BRANCH_RESULT_0 BIT[16:9] RW  
	BRANCH_RESULT_1_FLAG BIT[8] RW  
	BRANCH_RESULT_1 BIT[7:0] RW  

SPMI_MID_REG ADDRESS 0x0800 RW
SPMI_MID_REG RESET_VALUE 0x00000000
	MID BIT[1:0] RW  

SPMI_CFG_REG ADDRESS 0x0804 RW
SPMI_CFG_REG RESET_VALUE 0x00000020
	ARBITER_CTRL BIT[16:13] RW  
	GENI_SPMI_BUS_IN_MASK_DIS BIT[12] RW  
	ASYNC_SSC_DET_INT_DIS BIT[11] RW  
	SSC_Q1_DELAY_DIS BIT[10] RW  
	ARB_UNKNOWN_EN BIT[9] RW  
	SSC_WINDOW_EN BIT[8] RW  
	SSC_DET_INT_DIS BIT[7] RW  
	FORCE_MPM_CLK_REQ_IMM BIT[6] RW  
	FORCE_ARB_AFTER_MASTER_TO BIT[5] RW  
	BUS_IDLE_CONN_MODE BIT[4] RW  
	FORCE_MASTER_WRITE_ON_ERROR BIT[3] RW  
	FORCE_MPM_CLK_REQ BIT[2] RW  
	ARBITER_BYPASS BIT[1] RW  
	ARBITER_ENABLE BIT[0] RW  

SPMI_SEC_DISABLE_REG ADDRESS 0x0808 RW
SPMI_SEC_DISABLE_REG RESET_VALUE 0x00000000
	DISABLE_SECURITY BIT[0] RW  

SPMI_HW_VERSION ADDRESS 0x080C R
SPMI_HW_VERSION RESET_VALUE 0x20050002
	HW_VERSION_MAJOR BIT[31:28] R  
	HW_VERSION_MINOR BIT[27:16] R  
	HW_VERSION_STEP BIT[15:0] R  

SPMI_CGC_CTRL ADDRESS 0x0810 RW
SPMI_CGC_CTRL RESET_VALUE 0x00000000
	MAP_LOGIC_CLK_CGC_ON BIT[6] RW  
	RPU_CLK_CGC_ON BIT[5] RW  
	MWB_CLK_CGC_ON BIT[4] RW  
	PIC_CLK_CGC_ON BIT[3] RW  
	PAC_CLK_CGC_ON BIT[2] RW  
	CFG_AHB_BRIDGE_WR_CLK_CGC_ON BIT[1] RW  
	CFG_AHB_BRIDGE_CLK_CGC_ON BIT[0] RW  

SPMI_MWB_ENABLE_REG ADDRESS 0x0814 RW
SPMI_MWB_ENABLE_REG RESET_VALUE 0x00000000
	MWB_ENABLE BIT[0] RW  

SPMI_CHAR_CFG ADDRESS 0x0840 RW
SPMI_CHAR_CFG RESET_VALUE 0x00000000
	CHAR_MODE BIT[19:12] RW  
	CHAR_STATUS BIT[11:8] RW  
	DIRECTION BIT[4] RW  
	ENABLE BIT[0] RW  

SPMI_CHAR_DATA_n(n):(0)-(1) ARRAY 0x00000844+0x4*n
SPMI_CHAR_DATA_0 ADDRESS 0x0844 RW
SPMI_CHAR_DATA_0 RESET_VALUE 0x00000000
	DIN_ACTUAL BIT[15:8] R  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

SPMI_CMPR_EN_REG ADDRESS 0x0854 RW
SPMI_CMPR_EN_REG RESET_VALUE 0x00000000
	CMPR_ENABLE BIT[0] RW  

SPMI_PROTOCOL_IRQ_STATUS ADDRESS 0x0900 R
SPMI_PROTOCOL_IRQ_STATUS RESET_VALUE 0x00000000
	ARBITER_DISCONNECTED BIT[11] R  
	ARBITER_CONNECTED BIT[10] R  
	PERIH_IRQ_LOST BIT[9] R  
	UNEXPECTED_SSC BIT[8] R  
	NO_RESPONSE_DATA_FRAME_DETECTED BIT[7] R  
	NO_RESPONSE_CMD_FRAME_DETECTED BIT[6] R  
	FALSE_MASTER_ARBITRATION_WIN BIT[5] R  
	FALSE_BUS_REQUEST BIT[4] R  
	UNSUPPORTED_COMMAND BIT[3] R  
	DATA_ADDR_FRAME_PARITY_ERROR BIT[2] R  
	SLAVE_CMD_FRAME_PARITY_ERROR BIT[1] R  
	MASTER_CMD_FRAME_PARITY_ERROR BIT[0] R  

SPMI_PROTOCOL_IRQ_ENABLE ADDRESS 0x0904 RW
SPMI_PROTOCOL_IRQ_ENABLE RESET_VALUE 0x00000000
	ARBITER_DISCONNECTED BIT[11] RW  
	ARBITER_CONNECTED BIT[10] RW  
	PERIH_IRQ_LOST BIT[9] RW  
	UNEXPECTED_SSC BIT[8] RW  
	NO_RESPONSE_DATA_FRAME_DETECTED BIT[7] RW  
	NO_RESPONSE_CMD_FRAME_DETECTED BIT[6] RW  
	FALSE_MASTER_ARBITRATION_WIN BIT[5] RW  
	FALSE_BUS_REQUEST BIT[4] RW  
	UNSUPPORTED_COMMAND BIT[3] RW  
	DATA_ADDR_FRAME_PARITY_ERROR BIT[2] RW  
	SLAVE_CMD_FRAME_PARITY_ERROR BIT[1] RW  
	MASTER_CMD_FRAME_PARITY_ERROR BIT[0] RW  

SPMI_PROTOCOL_IRQ_CLEAR ADDRESS 0x0908 W
SPMI_PROTOCOL_IRQ_CLEAR RESET_VALUE 0x00000000
	ARBITER_DISCONNECTED BIT[11] W  
	ARBITER_CONNECTED BIT[10] W  
	PERIH_IRQ_LOST BIT[9] W  
	UNEXPECTED_SSC BIT[8] W  
	NO_RESPONSE_DATA_FRAME_DETECTED BIT[7] W  
	NO_RESPONSE_CMD_FRAME_DETECTED BIT[6] W  
	FALSE_MASTER_ARBITRATION_WIN BIT[5] W  
	FALSE_BUS_REQUEST BIT[4] W  
	UNSUPPORTED_COMMAND BIT[3] W  
	DATA_ADDR_FRAME_PARITY_ERROR BIT[2] W  
	SLAVE_CMD_FRAME_PARITY_ERROR BIT[1] W  
	MASTER_CMD_FRAME_PARITY_ERROR BIT[0] W  

SPMI_PROTOCOL_IRQ_EN_SET ADDRESS 0x090C W NO_CSR_TEST
SPMI_PROTOCOL_IRQ_EN_SET RESET_VALUE 0x00000000
	ARBITER_DISCONNECTED BIT[11] W  
	ARBITER_CONNECTED BIT[10] W  
	PERIH_IRQ_LOST BIT[9] W  
	UNEXPECTED_SSC BIT[8] W  
	NO_RESPONSE_DATA_FRAME_DETECTED BIT[7] W  
	NO_RESPONSE_CMD_FRAME_DETECTED BIT[6] W  
	FALSE_MASTER_ARBITRATION_WIN BIT[5] W  
	FALSE_BUS_REQUEST BIT[4] W  
	UNSUPPORTED_COMMAND BIT[3] W  
	DATA_ADDR_FRAME_PARITY_ERROR BIT[2] W  
	SLAVE_CMD_FRAME_PARITY_ERROR BIT[1] W  
	MASTER_CMD_FRAME_PARITY_ERROR BIT[0] W  

SPMI_PROTOCOL_IRQ_EN_CLEAR ADDRESS 0x0910 W NO_CSR_TEST
SPMI_PROTOCOL_IRQ_EN_CLEAR RESET_VALUE 0x00000000
	ARBITER_DISCONNECTED BIT[11] W  
	ARBITER_CONNECTED BIT[10] W  
	PERIH_IRQ_LOST BIT[9] W  
	UNEXPECTED_SSC BIT[8] W  
	NO_RESPONSE_DATA_FRAME_DETECTED BIT[7] W  
	NO_RESPONSE_CMD_FRAME_DETECTED BIT[6] W  
	FALSE_MASTER_ARBITRATION_WIN BIT[5] W  
	FALSE_BUS_REQUEST BIT[4] W  
	UNSUPPORTED_COMMAND BIT[3] W  
	DATA_ADDR_FRAME_PARITY_ERROR BIT[2] W  
	SLAVE_CMD_FRAME_PARITY_ERROR BIT[1] W  
	MASTER_CMD_FRAME_PARITY_ERROR BIT[0] W  

SPMI_TEST_BUS_CTRL ADDRESS 0x1900 RW
SPMI_TEST_BUS_CTRL RESET_VALUE 0x00000000
	TEST_BUS_ARB_SEL BIT[9:6] RW  
	TEST_BUS_INT_SEL BIT[5:2] RW  
	TEST_BUS_SEL BIT[1:0] RW  

SPMI_HW_SW_EVENTS_CTRL ADDRESS 0x1904 RW
SPMI_HW_SW_EVENTS_CTRL RESET_VALUE 0x00000000
	HW_SW_EVENTS_SEL BIT[2:0] RW  

SPMI_HW_SW_EVENTS_BITWISE_REGj(j):(0)-(7) ARRAY 0x00001908+0x4*j
SPMI_HW_SW_EVENTS_BITWISE_REG0 ADDRESS 0x1908 RW
SPMI_HW_SW_EVENTS_BITWISE_REG0 RESET_VALUE 0x00000000
	HW_EVENTS_EN_D BIT[31] RW  
	HW_EVENTS_SEL_D BIT[24] RW  
	HW_EVENTS_EN_C BIT[23] RW  
	HW_EVENTS_SEL_C BIT[16] RW  
	HW_EVENTS_EN_B BIT[15] RW  
	HW_EVENTS_SEL_B BIT[8] RW  
	HW_EVENTS_EN_A BIT[7] RW  
	HW_EVENTS_SEL_A BIT[0] RW  

SPMI_DEBUG_REG ADDRESS 0x1928 R NO_DOC NO_CSR_TEST
SPMI_DEBUG_REG RESET_VALUE 0x00000000
	TEST_BUS BIT[31:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PMIC_ARB.SPMI_PIC (level 2)
----------------------------------------------------------------------------------------
spmi_pic MODULE OFFSET=PMIC_ARB+0x01800000 MAX=PMIC_ARB+0x019FFFFF APRE= SPRE=

SPMI_PIC_OWNERm_ACC_STATUSn(m,n):(0,0)-(7,7) ARRAY 0x00100000+0x1000*m+0x4*n
SPMI_PIC_OWNER0_ACC_STATUS0 ADDRESS 0x100000 R
SPMI_PIC_OWNER0_ACC_STATUS0 RESET_VALUE 0x00000000
	INT_ACC_STATUS BIT[31:0] R  

SPMI_PIC_ACC_ENABLEn(n):(0)-(255) ARRAY 0x00000000+0x1000*n
SPMI_PIC_ACC_ENABLE0 ADDRESS 0x0000 RW
SPMI_PIC_ACC_ENABLE0 RESET_VALUE 0x00000000
	INT_ACC_ENABLE BIT[0] RW  

SPMI_PIC_IRQ_STATUSn(n):(0)-(255) ARRAY 0x00000004+0x1000*n
SPMI_PIC_IRQ_STATUS0 ADDRESS 0x0004 R
SPMI_PIC_IRQ_STATUS0 RESET_VALUE 0x00000000
	INT_STATUS BIT[7:0] R  

SPMI_PIC_IRQ_CLEARn(n):(0)-(255) ARRAY 0x00000008+0x1000*n
SPMI_PIC_IRQ_CLEAR0 ADDRESS 0x0008 W
SPMI_PIC_IRQ_CLEAR0 RESET_VALUE 0x00000000
	INT_CLEAR BIT[7:0] W  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PMIC_ARB.PMIC_ARB_MPU1132_25_M25L12_AHB (level 2)
----------------------------------------------------------------------------------------
pmic_arb_mpu1132_25_m25l12_ahb MODULE OFFSET=PMIC_ARB+0x0000E000 MAX=PMIC_ARB+0x0000EE6C APRE=PMIC_ARB_ SPRE=PMIC_ARB_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[25:12] RW  

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[25:12] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[25:12] RW  

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[25:12] RW  

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1] RW  
	MSACLRWE BIT[0] RW  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x190C2C18
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	MSB BIT[29:24] R  
	LSB BIT[21:16] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_PRTn_RACRm(n,m):(0,0)-(24,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTn_WACRm(n,m):(0,0)-(24,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTn_START0(n):(0)-(24) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x03FFF000
	ADDR BIT[25:12] RW  

XPU_PRTn_END0(n):(0)-(24) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x03FFF000
	ADDR BIT[25:12] RW  

XPU_PRTn_SCR(n):(0)-(24) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_PRTn_MCR(n):(0)-(24) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

XPU_PRTn_CNTL0(n):(0)-(24) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31] RW  

XPU_PRTn_CNTL1(n):(0)-(24) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W NO_CSR_TEST
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1] W  
	CSRC BIT[0] W  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PMIC_ARB.PMIC_ARB_CORE (level 2)
----------------------------------------------------------------------------------------
pmic_arb_core MODULE OFFSET=PMIC_ARB+0x0000F000 MAX=PMIC_ARB+0x0000FFFF APRE= SPRE=

PMIC_ARB_HW_VERSION ADDRESS 0x0000 R
PMIC_ARB_HW_VERSION RESET_VALUE 0x20010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

PMIC_ARB_MISC_CONFIG ADDRESS 0x0004 RW
PMIC_ARB_MISC_CONFIG RESET_VALUE 0x00000002
	TEST_BUS_EN BIT[2] RW  
	CLK_GATE_EN BIT[1] RW  
	DONE_IRQ_EN BIT[0] RW  

PMIC_ARB_PVC_INTF_CTL ADDRESS 0x0008 RW
PMIC_ARB_PVC_INTF_CTL RESET_VALUE 0x00000000
	PVC_INTF_EN BIT[0] RW  

PMIC_ARB_PVC_INTF_STATUS ADDRESS 0x000C R
PMIC_ARB_PVC_INTF_STATUS RESET_VALUE 0x00000000
	PVC_INTF_BUSY BIT[0] R  

PMIC_ARB_PRIORITIESn(n):(0)-(6) ARRAY 0x00000100+0x4*n
PMIC_ARB_PRIORITIES0 ADDRESS 0x0100 RW
PMIC_ARB_PRIORITIES0 RESET_VALUE 0x00000000
	PORT BIT[2:0] RW  

PMIC_ARB_PVC_PORTn_CTL(n):(0)-(5) ARRAY 0x00000200+0x4*n
PMIC_ARB_PVC_PORT0_CTL ADDRESS 0x0200 RW
PMIC_ARB_PVC_PORT0_CTL RESET_VALUE 0x00000000
	SPMI_PRIORITY BIT[1] RW  
	PVC_PORT_EN BIT[0] RW  

PMIC_ARB_PVC_PORTn_STATUS(n):(0)-(5) ARRAY 0x00000280+0x4*n
PMIC_ARB_PVC_PORT0_STATUS ADDRESS 0x0280 R
PMIC_ARB_PVC_PORT0_STATUS RESET_VALUE 0x00000000
	PVC_PORT_FAILURE BIT[1] R  
	PVC_PORT_BUSY BIT[0] R  

PMIC_ARB_PVCn_ADDRm(n,m):(0,0)-(5,3) ARRAY 0x00000400+0x20*n+0x4*m
PMIC_ARB_PVC0_ADDR0 ADDRESS 0x0400 RW
PMIC_ARB_PVC0_ADDR0 RESET_VALUE 0x00000000
	SID BIT[19:16] RW  
	ADDRESS BIT[15:0] RW  

PMIC_ARB_REG_CHNLn(n):(0)-(127) ARRAY 0x00000800+0x4*n
PMIC_ARB_REG_CHNL0 ADDRESS 0x0800 RW
PMIC_ARB_REG_CHNL0 RESET_VALUE 0x00000000
	SID BIT[19:16] RW  
	ADDRESS BIT[15:8] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PMIC_ARB.PMIC_ARB_CORE_REGISTERS (level 2)
----------------------------------------------------------------------------------------
pmic_arb_core_registers MODULE OFFSET=PMIC_ARB+0x00400000 MAX=PMIC_ARB+0x00BFFFFF APRE= SPRE=

PMIC_ARBq_CHNLn_CMD(q,n):(0,0)-(5,127) ARRAY 0x00000000+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_CMD ADDRESS 0x0000 RW NO_CSR_TEST
PMIC_ARB0_CHNL0_CMD RESET_VALUE 0x00000000
	OPCODE BIT[31:27] RW  
		EXTENDED_REG_WRITE_LONG VALUE 0x00
		EXTENDED_REG_READ_LONG VALUE 0x01
		EXTENDED_REG_WRITE VALUE 0x02
		RESET VALUE 0x03
		SLEEP VALUE 0x04
		SHUTDOWN VALUE 0x05
		WAKEUP VALUE 0x06
		AUTHENTICATE VALUE 0x07
		MASTER_READ VALUE 0x08
		MASTER_WRITE VALUE 0x09
		TRANSFER_BUS_OWNERSHIP VALUE 0x0A
		DEVICE_DESC_BLOCK_MASTER VALUE 0x0B
		DEVICE_DESC_BLOCK_SLAVE VALUE 0x0C
		EXTENDED_REGISTER_READ VALUE 0x0D
		REGISTER_WRITE VALUE 0x0E
		REGISTER_READ VALUE 0x0F
		REGISTER_0_WRITE VALUE 0x10
	PRIORITY BIT[26] W  
	ADDRESS BIT[11:4] W  
	BYTE_CNT BIT[2:0] W  

PMIC_ARBq_CHNLn_CONFIG(q,n):(0,0)-(5,127) ARRAY 0x00000004+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_CONFIG ADDRESS 0x0004 RW
PMIC_ARB0_CHNL0_CONFIG RESET_VALUE 0x00000000
	IRQ_EN BIT[0] RW  

PMIC_ARBq_CHNLn_STATUS(q,n):(0,0)-(5,127) ARRAY 0x00000008+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_STATUS ADDRESS 0x0008 R
PMIC_ARB0_CHNL0_STATUS RESET_VALUE 0x00000001
	DROPPED BIT[3] R  
	DENIED BIT[2] R  
	FAILURE BIT[1] R  
	DONE BIT[0] R  

PMIC_ARBq_CHNLn_WDATA0(q,n):(0,0)-(5,127) ARRAY 0x00000010+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_WDATA0 ADDRESS 0x0010 RW
PMIC_ARB0_CHNL0_WDATA0 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

PMIC_ARBq_CHNLn_WDATA1(q,n):(0,0)-(5,127) ARRAY 0x00000014+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_WDATA1 ADDRESS 0x0014 RW
PMIC_ARB0_CHNL0_WDATA1 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

PMIC_ARBq_CHNLn_RDATA0(q,n):(0,0)-(5,127) ARRAY 0x00000018+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_RDATA0 ADDRESS 0x0018 R
PMIC_ARB0_CHNL0_RDATA0 RESET_VALUE 0x00000000
	DATA BIT[31:0] R  

PMIC_ARBq_CHNLn_RDATA1(q,n):(0,0)-(5,127) ARRAY 0x0000001C+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_RDATA1 ADDRESS 0x001C R
PMIC_ARB0_CHNL0_RDATA1 RESET_VALUE 0x00000000
	DATA BIT[31:0] R  

PMIC_ARBq_CHNLn_RDATA2(q,n):(0,0)-(5,127) ARRAY 0x00000020+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_RDATA2 ADDRESS 0x0020 R
PMIC_ARB0_CHNL0_RDATA2 RESET_VALUE 0x00000000
	DATA BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PMIC_ARB.PMIC_ARB_CORE_REGISTERS_OBS (level 2)
----------------------------------------------------------------------------------------
pmic_arb_core_registers_obs MODULE OFFSET=PMIC_ARB+0x00C00000 MAX=PMIC_ARB+0x013FFFFF APRE= SPRE=

PMIC_ARB_OBSq_CHNLn_CMD(q,n):(0,0)-(5,127) ARRAY 0x00000000+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_CMD ADDRESS 0x0000 RW NO_CSR_TEST
PMIC_ARB_OBS0_CHNL0_CMD RESET_VALUE 0x00000000
	OPCODE BIT[31:27] RW  
		EXTENDED_REG_READ_LONG VALUE 0x01
	PRIORITY BIT[26] W  
	ADDRESS BIT[11:4] W  
	BYTE_CNT BIT[2:0] W  

PMIC_ARB_OBSq_CHNLn_CONFIG(q,n):(0,0)-(5,127) ARRAY 0x00000004+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_CONFIG ADDRESS 0x0004 RW
PMIC_ARB_OBS0_CHNL0_CONFIG RESET_VALUE 0x00000000
	IRQ_EN BIT[0] RW  

PMIC_ARB_OBSq_CHNLn_STATUS(q,n):(0,0)-(5,127) ARRAY 0x00000008+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_STATUS ADDRESS 0x0008 R
PMIC_ARB_OBS0_CHNL0_STATUS RESET_VALUE 0x00000001
	DROPPED BIT[3] R  
	DENIED BIT[2] R  
	FAILURE BIT[1] R  
	DONE BIT[0] R  

PMIC_ARB_OBSq_CHNLn_RDATA0(q,n):(0,0)-(5,127) ARRAY 0x00000018+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_RDATA0 ADDRESS 0x0018 R
PMIC_ARB_OBS0_CHNL0_RDATA0 RESET_VALUE 0x00000000
	DATA BIT[31:0] R  

PMIC_ARB_OBSq_CHNLn_RDATA1(q,n):(0,0)-(5,127) ARRAY 0x0000001C+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_RDATA1 ADDRESS 0x001C R
PMIC_ARB_OBS0_CHNL0_RDATA1 RESET_VALUE 0x00000000
	DATA BIT[31:0] R  

----------------------------------------------------------------------------------------
-- BASE TWIZY.QDSS_SOC_DBG (level 1)
----------------------------------------------------------------------------------------
QDSS_SOC_DBG BASE 0x06000000 SIZE=0x01000000 qdss_soc_dbgaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.APSS_A7SS_DEBUG (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QDSS_SOC_DBG.APSS_A7SS_DEBUG' does not directly contain any register.
----------------------------------------------------------------------------------------

apss_a7ss_debug MODULE OFFSET=QDSS_SOC_DBG+0x00D00000 MAX=QDSS_SOC_DBG+0x00D03FFF APRE=QDSS_APSS_ SPRE=QDSS_APSS_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.APSS_A7SS_DEBUG.APCS_APB_A7CORE_DEBUG (level 3)
----------------------------------------------------------------------------------------
apcs_apb_a7core_debug MODULE OFFSET=QDSS_SOC_DBG+0x00D00000 MAX=QDSS_SOC_DBG+0x00D02FFF APRE=QDSS_APSS_APCS_APB_ APOST= SPRE=QDSS_APSS_APCS_APB_ SPOST=

DIDR ADDRESS 0x0000 R
DIDR RESET_VALUE 0x3515F005
	DIDR BIT[31:0] R  

WFAR ADDRESS 0x0018 RW
WFAR RESET_VALUE 0x00000000
	WFAR BIT[31:0] RW  

VCR ADDRESS 0x001C RW
VCR RESET_VALUE 0x00000000
	VCR BIT[31:0] RW  

ECR ADDRESS 0x0024 RW
ECR RESET_VALUE 0x00000000
	ECR BIT[31:0] RW  

DSCCR ADDRESS 0x0028 RW
DSCCR RESET_VALUE 0x00000000
	DSCCR BIT[31:0] RW  

DSMCR ADDRESS 0x002C RW
DSMCR RESET_VALUE 0x00000000
	DSMCR BIT[31:0] RW  

DTRRX ADDRESS 0x0080 RW
DTRRX RESET_VALUE 0x00000000
	DTRRX BIT[31:0] RW  

ITR ADDRESS 0x0084 W
ITR RESET_VALUE 0x00000000
	ITR BIT[31:0] W  

DSCR ADDRESS 0x0088 RW
DSCR RESET_VALUE 0x02000002
	DSCR BIT[31:0] RW  

DTRTX ADDRESS 0x008C RW
DTRTX RESET_VALUE 0x00000000
	DTRTX BIT[31:0] RW  

DRCR ADDRESS 0x0090 W
DRCR RESET_VALUE 0x00000000
	DRCR BIT[31:0] W  

EACR ADDRESS 0x0094 RW
EACR RESET_VALUE 0x00000008
	EACR BIT[31:0] RW  

PCSR ADDRESS 0x00A0 R NO_CSR_TEST
PCSR RESET_VALUE 0x00000000
	PCSR BIT[31:0] R  

CIDSR ADDRESS 0x00A4 R
CIDSR RESET_VALUE 0x00000000
	CIDSR BIT[31:0] R  

VIDSR ADDRESS 0x00A8 R
VIDSR RESET_VALUE 0x00000000
	VIDSR BIT[31:0] R  

BVR0 ADDRESS 0x0100 RW
BVR0 RESET_VALUE 0x00000000
	BVR0 BIT[31:0] RW  

BVR1 ADDRESS 0x0104 RW
BVR1 RESET_VALUE 0x00000000
	BVR1 BIT[31:0] RW  

BVR2 ADDRESS 0x0108 RW
BVR2 RESET_VALUE 0x00000000
	BVR2 BIT[31:0] RW  

BVR3 ADDRESS 0x010C RW
BVR3 RESET_VALUE 0x00000000
	BVR3 BIT[31:0] RW  

BVR4 ADDRESS 0x0110 RW
BVR4 RESET_VALUE 0x00000000
	BVR4 BIT[31:0] RW  

BVR5 ADDRESS 0x0114 RW
BVR5 RESET_VALUE 0x00000000
	BVR5 BIT[31:0] RW  

BCR0 ADDRESS 0x0140 RW
BCR0 RESET_VALUE 0x00000000
	BCR0 BIT[31:0] RW  

BCR1 ADDRESS 0x0144 RW
BCR1 RESET_VALUE 0x00000000
	BCR1 BIT[31:0] RW  

BCR2 ADDRESS 0x0148 RW
BCR2 RESET_VALUE 0x00000000
	BCR2 BIT[31:0] RW  

BCR3 ADDRESS 0x014C RW
BCR3 RESET_VALUE 0x00000000
	BCR3 BIT[31:0] RW  

BCR4 ADDRESS 0x0150 RW
BCR4 RESET_VALUE 0x00000000
	BCR4 BIT[31:0] RW  

BCR5 ADDRESS 0x0154 RW
BCR5 RESET_VALUE 0x00000000
	BCR5 BIT[31:0] RW  

WVR0 ADDRESS 0x0180 RW
WVR0 RESET_VALUE 0x00000000
	WVR0 BIT[31:0] RW  

WVR1 ADDRESS 0x0184 RW
WVR1 RESET_VALUE 0x00000000
	WVR1 BIT[31:0] RW  

WVR2 ADDRESS 0x0188 RW
WVR2 RESET_VALUE 0x00000000
	WVR2 BIT[31:0] RW  

WVR3 ADDRESS 0x018C RW
WVR3 RESET_VALUE 0x00000000
	WVR3 BIT[31:0] RW  

WCR0 ADDRESS 0x01C0 RW
WCR0 RESET_VALUE 0x00000000
	WCR0 BIT[31:0] RW  

WCR1 ADDRESS 0x01C4 RW
WCR1 RESET_VALUE 0x00000000
	WCR1 BIT[31:0] RW  

WCR2 ADDRESS 0x01C8 RW
WCR2 RESET_VALUE 0x00000000
	WCR2 BIT[31:0] RW  

WCR3 ADDRESS 0x01CC RW
WCR3 RESET_VALUE 0x00000000
	WCR3 BIT[31:0] RW  

BXVR4 ADDRESS 0x0250 RW
BXVR4 RESET_VALUE 0x00000000
	BXVR4 BIT[31:0] RW  

BXVR5 ADDRESS 0x0254 RW
BXVR5 RESET_VALUE 0x00000000
	BXVR5 BIT[31:0] RW  

OSLAR ADDRESS 0x0300 W
OSLAR RESET_VALUE 0x00000000
	OSLAR BIT[31:0] W  

OSLSR ADDRESS 0x0304 R
OSLSR RESET_VALUE 0x00000000
	OSLSR BIT[31:0] R  

PRCR ADDRESS 0x0310 RW
PRCR RESET_VALUE 0x00000000
	PRCR BIT[31:0] RW  

PRSR ADDRESS 0x0314 R
PRSR RESET_VALUE 0x0000000F
	PRSR BIT[31:0] R  

MIDR ADDRESS 0x0D00 R
MIDR RESET_VALUE 0x410FC075
	MIDR BIT[31:0] R  

CTR ADDRESS 0x0D04 R
CTR RESET_VALUE 0x84448003
	CTR BIT[31:0] R  

MPUIR ADDRESS 0x0D10 R
MPUIR RESET_VALUE 0x410FC075
	MPUIR BIT[31:0] R  

MPIDR ADDRESS 0x0D14 R
MPIDR RESET_VALUE 0x80000000
	MPIDR BIT[31:0] R  

MIDRALIAS1 ADDRESS 0x0D18 R
MIDRALIAS1 RESET_VALUE 0x410FC075
	MIDRALIAS1 BIT[31:0] R  

FEATID ADDRESS 0x0D1C R
FEATID RESET_VALUE 0x410FC075
	FEATID BIT[31:0] R  

ID_PFR0 ADDRESS 0x0D20 R
ID_PFR0 RESET_VALUE 0x00001231
	ID_PFR0 BIT[31:0] R  

ID_PFR1 ADDRESS 0x0D24 R
ID_PFR1 RESET_VALUE 0x00011011
	ID_PFR1 BIT[31:0] R  

ID_DFR0 ADDRESS 0x0D28 R
ID_DFR0 RESET_VALUE 0x02010555
	ID_DFR0 BIT[31:0] R  

ID_AFR0 ADDRESS 0x0D2C R
ID_AFR0 RESET_VALUE 0x00000000
	ID_AFR0 BIT[31:0] R  

ID_MMFR0 ADDRESS 0x0D30 R
ID_MMFR0 RESET_VALUE 0x10101105
	ID_MMFR0 BIT[31:0] R  

ID_MMFR1 ADDRESS 0x0D34 R
ID_MMFR1 RESET_VALUE 0x40000000
	ID_MMFR1 BIT[31:0] R  

ID_MMFR2 ADDRESS 0x0D38 R
ID_MMFR2 RESET_VALUE 0x01240000
	ID_MMFR2 BIT[31:0] R  

ID_MMFR3 ADDRESS 0x0D3C R
ID_MMFR3 RESET_VALUE 0x02102211
	ID_MMFR3 BIT[31:0] R  

ID_ISAR0 ADDRESS 0x0D40 R
ID_ISAR0 RESET_VALUE 0x02101110
	ID_ISAR0 BIT[31:0] R  

ID_ISAR1 ADDRESS 0x0D44 R
ID_ISAR1 RESET_VALUE 0x13112111
	ID_ISAR1 BIT[31:0] R  

ID_ISAR2 ADDRESS 0x0D48 R
ID_ISAR2 RESET_VALUE 0x21232041
	ID_ISAR2 BIT[31:0] R  

ID_ISAR3 ADDRESS 0x0D4C R
ID_ISAR3 RESET_VALUE 0x11112131
	ID_ISAR3 BIT[31:0] R  

ID_ISAR4 ADDRESS 0x0D50 R
ID_ISAR4 RESET_VALUE 0x10011142
	ID_ISAR4 BIT[31:0] R  

ID_ISAR5 ADDRESS 0x0D54 R
ID_ISAR5 RESET_VALUE 0x00000000
	ID_ISAR5 BIT[31:0] R  

ITMISCOUT ADDRESS 0x0EF8 W
ITMISCOUT RESET_VALUE 0x00000000
	ITMISCOUT BIT[31:0] W  

ITMISCIN ADDRESS 0x0EFC R
ITMISCIN RESET_VALUE 0x00000000
	ITMISCIN BIT[31:0] R  

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	ITCTRL BIT[31:0] RW  

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x00000000
	CLAIMSET BIT[31:0] RW  

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[31:0] RW  

LOCKACCESS ADDRESS 0x0FB0 W
LOCKACCESS RESET_VALUE 0x00000000
	LOCKACCESS BIT[31:0] W  

LOCKSTATUS ADDRESS 0x0FB4 R
LOCKSTATUS RESET_VALUE 0x00000000
	LOCKSTATUS BIT[31:0] R  

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x00000000
	AUTHSTATUS BIT[31:0] R  

DEVID1 ADDRESS 0x0FC4 R
DEVID1 RESET_VALUE 0x00000001
	DEVID1 BIT[31:0] R  

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x01110F13
	DEVID BIT[31:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000015
	DEVTYPE BIT[31:0] R  

PID4 ADDRESS 0x0FD0 R
PID4 RESET_VALUE 0x00000004
	PID4 BIT[31:0] R  

PID0 ADDRESS 0x0FE0 R
PID0 RESET_VALUE 0x00000007
	PID0 BIT[31:0] R  

PID1 ADDRESS 0x0FE4 R
PID1 RESET_VALUE 0x000000BC
	PID1 BIT[31:0] R  

PID2 ADDRESS 0x0FE8 R
PID2 RESET_VALUE 0x0000005B
	PID2 BIT[31:0] R  

PID3 ADDRESS 0x0FEC R
PID3 RESET_VALUE 0x00000000
	PID3 BIT[31:0] R  

CID0 ADDRESS 0x0FF0 R
CID0 RESET_VALUE 0x0000000D
	CID0 BIT[31:0] R  

CID1 ADDRESS 0x0FF4 R
CID1 RESET_VALUE 0x00000090
	CID1 BIT[31:0] R  

CID2 ADDRESS 0x0FF8 R
CID2 RESET_VALUE 0x00000005
	CID2 BIT[31:0] R  

CID3 ADDRESS 0x0FFC R
CID3 RESET_VALUE 0x000000B1
	CID3 BIT[31:0] R  

PMXEVCNTR0 ADDRESS 0x1000 RW
PMXEVCNTR0 RESET_VALUE 0x00000000
	PMXEVCNTR0 BIT[31:0] RW  

PMXEVCNTR1 ADDRESS 0x1004 RW
PMXEVCNTR1 RESET_VALUE 0x00000000
	PMXEVCNTR1 BIT[31:0] RW  

PMXEVCNTR2 ADDRESS 0x1008 RW
PMXEVCNTR2 RESET_VALUE 0x00000000
	PMXEVCNTR2 BIT[31:0] RW  

PMXEVCNTR3 ADDRESS 0x100C RW
PMXEVCNTR3 RESET_VALUE 0x00000000
	PMXEVCNTR3 BIT[31:0] RW  

PMCCNTR ADDRESS 0x107C RW
PMCCNTR RESET_VALUE 0x00000000
	PMCCNTR BIT[31:0] RW  

PMXEVTYPER0 ADDRESS 0x1400 RW
PMXEVTYPER0 RESET_VALUE 0x00000000
	PMXEVTYPER0 BIT[31:0] RW  

PMXEVTYPER1 ADDRESS 0x1404 RW
PMXEVTYPER1 RESET_VALUE 0x00000000
	PMXEVTYPER1 BIT[31:0] RW  

PMXEVTYPER2 ADDRESS 0x1408 RW
PMXEVTYPER2 RESET_VALUE 0x00000000
	PMXEVTYPER2 BIT[31:0] RW  

PMXEVTYPER3 ADDRESS 0x140C RW
PMXEVTYPER3 RESET_VALUE 0x00000000
	PMXEVTYPER3 BIT[31:0] RW  

PMCCFILTR ADDRESS 0x147C RW
PMCCFILTR RESET_VALUE 0x00000000
	PMCCFILTR BIT[31:0] RW  

PMCNTENSET ADDRESS 0x1C00 RW
PMCNTENSET RESET_VALUE 0x00000000
	PMCNTENSET BIT[31:0] RW  

PMCNTENCLR ADDRESS 0x1C20 RW
PMCNTENCLR RESET_VALUE 0x00000000
	PMCNTENCLR BIT[31:0] RW  

PMINTENSET ADDRESS 0x1C40 RW
PMINTENSET RESET_VALUE 0x00000000
	PMINTENSET BIT[31:0] RW  

PMINTENCLR ADDRESS 0x1C60 RW
PMINTENCLR RESET_VALUE 0x00000000
	PMINTENCLR BIT[31:0] RW  

PMOVSR ADDRESS 0x1C80 RW
PMOVSR RESET_VALUE 0x00000000
	PMOVSR BIT[31:0] RW  

PMSWINC ADDRESS 0x1CA0 W
PMSWINC RESET_VALUE 0x00000000
	PMSWINC BIT[31:0] W  

PMOVSSET ADDRESS 0x1CC0 RW
PMOVSSET RESET_VALUE 0x00000000
	PMOVSSET BIT[31:0] RW  

PMCFGR ADDRESS 0x1E00 R
PMCFGR RESET_VALUE 0x0009DF02
	PMCFGR BIT[31:0] R  

PMCR ADDRESS 0x1E04 RW
PMCR RESET_VALUE 0x41072000
	PMCR BIT[31:0] RW  

PMUSERENR ADDRESS 0x1E08 RW
PMUSERENR RESET_VALUE 0x00000000
	PMUSERENR BIT[31:0] RW  

PMCEID0 ADDRESS 0x1E20 R
PMCEID0 RESET_VALUE 0x003FFFFF
	PMCEID0 BIT[31:0] R  

PMLAR ADDRESS 0x1FB0 W
PMLAR RESET_VALUE 0x00000000
	PMLAR BIT[31:0] W  

PMLSR ADDRESS 0x1FB4 R
PMLSR RESET_VALUE 0x00000000
	PMLSR BIT[31:0] R  

PMAUTHSTATUS ADDRESS 0x1FB8 R
PMAUTHSTATUS RESET_VALUE 0x00000000
	PMAUTHSTATUS BIT[31:0] R  

PMDEVTYPE ADDRESS 0x1FCC R
PMDEVTYPE RESET_VALUE 0x00000015
	PMDEVTYPE BIT[31:0] R  

PID4_2 ADDRESS 0x1FD0 R
PID4_2 RESET_VALUE 0x00000004
	PID4_2 BIT[31:0] R  

PID0_2 ADDRESS 0x1FE0 R
PID0_2 RESET_VALUE 0x000000A7
	PID0_2 BIT[31:0] R  

PID1_2 ADDRESS 0x1FE4 R
PID1_2 RESET_VALUE 0x000000B9
	PID1_2 BIT[31:0] R  

PID2_2 ADDRESS 0x1FE8 R
PID2_2 RESET_VALUE 0x0000005B
	PID2_2 BIT[31:0] R  

PID3_2 ADDRESS 0x1FEC R
PID3_2 RESET_VALUE 0x00000000
	PID3_2 BIT[31:0] R  

CID0_2 ADDRESS 0x1FF0 R
CID0_2 RESET_VALUE 0x0000000D
	CID0_2 BIT[31:0] R  

CID1_2 ADDRESS 0x1FF4 R
CID1_2 RESET_VALUE 0x00000090
	CID1_2 BIT[31:0] R  

CID2_2 ADDRESS 0x1FF8 R
CID2_2 RESET_VALUE 0x00000005
	CID2_2 BIT[31:0] R  

CID3_2 ADDRESS 0x1FFC R
CID3_2 RESET_VALUE 0x000000B1
	CID3_2 BIT[31:0] R  

CR ADDRESS 0x2000 RW
CR RESET_VALUE 0x00000461
	CR BIT[31:0] RW  

CCR ADDRESS 0x2004 R
CCR RESET_VALUE 0x8D014024
	CCR BIT[31:0] R  

TRIGGER ADDRESS 0x2008 RW
TRIGGER RESET_VALUE 0x00000000
	TRIGGER BIT[31:0] RW  

ASICCR ADDRESS 0x200C RW
ASICCR RESET_VALUE 0x00000000
	ASICCR BIT[31:0] RW  

SR ADDRESS 0x2010 RW
SR RESET_VALUE 0x00000000
	SR BIT[31:0] RW  

SCR ADDRESS 0x2014 R
SCR RESET_VALUE 0x00020C0C
	SCR BIT[31:0] R  

TSSCR ADDRESS 0x2018 RW
TSSCR RESET_VALUE 0x00000000
	TSSCR BIT[31:0] RW  

TECR2 ADDRESS 0x201C RW
TECR2 RESET_VALUE 0x00000000
	TECR2 BIT[31:0] RW  

TEEVR ADDRESS 0x2020 RW
TEEVR RESET_VALUE 0x00000000
	TEEVR BIT[31:0] RW  

TECR1 ADDRESS 0x2024 RW
TECR1 RESET_VALUE 0x00000000
	TECR1 BIT[31:0] RW  

FFLR ADDRESS 0x202C RW
FFLR RESET_VALUE 0x00000000
	FFLR BIT[31:0] RW  

DEVR ADDRESS 0x2030 RW
DEVR RESET_VALUE 0x00000000
	DEVR BIT[31:0] RW  

VDCR1 ADDRESS 0x2034 RW
VDCR1 RESET_VALUE 0x00000000
	VDCR1 BIT[31:0] RW  

VDCR3 ADDRESS 0x203C RW
VDCR3 RESET_VALUE 0x00000000
	VDCR3 BIT[31:0] RW  

ACVR1 ADDRESS 0x2040 RW
ACVR1 RESET_VALUE 0x00000000
	ACVR1 BIT[31:0] RW  

ACVR2 ADDRESS 0x2044 RW
ACVR2 RESET_VALUE 0x00000000
	ACVR2 BIT[31:0] RW  

ACVR3 ADDRESS 0x2048 RW
ACVR3 RESET_VALUE 0x00000000
	ACVR3 BIT[31:0] RW  

ACVR4 ADDRESS 0x204C RW
ACVR4 RESET_VALUE 0x00000000
	ACVR4 BIT[31:0] RW  

ACVR5 ADDRESS 0x2050 RW
ACVR5 RESET_VALUE 0x00000000
	ACVR5 BIT[31:0] RW  

ACVR6 ADDRESS 0x2054 RW
ACVR6 RESET_VALUE 0x00000000
	ACVR6 BIT[31:0] RW  

ACVR7 ADDRESS 0x2058 RW
ACVR7 RESET_VALUE 0x00000000
	ACVR7 BIT[31:0] RW  

ACVR8 ADDRESS 0x205C RW
ACVR8 RESET_VALUE 0x00000000
	ACVR8 BIT[31:0] RW  

ACTR1 ADDRESS 0x2080 RW
ACTR1 RESET_VALUE 0x00000000
	ACTR1 BIT[31:0] RW  

ACTR2 ADDRESS 0x2084 RW
ACTR2 RESET_VALUE 0x00000000
	ACTR2 BIT[31:0] RW  

ACTR3 ADDRESS 0x2088 RW
ACTR3 RESET_VALUE 0x00000000
	ACTR3 BIT[31:0] RW  

ACTR4 ADDRESS 0x208C RW
ACTR4 RESET_VALUE 0x00000000
	ACTR4 BIT[31:0] RW  

ACTR5 ADDRESS 0x2090 RW
ACTR5 RESET_VALUE 0x00000000
	ACTR5 BIT[31:0] RW  

ACTR6 ADDRESS 0x2094 RW
ACTR6 RESET_VALUE 0x00000000
	ACTR6 BIT[31:0] RW  

ACTR7 ADDRESS 0x2098 RW
ACTR7 RESET_VALUE 0x00000000
	ACTR7 BIT[31:0] RW  

ACTR8 ADDRESS 0x209C RW
ACTR8 RESET_VALUE 0x00000000
	ACTR8 BIT[31:0] RW  

DCVR1 ADDRESS 0x20C0 RW
DCVR1 RESET_VALUE 0x00000000
	DCVR1 BIT[31:0] RW  

DCVR3 ADDRESS 0x20C8 RW
DCVR3 RESET_VALUE 0x00000000
	DCVR3 BIT[31:0] RW  

DCMR1 ADDRESS 0x2100 RW
DCMR1 RESET_VALUE 0x00000000
	DCMR1 BIT[31:0] RW  

DCMR3 ADDRESS 0x2108 RW
DCMR3 RESET_VALUE 0x00000000
	DCMR3 BIT[31:0] RW  

CNTRLDVR1 ADDRESS 0x2140 RW
CNTRLDVR1 RESET_VALUE 0x00000000
	CNTRLDVR1 BIT[31:0] RW  

CNTRLDVR2 ADDRESS 0x2144 RW
CNTRLDVR2 RESET_VALUE 0x00000000
	CNTRLDVR2 BIT[31:0] RW  

CNTENR1 ADDRESS 0x2150 RW
CNTENR1 RESET_VALUE 0x00000000
	CNTENR1 BIT[31:0] RW  

CNTENR2 ADDRESS 0x2154 RW
CNTENR2 RESET_VALUE 0x00000000
	CNTENR2 BIT[31:0] RW  

CNTRLDEVR1 ADDRESS 0x2160 RW
CNTRLDEVR1 RESET_VALUE 0x00000000
	CNTRLDEVR1 BIT[31:0] RW  

CNTRLDEVR2 ADDRESS 0x2164 RW
CNTRLDEVR2 RESET_VALUE 0x00000000
	CNTRLDEVR2 BIT[31:0] RW  

CNTVR1 ADDRESS 0x2170 RW
CNTVR1 RESET_VALUE 0x00000000
	CNTVR1 BIT[31:0] RW  

CNTVR2 ADDRESS 0x2174 RW
CNTVR2 RESET_VALUE 0x00000000
	CNTVR2 BIT[31:0] RW  

SQ12EVR ADDRESS 0x2180 RW
SQ12EVR RESET_VALUE 0x00000000
	SQ12EVR BIT[31:0] RW  

SQ21EVR ADDRESS 0x2184 RW
SQ21EVR RESET_VALUE 0x00000000
	SQ21EVR BIT[31:0] RW  

SQ23EVR ADDRESS 0x2188 RW
SQ23EVR RESET_VALUE 0x00000000
	SQ23EVR BIT[31:0] RW  

SQ31EVR ADDRESS 0x218C RW
SQ31EVR RESET_VALUE 0x00000000
	SQ31EVR BIT[31:0] RW  

SQ32EVR ADDRESS 0x2190 RW
SQ32EVR RESET_VALUE 0x00000000
	SQ32EVR BIT[31:0] RW  

SQ13EVR ADDRESS 0x2194 RW
SQ13EVR RESET_VALUE 0x00000000
	SQ13EVR BIT[31:0] RW  

SQR ADDRESS 0x219C RW
SQR RESET_VALUE 0x00000000
	SQR BIT[31:0] RW  

EXTOUTEVR1 ADDRESS 0x21A0 RW
EXTOUTEVR1 RESET_VALUE 0x00000000
	EXTOUTEVR1 BIT[31:0] RW  

EXTOUTEVR2 ADDRESS 0x21A4 RW
EXTOUTEVR2 RESET_VALUE 0x00000000
	EXTOUTEVR2 BIT[31:0] RW  

CIDCVR1 ADDRESS 0x21B0 RW
CIDCVR1 RESET_VALUE 0x00000000
	CIDCVR1 BIT[31:0] RW  

CIDCMR ADDRESS 0x21BC RW
CIDCMR RESET_VALUE 0x00000000
	CIDCMR BIT[31:0] RW  

SYNCFR ADDRESS 0x21E0 RW
SYNCFR RESET_VALUE 0x00000400
	SYNCFR BIT[31:0] RW  

MDIR ADDRESS 0x21E4 R
MDIR RESET_VALUE 0x410CF250
	MDIR BIT[31:0] R  

CCER ADDRESS 0x21E8 R
CCER RESET_VALUE 0x344008F2
	CCER BIT[31:0] R  

EXTINSELR ADDRESS 0x21EC RW
EXTINSELR RESET_VALUE 0x00000000
	EXTINSELR BIT[31:0] RW  

TSEVR ADDRESS 0x21F8 RW
TSEVR RESET_VALUE 0x00000000
	TSEVR BIT[31:0] RW  

AUXCR ADDRESS 0x21FC RW
AUXCR RESET_VALUE 0x00000000
	AUXCR BIT[31:0] RW  

TRACEIDR ADDRESS 0x2200 RW
TRACEIDR RESET_VALUE 0x00000000
	TRACEIDR BIT[31:0] RW  

MIDR2 ADDRESS 0x2208 R
MIDR2 RESET_VALUE 0x00000000
	MIDR2 BIT[31:0] R  

VMIDCVR ADDRESS 0x2240 W
VMIDCVR RESET_VALUE 0x00000000
	VMIDCVR BIT[31:0] W  

OSLAR_2 ADDRESS 0x2300 W
OSLAR_2 RESET_VALUE 0x00000000
	OSLAR_2 BIT[31:0] W  

OSLSR_2 ADDRESS 0x2304 R
OSLSR_2 RESET_VALUE 0x00000000
	OSLSR_2 BIT[31:0] R  

OSSRR ADDRESS 0x2308 RW
OSSRR RESET_VALUE 0x00000000
	OSSRR BIT[31:0] RW  

PDCR ADDRESS 0x2310 RW
PDCR RESET_VALUE 0x00000000
	PDCR BIT[31:0] RW  

PDSR ADDRESS 0x2314 R
PDSR RESET_VALUE 0x00000000
	PDSR BIT[31:0] R  

ITETMIF ADDRESS 0x2ED8 R
ITETMIF RESET_VALUE 0x00000000
	ITETMIF BIT[31:0] R  

ITMISCOUT_2 ADDRESS 0x2EDC W
ITMISCOUT_2 RESET_VALUE 0x00000000
	ITMISCOUT_2 BIT[31:0] W  

ITMISCIN_2 ADDRESS 0x2EE0 R
ITMISCIN_2 RESET_VALUE 0x00000000
	ITMISCIN_2 BIT[31:0] R  

ITTRIGGERREQ ADDRESS 0x2EE8 W
ITTRIGGERREQ RESET_VALUE 0x00000000
	ITTRIGGERREQ BIT[31:0] W  

ITATBDATA0 ADDRESS 0x2EEC W
ITATBDATA0 RESET_VALUE 0x00000000
	ITATBDATA0 BIT[31:0] W  

ITATBCTR2 ADDRESS 0x2EF0 R
ITATBCTR2 RESET_VALUE 0x00000000
	ITATBCTR2 BIT[31:0] R  

ITATBCTR1 ADDRESS 0x2EF4 W
ITATBCTR1 RESET_VALUE 0x00000000
	ITATBCTR1 BIT[31:0] W  

ITATBCTR0 ADDRESS 0x2EF8 W
ITATBCTR0 RESET_VALUE 0x00000000
	ITATBCTR0 BIT[31:0] W  

ITCTRL_2 ADDRESS 0x2F00 RW
ITCTRL_2 RESET_VALUE 0x00000000
	ITCTRL_2 BIT[31:0] RW  

CLAIMSET_2 ADDRESS 0x2FA0 RW
CLAIMSET_2 RESET_VALUE 0x000000FF
	CLAIMSET_2 BIT[31:0] RW  

CLAIMCLR_2 ADDRESS 0x2FA4 RW
CLAIMCLR_2 RESET_VALUE 0x00000000
	CLAIMCLR_2 BIT[31:0] RW  

LAR ADDRESS 0x2FB0 W
LAR RESET_VALUE 0x00000000
	LAR BIT[31:0] W  

LSR ADDRESS 0x2FB4 R
LSR RESET_VALUE 0x00000000
	LSR BIT[31:0] R  

AUTHSTATUS_2 ADDRESS 0x2FB8 R
AUTHSTATUS_2 RESET_VALUE 0x00000000
	AUTHSTATUS_2 BIT[31:0] R  

DEVID_2 ADDRESS 0x2FC8 R
DEVID_2 RESET_VALUE 0x00000000
	DEVID_2 BIT[31:0] R  

DEVTYPE_2 ADDRESS 0x2FCC R
DEVTYPE_2 RESET_VALUE 0x00000013
	DEVTYPE_2 BIT[31:0] R  

PIR4 ADDRESS 0x2FD0 R
PIR4 RESET_VALUE 0x00000004
	PIR4 BIT[31:0] R  

PIR5 ADDRESS 0x2FD4 R
PIR5 RESET_VALUE 0x00000000
	PIR5 BIT[31:0] R  

PIR6 ADDRESS 0x2FD8 R
PIR6 RESET_VALUE 0x00000000
	PIR6 BIT[31:0] R  

PIR7 ADDRESS 0x2FDC R
PIR7 RESET_VALUE 0x00000000
	PIR7 BIT[31:0] R  

PIR0 ADDRESS 0x2FE0 R
PIR0 RESET_VALUE 0x00000056
	PIR0 BIT[31:0] R  

PIR1 ADDRESS 0x2FE4 R
PIR1 RESET_VALUE 0x000000B9
	PIR1 BIT[31:0] R  

PIR2 ADDRESS 0x2FE8 R
PIR2 RESET_VALUE 0x0000000B
	PIR2 BIT[31:0] R  

PIR3 ADDRESS 0x2FEC R
PIR3 RESET_VALUE 0x00000000
	PIR3 BIT[31:0] R  

CIR0 ADDRESS 0x2FF0 R
CIR0 RESET_VALUE 0x0000000D
	CIR0 BIT[31:0] R  

CIR1 ADDRESS 0x2FF4 R
CIR1 RESET_VALUE 0x00000090
	CIR1 BIT[31:0] R  

CIR2 ADDRESS 0x2FF8 R
CIR2 RESET_VALUE 0x00000005
	CIR2 BIT[31:0] R  

CIR3 ADDRESS 0x2FFC R
CIR3 RESET_VALUE 0x000000B1
	CIR3 BIT[31:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.APSS_A7SS_DEBUG.APCS_CTI_CSCTI (level 3)
----------------------------------------------------------------------------------------
apcs_cti_cscti MODULE OFFSET=QDSS_SOC_DBG+0x00D03000 MAX=QDSS_SOC_DBG+0x00D03FFF APRE=QDSS_APSS_APCS_CTI_ APOST= SPRE=QDSS_APSS_APCS_CTI_ SPOST=

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.TPDM_TPDM_ATB64_APCLK_DSB256 (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QDSS_SOC_DBG.TPDM_TPDM_ATB64_APCLK_DSB256' does not directly contain any register.
----------------------------------------------------------------------------------------

tpdm_tpdm_atb64_apclk_dsb256 MODULE OFFSET=QDSS_SOC_DBG+0x00C28000 MAX=QDSS_SOC_DBG+0x00C28FFF APRE=QDSS_TPDM_ SPRE=QDSS_TPDM_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.TPDM_TPDM_ATB64_APCLK_DSB256.TPDM_ATB64_APCLK_DSB256_SUB (level 3)
----------------------------------------------------------------------------------------
tpdm_atb64_apclk_dsb256_sub MODULE OFFSET=QDSS_SOC_DBG+0x00C28280 MAX=QDSS_SOC_DBG+0x00C28FFF APRE=QDSS_TPDM_ SPRE=QDSS_TPDM_

TPDM_DSB_CR ADDRESS 0x0500 RW NO_CSR_TEST
TPDM_DSB_CR RESET_VALUE 0x00000000
	TRIG_TYPE BIT[12] RW  
	ATBFLOWERR BIT[8] R  
	EBITSET BIT[7] R  
	HPSEL BIT[6:2] RW  
	MODE BIT[1] RW  
	E BIT[0] RW  

TPDM_DSB_TIER ADDRESS 0x0504 RW
TPDM_DSB_TIER RESET_VALUE 0x00000000
	PATT_TYPE BIT[2] RW  
	XTRIG_TSENAB BIT[1] RW  
	PATT_TSENAB BIT[0] RW  

TPDM_DSB_TPRn(n):(0)-(6) ARRAY 0x00000508+0x4*n
TPDM_DSB_TPR0 ADDRESS 0x0508 RW
TPDM_DSB_TPR0 RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDM_DSB_TPRm(m):(7)-(7) ARRAY 0x00000508+0x4*m
TPDM_DSB_TPR7 ADDRESS 0x0524 RW
TPDM_DSB_TPR7 RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDM_DSB_TPMRn(n):(0)-(6) ARRAY 0x00000528+0x4*n
TPDM_DSB_TPMR0 ADDRESS 0x0528 RW
TPDM_DSB_TPMR0 RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDM_DSB_TPMRm(m):(7)-(7) ARRAY 0x00000528+0x4*m
TPDM_DSB_TPMR7 ADDRESS 0x0544 RW
TPDM_DSB_TPMR7 RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDM_DSB_XPRn(n):(0)-(6) ARRAY 0x00000548+0x4*n
TPDM_DSB_XPR0 ADDRESS 0x0548 RW
TPDM_DSB_XPR0 RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDM_DSB_XPRm(m):(7)-(7) ARRAY 0x00000548+0x4*m
TPDM_DSB_XPR7 ADDRESS 0x0564 RW
TPDM_DSB_XPR7 RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDM_DSB_XPMRn(n):(0)-(6) ARRAY 0x00000568+0x4*n
TPDM_DSB_XPMR0 ADDRESS 0x0568 RW
TPDM_DSB_XPMR0 RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDM_DSB_XPMRm(m):(7)-(7) ARRAY 0x00000568+0x4*m
TPDM_DSB_XPMR7 ADDRESS 0x0584 RW
TPDM_DSB_XPMR7 RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDM_DSB_EDCRn(n):(0)-(14) ARRAY 0x00000588+0x4*n
TPDM_DSB_EDCR0 ADDRESS 0x0588 RW
TPDM_DSB_EDCR0 RESET_VALUE 0x00000000
	EDGECONTROL BIT[31:0] RW  

TPDM_DSB_EDCRm(m):(15)-(15) ARRAY 0x00000588+0x4*m
TPDM_DSB_EDCR15 ADDRESS 0x05C4 RW
TPDM_DSB_EDCR15 RESET_VALUE 0x00000000
	EDGECONTROL BIT[31:0] RW  

TPDM_DSB_EDCMRn(n):(0)-(6) ARRAY 0x000005C8+0x4*n
TPDM_DSB_EDCMR0 ADDRESS 0x05C8 RW
TPDM_DSB_EDCMR0 RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDM_DSB_EDCMRm(m):(7)-(7) ARRAY 0x000005C8+0x4*m
TPDM_DSB_EDCMR7 ADDRESS 0x05E4 RW
TPDM_DSB_EDCMR7 RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDM_DSB_READCTL ADDRESS 0x06F0 RW NO_CSR_TEST
TPDM_DSB_READCTL RESET_VALUE 0x00000000
	MODE BIT[3] RW  
	SLICESEL BIT[2:0] RW  

TPDM_DSB_READVAL ADDRESS 0x06F4 R NO_CSR_TEST
TPDM_DSB_READVAL RESET_VALUE 0x00000000
	VALUE BIT[31:0] R  

TPDM_DSB_MSR0 ADDRESS 0x0700 RW NO_CSR_TEST
TPDM_DSB_MSR0 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR1 ADDRESS 0x0704 RW NO_CSR_TEST
TPDM_DSB_MSR1 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR2 ADDRESS 0x0708 RW NO_CSR_TEST
TPDM_DSB_MSR2 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR3 ADDRESS 0x070C RW NO_CSR_TEST
TPDM_DSB_MSR3 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR4 ADDRESS 0x0710 RW NO_CSR_TEST
TPDM_DSB_MSR4 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR5 ADDRESS 0x0714 RW NO_CSR_TEST
TPDM_DSB_MSR5 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR6 ADDRESS 0x0718 RW NO_CSR_TEST
TPDM_DSB_MSR6 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR7 ADDRESS 0x071C RW NO_CSR_TEST
TPDM_DSB_MSR7 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR8 ADDRESS 0x0720 RW NO_CSR_TEST
TPDM_DSB_MSR8 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR9 ADDRESS 0x0724 RW NO_CSR_TEST
TPDM_DSB_MSR9 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR10 ADDRESS 0x0728 RW NO_CSR_TEST
TPDM_DSB_MSR10 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR11 ADDRESS 0x072C RW NO_CSR_TEST
TPDM_DSB_MSR11 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR12 ADDRESS 0x0730 RW NO_CSR_TEST
TPDM_DSB_MSR12 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR13 ADDRESS 0x0734 RW NO_CSR_TEST
TPDM_DSB_MSR13 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR14 ADDRESS 0x0738 RW NO_CSR_TEST
TPDM_DSB_MSR14 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR15 ADDRESS 0x073C RW NO_CSR_TEST
TPDM_DSB_MSR15 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR16 ADDRESS 0x0740 RW NO_CSR_TEST
TPDM_DSB_MSR16 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR17 ADDRESS 0x0744 RW NO_CSR_TEST
TPDM_DSB_MSR17 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR18 ADDRESS 0x0748 RW NO_CSR_TEST
TPDM_DSB_MSR18 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR19 ADDRESS 0x074C RW NO_CSR_TEST
TPDM_DSB_MSR19 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR20 ADDRESS 0x0750 RW NO_CSR_TEST
TPDM_DSB_MSR20 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR21 ADDRESS 0x0754 RW NO_CSR_TEST
TPDM_DSB_MSR21 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR22 ADDRESS 0x0758 RW NO_CSR_TEST
TPDM_DSB_MSR22 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR23 ADDRESS 0x075C RW NO_CSR_TEST
TPDM_DSB_MSR23 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR24 ADDRESS 0x0760 RW NO_CSR_TEST
TPDM_DSB_MSR24 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR25 ADDRESS 0x0764 RW NO_CSR_TEST
TPDM_DSB_MSR25 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR26 ADDRESS 0x0768 RW NO_CSR_TEST
TPDM_DSB_MSR26 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR27 ADDRESS 0x076C RW NO_CSR_TEST
TPDM_DSB_MSR27 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR28 ADDRESS 0x0770 RW NO_CSR_TEST
TPDM_DSB_MSR28 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR29 ADDRESS 0x0774 RW NO_CSR_TEST
TPDM_DSB_MSR29 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR30 ADDRESS 0x0778 RW NO_CSR_TEST
TPDM_DSB_MSR30 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_DSB_MSR31 ADDRESS 0x077C RW NO_CSR_TEST
TPDM_DSB_MSR31 RESET_VALUE 0x00000000
	SEL7 BIT[30:28] RW  
	SEL6 BIT[26:24] RW  
	SEL5 BIT[22:20] RW  
	SEL4 BIT[18:16] RW  
	SEL3 BIT[14:12] RW  
	SEL2 BIT[10:8] RW  
	SEL1 BIT[6:4] RW  
	SEL0 BIT[2:0] RW  

TPDM_ITATBCNTRL ADDRESS 0x0C70 RW NO_CSR_TEST
TPDM_ITATBCNTRL RESET_VALUE 0x00000000
	TSREQ BIT[31] RW  
	ATVALID BIT[30] RW  
	ATDATAMODE BIT[22] RW  
	ATBYTES BIT[21:18] RW  
	ATDATA BIT[17:10] RW  
	ATID BIT[9:3] RW  
	TSVAL BIT[2:0] RW  

TPDM_ITCNTRL ADDRESS 0x0C80 RW NO_CSR_TEST
TPDM_ITCNTRL RESET_VALUE 0x00000000
	IME BIT[0] RW  

TPDM_CLAIMSET ADDRESS 0x0D20 R
TPDM_CLAIMSET RESET_VALUE 0x00000000
	VAL_SET BIT[31:0] R  

TPDM_CLAIMCLR ADDRESS 0x0D24 R
TPDM_CLAIMCLR RESET_VALUE 0x00000000
	VAL_CLR BIT[31:0] R  

TPDM_DEVAFF0 ADDRESS 0x0D28 R NO_CSR_TEST
TPDM_DEVAFF0 RESET_VALUE 0x00000000
	VAL BIT[31:0] R  

TPDM_DEVAFF1 ADDRESS 0x0D2C R NO_CSR_TEST
TPDM_DEVAFF1 RESET_VALUE 0x00000000
	VAL BIT[31:0] R  

TPDM_LAR ADDRESS 0x0D30 W NO_CSR_TEST
TPDM_LAR RESET_VALUE 0x00000000
	KEY BIT[31:0] W  

TPDM_LSR ADDRESS 0x0D34 R NO_CSR_TEST
TPDM_LSR RESET_VALUE 0x00000003
	NTT BIT[2] R  
	SLK BIT[1] R  
	SLI BIT[0] R  

TPDM_AUTHSTATUS ADDRESS 0x0D38 R NO_CSR_TEST
TPDM_AUTHSTATUS RESET_VALUE 0x000000AA
	SNID BIT[7:6] R  
	SID BIT[5:4] R  
	NSNID BIT[3:2] R  
	NSID BIT[1:0] R  

TPDM_DEVARCH ADDRESS 0x0D3C R
TPDM_DEVARCH RESET_VALUE 0x0E105CDA
	ARCHITECT BIT[31:21] R  
	PRESENT BIT[20] R  
	REVISION BIT[19:16] R  
	ARCHID BIT[15:0] R  

TPDM_DEVID1 ADDRESS 0x0D44 R
TPDM_DEVID1 RESET_VALUE 0x80000000
	CMB_LIVE BIT[31] R  
	DSB_LIVE BIT[30] R  

TPDM_DEVID ADDRESS 0x0D48 R
TPDM_DEVID RESET_VALUE 0x15000000
	TC_LVL_TRIG BIT[28:27] R  
	BC_LVL_TRIG BIT[26:25] R  
	BC_GANG BIT[24:23] R  
	DSB_ELEM BIT[1] R  

TPDM_DEVTYPE ADDRESS 0x0D4C R
TPDM_DEVTYPE RESET_VALUE 0x00000003
	SUB BIT[7:4] R  
	MAJOR BIT[3:0] R  

TPDM_PIDR4 ADDRESS 0x0D50 R NO_CSR_TEST
TPDM_PIDR4 RESET_VALUE 0x00000000
	SIZE BIT[7:4] R  
	DES_2 BIT[3:0] R  

TPDM_PIDR5 ADDRESS 0x0D54 R NO_CSR_TEST
TPDM_PIDR5 RESET_VALUE 0x00000000
	EMPTY BIT[31:0] R  

TPDM_PIDR6 ADDRESS 0x0D58 R NO_CSR_TEST
TPDM_PIDR6 RESET_VALUE 0x00000000
	EMPTY BIT[31:0] R  

TPDM_PIDR7 ADDRESS 0x0D5C R NO_CSR_TEST
TPDM_PIDR7 RESET_VALUE 0x00000000
	EMPTY BIT[31:0] R  

TPDM_PIDR0 ADDRESS 0x0D60 R NO_CSR_TEST
TPDM_PIDR0 RESET_VALUE 0x00000002
	PART_7 BIT[7] R  
	PART_6 BIT[6] R  
	PART_5 BIT[5] R  
	PART_4 BIT[4] R  
	PART_3 BIT[3] R  
	PART_2 BIT[2] R  
	PART_1 BIT[1] R  
	PART_0 BIT[0] R  

TPDM_PIDR1 ADDRESS 0x0D64 R NO_CSR_TEST
TPDM_PIDR1 RESET_VALUE 0x0000000E
	DES_0 BIT[7:4] R  
	PART_1 BIT[3:0] R  

TPDM_PIDR2 ADDRESS 0x0D68 R NO_CSR_TEST
TPDM_PIDR2 RESET_VALUE 0x00000018
	REVISION BIT[7:4] R  
	JEDEC BIT[3] R  
	DES_1 BIT[2:0] R  

TPDM_PIDR3 ADDRESS 0x0D6C R
TPDM_PIDR3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
	CMOD BIT[3:0] R  

TPDM_CIDR0 ADDRESS 0x0D70 R
TPDM_CIDR0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  

TPDM_CIDR1 ADDRESS 0x0D74 R
TPDM_CIDR1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
	PRMBL_1 BIT[3:0] R  

TPDM_CIDR2 ADDRESS 0x0D78 R
TPDM_CIDR2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  

TPDM_CIDR3 ADDRESS 0x0D7C R
TPDM_CIDR3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.TPDM_TPDM_ATB64_APCLK_DSB256.TPDM_ATB64_APCLK_DSB256_GPR (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QDSS_SOC_DBG.TPDM_TPDM_ATB64_APCLK_DSB256.TPDM_ATB64_APCLK_DSB256_GPR' does not contain any register.
----------------------------------------------------------------------------------------
tpdm_atb64_apclk_dsb256_gpr MODULE OFFSET=QDSS_SOC_DBG+0x00C28000 MAX=QDSS_SOC_DBG+0x00C2827C APRE=QDSS_TPDM_ SPRE=QDSS_TPDM_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.RPM_CSCTI (level 2)
----------------------------------------------------------------------------------------
rpm_cscti MODULE OFFSET=QDSS_SOC_DBG+0x00B00000 MAX=QDSS_SOC_DBG+0x00B00FFF APRE=QDSS_RPM_ SPRE=QDSS_RPM_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.DCC_QC_DCC_TWIZY_2KB2LL_APB (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QDSS_SOC_DBG.DCC_QC_DCC_TWIZY_2KB2LL_APB' does not directly contain any register.
----------------------------------------------------------------------------------------

dcc_qc_dcc_twizy_2kb2ll_apb MODULE OFFSET=QDSS_SOC_DBG+0x00870000 MAX=QDSS_SOC_DBG+0x00870FFF APRE=QDSS_DCC_ SPRE=QDSS_DCC_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.DCC_QC_DCC_TWIZY_2KB2LL_APB.DCC_TPDM_TPDM_ATB8_ATCLK_CMB32_CS6DCF0636 (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QDSS_SOC_DBG.DCC_QC_DCC_TWIZY_2KB2LL_APB.DCC_TPDM_TPDM_ATB8_ATCLK_CMB32_CS6DCF0636' does not directly contain any register.
----------------------------------------------------------------------------------------

dcc_tpdm_tpdm_atb8_atclk_cmb32_cs6dcf0636 MODULE OFFSET=QDSS_SOC_DBG+0x00870000 MAX=QDSS_SOC_DBG+0x00870FFF APRE=QDSS_DCC_DCC_TPDM_ SPRE=QDSS_DCC_DCC_TPDM_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.DCC_QC_DCC_TWIZY_2KB2LL_APB.DCC_TPDM_TPDM_ATB8_ATCLK_CMB32_CS6DCF0636.TPDM_ATB8_ATCLK_CMB32_CS6DCF0636_SUB (level 4)
----------------------------------------------------------------------------------------
tpdm_atb8_atclk_cmb32_cs6dcf0636_sub MODULE OFFSET=QDSS_SOC_DBG+0x00870280 MAX=QDSS_SOC_DBG+0x00870FFF APRE=QDSS_DCC_DCC_TPDM_ SPRE=QDSS_DCC_DCC_TPDM_

TPDM_CMB_CR ADDRESS 0x0780 RW NO_CSR_TEST
TPDM_CMB_CR RESET_VALUE 0x00000000
	ATBFLOWERR BIT[7] R  
	EBITSET BIT[6] R  
	FLOWCTRL BIT[2] RW  
	MODE BIT[1] RW  
	E BIT[0] RW  

TPDM_CMB_TIER ADDRESS 0x0784 RW
TPDM_CMB_TIER RESET_VALUE 0x00000000
	TS_ALL BIT[2] RW  
	XTRIG_TSENAB BIT[1] RW  
	PATT_TSENAB BIT[0] RW  

TPDM_CMB_TPRm(m):(0)-(0) ARRAY 0x00000788+0x4*m
TPDM_CMB_TPR0 ADDRESS 0x0788 RW
TPDM_CMB_TPR0 RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDM_CMB_TPMRm(m):(0)-(0) ARRAY 0x00000790+0x4*m
TPDM_CMB_TPMR0 ADDRESS 0x0790 RW
TPDM_CMB_TPMR0 RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDM_CMB_XPRm(m):(0)-(0) ARRAY 0x00000798+0x4*m
TPDM_CMB_XPR0 ADDRESS 0x0798 RW
TPDM_CMB_XPR0 RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDM_CMB_XPMRm(m):(0)-(0) ARRAY 0x000007A0+0x4*m
TPDM_CMB_XPMR0 ADDRESS 0x07A0 RW
TPDM_CMB_XPMR0 RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDM_CMB_READVAL ADDRESS 0x07F4 R NO_CSR_TEST
TPDM_CMB_READVAL RESET_VALUE 0x00000000
	VALUE BIT[31:0] R  

TPDM_ITATBCNTRL ADDRESS 0x0C70 RW NO_CSR_TEST
TPDM_ITATBCNTRL RESET_VALUE 0x00000000
	TSREQ BIT[31] RW  
	ATVALID BIT[30] RW  
	ATDATAMODE BIT[22] RW  
	ATBYTES BIT[21:18] RW  
	ATDATA BIT[17:10] RW  
	ATID BIT[9:3] RW  
	TSVAL BIT[2:0] RW  

TPDM_ITCNTRL ADDRESS 0x0C80 RW NO_CSR_TEST
TPDM_ITCNTRL RESET_VALUE 0x00000000
	IME BIT[0] RW  

TPDM_CLAIMSET ADDRESS 0x0D20 R
TPDM_CLAIMSET RESET_VALUE 0x00000000
	VAL_SET BIT[31:0] R  

TPDM_CLAIMCLR ADDRESS 0x0D24 R
TPDM_CLAIMCLR RESET_VALUE 0x00000000
	VAL_CLR BIT[31:0] R  

TPDM_DEVAFF0 ADDRESS 0x0D28 R NO_CSR_TEST
TPDM_DEVAFF0 RESET_VALUE 0x00000000
	VAL BIT[31:0] R  

TPDM_DEVAFF1 ADDRESS 0x0D2C R NO_CSR_TEST
TPDM_DEVAFF1 RESET_VALUE 0x00000000
	VAL BIT[31:0] R  

TPDM_LAR ADDRESS 0x0D30 W NO_CSR_TEST
TPDM_LAR RESET_VALUE 0x00000000
	KEY BIT[31:0] W  

TPDM_LSR ADDRESS 0x0D34 R NO_CSR_TEST
TPDM_LSR RESET_VALUE 0x00000003
	NTT BIT[2] R  
	SLK BIT[1] R  
	SLI BIT[0] R  

TPDM_AUTHSTATUS ADDRESS 0x0D38 R NO_CSR_TEST
TPDM_AUTHSTATUS RESET_VALUE 0x000000AA
	SNID BIT[7:6] R  
	SID BIT[5:4] R  
	NSNID BIT[3:2] R  
	NSID BIT[1:0] R  

TPDM_DEVARCH ADDRESS 0x0D3C R
TPDM_DEVARCH RESET_VALUE 0x0E105CDA
	ARCHITECT BIT[31:21] R  
	PRESENT BIT[20] R  
	REVISION BIT[19:16] R  
	ARCHID BIT[15:0] R  

TPDM_DEVID1 ADDRESS 0x0D44 R
TPDM_DEVID1 RESET_VALUE 0x40000000
	CMB_LIVE BIT[31] R  
	DSB_LIVE BIT[30] R  

TPDM_DEVID ADDRESS 0x0D48 R
TPDM_DEVID RESET_VALUE 0x15000004
	TC_LVL_TRIG BIT[28:27] R  
	BC_LVL_TRIG BIT[26:25] R  
	BC_GANG BIT[24:23] R  
	CMB_IN BIT[3:2] R  

TPDM_DEVTYPE ADDRESS 0x0D4C R
TPDM_DEVTYPE RESET_VALUE 0x00000003
	SUB BIT[7:4] R  
	MAJOR BIT[3:0] R  

TPDM_PIDR4 ADDRESS 0x0D50 R NO_CSR_TEST
TPDM_PIDR4 RESET_VALUE 0x00000000
	SIZE BIT[7:4] R  
	DES_2 BIT[3:0] R  

TPDM_PIDR5 ADDRESS 0x0D54 R NO_CSR_TEST
TPDM_PIDR5 RESET_VALUE 0x00000000
	EMPTY BIT[31:0] R  

TPDM_PIDR6 ADDRESS 0x0D58 R NO_CSR_TEST
TPDM_PIDR6 RESET_VALUE 0x00000000
	EMPTY BIT[31:0] R  

TPDM_PIDR7 ADDRESS 0x0D5C R NO_CSR_TEST
TPDM_PIDR7 RESET_VALUE 0x00000000
	EMPTY BIT[31:0] R  

TPDM_PIDR0 ADDRESS 0x0D60 R NO_CSR_TEST
TPDM_PIDR0 RESET_VALUE 0x00000004
	PART_7 BIT[7] R  
	PART_6 BIT[6] R  
	PART_5 BIT[5] R  
	PART_4 BIT[4] R  
	PART_3 BIT[3] R  
	PART_2 BIT[2] R  
	PART_1 BIT[1] R  
	PART_0 BIT[0] R  

TPDM_PIDR1 ADDRESS 0x0D64 R NO_CSR_TEST
TPDM_PIDR1 RESET_VALUE 0x0000000E
	DES_0 BIT[7:4] R  
	PART_1 BIT[3:0] R  

TPDM_PIDR2 ADDRESS 0x0D68 R NO_CSR_TEST
TPDM_PIDR2 RESET_VALUE 0x00000018
	REVISION BIT[7:4] R  
	JEDEC BIT[3] R  
	DES_1 BIT[2:0] R  

TPDM_PIDR3 ADDRESS 0x0D6C R
TPDM_PIDR3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
	CMOD BIT[3:0] R  

TPDM_CIDR0 ADDRESS 0x0D70 R
TPDM_CIDR0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  

TPDM_CIDR1 ADDRESS 0x0D74 R
TPDM_CIDR1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
	PRMBL_1 BIT[3:0] R  

TPDM_CIDR2 ADDRESS 0x0D78 R
TPDM_CIDR2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  

TPDM_CIDR3 ADDRESS 0x0D7C R
TPDM_CIDR3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.DCC_QC_DCC_TWIZY_2KB2LL_APB.DCC_TPDM_TPDM_ATB8_ATCLK_CMB32_CS6DCF0636.TPDM_ATB8_ATCLK_CMB32_CS6DCF0636_GPR (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QDSS_SOC_DBG.DCC_QC_DCC_TWIZY_2KB2LL_APB.DCC_TPDM_TPDM_ATB8_ATCLK_CMB32_CS6DCF0636.TPDM_ATB8_ATCLK_CMB32_CS6DCF0636_GPR' does not contain any register.
----------------------------------------------------------------------------------------
tpdm_atb8_atclk_cmb32_cs6dcf0636_gpr MODULE OFFSET=QDSS_SOC_DBG+0x00870000 MAX=QDSS_SOC_DBG+0x0087027C APRE=QDSS_DCC_DCC_TPDM_ SPRE=QDSS_DCC_DCC_TPDM_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.MSS_Q6_QDSP6V67SS_MSS_APB (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QDSS_SOC_DBG.MSS_Q6_QDSP6V67SS_MSS_APB' does not directly contain any register.
----------------------------------------------------------------------------------------

mss_q6_qdsp6v67ss_mss_apb MODULE OFFSET=QDSS_SOC_DBG+0x00800000 MAX=QDSS_SOC_DBG+0x00807FFF APRE=QDSS_MSS_Q6_ SPRE=QDSS_MSS_Q6_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.MSS_Q6_QDSP6V67SS_MSS_APB.QDSP6SS_Q6V67X_ETM (level 3)
----------------------------------------------------------------------------------------
qdsp6ss_q6v67x_etm MODULE OFFSET=QDSS_SOC_DBG+0x00800000 MAX=QDSS_SOC_DBG+0x008007FF APRE=QDSS_MSS_Q6_QDSP6SS_ SPRE=QDSS_MSS_Q6_QDSP6SS_

QDSP6_ETM_CLK_EN ADDRESS 0x0000 W RETENTION NO_CSR_TEST
QDSP6_ETM_CLK_EN RESET_VALUE 0x00000000
	ETDISABLECLKOFF BIT[1] W   RETENTION 
	ETCLKEN BIT[0] W   RETENTION 

QDSP6_ETM_CTRL ADDRESS 0x0004 RW RETENTION NO_CSR_TEST
QDSP6_ETM_CTRL RESET_VALUE 0x00800480
	ADDRTRACESEL BIT[31:30] RW   RETENTION 
	DISUSERPKTTRACE BIT[29] RW   RETENTION 
	CALLRTNEVONLY BIT[28] RW   RETENTION 
	GENTSYNCWITHUSERPKT BIT[27] RW   RETENTION 
	GENGSYNCWITHUSERPKT BIT[26] RW   RETENTION 
	TSYNCEN BIT[25:24] RW   RETENTION 
	MODEATB BIT[23] RW   RETENTION 
	AVOIDOVF BIT[22] RW   RETENTION 
	ETMACTIVE BIT[21] RW   RETENTION 
	LDSTATOMBREAK BIT[20] RW   RETENTION 
	BYPASSETB BIT[19] RW   RETENTION 
	Q6INTREQ BIT[18:17] RW   RETENTION 
	EXTTRIG BIT[16:15] RW   RETENTION 
	ISDBTRIG BIT[14:13] RW   RETENTION 
	TRIGPKT BIT[12:11] RW   RETENTION 
	FTPW BIT[10] RW   RETENTION 
	IGNORESYNCOF BIT[9] RW   RETENTION 
	ALLLOOPBACKS BIT[8] RW   RETENTION 
	INCTID BIT[7] RW   RETENTION 
	DIRBRANCH BIT[6] RW   RETENTION 
	CYCACCFROMREG BIT[5] RW   RETENTION 
	PORTSIZE BIT[4:3] RW   RETENTION 
	CYCCOARSEFROMREG BIT[2] RW   RETENTION 
	LDSTKILLBREAK BIT[1] RW   RETENTION 
	DISABLEDIRECTLDST BIT[0] RW   RETENTION 

QDSP6_ETM_RESET ADDRESS 0x0008 RW RETENTION NO_CSR_TEST
QDSP6_ETM_RESET RESET_VALUE 0x00000000
	USERRESET BIT[1] W   RETENTION 
	GLOBALRESET BIT[0] RW   RETENTION 

QDSP6_ETM_VERSION ADDRESS 0x000C R RETENTION NO_CSR_TEST
QDSP6_ETM_VERSION RESET_VALUE 0xFFFF0670
	ETVERSION BIT[31:0] R   RETENTION 

QDSP6_ETM_ATID ADDRESS 0x00D4 RW RETENTION NO_CSR_TEST
QDSP6_ETM_ATID RESET_VALUE 0x00000000
	NUMATBPORT BIT[23:22] R   RETENTION 
	C1NUMTHREAD BIT[21:19] R   RETENTION 
	C0NUMTHREAD BIT[18:16] R   RETENTION 
	ATID1 BIT[14:8] RW   RETENTION 
	ATID0 BIT[6:0] RW   RETENTION 

QDSP6_ETM_SEQ_STATE ADDRESS 0x00D0 R RETENTION NO_CSR_TEST
QDSP6_ETM_SEQ_STATE RESET_VALUE 0x00000001
	SEQ_STATE BIT[2:0] R   RETENTION 

QDSP6_ETM_SEQ_TCTRL0 ADDRESS 0x0080 RW RETENTION
QDSP6_ETM_SEQ_TCTRL0 RESET_VALUE 0x00000000
	S1S2CTRL BIT[31:24] RW   RETENTION 
	S1S0CTRL BIT[23:16] RW   RETENTION 
	S0S2CTRL BIT[15:8] RW   RETENTION 
	S0S1CTRL BIT[7:0] RW   RETENTION 

QDSP6_ETM_SEQ_TCTRL1 ADDRESS 0x0084 RW RETENTION
QDSP6_ETM_SEQ_TCTRL1 RESET_VALUE 0x00000000
	S2S1CTRL BIT[15:8] RW   RETENTION 
	S2S0CTRL BIT[7:0] RW   RETENTION 

QDSP6_ETM_ASYNC_PERIOD ADDRESS 0x00B8 RW RETENTION
QDSP6_ETM_ASYNC_PERIOD RESET_VALUE 0x00000800
	ASYNCPERIOD BIT[11:0] RW   RETENTION 

QDSP6_ETM_ISYNC_PERIOD ADDRESS 0x00BC RW RETENTION
QDSP6_ETM_ISYNC_PERIOD RESET_VALUE 0x00000800
	ISYNCPERIOD BIT[11:0] RW   RETENTION 

QDSP6_ETM_GSYNC_PERIOD ADDRESS 0x00C0 RW RETENTION
QDSP6_ETM_GSYNC_PERIOD RESET_VALUE 0x00080000
	GSYNCPERIOD BIT[19:0] RW   RETENTION 

QDSP6_ETM_GSYNC_COUNTER_LOW ADDRESS 0x00C4 RW RETENTION
QDSP6_ETM_GSYNC_COUNTER_LOW RESET_VALUE 0x00000000
	GSYNCLO BIT[31:0] RW   RETENTION 

QDSP6_ETM_GSYNC_COUNTER_HIGHT ADDRESS 0x00C8 RW RETENTION
QDSP6_ETM_GSYNC_COUNTER_HIGHT RESET_VALUE 0x00000000
	GSYNCHI BIT[15:0] RW   RETENTION 

QDSP6_ETM_TEST_BUS_CTRL ADDRESS 0x00CC RW RETENTION
QDSP6_ETM_TEST_BUS_CTRL RESET_VALUE 0x00800000
	TBSWEEPMODE BIT[29] RW   RETENTION 
	TBSAMPLINGSEL BIT[28] RW   RETENTION 
	TBCTRLPERIOD BIT[23:16] RW   RETENTION 
	TBCTRLSEL BIT[15:0] RW   RETENTION 

QDSP6_ETM_ETB_RD_PTR ADDRESS 0x0098 RW RETENTION NO_CSR_TEST
QDSP6_ETM_ETB_RD_PTR RESET_VALUE 0x00000000
	ETBRDPTR BIT[9:0] RW   RETENTION 

QDSP6_ETM_ETB_WR_PTR ADDRESS 0x009C RW RETENTION NO_CSR_TEST
QDSP6_ETM_ETB_WR_PTR RESET_VALUE 0x00000000
	ETBWRPTR BIT[9:0] RW   RETENTION 

QDSP6_ETM_ETB_TR_CNT ADDRESS 0x00A0 RW RETENTION NO_CSR_TEST
QDSP6_ETM_ETB_TR_CNT RESET_VALUE 0x00000000
	ETBTRCNT BIT[9:0] RW   RETENTION 

QDSP6_ETM_ETB_DEPTH ADDRESS 0x00A4 R RETENTION NO_CSR_TEST
QDSP6_ETM_ETB_DEPTH RESET_VALUE 0x000001FF
	ETBDEPTH BIT[9:0] R   RETENTION 

QDSP6_ETM_ETB_CTRL ADDRESS 0x00A8 RW RETENTION NO_CSR_TEST
QDSP6_ETM_ETB_CTRL RESET_VALUE 0x00000000
	ETBSEL BIT[1] RW   RETENTION 
	ETBCTRL BIT[0] RW   RETENTION 

QDSP6_ETM_ETB_STATUS ADDRESS 0x00AC RW RETENTION NO_CSR_TEST
QDSP6_ETM_ETB_STATUS RESET_VALUE 0x00000000
	ETBFULL BIT[2] RW   RETENTION 
	ETBTRFOUND BIT[1] RW   RETENTION 
	ETBTRACEACQ BIT[0] RW   RETENTION 

QDSP6_ETM_ETB_RD_BUF ADDRESS 0x00B0 R RETENTION NO_CSR_TEST
QDSP6_ETM_ETB_RD_BUF RESET_VALUE 0x00000000
	ETBRDBUF BIT[31:0] R   RETENTION 

QDSP6_ETM_ETB_WR_RAM ADDRESS 0x00B4 W RETENTION NO_CSR_TEST
QDSP6_ETM_ETB_WR_RAM RESET_VALUE 0x00000000
	ETBWRRAM BIT[31:0] W   RETENTION 

QDSP6_APB_TIMER_VALUE ADDRESS 0x00D8 RW
QDSP6_APB_TIMER_VALUE RESET_VALUE 0x000000FF
	TIMERREG BIT[15:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.MSS_Q6_QDSP6V67SS_MSS_APB.QDSP6SS_Q6V67X_ISDB (level 3)
----------------------------------------------------------------------------------------
qdsp6ss_q6v67x_isdb MODULE OFFSET=QDSS_SOC_DBG+0x00801000 MAX=QDSS_SOC_DBG+0x00801FFF APRE=QDSS_MSS_Q6_QDSP6SS_ SPRE=QDSS_MSS_Q6_QDSP6SS_

QDSP6_ISDBST ADDRESS 0x0000 R RETENTION
QDSP6_ISDBST RESET_VALUE 0x00000001
	WAIT_RUN_MODE_STATUS BIT[31:24] R   RETENTION 
	OFF_MODE_STATUS BIT[23:16] R   RETENTION 
	DEBUG_MODE_STATUS BIT[15:8] R   RETENTION 
	STUFF_COMM_STATUS BIT[5] R   RETENTION 
	ISDB_COMM_STATUS BIT[4] R   RETENTION 
	ISDB_MAILBOX_IN BIT[2] R   RETENTION 
	ISDB_MAILBOX_OUT BIT[1] R   RETENTION 
	ISDB_REAYD BIT[0] R   RETENTION 

QDSP6_ISDBCFG0 ADDRESS 0x0004 RW RETENTION NO_CSR_TEST
QDSP6_ISDBCFG0 RESET_VALUE 0x00000000
	ETM_HWBRKPT1_EN BIT[28] R   RETENTION 
	ETM_HWBRKPT0_EN BIT[27] R   RETENTION 
	ISDB_HWBRKPT1_EN BIT[26] RW   RETENTION 
	ISDB_HWBRKPT0_EN BIT[25] RW   RETENTION 
	GLOBAL_INT_DIS BIT[24] RW   RETENTION 
	EXTRESUME_TNUM_MASK BIT[21:16] RW   RETENTION 
	EXTBRKPT_TNUM_MASK BIT[13:8] RW   RETENTION 
	ETMBRKPT_TNUM_MASK BIT[5:0] RW   RETENTION 

QDSP6_ISDBCFG1 ADDRESS 0x0008 RW RETENTION NO_CSR_TEST
QDSP6_ISDBCFG1 RESET_VALUE 0x00000000
	BRK1_TNUM_MAKS BIT[29:24] RW   RETENTION 
	BRK0_TNUM_MAKS BIT[21:16] RW   RETENTION 
	SWBRKPT_TNUM_MASK BIT[13:8] RW   RETENTION 
	BREAK_EVENT_TNUM_MASK BIT[5:0] RW   RETENTION 

QDSP6_BRKPTINFO ADDRESS 0x000C R RETENTION NO_CSR_TEST
QDSP6_BRKPTINFO RESET_VALUE 0x00000000
	COLLATERAL_THREAD_INFO BIT[31:24] R   RETENTION 
	THREAD_BRK_SOURCE BIT[23:0] R   RETENTION 

QDSP6_BRKPTPC0 ADDRESS 0x0010 W RETENTION
QDSP6_BRKPTPC0 RESET_VALUE 0x00000000
	BRKPT0_PC BIT[31:2] W   RETENTION 

QDSP6_BRKPTCFG0 ADDRESS 0x0014 W RETENTION
QDSP6_BRKPTCFG0 RESET_VALUE 0x00000000
	BRKPT0_TID BIT[25:18] W   RETENTION 
	BRKPT0_ADDR_MATCH_EN BIT[17] W   RETENTION 
	BRKPT0_ASID_MATCH_EN BIT[16] W   RETENTION 
	BRKPT0_TID_MATCH_EN BIT[15] W   RETENTION 
	BRKPT0_PA_EXTEND BIT[11:8] W   RETENTION 
	BRKPT0_ASID BIT[7:1] W   RETENTION 
	BRKPT0_DEF_VA_PA BIT[0] W   RETENTION 

QDSP6_BRKPTPC1 ADDRESS 0x0018 W RETENTION
QDSP6_BRKPTPC1 RESET_VALUE 0x00000000
	BRKPT1_PC BIT[31:2] W   RETENTION 

QDSP6_BRKPTCFG1 ADDRESS 0x001C W RETENTION
QDSP6_BRKPTCFG1 RESET_VALUE 0x00000000
	BRKPT1_TID BIT[25:18] W   RETENTION 
	BRKPT1_ADDR_MATCH_EN BIT[17] W   RETENTION 
	BRKPT1_ASID_MATCH_EN BIT[16] W   RETENTION 
	BRKPT1_TID_MATCH_EN BIT[15] W   RETENTION 
	BRKPT1_PA_EXTEND BIT[11:8] W   RETENTION 
	BRKPT1_ASID BIT[7:1] W   RETENTION 
	BRKPT1_DEF_VA_PA BIT[0] W   RETENTION 

QDSP6_STFINST ADDRESS 0x0020 W RETENTION
QDSP6_STFINST RESET_VALUE 0x00000000
	STFINST BIT[31:0] W   RETENTION 

QDSP6_ISDBMBXIN ADDRESS 0x0024 W RETENTION
QDSP6_ISDBMBXIN RESET_VALUE 0x00000000
	ISDBMBXIN BIT[31:0] W   RETENTION 

QDSP6_ISDBMBXOUT ADDRESS 0x0028 R RETENTION
QDSP6_ISDBMBXOUT RESET_VALUE 0x00000000
	ISDBMBXOUT BIT[31:0] R   RETENTION 

QDSP6_ISDBCMD ADDRESS 0x002C W RETENTION NO_CSR_TEST
QDSP6_ISDBCMD RESET_VALUE 0x00000000
	TNUM_MASK BIT[15:8] W   RETENTION 
	INST_PRIVILEGE_LV BIT[7:6] W   RETENTION 
	ISDB_CMD BIT[2:0] W   RETENTION 

QDSP6_ISDBEN ADDRESS 0x0030 RW RETENTION NO_CSR_TEST
QDSP6_ISDBEN RESET_VALUE 0x00000000
	SECURITY_ETM_EN_STATUS BIT[6] R   RETENTION 
	SECURITY_DFD_EN_STATUS BIT[5] R   RETENTION 
	ISDB_PREVENT_POWERDOWN BIT[4] RW   RETENTION 
	ISDB_TRUSTED BIT[3] R   RETENTION 
	SECURE_EN BIT[2] R   RETENTION 
	ISDB_CLK_OFF BIT[1] R   RETENTION 
	APB_ISDB_EN BIT[0] RW   RETENTION 

QDSP6_ISDBVER ADDRESS 0x0034 R RETENTION NO_CSR_TEST
QDSP6_ISDBVER RESET_VALUE 0x00000067
	ISDBVERSION BIT[31:0] R   RETENTION 

QDSP6_COREVER ADDRESS 0x0038 R RETENTION NO_CSR_TEST
QDSP6_COREVER RESET_VALUE 0x00006567
	COREVERSION BIT[31:0] R   RETENTION 

QDSP6_ISDBGPR ADDRESS 0x003C RW RETENTION
QDSP6_ISDBGPR RESET_VALUE 0x00000000
	ISDBGPR BIT[31:0] RW   RETENTION 

QDSP6_ISDBCST ADDRESS 0x0040 R RETENTION NO_CSR_TEST
QDSP6_ISDBCST RESET_VALUE 0x00000000
	AXIM2_ISOLATION BIT[4] R   RETENTION 
	AXIM_ISOLATION BIT[3] R   RETENTION 
	RST_OR_PWR_COLLAPSE BIT[2] R   RETENTION 
	ALL_WAIT BIT[1] R   RETENTION 
	NONE BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.MSS_Q6_QDSP6V67SS_MSS_APB.QDSP6SS_CSCTI (level 3)
----------------------------------------------------------------------------------------
qdsp6ss_cscti MODULE OFFSET=QDSS_SOC_DBG+0x00803000 MAX=QDSS_SOC_DBG+0x00803FFF APRE=QDSS_MSS_Q6_QDSP6SS_ SPRE=QDSS_MSS_Q6_QDSP6SS_

CTICONTROL ADDRESS 0x0000 RW RETENTION
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW   RETENTION 
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W RETENTION
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W   RETENTION 

CTIAPPSET ADDRESS 0x0014 W RETENTION NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W   RETENTION 

CTIAPPCLEAR ADDRESS 0x0018 W RETENTION
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W   RETENTION 

CTIAPPPULSE ADDRESS 0x001C W RETENTION
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W   RETENTION 

CTIINEN0 ADDRESS 0x0020 RW RETENTION
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW   RETENTION 

CTIINEN1 ADDRESS 0x0024 RW RETENTION
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW   RETENTION 

CTIINEN2 ADDRESS 0x0028 RW RETENTION
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW   RETENTION 

CTIINEN3 ADDRESS 0x002C RW RETENTION
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW   RETENTION 

CTIINEN4 ADDRESS 0x0030 RW RETENTION
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW   RETENTION 

CTIINEN5 ADDRESS 0x0034 RW RETENTION
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW   RETENTION 

CTIINEN6 ADDRESS 0x0038 RW RETENTION
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW   RETENTION 

CTIINEN7 ADDRESS 0x003C RW RETENTION
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW   RETENTION 

CTIOUTEN0 ADDRESS 0x00A0 RW RETENTION
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW   RETENTION 

CTIOUTEN1 ADDRESS 0x00A4 RW RETENTION
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW   RETENTION 

CTIOUTEN2 ADDRESS 0x00A8 RW RETENTION
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW   RETENTION 

CTIOUTEN3 ADDRESS 0x00AC RW RETENTION
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW   RETENTION 

CTIOUTEN4 ADDRESS 0x00B0 RW RETENTION
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW   RETENTION 

CTIOUTEN5 ADDRESS 0x00B4 RW RETENTION
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW   RETENTION 

CTIOUTEN6 ADDRESS 0x00B8 RW RETENTION
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW   RETENTION 

CTIOUTEN7 ADDRESS 0x00BC RW RETENTION
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW   RETENTION 

CTITRIGINSTATUS ADDRESS 0x0130 R RETENTION NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R   RETENTION 

CTITRIGOUTSTATUS ADDRESS 0x0134 R RETENTION NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R   RETENTION 

CTICHINSTATUS ADDRESS 0x0138 R RETENTION NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R   RETENTION 

CTICHOUTSTATUS ADDRESS 0x013C R RETENTION NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R   RETENTION 

CTIGATE ADDRESS 0x0140 RW RETENTION
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW   RETENTION 
	CTIGATEEN2 BIT[2] RW   RETENTION 
	CTIGATEEN1 BIT[1] RW   RETENTION 
	CTIGATEEN0 BIT[0] RW   RETENTION 

ASICCTL ADDRESS 0x0144 RW RETENTION
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW   RETENTION 

ITCHINACK ADDRESS 0x0EDC W RETENTION
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W   RETENTION 

ITTRIGINACK ADDRESS 0x0EE0 W RETENTION
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W   RETENTION 

ITCHOUT ADDRESS 0x0EE4 W RETENTION
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W   RETENTION 

ITTRIGOUT ADDRESS 0x0EE8 W RETENTION
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W   RETENTION 

ITCHOUTACK ADDRESS 0x0EEC R RETENTION
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R   RETENTION 

ITTRIGOUTACK ADDRESS 0x0EF0 R RETENTION
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R   RETENTION 

ITCHIN ADDRESS 0x0EF4 R RETENTION NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R   RETENTION 

ITTRIGIN ADDRESS 0x0EF8 R RETENTION NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R   RETENTION 

ITCTRL ADDRESS 0x0F00 RW RETENTION NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW   RETENTION 
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW RETENTION NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW   RETENTION 
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW RETENTION NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW   RETENTION 

LAR ADDRESS 0x0FB0 W RETENTION
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W   RETENTION 
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R RETENTION NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R   RETENTION 
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R   RETENTION 
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R   RETENTION 
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R RETENTION NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R   RETENTION 
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R   RETENTION 
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R   RETENTION 
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R   RETENTION 
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R RETENTION
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R   RETENTION 
	NUMTRIG BIT[15:8] R   RETENTION 
	EXTMUXNUM BIT[4:0] R   RETENTION 

DEVTYPE ADDRESS 0x0FCC R RETENTION
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R   RETENTION 
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R   RETENTION 
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R RETENTION
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R   RETENTION 
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R RETENTION
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R   RETENTION 
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R   RETENTION 
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R RETENTION
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R   RETENTION 
		R0P4 VALUE 0x4
	JEDEC BIT[3] R   RETENTION 
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R   RETENTION 
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R RETENTION
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R   RETENTION 
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R   RETENTION 
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R RETENTION
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R   RETENTION 
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R   RETENTION 
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R RETENTION NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R   RETENTION 

PERIPHID6 ADDRESS 0x0FD8 R RETENTION NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R   RETENTION 

PERIPHID7 ADDRESS 0x0FDC R RETENTION NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R   RETENTION 

COMPID0 ADDRESS 0x0FF0 R RETENTION
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R   RETENTION 
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R RETENTION
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R   RETENTION 
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R   RETENTION 
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R RETENTION
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R   RETENTION 
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R RETENTION
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R   RETENTION 
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QDSS_SOC_DBG.QDSS_QDSS' does not directly contain any register.
----------------------------------------------------------------------------------------

qdss_qdss MODULE OFFSET=QDSS_SOC_DBG+0x00000000 MAX=QDSS_SOC_DBG+0x007FFFFF APRE=QDSS_QDSS_ SPRE=QDSS_QDSS_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB' does not directly contain any register.
----------------------------------------------------------------------------------------

qdss_apb MODULE OFFSET=QDSS_SOC_DBG+0x00000000 MAX=QDSS_SOC_DBG+0x0007FFFF APRE=QDSS_QDSS_ SPRE=QDSS_QDSS_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.QDSS_CSR (level 4)
----------------------------------------------------------------------------------------
qdss_csr MODULE OFFSET=QDSS_SOC_DBG+0x00001000 MAX=QDSS_SOC_DBG+0x00001FFF APRE=QDSS_QDSS_ SPRE=QDSS_QDSS_

CS_QDSSCSR_SWDBGPWRCTRL ADDRESS 0x0000 RW
CS_QDSSCSR_SWDBGPWRCTRL RESET_VALUE 0x00000000
	RFU BIT[31:1] R  
	SWDBGPWRUPREQ BIT[0] RW  

CS_QDSSCSR_SWDBGPWRACK ADDRESS 0x0004 R NO_CSR_TEST
CS_QDSSCSR_SWDBGPWRACK RESET_VALUE 0x00000000
	RFU BIT[31:16] R  
	SWDBGPWRACK BIT[15:0] R  

CS_QDSSCSR_SWSPADREG0 ADDRESS 0x0008 RW
CS_QDSSCSR_SWSPADREG0 RESET_VALUE 0x00000000
	SWSPADRW BIT[31:0] RW  

CS_QDSSCSR_SWSPADREG1 ADDRESS 0x000C RW
CS_QDSSCSR_SWSPADREG1 RESET_VALUE 0x00000000
	SWSPADRW BIT[31:0] RW  

CS_QDSSCSR_STMTRANSCTRL ADDRESS 0x0010 RW
CS_QDSSCSR_STMTRANSCTRL RESET_VALUE 0x00000000
	RFU BIT[31:4] R  
	STMTRANENAB3 BIT[3] RW  
	STMTRANENAB2 BIT[2] RW  
	STMTRANENAB1 BIT[1] RW  
	STMTRANENAB0 BIT[0] RW  

CS_QDSSCSR_STMAWIDCTRL ADDRESS 0x0014 RW
CS_QDSSCSR_STMAWIDCTRL RESET_VALUE 0x00000000
	STMAWID3 BIT[31:24] RW  
	STMAWID2 BIT[23:16] RW  
	STMAWID1 BIT[15:8] RW  
	STMAWID0 BIT[7:0] RW  

CS_QDSSCSR_STMCHNOFST0 ADDRESS 0x0018 RW
CS_QDSSCSR_STMCHNOFST0 RESET_VALUE 0x00000000
	RFU BIT[31:27] R  
	STMCHNOFST2 BIT[26:18] RW  
	STMCHNOFST1 BIT[17:9] RW  
	STMCHNOFST0 BIT[8:0] RW  

CS_QDSSCSR_STMCHNOFST1 ADDRESS 0x001C RW
CS_QDSSCSR_STMCHNOFST1 RESET_VALUE 0x00000000
	RFU BIT[31:9] R  
	STMCHNOFST3 BIT[8:0] RW  

CS_QDSSCSR_STMEXTHWCTRL0 ADDRESS 0x0020 RW
CS_QDSSCSR_STMEXTHWCTRL0 RESET_VALUE 0x00000000
	HEBS7 BIT[31:28] RW  
	HEBS6 BIT[27:24] RW  
	HEBS5 BIT[23:20] RW  
	HEBS4 BIT[19:16] RW  
	HEBS3 BIT[15:12] RW  
	HEBS2 BIT[11:8] RW  
	HEBS1 BIT[7:4] RW  
	HEBS0 BIT[3:0] RW  

CS_QDSSCSR_STMEXTHWCTRL1 ADDRESS 0x0024 RW
CS_QDSSCSR_STMEXTHWCTRL1 RESET_VALUE 0x00000000
	HEBS15 BIT[31:28] RW  
	HEBS14 BIT[27:24] RW  
	HEBS13 BIT[23:20] RW  
	HEBS12 BIT[19:16] RW  
	HEBS11 BIT[15:12] RW  
	HEBS10 BIT[11:8] RW  
	HEBS9 BIT[7:4] RW  
	HEBS8 BIT[3:0] RW  

CS_QDSSCSR_STMEXTHWCTRL2 ADDRESS 0x0028 RW
CS_QDSSCSR_STMEXTHWCTRL2 RESET_VALUE 0x00000000
	HEBS23 BIT[31:28] RW  
	HEBS22 BIT[27:24] RW  
	HEBS21 BIT[23:20] RW  
	HEBS20 BIT[19:16] RW  
	HEBS19 BIT[15:12] RW  
	HEBS18 BIT[11:8] RW  
	HEBS17 BIT[7:4] RW  
	HEBS16 BIT[3:0] RW  

CS_QDSSCSR_STMEXTHWCTRL3 ADDRESS 0x002C RW
CS_QDSSCSR_STMEXTHWCTRL3 RESET_VALUE 0x00000000
	HEBS31 BIT[31:28] RW  
	HEBS30 BIT[27:24] RW  
	HEBS29 BIT[23:20] RW  
	HEBS28 BIT[19:16] RW  
	HEBS27 BIT[15:12] RW  
	HEBS26 BIT[11:8] RW  
	HEBS25 BIT[7:4] RW  
	HEBS24 BIT[3:0] RW  

CS_QDSSCSR_USBBAMCTRL ADDRESS 0x0030 RW
CS_QDSSCSR_USBBAMCTRL RESET_VALUE 0x00000000
	RFU BIT[31:3] R  
	USBENAB BIT[2] RW  
	BLKSIZE BIT[1:0] RW  
		ENUM_0 VALUE 0x0
		ENUM_1 VALUE 0x1
		ENUM_2 VALUE 0x2
		ENUM_3 VALUE 0x3

CS_QDSSCSR_USBFLSHCTRL ADDRESS 0x0034 RW
CS_QDSSCSR_USBFLSHCTRL RESET_VALUE 0x00000000
	RFU BIT[31:20] R  
	TRIGEOT BIT[19] RW  
	PERFLSHEOT BIT[18] RW  
	PERFLSHTHRS BIT[17:2] RW  
	PERFLSH BIT[1] RW  
	EOT BIT[0] RW  

CS_QDSSCSR_TIMESTAMPCTRL ADDRESS 0x0038 RW
CS_QDSSCSR_TIMESTAMPCTRL RESET_VALUE 0x00000000
	RFU BIT[31:6] R  
	XO_SHUTDOWN_SW BIT[5] RW  
	SYNC_TO_G_COUNTER_EN BIT[4] RW  
	TIMESTAMPSYNCDISABLE BIT[3] RW  
	TIMESTAMPSYNCON BIT[2] RW  
	TIMESTAMPENABLE BIT[1] RW  
	CAPTURE BIT[0] RW  

CS_QDSSCSR_AOTIMEVAL0 ADDRESS 0x003C R
CS_QDSSCSR_AOTIMEVAL0 RESET_VALUE 0x00000000
	TIMEVAL BIT[31:0] R  

CS_QDSSCSR_AOTIMEVAL1 ADDRESS 0x0040 R
CS_QDSSCSR_AOTIMEVAL1 RESET_VALUE 0x00000000
	RFU BIT[31:24] R  
	TIMEVAL BIT[23:0] R  

CS_QDSSCSR_QDSSTIMEVAL0 ADDRESS 0x0044 R
CS_QDSSCSR_QDSSTIMEVAL0 RESET_VALUE 0x00000000
	TIMEVAL BIT[31:0] R  

CS_QDSSCSR_QDSSTIMEVAL1 ADDRESS 0x0048 R
CS_QDSSCSR_QDSSTIMEVAL1 RESET_VALUE 0x00000000
	TIMEVAL BIT[31:0] R  

CS_QDSSCSR_QDSSTIMELOAD0 ADDRESS 0x004C RW
CS_QDSSCSR_QDSSTIMELOAD0 RESET_VALUE 0x00000000
	TIMELOAD BIT[31:0] RW  

CS_QDSSCSR_QDSSTIMELOAD1 ADDRESS 0x0050 RW
CS_QDSSCSR_QDSSTIMELOAD1 RESET_VALUE 0x00000000
	TIMELOAD BIT[31:0] RW  

CS_QDSSCSR_DAPAPATTR ADDRESS 0x0054 RW
CS_QDSSCSR_DAPAPATTR RESET_VALUE 0x00000000
	RFU BIT[31:2] R  
	SPBIT BIT[1] RW  
	MSAVAL BIT[0] RW  

CS_QDSSCSR_QDSSCLKVOTE ADDRESS 0x0058 RW
CS_QDSSCSR_QDSSCLKVOTE RESET_VALUE 0x00000000
	CLKVOTE BIT[31:0] RW  

CS_QDSSCSR_QDSSCLKIPI ADDRESS 0x005C RW
CS_QDSSCSR_QDSSCLKIPI RESET_VALUE 0x00000000
	RFU BIT[31:1] R  
	CLKIPI BIT[0] RW  

CS_QDSSCSR_QDSSPWRREQIGNORE ADDRESS 0x0060 RW
CS_QDSSCSR_QDSSPWRREQIGNORE RESET_VALUE 0x00000000
	PWRREQIGNORE BIT[31:0] RW  

CS_QDSSCSR_QDSSSPARE ADDRESS 0x0064 RW
CS_QDSSCSR_QDSSSPARE RESET_VALUE 0x00000000
	SPARE BIT[31:0] RW  

CS_QDSSCSR_IPCAT ADDRESS 0x0068 R
CS_QDSSCSR_IPCAT RESET_VALUE 0x90000000
	MAJ BIT[31:28] R  
	MIN BIT[27:16] R  
	STEP BIT[15:0] R  

CS_QDSSCSR_ETRIRQCTRL ADDRESS 0x006C RW
CS_QDSSCSR_ETRIRQCTRL RESET_VALUE 0x00000000
	IRQBYTECNTVAL BIT[31:0] RW  

CS_QDSSCSR_PRESERVEETF ADDRESS 0x0070 R
CS_QDSSCSR_PRESERVEETF RESET_VALUE 0x00000000
	RFU BIT[31:23] R  
	STS_MEMERR BIT[22] R  
	AFVALIDS BIT[21] R  
	STS_EMPTY BIT[20] R  
	ACQCOMP BIT[19] R  
	STS_TMCREADY BIT[18] R  
	STS_TRIGGERED BIT[17] R  
	FULL BIT[16] R  
	RWP_PRESERVE BIT[15:0] R  

CS_QDSSCSR_PRESERVEETR0 ADDRESS 0x0074 R
CS_QDSSCSR_PRESERVEETR0 RESET_VALUE 0x00000000
	RWP_PRESERVE BIT[31:0] R  

CS_QDSSCSR_PRESERVEETR1 ADDRESS 0x0078 R
CS_QDSSCSR_PRESERVEETR1 RESET_VALUE 0x00000000
	RFU BIT[31:23] R  
	STS_MEMERR BIT[22] R  
	AFVALIDS BIT[21] R  
	STS_EMPTY BIT[20] R  
	ACQCOMP BIT[19] R  
	STS_TMCREADY BIT[18] R  
	STS_TRIGGERED BIT[17] R  
	FULL BIT[16] R  
	RFU15_8 BIT[15:8] R  
	RWP_PRESERVE BIT[7:0] R  

CS_QDSSCSR_ETR_ARADDR_EXT ADDRESS 0x007C RW
CS_QDSSCSR_ETR_ARADDR_EXT RESET_VALUE 0x00000000
	RFU BIT[31:24] R  
	ARADDR_EXT BIT[23:0] RW  

CS_QDSSCSR_ETR_AWADDR_EXT ADDRESS 0x0080 RW
CS_QDSSCSR_ETR_AWADDR_EXT RESET_VALUE 0x00000000
	RFU BIT[31:24] R  
	AWADDR_EXT BIT[23:0] RW  

CS_QDSSCSR_TS_HBEAT_VAL0_LO ADDRESS 0x0084 RW
CS_QDSSCSR_TS_HBEAT_VAL0_LO RESET_VALUE 0x00000000
	TS_HBEAT_VAL0_LO BIT[31:0] RW  

CS_QDSSCSR_TS_HBEAT_VAL0_HI ADDRESS 0x0088 RW
CS_QDSSCSR_TS_HBEAT_VAL0_HI RESET_VALUE 0x00000000
	TS_HBEAT_VAL0_HI BIT[31:0] RW  

CS_QDSSCSR_TS_HBEAT_VAL1_LO ADDRESS 0x008C RW
CS_QDSSCSR_TS_HBEAT_VAL1_LO RESET_VALUE 0x00000000
	TS_HBEAT_VAL1_LO BIT[31:0] RW  

CS_QDSSCSR_TS_HBEAT_VAL1_HI ADDRESS 0x0090 RW
CS_QDSSCSR_TS_HBEAT_VAL1_HI RESET_VALUE 0x00000000
	TS_HBEAT_VAL1_HI BIT[31:0] RW  

CS_QDSSCSR_TS_HBEAT_MASK0_LO ADDRESS 0x0094 RW
CS_QDSSCSR_TS_HBEAT_MASK0_LO RESET_VALUE 0x00000000
	TS_HBEAT_MASK0_LO BIT[31:0] RW  

CS_QDSSCSR_TS_HBEAT_MASK0_HI ADDRESS 0x0098 RW
CS_QDSSCSR_TS_HBEAT_MASK0_HI RESET_VALUE 0x00000000
	TS_HBEAT_MASK0_HI BIT[31:0] RW  

CS_QDSSCSR_TS_HBEAT_MASK1_LO ADDRESS 0x009C RW
CS_QDSSCSR_TS_HBEAT_MASK1_LO RESET_VALUE 0x00000000
	TS_HBEAT_MASK1_LO BIT[31:0] RW  

CS_QDSSCSR_TS_HBEAT_MASK1_HI ADDRESS 0x00A0 RW
CS_QDSSCSR_TS_HBEAT_MASK1_HI RESET_VALUE 0x00000000
	TS_HBEAT_MASK1_HI BIT[31:0] RW  

CS_QDSSCSR_TS_LEVEL_START_VAL0_LO ADDRESS 0x00A4 RW
CS_QDSSCSR_TS_LEVEL_START_VAL0_LO RESET_VALUE 0x00000000
	TS_LEVEL_START_VAL0_LO BIT[31:0] RW  

CS_QDSSCSR_TS_LEVEL_START_VAL0_HI ADDRESS 0x00A8 RW
CS_QDSSCSR_TS_LEVEL_START_VAL0_HI RESET_VALUE 0x00000000
	TS_LEVEL_START_VAL0_HI BIT[31:0] RW  

CS_QDSSCSR_TS_LEVEL_END_VAL0_LO ADDRESS 0x00AC RW
CS_QDSSCSR_TS_LEVEL_END_VAL0_LO RESET_VALUE 0x00000000
	TS_LEVEL_END_VAL0_LO BIT[31:0] RW  

CS_QDSSCSR_TS_LEVEL_END_VAL0_HI ADDRESS 0x00B0 RW
CS_QDSSCSR_TS_LEVEL_END_VAL0_HI RESET_VALUE 0x00000000
	TS_LEVEL_END_VAL0_HI BIT[31:0] RW  

CS_QDSSCSR_TS_LEVEL_START_VAL1_LO ADDRESS 0x00B4 RW
CS_QDSSCSR_TS_LEVEL_START_VAL1_LO RESET_VALUE 0x00000000
	TS_LEVEL_START_VAL1_LO BIT[31:0] RW  

CS_QDSSCSR_TS_LEVEL_START_VAL1_HI ADDRESS 0x00B8 RW
CS_QDSSCSR_TS_LEVEL_START_VAL1_HI RESET_VALUE 0x00000000
	TS_LEVEL_START_VAL1_HI BIT[31:0] RW  

CS_QDSSCSR_TS_LEVEL_END_VAL1_LO ADDRESS 0x00BC RW
CS_QDSSCSR_TS_LEVEL_END_VAL1_LO RESET_VALUE 0x00000000
	TS_LEVEL_END_VAL1_LO BIT[31:0] RW  

CS_QDSSCSR_TS_LEVEL_END_VAL1_HI ADDRESS 0x00C0 RW
CS_QDSSCSR_TS_LEVEL_END_VAL1_HI RESET_VALUE 0x00000000
	TS_LEVEL_END_VAL1_HI BIT[31:0] RW  

CS_QDSSCSR_HWE_TIMER_A_B_VAL_LO ADDRESS 0x00C4 RW
CS_QDSSCSR_HWE_TIMER_A_B_VAL_LO RESET_VALUE 0x00000000
	HWE_TIMER_A_B_VAL_LO BIT[31:0] RW  

CS_QDSSCSR_HWE_TIMER_A_B_VAL_HI ADDRESS 0x00C8 RW
CS_QDSSCSR_HWE_TIMER_A_B_VAL_HI RESET_VALUE 0x00000000
	HWE_TIMER_A_B_VAL_HI BIT[31:0] RW  

CS_QDSSCSR_HWE_TIMER_B_C_VAL_LO ADDRESS 0x00CC RW
CS_QDSSCSR_HWE_TIMER_B_C_VAL_LO RESET_VALUE 0x00000000
	HWE_TIMER_B_C_VAL_LO BIT[31:0] RW  

CS_QDSSCSR_HWE_TIMER_B_C_VAL_HI ADDRESS 0x00D0 RW
CS_QDSSCSR_HWE_TIMER_B_C_VAL_HI RESET_VALUE 0x00000000
	HWE_TIMER_B_C_VAL_HI BIT[31:0] RW  

CS_QDSSCSR_HWE_SEQ_DETECT_CTRL0 ADDRESS 0x00D4 RW
CS_QDSSCSR_HWE_SEQ_DETECT_CTRL0 RESET_VALUE 0x00000000
	RFU BIT[31] R  
	SEL_EVENT_C BIT[30:22] RW  
	SEL_EVENT_B BIT[21:13] RW  
	SEL_EVENT_A BIT[12:4] RW  
	DETECT_EN BIT[3] RW  
	SEQ_TO_DETECT BIT[2:0] RW  

CS_QDSSCSR_QDSS_SRST_CTRL ADDRESS 0x00D8 RW
CS_QDSSCSR_QDSS_SRST_CTRL RESET_VALUE 0x00000000
	RFU BIT[31] R  
	QDSS_SRST_STOP BIT[1] RW  
	QDSS_SRST_START BIT[0] RW  

CS_QDSSCSR_ITCTL ADDRESS 0x0F00 R
CS_QDSSCSR_ITCTL RESET_VALUE 0x00000000
	RFU BIT[31:0] R  

CS_QDSSCSR_CLAIMSET ADDRESS 0x0FA0 R
CS_QDSSCSR_CLAIMSET RESET_VALUE 0x00000000
	RFU BIT[31:0] R  

CS_QDSSCSR_CLAIMCLR ADDRESS 0x0FA4 R
CS_QDSSCSR_CLAIMCLR RESET_VALUE 0x00000000
	RFU BIT[31:0] R  

CS_QDSSCSR_LOCKACCESS ADDRESS 0x0FB0 W
CS_QDSSCSR_LOCKACCESS RESET_VALUE 0xXXXXXXXX
	LOCKACCESS BIT[31:0] W  

CS_QDSSCSR_LOCKSTATUS ADDRESS 0x0FB4 R NO_CSR_TEST
CS_QDSSCSR_LOCKSTATUS RESET_VALUE 0x00000003
	RFU BIT[31:3] R  
	FIELD_8_BIT_LOCK BIT[2] R  
	ACCESS BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	LOCK_CONTROL BIT[0] R  

CS_QDSSCSR_AUTHSTATUS ADDRESS 0x0FB8 R
CS_QDSSCSR_AUTHSTATUS RESET_VALUE 0x00000000
	RFU BIT[31:0] R  

CS_QDSSCSR_DEVICEID ADDRESS 0x0FC8 R
CS_QDSSCSR_DEVICEID RESET_VALUE 0x00000000
	RFU BIT[31:8] R  
	DEVID BIT[7:0] R  

CS_QDSSCSR_DEVICETYPE ADDRESS 0x0FCC R
CS_QDSSCSR_DEVICETYPE RESET_VALUE 0x00000004
	RFU BIT[31:8] R  
	SUBTYPE BIT[7:4] R  
	MAJTYPE BIT[3:0] R  

CS_QDSSCSR_PERIPHID4 ADDRESS 0x0FD0 R NO_CSR_TEST
CS_QDSSCSR_PERIPHID4 RESET_VALUE 0x0000000X
	RFU BIT[31:8] R  
	FIELD_4KB_COUNT BIT[7:4] R  
	JEP106_CONTINUATION BIT[3:0] R  

CS_QDSSCSR_PERIPHID5 ADDRESS 0x0FD4 R
CS_QDSSCSR_PERIPHID5 RESET_VALUE 0x00000000
	RFU BIT[31:0] R  

CS_QDSSCSR_PERIPHID6 ADDRESS 0x0FD8 R
CS_QDSSCSR_PERIPHID6 RESET_VALUE 0x00000000
	RFU BIT[31:0] R  

CS_QDSSCSR_PERIPHID7 ADDRESS 0x0FDC R
CS_QDSSCSR_PERIPHID7 RESET_VALUE 0x00000000
	RFU BIT[31:0] R  

CS_QDSSCSR_PERIPHID0 ADDRESS 0x0FE0 R
CS_QDSSCSR_PERIPHID0 RESET_VALUE 0x00000040
	RFU BIT[31:8] R  
	PARTNUM BIT[7:0] R  

CS_QDSSCSR_PERIPHID1 ADDRESS 0x0FE4 R NO_CSR_TEST
CS_QDSSCSR_PERIPHID1 RESET_VALUE 0x000000X4
	RFU BIT[31:8] R  
	JEP106_IDENTITY_3_0 BIT[7:4] R  
	PARTNUM BIT[3:0] R  

CS_QDSSCSR_PERIPHID2 ADDRESS 0x0FE8 R NO_CSR_TEST
CS_QDSSCSR_PERIPHID2 RESET_VALUE 0x0000001X
	RFU BIT[31:8] R  
	MAJREV BIT[7:4] R  
	JEDEC BIT[3] R  
	JEP106_IDENTITY_6_4 BIT[2:0] R  

CS_QDSSCSR_PERIPHID3 ADDRESS 0x0FEC R
CS_QDSSCSR_PERIPHID3 RESET_VALUE 0x00000000
	RFU BIT[31:8] R  
	REV_AND BIT[7:4] R  
	CUSTOMER_MODIFIED BIT[3:0] R  

CS_QDSSCSR_COMPID0 ADDRESS 0x0FF0 R
CS_QDSSCSR_COMPID0 RESET_VALUE 0x0000000D
	RFU BIT[31:8] R  
	PREAMBLE_7_0 BIT[7:0] R  

CS_QDSSCSR_COMPID1 ADDRESS 0x0FF4 R
CS_QDSSCSR_COMPID1 RESET_VALUE 0x00000090
	RFU BIT[31:8] R  
	PREAMBLE_15_12 BIT[7:4] R  
	PREAMBLE_11_8 BIT[3:0] R  

CS_QDSSCSR_COMPID2 ADDRESS 0x0FF8 R
CS_QDSSCSR_COMPID2 RESET_VALUE 0x00000005
	RFU BIT[31:8] R  
	PREAMBLE_23_16 BIT[7:0] R  

CS_QDSSCSR_COMPID3 ADDRESS 0x0FFC R
CS_QDSSCSR_COMPID3 RESET_VALUE 0x000000B1
	RFU BIT[31:8] R  
	PREAMBLE_31_24 BIT[7:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CXSTM_8_32_32_TRUE (level 4)
----------------------------------------------------------------------------------------
cxstm_8_32_32_true MODULE OFFSET=QDSS_SOC_DBG+0x00002000 MAX=QDSS_SOC_DBG+0x00002FFF APRE=QDSS_QDSS_ SPRE=QDSS_QDSS_

STMDMASTARTR ADDRESS 0x0C04 W
STMDMASTARTR RESET_VALUE 0x0000000X
	START BIT[0] W  
		START VALUE 0x1

STMDMASTOPR ADDRESS 0x0C08 W
STMDMASTOPR RESET_VALUE 0x0000000X
	STOP BIT[0] W  
		STOP VALUE 0x1

STMDMASTATR ADDRESS 0x0C0C R
STMDMASTATR RESET_VALUE 0x00000000
	STATUS BIT[0] R  
		IDLE VALUE 0x0
		ACTIVE VALUE 0x1

STMDMACTLR ADDRESS 0x0C10 RW
STMDMACTLR RESET_VALUE 0x00000000
	SENS BIT[3:2] RW  
		EMPTY VALUE 0x0
		ENUM_25 VALUE 0x1
		ENUM_50 VALUE 0x2
		ENUM_75 VALUE 0x3

STMDMAIDR ADDRESS 0x0CFC R
STMDMAIDR RESET_VALUE 0x00000002
	VENDSPEC BIT[11:8] R  
		VENDSPEC VALUE 0x0
	CLASSREV BIT[7:4] R  
		REVISION_CONTROL VALUE 0x0
	CLASS BIT[3:0] R  
		CONTROL VALUE 0x2

STMHEER ADDRESS 0x0D00 RW NO_CSR_TEST
STMHEER RESET_VALUE 0xXXXXXXXX
	HEE BIT[31:0] RW  

STMHETER ADDRESS 0x0D20 RW NO_CSR_TEST
STMHETER RESET_VALUE 0xXXXXXXXX
	HETE BIT[31:0] RW  

STMHEMCR ADDRESS 0x0D64 RW NO_CSR_TEST
STMHEMCR RESET_VALUE 0x000000XX
	ATBTRIGEN BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TRIGCLEAR BIT[6] W  
		NO_EFFECT VALUE 0x0
		CLEAR VALUE 0x1
	TRIGSTATUS BIT[5] R  
		NOT_OCCURRED VALUE 0x0
		OCCURRED VALUE 0x1
	TRIGCTL BIT[4] RW  
		MULTI_SHOT VALUE 0x0
		SINGLE_SHOT VALUE 0x1
	ERRDETECT BIT[2] R  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	COMPEN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

STMHEMASTR ADDRESS 0x0DF4 R
STMHEMASTR RESET_VALUE 0x00000080
	MASTER BIT[15:0] R  
		MASTER_1 VALUE 0x0080

STMHEFEAT1R ADDRESS 0x0DF8 R
STMHEFEAT1R RESET_VALUE 0x00100035
	NUMHE BIT[23:15] R  
		EVENTS VALUE 0x020
	HECOMP BIT[5:4] R  
		RO VALUE 0x3
	HEMASTR BIT[3] R  
		RO VALUE 0x0
	HEERR BIT[2] R  
		IMPLEMENTED VALUE 0x1
	HETER BIT[0] R  
		IMPLEMENTED VALUE 0x1

STMHEIDR ADDRESS 0x0DFC R
STMHEIDR RESET_VALUE 0x00000001
	VENDSPEC BIT[11:8] R  
		VENDSPEC VALUE 0x0
	CLASSREV BIT[7:4] R  
		REVISION_CONTROL VALUE 0x0
	CLASS BIT[3:0] R  
		CONTROL VALUE 0x1

STMSPER ADDRESS 0x0E00 RW
STMSPER RESET_VALUE 0x00000000
	SPE BIT[31:0] RW  

STMSPTER ADDRESS 0x0E20 RW
STMSPTER RESET_VALUE 0x00000000
	SPTE BIT[31:0] RW  

STMSPSCR ADDRESS 0x0E60 RW NO_CSR_TEST
STMSPSCR RESET_VALUE 0xXXX00000
	PORTSEL BIT[31:20] RW  
	PORTCTL BIT[1:0] RW  
		NOT_USED VALUE 0x0
		STMSPTER_ONLY VALUE 0x1
		RESERVED VALUE 0x2
		STMSPER_AND_STMSPTER VALUE 0x3

STMSPMSCR ADDRESS 0x0E64 RW NO_CSR_TEST
STMSPMSCR RESET_VALUE 0x00XXX000
	MASTSEL BIT[22:15] RW  
	MASTCTL BIT[0] RW  
		NOT_USED VALUE 0x0
		STMSPSCR VALUE 0x1

STMSPOVERRIDER ADDRESS 0x0E68 RW NO_CSR_TEST
STMSPOVERRIDER RESET_VALUE 0xXXXXX000
	PORTSEL BIT[31:15] RW  
	OVERTS BIT[2] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OVERCTL BIT[1:0] RW  
		DISABLED VALUE 0x0
		GUARANTEED VALUE 0x1
		INVARIANT_TIMING VALUE 0x2
		RESERVED VALUE 0x3

STMSPMOVERRIDER ADDRESS 0x0E6C RW NO_CSR_TEST
STMSPMOVERRIDER RESET_VALUE 0x00XXX000
	MASTSEL BIT[22:15] RW  
	MASTCTL BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

STMSPTRIGCSR ADDRESS 0x0E70 RW NO_CSR_TEST
STMSPTRIGCSR RESET_VALUE 0x0000000X
	ATBTRIGEN_DIR BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ATBTRIGEN_TE BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TRIGCLEAR BIT[2] W  
		NO_EFFECT VALUE 0x0
		CLEAR VALUE 0x1
	TRIGSTATUS BIT[1] R  
		NOT_OCCURRED VALUE 0x0
		OCCURRED VALUE 0x1
	TRIGCTL BIT[0] RW  
		MULTI_SHOT VALUE 0x0
		SINGLE_SHOT VALUE 0x1

STMTCSR ADDRESS 0x0E80 RW NO_CSR_TEST
STMTCSR RESET_VALUE 0x00XX0004
	BUSY BIT[23] R  
		IDLE VALUE 0x0
		BUSY VALUE 0x1
	TRACEID BIT[22:16] RW  
	COMPEN BIT[5] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SYNCEN BIT[2] R  
		RAO VALUE 0x1
	TSEN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

STMTSSTIMR ADDRESS 0x0E84 W
STMTSSTIMR RESET_VALUE 0x0000000X
	FORCETS BIT[0] W  
		FORCETS VALUE 0x1

STMTSFREQR ADDRESS 0x0E8C RW
STMTSFREQR RESET_VALUE 0x00000000
	FREQ BIT[31:0] RW  

STMSYNCR ADDRESS 0x0E90 RW NO_CSR_TEST
STMSYNCR RESET_VALUE 0x00000000
	MODE BIT[12] RW  
		N_BYTES VALUE 0x0
		ENUM_2_N_BYTES VALUE 0x1
	COUNT BIT[11:2] RW  

STMAUXCR ADDRESS 0x0E94 RW
STMAUXCR RESET_VALUE 0x00000000
	AFREADYHIGH BIT[4] RW  
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	CLKON BIT[3] RW  
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	PRIORINVDIS BIT[2] RW  
		INVERSION_ENABLED VALUE 0x0
		INVERSION_DISABLED VALUE 0x1
	ASYNCPE BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FIFOAF BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

STMSPFEAT1R ADDRESS 0x0EA0 R
STMSPFEAT1R RESET_VALUE 0x006587D1
	SWOEN BIT[23:22] R  
		NOT_IMPLEMENTED VALUE 0x1
	SYNCEN BIT[21:20] R  
		RAO VALUE 0x2
	HWTEN BIT[19:18] R  
		NOT_IMPLEMENTED VALUE 0x1
	TSPRESCALE BIT[17:16] R  
		NOT_IMPLEMENTED VALUE 0x1
	TRIGCTL BIT[15:14] R  
		MULTI_SHOT_AND_SINGLE_SHOT VALUE 0x2
	TRACEBUS BIT[13:10] R  
		ATB_WITH_TRIGGER VALUE 0x1
	SYNC BIT[9:8] R  
		MODE VALUE 0x3
	FORCETS BIT[7] R  
		IMPLEMENTED VALUE 0x1
	TSFREQ BIT[6] R  
		RW VALUE 0x1
	TS BIT[5:4] R  
		ABSOLUT VALUE 0x1
	PROT BIT[3:0] R  
		STPV2 VALUE 0x1

STMSPFEAT2R ADDRESS 0x0EA4 R
STMSPFEAT2R RESET_VALUE 0x000104F2
	SPTYPE BIT[17:16] R  
		EXTENDED_ONLY VALUE 0x1
	DSIZE BIT[15:12] R  
		ENUM_32_BIT VALUE 0x0
	SPTRTYPE BIT[10:9] R  
		INVARIANT_TIMING_AND_GUARANTEED VALUE 0x2
	PRIVMASK BIT[8:7] R  
		NOT_IMPLEMENTED VALUE 0x1
	SPOVERRIDE BIT[6] R  
		IMPLEMENTED VALUE 0x1
	SPCOMP BIT[5:4] R  
		PROGRAMMABLE VALUE 0x3
	SPER BIT[2] R  
		IMPLEMENTED VALUE 0x0
	SPTER BIT[1:0] R  
		IMPLEMENTED VALUE 0x2

STMSPFEAT3R ADDRESS 0x0EA8 R
STMSPFEAT3R RESET_VALUE 0x0000007F
	NUMMAST BIT[6:0] R  
		NUMMAST VALUE 0x7F

STMITTRIGGER ADDRESS 0x0EE8 W
STMITTRIGGER RESET_VALUE 0x0000000X
	ASYNCOUT_W BIT[3] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGOUTHETE_W BIT[2] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGOUTSW_W BIT[1] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGOUTSPTE_W BIT[0] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1

STMITATBDATA0 ADDRESS 0x0EEC W
STMITATBDATA0 RESET_VALUE 0x000000XX
	ATDATAM31_W BIT[4] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAM23_W BIT[3] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAM15_W BIT[2] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAM7_W BIT[1] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAM0_W BIT[0] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1

STMITATBCTR2 ADDRESS 0x0EF0 R NO_CSR_TEST
STMITATBCTR2 RESET_VALUE 0x0000000X
	AFVALIDM_R BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADYM_R BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

STMITATBID ADDRESS 0x0EF4 W
STMITATBID RESET_VALUE 0x000000XX
	ATIDM_W BIT[6:0] W  

STMITATBCTR0 ADDRESS 0x0EF8 W
STMITATBCTR0 RESET_VALUE 0x00000X0X
	ATBYTESM_W BIT[9:8] W  
		ENUM_00 VALUE 0x0
		ENUM_01 VALUE 0x1
		ENUM_10 VALUE 0x2
		ENUM_11 VALUE 0x3
	AFREADYM_W BIT[1] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALIDM_W BIT[0] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1

STMITCTRL ADDRESS 0x0F00 RW
STMITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

STMCLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
STMCLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

STMCLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
STMCLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

STMLAR ADDRESS 0x0FB0 W
STMLAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

STMLSR ADDRESS 0x0FB4 R NO_CSR_TEST
STMLSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

STMAUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
STMAUTHSTATUS RESET_VALUE 0x000000XX
	SNID BIT[7:6] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	SID BIT[5:4] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

STMDEVID ADDRESS 0x0FC8 R
STMDEVID RESET_VALUE 0x00010000
	NUMSP BIT[16:0] R  
		NUMBER_OF_PORTS VALUE 0x10000

STMDEVTYPE ADDRESS 0x0FCC R
STMDEVTYPE RESET_VALUE 0x00000063
	SUB_TYPE BIT[7:4] R  
		CORESIGHT_STM VALUE 0x6
	MAJOR_TYPE BIT[3:0] R  
		TRACE_SOURCE VALUE 0x3

STMPIDR0 ADDRESS 0x0FE0 R
STMPIDR0 RESET_VALUE 0x00000062
	PART_NUMBER_BITS7TO0 BIT[7:0] R  
		CORESIGHT_STM_PART_NUMBER_7_0 VALUE 0x62

STMPIDR1 ADDRESS 0x0FE4 R
STMPIDR1 RESET_VALUE 0x000000B9
	JEP106_BITS3TO0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
	PART_NUMBER_BITS11TO8 BIT[3:0] R  
		CORESIGHT_STM_PART_NUMBER_11_8 VALUE 0x9

STMPIDR2 ADDRESS 0x0FE8 R
STMPIDR2 RESET_VALUE 0x0000001B
	REVISION BIT[7:4] R  
		R0P1 VALUE 0x1
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	JEP106_BITS6TO4 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

STMPIDR3 ADDRESS 0x0FEC R
STMPIDR3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODS VALUE 0x0
	CUSTOMER_MODIFIED BIT[3:0] R  
		NO_MODS VALUE 0x0

STMPIDR4 ADDRESS 0x0FD0 R
STMPIDR4 RESET_VALUE 0x00000004
	FOURKB_COUNT BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	JEP106_CONT BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

STMPIDR5 ADDRESS 0x0FD4 RW NO_CSR_TEST
STMPIDR5 RESET_VALUE 0xXXXXXXXX
	STMPIDR5 BIT[31:0] RW  

STMPIDR6 ADDRESS 0x0FD8 RW NO_CSR_TEST
STMPIDR6 RESET_VALUE 0xXXXXXXXX
	STMPIDR6 BIT[31:0] RW  

STMPIDR7 ADDRESS 0x0FDC RW NO_CSR_TEST
STMPIDR7 RESET_VALUE 0xXXXXXXXX
	STMPIDR7 BIT[31:0] RW  

STMCIDR0 ADDRESS 0x0FF0 R
STMCIDR0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0] R  
		ENUM_0D VALUE 0x0D

STMCIDR1 ADDRESS 0x0FF4 R
STMCIDR1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PREAMBLE BIT[3:0] R  
		ENUM_0 VALUE 0x0

STMCIDR2 ADDRESS 0x0FF8 R
STMCIDR2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0] R  
		ENUM_05 VALUE 0x05

STMCIDR3 ADDRESS 0x0FFC R
STMCIDR3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.QDSS_DL_SLV_DRAGONLINK_SLV_NICOBAR_QDSS (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.QDSS_DL_SLV_DRAGONLINK_SLV_NICOBAR_QDSS' does not directly contain any register.
----------------------------------------------------------------------------------------

qdss_dl_slv_dragonlink_slv_nicobar_qdss MODULE OFFSET=QDSS_SOC_DBG+0x00004000 MAX=QDSS_SOC_DBG+0x00005FFF APRE=QDSS_QDSS_QDSS_DL_SLV_ SPRE=QDSS_QDSS_QDSS_DL_SLV_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.QDSS_DL_SLV_DRAGONLINK_SLV_NICOBAR_QDSS.TPDA_TPDA_S16_W64_D8_M64 (level 5)
----------------------------------------------------------------------------------------
tpda_tpda_s16_w64_d8_m64 MODULE OFFSET=QDSS_SOC_DBG+0x00004000 MAX=QDSS_SOC_DBG+0x00004FFF APRE=QDSS_QDSS_QDSS_DL_SLV_TPDA_ SPRE=QDSS_QDSS_QDSS_DL_SLV_TPDA_

TPDA_CR ADDRESS 0x0000 RW
TPDA_CR RESET_VALUE 0x00000000
	RFU BIT[31:22] R  
	AVFREQEN BIT[21] RW  
	CMBCHANMODE BIT[20] RW  
	MID BIT[19:13] RW  
	ATID BIT[12:6] RW  
	SRIE BIT[5] RW  
	FLRIE BIT[4] RW  
	FRIE BIT[3] RW  
	FREQTS BIT[2] RW  
	FREQREQ BIT[1] RW   NO_CSR_TEST
	FLREQ BIT[0] RW   NO_CSR_TEST

TPDA_Pn_CR(n):(0)-(15) ARRAY 0x00000004+0x4*n
TPDA_P0_CR ADDRESS 0x0004 RW
TPDA_P0_CR RESET_VALUE 0x00000000
	RFU BIT[31:11] R  
	IMPLDEFESIZE BIT[10:9] RW  
	DSBESIZE BIT[8] RW  
	CMBESIZE BIT[7:6] RW  
	TCESIZE BIT[5] RW  
	BCESIZE BIT[4] RW  
	HOLD BIT[3:1] RW  
	E BIT[0] RW  

TPDA_FPID_CR ADDRESS 0x0084 RW
TPDA_FPID_CR RESET_VALUE 0x00000000
	CID BIT[31:16] RW  
	MID BIT[15:0] RW  

TPDA_FREQREQ_VAL ADDRESS 0x0088 RW
TPDA_FREQREQ_VAL RESET_VALUE 0x00000000
	VAL BIT[31:0] RW  

TPDA_SYNCR ADDRESS 0x008C RW
TPDA_SYNCR RESET_VALUE 0x00000000
	RFU BIT[31:13] R  
	MODE BIT[12] RW  
	COUNT BIT[11:0] RW  

TPDA_FLUSH_CR ADDRESS 0x0090 RW
TPDA_FLUSH_CR RESET_VALUE 0x00000000
	REQ BIT[31:0] RW   NO_CSR_TEST

TPDA_FLUSH_SR ADDRESS 0x0094 R
TPDA_FLUSH_SR RESET_VALUE 0x00000000
	FLUSHSTAT BIT[31:0] R   NO_CSR_TEST

TPDA_FLUSH_ERR ADDRESS 0x0098 R
TPDA_FLUSH_ERR RESET_VALUE 0x00000000
	SYNDROME BIT[31:0] R  

TPDA_SPARE ADDRESS 0x0EFC RW NO_DOC
TPDA_SPARE RESET_VALUE 0x00000000
	RFU BIT[31:1] R  
	LEGACY_TS_MODE_EN BIT[0] RW  

TPDA_ITCTL ADDRESS 0x0F00 R
TPDA_ITCTL RESET_VALUE 0x00000000
	RFU BIT[31:0] R  

TPDA_CLAIMSET ADDRESS 0x0FA0 R
TPDA_CLAIMSET RESET_VALUE 0x00000000
	RFU BIT[31:0] R  

TPDA_CLAIMCLR ADDRESS 0x0FA4 R
TPDA_CLAIMCLR RESET_VALUE 0x00000000
	RFU BIT[31:0] R  

TPDA_DEVAFF0 ADDRESS 0x0FA8 R NO_CSR_TEST
TPDA_DEVAFF0 RESET_VALUE 0x00000000
	AFFINITY BIT[31:0] R  

TPDA_DEVAFF1 ADDRESS 0x0FAC R NO_CSR_TEST
TPDA_DEVAFF1 RESET_VALUE 0x00000000
	AFFINITY BIT[31:0] R  

TPDA_LOCKACCESS ADDRESS 0x0FB0 W NO_CSR_TEST
TPDA_LOCKACCESS RESET_VALUE 0xXXXXXXXX
	LOCKACCESS BIT[31:0] W  

TPDA_LOCKSTATUS ADDRESS 0x0FB4 R NO_CSR_TEST
TPDA_LOCKSTATUS RESET_VALUE 0x00000003
	RFU BIT[31:3] R  
	FIELD_8_BIT_LOCK BIT[2] R  
	ACCESS BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	LOCK_CONTROL BIT[0] R  

TPDA_AUTHSTATUS ADDRESS 0x0FB8 R
TPDA_AUTHSTATUS RESET_VALUE 0x00000000
	RFU BIT[31:0] R  

TPDA_DEVARCH ADDRESS 0x0FBC R
TPDA_DEVARCH RESET_VALUE 0xXXX15CDA
	ARCHITECT BIT[31:21] R   NO_CSR_TEST
	PRESENT BIT[20] R  
	REVISION BIT[19:16] R  
	ARCHID BIT[15:0] R  

TPDA_DEVID2 ADDRESS 0x0FC0 R
TPDA_DEVID2 RESET_VALUE 0x00000000
	DEVID2 BIT[31:0] R  

TPDA_DEVID1 ADDRESS 0x0FC4 R
TPDA_DEVID1 RESET_VALUE 0x00000000
	DEVID1 BIT[31:0] R  

TPDA_DEVID ADDRESS 0x0FC8 R
TPDA_DEVID RESET_VALUE 0x00000000
	DEVID BIT[31:0] R  

TPDA_DEVTYPE ADDRESS 0x0FCC R
TPDA_DEVTYPE RESET_VALUE 0x00000003
	RFU BIT[31:8] R  
	SUBTYPE BIT[7:4] R  
	MAJTYPE BIT[3:0] R  

TPDA_PERIPHID4 ADDRESS 0x0FD0 R NO_CSR_TEST
TPDA_PERIPHID4 RESET_VALUE 0x0000000X
	RFU BIT[31:8] R  
	FIELD_4KB_COUNT BIT[7:4] R  
	JEP106_CONTINUATION BIT[3:0] R  

TPDA_PERIPHID5 ADDRESS 0x0FD4 R
TPDA_PERIPHID5 RESET_VALUE 0x00000000
	RFU BIT[31:0] R  

TPDA_PERIPHID6 ADDRESS 0x0FD8 R
TPDA_PERIPHID6 RESET_VALUE 0x00000000
	RFU BIT[31:0] R  

TPDA_PERIPHID7 ADDRESS 0x0FDC R
TPDA_PERIPHID7 RESET_VALUE 0x00000000
	RFU BIT[31:0] R  

TPDA_PERIPHID0 ADDRESS 0x0FE0 R
TPDA_PERIPHID0 RESET_VALUE 0x0000000F
	RFU BIT[31:8] R  
	PARTNUM BIT[7:0] R  

TPDA_PERIPHID1 ADDRESS 0x0FE4 R NO_CSR_TEST
TPDA_PERIPHID1 RESET_VALUE 0x000000XF
	RFU BIT[31:8] R  
	JEP106_IDENTITY_3_0 BIT[7:4] R  
	PARTNUM BIT[3:0] R  

TPDA_PERIPHID2 ADDRESS 0x0FE8 R NO_CSR_TEST
TPDA_PERIPHID2 RESET_VALUE 0x0000000X
	RFU BIT[31:8] R  
	MAJREV BIT[7:4] R  
	JEDEC BIT[3] R  
	JEP106_IDENTITY_6_4 BIT[2:0] R  

TPDA_PERIPHID3 ADDRESS 0x0FEC R
TPDA_PERIPHID3 RESET_VALUE 0x00000000
	RFU BIT[31:8] R  
	REV_AND BIT[7:4] R  
	CUSTOMER_MODIFIED BIT[3:0] R  

TPDA_COMPID0 ADDRESS 0x0FF0 R
TPDA_COMPID0 RESET_VALUE 0x0000000D
	RFU BIT[31:8] R  
	PREAMBLE_7_0 BIT[7:0] R  

TPDA_COMPID1 ADDRESS 0x0FF4 R
TPDA_COMPID1 RESET_VALUE 0x00000090
	RFU BIT[31:8] R  
	PREAMBLE_15_12 BIT[7:4] R  
	PREAMBLE_11_8 BIT[3:0] R  

TPDA_COMPID2 ADDRESS 0x0FF8 R
TPDA_COMPID2 RESET_VALUE 0x00000005
	RFU BIT[31:8] R  
	PREAMBLE_23_16 BIT[7:0] R  

TPDA_COMPID3 ADDRESS 0x0FFC R
TPDA_COMPID3 RESET_VALUE 0x000000B1
	RFU BIT[31:8] R  
	PREAMBLE_31_24 BIT[7:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.QDSS_DL_SLV_DRAGONLINK_SLV_NICOBAR_QDSS.QATBFUNNEL_QATBFUNNEL_64W8SP (level 5)
----------------------------------------------------------------------------------------
qatbfunnel_qatbfunnel_64w8sp MODULE OFFSET=QDSS_SOC_DBG+0x00005000 MAX=QDSS_SOC_DBG+0x00005FFF APRE=QDSS_QDSS_QDSS_DL_SLV_QATBFUNNEL_ SPRE=QDSS_QDSS_QDSS_DL_SLV_QATBFUNNEL_

CTRL_REG ADDRESS 0x0000 RW
CTRL_REG RESET_VALUE 0x00000300
	HT BIT[11:8] RW  
		HOLD_TIME_VAL_1 VALUE 0x0
		HOLD_TIME_VAL_2 VALUE 0x1
		HOLD_TIME_VAL_3 VALUE 0x2
		HOLD_TIME_VAL_4 VALUE 0x3
		HOLD_TIME_VAL_5 VALUE 0x4
		HOLD_TIME_VAL_6 VALUE 0x5
		HOLD_TIME_VAL_7 VALUE 0x6
		HOLD_TIME_VAL_8 VALUE 0x7
		HOLD_TIME_VAL_9 VALUE 0x8
		HOLD_TIME_VAL_10 VALUE 0x9
		HOLD_TIME_VAL_11 VALUE 0xA
		HOLD_TIME_VAL_12 VALUE 0xB
		HOLD_TIME_VAL_13 VALUE 0xC
		HOLD_TIME_VAL_14 VALUE 0xD
		HOLD_TIME_VAL_15 VALUE 0xE
	ENS7 BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS6 BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS5 BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS4 BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS3 BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS2 BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS1 BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS0 BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PRIORITY_CTRL_REG ADDRESS 0x0004 RW NO_CSR_TEST
PRIORITY_CTRL_REG RESET_VALUE 0x00000000
	PRIPORT7 BIT[23:21] RW  
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT6 BIT[20:18] RW  
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT5 BIT[17:15] RW  
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT4 BIT[14:12] RW  
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT3 BIT[11:9] RW  
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT2 BIT[8:6] RW  
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT1 BIT[5:3] RW  
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT0 BIT[2:0] RW  
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7

ITATBDATA0 ADDRESS 0x0EEC RW NO_CSR_TEST
ITATBDATA0 RESET_VALUE 0x00000000
	ATDATA63 BIT[8] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA55 BIT[7] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA47 BIT[6] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA39 BIT[5] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA31 BIT[4] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAM23 BIT[3] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA15 BIT[2] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA7 BIT[1] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA0 BIT[0] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR2 ADDRESS 0x0EF0 RW NO_CSR_TEST
ITATBCTR2 RESET_VALUE 0x00000000
	AFVALID BIT[1] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADY BIT[0] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF4 RW NO_CSR_TEST
ITATBCTR1 RESET_VALUE 0x000000XX
	ATID BIT[6:0] RW  

ITATBCTR0 ADDRESS 0x0EF8 RW NO_CSR_TEST
ITATBCTR0 RESET_VALUE 0x00000000
	ATBYTES BIT[10:8] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	AFREADY BIT[1] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALID BIT[0] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTG_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LOCKACCESS ADDRESS 0x0FB0 W NO_CSR_TEST
LOCKACCESS RESET_VALUE 0xXXXXXXXX
	KEY BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55
		LOCK VALUE 0xDEADBEEF

LOCKSTATUS ADDRESS 0x0FB4 R NO_CSR_TEST
LOCKSTATUS RESET_VALUE 0x00000003
	NTT BIT[2] R  
		SIZE_32BIT VALUE 0x0
	SLK BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	SLI BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x00000000
	SNID BIT[7:6] R  
		NOT_IMPLEMENTED VALUE 0x0
	SID BIT[5:4] R  
		NOT_IMPLEMENTED VALUE 0x0
	NSNID BIT[3:2] R  
		NOT_IMPLEMENTED VALUE 0x0
	NSID BIT[1:0] R  
		NOT_IMPLEMENTED VALUE 0x0

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00000038
	SCHEME BIT[7:4] R  
		STATIC_PRIORITY VALUE 0x3
	PORTCOUNT BIT[3:0] R  
		VAL_2 VALUE 0x2
		VAL_3 VALUE 0x3
		VAL_4 VALUE 0x4
		VAL_5 VALUE 0x5
		VAL_6 VALUE 0x6
		VAL_7 VALUE 0x7
		VAL_8 VALUE 0x8

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000012
	SUB_TYPE BIT[7:4] R  
		FUNNEL_ROUTER VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		TRACE_LINK VALUE 0x2

PIDR0 ADDRESS 0x0FE0 R
PIDR0 RESET_VALUE 0x00000008
	PART_NUMBER_BITS7TO0 BIT[7:0] R  
		CORESIGHT_FUNNEL_PART_NUMBER_BITS7TO0 VALUE 0x08

PIDR1 ADDRESS 0x0FE4 R
PIDR1 RESET_VALUE 0x000000B9
	JEP106_BITS3TO0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_BITS3TO0 VALUE 0xB
	PART_NUMBER_BITS11TO8 BIT[3:0] R  
		CORESIGHT_FUNNEL_PART_NUMBER_BITS11TO8 VALUE 0x9

PIDR2 ADDRESS 0x0FE8 R
PIDR2 RESET_VALUE 0x0000003B
	REVISION BIT[7:4] R  
		R3P2 VALUE 0x3
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	JEP106_BITS6TO4 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_BITS6TO4 VALUE 0x3

PIDR3 ADDRESS 0x0FEC R
PIDR3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODS VALUE 0x0
	CUSTOMER_MODIFIED BIT[3:0] R  
		NO_MODS VALUE 0x0

PIDR4 ADDRESS 0x0FD0 R
PIDR4 RESET_VALUE 0x00000004
	FOURKB_COUNT BIT[7:4] R  
		SIZE_4KB VALUE 0x0
	JEP106_CONT BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] RW  

PERIPHID6 ADDRESS 0x0FD8 RW NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] RW  

PERIPHID7 ADDRESS 0x0FDC RW NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] RW  

CID0 ADDRESS 0x0FF0 R
CID0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0] R  
		ID_VALUE_0D VALUE 0x0D

CID1 ADDRESS 0x0FF4 R
CID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PREAMBLE BIT[3:0] R  
		ID_VALUE_0 VALUE 0x0

CID2 ADDRESS 0x0FF8 R
CID2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0] R  
		ID_VALUE_05 VALUE 0x05

CID3 ADDRESS 0x0FFC R
CID3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0] R  
		ID_VALUE_B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI0_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti0_cscti MODULE OFFSET=QDSS_SOC_DBG+0x00010000 MAX=QDSS_SOC_DBG+0x00010FFF APRE=QDSS_QDSS_CTI0_ SPRE=QDSS_QDSS_CTI0_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI1_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti1_cscti MODULE OFFSET=QDSS_SOC_DBG+0x00011000 MAX=QDSS_SOC_DBG+0x00011FFF APRE=QDSS_QDSS_CTI1_ SPRE=QDSS_QDSS_CTI1_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI2_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti2_cscti MODULE OFFSET=QDSS_SOC_DBG+0x00012000 MAX=QDSS_SOC_DBG+0x00012FFF APRE=QDSS_QDSS_CTI2_ SPRE=QDSS_QDSS_CTI2_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI3_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti3_cscti MODULE OFFSET=QDSS_SOC_DBG+0x00013000 MAX=QDSS_SOC_DBG+0x00013FFF APRE=QDSS_QDSS_CTI3_ SPRE=QDSS_QDSS_CTI3_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI4_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti4_cscti MODULE OFFSET=QDSS_SOC_DBG+0x00014000 MAX=QDSS_SOC_DBG+0x00014FFF APRE=QDSS_QDSS_CTI4_ SPRE=QDSS_QDSS_CTI4_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI5_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti5_cscti MODULE OFFSET=QDSS_SOC_DBG+0x00015000 MAX=QDSS_SOC_DBG+0x00015FFF APRE=QDSS_QDSS_CTI5_ SPRE=QDSS_QDSS_CTI5_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI6_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti6_cscti MODULE OFFSET=QDSS_SOC_DBG+0x00016000 MAX=QDSS_SOC_DBG+0x00016FFF APRE=QDSS_QDSS_CTI6_ SPRE=QDSS_QDSS_CTI6_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI7_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti7_cscti MODULE OFFSET=QDSS_SOC_DBG+0x00017000 MAX=QDSS_SOC_DBG+0x00017FFF APRE=QDSS_QDSS_CTI7_ SPRE=QDSS_QDSS_CTI7_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI8_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti8_cscti MODULE OFFSET=QDSS_SOC_DBG+0x00018000 MAX=QDSS_SOC_DBG+0x00018FFF APRE=QDSS_QDSS_CTI8_ SPRE=QDSS_QDSS_CTI8_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI9_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti9_cscti MODULE OFFSET=QDSS_SOC_DBG+0x00019000 MAX=QDSS_SOC_DBG+0x00019FFF APRE=QDSS_QDSS_CTI9_ SPRE=QDSS_QDSS_CTI9_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI10_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti10_cscti MODULE OFFSET=QDSS_SOC_DBG+0x0001A000 MAX=QDSS_SOC_DBG+0x0001AFFF APRE=QDSS_QDSS_CTI10_ SPRE=QDSS_QDSS_CTI10_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI11_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti11_cscti MODULE OFFSET=QDSS_SOC_DBG+0x0001B000 MAX=QDSS_SOC_DBG+0x0001BFFF APRE=QDSS_QDSS_CTI11_ SPRE=QDSS_QDSS_CTI11_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI12_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti12_cscti MODULE OFFSET=QDSS_SOC_DBG+0x0001C000 MAX=QDSS_SOC_DBG+0x0001CFFF APRE=QDSS_QDSS_CTI12_ SPRE=QDSS_QDSS_CTI12_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI13_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti13_cscti MODULE OFFSET=QDSS_SOC_DBG+0x0001D000 MAX=QDSS_SOC_DBG+0x0001DFFF APRE=QDSS_QDSS_CTI13_ SPRE=QDSS_QDSS_CTI13_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI14_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti14_cscti MODULE OFFSET=QDSS_SOC_DBG+0x0001E000 MAX=QDSS_SOC_DBG+0x0001EFFF APRE=QDSS_QDSS_CTI14_ SPRE=QDSS_QDSS_CTI14_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CTI15_CSCTI (level 4)
----------------------------------------------------------------------------------------
cti15_cscti MODULE OFFSET=QDSS_SOC_DBG+0x0001F000 MAX=QDSS_SOC_DBG+0x0001FFFF APRE=QDSS_QDSS_CTI15_ SPRE=QDSS_QDSS_CTI15_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0] W  

CTIAPPSET ADDRESS 0x0014 W NO_CSR_TEST
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0] W  

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0] W  

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0] W  

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0] RW  

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0] RW  

CTITRIGINSTATUS ADDRESS 0x0130 R NO_CSR_TEST
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0] R  

CTITRIGOUTSTATUS ADDRESS 0x0134 R NO_CSR_TEST
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0] R  

CTICHINSTATUS ADDRESS 0x0138 R NO_CSR_TEST
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0] R  

CTICHOUTSTATUS ADDRESS 0x013C R NO_CSR_TEST
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0] R  

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3] RW  
	CTIGATEEN2 BIT[2] RW  
	CTIGATEEN1 BIT[1] RW  
	CTIGATEEN0 BIT[0] RW  

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0] RW  

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0] W  

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0] W  

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0] W  

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0] W  

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0] R  

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0] R  

ITCHIN ADDRESS 0x0EF4 R NO_CSR_TEST
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0] R  

ITTRIGIN ADDRESS 0x0EF8 R NO_CSR_TEST
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0] R  

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0] R  
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16] R  
	NUMTRIG BIT[15:8] R  
	EXTMUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0] R  
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] R  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.CSTPIU_CSTPIU (level 4)
----------------------------------------------------------------------------------------
cstpiu_cstpiu MODULE OFFSET=QDSS_SOC_DBG+0x00040000 MAX=QDSS_SOC_DBG+0x00040FFF APRE=QDSS_QDSS_CSTPIU_ SPRE=QDSS_QDSS_CSTPIU_

SUPPORTED_PORT_SIZES ADDRESS 0x0000 R NO_CSR_TEST
SUPPORTED_PORT_SIZES RESET_VALUE 0xXXXXXXXX
	PORT_SIZE_32 BIT[31] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_31 BIT[30] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_30 BIT[29] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_29 BIT[28] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_28 BIT[27] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_27 BIT[26] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_26 BIT[25] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_25 BIT[24] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_24 BIT[23] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_23 BIT[22] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_22 BIT[21] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_21 BIT[20] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_20 BIT[19] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_19 BIT[18] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_18 BIT[17] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_17 BIT[16] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_16 BIT[15] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_15 BIT[14] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_14 BIT[13] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_13 BIT[12] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_12 BIT[11] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_11 BIT[10] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_10 BIT[9] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_9 BIT[8] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_8 BIT[7] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_7 BIT[6] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_6 BIT[5] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_5 BIT[4] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_4 BIT[3] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_3 BIT[2] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_2 BIT[1] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_1 BIT[0] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1

CURRENT_PORT_SIZE ADDRESS 0x0004 RW
CURRENT_PORT_SIZE RESET_VALUE 0x00000001
	PORT_SIZE_32 BIT[31] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_31 BIT[30] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_30 BIT[29] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_29 BIT[28] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_28 BIT[27] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_27 BIT[26] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_26 BIT[25] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_25 BIT[24] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_24 BIT[23] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_23 BIT[22] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_22 BIT[21] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_21 BIT[20] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_20 BIT[19] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_19 BIT[18] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_18 BIT[17] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_17 BIT[16] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_16 BIT[15] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_15 BIT[14] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_14 BIT[13] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_13 BIT[12] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_12 BIT[11] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_11 BIT[10] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_10 BIT[9] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_9 BIT[8] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_8 BIT[7] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_7 BIT[6] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_6 BIT[5] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_5 BIT[4] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_4 BIT[3] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_3 BIT[2] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_2 BIT[1] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_1 BIT[0] RW  
		INVALID VALUE 0x0
		VALID VALUE 0x1

SUPPORTED_TRIGGER_MODES ADDRESS 0x0100 R NO_CSR_TEST
SUPPORTED_TRIGGER_MODES RESET_VALUE 0x0000011F
	TRGRUN BIT[17] R  
		TRGNOTRUNNING VALUE 0x0
		TRGRUNNING VALUE 0x1
	TRIGGERED BIT[16] R  
		TRIGGER_NOT_OCCURRED VALUE 0x0
		TRIGGER_OCCURRED VALUE 0x1
	TCOUNT8 BIT[8] R  
		NOT_IMPLEMENTED VALUE 0x0
		IMPLEMENTED VALUE 0x1
	MULT64K BIT[4] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	MULT256 BIT[3] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	MULT16 BIT[2] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	MULT4 BIT[1] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	MULT2 BIT[0] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1

TRIGGER_COUNTER_VALUE ADDRESS 0x0104 RW
TRIGGER_COUNTER_VALUE RESET_VALUE 0x00000000
	TRIGCOUNT BIT[7:0] RW  

TRIGGER_MULTIPLIER ADDRESS 0x0108 RW
TRIGGER_MULTIPLIER RESET_VALUE 0x00000000
	MULT64K BIT[4] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	MULT256 BIT[3] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	MULT16 BIT[2] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	MULT4 BIT[1] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	MULT2 BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

SUPPORTED_TEST_PATTERN_MODES ADDRESS 0x0200 R
SUPPORTED_TEST_PATTERN_MODES RESET_VALUE 0x0003000F
	PCONTEN BIT[17] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PTIMEEN BIT[16] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PATF0 BIT[3] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PATA5 BIT[2] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PATW0 BIT[1] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PATW1 BIT[0] R  
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1

CURRENT_TEST_PATTERN_MODE ADDRESS 0x0204 RW NO_CSR_TEST
CURRENT_TEST_PATTERN_MODE RESET_VALUE 0x00000000
	PCONTEN BIT[17] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PTIMEEN BIT[16] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PATF0 BIT[3] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PATA5 BIT[2] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PATW0 BIT[1] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PATW1 BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TPRCR ADDRESS 0x0208 RW
TPRCR RESET_VALUE 0x00000000
	PATTCOUNT BIT[7:0] RW  

FFSR ADDRESS 0x0300 R NO_CSR_TEST
FFSR RESET_VALUE 0x0000000X
	TCPRESENT BIT[2] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FTSTOPPED BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FLINPROG BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

FFCR ADDRESS 0x0304 RW NO_CSR_TEST
FFCR RESET_VALUE 0x00000000
	STOPTRIG BIT[13] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	STOPFL BIT[12] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRIGFL BIT[10] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRIGEVT BIT[9] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRIGIN BIT[8] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	FONMAN BIT[6] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FONTRIG BIT[5] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	FONFLIN BIT[4] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ENFCONT BIT[1] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ENFTC BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

FSCR ADDRESS 0x0308 RW
FSCR RESET_VALUE 0x00000040
	CYCCOUNT BIT[11:0] RW  

EXTCTL_IN_PORT ADDRESS 0x0400 R NO_CSR_TEST
EXTCTL_IN_PORT RESET_VALUE 0x000000XX
	EXTCTLIN BIT[7:0] R  

EXTCTL_OUT_PORT ADDRESS 0x0404 RW
EXTCTL_OUT_PORT RESET_VALUE 0x00000000
	EXTCTLOUT BIT[7:0] RW  

ITTRFLINACK ADDRESS 0x0EE4 W
ITTRFLINACK RESET_VALUE 0x00000000
	FLUSHINACK BIT[1] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGINACK BIT[0] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITTRFLIN ADDRESS 0x0EE8 R NO_CSR_TEST
ITTRFLIN RESET_VALUE 0x0000000X
	FLUSHIN BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGIN BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBDATA0 ADDRESS 0x0EEC R NO_CSR_TEST
ITATBDATA0 RESET_VALUE 0x000000XX
	ATDATA_31 BIT[4] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA_23 BIT[3] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA_15 BIT[2] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA_7 BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA_0 BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR2 ADDRESS 0x0EF0 W
ITATBCTR2 RESET_VALUE 0x00000000
	AFVALID BIT[1] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADY BIT[0] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF4 R NO_CSR_TEST
ITATBCTR1 RESET_VALUE 0x000000XX
	ATID BIT[6:0] R  

ITATBCTR0 ADDRESS 0x0EF8 R NO_CSR_TEST
ITATBCTR0 RESET_VALUE 0x00000X0X
	ATBYTES BIT[9:8] R  
	AFREADY BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALID BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x00000000
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2] R  
		ENUM_2_B00 VALUE 0x0
	NSID BIT[1:0] R  
		ENUM_2_B00 VALUE 0x0

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x000000A0
	SWOUARTNRZ BIT[11] R  
		ENUM_0 VALUE 0x0
	SWOMAN BIT[10] R  
		ENUM_0 VALUE 0x0
	TCLKDATA BIT[9] R  
		ENUM_0 VALUE 0x0
	FIFOSIZE BIT[8:6] R  
		ENUM_2 VALUE 0x2
	CLKRELAT BIT[5] R  
		ASYNC VALUE 0x1
	MUXNUM BIT[4:0] R  

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000011
	SUB_TYPE BIT[7:4] R  
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		TRACE_SINK VALUE 0x1

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000012
	PART_0 BIT[7:0] R  
		TPIU_PART_NUMBER_7_0 VALUE 0x12

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0] R  
		TPIU_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4] R  
		R0P4 VALUE 0x4
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0] R  
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] RW  

PERIPHID6 ADDRESS 0x0FD8 RW NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] RW  

PERIPHID7 ADDRESS 0x0FDC RW NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] RW  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.IN_FUN0_CXATBFUNNEL_128W8SP (level 4)
----------------------------------------------------------------------------------------
in_fun0_cxatbfunnel_128w8sp MODULE OFFSET=QDSS_SOC_DBG+0x00041000 MAX=QDSS_SOC_DBG+0x00041FFF APRE=QDSS_QDSS_IN_FUN0_ SPRE=QDSS_QDSS_IN_FUN0_

CTRL_REG ADDRESS 0x0000 RW
CTRL_REG RESET_VALUE 0x00000300
	HT BIT[11:8] RW  
		HT_0X0 VALUE 0x0
		HT_0X1 VALUE 0x1
		HT_0X2 VALUE 0x2
		HT_0X3 VALUE 0x3
		HT_0X4 VALUE 0x4
		HT_0X5 VALUE 0x5
		HT_0X6 VALUE 0x6
		HT_0X7 VALUE 0x7
		HT_0X8 VALUE 0x8
		HT_0X9 VALUE 0x9
		HT_0XA VALUE 0xA
		HT_0XB VALUE 0xB
		HT_0XC VALUE 0xC
		HT_0XD VALUE 0xD
		HT_0XE VALUE 0xE
	ENS7 BIT[7] RW  
		ENS7_0 VALUE 0x0
		ENS7_1 VALUE 0x1
	ENS6 BIT[6] RW  
		ENS6_0 VALUE 0x0
		ENS6_1 VALUE 0x1
	ENS5 BIT[5] RW  
		ENS5_0 VALUE 0x0
		ENS5_1 VALUE 0x1
	ENS4 BIT[4] RW  
		ENS4_0 VALUE 0x0
		ENS4_1 VALUE 0x1
	ENS3 BIT[3] RW  
		ENS3_0 VALUE 0x0
		ENS3_1 VALUE 0x1
	ENS2 BIT[2] RW  
		ENS2_0 VALUE 0x0
		ENS2_1 VALUE 0x1
	ENS1 BIT[1] RW  
		ENS1_0 VALUE 0x0
		ENS1_1 VALUE 0x1
	ENS0 BIT[0] RW  
		ENS0_0 VALUE 0x0
		ENS0_1 VALUE 0x1

PRIORITY_CTRL_REG ADDRESS 0x0004 RW NO_CSR_TEST
PRIORITY_CTRL_REG RESET_VALUE 0x00000000
	PRIPORT7 BIT[23:21] RW  
		PRIPORT7_0 VALUE 0x0
		PRIPORT7_1 VALUE 0x1
		PRIPORT7_2 VALUE 0x2
		PRIPORT7_3 VALUE 0x3
		PRIPORT7_4 VALUE 0x4
		PRIPORT7_5 VALUE 0x5
		PRIPORT7_6 VALUE 0x6
		PRIPORT7_7 VALUE 0x7
	PRIPORT6 BIT[20:18] RW  
		PRIPORT6_0 VALUE 0x0
		PRIPORT6_1 VALUE 0x1
		PRIPORT6_2 VALUE 0x2
		PRIPORT6_3 VALUE 0x3
		PRIPORT6_4 VALUE 0x4
		PRIPORT6_5 VALUE 0x5
		PRIPORT6_6 VALUE 0x6
		PRIPORT6_7 VALUE 0x7
	PRIPORT5 BIT[17:15] RW  
		PRIPORT5_0 VALUE 0x0
		PRIPORT5_1 VALUE 0x1
		PRIPORT5_2 VALUE 0x2
		PRIPORT5_3 VALUE 0x3
		PRIPORT5_4 VALUE 0x4
		PRIPORT5_5 VALUE 0x5
		PRIPORT5_6 VALUE 0x6
		PRIPORT5_7 VALUE 0x7
	PRIPORT4 BIT[14:12] RW  
		PRIPORT4_0 VALUE 0x0
		PRIPORT4_1 VALUE 0x1
		PRIPORT4_2 VALUE 0x2
		PRIPORT4_3 VALUE 0x3
		PRIPORT4_4 VALUE 0x4
		PRIPORT4_5 VALUE 0x5
		PRIPORT4_6 VALUE 0x6
		PRIPORT4_7 VALUE 0x7
	PRIPORT3 BIT[11:9] RW  
		PRIPORT3_0 VALUE 0x0
		PRIPORT3_1 VALUE 0x1
		PRIPORT3_2 VALUE 0x2
		PRIPORT3_3 VALUE 0x3
		PRIPORT3_4 VALUE 0x4
		PRIPORT3_5 VALUE 0x5
		PRIPORT3_6 VALUE 0x6
		PRIPORT3_7 VALUE 0x7
	PRIPORT2 BIT[8:6] RW  
		PRIPORT2_0 VALUE 0x0
		PRIPORT2_1 VALUE 0x1
		PRIPORT2_2 VALUE 0x2
		PRIPORT2_3 VALUE 0x3
		PRIPORT2_4 VALUE 0x4
		PRIPORT2_5 VALUE 0x5
		PRIPORT2_6 VALUE 0x6
		PRIPORT2_7 VALUE 0x7
	PRIPORT1 BIT[5:3] RW  
		PRIPORT1_0 VALUE 0x0
		PRIPORT1_1 VALUE 0x1
		PRIPORT1_2 VALUE 0x2
		PRIPORT1_3 VALUE 0x3
		PRIPORT1_4 VALUE 0x4
		PRIPORT1_5 VALUE 0x5
		PRIPORT1_6 VALUE 0x6
		PRIPORT1_7 VALUE 0x7
	PRIPORT0 BIT[2:0] RW  
		PRIPORT0_0 VALUE 0x0
		PRIPORT0_1 VALUE 0x1
		PRIPORT0_2 VALUE 0x2
		PRIPORT0_3 VALUE 0x3
		PRIPORT0_4 VALUE 0x4
		PRIPORT0_5 VALUE 0x5
		PRIPORT0_6 VALUE 0x6
		PRIPORT0_7 VALUE 0x7

ITATBDATA0 ADDRESS 0x0EEC RW NO_CSR_TEST
ITATBDATA0 RESET_VALUE 0x00000000
	ATDATA127 BIT[16] RW  
		ATDATA127_0 VALUE 0x0
		ATDATA127_1 VALUE 0x1
	ATDATA119 BIT[15] RW  
		ATDATA119_0 VALUE 0x0
		ATDATA119_1 VALUE 0x1
	ATDATA111 BIT[14] RW  
		ATDATA111_0 VALUE 0x0
		ATDATA111_1 VALUE 0x1
	ATDATA103 BIT[13] RW  
		ATDATA103_0 VALUE 0x0
		ATDATA103_1 VALUE 0x1
	ATDATA95 BIT[12] RW  
		ATDATA95_0 VALUE 0x0
		ATDATA95_1 VALUE 0x1
	ATDATA87 BIT[11] RW  
		ATDATA87_0 VALUE 0x0
		ATDATA87_1 VALUE 0x1
	ATDATA79 BIT[10] RW  
		ATDATA79_0 VALUE 0x0
		ATDATA79_1 VALUE 0x1
	ATDATA71 BIT[9] RW  
		ATDATA71_0 VALUE 0x0
		ATDATA71_1 VALUE 0x1
	ATDATA63 BIT[8] RW  
		ATDATA63_0 VALUE 0x0
		ATDATA63_1 VALUE 0x1
	ATDATA55 BIT[7] RW  
		ATDATA55_0 VALUE 0x0
		ATDATA55_1 VALUE 0x1
	ATDATA47 BIT[6] RW  
		ATDATA47_0 VALUE 0x0
		ATDATA47_1 VALUE 0x1
	ATDATA39 BIT[5] RW  
		ATDATA39_0 VALUE 0x0
		ATDATA39_1 VALUE 0x1
	ATDATA31 BIT[4] RW  
		ATDATA31_0 VALUE 0x0
		ATDATA31_1 VALUE 0x1
	ATDATAM23 BIT[3] RW  
		ATDATAM23_0 VALUE 0x0
		ATDATAM23_1 VALUE 0x1
	ATDATA15 BIT[2] RW  
		ATDATA15_0 VALUE 0x0
		ATDATA15_1 VALUE 0x1
	ATDATA7 BIT[1] RW  
		ATDATA7_0 VALUE 0x0
		ATDATA7_1 VALUE 0x1
	ATDATA0 BIT[0] RW  
		ATDATA0_0 VALUE 0x0
		ATDATA0_1 VALUE 0x1

ITATBCTR2 ADDRESS 0x0EF0 RW NO_CSR_TEST
ITATBCTR2 RESET_VALUE 0x00000000
	AFVALID BIT[1] RW  
		AFVALID_0 VALUE 0x0
		AFVALID_1 VALUE 0x1
	ATREADY BIT[0] RW  
		ATREADY_0 VALUE 0x0
		ATREADY_1 VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF4 RW NO_CSR_TEST
ITATBCTR1 RESET_VALUE 0x000000XX
	ATID BIT[6:0] RW  

ITATBCTR0 ADDRESS 0x0EF8 RW NO_CSR_TEST
ITATBCTR0 RESET_VALUE 0x00000000
	ATBYTES BIT[11:8] RW  
		ATBYTES_0 VALUE 0x0
		ATBYTES_1 VALUE 0x1
	AFREADY BIT[1] RW  
		AFREADY_0 VALUE 0x0
		AFREADY_1 VALUE 0x1
	ATVALID BIT[0] RW  
		ATVALID_0 VALUE 0x0
		ATVALID_1 VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		INTEGRATION_MODE_0 VALUE 0x0
		INTEGRATION_MODE_1 VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIMSET_0XF VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LOCKACCESS ADDRESS 0x0FB0 W
LOCKACCESS RESET_VALUE 0xXXXXXXXX
	KEY BIT[31:0] W  
		KEY_0XC5ACCE55 VALUE 0xC5ACCE55
		KEY_0XDEADBEEF VALUE 0xDEADBEEF

LOCKSTATUS ADDRESS 0x0FB4 R NO_CSR_TEST
LOCKSTATUS RESET_VALUE 0x00000003
	NTT BIT[2] R  
		NTT_0X0 VALUE 0x0
	SLK BIT[1] R  
		SLK_0X0 VALUE 0x0
		SLK_0X1 VALUE 0x1
	SLI BIT[0] R  
		SLI_0X0 VALUE 0x0
		SLI_0X1 VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x00000000
	SNID BIT[7:6] R  
		SNID_0X0 VALUE 0x0
	SID BIT[5:4] R  
		SID_0X0 VALUE 0x0
	NSNID BIT[3:2] R  
		NSNID_0X0 VALUE 0x0
	NSID BIT[1:0] R  
		NSID_0X0 VALUE 0x0

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00000038
	SCHEME BIT[7:4] R  
		SCHEME_0X3 VALUE 0x3
	PORTCOUNT BIT[3:0] R  
		PORTCOUNT_0X2 VALUE 0x2
		PORTCOUNT_0X3 VALUE 0x3
		PORTCOUNT_0X4 VALUE 0x4
		PORTCOUNT_0X5 VALUE 0x5
		PORTCOUNT_0X6 VALUE 0x6
		PORTCOUNT_0X7 VALUE 0x7
		PORTCOUNT_0X8 VALUE 0x8

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000012
	SUB_TYPE BIT[7:4] R  
		SUB_TYPE_0X1 VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		MAJOR_TYPE_0X2 VALUE 0x2

PIDR0 ADDRESS 0x0FE0 R
PIDR0 RESET_VALUE 0x00000008
	PART_NUMBER_BITS7TO0 BIT[7:0] R  
		PART_NUMBER_BITS7TO0_0X08 VALUE 0x08

PIDR1 ADDRESS 0x0FE4 R
PIDR1 RESET_VALUE 0x000000B9
	JEP106_BITS3TO0 BIT[7:4] R  
		JEP106_BITS3TO0_0XB VALUE 0xB
	PART_NUMBER_BITS11TO8 BIT[3:0] R  
		PART_NUMBER_BITS11TO8_0X9 VALUE 0x9

PIDR2 ADDRESS 0x0FE8 R
PIDR2 RESET_VALUE 0x0000003B
	REVISION BIT[7:4] R  
		REVISION_0X3 VALUE 0x3
	JEDEC BIT[3] R  
		JEDEC_0X1 VALUE 0x1
	JEP106_BITS6TO4 BIT[2:0] R  
		JEP106_BITS6TO4_0X3 VALUE 0x3

PIDR3 ADDRESS 0x0FEC R
PIDR3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		REVAND_0X0 VALUE 0x0
	CUSTOMER_MODIFIED BIT[3:0] R  
		CUSTOMER_MODIFIED_0X0 VALUE 0x0

PIDR4 ADDRESS 0x0FD0 R
PIDR4 RESET_VALUE 0x00000004
	FOURKB_COUNT BIT[7:4] R  
		FOURKB_COUNT_0X0 VALUE 0x0
	JEP106_CONT BIT[3:0] R  
		JEP106_CONT_0X4 VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0x00000000
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0x00000000
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0x00000000
	PERIPHID7 BIT[31:0] R  

CID0 ADDRESS 0x0FF0 R
CID0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0] R  
		PREAMBLE_0X0D VALUE 0x0D

CID1 ADDRESS 0x0FF4 R
CID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CLASS_0X9 VALUE 0x9
	PREAMBLE BIT[3:0] R  
		PREAMBLE_0X0 VALUE 0x0

CID2 ADDRESS 0x0FF8 R
CID2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0] R  
		PREAMBLE_0X05 VALUE 0x05

CID3 ADDRESS 0x0FFC R
CID3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0] R  
		PREAMBLE_0XB1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.REPL64_CXATBREPLICATOR_64WP (level 4)
----------------------------------------------------------------------------------------
repl64_cxatbreplicator_64wp MODULE OFFSET=QDSS_SOC_DBG+0x00046000 MAX=QDSS_SOC_DBG+0x00046FFF APRE=QDSS_QDSS_REPL64_ SPRE=QDSS_QDSS_REPL64_

IDFILTER0 ADDRESS 0x0000 RW
IDFILTER0 RESET_VALUE 0x00000000
	ID0_70_7F BIT[7] RW  
		ID0_70_7F_0 VALUE 0x0
		ID0_70_7F_1 VALUE 0x1
	ID0_60_6F BIT[6] RW  
		ID0_60_6F_0 VALUE 0x0
		ID0_60_6F_1 VALUE 0x1
	ID0_50_5F BIT[5] RW  
		ID0_50_5F_0 VALUE 0x0
		ID0_50_5F_1 VALUE 0x1
	ID0_40_4F BIT[4] RW  
		ID0_40_4F_0 VALUE 0x0
		ID0_40_4F_1 VALUE 0x1
	ID0_30_3F BIT[3] RW  
		ID0_30_3F_0 VALUE 0x0
		ID0_30_3F_1 VALUE 0x1
	ID0_20_2F BIT[2] RW  
		ID0_20_2F_0 VALUE 0x0
		ID0_20_2F_1 VALUE 0x1
	ID0_10_1F BIT[1] RW  
		ID0_10_1F_0 VALUE 0x0
		ID0_10_1F_1 VALUE 0x1
	ID0_0_F BIT[0] RW  
		ID0_0_F_0 VALUE 0x0
		ID0_0_F_1 VALUE 0x1

IDFILTER1 ADDRESS 0x0004 RW
IDFILTER1 RESET_VALUE 0x00000000
	ID1_70_7F BIT[7] RW  
		ID1_70_7F_0 VALUE 0x0
		ID1_70_7F_1 VALUE 0x1
	ID1_60_6F BIT[6] RW  
		ID1_60_6F_0 VALUE 0x0
		ID1_60_6F_1 VALUE 0x1
	ID1_50_5F BIT[5] RW  
		ID1_50_5F_0 VALUE 0x0
		ID1_50_5F_1 VALUE 0x1
	ID1_40_4F BIT[4] RW  
		ID1_40_4F_0 VALUE 0x0
		ID1_40_4F_1 VALUE 0x1
	ID1_30_3F BIT[3] RW  
		ID1_30_3F_0 VALUE 0x0
		ID1_30_3F_1 VALUE 0x1
	ID1_20_2F BIT[2] RW  
		ID1_20_2F_0 VALUE 0x0
		ID1_20_2F_1 VALUE 0x1
	ID1_10_1F BIT[1] RW  
		ID1_10_1F_0 VALUE 0x0
		ID1_10_1F_1 VALUE 0x1
	ID1_0_F BIT[0] RW  
		ID1_0_F_0 VALUE 0x0
		ID1_0_F_1 VALUE 0x1

ITATBCTR0 ADDRESS 0x0EFC W
ITATBCTR0 RESET_VALUE 0x000000XX
	ATREADYS_W BIT[4] W  
		ATREADYS_W_0 VALUE 0x0
		ATREADYS_W_1 VALUE 0x1
	ATVALIDM1_W BIT[2] W  
		ATVALIDM1_W_0 VALUE 0x0
		ATVALIDM1_W_1 VALUE 0x1
	ATVALIDM0_W BIT[0] W  
		ATVALIDM0_W_0 VALUE 0x0
		ATVALIDM0_W_1 VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF8 R NO_CSR_TEST
ITATBCTR1 RESET_VALUE 0x0000000X
	ATVALIDS_R BIT[3] R  
		ATVALIDS_R_0 VALUE 0x0
		ATVALIDS_R_1 VALUE 0x1
	ATREADYM1_R BIT[1] R  
		ATREADYM1_R_0 VALUE 0x0
		ATREADYM1_R_1 VALUE 0x1
	ATREADYM0_R BIT[0] R  
		ATREADYM0_R_0 VALUE 0x0
		ATREADYM0_R_1 VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		INTEGRATION_MODE_0 VALUE 0x0
		INTEGRATION_MODE_1 VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIMSET_0XF VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		ACCESS_W_0XC5ACCE55 VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		LOCKTYPE_0X0 VALUE 0x0
	LOCKGRANT BIT[1] R  
		LOCKGRANT_0X0 VALUE 0x0
		LOCKGRANT_0X1 VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCKEXIST_0X0 VALUE 0x0
		LOCKEXIST_0X1 VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x00000000
	SNID BIT[7:6] R  
		SNID_0X0 VALUE 0x0
	SID BIT[5:4] R  
		SID_0X0 VALUE 0x0
	NSNID BIT[3:2] R  
		NSNID_0X0 VALUE 0x0
	NSID BIT[1:0] R  
		NSID_0X0 VALUE 0x0

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00000002
	PORTNUM BIT[3:0] R  
		PORTNUM_0X2 VALUE 0x2

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000022
	SUB_TYPE BIT[7:4] R  
		SUB_TYPE_0X2 VALUE 0x2
	MAJOR_TYPE BIT[3:0] R  
		MAJOR_TYPE_0X2 VALUE 0x2

PIDR0 ADDRESS 0x0FE0 R
PIDR0 RESET_VALUE 0x00000009
	PART_NUMBER_BITS7TO0 BIT[7:0] R  
		PART_NUMBER_BITS7TO0_0X09 VALUE 0x09

PIDR1 ADDRESS 0x0FE4 R
PIDR1 RESET_VALUE 0x000000B9
	JEP106_BITS3TO0 BIT[7:4] R  
		JEP106_BITS3TO0_0XB VALUE 0xB
	PART_NUMBER_BITS11TO8 BIT[3:0] R  
		PART_NUMBER_BITS11TO8_0X9 VALUE 0x9

PIDR2 ADDRESS 0x0FE8 R
PIDR2 RESET_VALUE 0x0000002B
	REVISION BIT[7:4] R  
		REVISION_0X2 VALUE 0x2
	JEDEC BIT[3] R  
		JEDEC_0X1 VALUE 0x1
	JEP106_BITS6TO4 BIT[2:0] R  
		JEP106_BITS6TO4_0X3 VALUE 0x3

PIDR3 ADDRESS 0x0FEC R
PIDR3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		REVAND_0X0 VALUE 0x0
	CUSTOMER_MODIFIED BIT[3:0] R  
		CUSTOMER_MODIFIED_0X0 VALUE 0x0

PIDR4 ADDRESS 0x0FD0 R
PIDR4 RESET_VALUE 0x00000004
	FOURKB_COUNT BIT[7:4] R  
		FOURKB_COUNT_0X0 VALUE 0x0
	JEP106_CONT BIT[3:0] R  
		JEP106_CONT_0X4 VALUE 0x4

PIDR5 ADDRESS 0x0FD4 RW NO_CSR_TEST
PIDR5 RESET_VALUE 0xXXXXXXXX
	PIDR5 BIT[31:0] RW  

PIDR6 ADDRESS 0x0FD8 RW NO_CSR_TEST
PIDR6 RESET_VALUE 0xXXXXXXXX
	PIDR6 BIT[31:0] RW  

PIDR7 ADDRESS 0x0FDC RW NO_CSR_TEST
PIDR7 RESET_VALUE 0xXXXXXXXX
	PIDR7 BIT[31:0] RW  

CIDR0 ADDRESS 0x0FF0 R
CIDR0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0] R  
		PREAMBLE_0X0D VALUE 0x0D

CIDR1 ADDRESS 0x0FF4 R
CIDR1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CLASS_0X9 VALUE 0x9
	PREAMBLE BIT[3:0] R  
		PREAMBLE_0X0 VALUE 0x0

CIDR2 ADDRESS 0x0FF8 R
CIDR2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0] R  
		PREAMBLE_0X05 VALUE 0x05

CIDR3 ADDRESS 0x0FFC R
CIDR3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0] R  
		PREAMBLE_0XB1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.ETR_CXTMC_R64W32D (level 4)
----------------------------------------------------------------------------------------
etr_cxtmc_r64w32d MODULE OFFSET=QDSS_SOC_DBG+0x00048000 MAX=QDSS_SOC_DBG+0x00048FFF APRE=QDSS_QDSS_ETR_ SPRE=QDSS_QDSS_ETR_

RSZ ADDRESS 0x0004 RW
RSZ RESET_VALUE 0x00000400
	RSZ_ETR BIT[30:0] RW  

STS ADDRESS 0x000C R NO_CSR_TEST
STS RESET_VALUE 0x0000000C
	MEMERR BIT[5] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	EMPTY BIT[4] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FTEMPTY BIT[3] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TMCREADY BIT[2] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGGERED BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FULL BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

RRD ADDRESS 0x0010 R NO_CSR_TEST
RRD RESET_VALUE 0xXXXXXXXX
	RRD BIT[31:0] R  

RRP ADDRESS 0x0014 RW NO_CSR_TEST
RRP RESET_VALUE 0x00000000
	RRP BIT[31:0] RW  

RWP ADDRESS 0x0018 RW NO_CSR_TEST
RWP RESET_VALUE 0x00000000
	RWP BIT[31:0] RW  

TRG ADDRESS 0x001C RW NO_CSR_TEST
TRG RESET_VALUE 0x00000000
	TRG BIT[31:0] RW  

CTL ADDRESS 0x0020 RW
CTL RESET_VALUE 0x00000000
	TRACECAPTEN BIT[0] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1

RWD ADDRESS 0x0024 W NO_CSR_TEST
RWD RESET_VALUE 0xXXXXXXXX
	RWD BIT[31:0] W  

MODE ADDRESS 0x0028 RW NO_CSR_TEST
MODE RESET_VALUE 0x00000000
	MODE BIT[1:0] RW  
		CIRCULAR_BUFFER VALUE 0x0
		SW_FIFO VALUE 0x1
		HW_FIFO VALUE 0x2
		RESERVED VALUE 0x3

LBUFLEVEL ADDRESS 0x002C R
LBUFLEVEL RESET_VALUE 0x00000000
	LBUFLEVEL BIT[30:0] R  

CBUFLEVEL ADDRESS 0x0030 R
CBUFLEVEL RESET_VALUE 0x00000000
	CBUFLEVEL BIT[30:0] R  

BUFWM ADDRESS 0x0034 RW NO_CSR_TEST
BUFWM RESET_VALUE 0x00000000
	BUFWM BIT[29:0] RW  

RRPHI ADDRESS 0x0038 RW NO_CSR_TEST
RRPHI RESET_VALUE 0x00000000
	RRPHI BIT[7:0] RW  

RWPHI ADDRESS 0x003C RW NO_CSR_TEST
RWPHI RESET_VALUE 0x00000000
	RWPHI BIT[7:0] RW  

AXICTL ADDRESS 0x0110 RW NO_CSR_TEST
AXICTL RESET_VALUE 0x00000000
	WRBURSTLEN BIT[11:8] RW  
	SCATTERGATHERMODE BIT[7] RW  
		SINGLE_BUFFER VALUE 0x0
		SCATTER_GATHER VALUE 0x1
	CACHECTRLBIT3 BIT[5] RW  
		DO_NOT_CACHE_ALLOCATE_ON_WRITES VALUE 0x0
		CACHE_ALLOCATE_ON_WRITES VALUE 0x1
	CACHECTRLBIT2 BIT[4] RW  
		DO_NOT_CACHE_ALLOCATE_ON_READS VALUE 0x0
		CACHE_ALLOCATE_ON_READS VALUE 0x1
	CACHECTRLBIT1 BIT[3] RW  
		NON_CACHEABLE VALUE 0x0
		CACHEABLE VALUE 0x1
	CACHECTRLBIT0 BIT[2] RW  
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1
	PROTCTRLBIT1 BIT[1] RW  
		SECURE_ACCESS VALUE 0x0
		NON_SECURE_ACCESS VALUE 0x1
	PROTCTRLBIT0 BIT[0] RW  
		NORMAL_ACCESS VALUE 0x0
		PRIVILEGED_ACCESS VALUE 0x1

DBALO ADDRESS 0x0118 RW NO_CSR_TEST
DBALO RESET_VALUE 0x00000000
	BUFADDRLO BIT[31:0] RW  

DBAHI ADDRESS 0x011C RW NO_CSR_TEST
DBAHI RESET_VALUE 0x00000000
	BUFADDRHI BIT[7:0] RW  

FFSR ADDRESS 0x0300 R NO_CSR_TEST
FFSR RESET_VALUE 0x00000002
	FTSTOPPED BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FLINPROG BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

FFCR ADDRESS 0x0304 RW NO_CSR_TEST
FFCR RESET_VALUE 0x00000000
	STOPONTRIGEVT BIT[13] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	STOPONFL BIT[12] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGONFL BIT[10] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGONTRIGEVT BIT[9] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGONTRIGIN BIT[8] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FLUSHMAN BIT[6] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FONTRIGEVT BIT[5] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FONFLIN BIT[4] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ENTI BIT[1] RW  
		TRIGGER_INSERTION_DISABLED VALUE 0x0
		TRIGGER_INSERTION_ENABLED VALUE 0x1
	ENFT BIT[0] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1

PSCR ADDRESS 0x0308 RW NO_CSR_TEST
PSCR RESET_VALUE 0x00000000
	PSCOUNT BIT[4:0] RW  

ITMISCOP0 ADDRESS 0x0EE0 W
ITMISCOP0 RESET_VALUE 0x00000000
	FULL BIT[1] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ACQCOMP BIT[0] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITTRFLIN ADDRESS 0x0EE8 R NO_CSR_TEST
ITTRFLIN RESET_VALUE 0x00000000
	FLUSHIN BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGIN BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBDATA0 ADDRESS 0x0EEC R NO_CSR_TEST
ITATBDATA0 RESET_VALUE 0x00000000
	ATDATASBIT63 BIT[8] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT55 BIT[7] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT47 BIT[6] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT39 BIT[5] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT31 BIT[4] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT23 BIT[3] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT15 BIT[2] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT7 BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT0 BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR2 ADDRESS 0x0EF0 W NO_CSR_TEST
ITATBCTR2 RESET_VALUE 0x00000000
	SYNCREQS BIT[2] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	AFVALIDS BIT[1] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADYS BIT[0] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF4 R NO_CSR_TEST
ITATBCTR1 RESET_VALUE 0x00000000
	ATIDS BIT[6:0] R  

ITATBCTR0 ADDRESS 0x0EF8 R NO_CSR_TEST
ITATBCTR0 RESET_VALUE 0x00000000
	ATBYTESS BIT[10:8] R  
	AFREADYS BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALIDS BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R NO_CSR_TEST
AUTHSTATUS RESET_VALUE 0x000000XX
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSNID BIT[3:2] R  
		ENUM_2_B00 VALUE 0x0
	NSID BIT[1:0] R  
		ENUM_2_B00 VALUE 0x0
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00002B40
	WBUF_DEPTH BIT[13:11] R  
		ENUM_4_ENTRIES VALUE 0x2
		ENUM_8_ENTRIES VALUE 0x3
		ENUM_16_ENTRIES VALUE 0x4
		ENUM_32_ENTRIES VALUE 0x5
	MEMWIDTH BIT[10:8] R  
		ENUM_32_BITS VALUE 0x2
		ENUM_64_BITS VALUE 0x3
		ENUM_128_BITS VALUE 0x4
		ENUM_256_BITS VALUE 0x5
	CONFIGTYPE BIT[7:6] R  
		TMC_CONFIGURED_AS_ETB_EMBEDDED_TRACE_BUFFER VALUE 0x0
		TMC_CONFIGURED_AS_ETR_EMBEDDED_TRACE_ROUTER VALUE 0x1
		TMC_CONFIGURED_AS_ETF_EMBEDDED_TRACE_FIFO VALUE 0x2
	CLKSCHEME BIT[5] R  
		TMC_RAM_SYNCHRONOUS_TO_CLK VALUE 0x0
	ATBINPORTCOUNT BIT[4:0] R  
		NO_MULTIPLEXING_PRESENT VALUE 0x00

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000021
	SUB_TYPE BIT[7:4] R  
		BUFFER VALUE 0x2
		FIFO VALUE 0x3
	MAJOR_TYPE BIT[3:0] R  
		TRACE_SINK VALUE 0x1
		TRACE_LINK VALUE 0x2

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000061
	PART_NUMBER_BITS7TO0 BIT[7:0] R  
		CORESIGHT_TMC_PART_NUMBER_7_0 VALUE 0x61

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	JEP106_BITS3TO0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
	PART_NUMBER_BITS11TO8 BIT[3:0] R  
		CORESIGHT_TMC_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000001B
	REVISION BIT[7:4] R  
		R0P1 VALUE 0x1
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	JEP106_BITS6TO4 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODS VALUE 0x0
	CUSTOMER_MODIFIED BIT[3:0] R  
		NO_MODS VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	FOURKB_COUNT BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	JEP106_CONT BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] RW  

PERIPHID6 ADDRESS 0x0FD8 RW NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] RW  

PERIPHID7 ADDRESS 0x0FDC RW NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] RW  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PREAMBLE BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.IN_FUN1_CXATBFUNNEL_128W8SP (level 4)
----------------------------------------------------------------------------------------
in_fun1_cxatbfunnel_128w8sp MODULE OFFSET=QDSS_SOC_DBG+0x00042000 MAX=QDSS_SOC_DBG+0x00042FFF APRE=QDSS_QDSS_IN_FUN1_ SPRE=QDSS_QDSS_IN_FUN1_

CTRL_REG ADDRESS 0x0000 RW
CTRL_REG RESET_VALUE 0x00000300
	HT BIT[11:8] RW  
		HT_0X0 VALUE 0x0
		HT_0X1 VALUE 0x1
		HT_0X2 VALUE 0x2
		HT_0X3 VALUE 0x3
		HT_0X4 VALUE 0x4
		HT_0X5 VALUE 0x5
		HT_0X6 VALUE 0x6
		HT_0X7 VALUE 0x7
		HT_0X8 VALUE 0x8
		HT_0X9 VALUE 0x9
		HT_0XA VALUE 0xA
		HT_0XB VALUE 0xB
		HT_0XC VALUE 0xC
		HT_0XD VALUE 0xD
		HT_0XE VALUE 0xE
	ENS7 BIT[7] RW  
		ENS7_0 VALUE 0x0
		ENS7_1 VALUE 0x1
	ENS6 BIT[6] RW  
		ENS6_0 VALUE 0x0
		ENS6_1 VALUE 0x1
	ENS5 BIT[5] RW  
		ENS5_0 VALUE 0x0
		ENS5_1 VALUE 0x1
	ENS4 BIT[4] RW  
		ENS4_0 VALUE 0x0
		ENS4_1 VALUE 0x1
	ENS3 BIT[3] RW  
		ENS3_0 VALUE 0x0
		ENS3_1 VALUE 0x1
	ENS2 BIT[2] RW  
		ENS2_0 VALUE 0x0
		ENS2_1 VALUE 0x1
	ENS1 BIT[1] RW  
		ENS1_0 VALUE 0x0
		ENS1_1 VALUE 0x1
	ENS0 BIT[0] RW  
		ENS0_0 VALUE 0x0
		ENS0_1 VALUE 0x1

PRIORITY_CTRL_REG ADDRESS 0x0004 RW NO_CSR_TEST
PRIORITY_CTRL_REG RESET_VALUE 0x00000000
	PRIPORT7 BIT[23:21] RW  
		PRIPORT7_0 VALUE 0x0
		PRIPORT7_1 VALUE 0x1
		PRIPORT7_2 VALUE 0x2
		PRIPORT7_3 VALUE 0x3
		PRIPORT7_4 VALUE 0x4
		PRIPORT7_5 VALUE 0x5
		PRIPORT7_6 VALUE 0x6
		PRIPORT7_7 VALUE 0x7
	PRIPORT6 BIT[20:18] RW  
		PRIPORT6_0 VALUE 0x0
		PRIPORT6_1 VALUE 0x1
		PRIPORT6_2 VALUE 0x2
		PRIPORT6_3 VALUE 0x3
		PRIPORT6_4 VALUE 0x4
		PRIPORT6_5 VALUE 0x5
		PRIPORT6_6 VALUE 0x6
		PRIPORT6_7 VALUE 0x7
	PRIPORT5 BIT[17:15] RW  
		PRIPORT5_0 VALUE 0x0
		PRIPORT5_1 VALUE 0x1
		PRIPORT5_2 VALUE 0x2
		PRIPORT5_3 VALUE 0x3
		PRIPORT5_4 VALUE 0x4
		PRIPORT5_5 VALUE 0x5
		PRIPORT5_6 VALUE 0x6
		PRIPORT5_7 VALUE 0x7
	PRIPORT4 BIT[14:12] RW  
		PRIPORT4_0 VALUE 0x0
		PRIPORT4_1 VALUE 0x1
		PRIPORT4_2 VALUE 0x2
		PRIPORT4_3 VALUE 0x3
		PRIPORT4_4 VALUE 0x4
		PRIPORT4_5 VALUE 0x5
		PRIPORT4_6 VALUE 0x6
		PRIPORT4_7 VALUE 0x7
	PRIPORT3 BIT[11:9] RW  
		PRIPORT3_0 VALUE 0x0
		PRIPORT3_1 VALUE 0x1
		PRIPORT3_2 VALUE 0x2
		PRIPORT3_3 VALUE 0x3
		PRIPORT3_4 VALUE 0x4
		PRIPORT3_5 VALUE 0x5
		PRIPORT3_6 VALUE 0x6
		PRIPORT3_7 VALUE 0x7
	PRIPORT2 BIT[8:6] RW  
		PRIPORT2_0 VALUE 0x0
		PRIPORT2_1 VALUE 0x1
		PRIPORT2_2 VALUE 0x2
		PRIPORT2_3 VALUE 0x3
		PRIPORT2_4 VALUE 0x4
		PRIPORT2_5 VALUE 0x5
		PRIPORT2_6 VALUE 0x6
		PRIPORT2_7 VALUE 0x7
	PRIPORT1 BIT[5:3] RW  
		PRIPORT1_0 VALUE 0x0
		PRIPORT1_1 VALUE 0x1
		PRIPORT1_2 VALUE 0x2
		PRIPORT1_3 VALUE 0x3
		PRIPORT1_4 VALUE 0x4
		PRIPORT1_5 VALUE 0x5
		PRIPORT1_6 VALUE 0x6
		PRIPORT1_7 VALUE 0x7
	PRIPORT0 BIT[2:0] RW  
		PRIPORT0_0 VALUE 0x0
		PRIPORT0_1 VALUE 0x1
		PRIPORT0_2 VALUE 0x2
		PRIPORT0_3 VALUE 0x3
		PRIPORT0_4 VALUE 0x4
		PRIPORT0_5 VALUE 0x5
		PRIPORT0_6 VALUE 0x6
		PRIPORT0_7 VALUE 0x7

ITATBDATA0 ADDRESS 0x0EEC RW NO_CSR_TEST
ITATBDATA0 RESET_VALUE 0x00000000
	ATDATA127 BIT[16] RW  
		ATDATA127_0 VALUE 0x0
		ATDATA127_1 VALUE 0x1
	ATDATA119 BIT[15] RW  
		ATDATA119_0 VALUE 0x0
		ATDATA119_1 VALUE 0x1
	ATDATA111 BIT[14] RW  
		ATDATA111_0 VALUE 0x0
		ATDATA111_1 VALUE 0x1
	ATDATA103 BIT[13] RW  
		ATDATA103_0 VALUE 0x0
		ATDATA103_1 VALUE 0x1
	ATDATA95 BIT[12] RW  
		ATDATA95_0 VALUE 0x0
		ATDATA95_1 VALUE 0x1
	ATDATA87 BIT[11] RW  
		ATDATA87_0 VALUE 0x0
		ATDATA87_1 VALUE 0x1
	ATDATA79 BIT[10] RW  
		ATDATA79_0 VALUE 0x0
		ATDATA79_1 VALUE 0x1
	ATDATA71 BIT[9] RW  
		ATDATA71_0 VALUE 0x0
		ATDATA71_1 VALUE 0x1
	ATDATA63 BIT[8] RW  
		ATDATA63_0 VALUE 0x0
		ATDATA63_1 VALUE 0x1
	ATDATA55 BIT[7] RW  
		ATDATA55_0 VALUE 0x0
		ATDATA55_1 VALUE 0x1
	ATDATA47 BIT[6] RW  
		ATDATA47_0 VALUE 0x0
		ATDATA47_1 VALUE 0x1
	ATDATA39 BIT[5] RW  
		ATDATA39_0 VALUE 0x0
		ATDATA39_1 VALUE 0x1
	ATDATA31 BIT[4] RW  
		ATDATA31_0 VALUE 0x0
		ATDATA31_1 VALUE 0x1
	ATDATAM23 BIT[3] RW  
		ATDATAM23_0 VALUE 0x0
		ATDATAM23_1 VALUE 0x1
	ATDATA15 BIT[2] RW  
		ATDATA15_0 VALUE 0x0
		ATDATA15_1 VALUE 0x1
	ATDATA7 BIT[1] RW  
		ATDATA7_0 VALUE 0x0
		ATDATA7_1 VALUE 0x1
	ATDATA0 BIT[0] RW  
		ATDATA0_0 VALUE 0x0
		ATDATA0_1 VALUE 0x1

ITATBCTR2 ADDRESS 0x0EF0 RW NO_CSR_TEST
ITATBCTR2 RESET_VALUE 0x00000000
	AFVALID BIT[1] RW  
		AFVALID_0 VALUE 0x0
		AFVALID_1 VALUE 0x1
	ATREADY BIT[0] RW  
		ATREADY_0 VALUE 0x0
		ATREADY_1 VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF4 RW NO_CSR_TEST
ITATBCTR1 RESET_VALUE 0x000000XX
	ATID BIT[6:0] RW  

ITATBCTR0 ADDRESS 0x0EF8 RW NO_CSR_TEST
ITATBCTR0 RESET_VALUE 0x00000000
	ATBYTES BIT[11:8] RW  
		ATBYTES_0 VALUE 0x0
		ATBYTES_1 VALUE 0x1
	AFREADY BIT[1] RW  
		AFREADY_0 VALUE 0x0
		AFREADY_1 VALUE 0x1
	ATVALID BIT[0] RW  
		ATVALID_0 VALUE 0x0
		ATVALID_1 VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		INTEGRATION_MODE_0 VALUE 0x0
		INTEGRATION_MODE_1 VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIMSET_0XF VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LOCKACCESS ADDRESS 0x0FB0 W
LOCKACCESS RESET_VALUE 0xXXXXXXXX
	KEY BIT[31:0] W  
		KEY_0XC5ACCE55 VALUE 0xC5ACCE55
		KEY_0XDEADBEEF VALUE 0xDEADBEEF

LOCKSTATUS ADDRESS 0x0FB4 R NO_CSR_TEST
LOCKSTATUS RESET_VALUE 0x00000003
	NTT BIT[2] R  
		NTT_0X0 VALUE 0x0
	SLK BIT[1] R  
		SLK_0X0 VALUE 0x0
		SLK_0X1 VALUE 0x1
	SLI BIT[0] R  
		SLI_0X0 VALUE 0x0
		SLI_0X1 VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x00000000
	SNID BIT[7:6] R  
		SNID_0X0 VALUE 0x0
	SID BIT[5:4] R  
		SID_0X0 VALUE 0x0
	NSNID BIT[3:2] R  
		NSNID_0X0 VALUE 0x0
	NSID BIT[1:0] R  
		NSID_0X0 VALUE 0x0

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00000038
	SCHEME BIT[7:4] R  
		SCHEME_0X3 VALUE 0x3
	PORTCOUNT BIT[3:0] R  
		PORTCOUNT_0X2 VALUE 0x2
		PORTCOUNT_0X3 VALUE 0x3
		PORTCOUNT_0X4 VALUE 0x4
		PORTCOUNT_0X5 VALUE 0x5
		PORTCOUNT_0X6 VALUE 0x6
		PORTCOUNT_0X7 VALUE 0x7
		PORTCOUNT_0X8 VALUE 0x8

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000012
	SUB_TYPE BIT[7:4] R  
		SUB_TYPE_0X1 VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		MAJOR_TYPE_0X2 VALUE 0x2

PIDR0 ADDRESS 0x0FE0 R
PIDR0 RESET_VALUE 0x00000008
	PART_NUMBER_BITS7TO0 BIT[7:0] R  
		PART_NUMBER_BITS7TO0_0X08 VALUE 0x08

PIDR1 ADDRESS 0x0FE4 R
PIDR1 RESET_VALUE 0x000000B9
	JEP106_BITS3TO0 BIT[7:4] R  
		JEP106_BITS3TO0_0XB VALUE 0xB
	PART_NUMBER_BITS11TO8 BIT[3:0] R  
		PART_NUMBER_BITS11TO8_0X9 VALUE 0x9

PIDR2 ADDRESS 0x0FE8 R
PIDR2 RESET_VALUE 0x0000003B
	REVISION BIT[7:4] R  
		REVISION_0X3 VALUE 0x3
	JEDEC BIT[3] R  
		JEDEC_0X1 VALUE 0x1
	JEP106_BITS6TO4 BIT[2:0] R  
		JEP106_BITS6TO4_0X3 VALUE 0x3

PIDR3 ADDRESS 0x0FEC R
PIDR3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		REVAND_0X0 VALUE 0x0
	CUSTOMER_MODIFIED BIT[3:0] R  
		CUSTOMER_MODIFIED_0X0 VALUE 0x0

PIDR4 ADDRESS 0x0FD0 R
PIDR4 RESET_VALUE 0x00000004
	FOURKB_COUNT BIT[7:4] R  
		FOURKB_COUNT_0X0 VALUE 0x0
	JEP106_CONT BIT[3:0] R  
		JEP106_CONT_0X4 VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0x00000000
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0x00000000
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0x00000000
	PERIPHID7 BIT[31:0] R  

CID0 ADDRESS 0x0FF0 R
CID0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0] R  
		PREAMBLE_0X0D VALUE 0x0D

CID1 ADDRESS 0x0FF4 R
CID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CLASS_0X9 VALUE 0x9
	PREAMBLE BIT[3:0] R  
		PREAMBLE_0X0 VALUE 0x0

CID2 ADDRESS 0x0FF8 R
CID2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0] R  
		PREAMBLE_0X05 VALUE 0x05

CID3 ADDRESS 0x0FFC R
CID3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0] R  
		PREAMBLE_0XB1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.MERG_FUN_CXATBFUNNEL_128W2SP (level 4)
----------------------------------------------------------------------------------------
merg_fun_cxatbfunnel_128w2sp MODULE OFFSET=QDSS_SOC_DBG+0x00045000 MAX=QDSS_SOC_DBG+0x00045FFF APRE=QDSS_QDSS_MERG_FUN_ SPRE=QDSS_QDSS_MERG_FUN_

CTRL_REG ADDRESS 0x0000 RW
CTRL_REG RESET_VALUE 0x00000300
	HT BIT[11:8] RW  
		HT_0X0 VALUE 0x0
		HT_0X1 VALUE 0x1
		HT_0X2 VALUE 0x2
		HT_0X3 VALUE 0x3
		HT_0X4 VALUE 0x4
		HT_0X5 VALUE 0x5
		HT_0X6 VALUE 0x6
		HT_0X7 VALUE 0x7
		HT_0X8 VALUE 0x8
		HT_0X9 VALUE 0x9
		HT_0XA VALUE 0xA
		HT_0XB VALUE 0xB
		HT_0XC VALUE 0xC
		HT_0XD VALUE 0xD
		HT_0XE VALUE 0xE
	ENS1 BIT[1] RW  
		ENS1_0 VALUE 0x0
		ENS1_1 VALUE 0x1
	ENS0 BIT[0] RW  
		ENS0_0 VALUE 0x0
		ENS0_1 VALUE 0x1

PRIORITY_CTRL_REG ADDRESS 0x0004 RW NO_CSR_TEST
PRIORITY_CTRL_REG RESET_VALUE 0x00000000
	PRIPORT1 BIT[5:3] RW  
		PRIPORT1_0 VALUE 0x0
		PRIPORT1_1 VALUE 0x1
		PRIPORT1_2 VALUE 0x2
		PRIPORT1_3 VALUE 0x3
		PRIPORT1_4 VALUE 0x4
		PRIPORT1_5 VALUE 0x5
		PRIPORT1_6 VALUE 0x6
		PRIPORT1_7 VALUE 0x7
	PRIPORT0 BIT[2:0] RW  
		PRIPORT0_0 VALUE 0x0
		PRIPORT0_1 VALUE 0x1
		PRIPORT0_2 VALUE 0x2
		PRIPORT0_3 VALUE 0x3
		PRIPORT0_4 VALUE 0x4
		PRIPORT0_5 VALUE 0x5
		PRIPORT0_6 VALUE 0x6
		PRIPORT0_7 VALUE 0x7

ITATBDATA0 ADDRESS 0x0EEC RW NO_CSR_TEST
ITATBDATA0 RESET_VALUE 0x00000000
	ATDATA127 BIT[16] RW  
		ATDATA127_0 VALUE 0x0
		ATDATA127_1 VALUE 0x1
	ATDATA119 BIT[15] RW  
		ATDATA119_0 VALUE 0x0
		ATDATA119_1 VALUE 0x1
	ATDATA111 BIT[14] RW  
		ATDATA111_0 VALUE 0x0
		ATDATA111_1 VALUE 0x1
	ATDATA103 BIT[13] RW  
		ATDATA103_0 VALUE 0x0
		ATDATA103_1 VALUE 0x1
	ATDATA95 BIT[12] RW  
		ATDATA95_0 VALUE 0x0
		ATDATA95_1 VALUE 0x1
	ATDATA87 BIT[11] RW  
		ATDATA87_0 VALUE 0x0
		ATDATA87_1 VALUE 0x1
	ATDATA79 BIT[10] RW  
		ATDATA79_0 VALUE 0x0
		ATDATA79_1 VALUE 0x1
	ATDATA71 BIT[9] RW  
		ATDATA71_0 VALUE 0x0
		ATDATA71_1 VALUE 0x1
	ATDATA63 BIT[8] RW  
		ATDATA63_0 VALUE 0x0
		ATDATA63_1 VALUE 0x1
	ATDATA55 BIT[7] RW  
		ATDATA55_0 VALUE 0x0
		ATDATA55_1 VALUE 0x1
	ATDATA47 BIT[6] RW  
		ATDATA47_0 VALUE 0x0
		ATDATA47_1 VALUE 0x1
	ATDATA39 BIT[5] RW  
		ATDATA39_0 VALUE 0x0
		ATDATA39_1 VALUE 0x1
	ATDATA31 BIT[4] RW  
		ATDATA31_0 VALUE 0x0
		ATDATA31_1 VALUE 0x1
	ATDATAM23 BIT[3] RW  
		ATDATAM23_0 VALUE 0x0
		ATDATAM23_1 VALUE 0x1
	ATDATA15 BIT[2] RW  
		ATDATA15_0 VALUE 0x0
		ATDATA15_1 VALUE 0x1
	ATDATA7 BIT[1] RW  
		ATDATA7_0 VALUE 0x0
		ATDATA7_1 VALUE 0x1
	ATDATA0 BIT[0] RW  
		ATDATA0_0 VALUE 0x0
		ATDATA0_1 VALUE 0x1

ITATBCTR2 ADDRESS 0x0EF0 RW NO_CSR_TEST
ITATBCTR2 RESET_VALUE 0x00000000
	AFVALID BIT[1] RW  
		AFVALID_0 VALUE 0x0
		AFVALID_1 VALUE 0x1
	ATREADY BIT[0] RW  
		ATREADY_0 VALUE 0x0
		ATREADY_1 VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF4 RW NO_CSR_TEST
ITATBCTR1 RESET_VALUE 0x000000XX
	ATID BIT[6:0] RW  

ITATBCTR0 ADDRESS 0x0EF8 RW NO_CSR_TEST
ITATBCTR0 RESET_VALUE 0x00000000
	ATBYTES BIT[11:8] RW  
		ATBYTES_0 VALUE 0x0
		ATBYTES_1 VALUE 0x1
	AFREADY BIT[1] RW  
		AFREADY_0 VALUE 0x0
		AFREADY_1 VALUE 0x1
	ATVALID BIT[0] RW  
		ATVALID_0 VALUE 0x0
		ATVALID_1 VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		INTEGRATION_MODE_0 VALUE 0x0
		INTEGRATION_MODE_1 VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIMSET_0XF VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LOCKACCESS ADDRESS 0x0FB0 W
LOCKACCESS RESET_VALUE 0xXXXXXXXX
	KEY BIT[31:0] W  
		KEY_0XC5ACCE55 VALUE 0xC5ACCE55
		KEY_0XDEADBEEF VALUE 0xDEADBEEF

LOCKSTATUS ADDRESS 0x0FB4 R NO_CSR_TEST
LOCKSTATUS RESET_VALUE 0x00000003
	NTT BIT[2] R  
		NTT_0X0 VALUE 0x0
	SLK BIT[1] R  
		SLK_0X0 VALUE 0x0
		SLK_0X1 VALUE 0x1
	SLI BIT[0] R  
		SLI_0X0 VALUE 0x0
		SLI_0X1 VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x00000000
	SNID BIT[7:6] R  
		SNID_0X0 VALUE 0x0
	SID BIT[5:4] R  
		SID_0X0 VALUE 0x0
	NSNID BIT[3:2] R  
		NSNID_0X0 VALUE 0x0
	NSID BIT[1:0] R  
		NSID_0X0 VALUE 0x0

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00000032
	SCHEME BIT[7:4] R  
		SCHEME_0X3 VALUE 0x3
	PORTCOUNT BIT[3:0] R  
		PORTCOUNT_0X2 VALUE 0x2
		PORTCOUNT_0X3 VALUE 0x3
		PORTCOUNT_0X4 VALUE 0x4
		PORTCOUNT_0X5 VALUE 0x5
		PORTCOUNT_0X6 VALUE 0x6
		PORTCOUNT_0X7 VALUE 0x7
		PORTCOUNT_0X8 VALUE 0x8

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000012
	SUB_TYPE BIT[7:4] R  
		SUB_TYPE_0X1 VALUE 0x1
	MAJOR_TYPE BIT[3:0] R  
		MAJOR_TYPE_0X2 VALUE 0x2

PIDR0 ADDRESS 0x0FE0 R
PIDR0 RESET_VALUE 0x00000008
	PART_NUMBER_BITS7TO0 BIT[7:0] R  
		PART_NUMBER_BITS7TO0_0X08 VALUE 0x08

PIDR1 ADDRESS 0x0FE4 R
PIDR1 RESET_VALUE 0x000000B9
	JEP106_BITS3TO0 BIT[7:4] R  
		JEP106_BITS3TO0_0XB VALUE 0xB
	PART_NUMBER_BITS11TO8 BIT[3:0] R  
		PART_NUMBER_BITS11TO8_0X9 VALUE 0x9

PIDR2 ADDRESS 0x0FE8 R
PIDR2 RESET_VALUE 0x0000003B
	REVISION BIT[7:4] R  
		REVISION_0X3 VALUE 0x3
	JEDEC BIT[3] R  
		JEDEC_0X1 VALUE 0x1
	JEP106_BITS6TO4 BIT[2:0] R  
		JEP106_BITS6TO4_0X3 VALUE 0x3

PIDR3 ADDRESS 0x0FEC R
PIDR3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		REVAND_0X0 VALUE 0x0
	CUSTOMER_MODIFIED BIT[3:0] R  
		CUSTOMER_MODIFIED_0X0 VALUE 0x0

PIDR4 ADDRESS 0x0FD0 R
PIDR4 RESET_VALUE 0x00000004
	FOURKB_COUNT BIT[7:4] R  
		FOURKB_COUNT_0X0 VALUE 0x0
	JEP106_CONT BIT[3:0] R  
		JEP106_CONT_0X4 VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 R NO_CSR_TEST
PERIPHID5 RESET_VALUE 0x00000000
	PERIPHID5 BIT[31:0] R  

PERIPHID6 ADDRESS 0x0FD8 R NO_CSR_TEST
PERIPHID6 RESET_VALUE 0x00000000
	PERIPHID6 BIT[31:0] R  

PERIPHID7 ADDRESS 0x0FDC R NO_CSR_TEST
PERIPHID7 RESET_VALUE 0x00000000
	PERIPHID7 BIT[31:0] R  

CID0 ADDRESS 0x0FF0 R
CID0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0] R  
		PREAMBLE_0X0D VALUE 0x0D

CID1 ADDRESS 0x0FF4 R
CID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CLASS_0X9 VALUE 0x9
	PREAMBLE BIT[3:0] R  
		PREAMBLE_0X0 VALUE 0x0

CID2 ADDRESS 0x0FF8 R
CID2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0] R  
		PREAMBLE_0X05 VALUE 0x05

CID3 ADDRESS 0x0FFC R
CID3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0] R  
		PREAMBLE_0XB1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.ETFETB_CXTMC_F128W4K (level 4)
----------------------------------------------------------------------------------------
etfetb_cxtmc_f128w4k MODULE OFFSET=QDSS_SOC_DBG+0x00047000 MAX=QDSS_SOC_DBG+0x00047FFF APRE=QDSS_QDSS_ETFETB_ SPRE=QDSS_QDSS_ETFETB_

RSZ ADDRESS 0x0004 R
RSZ RESET_VALUE 0x00000400
	RSZ BIT[30:0] R  

STS ADDRESS 0x000C R NO_CSR_TEST
STS RESET_VALUE 0x0000000C
	EMPTY BIT[4] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FTEMPTY BIT[3] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TMCREADY BIT[2] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGGERED BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FULL BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

RRD ADDRESS 0x0010 R NO_CSR_TEST
RRD RESET_VALUE 0xXXXXXXXX
	RRD BIT[31:0] R  

RRP ADDRESS 0x0014 RW NO_CSR_TEST
RRP RESET_VALUE 0x00000000
	RRP BIT[11:0] RW  

RWP ADDRESS 0x0018 RW NO_CSR_TEST
RWP RESET_VALUE 0x00000000
	RWP BIT[11:0] RW  

TRG ADDRESS 0x001C RW NO_CSR_TEST
TRG RESET_VALUE 0x00000000
	TRG BIT[9:0] RW  

CTL ADDRESS 0x0020 RW
CTL RESET_VALUE 0x00000000
	TRACECAPTEN BIT[0] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1

RWD ADDRESS 0x0024 W
RWD RESET_VALUE 0xXXXXXXXX
	RWD BIT[31:0] W  

MODE ADDRESS 0x0028 RW NO_CSR_TEST
MODE RESET_VALUE 0x00000000
	MODE BIT[1:0] RW  
		CIRCULAR_BUFFER VALUE 0x0
		SW_FIFO VALUE 0x1
		HW_FIFO VALUE 0x2
		RESERVED VALUE 0x3

LBUFLEVEL ADDRESS 0x002C R
LBUFLEVEL RESET_VALUE 0x00000000
	LBUFLEVEL BIT[10:0] R  

CBUFLEVEL ADDRESS 0x0030 R
CBUFLEVEL RESET_VALUE 0x00000000
	CBUFLEVEL BIT[10:0] R  

BUFWM ADDRESS 0x0034 RW NO_CSR_TEST
BUFWM RESET_VALUE 0x00000000
	BUFWM BIT[9:0] RW  

FFSR ADDRESS 0x0300 R NO_CSR_TEST
FFSR RESET_VALUE 0x00000002
	FTSTOPPED BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FLINPROG BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

FFCR ADDRESS 0x0304 RW NO_CSR_TEST
FFCR RESET_VALUE 0x00000000
	DRAINBUFFER BIT[14] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	STOPONTRIGEVT BIT[13] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	STOPONFL BIT[12] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGONFL BIT[10] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGONTRIGEVT BIT[9] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGONTRIGIN BIT[8] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FLUSHMAN BIT[6] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FONTRIGEVT BIT[5] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FONFLIN BIT[4] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ENTI BIT[1] RW  
		TRIGGER_INSERTION_DISABLED VALUE 0x0
		TRIGGER_INSERTION_ENABLED VALUE 0x1
	ENFT BIT[0] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1

PSCR ADDRESS 0x0308 RW NO_CSR_TEST
PSCR RESET_VALUE 0x00000000
	PSCOUNT BIT[4:0] RW  

ITATBMDATA0 ADDRESS 0x0ED0 W
ITATBMDATA0 RESET_VALUE 0x00000000
	ATDATAMBIT127 BIT[16] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT119 BIT[15] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT111 BIT[14] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT103 BIT[13] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT95 BIT[12] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT87 BIT[11] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT79 BIT[10] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT71 BIT[9] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT63 BIT[8] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT55 BIT[7] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT47 BIT[6] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT39 BIT[5] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT31 BIT[4] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT23 BIT[3] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT15 BIT[2] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT7 BIT[1] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT0 BIT[0] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBMCTR2 ADDRESS 0x0ED4 R NO_CSR_TEST
ITATBMCTR2 RESET_VALUE 0x00000001
	SYNCREQM BIT[2] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	AFVALIDM BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADYM BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBMCTR1 ADDRESS 0x0ED8 W
ITATBMCTR1 RESET_VALUE 0x00000000
	ATIDM BIT[6:0] W  

ITATBMCTR0 ADDRESS 0x0EDC W
ITATBMCTR0 RESET_VALUE 0x00000000
	ATBYTESM BIT[11:8] W  
	AFREADYM BIT[1] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALIDM BIT[0] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITMISCOP0 ADDRESS 0x0EE0 W
ITMISCOP0 RESET_VALUE 0x00000000
	FULL BIT[1] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ACQCOMP BIT[0] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITTRFLIN ADDRESS 0x0EE8 R NO_CSR_TEST
ITTRFLIN RESET_VALUE 0x00000000
	FLUSHIN BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGIN BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBDATA0 ADDRESS 0x0EEC R
ITATBDATA0 RESET_VALUE 0x00000000
	ATDATASBIT127 BIT[16] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT119 BIT[15] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT111 BIT[14] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT103 BIT[13] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT95 BIT[12] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT87 BIT[11] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT79 BIT[10] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT71 BIT[9] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT63 BIT[8] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT55 BIT[7] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT47 BIT[6] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT39 BIT[5] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT31 BIT[4] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT23 BIT[3] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT15 BIT[2] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT7 BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT0 BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR2 ADDRESS 0x0EF0 W
ITATBCTR2 RESET_VALUE 0x00000000
	SYNCREQS BIT[2] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	AFVALIDS BIT[1] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADYS BIT[0] W  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF4 R
ITATBCTR1 RESET_VALUE 0x00000000
	ATIDS BIT[6:0] R  

ITATBCTR0 ADDRESS 0x0EF8 R
ITATBCTR0 RESET_VALUE 0x00000000
	ATBYTESS BIT[11:8] R  
	AFREADYS BIT[1] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALIDS BIT[0] R  
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW NO_CSR_TEST
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0] RW  
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW NO_CSR_TEST
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET BIT[3:0] RW  
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW NO_CSR_TEST
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR BIT[3:0] RW  

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0] W  
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R NO_CSR_TEST
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2] R  
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1] R  
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0] R  
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x00000000
	SNID BIT[7:6] R  
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4] R  
		ENUM_2_B00 VALUE 0x0
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSNID BIT[3:2] R  
		ENUM_2_B00 VALUE 0x0
	NSID BIT[1:0] R  
		ENUM_2_B00 VALUE 0x0
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00000580
	MEMWIDTH BIT[10:8] R  
		ENUM_32_BITS VALUE 0x2
		ENUM_64_BITS VALUE 0x3
		ENUM_128_BITS VALUE 0x4
		ENUM_256_BITS VALUE 0x5
	CONFIGTYPE BIT[7:6] R  
		TMC_CONFIGURED_AS_ETB_EMBEDDED_TRACE_BUFFER VALUE 0x0
		TMC_CONFIGURED_AS_ETR_EMBEDDED_TRACE_ROUTER VALUE 0x1
		TMC_CONFIGURED_AS_ETF_EMBEDDED_TRACE_FIFO VALUE 0x2
	CLKSCHEME BIT[5] R  
		TMC_RAM_SYNCHRONOUS_TO_CLK VALUE 0x0
	ATBINPORTCOUNT BIT[4:0] R  
		NO_MULTIPLEXING_PRESENT VALUE 0x00

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000032
	SUB_TYPE BIT[7:4] R  
		BUFFER VALUE 0x2
		FIFO VALUE 0x3
	MAJOR_TYPE BIT[3:0] R  
		TRACE_SINK VALUE 0x1
		TRACE_LINK VALUE 0x2

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000061
	PART_NUMBER_BITS7TO0 BIT[7:0] R  
		CORESIGHT_TMC_PART_NUMBER_7_0 VALUE 0x61

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	JEP106_BITS3TO0 BIT[7:4] R  
		ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
	PART_NUMBER_BITS11TO8 BIT[3:0] R  
		CORESIGHT_TMC_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000001B
	REVISION BIT[7:4] R  
		R0P1 VALUE 0x1
	JEDEC BIT[3] R  
		JEDEC_IDENTITY VALUE 0x1
	JEP106_BITS6TO4 BIT[2:0] R  
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4] R  
		NO_MODS VALUE 0x0
	CUSTOMER_MODIFIED BIT[3:0] R  
		NO_MODS VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	FOURKB_COUNT BIT[7:4] R  
		ENUM_4KB VALUE 0x0
	JEP106_CONT BIT[3:0] R  
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW NO_CSR_TEST
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0] RW  

PERIPHID6 ADDRESS 0x0FD8 RW NO_CSR_TEST
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0] RW  

PERIPHID7 ADDRESS 0x0FDC RW NO_CSR_TEST
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0] RW  

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0] R  
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4] R  
		CORESIGHT_COMPONENT VALUE 0x9
	PREAMBLE BIT[3:0] R  
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0] R  
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0] R  
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.VMIDETR_VMIDMT_IDX_2_SSD1 (level 4)
----------------------------------------------------------------------------------------
vmidetr_vmidmt_idx_2_ssd1 MODULE OFFSET=QDSS_SOC_DBG+0x00049000 MAX=QDSS_SOC_DBG+0x00049FFF APRE=QDSS_QDSS_VMIDETR_ SPRE=QDSS_QDSS_VMIDETR_

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28] RW  
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_SCR1 ADDRESS 0x0004 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000300
	GASRAE BIT[24] RW  
	NSNUMSMRGO BIT[9:8] RW  

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x80000202
	SES BIT[31] R  
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00001100
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0000001F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0] R  

VMIDMT_SGFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	SSDINDEX BIT[16] R  
	STREAMINDEX BIT[0] R  

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x00000202
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00000000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0000001F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_GFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	SSDINDEX BIT[16] R  
	STREAMINDEX BIT[0] R  

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_VMIDMTACR ADDRESS 0x009C RW NO_CSR_TEST
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_NSCR0 ADDRESS 0x0400 RW NO_CSR_TEST
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_NSCR2 ADDRESS 0x0408 RW NO_CSR_TEST
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_NSACR ADDRESS 0x0410 RW NO_CSR_TEST
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_NSGFAR0 ADDRESS 0x0440 R NO_CSR_TEST
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_NSGFSR ADDRESS 0x0448 RW NO_CSR_TEST
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW NO_CSR_TEST
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R NO_CSR_TEST
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R NO_CSR_TEST
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	SSDINDEX BIT[16] R  
	STREAMINDEX BIT[0] R  

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R NO_CSR_TEST
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW NO_CSR_TEST
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x00000003
	RWE BIT[1:0] RW  

VMIDMT_S2VRn(n):(0)-(1) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28] RW  
	WACFG BIT[23:22] RW  
	RACFG BIT[21:20] RW  
	NSCFG BIT[19:18] RW  
	TYPE BIT[17:16] R  
	MEMATTR BIT[14:12] RW  
	MTCFG BIT[11] RW  
	SHCFG BIT[9:8] RW  
	VMID BIT[4:0] RW  

VMIDMT_AS2VRn(n):(0)-(1) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30] RW  
	RCISH BIT[29] RW  
	RCOSH BIT[28] RW  
	REQPRIORITYCFG BIT[4] RW  
	REQPRIORITY BIT[1:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.NDPBAM_BAM_NDP_TOP_AUTO_SCALE_V2_0 (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.NDPBAM_BAM_NDP_TOP_AUTO_SCALE_V2_0' does not directly contain any register.
----------------------------------------------------------------------------------------

ndpbam_bam_ndp_top_auto_scale_v2_0 MODULE OFFSET=QDSS_SOC_DBG+0x00060000 MAX=QDSS_SOC_DBG+0x00078FFF APRE=QDSS_QDSS_NDPBAM_ SPRE=QDSS_QDSS_NDPBAM_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_APB.NDPBAM_BAM_NDP_TOP_AUTO_SCALE_V2_0.BAM (level 5)
----------------------------------------------------------------------------------------
bam MODULE OFFSET=QDSS_SOC_DBG+0x00064000 MAX=QDSS_SOC_DBG+0x00078FFF APRE=QDSS_QDSS_NDPBAM_ SPRE=QDSS_QDSS_NDPBAM_

BAM_CTRL ADDRESS 0x0000 RW NO_CSR_TEST
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20] RW  
	CACHE_MISS_ERR_RESP_EN BIT[19] RW  
	LOCAL_CLK_GATING BIT[18:17] RW  
	IBC_DISABLE BIT[16] RW  
	BAM_CACHED_DESC_STORE BIT[15] RW  
	BAM_DESC_CACHE_SEL BIT[14:13] RW  
	BAM_TESTBUS_SEL BIT[11:5] RW  
	BAM_EN_ACCUM BIT[4] RW  
	BAM_EN BIT[1] RW  
	BAM_SW_RST BIT[0] RW  

BAM_TIMER ADDRESS 0x0040 R NO_CSR_TEST
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0] R  

BAM_TIMER_CTRL ADDRESS 0x0044 RW NO_CSR_TEST
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31] RW  
	TIMER_RUN BIT[30] RW  
	TIMER_MODE BIT[29] RW  
	TIMER_TRSHLD BIT[15:0] RW  

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0] RW  

BAM_IRQ_STTS ADDRESS 0x0014 R NO_CSR_TEST
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4] R  
	BAM_EMPTY_IRQ BIT[3] R  
	BAM_ERROR_IRQ BIT[2] R  
	BAM_HRESP_ERR_IRQ BIT[1] R  

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4] W  
	BAM_EMPTY_CLR BIT[3] W  
	BAM_ERROR_CLR BIT[2] W  
	BAM_HRESP_ERR_CLR BIT[1] W  

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4] RW  
	BAM_EMPTY_EN BIT[3] RW  
	BAM_ERROR_EN BIT[2] RW  
	BAM_HRESP_ERR_EN BIT[1] RW  

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31] RW  
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30] RW   NO_CSR_TEST
	MULTIPLE_EVENTS_SIZE_EN BIT[29] RW   NO_CSR_TEST
	BAM_ZLT_W_CD_SUPPORT BIT[28] RW   NO_CSR_TEST
	BAM_CD_ENABLE BIT[27] RW   NO_CSR_TEST
	BAM_AU_ACCUMED BIT[26] RW  
	BAM_PSM_P_HD_DATA BIT[25] RW  
	BAM_REG_P_EN BIT[24] RW  
	BAM_WB_DSC_AVL_P_RST BIT[23] RW  
	BAM_WB_RETR_SVPNT BIT[22] RW  
	BAM_WB_CSW_ACK_IDL BIT[21] RW  
	BAM_WB_BLK_CSW BIT[20] RW  
	BAM_WB_P_RES BIT[19] RW  
	BAM_SI_P_RES BIT[18] RW  
	BAM_AU_P_RES BIT[17] RW  
	BAM_PSM_P_RES BIT[16] RW  
	BAM_PSM_CSW_REQ BIT[15] RW  
	BAM_SB_CLK_REQ BIT[14] RW  
	BAM_IBC_DISABLE BIT[13] RW  
	BAM_NO_EXT_P_RST BIT[12] RW  
	BAM_FULL_PIPE BIT[11] RW  
	BAM_ADML_SYNC_BRIDGE BIT[3] RW   NO_CSR_TEST
	BAM_PIPE_CNFG BIT[2] RW  
	BAM_ADML_DEEP_CONS_FIFO BIT[1] RW   NO_CSR_TEST
	BAM_ADML_INCR4_EN_N BIT[0] RW   NO_CSR_TEST

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x0000000F
	SUP_GRP_LOCKER_RST_SUPPORT BIT[3] RW  
	ACTIVE_PIPE_RST_SUPPORT BIT[2] RW  
	NO_SW_OFFSET_REVERT_BACK BIT[1] RW  
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0] RW  

BAM_REVISION ADDRESS 0x1000 R NO_CSR_TEST
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24] R  
	CMD_DESC_EN BIT[23] R  
	DESC_CACHE_DEPTH BIT[22:21] R  
	NUM_INACTIV_TMRS BIT[20] R  
	INACTIV_TMRS_EXST BIT[19] R  
	HIGH_FREQUENCY_BAM BIT[18] R  
	BAM_HAS_NO_BYPASS BIT[17] R  
	SECURED BIT[16] R  
	USE_VMIDMT BIT[15] R  
	AXI_ACTIVE BIT[14] R  
	CE_BUFFER_SIZE BIT[13:12] R  
	NUM_EES BIT[11:8] R  
	REVISION BIT[7:0] R  

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070004
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

BAM_NUM_PIPES ADDRESS 0x1008 R NO_CSR_TEST
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24] R  
	PERIPH_NON_PIPE_GRP BIT[23:16] R  
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14] R  
	BAM_NUM_PIPES BIT[7:0] R  

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21] RW   NO_CSR_TEST
	SW_EVENTS_SEL BIT[20:19] RW   NO_CSR_TEST
	BAM_DATA_ERASE BIT[18] RW   NO_CSR_TEST
	BAM_DATA_FLUSH BIT[17] RW   NO_CSR_TEST
	BAM_CLK_ALWAYS_ON BIT[16] RW  
	BAM_TESTBUS_SEL BIT[6:0] RW  

BAM_TEST_BUS_REG ADDRESS 0x1014 R NO_CSR_TEST
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0] R  

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x07800000
	BAM_CONFIG_IDLE BIT[26] R  
	BAM_RB_IDLE BIT[25] R  
	BAM_OPB_IDLE BIT[24] R  
	BAM_IDLE BIT[23] R  
	BAM_ERR_HVMID BIT[22:18] R  
	BAM_ERR_DIRECT_MODE BIT[17] R  
	BAM_ERR_HCID BIT[16:12] R  
	BAM_ERR_HPROT BIT[11:8] R  
	BAM_ERR_HBURST BIT[7:5] R  
	BAM_ERR_HSIZE BIT[4:3] R  
	BAM_ERR_HWRITE BIT[2] R  
	BAM_ERR_HTRANS BIT[1:0] R  

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0] R  

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0] R  

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0] R  

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0] R  

BAM_TRUST_REG ADDRESS 0x2000 RW NO_CSR_TEST
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13] RW  
	BAM_VMID BIT[12:8] RW  
	BAM_RST_BLOCK BIT[7] RW  
	BAM_EE BIT[2:0] RW  

BAM_P_TRUST_REGn(n):(0)-(1) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW NO_CSR_TEST
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8] RW  
	BAM_P_SUP_GROUP BIT[7:3] RW  
	BAM_P_EE BIT[2:0] RW  

BAM_IRQ_SRCS_EEn(n):(0)-(3) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31] R  
	P_IRQ BIT[30:0] R  

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(3) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW NO_CSR_TEST
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31] RW  
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0] RW  
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(3) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31] R  
	P_IRQ_UNMASKED BIT[30:0] R  

BAM_PIPE_ATTR_EEn(n):(0)-(3) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R NO_CSR_TEST
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31] R  
	P_ATTR BIT[30:0] R  

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31] R  
	P_IRQ BIT[30:0] R  

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW NO_CSR_TEST
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31] RW  
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0] RW  
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31] R  
	P_IRQ_UNMASKED BIT[30:0] R  

BAM_P_CTRLn(n):(0)-(1) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16] RW  
	P_WRITE_NWD BIT[11] RW   NO_CSR_TEST
	P_PREFETCH_LIMIT BIT[10:9] RW   NO_CSR_TEST
	P_AUTO_EOB_SEL BIT[8:7] RW   NO_CSR_TEST
	P_AUTO_EOB BIT[6] RW   NO_CSR_TEST
	P_SYS_MODE BIT[5] RW  
	P_SYS_STRM BIT[4] RW  
	P_DIRECTION BIT[3] RW  
	P_EN BIT[1] RW   NO_CSR_TEST

BAM_P_RSTn(n):(0)-(1) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W NO_CSR_TEST
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0] W  

BAM_P_HALTn(n):(0)-(1) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4] RW  
	P_PIPE_EMPTY BIT[3] R   NO_CSR_TEST
	P_LAST_DESC_ZLT BIT[2] R   NO_CSR_TEST
	P_PROD_HALTED BIT[1] RW  
	P_HALT BIT[0] RW  

BAM_P_IRQ_STTSn(n):(0)-(1) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R NO_CSR_TEST
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7] R  
	P_PIPE_RST_ERROR_IRQ BIT[6] R  
	P_TRNSFR_END_IRQ BIT[5] R  
	P_ERR_IRQ BIT[4] R  
	P_OUT_OF_DESC_IRQ BIT[3] R  
	P_WAKE_IRQ BIT[2] R  
	P_TIMER_IRQ BIT[1] R  
	P_PRCSD_DESC_IRQ BIT[0] R  

BAM_P_IRQ_CLRn(n):(0)-(1) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7] W  
	P_PIPE_RST_ERROR_CLR BIT[6] W  
	P_TRNSFR_END_CLR BIT[5] W  
	P_ERR_CLR BIT[4] W  
	P_OUT_OF_DESC_CLR BIT[3] W  
	P_WAKE_CLR BIT[2] W  
	P_TIMER_CLR BIT[1] W  
	P_PRCSD_DESC_CLR BIT[0] W  

BAM_P_IRQ_ENn(n):(0)-(1) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7] RW  
	P_PIPE_RST_ERROR_EN BIT[6] RW  
	P_TRNSFR_END_EN BIT[5] RW  
	P_ERR_EN BIT[4] RW  
	P_OUT_OF_DESC_EN BIT[3] RW  
	P_WAKE_EN BIT[2] RW  
	P_TIMER_EN BIT[1] RW  
	P_PRCSD_DESC_EN BIT[0] RW  

BAM_P_TIMERn(n):(0)-(1) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R NO_CSR_TEST
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0] R  

BAM_P_TIMER_CTRLn(n):(0)-(1) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW NO_CSR_TEST
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31] RW  
	P_TIMER_RUN BIT[30] RW  
	P_TIMER_MODE BIT[29] RW  
	P_TIMER_TRSHLD BIT[15:0] RW  

BAM_P_PRDCR_SDBNDn(n):(0)-(1) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R NO_CSR_TEST
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24] R  
	BAM_P_TOGGLE BIT[20] R  
	BAM_P_CTRL BIT[19:16] R  
	BAM_P_BYTES_FREE BIT[15:0] R  

BAM_P_CNSMR_SDBNDn(n):(0)-(1) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R NO_CSR_TEST
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30] R  
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28] R  
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27] R  
	BAM_P_SB_UPDATED BIT[26] R  
	BAM_P_NWD_TOGGLE BIT[25] R  
	BAM_P_NWD_TOGGLE_R BIT[24] R  
	BAM_P_WAIT_4_ACK BIT[23] R  
	BAM_P_ACK_TOGGLE BIT[22] R  
	BAM_P_ACK_TOGGLE_R BIT[21] R  
	BAM_P_TOGGLE BIT[20] R  
	BAM_P_CTRL BIT[19:16] R  
	BAM_P_BYTES_AVAIL BIT[15:0] R  

BAM_P_SW_OFSTSn(n):(0)-(1) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW NO_CSR_TEST
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16] RW  
	SW_DESC_OFST BIT[15:0] RW  

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(1) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW NO_CSR_TEST
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16] RW  
	AU_ACKED BIT[15:0] RW  

BAM_P_PSM_CNTXT_2_n(n):(0)-(1) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31] RW  
	PSM_DESC_IRQ BIT[30] RW  
	PSM_DESC_IRQ_DONE BIT[29] RW  
	PSM_GENERAL_BITS BIT[28:25] RW  
	PSM_CONS_STATE BIT[24:22] RW  
	PSM_PROD_SYS_STATE BIT[21:19] RW  
	PSM_PROD_B2B_STATE BIT[18:16] RW  
	PSM_DESC_SIZE BIT[15:0] RW  

BAM_P_PSM_CNTXT_3_n(n):(0)-(1) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0] RW  

BAM_P_PSM_CNTXT_4_n(n):(0)-(1) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16] RW  
	PSM_SAVED_ACCUMED_SIZE BIT[15:0] RW  

BAM_P_PSM_CNTXT_5_n(n):(0)-(1) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16] RW  
	PSM_OFST_IN_DESC BIT[15:0] RW  

BAM_P_EVNT_REGn(n):(0)-(1) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW NO_CSR_TEST
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16] RW  
	P_DESC_FIFO_PEER_OFST BIT[15:0] RW  

BAM_P_DESC_FIFO_ADDRn(n):(0)-(1) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0] RW  

BAM_P_FIFO_SIZESn(n):(0)-(1) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16] RW  
	P_DESC_FIFO_SIZE BIT[15:0] RW  

BAM_P_DATA_FIFO_ADDRn(n):(0)-(1) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0] RW  

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(1) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0] RW  

BAM_P_EVNT_DEST_ADDRn(n):(0)-(1) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0] RW  

BAM_P_DF_CNTXT_n(n):(0)-(1) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW NO_CSR_TEST
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16] RW  
	DF_DESC_OFST BIT[15:0] RW  

BAM_P_RETR_CNTXT_n(n):(0)-(1) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW NO_CSR_TEST
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16] RW  
	RETR_OFST_IN_DESC BIT[15:0] RW  

BAM_P_SI_CNTXT_n(n):(0)-(1) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW NO_CSR_TEST
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0] RW  

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(1) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0] RW  

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(1) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0] RW  

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(1) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0] RW  

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(1) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0] RW  

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(1) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0] RW  

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(1) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0] RW  

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(1) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0] RW  

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(1) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_AHB (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_AHB' does not directly contain any register.
----------------------------------------------------------------------------------------

qdss_ahb MODULE OFFSET=QDSS_SOC_DBG+0x00080000 MAX=QDSS_SOC_DBG+0x00088FFF APRE=QDSS_QDSS_ SPRE=QDSS_QDSS_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_AHB.VMIDDAP_VMIDMT_IDX_2_SSD1 (level 4)
----------------------------------------------------------------------------------------
vmiddap_vmidmt_idx_2_ssd1 MODULE OFFSET=QDSS_SOC_DBG+0x00088000 MAX=QDSS_SOC_DBG+0x00088FFF APRE=QDSS_QDSS_VMIDDAP_ SPRE=QDSS_QDSS_VMIDDAP_

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28] RW  
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_SCR1 ADDRESS 0x0004 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000300
	GASRAE BIT[24] RW  
	NSNUMSMRGO BIT[9:8] RW  

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x80000202
	SES BIT[31] R  
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00001100
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0000001F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0] R  

VMIDMT_SGFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	SSDINDEX BIT[16] R  
	STREAMINDEX BIT[0] R  

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x00000202
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00000000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0000001F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_GFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	SSDINDEX BIT[16] R  
	STREAMINDEX BIT[0] R  

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_VMIDMTACR ADDRESS 0x009C RW NO_CSR_TEST
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_NSCR0 ADDRESS 0x0400 RW NO_CSR_TEST
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_NSCR2 ADDRESS 0x0408 RW NO_CSR_TEST
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_NSACR ADDRESS 0x0410 RW NO_CSR_TEST
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_NSGFAR0 ADDRESS 0x0440 R NO_CSR_TEST
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_NSGFSR ADDRESS 0x0448 RW NO_CSR_TEST
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW NO_CSR_TEST
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R NO_CSR_TEST
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R NO_CSR_TEST
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	SSDINDEX BIT[16] R  
	STREAMINDEX BIT[0] R  

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R NO_CSR_TEST
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW NO_CSR_TEST
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x00000003
	RWE BIT[1:0] RW  

VMIDMT_S2VRn(n):(0)-(1) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28] RW  
	WACFG BIT[23:22] RW  
	RACFG BIT[21:20] RW  
	NSCFG BIT[19:18] RW  
	TYPE BIT[17:16] R  
	MEMATTR BIT[14:12] RW  
	MTCFG BIT[11] RW  
	SHCFG BIT[9:8] RW  
	VMID BIT[4:0] RW  

VMIDMT_AS2VRn(n):(0)-(1) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30] RW  
	RCISH BIT[29] RW  
	RCOSH BIT[28] RW  
	REQPRIORITYCFG BIT[4] RW  
	REQPRIORITY BIT[1:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_AHB.SPDM_SPDM_WRAPPER_TOP (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_AHB.SPDM_SPDM_WRAPPER_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

spdm_spdm_wrapper_top MODULE OFFSET=QDSS_SOC_DBG+0x00080000 MAX=QDSS_SOC_DBG+0x00087FFF APRE=QDSS_QDSS_SPDM_ SPRE=QDSS_QDSS_SPDM_

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_AHB.SPDM_SPDM_WRAPPER_TOP.SPDM_SPDM_CREG (level 5)
----------------------------------------------------------------------------------------
spdm_spdm_creg MODULE OFFSET=QDSS_SOC_DBG+0x00080000 MAX=QDSS_SOC_DBG+0x0008011F APRE=QDSS_QDSS_SPDM_SPDM_ SPRE=QDSS_QDSS_SPDM_SPDM_

CREG_CFG0 ADDRESS 0x0000 RW
CREG_CFG0 RESET_VALUE 0x00000000
	OFFLINE_CGC BIT[0] RW  
		CLOCK_GATED VALUE 0x0
		CLOCK_ENABLED VALUE 0x1

CREG_HW_INFO ADDRESS 0x0004 R
CREG_HW_INFO RESET_VALUE 0x02000300
	MAJOR BIT[31:24] R  
	BRANCH BIT[23:16] R  
	MINOR BIT[15:8] R  
	ECO BIT[7:0] R  

CREG_HW_VERSION ADDRESS 0x0008 R
CREG_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

CREG_MUTEX_0 ADDRESS 0x0100 RW
CREG_MUTEX_0 RESET_VALUE 0x00000000
	OWNER_ID BIT[4:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_AHB.SPDM_SPDM_WRAPPER_TOP.SPDM_SPDM_OLEM (level 5)
----------------------------------------------------------------------------------------
spdm_spdm_olem MODULE OFFSET=QDSS_SOC_DBG+0x00081000 MAX=QDSS_SOC_DBG+0x0008115B APRE=QDSS_QDSS_SPDM_SPDM_ SPRE=QDSS_QDSS_SPDM_SPDM_

OLEM_CFG0 ADDRESS 0x0000 RW
OLEM_CFG0 RESET_VALUE 0x00000000
	SW_HOLD_REQ BIT[28] RW  
	DMA_ENA BIT[24] RW  
	TIMED_RUN_ENA BIT[20] RW  
	ITERATION_CNT BIT[15:0] RW  

OLEM_CFG1 ADDRESS 0x0004 RW
OLEM_CFG1 RESET_VALUE 0x00000000
	INTERVAL_CNT BIT[31:0] RW  

OLEM_CFG2 ADDRESS 0x0008 RW
OLEM_CFG2 RESET_VALUE 0x00000000
	START_ADDR BIT[31:0] RW  

OLEM_CFG3 ADDRESS 0x000C RW
OLEM_CFG3 RESET_VALUE 0x00000000
	CYCLE_SW_RESET BIT[15:0] RW  

OLEM_CFG4 ADDRESS 0x0010 RW
OLEM_CFG4 RESET_VALUE 0x00000000
	EVENT_SW_RESET BIT[31:0] RW  

OLEM_CFG5 ADDRESS 0x0014 RW
OLEM_CFG5 RESET_VALUE 0x00000000
	MULTIBIT_SW_RESET BIT[7:0] RW  

OLEM_CFG6 ADDRESS 0x0018 RW
OLEM_CFG6 RESET_VALUE 0x00000000
	EVENT_HOLD_MAX_ENA BIT[31:0] RW  

OLEM_CYCLE_Cn_OUT(n):(0)-(15) ARRAY 0x00000020+0x4*n
OLEM_CYCLE_C0_OUT ADDRESS 0x0020 R
OLEM_CYCLE_C0_OUT RESET_VALUE 0x00000000
	RESULT BIT[31:0] R  

OLEM_EVENT_Cn_OUT(n):(0)-(31) ARRAY 0x000000A0+0x4*n
OLEM_EVENT_C0_OUT ADDRESS 0x00A0 R
OLEM_EVENT_C0_OUT RESET_VALUE 0x00000000
	RESULT BIT[31:0] R  

OLEM_MULTIBIT_Cn_OUT(n):(0)-(7) ARRAY 0x00000120+0x4*n
OLEM_MULTIBIT_C0_OUT ADDRESS 0x0120 R
OLEM_MULTIBIT_C0_OUT RESET_VALUE 0x00000000
	RESULT BIT[31:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_AHB.SPDM_SPDM_WRAPPER_TOP.SPDM_SPDM_RTEM (level 5)
----------------------------------------------------------------------------------------
spdm_spdm_rtem MODULE OFFSET=QDSS_SOC_DBG+0x00082000 MAX=QDSS_SOC_DBG+0x00082317 APRE=QDSS_QDSS_SPDM_SPDM_ SPRE=QDSS_QDSS_SPDM_SPDM_

RT_LOW_THRESH_STATUS ADDRESS 0x0000 R
RT_LOW_THRESH_STATUS RESET_VALUE 0x00000000
	THRESH_CRSD BIT[31:0] R  

RT_HIGH_THRESH_STATUS ADDRESS 0x0004 R
RT_HIGH_THRESH_STATUS RESET_VALUE 0x00000000
	THRESH_CRSD BIT[31:0] R  

RT_LOW_IRQ_EN_n(n):(0)-(3) ARRAY 0x00000010+0x4*n
RT_LOW_IRQ_EN_0 ADDRESS 0x0010 RW
RT_LOW_IRQ_EN_0 RESET_VALUE 0x00000000
	LOW_IRQ_EN BIT[31:0] RW  

RT_HIGH_IRQ_EN_n(n):(0)-(3) ARRAY 0x00000020+0x4*n
RT_HIGH_IRQ_EN_0 ADDRESS 0x0020 RW
RT_HIGH_IRQ_EN_0 RESET_VALUE 0x00000000
	HIGH_IRQ_EN BIT[31:0] RW  

RT_IRQ_TIMER_n(n):(0)-(3) ARRAY 0x00000030+0x4*n
RT_IRQ_TIMER_0 ADDRESS 0x0030 R
RT_IRQ_TIMER_0 RESET_VALUE 0x00000000
	TIMER BIT[31:0] R  

RT_DIAG_MUX_SEL ADDRESS 0x0040 RW
RT_DIAG_MUX_SEL RESET_VALUE 0x00000000
	SEL_3 BIT[28:24] RW  
	SEL_2 BIT[20:16] RW  
	SEL_1 BIT[12:8] RW  
	SEL_0 BIT[4:0] RW  

RT_MON_EN ADDRESS 0x0050 RW
RT_MON_EN RESET_VALUE 0x00000000
	EN BIT[31:0] RW  
		DISABLE VALUE 0x00000000
		ENABLE VALUE 0x00000001

RT_MON_EN_SET ADDRESS 0x0054 C
RT_MON_EN_SET RESET_VALUE 0x00000000
	SET BIT[31:0] W  
		NO_EFFECT VALUE 0x00000000
		ENABLE VALUE 0x00000001

RT_MON_EN_CLEAR ADDRESS 0x0058 C
RT_MON_EN_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[31:0] W  
		NO_EFFECT VALUE 0x00000000
		DISABLE VALUE 0x00000001

RT_MON_RST ADDRESS 0x0060 RW
RT_MON_RST RESET_VALUE 0x00000000
	RST BIT[31:0] RW  
		NORMAL_OPERATION VALUE 0x00000000
		RESET VALUE 0x00000001

RT_MON_RST_SET ADDRESS 0x0064 C
RT_MON_RST_SET RESET_VALUE 0x00000000
	SET BIT[31:0] W  
		NO_EFFECT VALUE 0x00000000
		RESET VALUE 0x00000001

RT_MON_RST_CLEAR ADDRESS 0x0068 C
RT_MON_RST_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[31:0] W  
		NO_EFFECT VALUE 0x00000000
		BRING_OUT_OF_RESET VALUE 0x00000001

RT_MON_CFG_n(n):(0)-(31) ARRAY 0x00000100+0x10*n
RT_MON_CFG_0 ADDRESS 0x0100 RW
RT_MON_CFG_0 RESET_VALUE 0x00000000
	EDGE_DET_EN BIT[31] RW  
	BUCKET_SIZE BIT[30:8] RW  
	ALPHA_UP BIT[7:4] RW  
		BUCKET_1 VALUE 0x0
		BUCKETS_2 VALUE 0x1
		BUCKETS_4 VALUE 0x2
		BUCKETS_32768 VALUE 0xF
	ALPHA_DOWN BIT[3:0] RW  
		BUCKET_1 VALUE 0x0
		BUCKETS_2 VALUE 0x1
		BUCKETS_4 VALUE 0x2
		BUCKETS_32768 VALUE 0xF

RT_THRESH_CFG_n(n):(0)-(31) ARRAY 0x00000104+0x10*n
RT_THRESH_CFG_0 ADDRESS 0x0104 RW
RT_THRESH_CFG_0 RESET_VALUE 0x00000000
	HIGH_THRESH BIT[31:24] RW  
	LOW_THRESH BIT[23:16] RW  
	FILTER_START BIT[7:0] RW  

RT_MON_STATUS_n(n):(0)-(31) ARRAY 0x00000108+0x10*n
RT_MON_STATUS_0 ADDRESS 0x0108 R
RT_MON_STATUS_0 RESET_VALUE 0x00000000
	HIGH_THRESH_CRSD BIT[31] R  
	LOW_THRESH_CRSD BIT[30] R  
	MON_INPUT BIT[25] R  
	BUCKET_ACCUM_OUTPUT BIT[24] R  
	MON_OUTPUT BIT[23:16] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_AHB.SPDM_SPDM_WRAPPER_TOP.SPDM_SPDM_SREG (level 5)
----------------------------------------------------------------------------------------
spdm_spdm_sreg MODULE OFFSET=QDSS_SOC_DBG+0x00084000 MAX=QDSS_SOC_DBG+0x0008411F APRE=QDSS_QDSS_SPDM_SPDM_ SPRE=QDSS_QDSS_SPDM_SPDM_

SREG_CFG0 ADDRESS 0x0000 RW
SREG_CFG0 RESET_VALUE 0x00000000
	RT_SECURITY_ENA BIT[0] RW  

SREG_CFG1 ADDRESS 0x0004 RW
SREG_CFG1 RESET_VALUE 0x00000000
	RT_SECURITY_MASK BIT[31:0] RW  

SREG_MUTEX_0 ADDRESS 0x0100 RW
SREG_MUTEX_0 RESET_VALUE 0x00000000
	OWNER_ID BIT[4:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QDSS_SOC_DBG.QDSS_QDSS.QDSS_AHB.SPDM_SPDM_WRAPPER_TOP.SPDM_APU0132_1 (level 5)
----------------------------------------------------------------------------------------
spdm_apu0132_1 MODULE OFFSET=QDSS_SOC_DBG+0x00086000 MAX=QDSS_SOC_DBG+0x0008627F APRE=QDSS_QDSS_SPDM_SPDM_ SPRE=QDSS_QDSS_SPDM_SPDM_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001400
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_RGn_RACRm(n,m):(0,0)-(0,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

XPU_RGn_SCR(n):(0)-(0) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_RGn_MCR(n):(0)-(0) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.RPM (level 1)
----------------------------------------------------------------------------------------
RPM BASE 0x00200000 SIZE=0x00100000 rpmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.RPM.RPM_CODE (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.RPM.RPM_CODE' does not contain any register.
----------------------------------------------------------------------------------------
rpm_code MODULE OFFSET=RPM+0x00000000 MAX=RPM+0x00023FFF APRE= SPRE=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.RPM.RPM_DATA (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.RPM.RPM_DATA' does not contain any register.
----------------------------------------------------------------------------------------
rpm_data MODULE OFFSET=RPM+0x00090000 MAX=RPM+0x0009FFFF APRE= SPRE=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.RPM.RPM_DEC (level 2)
----------------------------------------------------------------------------------------
rpm_dec MODULE OFFSET=RPM+0x00080000 MAX=RPM+0x00081FFF APRE= SPRE=

RPM_HW_VERSION ADDRESS 0x0000 R
RPM_HW_VERSION RESET_VALUE 0x30000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

RPM_WFI_CONFIG ADDRESS 0x0004 RW
RPM_WFI_CONFIG RESET_VALUE 0x00000000
	CHIP_SLEEP_UPON_WFI BIT[2] RW  
		NO_AFFECT VALUE 0x0
		SLEEP_EN VALUE 0x1
	BUS_CLK_HALT BIT[1] RW  
		NO_AFFECT VALUE 0x0
		CLOCK_HALT VALUE 0x1
	PROC_CLK_HALT BIT[0] RW  
		NO_AFFECT VALUE 0x0
		CLOCK_HALT VALUE 0x1

RPM_TIMERS_CLK_OFF_CTL ADDRESS 0x0008 RW
RPM_TIMERS_CLK_OFF_CTL RESET_VALUE 0x00000001
	WDOG_TIMER_CLK_OFF BIT[0] RW  
		CLOCK_ON VALUE 0x0
		CLOCK_OFF VALUE 0x1

RPM_IPC ADDRESS 0x000C W
RPM_IPC RESET_VALUE 0x00000000
	RSRV_IPC BIT[31:28] W  
	APCS_TZ_IPC BIT[27:24] W  
	SPARE_IPC BIT[23:20] W  
	WCN_IPC BIT[19:16] W  
	MPSS_IPC BIT[15:12] W  
	ADSP_IPC BIT[11:8] W  
	APCS_HLOS_IPC BIT[7:4] W  
	RPM_RSRV BIT[3:0] W  

RPM_GPO_WDATA ADDRESS 0x0010 RW
RPM_GPO_WDATA RESET_VALUE 0xFFFF0000
	WDATA BIT[31:0] RW  

RPM_GPO_WDSET ADDRESS 0x0014 W NO_CSR_TEST
RPM_GPO_WDSET RESET_VALUE 0xXXXXXXXX
	WDSET BIT[31:0] W  
		DON_T_SET VALUE 0x00000000
		SET VALUE 0x00000001

RPM_GPO_WDCLR ADDRESS 0x0018 W NO_CSR_TEST
RPM_GPO_WDCLR RESET_VALUE 0xXXXXXXXX
	WDCLR BIT[31:0] W  
		DON_T_CLEAR VALUE 0x00000000
		CLEAR VALUE 0x00000001

RPM_SLAVES_CLK_GATING ADDRESS 0x001C RW
RPM_SLAVES_CLK_GATING RESET_VALUE 0x0000000F
	INTR_CLK_GATING BIT[3] RW  
		DYNAMIC_CLK_ON VALUE 0x0
		CLOCK_ON VALUE 0x1
	RAM_CLK_GATING BIT[2] RW  
		DYNAMIC_CLK_ON VALUE 0x0
		CLOCK_ON VALUE 0x1
	PERIPH_CLK_GATING BIT[1] RW  
		DYNAMIC_CLK_ON VALUE 0x0
		CLOCK_ON VALUE 0x1
	SLP_WKUP_FSM_CLK_GATING BIT[0] RW  
		DYNAMIC_CLK_ON VALUE 0x0
		CLOCK_ON VALUE 0x1

RPM_INTR_POLARITY_0 ADDRESS 0x0030 RW
RPM_INTR_POLARITY_0 RESET_VALUE 0x00000000
	POLARITY BIT[31:0] RW  
		NEG_OR_LOW VALUE 0x00000000
		POS_OR_HIGH VALUE 0x00000001

RPM_INTR_POLARITY_1 ADDRESS 0x0034 RW
RPM_INTR_POLARITY_1 RESET_VALUE 0x00000000
	POLARITY BIT[31:0] RW  
		NEG_OR_LOW VALUE 0x00000000
		POS_OR_HIGH VALUE 0x00000001

RPM_INTR_EDG_LVL_0 ADDRESS 0x0038 RW
RPM_INTR_EDG_LVL_0 RESET_VALUE 0x00000000
	EDG_LVL BIT[31:0] RW  
		LEVEL VALUE 0x00000000
		EDGE VALUE 0x00000001

RPM_INTR_EDG_LVL_1 ADDRESS 0x003C RW
RPM_INTR_EDG_LVL_1 RESET_VALUE 0x00000000
	EDG_LVL BIT[31:0] RW  
		LEVEL VALUE 0x00000000
		EDGE VALUE 0x00000001

RPM_WDOG_RESET ADDRESS 0x0040 RW
RPM_WDOG_RESET RESET_VALUE 0x00000002
	SYNC_STATUS BIT[1] R   NO_CSR_TEST
	WDOG_RESET BIT[0] W   NO_CSR_TEST

RPM_WDOG_CTRL ADDRESS 0x0044 RC
RPM_WDOG_CTRL RESET_VALUE 0x00000000
	HW_WAKEUP_SLEEP_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_WDOG_STATUS ADDRESS 0x0048 R NO_CSR_TEST
RPM_WDOG_STATUS RESET_VALUE 0x00000004
	WDOG_COUNT BIT[22:3] R  
	WDOG_CNT_RESET_STATUS BIT[2] R  
	WDOG_FROZEN BIT[1] R  
		NOT_FROZEN VALUE 0x0
		FROZEN VALUE 0x1
	WDOG_EXPIRED_STATUS BIT[0] R  
		NOT_EXPIRED VALUE 0x0
		EXPIRED VALUE 0x1

RPM_WDOG_BARK_TIME ADDRESS 0x004C RW NO_CSR_TEST
RPM_WDOG_BARK_TIME RESET_VALUE 0x0017FFFF
	SYNC_STATUS BIT[20] R  
	WDOG_BARK_VAL BIT[19:0] RW  

RPM_WDOG_BITE_TIME ADDRESS 0x0050 RW NO_CSR_TEST
RPM_WDOG_BITE_TIME RESET_VALUE 0x001FFFFF
	SYNC_STATUS BIT[20] R  
	WDOG_BITE_VAL BIT[19:0] RW  

RPM_WDOG_TEST_LOAD ADDRESS 0x0054 RC
RPM_WDOG_TEST_LOAD RESET_VALUE 0x00000002
	SYNC_STATUS BIT[1] R   NO_CSR_TEST
	LOAD BIT[0] W   NO_CSR_TEST

RPM_WDOG_TEST ADDRESS 0x0058 RW NO_CSR_TEST
RPM_WDOG_TEST RESET_VALUE 0x00100000
	SYNC_STATUS BIT[20] R  
	LOAD_VALUE BIT[19:0] RW  

RPM_TEST_BUS_SEL ADDRESS 0x005C RW
RPM_TEST_BUS_SEL RESET_VALUE 0x00000000
	VAL BIT[2:0] RW  
		ALL_0 VALUE 0x0
		ALL_5 VALUE 0x1
		ALL_A VALUE 0x2
		RPM_QTMR_TEST_BUS VALUE 0x3
		RPM_CSR_TEST_BUS VALUE 0x4
		RPM_M3_TEST_BUS VALUE 0x5
		RPM_LPAE_TEST_BUS VALUE 0x6
		RESERVED_7 VALUE 0x7

RPM_SPARE_REG0 ADDRESS 0x0060 RW
RPM_SPARE_REG0 RESET_VALUE 0x00000000
	WDATA BIT[31:0] RW  

RPM_SPARE_REG1 ADDRESS 0x0064 RW
RPM_SPARE_REG1 RESET_VALUE 0x00000000
	WDATA BIT[31:0] RW  

RPM_SPARE_REG2 ADDRESS 0x0068 RW
RPM_SPARE_REG2 RESET_VALUE 0x00000000
	WDATA BIT[31:0] RW  

RPM_SPARE_REG3 ADDRESS 0x006C RW
RPM_SPARE_REG3 RESET_VALUE 0x00000000
	WDATA BIT[31:0] RW  

RPM_PAGE_SELECT ADDRESS 0x0070 RW
RPM_PAGE_SELECT RESET_VALUE 0x00000000
	PAGE_SELECT BIT[5:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.RPM.QTMR_AC (level 2)
----------------------------------------------------------------------------------------
qtmr_ac MODULE OFFSET=RPM+0x00082000 MAX=RPM+0x00082FFF APRE=RPM_ SPRE=RPM_

QTMR_AC_CNTFRQ ADDRESS 0x0000 RW
QTMR_AC_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] RW  

QTMR_AC_CNTSR ADDRESS 0x0004 RW NO_CSR_TEST
QTMR_AC_CNTSR RESET_VALUE 0x00000000
	NSN BIT[1:0] RW  
		SECURE_ONLY VALUE 0x0
		SECURE_OR_NONSECURE VALUE 0x1

QTMR_AC_CNTTID ADDRESS 0x0008 R NO_CSR_TEST
QTMR_AC_CNTTID RESET_VALUE 0x00000000
	F7_CFG BIT[31:28] R  
	F6_CFG BIT[27:24] R  
	F5_CFG BIT[23:20] R  
	F4_CFG BIT[19:16] R  
	F3_CFG BIT[15:12] R  
	F2_CFG BIT[11:8] R  
	F1_CFG BIT[7:4] R  
	F0_CFG BIT[3:0] R  
		FI VALUE 0x0
		FVI VALUE 0x1
		FPLO VALUE 0x2
		RSVD VALUE 0x3

QTMR_AC_CNTACR_n(n):(0)-(1) ARRAY 0x00000040+0x4*n
QTMR_AC_CNTACR_0 ADDRESS 0x0040 RW NO_CSR_TEST
QTMR_AC_CNTACR_0 RESET_VALUE 0x00000000
	RWPT BIT[5] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RWVT BIT[4] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RVOFF BIT[3] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RFRQ BIT[2] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPVCT BIT[1] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPCT BIT[0] RW  
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1

QTMR_AC_CNTVOFF_LO_n(n):(0)-(1) ARRAY 0x00000080+0x8*n
QTMR_AC_CNTVOFF_LO_0 ADDRESS 0x0080 RW NO_CSR_TEST
QTMR_AC_CNTVOFF_LO_0 RESET_VALUE 0x00000000
	CNTVOFF_LO BIT[31:0] RW  

QTMR_AC_CNTVOFF_HI_n(n):(0)-(1) ARRAY 0x00000084+0x8*n
QTMR_AC_CNTVOFF_HI_0 ADDRESS 0x0084 RW NO_CSR_TEST
QTMR_AC_CNTVOFF_HI_0 RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] RW  

QTMR_AC_CFG ADDRESS 0x0FC0 RW NO_CSR_TEST
QTMR_AC_CFG RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[0] RW  

QTMR_AC_VERSION ADDRESS 0x0FD0 R
QTMR_AC_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.RPM.QTMR_V1_F0 (level 2)
----------------------------------------------------------------------------------------
qtmr_v1_f0 MODULE OFFSET=RPM+0x00083000 MAX=RPM+0x00083FFF APRE=RPM_F0_ SPRE=RPM_F0_

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V1_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW NO_CSR_TEST
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9] RW  
	PL0VTEN BIT[8] RW  
	PL0VCTEN BIT[1] RW  
	PL0PCTEN BIT[0] RW  

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R NO_CSR_TEST
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0] R  

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R NO_CSR_TEST
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] R  

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW NO_CSR_TEST
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.RPM.QTMR_V1_F1 (level 2)
----------------------------------------------------------------------------------------
qtmr_v1_f1 MODULE OFFSET=RPM+0x00084000 MAX=RPM+0x00084FFF APRE=RPM_F1_ SPRE=RPM_F1_

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R NO_CSR_TEST
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0] R  

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R NO_CSR_TEST
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0] R  

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R NO_CSR_TEST
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0] R  

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R NO_CSR_TEST
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0] R  

QTMR_V1_CNTFRQ ADDRESS 0x0010 R NO_CSR_TEST
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0] R  

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW NO_CSR_TEST
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9] RW  
	PL0VTEN BIT[8] RW  
	PL0VCTEN BIT[1] RW  
	PL0PCTEN BIT[0] RW  

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R NO_CSR_TEST
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0] R  

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R NO_CSR_TEST
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0] R  

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW NO_CSR_TEST
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW NO_CSR_TEST
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0] RW  

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW NO_CSR_TEST
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0] RW  

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW NO_CSR_TEST
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0] RW  

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW NO_CSR_TEST
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0] RW  

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW NO_CSR_TEST
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2] R  
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1] RW  
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0] RW  
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.RPM.APU (level 2)
----------------------------------------------------------------------------------------
apu MODULE OFFSET=RPM+0x00087000 MAX=RPM+0x000872FF APRE=RPM_APU_ SPRE=RPM_APU_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001C01
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_RGn_RACRm(n,m):(0,0)-(1,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_RGn_WACRm(n,m):(0,0)-(1,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW
XPU_RG0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_RGn_SCR(n):(0)-(1) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_RGn_MCR(n):(0)-(1) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.RPM.VMIDMT (level 2)
----------------------------------------------------------------------------------------
vmidmt MODULE OFFSET=RPM+0x00088000 MAX=RPM+0x00088FFF APRE=RPM_ SPRE=RPM_

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28] RW  
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_SCR1 ADDRESS 0x0004 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000100
	GASRAE BIT[24] RW  
	NSNUMSMRGO BIT[8] RW  

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x80000001
	SES BIT[31] R  
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00001000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0001021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0] R  

VMIDMT_SGFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[24] R  
	SSDINDEX BIT[16] R  
	STREAMINDEX BIT[0] R  

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x00000001
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00000000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0001021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_GFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[24] R  
	SSDINDEX BIT[16] R  
	STREAMINDEX BIT[0] R  

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_VMIDMTACR ADDRESS 0x009C RW NO_CSR_TEST
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_NSCR0 ADDRESS 0x0400 RW NO_CSR_TEST
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_NSCR2 ADDRESS 0x0408 RW NO_CSR_TEST
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_NSACR ADDRESS 0x0410 RW NO_CSR_TEST
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_NSGFAR0 ADDRESS 0x0440 R NO_CSR_TEST
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_NSGFSR ADDRESS 0x0448 RW NO_CSR_TEST
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW NO_CSR_TEST
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R NO_CSR_TEST
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R NO_CSR_TEST
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[24] R  
	SSDINDEX BIT[16] R  
	STREAMINDEX BIT[0] R  

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R NO_CSR_TEST
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW NO_CSR_TEST
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x00000001
	RWE BIT[0] RW  

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[0] RW  

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2] RW  
	BPMSACFG BIT[1] RW  
	BPSMSACFG BIT[0] RW  

VMIDMT_S2VRn(n):(0)-(0) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28] RW  
	WACFG BIT[23:22] RW  
	RACFG BIT[21:20] RW  
	NSCFG BIT[19:18] RW  
	TYPE BIT[17:16] R  
	MEMATTR BIT[14:12] RW  
	MTCFG BIT[11] RW  
	SHCFG BIT[9:8] RW  
	VMID BIT[4:0] RW  

VMIDMT_AS2VRn(n):(0)-(0) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30] RW  
	RCISH BIT[29] RW  
	RCOSH BIT[28] RW  
	REQPRIORITYCFG BIT[4] RW  
	REQPRIORITY BIT[1:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.SECURITY_CONTROL (level 1)
----------------------------------------------------------------------------------------
SECURITY_CONTROL BASE 0x000A0000 SIZE=0x00010000 security_controladdr 15:2

----------------------------------------------------------------------------------------
-- MODULE TWIZY.SECURITY_CONTROL.SECURITY_CONTROL_CORE (level 2)
----------------------------------------------------------------------------------------
security_control_core MODULE OFFSET=SECURITY_CONTROL+0x00000000 MAX=SECURITY_CONTROL+0x00006FFF APRE= SPRE=

QFPROM_RAW_CRI_CM_PRIVATEn(n):(0)-(71) ARRAY 0x00000000+0x4*n
QFPROM_RAW_CRI_CM_PRIVATE0 ADDRESS 0x0000 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CRI_CM_PRIVATE0 RESET_VALUE 0xXXXXXXXX
	CRI_CM_PRIVATE BIT[31:0] R   RETENTION 

QFPROM_RAW_LCM_ROW_LSB ADDRESS 0x0120 RW RETENTION NO_CSR_TEST
QFPROM_RAW_LCM_ROW_LSB RESET_VALUE 0xXXXXXXXX
	DISABLE_LCM BIT[31] RW   RETENTION 
	DISABLE_LCM_STATE_TRANSITION BIT[30] RW   RETENTION 
	DISABLE_SECURE_PHK BIT[29] RW   RETENTION 
	RSVD BIT[28:5] RW   RETENTION 
	QC_EXTERNAL BIT[4] RW   RETENTION 
	QC_INTERNAL BIT[3] RW   RETENTION 
	QC_FEAT_CONFIG BIT[2] RW   RETENTION 
	HW_TEST BIT[1] RW   RETENTION 
	SOC_PERSO BIT[0] RW   RETENTION 

QFPROM_RAW_LCM_ROW_MSB ADDRESS 0x0124 RW RETENTION NO_CSR_TEST
QFPROM_RAW_LCM_ROW_MSB RESET_VALUE 0xXXXXXXXX
	BPH_DISABLE BIT[31] RW   RETENTION 
	RSVD BIT[30:0] RW   RETENTION 

QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB(n):(0)-(4) ARRAY 0x00000128+0x8*n
QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW0_LSB ADDRESS 0x0128 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB(n):(0)-(4) ARRAY 0x0000012C+0x8*n
QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW0_MSB ADDRESS 0x012C RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31] RW   RETENTION 
	FEC_VALUE BIT[30:24] RW   RETENTION 
	KEY_DATA1 BIT[23:0] RW   RETENTION 

QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB ADDRESS 0x0150 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	RESOLUTION_LIMITER BIT[31] RW   RETENTION 
	CE_BAM_DISABLE BIT[30] RW   RETENTION 
	EFUSE_MDP_PANEL_RES_LIMIT BIT[29:28] RW   RETENTION 
	NIDNT_DISABLE BIT[27] RW   RETENTION 
	QC_UDK_DISABLE BIT[26] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SECURE_CHANNEL_DISABLE BIT[25] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	VP8_DECODER_DISABLE BIT[24] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PKA_3PIP_DISABLE BIT[23] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_ACG_DISABLE BIT[22] RW   RETENTION 
		SPARE VALUE 0x0
	NAV_DISABLE BIT[21] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	GSM_DISABLE BIT[20] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_MDSP_FW_DISABLE BIT[19:17] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE3 BIT[16] RW   RETENTION 
	MODEM_UIM1_DISABLE BIT[15] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE2 BIT[14:11] RW   RETENTION 
	MODEM_GLOBAL_DISABLE BIT[10] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_TCM_BOOT_DISABLE BIT[9] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE1 BIT[8:6] RW   RETENTION 
	MSMC_SPARE BIT[5:4] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_LTE_DISABLE BIT[3] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE0 BIT[2] RW   RETENTION 
	MODEM_NB_IOT_GSM_DISABLE BIT[1:0] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB ADDRESS 0x0154 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SPARE7 BIT[31] RW   RETENTION 
	CM_FEAT_CONFIG_DISABLE BIT[30] RW   RETENTION 
	FUSE_SMT_PERM_ENABLE2 BIT[29] RW   RETENTION 
	FUSE_SMT_PERM_ENABLE BIT[28] RW   RETENTION 
	SYSBARDISABLE BIT[27] RW   RETENTION 
	SPARE6 BIT[26] RW   RETENTION 
	DDR_FREQ_LIMIT_EN BIT[25] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	VFE_DISABLE BIT[24] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE0 BIT[23:20] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DEHR_MSA_ENABLE BIT[19] RW   RETENTION 
		DISABLE_MSA VALUE 0x0
		ENABLE_MSA VALUE 0x1
	MSA_ENABLE BIT[18] RW   RETENTION 
		DISABLE_MSA VALUE 0x0
		ENABLE_MSA VALUE 0x1
	ENABLE_DEVICE_IN_TEST_MODE BIT[17] RW   RETENTION 
	QTI_ROOT_SIG_FORMAT_SEL BIT[16] RW   RETENTION 
	BOOT_ROM_PATCH_DISABLE BIT[15:13] RW   RETENTION 
		ENABLE_PATCHING VALUE 0x0
		DISABLE_PATCHING VALUE 0x1
	STACKED_MEMORY_ID BIT[12:8] RW   RETENTION 
	LTE_ABOVE_CATNB1_EN BIT[7] RW   RETENTION 
	LTE_NB_DISABLE BIT[6] RW   RETENTION 
	APPS_BOOT_FSM_CFG BIT[5] RW   RETENTION 
		DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM VALUE 0x0
		BOOT_FSM_BASED_BRING_UP VALUE 0x1
	APPS_BOOT_FSM_DELAY BIT[4:3] RW   RETENTION 
		GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256 VALUE 0x0
		GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128 VALUE 0x2
		GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103 VALUE 0x3
	APPS_CLOCKCFG BIT[2:1] RW   RETENTION 
	APPS_L2_CACHE_UPPER_BANK_DISABLE BIT[0] RW   RETENTION 
		ENUM_512KB VALUE 0x0
		ENUM_1MB VALUE 0x1

QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB ADDRESS 0x0158 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	QWES_DISABLE BIT[31] RW   RETENTION 
	SPARE1 BIT[30] RW   RETENTION 
	QWES_GPRS BIT[29] RW   RETENTION 
	QWES_NB BIT[28] RW   RETENTION 
	QWES_CATM BIT[27] RW   RETENTION 
	FUSE_DEBUGBUS_DISABLE BIT[26] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE2 BIT[25] RW   RETENTION 
	SPARE3 BIT[24] RW   RETENTION 
	SPARE4 BIT[23] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE5 BIT[22] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MISC_DEBUG_DISABLE BIT[21] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_NIDEN_DISABLE BIT[20] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_DBGEN_DISABLE BIT[19] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_NS_NIDEN_DISABLE BIT[18] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_NS_DBGEN_DISABLE BIT[17] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_CP_NIDEN_DISABLE BIT[16] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_CP_DBGEN_DISABLE BIT[15] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MSS_NIDEN_DISABLE BIT[14] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MSS_DBGEN_DISABLE BIT[13] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_QSEE_SPNIDEN_DISABLE BIT[12] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_QSEE_SPIDEN_DISABLE BIT[11] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_NS_NIDEN_DISABLE BIT[10] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_NS_DBGEN_DISABLE BIT[9] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_CP_NIDEN_DISABLE BIT[8] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_CP_DBGEN_DISABLE BIT[7] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_MSS_NIDEN_DISABLE BIT[6] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_MSS_DBGEN_DISABLE BIT[5] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_QSEE_SPNIDEN_DISABLE BIT[4] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_QSEE_SPIDEN_DISABLE BIT[3] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QDI_SPMI_DISABLE BIT[2] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SM_BIST_DISABLE BIT[1] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	TIC_DISABLE BIT[0] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB ADDRESS 0x015C RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	SEC_TAP_ACCESS_DISABLE BIT[31:25] RW   RETENTION 
	TAP_CJI_CORE_SEL_DISABLE BIT[24] RW   RETENTION 
	TAP_INSTR_DISABLE BIT[23:11] RW   RETENTION 
	SPARE1 BIT[10] RW   RETENTION 
	SPARE0 BIT[9:5] RW   RETENTION 
	APPS_PBL_PATCH_VERSION BIT[4:0] RW   RETENTION 

QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB ADDRESS 0x0160 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	TAP_GEN_SPARE_INSTR_DISABLE_31_0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB ADDRESS 0x0164 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_7 BIT[31] RW   RETENTION 
	SPARE_6 BIT[30] RW   RETENTION 
	FUSE_APPS_BOOT_TRIGGER_DISABLE BIT[29] RW   RETENTION 
	MSS_HASH_INTEGRITY_CHECK_DISABLE BIT[28] RW   RETENTION 
	MODEM_PBL_PLL_CTRL BIT[27:24] RW   RETENTION 
	APPS_PBL_PLL_CTRL BIT[23:19] RW   RETENTION 
	SPARE1 BIT[18] RW   RETENTION 
	PBL_QSEE_BOOT_FLOW_DISABLE BIT[17] RW   RETENTION 
	XBL_SEC_AUTH_DISABLE BIT[16] RW   RETENTION 
	LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT BIT[15] RW   RETENTION 
	APPS_AARCH64_ENABLE BIT[14] RW   RETENTION 
	APPS_PBL_BOOT_SPEED BIT[13:12] RW   RETENTION 
		XO VALUE 0x0
		ENUM_384_MHZ VALUE 0x1
		ENUM_614_4_MHZ VALUE 0x2
		ENUM_998_4_MHZ VALUE 0x3
	APPS_BOOT_FROM_ROM BIT[11] RW   RETENTION 
	SPARE10_9 BIT[10:9] RW   RETENTION 
	SPARE_8_7 BIT[8:7] RW   RETENTION 
	SPARE0 BIT[6] RW   RETENTION 
	BOOT_ROM_PATCH_DISABLE BIT[5] RW   RETENTION 
	TAP_GEN_SPARE_INSTR_DISABLE_36_32 BIT[4:0] RW   RETENTION 

QFPROM_RAW_MRC_2_0_ROW0_LSB ADDRESS 0x0168 RW RETENTION NO_CSR_TEST
QFPROM_RAW_MRC_2_0_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:4] RW   RETENTION 
	ROOT_CERT_ACTIVATION_LIST BIT[3:0] RW   RETENTION 

QFPROM_RAW_MRC_2_0_ROW0_MSB ADDRESS 0x016C RW RETENTION NO_CSR_TEST
QFPROM_RAW_MRC_2_0_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31:1] RW   RETENTION 
	CURRENT_UIE_KEY_SEL BIT[0] RW   RETENTION 

QFPROM_RAW_MRC_2_0_ROW1_LSB ADDRESS 0x0170 RW RETENTION NO_CSR_TEST
QFPROM_RAW_MRC_2_0_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:4] RW   RETENTION 
	ROOT_CERT_REVOCATION_LIST BIT[3:0] RW   RETENTION 

QFPROM_RAW_MRC_2_0_ROW1_MSB ADDRESS 0x0174 RW RETENTION NO_CSR_TEST
QFPROM_RAW_MRC_2_0_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_PTE_ROW0_LSB ADDRESS 0x0178 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_PTE_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:29] RW   RETENTION 
	MACCHIATO_EN BIT[28] RW   RETENTION 
	FEATURE_ID BIT[27:20] RW   RETENTION 
	JTAG_ID BIT[19:0] RW   RETENTION 

QFPROM_RAW_PTE_ROW0_MSB ADDRESS 0x017C RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_PTE_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	PTE_DATA1 BIT[31:0] RW   RETENTION 

QFPROM_RAW_PTE_ROW1_LSB ADDRESS 0x0180 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_PTE_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	SERIAL_NUM BIT[31:0] RW   RETENTION 

QFPROM_RAW_PTE_ROW1_MSB ADDRESS 0x0184 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_PTE_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	PTE_DATA1 BIT[31:16] RW   RETENTION 
	CHIP_ID BIT[15:0] RW   RETENTION 

QFPROM_RAW_PTE_ROW2_LSB ADDRESS 0x0188 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_PTE_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	PTE_DATA0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_PTE_ROW2_MSB ADDRESS 0x018C RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_PTE_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	PTE_DATA1 BIT[31:0] RW   RETENTION 

QFPROM_RAW_PTE_ROW3_LSB ADDRESS 0x0190 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_PTE_ROW3_LSB RESET_VALUE 0xXXXXXXXX
	PTE_DATA0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_PTE_ROW3_MSB ADDRESS 0x0194 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_PTE_ROW3_MSB RESET_VALUE 0xXXXXXXXX
	PTE_DATA1 BIT[31:0] RW   RETENTION 

QFPROM_RAW_RD_PERM_LSB ADDRESS 0x0198 RW RETENTION NO_CSR_TEST
QFPROM_RAW_RD_PERM_LSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31] RW   RETENTION 
	OEM_SPARE_REG30 BIT[30] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_SPARE_REG29 BIT[29] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_SPARE_REG28 BIT[28] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_SPARE_REG27 BIT[27] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_SPARE_REG26 BIT[26] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	USER_DATA_KEY BIT[25] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	IMAGE_ENCR_KEY1 BIT[24] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	BOOT_ROM_PATCH BIT[23] RW   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	SEC_KEY_DERIVATION_KEY BIT[22] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_SEC_BOOT BIT[21] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_IMAGE_ENCR_KEY BIT[20] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	QC_SPARE_REG19 BIT[19] RW   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	QC_SPARE_REG18 BIT[18] RW   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	MEM_CONFIG BIT[17] RW   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	CALIB BIT[16] RW   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	PK_HASH0 BIT[15] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	ANTI_ROLLBACK_4 BIT[14] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	ANTI_ROLLBACK_3 BIT[13] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	ANTI_ROLLBACK_2 BIT[12] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	ANTI_ROLLBACK_1 BIT[11] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	FEAT_CONFIG BIT[10] RW   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_CONFIG BIT[9] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	FEC_EN BIT[8] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	WR_PERM BIT[7] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	RD_PERM BIT[6] RW   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	PTE BIT[5] RW   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	MRC_2_0 BIT[4] RW   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	CM_FEAT_CONFIG BIT[3] RW   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	PRI_KEY_DERIVATION_KEY BIT[2] RW   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	LCM BIT[1] RW   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	CRI_CM_PRIVATE BIT[0] RW   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1

QFPROM_RAW_RD_PERM_MSB ADDRESS 0x019C RW RETENTION NO_CSR_TEST
QFPROM_RAW_RD_PERM_MSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_WR_PERM_LSB ADDRESS 0x01A0 RW RETENTION NO_CSR_TEST
QFPROM_RAW_WR_PERM_LSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31] RW   RETENTION 
	OEM_SPARE_REG30 BIT[30] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_SPARE_REG29 BIT[29] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_SPARE_REG28 BIT[28] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_SPARE_REG27 BIT[27] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_SPARE_REG26 BIT[26] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	USER_DATA_KEY BIT[25] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	IMAGE_ENCR_KEY1 BIT[24] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	BOOT_ROM_PATCH BIT[23] RW   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	SEC_KEY_DERIVATION_KEY BIT[22] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_SEC_BOOT BIT[21] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_IMAGE_ENCR_KEY BIT[20] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	QC_SPARE_REG19 BIT[19] RW   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	QC_SPARE_REG18 BIT[18] RW   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	MEM_CONFIG BIT[17] RW   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	CALIB BIT[16] RW   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	PK_HASH0 BIT[15] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	ANTI_ROLLBACK_4 BIT[14] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	ANTI_ROLLBACK_3 BIT[13] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	ANTI_ROLLBACK_2 BIT[12] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	ANTI_ROLLBACK_1 BIT[11] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	FEAT_CONFIG BIT[10] RW   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_CONFIG BIT[9] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	FEC_EN BIT[8] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	WR_PERM BIT[7] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	RD_PERM BIT[6] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	PTE BIT[5] RW   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	MRC_2_0 BIT[4] RW   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	CM_FEAT_CONFIG BIT[3] RW   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	PRI_KEY_DERIVATION_KEY BIT[2] RW   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	LCM BIT[1] RW   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	CRI_CM_PRIVATE BIT[0] RW   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1

QFPROM_RAW_WR_PERM_MSB ADDRESS 0x01A4 RW RETENTION NO_CSR_TEST
QFPROM_RAW_WR_PERM_MSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_FEC_EN_LSB ADDRESS 0x01A8 RW RETENTION NO_CSR_TEST
QFPROM_RAW_FEC_EN_LSB RESET_VALUE 0xXXXXXXXX
	REGION31_FEC_EN BIT[31] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION30_FEC_EN BIT[30] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION29_FEC_EN BIT[29] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION28_FEC_EN BIT[28] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION27_FEC_EN BIT[27] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION26_FEC_EN BIT[26] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION25_FEC_EN BIT[25] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION24_FEC_EN BIT[24] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION23_FEC_EN BIT[23] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION22_FEC_EN BIT[22] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION21_FEC_EN BIT[21] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION20_FEC_EN BIT[20] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION19_FEC_EN BIT[19] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION18_FEC_EN BIT[18] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION17_FEC_EN BIT[17] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION16_FEC_EN BIT[16] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION15_FEC_EN BIT[15] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION14_FEC_EN BIT[14] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION13_FEC_EN BIT[13] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION12_FEC_EN BIT[12] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION11_FEC_EN BIT[11] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION10_FEC_EN BIT[10] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION9_FEC_EN BIT[9] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION8_FEC_EN BIT[8] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION7_FEC_EN BIT[7] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION6_FEC_EN BIT[6] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION5_FEC_EN BIT[5] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION4_FEC_EN BIT[4] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION3_FEC_EN BIT[3] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION2_FEC_EN BIT[2] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION1_FEC_EN BIT[1] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION0_FEC_EN BIT[0] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QFPROM_RAW_FEC_EN_MSB ADDRESS 0x01AC RW RETENTION NO_CSR_TEST
QFPROM_RAW_FEC_EN_MSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_OEM_CONFIG_ROW0_LSB ADDRESS 0x01B0 RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	SHARED_QSEE_SPNIDEN_DISABLE BIT[31] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	NAND_XFER_PARAM BIT[30] RW   RETENTION 
	ALL_DEBUG_DISABLE BIT[29] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DEBUG_POLICY_DISABLE BIT[28] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SP_DISABLE BIT[27] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	UDK_DISABLE BIT[26] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DEBUG_DISABLE_IN_ROM BIT[25] RW   RETENTION 
	SPARE3 BIT[24] RW   RETENTION 
	APPS_HASH_INTEGRITY_CHECK_DISABLE BIT[23] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE2 BIT[22] RW   RETENTION 
	SW_ROT_USE_SERIAL_NUM BIT[21] RW   RETENTION 
		USE_OEM_ID VALUE 0x0
		USE_SERIAL_NUM VALUE 0x1
	DISABLE_ROT_TRANSFER BIT[20] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	IMAGE_ENCRYPTION_ENABLE BIT[19] RW   RETENTION 
	RSVD1 BIT[18:17] RW   RETENTION 
	SPARE1 BIT[16] RW   RETENTION 
	PBL_LOG_DISABLE BIT[15] RW   RETENTION 
	WDOG_EN BIT[14] RW   RETENTION 
		USE_GPIO VALUE 0x0
		IGNORE_GPIO_ENABLE_WDOG VALUE 0x1
	SPDM_SECURE_MODE BIT[13] RW   RETENTION 
		NORMAL_MODE VALUE 0x0
		SECURE_MODE VALUE 0x1
	SW_FUSE_PROG_DISABLE BIT[12] RW   RETENTION 
	RSVD0 BIT[11:10] RW   RETENTION 
	FAST_BOOT BIT[9:5] RW   RETENTION 
		SPI_NAND VALUE 0x00
		USB VALUE 0x01
		PARALLEL_NAND VALUE 0x02
		RESERVED VALUE 0x03
	SPARE0 BIT[4] RW   RETENTION 
	FORCE_USB_BOOT_DISABLE BIT[3] RW   RETENTION 
		USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB VALUE 0x0
		NOT_USE_FORCE_USB_BOOT_PIN VALUE 0x1
	FORCE_DLOAD_DISABLE BIT[2] RW   RETENTION 
		USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB VALUE 0x0
		NOT_USE_FORCE_USB_BOOT_PIN VALUE 0x1
	ENUM_TIMEOUT BIT[1] RW   RETENTION 
		TIMEOUT_DISABLED VALUE 0x0
		TIMEOUT_ENABLED_90S VALUE 0x1
	E_DLOAD_DISABLE BIT[0] RW   RETENTION 
		DOWNLOADER_ENABLED VALUE 0x0
		DOWNLOADER_DISABLED VALUE 0x1

QFPROM_RAW_OEM_CONFIG_ROW0_MSB ADDRESS 0x01B4 RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	LLCC_DSRW_DISABLE BIT[31] RW   RETENTION  NO_DOC
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	RSVD0 BIT[30:14] RW   RETENTION 
	ROOT_CERT_TOTAL_NUM BIT[13:12] RW   RETENTION 
	SHARED_QSEE_SPIDEN_DISABLE BIT[11] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MISC2_DEBUG_DISABLE BIT[10] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MISC1_DEBUG_DISABLE BIT[9] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MISC_DEBUG_DISABLE BIT[8] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_NIDEN_DISABLE BIT[7] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_DBGEN_DISABLE BIT[6] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_NS_NIDEN_DISABLE BIT[5] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_NS_DBGEN_DISABLE BIT[4] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_CP_NIDEN_DISABLE BIT[3] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_CP_DBGEN_DISABLE BIT[2] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MSS_NIDEN_DISABLE BIT[1] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MSS_DBGEN_DISABLE BIT[0] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

QFPROM_RAW_OEM_CONFIG_ROW1_LSB ADDRESS 0x01B8 RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	DISABLE_RSA BIT[31] RW   RETENTION 
	EKU_ENFORCEMENT_EN BIT[30] RW   RETENTION 
	RSVD1 BIT[29:16] RW   RETENTION 
	OEM_SPARE_REG30_SECURE BIT[15] RW   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	OEM_SPARE_REG29_SECURE BIT[14] RW   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	OEM_SPARE_REG28_SECURE BIT[13] RW   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	OEM_SPARE_REG27_SECURE BIT[12] RW   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	OEM_SPARE_REG26_SECURE BIT[11] RW   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	RSVD0 BIT[10:0] RW   RETENTION 

QFPROM_RAW_OEM_CONFIG_ROW1_MSB ADDRESS 0x01BC RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	OEM_PRODUCT_ID BIT[31:16] RW   RETENTION 
	OEM_HW_ID BIT[15:0] RW   RETENTION 

QFPROM_RAW_OEM_CONFIG_ROW2_LSB ADDRESS 0x01C0 RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_CONFIG_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	PERIPH_VID BIT[31:16] RW   RETENTION 
	PERIPH_PID BIT[15:0] RW   RETENTION 

QFPROM_RAW_OEM_CONFIG_ROW2_MSB ADDRESS 0x01C4 RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_CONFIG_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:8] RW   RETENTION 
	ANTI_ROLLBACK_FEATURE_EN BIT[7:0] RW   RETENTION 

QFPROM_RAW_FEAT_CONFIG_ROW0_LSB ADDRESS 0x01C8 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_FEAT_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	RESOLUTION_LIMITER BIT[31] RW   RETENTION 
	CE_BAM_DISABLE BIT[30] RW   RETENTION 
	EFUSE_MDP_PANEL_RES_LIMIT BIT[29:28] RW   RETENTION 
	NIDNT_DISABLE BIT[27] RW   RETENTION 
	QC_UDK_DISABLE BIT[26] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SECURE_CHANNEL_DISABLE BIT[25] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	VP8_DECODER_DISABLE BIT[24] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PKA_3PIP_DISABLE BIT[23] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_ACG_DISABLE BIT[22] RW   RETENTION 
		SPARE VALUE 0x0
	NAV_DISABLE BIT[21] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	GSM_DISABLE BIT[20] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_MDSP_FW_DISABLE BIT[19:17] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE3 BIT[16] RW   RETENTION 
	MODEM_UIM1_DISABLE BIT[15] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE2 BIT[14:11] RW   RETENTION 
	MODEM_GLOBAL_DISABLE BIT[10] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_TCM_BOOT_DISABLE BIT[9] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE1 BIT[8:6] RW   RETENTION 
	MSMC_SPARE BIT[5:4] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_LTE_DISABLE BIT[3] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE0 BIT[2] RW   RETENTION 
	MODEM_NB_IOT_GSM_DISABLE BIT[1:0] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

QFPROM_RAW_FEAT_CONFIG_ROW0_MSB ADDRESS 0x01CC RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_FEAT_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SPARE7 BIT[31] RW   RETENTION 
	CM_FEAT_CONFIG_DISABLE BIT[30] RW   RETENTION 
	FUSE_SMT_PERM_ENABLE2 BIT[29] RW   RETENTION 
	FUSE_SMT_PERM_ENABLE BIT[28] RW   RETENTION 
	SYSBARDISABLE BIT[27] RW   RETENTION 
	SPARE6 BIT[26] RW   RETENTION 
	DDR_FREQ_LIMIT_EN BIT[25] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	VFE_DISABLE BIT[24] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE0 BIT[23:20] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DEHR_MSA_ENABLE BIT[19] RW   RETENTION 
		DISABLE_MSA VALUE 0x0
		ENABLE_MSA VALUE 0x1
	MSA_ENABLE BIT[18] RW   RETENTION 
		DISABLE_MSA VALUE 0x0
		ENABLE_MSA VALUE 0x1
	ENABLE_DEVICE_IN_TEST_MODE BIT[17] RW   RETENTION 
	QTI_ROOT_SIG_FORMAT_SEL BIT[16] RW   RETENTION 
	BOOT_ROM_PATCH_DISABLE BIT[15:13] RW   RETENTION 
		ENABLE_PATCHING VALUE 0x0
		DISABLE_PATCHING VALUE 0x1
	STACKED_MEMORY_ID BIT[12:8] RW   RETENTION 
	LTE_ABOVE_CATNB1_EN BIT[7] RW   RETENTION 
	LTE_NB_DISABLE BIT[6] RW   RETENTION 
	APPS_BOOT_FSM_CFG BIT[5] RW   RETENTION 
		DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM VALUE 0x0
		BOOT_FSM_BASED_BRING_UP VALUE 0x1
	APPS_BOOT_FSM_DELAY BIT[4:3] RW   RETENTION 
		GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256 VALUE 0x0
		GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128 VALUE 0x2
		GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103 VALUE 0x3
	APPS_CLOCKCFG BIT[2:1] RW   RETENTION 
	APPS_L2_CACHE_UPPER_BANK_DISABLE BIT[0] RW   RETENTION 
		ENUM_512KB VALUE 0x0
		ENUM_1MB VALUE 0x1

QFPROM_RAW_FEAT_CONFIG_ROW1_LSB ADDRESS 0x01D0 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_FEAT_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	QWES_DISABLE BIT[31] RW   RETENTION 
	SPARE1 BIT[30] RW   RETENTION 
	QWES_GPRS BIT[29] RW   RETENTION 
	QWES_NB BIT[28] RW   RETENTION 
	QWES_CATM BIT[27] RW   RETENTION 
	FUSE_DEBUGBUS_DISABLE BIT[26] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE2 BIT[25] RW   RETENTION 
	SPARE3 BIT[24] RW   RETENTION 
	SPARE4 BIT[23] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE5 BIT[22] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MISC_DEBUG_DISABLE BIT[21] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_NIDEN_DISABLE BIT[20] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_DBGEN_DISABLE BIT[19] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_NS_NIDEN_DISABLE BIT[18] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_NS_DBGEN_DISABLE BIT[17] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_CP_NIDEN_DISABLE BIT[16] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_CP_DBGEN_DISABLE BIT[15] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MSS_NIDEN_DISABLE BIT[14] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MSS_DBGEN_DISABLE BIT[13] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_QSEE_SPNIDEN_DISABLE BIT[12] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_QSEE_SPIDEN_DISABLE BIT[11] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_NS_NIDEN_DISABLE BIT[10] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_NS_DBGEN_DISABLE BIT[9] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_CP_NIDEN_DISABLE BIT[8] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_CP_DBGEN_DISABLE BIT[7] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_MSS_NIDEN_DISABLE BIT[6] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_MSS_DBGEN_DISABLE BIT[5] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_QSEE_SPNIDEN_DISABLE BIT[4] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_QSEE_SPIDEN_DISABLE BIT[3] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QDI_SPMI_DISABLE BIT[2] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SM_BIST_DISABLE BIT[1] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	TIC_DISABLE BIT[0] RW   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

QFPROM_RAW_FEAT_CONFIG_ROW1_MSB ADDRESS 0x01D4 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_FEAT_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	SEC_TAP_ACCESS_DISABLE BIT[31:25] RW   RETENTION 
	TAP_CJI_CORE_SEL_DISABLE BIT[24] RW   RETENTION 
	TAP_INSTR_DISABLE BIT[23:11] RW   RETENTION 
	SPARE1 BIT[10] RW   RETENTION 
	SPARE0 BIT[9:5] RW   RETENTION 
	APPS_PBL_PATCH_VERSION BIT[4:0] RW   RETENTION 

QFPROM_RAW_FEAT_CONFIG_ROW2_LSB ADDRESS 0x01D8 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_FEAT_CONFIG_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	TAP_GEN_SPARE_INSTR_DISABLE_31_0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_FEAT_CONFIG_ROW2_MSB ADDRESS 0x01DC RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_FEAT_CONFIG_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_7 BIT[31] RW   RETENTION 
	SPARE_6 BIT[30] RW   RETENTION 
	FUSE_APPS_BOOT_TRIGGER_DISABLE BIT[29] RW   RETENTION 
	MSS_HASH_INTEGRITY_CHECK_DISABLE BIT[28] RW   RETENTION 
	MODEM_PBL_PLL_CTRL BIT[27:24] RW   RETENTION 
	APPS_PBL_PLL_CTRL BIT[23:19] RW   RETENTION 
	SPARE1 BIT[18] RW   RETENTION 
	PBL_QSEE_BOOT_FLOW_DISABLE BIT[17] RW   RETENTION 
	XBL_SEC_AUTH_DISABLE BIT[16] RW   RETENTION 
	LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT BIT[15] RW   RETENTION 
	APPS_AARCH64_ENABLE BIT[14] RW   RETENTION 
	APPS_PBL_BOOT_SPEED BIT[13:12] RW   RETENTION 
		XO VALUE 0x0
		ENUM_384_MHZ VALUE 0x1
		ENUM_614_4_MHZ VALUE 0x2
		ENUM_998_4_MHZ VALUE 0x3
	APPS_BOOT_FROM_ROM BIT[11] RW   RETENTION 
	SPARE10_9 BIT[10:9] RW   RETENTION 
	SPARE_8_7 BIT[8:7] RW   RETENTION 
	SPARE0 BIT[6] RW   RETENTION 
	BOOT_ROM_PATCH_DISABLE BIT[5] RW   RETENTION 
	TAP_GEN_SPARE_INSTR_DISABLE_36_32 BIT[4:0] RW   RETENTION 

QFPROM_RAW_ANTI_ROLLBACK_1_LSB ADDRESS 0x01E0 RW RETENTION NO_CSR_TEST
QFPROM_RAW_ANTI_ROLLBACK_1_LSB RESET_VALUE 0xXXXXXXXX
	XBL0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_ANTI_ROLLBACK_1_MSB ADDRESS 0x01E4 RW RETENTION NO_CSR_TEST
QFPROM_RAW_ANTI_ROLLBACK_1_MSB RESET_VALUE 0xXXXXXXXX
	XBL1 BIT[31:0] RW   RETENTION 

QFPROM_RAW_ANTI_ROLLBACK_2_LSB ADDRESS 0x01E8 RW RETENTION NO_CSR_TEST
QFPROM_RAW_ANTI_ROLLBACK_2_LSB RESET_VALUE 0xXXXXXXXX
	PIL_SUBSYSTEM_31_0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_ANTI_ROLLBACK_2_MSB ADDRESS 0x01EC RW RETENTION NO_CSR_TEST
QFPROM_RAW_ANTI_ROLLBACK_2_MSB RESET_VALUE 0xXXXXXXXX
	XBL_SEC BIT[31:25] RW   RETENTION 
	AOP BIT[24:17] RW   RETENTION 
	TZ BIT[16:0] RW   RETENTION 

QFPROM_RAW_ANTI_ROLLBACK_3_LSB ADDRESS 0x01F0 RW RETENTION NO_CSR_TEST
QFPROM_RAW_ANTI_ROLLBACK_3_LSB RESET_VALUE 0xXXXXXXXX
	XBL_CONFIG_1_0 BIT[31:30] RW   RETENTION 
	TQS_HASH_ACTIVE BIT[29:25] RW   RETENTION 
	RPMB_KEY_PROVISIONED BIT[24] RW   RETENTION 
		RPMB_KEY_NOT_PROVISIONED VALUE 0x0
		RPMB_KEY_PROVISIONED VALUE 0x1
	PIL_SUBSYSTEM_47_32 BIT[23:8] RW   RETENTION 
	SAFESWITCH BIT[7:0] RW   RETENTION 

QFPROM_RAW_ANTI_ROLLBACK_3_MSB ADDRESS 0x01F4 RW RETENTION NO_CSR_TEST
QFPROM_RAW_ANTI_ROLLBACK_3_MSB RESET_VALUE 0xXXXXXXXX
	XBL_CONFIG_5_2 BIT[31:28] RW   RETENTION 
	DEVICE_CFG BIT[27:17] RW   RETENTION 
	DEBUG_POLICY BIT[16:12] RW   RETENTION 
	HYPERVISOR BIT[11:0] RW   RETENTION 

QFPROM_RAW_ANTI_ROLLBACK_4_LSB ADDRESS 0x01F8 RW RETENTION NO_CSR_TEST
QFPROM_RAW_ANTI_ROLLBACK_4_LSB RESET_VALUE 0xXXXXXXXX
	MSS BIT[31:16] RW   RETENTION 
	MISC BIT[15:0] RW   RETENTION 

QFPROM_RAW_ANTI_ROLLBACK_4_MSB ADDRESS 0x01FC RW RETENTION NO_CSR_TEST
QFPROM_RAW_ANTI_ROLLBACK_4_MSB RESET_VALUE 0xXXXXXXXX
	SIMLOCK BIT[31] RW   RETENTION 
	TX BIT[30:4] RW   RETENTION 
	ROOT_CERT_PK_HASH_INDEX BIT[3:0] RW   RETENTION 

QFPROM_RAW_PK_HASH0_ROWn_LSB(n):(0)-(6) ARRAY 0x00000200+0x8*n
QFPROM_RAW_PK_HASH0_ROW0_LSB ADDRESS 0x0200 RW RETENTION NO_CSR_TEST
QFPROM_RAW_PK_HASH0_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_PK_HASH0_ROWn_MSB(n):(0)-(6) ARRAY 0x00000204+0x8*n
QFPROM_RAW_PK_HASH0_ROW0_MSB ADDRESS 0x0204 RW RETENTION NO_CSR_TEST
QFPROM_RAW_PK_HASH0_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31] RW   RETENTION 
	FEC_VALUE BIT[30:24] RW   RETENTION 
	HASH_DATA1 BIT[23:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW0_LSB ADDRESS 0x0238 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	CPR2_QUOT_VMIN_SVS BIT[31:24] RW   RETENTION 
	CPR2_QUOT_VMIN_NOM BIT[23:12] RW   RETENTION 
	CPR2_QUOT_VMIN_TUR BIT[11:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW0_MSB ADDRESS 0x023C RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_R71 BIT[31:23] RW   RETENTION 
	CPR2_DIS_CPR BIT[22] RW   RETENTION 
	CPR_GLOBAL_RC BIT[21:19] RW   RETENTION 
	CPR2_TARG_VOLT_TUR BIT[18:13] RW   RETENTION 
	CPR2_RO_SEL_SVS BIT[12:10] RW   RETENTION 
	CPR2_RO_SEL_NOM BIT[9:7] RW   RETENTION 
	CPR2_RO_SEL_TUR BIT[6:4] RW   RETENTION 
	CPR2_QUOT_VMIN_SVS BIT[3:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW1_LSB ADDRESS 0x0240 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_28 BIT[31:28] RW   RETENTION 
	CPR0_TARG_VOLT_SVS BIT[27:23] RW   RETENTION 
	CPR0_TARG_VOLT_NOM BIT[22:18] RW   RETENTION 
	CPR0_TARG_VOLT_TUR BIT[17:13] RW   RETENTION 
	CPR0_DIS_CPR BIT[12] RW   RETENTION 
	CPR2_TARG_VOLT_SVS BIT[11:6] RW   RETENTION 
	CPR2_TARG_VOLT_NOM BIT[5:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW1_MSB ADDRESS 0x0244 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_24 BIT[31:24] RW   RETENTION 
	CPR_LOCAL_RC BIT[23:21] RW   RETENTION 
	CPR1_TARG_VOLT_NOMPLUS BIT[20:16] RW   RETENTION 
	CPR1_TARG_VOLT_SVS BIT[15:11] RW   RETENTION 
	CPR1_TARG_VOLT_NOM BIT[10:6] RW   RETENTION 
	CPR1_TARG_VOLT_TUR BIT[5:1] RW   RETENTION 
	CPR1_DIS_CPR BIT[0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW2_LSB ADDRESS 0x0248 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	IDDQ_CX_ACTIVE_BIT BIT[31:27] RW   RETENTION 
	IDDQ_APC_ACTIVE BIT[26:19] RW   RETENTION 
	CPR2_OFFSET_SVS BIT[18:13] RW   RETENTION 
	CPR2_OFFSET_NOMINAL BIT[12:7] RW   RETENTION 
	CPR2_OFFSET_TURBO BIT[6:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW2_MSB ADDRESS 0x024C RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_BITS_31_24 BIT[31:24] RW   RETENTION 
	PH_B0M1 BIT[23:21] RW   RETENTION 
	PH_B0M0 BIT[20:18] RW   RETENTION 
	G_B0 BIT[17:15] RW   RETENTION 
	CLK_B BIT[14:13] RW   RETENTION 
	CAP_B BIT[12:11] RW   RETENTION 
	SAR_B BIT[10:9] RW   RETENTION 
	IDDQ_MX_ACTIVE BIT[8:3] RW   RETENTION 
	IDDQ_CX_ACTIVE_BIT BIT[2:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW3_LSB ADDRESS 0x0250 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW3_LSB RESET_VALUE 0xXXXXXXXX
	SPARE1 BIT[31:25] RW   RETENTION 
	VREF_B1 BIT[24:23] RW   RETENTION 
	PH_B1M3 BIT[22:20] RW   RETENTION 
	PH_B1M2 BIT[19:17] RW   RETENTION 
	PH_B1M1 BIT[16:14] RW   RETENTION 
	PH_B1M0 BIT[13:11] RW   RETENTION 
	G_B1 BIT[10:8] RW   RETENTION 
	VREF_B0 BIT[7:6] RW   RETENTION 
	PH_B0M3 BIT[5:3] RW   RETENTION 
	PH_BOM2 BIT[2:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW3_MSB ADDRESS 0x0254 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW3_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_BITS BIT[31:24] RW   RETENTION 
	SPARE BIT[23:22] RW   RETENTION 
	GNSS_ADC_CALIB BIT[21:19] RW   RETENTION 
	MODEM_TXDAC_FUSEFLAG BIT[18] RW   RETENTION 
	COMBOTXDAC_SPARE BIT[17:10] RW   RETENTION 
	COMBOTXDAC_RANGE_CORR BIT[9] RW   RETENTION 
	COMBOTXDAC_AVEG_CORR BIT[8] RW   RETENTION 
	COMBOTXDAC_RPOLY_CAL BIT[7:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW4_LSB ADDRESS 0x0258 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW4_LSB RESET_VALUE 0xXXXXXXXX
	TSENS1_POINT2 BIT[31:26] RW   RETENTION 
	TSENS1_POINT1 BIT[25:20] RW   RETENTION 
	TSENS0_POINT2 BIT[19:14] RW   RETENTION 
	TSENS0_POINT1 BIT[13:8] RW   RETENTION 
	TSENS_BASE0 BIT[7:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW4_MSB ADDRESS 0x025C RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW4_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_BITS BIT[31:24] RW   RETENTION 
	TSENS3_POINT2 BIT[23:18] RW   RETENTION 
	TSENS3_POINT1 BIT[17:12] RW   RETENTION 
	TSENS2_POINT2 BIT[11:6] RW   RETENTION 
	TSENS2_POINT1 BIT[5:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW5_LSB ADDRESS 0x0260 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW5_LSB RESET_VALUE 0xXXXXXXXX
	SPARE_23_31 BIT[31:23] RW   RETENTION 
	TSENS_CALIB BIT[22:20] RW   RETENTION 
	TSENS_BASE1 BIT[19:12] RW   RETENTION 
	TSENS4_POINT2 BIT[11:6] RW   RETENTION 
	TSENS4_POINT1 BIT[5:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW5_MSB ADDRESS 0x0264 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW5_MSB RESET_VALUE 0xXXXXXXXX
	CPR_RESERVED_20_0 BIT[31:11] RW   RETENTION 
	SPARE_10_9 BIT[10:9] RW   RETENTION 
	CPR1_TARG_VOLT_SVSPLUS BIT[8:4] RW   RETENTION 
	SPARE_0_3 BIT[3:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW6_LSB ADDRESS 0x0268 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW6_LSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_26 BIT[31:26] RW   RETENTION 
	ADC_VREF BIT[25:21] RW   RETENTION 
	ADC_LDO_Q BIT[20:16] RW   RETENTION 
	ADC_LDO_I BIT[15:11] RW   RETENTION 
	CPR_RESERVED_31_21 BIT[10:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW6_MSB ADDRESS 0x026C RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW6_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW7_LSB ADDRESS 0x0270 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW7_LSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW7_MSB ADDRESS 0x0274 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW7_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW8_LSB ADDRESS 0x0278 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW8_LSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW8_MSB ADDRESS 0x027C RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW8_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW9_LSB ADDRESS 0x0280 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW9_LSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW9_MSB ADDRESS 0x0284 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW9_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW10_LSB ADDRESS 0x0288 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW10_LSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW10_MSB ADDRESS 0x028C RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW10_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW11_LSB ADDRESS 0x0290 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW11_LSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_CALIB_ROW11_MSB ADDRESS 0x0294 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_CALIB_ROW11_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_MEM_CONFIG_ROWn_LSB(n):(0)-(11) ARRAY 0x00000298+0x8*n
QFPROM_RAW_MEM_CONFIG_ROW0_LSB ADDRESS 0x0298 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_MEM_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	REDUN_DATA BIT[31:0] RW   RETENTION 

QFPROM_RAW_MEM_CONFIG_ROWn_MSB(n):(0)-(11) ARRAY 0x0000029C+0x8*n
QFPROM_RAW_MEM_CONFIG_ROW0_MSB ADDRESS 0x029C RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_MEM_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	REDUN_DATA BIT[31:0] RW   RETENTION 

QFPROM_RAW_QC_SPARE_REGn_LSB(n):(18)-(19) ARRAY 0x00000268+0x8*n
QFPROM_RAW_QC_SPARE_REG18_LSB ADDRESS 0x02F8 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_QC_SPARE_REG18_LSB RESET_VALUE 0xXXXXXXXX
	QC_SPARE BIT[31:0] RW   RETENTION 

QFPROM_RAW_QC_SPARE_REGn_MSB(n):(18)-(19) ARRAY 0x0000026C+0x8*n
QFPROM_RAW_QC_SPARE_REG18_MSB ADDRESS 0x02FC RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_QC_SPARE_REG18_MSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31] RW   RETENTION 
	FEC_VALUE BIT[30:24] RW   RETENTION 
	QC_SPARE BIT[23:0] RW   RETENTION 

QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB(n):(0)-(1) ARRAY 0x00000308+0x8*n
QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW0_LSB ADDRESS 0x0308 RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB(n):(0)-(1) ARRAY 0x0000030C+0x8*n
QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW0_MSB ADDRESS 0x030C RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31] RW   RETENTION 
	FEC_VALUE BIT[30:24] RW   RETENTION 
	KEY_DATA1 BIT[23:0] RW   RETENTION 

QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB ADDRESS 0x0318 RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:16] RW   RETENTION 
	KEY_DATA0 BIT[15:0] RW   RETENTION 

QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB ADDRESS 0x031C RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31] RW   RETENTION 
	FEC_VALUE BIT[30:24] RW   RETENTION 
	RSVD0 BIT[23:0] RW   RETENTION 

QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB(n):(0)-(1) ARRAY 0x00000320+0x8*n
QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB ADDRESS 0x0320 RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	SEC_BOOT4 BIT[31:24] RW   RETENTION 
	SEC_BOOT3 BIT[23:16] RW   RETENTION 
	SEC_BOOT2 BIT[15:8] RW   RETENTION 
	SEC_BOOT1 BIT[7:0] RW   RETENTION 

QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB(n):(0)-(1) ARRAY 0x00000324+0x8*n
QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB ADDRESS 0x0324 RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31] RW   RETENTION 
	FEC_VALUE BIT[30:24] RW   RETENTION 
	SEC_BOOT7 BIT[23:16] RW   RETENTION 
	SEC_BOOT6 BIT[15:8] RW   RETENTION 
	SEC_BOOT5 BIT[7:0] RW   RETENTION 

QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB(n):(0)-(3) ARRAY 0x00000330+0x8*n
QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW0_LSB ADDRESS 0x0330 RW RETENTION NO_CSR_TEST
QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB(n):(0)-(3) ARRAY 0x00000334+0x8*n
QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW0_MSB ADDRESS 0x0334 RW RETENTION NO_CSR_TEST
QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31] RW   RETENTION 
	FEC_VALUE BIT[30:24] RW   RETENTION 
	KEY_DATA1 BIT[23:0] RW   RETENTION 

QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB ADDRESS 0x0350 RW RETENTION NO_CSR_TEST
QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB ADDRESS 0x0354 RW RETENTION NO_CSR_TEST
QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31] RW   RETENTION 
	FEC_VALUE BIT[30:24] RW   RETENTION 
	RSVD0 BIT[23:0] RW   RETENTION 

QFPROM_RAW_ROM_PATCH_ROWn_LSB(n):(0)-(35) ARRAY 0x00000358+0x8*n
QFPROM_RAW_ROM_PATCH_ROW0_LSB ADDRESS 0x0358 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_ROM_PATCH_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	PATCH_DATA BIT[31:0] RW   RETENTION 

QFPROM_RAW_ROM_PATCH_ROWn_MSB(n):(0)-(35) ARRAY 0x0000035C+0x8*n
QFPROM_RAW_ROM_PATCH_ROW0_MSB ADDRESS 0x035C RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_RAW_ROM_PATCH_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31] RW   RETENTION 
	FEC_VALUE BIT[30:24] RW   RETENTION 
	RSVD0 BIT[23:17] RW   RETENTION 
	PATCH_ADDR BIT[16:1] RW   RETENTION 
	PATCH_EN BIT[0] RW   RETENTION 

QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB(n):(0)-(1) ARRAY 0x00000478+0x8*n
QFPROM_RAW_IMAGE_ENCR_KEY1_ROW0_LSB ADDRESS 0x0478 RW RETENTION NO_CSR_TEST
QFPROM_RAW_IMAGE_ENCR_KEY1_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] RW   RETENTION 

QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB(n):(0)-(1) ARRAY 0x0000047C+0x8*n
QFPROM_RAW_IMAGE_ENCR_KEY1_ROW0_MSB ADDRESS 0x047C RW RETENTION NO_CSR_TEST
QFPROM_RAW_IMAGE_ENCR_KEY1_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31] RW   RETENTION 
	FEC_VALUE BIT[30:24] RW   RETENTION 
	KEY_DATA1 BIT[23:0] RW   RETENTION 

QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB ADDRESS 0x0488 RW RETENTION NO_CSR_TEST
QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:16] RW   RETENTION 
	KEY_DATA0 BIT[15:0] RW   RETENTION 

QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB ADDRESS 0x048C RW RETENTION NO_CSR_TEST
QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31] RW   RETENTION 
	FEC_VALUE BIT[30:24] RW   RETENTION 
	RSVD0 BIT[23:0] RW   RETENTION 

QFPROM_RAW_USER_DATA_KEY_ROWn_LSB(n):(0)-(3) ARRAY 0x00000490+0x8*n
QFPROM_RAW_USER_DATA_KEY_ROW0_LSB ADDRESS 0x0490 RW RETENTION NO_CSR_TEST
QFPROM_RAW_USER_DATA_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	USER_DATA_KEY BIT[31:0] RW   RETENTION 

QFPROM_RAW_USER_DATA_KEY_ROWn_MSB(n):(0)-(3) ARRAY 0x00000494+0x8*n
QFPROM_RAW_USER_DATA_KEY_ROW0_MSB ADDRESS 0x0494 RW RETENTION NO_CSR_TEST
QFPROM_RAW_USER_DATA_KEY_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31] RW   RETENTION 
	FEC_VALUE BIT[30:24] RW   RETENTION 
	USER_DATA_KEY BIT[23:0] RW   RETENTION 

QFPROM_RAW_USER_DATA_KEY_ROW4_LSB ADDRESS 0x04B0 RW RETENTION NO_CSR_TEST
QFPROM_RAW_USER_DATA_KEY_ROW4_LSB RESET_VALUE 0xXXXXXXXX
	USER_DATA_KEY BIT[31:0] RW   RETENTION 

QFPROM_RAW_USER_DATA_KEY_ROW4_MSB ADDRESS 0x04B4 RW RETENTION NO_CSR_TEST
QFPROM_RAW_USER_DATA_KEY_ROW4_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31] RW   RETENTION 
	FEC_VALUE BIT[30:24] RW   RETENTION 
	RSVD0 BIT[23:0] RW   RETENTION 

QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB(n):(26)-(29) ARRAY 0x00000318+0x10*n
QFPROM_RAW_OEM_SPARE_REG26_ROW0_LSB ADDRESS 0x04B8 RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_SPARE_REG26_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	OEM_SPARE BIT[31:0] RW   RETENTION 

QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB(n):(26)-(29) ARRAY 0x0000031C+0x10*n
QFPROM_RAW_OEM_SPARE_REG26_ROW0_MSB ADDRESS 0x04BC RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_SPARE_REG26_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	OEM_SPARE BIT[31:0] RW   RETENTION 

QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB(n):(26)-(29) ARRAY 0x00000320+0x10*n
QFPROM_RAW_OEM_SPARE_REG26_ROW1_LSB ADDRESS 0x04C0 RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_SPARE_REG26_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	OEM_SPARE BIT[31:0] RW   RETENTION 

QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB(n):(26)-(29) ARRAY 0x00000324+0x10*n
QFPROM_RAW_OEM_SPARE_REG26_ROW1_MSB ADDRESS 0x04C4 RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_SPARE_REG26_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	OEM_SPARE BIT[31:0] RW   RETENTION 

QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB ADDRESS 0x04F8 RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB RESET_VALUE 0xXXXXXXXX
	OEM_SPARE BIT[31:0] RW   RETENTION 

QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB ADDRESS 0x04FC RW RETENTION NO_CSR_TEST
QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB RESET_VALUE 0xXXXXXXXX
	OEM_SPARE BIT[31:0] RW   RETENTION 

QFPROM_BLOW_TIMER ADDRESS 0x203C RW RETENTION
QFPROM_BLOW_TIMER RESET_VALUE 0x00000000
	BLOW_TIMER BIT[11:0] RW   RETENTION 

QFPROM_TEST_CTRL ADDRESS 0x2040 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_TEST_CTRL RESET_VALUE 0x00000000
	SEL_TST_ROM BIT[3] RW   RETENTION 
	SEL_TST_WL BIT[2] RW   RETENTION 
	SEL_TST_BL BIT[1] RW   RETENTION 
	EN_FUSE_RES_MEAS BIT[0] RW   RETENTION 

QFPROM_ACCEL ADDRESS 0x2044 RW RETENTION
QFPROM_ACCEL RESET_VALUE 0x00000100
	QFPROM_GATELAST BIT[11] RW   RETENTION 
	QFPROM_TRIPPT_SEL BIT[10:8] RW   RETENTION 
	QFPROM_ACCEL BIT[7:0] RW   RETENTION 

QFPROM_BLOW_STATUS ADDRESS 0x2048 R RETENTION NO_CSR_TEST
QFPROM_BLOW_STATUS RESET_VALUE 0x00000000
	QFPROM_WR_ERR BIT[1] R   RETENTION 
		NO_ERROR VALUE 0x0
		ERROR VALUE 0x1
	QFPROM_BUSY BIT[0] R   RETENTION 

QFPROM_ROM_ERROR ADDRESS 0x204C R RETENTION NO_CSR_TEST
QFPROM_ROM_ERROR RESET_VALUE 0x00000000
	ERROR BIT[0] R   RETENTION 
		NO_ERROR VALUE 0x0
		ERROR VALUE 0x1

QFPROM0_MATCH_STATUS ADDRESS 0x2050 R RETENTION NO_CSR_TEST
QFPROM0_MATCH_STATUS RESET_VALUE 0xXXXXXXXX
	FLAG BIT[31:0] R   RETENTION 

QFPROM1_MATCH_STATUS ADDRESS 0x2054 R RETENTION NO_CSR_TEST
QFPROM1_MATCH_STATUS RESET_VALUE 0xXXXXXXXX
	FLAG BIT[31:0] R   RETENTION 

FEC_ESR ADDRESS 0x2058 RW RETENTION NO_CSR_TEST
FEC_ESR RESET_VALUE 0x00000000
	CORR_SW_ACC BIT[13] RW   RETENTION 
	CORR_SECURE_CHANNEL BIT[11] RW   RETENTION  NO_DOC
	CORR_BOOT_ROM BIT[10] RW   RETENTION 
	CORR_FUSE_SENSE BIT[9] RW   RETENTION 
	CORR_MULT BIT[8] RW   RETENTION 
	CORR_SEEN BIT[7] RW   RETENTION 
		NO_CORRECTION VALUE 0x0
		CORRECTION VALUE 0x1
	ERR_SW_ACC BIT[6] RW   RETENTION 
	ERR_SECURE_CHANNEL BIT[4] RW   RETENTION  NO_DOC
	ERR_BOOT_ROM BIT[3] RW   RETENTION 
	ERR_FUSE_SENSE BIT[2] RW   RETENTION 
	ERR_MULT BIT[1] RW   RETENTION 
	ERR_SEEN BIT[0] RW   RETENTION 
		NO_ERROR VALUE 0x0
		ERROR VALUE 0x1

FEC_EAR ADDRESS 0x205C R RETENTION NO_CSR_TEST
FEC_EAR RESET_VALUE 0x00000000
	CORR_ADDR BIT[31:16] R   RETENTION 
	ERR_ADDR BIT[15:0] R   RETENTION 

QFPROM_BIST_CTRL ADDRESS 0x2060 RW RETENTION NO_DOC NO_CSR_TEST
QFPROM_BIST_CTRL RESET_VALUE 0x00000000
	AUTH_REGION BIT[7:2] RW   RETENTION 
	SHA_ENABLE BIT[1] RW   RETENTION 
	START BIT[0] RW   RETENTION 

QFPROM_BIST_ERROR0 ADDRESS 0x2064 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_BIST_ERROR0 RESET_VALUE 0x00000000
	ERROR BIT[31:0] R   RETENTION 
		NO_ERROR VALUE 0x00000000
		ERROR VALUE 0x00000001

QFPROM_BIST_ERROR1 ADDRESS 0x2068 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_BIST_ERROR1 RESET_VALUE 0x00000000
	ERROR BIT[31:0] R   RETENTION 
		NO_ERROR VALUE 0x00000000
		ERROR VALUE 0x00000001

QFPROM_HASH_SIGNATUREn(n):(0)-(7) ARRAY 0x0000206C+0x4*n
QFPROM_HASH_SIGNATURE0 ADDRESS 0x206C R RETENTION NO_DOC NO_CSR_TEST
QFPROM_HASH_SIGNATURE0 RESET_VALUE 0x00000000
	HASH_VALUE BIT[31:0] R   RETENTION 

HW_KEY_STATUS ADDRESS 0x208C R RETENTION NO_CSR_TEST
HW_KEY_STATUS RESET_VALUE 0x00000XXX
	MSA_SECURE BIT[10] R   RETENTION 
		MSA_NOT_SECURE VALUE 0x0
		MSA_SECURE VALUE 0x1
	APPS_SECURE BIT[9] R   RETENTION 
		APPS_NOT_SECURE VALUE 0x0
		APPS_SECURE VALUE 0x1
	KDF_AND_HW_KEY_SHIFT_DONE BIT[8] R   RETENTION 
		KDF_AND_HW_KEY_SHIFT_IN_PROGRESS VALUE 0x0
		KDF_AND_HW_KEY_SHIFT_HAS_COMPLETED VALUE 0x1
	HW_KEY_SHIFT_DONE BIT[7] R   RETENTION 
		HW_KEY_SHIFT_IN_PROGRESS VALUE 0x0
		HW_KEY_SHIFT_HAS_COMPLETED VALUE 0x1
	FUSE_SENSE_DONE BIT[6] R   RETENTION 
		FUSE_SENSE_IN_PROGRESS VALUE 0x0
		FUSE_SENSE_HAS_COMPLETED VALUE 0x1
	CRI_CM_BOOT_DONE BIT[5] R   RETENTION  NO_DOC
		CRI_CM_BOOT_IN_PROGRESS VALUE 0x0
		CRI_CM_BOOT_HAS_COMPLETED VALUE 0x1
	KDF_DONE BIT[4] R   RETENTION 
		KDF_OPERATION_IN_PROGRESS VALUE 0x0
		KDF_OPERATION_HAS_COMPLETED VALUE 0x1
	MSA_KEYS_BLOCKED BIT[3] R   RETENTION 
		NOT_BLOCKED VALUE 0x0
		BLOCKED VALUE 0x1
	APPS_KEYS_BLOCKED BIT[2] R   RETENTION 
		NOT_BLOCKED VALUE 0x0
		BLOCKED VALUE 0x1
	SEC_KEY_DERIVATION_KEY_BLOWN BIT[1] R   RETENTION 
		NOT_BLOWN VALUE 0x0
		BLOWN VALUE 0x1
	PRI_KEY_DERIVATION_KEY_BLOWN BIT[0] R   RETENTION 
		NOT_BLOWN VALUE 0x0
		BLOWN VALUE 0x1

RESET_JDR_STATUS ADDRESS 0x2090 R RETENTION NO_CSR_TEST
RESET_JDR_STATUS RESET_VALUE 0x00000000
	FORCE_RESET BIT[1] R   RETENTION 
	DISABLE_SYSTEM_RESET BIT[0] R   RETENTION 

ATPG_JDR_STATUS ADDRESS 0x2094 R RETENTION NO_CSR_TEST
ATPG_JDR_STATUS RESET_VALUE 0x00000000
	FUSE_SENSE_ATPG_CTL BIT[0] R   RETENTION 

FEAT_PROV_OUTn(n):(0)-(3) ARRAY 0x00002098+0x4*n
FEAT_PROV_OUT0 ADDRESS 0x2098 R RETENTION NO_DOC NO_CSR_TEST
FEAT_PROV_OUT0 RESET_VALUE 0x00000000
	FEAT_PROV_OUT_VALUE BIT[31:0] R   RETENTION 

SEC_CTRL_MISC_CONFIG_STATUSn(n):(0)-(3) ARRAY 0x000020A8+0x4*n
SEC_CTRL_MISC_CONFIG_STATUS0 ADDRESS 0x20A8 R RETENTION NO_DOC NO_CSR_TEST
SEC_CTRL_MISC_CONFIG_STATUS0 RESET_VALUE 0x00000000
	SEC_CTRL_MISC_CONFIG_STATUS_VALUE BIT[31:0] R   RETENTION 

DEBUG_FUSE_STATUS ADDRESS 0x20F0 R RETENTION NO_DOC NO_CSR_TEST
DEBUG_FUSE_STATUS RESET_VALUE 0xFFFFFFFF
	RSVD0 BIT[31:21] R   RETENTION 
	SHARED_MISC2_DEBUG BIT[20] R   RETENTION 
	SHARED_MISC1_DEBUG BIT[19] R   RETENTION 
	SHARED_MISC_DEBUG BIT[18] R   RETENTION 
	APPS_NIDEN BIT[17] R   RETENTION 
	APPS_DBGEN BIT[16] R   RETENTION 
	PRIVATE_QSEE_SPNIDEN BIT[15] R   RETENTION 
	SHARED_QSEE_SPNIDEN BIT[14] R   RETENTION 
	PRIVATE_MSS_NIDEN BIT[13] R   RETENTION 
	SHARED_MSS_NIDEN BIT[12] R   RETENTION 
	PRIVATE_CP_NIDEN BIT[11] R   RETENTION 
	SHARED_CP_NIDEN BIT[10] R   RETENTION 
	PRIVATE_NS_NIDEN BIT[9] R   RETENTION 
	SHARED_NS_NIDEN BIT[8] R   RETENTION 
	PRIVATE_QSEE_SPIDEN BIT[7] R   RETENTION 
	SHARED_QSEE_SPIDEN BIT[6] R   RETENTION 
	PRIVATE_MSS_DBGEN BIT[5] R   RETENTION 
	SHARED_MSS_DBGEN BIT[4] R   RETENTION 
	PRIVATE_CP_DBGEN BIT[3] R   RETENTION 
	SHARED_CP_DBGEN BIT[2] R   RETENTION 
	PRIVATE_NS_DBGEN BIT[1] R   RETENTION 
	SHARED_NS_DBGEN BIT[0] R   RETENTION 

HW_ATTESTATION_CTRL0 ADDRESS 0x2100 RW RETENTION NO_CSR_TEST
HW_ATTESTATION_CTRL0 RESET_VALUE 0x00000000
	REGION BIT[28:23] RW   RETENTION 
	CONTEXT_STRING BIT[22:7] RW   RETENTION 
	KEY_SELECT BIT[6:3] RW   RETENTION 
		PKDK VALUE 0x0
		SKDK VALUE 0x1
		RTL_TEST_KEY VALUE 0x2
		RTL_COMMERCIAL_KEY VALUE 0x3
	OPERATION BIT[2:0] RW   RETENTION 
		DEFAULT VALUE 0x0
		KEY_GEN VALUE 0x1
		START VALUE 0x2
		UPDATE VALUE 0x3
		FINAL VALUE 0x4

HW_ATTESTATION_CTRL1 ADDRESS 0x2104 RW RETENTION NO_CSR_TEST
HW_ATTESTATION_CTRL1 RESET_VALUE 0x00000000
	NONCE BIT[31:0] RW   RETENTION 

HW_ATTESTATION_CMD ADDRESS 0x2108 W RETENTION NO_CSR_TEST
HW_ATTESTATION_CMD RESET_VALUE 0x00000000
	OPERATION_COMMAND BIT[0] W   RETENTION 

HW_ATTESTATION_STATUS ADDRESS 0x210C R RETENTION NO_CSR_TEST
HW_ATTESTATION_STATUS RESET_VALUE 0x00000000
	STATUS BIT[31:0] R   RETENTION 
		HW_ATTEST_DERIVED_KEY_READY VALUE 0x00000000
		HW_ATTEST_MAC_VALUE_READY VALUE 0x00000001

HW_ATTESTATION_ERROR ADDRESS 0x2110 R RETENTION NO_CSR_TEST
HW_ATTESTATION_ERROR RESET_VALUE 0x00000000
	ERROR BIT[31:0] R   RETENTION 
		REGION_OUTSIDE_VALID_RANGE VALUE 0x00000000

HW_ATTESTATION_RESULTn(n):(0)-(7) ARRAY 0x00002120+0x4*n
HW_ATTESTATION_RESULT0 ADDRESS 0x2120 R RETENTION NO_CSR_TEST
HW_ATTESTATION_RESULT0 RESET_VALUE 0x00000000
	RESULT BIT[31:0] R   RETENTION 

QFPROM_CORR_CRI_CM_PRIVATEn(n):(0)-(71) ARRAY 0x00004000+0x4*n
QFPROM_CORR_CRI_CM_PRIVATE0 ADDRESS 0x4000 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CRI_CM_PRIVATE0 RESET_VALUE 0xXXXXXXXX
	CRI_CM_PRIVATE BIT[31:0] R   RETENTION 

QFPROM_CORR_LCM_ROW_LSB ADDRESS 0x4120 R RETENTION NO_CSR_TEST
QFPROM_CORR_LCM_ROW_LSB RESET_VALUE 0xXXXXXXXX
	DISABLE_LCM BIT[31] R   RETENTION 
	DISABLE_LCM_STATE_TRANSITION BIT[30] R   RETENTION 
	DISABLE_SECURE_PHK BIT[29] R   RETENTION 
	RSVD BIT[28:5] R   RETENTION 
	QC_EXTERNAL BIT[4] R   RETENTION 
	QC_INTERNAL BIT[3] R   RETENTION 
	QC_FEAT_CONFIG BIT[2] R   RETENTION 
	HW_TEST BIT[1] R   RETENTION 
	SOC_PERSO BIT[0] R   RETENTION 

QFPROM_CORR_LCM_ROW_MSB ADDRESS 0x4124 R RETENTION NO_CSR_TEST
QFPROM_CORR_LCM_ROW_MSB RESET_VALUE 0xXXXXXXXX
	BPH_DISABLE BIT[31] R   RETENTION 
	RSVD BIT[30:0] R   RETENTION 

QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB(n):(0)-(4) ARRAY 0x00004128+0x8*n
QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW0_LSB ADDRESS 0x4128 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] R   RETENTION 

QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB(n):(0)-(4) ARRAY 0x0000412C+0x8*n
QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW0_MSB ADDRESS 0x412C R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW0_MSB RESET_VALUE 0x00XXXXXX
	KEY_DATA1 BIT[23:0] R   RETENTION 

QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB ADDRESS 0x4150 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	RESOLUTION_LIMITER BIT[31] R   RETENTION 
	CE_BAM_DISABLE BIT[30] R   RETENTION 
	EFUSE_MDP_PANEL_RES_LIMIT BIT[29:28] R   RETENTION 
	NIDNT_DISABLE BIT[27] R   RETENTION 
	QC_UDK_DISABLE BIT[26] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SECURE_CHANNEL_DISABLE BIT[25] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	VP8_DECODER_DISABLE BIT[24] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PKA_3PIP_DISABLE BIT[23] R   RETENTION 
	APPS_ACG_DISABLE BIT[22] R   RETENTION 
		SPARE VALUE 0x0
	NAV_DISABLE BIT[21] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	GSM_DISABLE BIT[20] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_MDSP_FW_DISABLE BIT[19:17] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE3 BIT[16] R   RETENTION 
	MODEM_UIM1_DISABLE BIT[15] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE2 BIT[14:11] R   RETENTION 
	MODEM_GLOBAL_DISABLE BIT[10] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_TCM_BOOT_DISABLE BIT[9] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE1 BIT[8:6] R   RETENTION 
	MSMC_SPARE BIT[5:4] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_LTE_DISABLE BIT[3] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE0 BIT[2] R   RETENTION 
	MODEM_NB_IOT_GSM_DISABLE BIT[1:0] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB ADDRESS 0x4154 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SPARE7 BIT[31] R   RETENTION 
	CM_FEAT_CONFIG_DISABLE BIT[30] R   RETENTION 
	FUSE_SMT_PERM_ENABLE2 BIT[29] R   RETENTION 
	FUSE_SMT_PERM_ENABLE BIT[28] R   RETENTION 
	SYSBARDISABLE BIT[27] R   RETENTION 
	SPARE6 BIT[26] R   RETENTION 
	DDR_FREQ_LIMIT_EN BIT[25] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	VFE_DISABLE BIT[24] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE0 BIT[23:20] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DEHR_MSA_ENABLE BIT[19] R   RETENTION 
		DISABLE_MSA VALUE 0x0
		ENABLE_MSA VALUE 0x1
	MSA_ENABLE BIT[18] R   RETENTION 
		DISABLE_MSA VALUE 0x0
		ENABLE_MSA VALUE 0x1
	ENABLE_DEVICE_IN_TEST_MODE BIT[17] R   RETENTION 
	QTI_ROOT_SIG_FORMAT_SEL BIT[16] R   RETENTION 
	BOOT_ROM_PATCH_DISABLE BIT[15:13] R   RETENTION 
		ENABLE_PATCHING VALUE 0x0
		DISABLE_PATCHING VALUE 0x1
	STACKED_MEMORY_ID BIT[12:8] R   RETENTION 
	LTE_ABOVE_CATNB1_EN BIT[7] R   RETENTION 
	LTE_NB_DISABLE BIT[6] R   RETENTION 
	APPS_BOOT_FSM_CFG BIT[5] R   RETENTION 
		DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM VALUE 0x0
		BOOT_FSM_BASED_BRING_UP VALUE 0x1
	APPS_BOOT_FSM_DELAY BIT[4:3] R   RETENTION 
		GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256 VALUE 0x0
		GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128 VALUE 0x2
		GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103 VALUE 0x3
	APPS_CLOCKCFG BIT[2:1] R   RETENTION 
	APPS_L2_CACHE_UPPER_BANK_DISABLE BIT[0] R   RETENTION 
		ENUM_512KB VALUE 0x0
		ENUM_1MB VALUE 0x1

QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB ADDRESS 0x4158 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	QWES_DISABLE BIT[31] R   RETENTION 
	SPARE1 BIT[30] R   RETENTION 
	QWES_GPRS BIT[29] R   RETENTION 
	QWES_NB BIT[28] R   RETENTION 
	QWES_CATM BIT[27] R   RETENTION 
	FUSE_DEBUGBUS_DISABLE BIT[26] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE2 BIT[25] R   RETENTION 
	SPARE3 BIT[24] R   RETENTION 
	SPARE4 BIT[23] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE5 BIT[22] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MISC_DEBUG_DISABLE BIT[21] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_NIDEN_DISABLE BIT[20] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_DBGEN_DISABLE BIT[19] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_NS_NIDEN_DISABLE BIT[18] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_NS_DBGEN_DISABLE BIT[17] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_CP_NIDEN_DISABLE BIT[16] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_CP_DBGEN_DISABLE BIT[15] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MSS_NIDEN_DISABLE BIT[14] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MSS_DBGEN_DISABLE BIT[13] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_QSEE_SPNIDEN_DISABLE BIT[12] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_QSEE_SPIDEN_DISABLE BIT[11] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_NS_NIDEN_DISABLE BIT[10] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_NS_DBGEN_DISABLE BIT[9] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_CP_NIDEN_DISABLE BIT[8] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_CP_DBGEN_DISABLE BIT[7] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_MSS_NIDEN_DISABLE BIT[6] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_MSS_DBGEN_DISABLE BIT[5] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_QSEE_SPNIDEN_DISABLE BIT[4] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_QSEE_SPIDEN_DISABLE BIT[3] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QDI_SPMI_DISABLE BIT[2] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SM_BIST_DISABLE BIT[1] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	TIC_DISABLE BIT[0] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB ADDRESS 0x415C R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	SEC_TAP_ACCESS_DISABLE BIT[31:25] R   RETENTION 
	TAP_CJI_CORE_SEL_DISABLE BIT[24] R   RETENTION 
	TAP_INSTR_DISABLE BIT[23:11] R   RETENTION 
	SPARE1 BIT[10] R   RETENTION 
	SPARE0 BIT[9:5] R   RETENTION 
	APPS_PBL_PATCH_VERSION BIT[4:0] R   RETENTION 

QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB ADDRESS 0x4160 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	TAP_GEN_SPARE_INSTR_DISABLE_31_0 BIT[31:0] R   RETENTION 

QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB ADDRESS 0x4164 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_7 BIT[31] R   RETENTION 
	SPARE_6 BIT[30] R   RETENTION 
	FUSE_APPS_BOOT_TRIGGER_DISABLE BIT[29] R   RETENTION 
	MSS_HASH_INTEGRITY_CHECK_DISABLE BIT[28] R   RETENTION 
	MODEM_PBL_PLL_CTRL BIT[27:24] R   RETENTION 
	APPS_PBL_PLL_CTRL BIT[23:19] R   RETENTION 
	SPARE1 BIT[18] R   RETENTION 
	PBL_QSEE_BOOT_FLOW_DISABLE BIT[17] R   RETENTION 
	XBL_SEC_AUTH_DISABLE BIT[16] R   RETENTION 
	LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT BIT[15] R   RETENTION 
	APPS_AARCH64_ENABLE BIT[14] R   RETENTION 
	APPS_PBL_BOOT_SPEED BIT[13:12] R   RETENTION 
		XO VALUE 0x0
		ENUM_384_MHZ VALUE 0x1
		ENUM_614_4_MHZ VALUE 0x2
		ENUM_998_4_MHZ VALUE 0x3
	APPS_BOOT_FROM_ROM BIT[11] R   RETENTION 
	SPARE0 BIT[10:9] R   RETENTION 
	SPARE_8_7 BIT[8:7] R   RETENTION 
	SPARE_0 BIT[6] R   RETENTION 
	BOOT_ROM_PATCH_DISABLE BIT[5] R   RETENTION 
	TAP_GEN_SPARE_INSTR_DISABLE_36_32 BIT[4:0] R   RETENTION 

QFPROM_CORR_MRC_2_0_ROW0_LSB ADDRESS 0x4168 R RETENTION NO_CSR_TEST
QFPROM_CORR_MRC_2_0_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:4] R   RETENTION 
	ROOT_CERT_ACTIVATION_LIST BIT[3:0] R   RETENTION 

QFPROM_CORR_MRC_2_0_ROW0_MSB ADDRESS 0x416C R RETENTION NO_CSR_TEST
QFPROM_CORR_MRC_2_0_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31:1] R   RETENTION 
	CURRENT_UIE_KEY_SEL BIT[0] R   RETENTION 

QFPROM_CORR_MRC_2_0_ROW1_LSB ADDRESS 0x4170 R RETENTION NO_CSR_TEST
QFPROM_CORR_MRC_2_0_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:4] R   RETENTION 
	ROOT_CERT_REVOCATION_LIST BIT[3:0] R   RETENTION 

QFPROM_CORR_MRC_2_0_ROW1_MSB ADDRESS 0x4174 R RETENTION NO_CSR_TEST
QFPROM_CORR_MRC_2_0_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:0] R   RETENTION 

QFPROM_CORR_PTE_ROW0_LSB ADDRESS 0x4178 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_PTE_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:29] R   RETENTION 
	MACCHIATO_EN BIT[28] R   RETENTION 
	FEATURE_ID BIT[27:20] R   RETENTION 
	JTAG_ID BIT[19:0] R   RETENTION 

QFPROM_CORR_PTE_ROW0_MSB ADDRESS 0x417C R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_PTE_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	PTE_DATA1 BIT[31:0] R   RETENTION 

QFPROM_CORR_PTE_ROW1_LSB ADDRESS 0x4180 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_PTE_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	SERIAL_NUM BIT[31:0] R   RETENTION 

QFPROM_CORR_PTE_ROW1_MSB ADDRESS 0x4184 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_PTE_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	PTE_DATA1 BIT[31:16] R   RETENTION 
	CHIP_ID BIT[15:0] R   RETENTION 

QFPROM_CORR_PTE_ROW2_LSB ADDRESS 0x4188 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_PTE_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	PTE_DATA0 BIT[31:0] R   RETENTION 

QFPROM_CORR_PTE_ROW2_MSB ADDRESS 0x418C R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_PTE_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	PTE_DATA1 BIT[31:0] R   RETENTION 

QFPROM_CORR_PTE_ROW3_LSB ADDRESS 0x4190 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_PTE_ROW3_LSB RESET_VALUE 0xXXXXXXXX
	PTE_DATA0 BIT[31:0] R   RETENTION 

QFPROM_CORR_PTE_ROW3_MSB ADDRESS 0x4194 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_PTE_ROW3_MSB RESET_VALUE 0xXXXXXXXX
	PTE_DATA1 BIT[31:0] R   RETENTION 

QFPROM_CORR_RD_PERM_LSB ADDRESS 0x4198 R RETENTION NO_CSR_TEST
QFPROM_CORR_RD_PERM_LSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31] R   RETENTION 
	OEM_SPARE_REG30 BIT[30] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_SPARE_REG29 BIT[29] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_SPARE_REG28 BIT[28] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_SPARE_REG27 BIT[27] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_SPARE_REG26 BIT[26] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	USER_DATA_KEY BIT[25] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	IMAGE_ENCR_KEY1 BIT[24] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	BOOT_ROM_PATCH BIT[23] R   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	SEC_KEY_DERIVATION_KEY BIT[22] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_SEC_BOOT BIT[21] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_IMAGE_ENCR_KEY BIT[20] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	QC_SPARE_REG19 BIT[19] R   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	QC_SPARE_REG18 BIT[18] R   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	MEM_CONFIG BIT[17] R   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	CALIB BIT[16] R   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	PK_HASH0 BIT[15] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	ANTI_ROLLBACK_4 BIT[14] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	ANTI_ROLLBACK_3 BIT[13] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	ANTI_ROLLBACK_2 BIT[12] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	ANTI_ROLLBACK_1 BIT[11] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	FEAT_CONFIG BIT[10] R   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_CONFIG BIT[9] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	FEC_EN BIT[8] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	WR_PERM BIT[7] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	RD_PERM BIT[6] R   RETENTION 
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	PTE BIT[5] R   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	MRC_2_0 BIT[4] R   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	CM_FEAT_CONFIG BIT[3] R   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	PRI_KEY_DERIVATION_KEY BIT[2] R   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	LCM BIT[1] R   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	CRI_CM_PRIVATE BIT[0] R   RETENTION  NO_DOC
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1

QFPROM_CORR_RD_PERM_MSB ADDRESS 0x419C R RETENTION NO_CSR_TEST
QFPROM_CORR_RD_PERM_MSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:0] R   RETENTION 

QFPROM_CORR_WR_PERM_LSB ADDRESS 0x41A0 R RETENTION NO_CSR_TEST
QFPROM_CORR_WR_PERM_LSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31] R   RETENTION 
	OEM_SPARE_REG30 BIT[30] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_SPARE_REG29 BIT[29] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_SPARE_REG28 BIT[28] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_SPARE_REG27 BIT[27] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_SPARE_REG26 BIT[26] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	USER_DATA_KEY BIT[25] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	IMAGE_ENCR_KEY1 BIT[24] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	BOOT_ROM_PATCH BIT[23] R   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	SEC_KEY_DERIVATION_KEY BIT[22] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_SEC_BOOT BIT[21] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_IMAGE_ENCR_KEY BIT[20] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	QC_SPARE_REG19 BIT[19] R   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	QC_SPARE_REG18 BIT[18] R   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	MEM_CONFIG BIT[17] R   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	CALIB BIT[16] R   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	PK_HASH0 BIT[15] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	ANTI_ROLLBACK_4 BIT[14] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	ANTI_ROLLBACK_3 BIT[13] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	ANTI_ROLLBACK_2 BIT[12] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	ANTI_ROLLBACK_1 BIT[11] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_CONFIG BIT[10] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	FEAT_CONFIG BIT[9] R   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	FEC_EN BIT[8] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	WR_PERM BIT[7] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	RD_PERM BIT[6] R   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	PTE BIT[5] R   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	MRC_2_0 BIT[4] R   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	CM_FEAT_CONFIG BIT[3] R   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	PRI_KEY_DERIVATION_KEY BIT[2] R   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	LCM BIT[1] R   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	CRI_CM_PRIVATE BIT[0] R   RETENTION  NO_DOC
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1

QFPROM_CORR_WR_PERM_MSB ADDRESS 0x41A4 R RETENTION NO_CSR_TEST
QFPROM_CORR_WR_PERM_MSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:0] R   RETENTION 

QFPROM_CORR_FEC_EN_LSB ADDRESS 0x41A8 R RETENTION NO_CSR_TEST
QFPROM_CORR_FEC_EN_LSB RESET_VALUE 0xXXXXXXXX
	REGION31_FEC_EN BIT[31] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION30_FEC_EN BIT[30] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION29_FEC_EN BIT[29] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION28_FEC_EN BIT[28] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION27_FEC_EN BIT[27] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION26_FEC_EN BIT[26] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION25_FEC_EN BIT[25] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION24_FEC_EN BIT[24] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION23_FEC_EN BIT[23] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION22_FEC_EN BIT[22] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION21_FEC_EN BIT[21] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION20_FEC_EN BIT[20] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION19_FEC_EN BIT[19] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION18_FEC_EN BIT[18] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION17_FEC_EN BIT[17] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION16_FEC_EN BIT[16] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION15_FEC_EN BIT[15] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION14_FEC_EN BIT[14] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION13_FEC_EN BIT[13] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION12_FEC_EN BIT[12] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION11_FEC_EN BIT[11] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION10_FEC_EN BIT[10] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION9_FEC_EN BIT[9] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION8_FEC_EN BIT[8] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION7_FEC_EN BIT[7] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION6_FEC_EN BIT[6] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION5_FEC_EN BIT[5] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION4_FEC_EN BIT[4] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION3_FEC_EN BIT[3] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION2_FEC_EN BIT[2] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION1_FEC_EN BIT[1] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION0_FEC_EN BIT[0] R   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QFPROM_CORR_FEC_EN_MSB ADDRESS 0x41AC R RETENTION NO_CSR_TEST
QFPROM_CORR_FEC_EN_MSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:0] R   RETENTION 

QFPROM_CORR_OEM_CONFIG_ROW0_LSB ADDRESS 0x41B0 R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	SHARED_QSEE_SPNIDEN_DISABLE BIT[31] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	NAND_XFER_PARAM BIT[30] R   RETENTION 
	ALL_DEBUG_DISABLE BIT[29] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DEBUG_POLICY_DISABLE BIT[28] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SP_DISABLE BIT[27] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	UDK_DISABLE BIT[26] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DEBUG_DISABLE_IN_ROM BIT[25] R   RETENTION 
	SPARE3 BIT[24] R   RETENTION 
	APPS_HASH_INTEGRITY_CHECK_DISABLE BIT[23] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE2 BIT[22] R   RETENTION 
	SW_ROT_USE_SERIAL_NUM BIT[21] R   RETENTION 
		USE_OEM_ID VALUE 0x0
		USE_SERIAL_NUM VALUE 0x1
	DISABLE_ROT_TRANSFER BIT[20] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	IMAGE_ENCRYPTION_ENABLE BIT[19] R   RETENTION 
	RSVD1 BIT[18:17] R   RETENTION 
	SPARE1 BIT[16] R   RETENTION 
	PBL_LOG_DISABLE BIT[15] R   RETENTION 
	WDOG_EN BIT[14] R   RETENTION 
		USE_GPIO VALUE 0x0
		IGNORE_GPIO_ENABLE_WDOG VALUE 0x1
	SPDM_SECURE_MODE BIT[13] R   RETENTION 
		NORMAL_MODE VALUE 0x0
		SECURE_MODE VALUE 0x1
	SW_FUSE_PROG_DISABLE BIT[12] R   RETENTION 
	RSVD0 BIT[11:10] R   RETENTION 
	FAST_BOOT BIT[9:5] R   RETENTION 
		SPI_NAND VALUE 0x00
		USB VALUE 0x01
		PARALLEL_NAND VALUE 0x02
		RESERVED VALUE 0x03
	SPARE0 BIT[4] R   RETENTION 
	FORCE_USB_BOOT_DISABLE BIT[3] R   RETENTION 
		USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB VALUE 0x0
		NOT_USE_FORCE_USB_BOOT_PIN VALUE 0x1
	FORCE_DLOAD_DISABLE BIT[2] R   RETENTION 
		USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB VALUE 0x0
		NOT_USE_FORCE_USB_BOOT_PIN VALUE 0x1
	ENUM_TIMEOUT BIT[1] R   RETENTION 
		TIMEOUT_DISABLED VALUE 0x0
		TIMEOUT_ENABLED_90S VALUE 0x1
	E_DLOAD_DISABLE BIT[0] R   RETENTION 
		DOWNLOADER_ENABLED VALUE 0x0
		DOWNLOADER_DISABLED VALUE 0x1

QFPROM_CORR_OEM_CONFIG_ROW0_MSB ADDRESS 0x41B4 RW RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	LLCC_DSRW_DISABLE BIT[31] R   RETENTION  NO_DOC
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	RSVD0 BIT[30:14] RW   RETENTION 
	ROOT_CERT_TOTAL_NUM BIT[13:12] R   RETENTION 
	SHARED_QSEE_SPIDEN_DISABLE BIT[11] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MISC2_DEBUG_DISABLE BIT[10] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MISC1_DEBUG_DISABLE BIT[9] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MISC_DEBUG_DISABLE BIT[8] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_NIDEN_DISABLE BIT[7] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_DBGEN_DISABLE BIT[6] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_NS_NIDEN_DISABLE BIT[5] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_NS_DBGEN_DISABLE BIT[4] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_CP_NIDEN_DISABLE BIT[3] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_CP_DBGEN_DISABLE BIT[2] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MSS_NIDEN_DISABLE BIT[1] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MSS_DBGEN_DISABLE BIT[0] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

QFPROM_CORR_OEM_CONFIG_ROW1_LSB ADDRESS 0x41B8 R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	DISABLE_RSA BIT[31] R   RETENTION 
	EKU_ENFORCEMENT_EN BIT[30] R   RETENTION 
	RSVD1 BIT[29:16] R   RETENTION 
	OEM_SPARE_REG30_SECURE BIT[15] R   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	OEM_SPARE_REG29_SECURE BIT[14] R   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	OEM_SPARE_REG28_SECURE BIT[13] R   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	OEM_SPARE_REG27_SECURE BIT[12] R   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	OEM_SPARE_REG26_SECURE BIT[11] R   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	RSVD0 BIT[10:0] R   RETENTION 

QFPROM_CORR_OEM_CONFIG_ROW1_MSB ADDRESS 0x41BC R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	OEM_PRODUCT_ID BIT[31:16] R   RETENTION 
	OEM_HW_ID BIT[15:0] R   RETENTION 

QFPROM_CORR_OEM_CONFIG_ROW2_LSB ADDRESS 0x41C0 R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_CONFIG_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	PERIPH_VID BIT[31:16] R   RETENTION 
	PERIPH_PID BIT[15:0] R   RETENTION 

QFPROM_CORR_OEM_CONFIG_ROW2_MSB ADDRESS 0x41C4 R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_CONFIG_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:8] R   RETENTION 
	ANTI_ROLLBACK_FEATURE_EN BIT[7:0] R   RETENTION 

QFPROM_CORR_FEAT_CONFIG_ROW0_LSB ADDRESS 0x41C8 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_FEAT_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	RESOLUTION_LIMITER BIT[31] R   RETENTION 
	CE_BAM_DISABLE BIT[30] R   RETENTION 
	EFUSE_MDP_PANEL_RES_LIMIT BIT[29:28] R   RETENTION 
	NIDNT_DISABLE BIT[27] R   RETENTION 
	QC_UDK_DISABLE BIT[26] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SECURE_CHANNEL_DISABLE BIT[25] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	VP8_DECODER_DISABLE BIT[24] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PKA_3PIP_DISABLE BIT[23] R   RETENTION 
	APPS_ACG_DISABLE BIT[22] R   RETENTION 
		SPARE VALUE 0x0
	NAV_DISABLE BIT[21] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	GSM_DISABLE BIT[20] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_MDSP_FW_DISABLE BIT[19:17] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE3 BIT[16] R   RETENTION 
	MODEM_UIM1_DISABLE BIT[15] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE2 BIT[14:11] R   RETENTION 
	MODEM_GLOBAL_DISABLE BIT[10] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_TCM_BOOT_DISABLE BIT[9] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE1 BIT[8:6] R   RETENTION 
	MSMC_SPARE BIT[5:4] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_LTE_DISABLE BIT[3] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE0 BIT[2] R   RETENTION 
	MODEM_NB_IOT_GSM_DISABLE BIT[1:0] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

QFPROM_CORR_FEAT_CONFIG_ROW0_MSB ADDRESS 0x41CC R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_FEAT_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SPARE7 BIT[31] R   RETENTION 
	CM_FEAT_CONFIG_DISABLE BIT[30] R   RETENTION 
	FUSE_SMT_PERM_ENABLE2 BIT[29] R   RETENTION 
	FUSE_SMT_PERM_ENABLE BIT[28] R   RETENTION 
	SYSBARDISABLE BIT[27] R   RETENTION 
	SPARE6 BIT[26] R   RETENTION 
	DDR_FREQ_LIMIT_EN BIT[25] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	VFE_DISABLE BIT[24] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE0 BIT[23:20] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DEHR_MSA_ENABLE BIT[19] R   RETENTION 
		DISABLE_MSA VALUE 0x0
		ENABLE_MSA VALUE 0x1
	MSA_ENABLE BIT[18] R   RETENTION 
		DISABLE_MSA VALUE 0x0
		ENABLE_MSA VALUE 0x1
	ENABLE_DEVICE_IN_TEST_MODE BIT[17] R   RETENTION 
	QTI_ROOT_SIG_FORMAT_SEL BIT[16] R   RETENTION 
	BOOT_ROM_PATCH_DISABLE BIT[15:13] R   RETENTION 
		ENABLE_PATCHING VALUE 0x0
		DISABLE_PATCHING VALUE 0x1
	STACKED_MEMORY_ID BIT[12:8] R   RETENTION 
	LTE_ABOVE_CATNB1_EN BIT[7] R   RETENTION 
	LTE_NB_DISABLE BIT[6] R   RETENTION 
	APPS_BOOT_FSM_CFG BIT[5] R   RETENTION 
		DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM VALUE 0x0
		BOOT_FSM_BASED_BRING_UP VALUE 0x1
	APPS_BOOT_FSM_DELAY BIT[4:3] R   RETENTION 
		GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256 VALUE 0x0
		GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128 VALUE 0x2
		GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103 VALUE 0x3
	APPS_CLOCKCFG BIT[2:1] R   RETENTION 
	APPS_L2_CACHE_UPPER_BANK_DISABLE BIT[0] R   RETENTION 
		ENUM_512KB VALUE 0x0
		ENUM_1MB VALUE 0x1

QFPROM_CORR_FEAT_CONFIG_ROW1_LSB ADDRESS 0x41D0 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_FEAT_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	QWES_DISABLE BIT[31] R   RETENTION 
	SPARE1 BIT[30] R   RETENTION 
	QWES_GPRS BIT[29] R   RETENTION 
	QWES_NB BIT[28] R   RETENTION 
	QWES_CATM BIT[27] R   RETENTION 
	FUSE_DEBUGBUS_DISABLE BIT[26] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE2 BIT[25] R   RETENTION 
	SPARE3 BIT[24] R   RETENTION 
	SPARE4 BIT[23] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE5 BIT[22] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MISC_DEBUG_DISABLE BIT[21] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_NIDEN_DISABLE BIT[20] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_DBGEN_DISABLE BIT[19] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_NS_NIDEN_DISABLE BIT[18] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_NS_DBGEN_DISABLE BIT[17] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_CP_NIDEN_DISABLE BIT[16] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_CP_DBGEN_DISABLE BIT[15] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MSS_NIDEN_DISABLE BIT[14] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MSS_DBGEN_DISABLE BIT[13] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_QSEE_SPNIDEN_DISABLE BIT[12] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_QSEE_SPIDEN_DISABLE BIT[11] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_NS_NIDEN_DISABLE BIT[10] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_NS_DBGEN_DISABLE BIT[9] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_CP_NIDEN_DISABLE BIT[8] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_CP_DBGEN_DISABLE BIT[7] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_MSS_NIDEN_DISABLE BIT[6] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_MSS_DBGEN_DISABLE BIT[5] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_QSEE_SPNIDEN_DISABLE BIT[4] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_QSEE_SPIDEN_DISABLE BIT[3] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QDI_SPMI_DISABLE BIT[2] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SM_BIST_DISABLE BIT[1] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	TIC_DISABLE BIT[0] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

QFPROM_CORR_FEAT_CONFIG_ROW1_MSB ADDRESS 0x41D4 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_FEAT_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	SEC_TAP_ACCESS_DISABLE BIT[31:25] R   RETENTION 
	TAP_CJI_CORE_SEL_DISABLE BIT[24] R   RETENTION 
	TAP_INSTR_DISABLE BIT[23:11] R   RETENTION 
	SPARE1 BIT[10] R   RETENTION 
	SPARE0 BIT[9:5] R   RETENTION 
	APPS_PBL_PATCH_VERSION BIT[4:0] R   RETENTION 

QFPROM_CORR_FEAT_CONFIG_ROW2_LSB ADDRESS 0x41D8 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_FEAT_CONFIG_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	TAP_GEN_SPARE_INSTR_DISABLE_31_0 BIT[31:0] R   RETENTION 

QFPROM_CORR_FEAT_CONFIG_ROW2_MSB ADDRESS 0x41DC R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_FEAT_CONFIG_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_7 BIT[31] R   RETENTION 
	SPARE_6 BIT[30] R   RETENTION 
	FUSE_APPS_BOOT_TRIGGER_DISABLE BIT[29] R   RETENTION 
	MSS_HASH_INTEGRITY_CHECK_DISABLE BIT[28] R   RETENTION 
	MODEM_PBL_PLL_CTRL BIT[27:24] R   RETENTION 
	APPS_PBL_PLL_CTRL BIT[23:19] R   RETENTION 
	SPARE1 BIT[18] R   RETENTION 
	PBL_QSEE_BOOT_FLOW_DISABLE BIT[17] R   RETENTION 
	XBL_SEC_AUTH_DISABLE BIT[16] R   RETENTION 
	LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT BIT[15] R   RETENTION 
	APPS_AARCH64_ENABLE BIT[14] R   RETENTION 
	APPS_PBL_BOOT_SPEED BIT[13:12] R   RETENTION 
		XO VALUE 0x0
		ENUM_384_MHZ VALUE 0x1
		ENUM_614_4_MHZ VALUE 0x2
		ENUM_998_4_MHZ VALUE 0x3
	APPS_BOOT_FROM_ROM BIT[11] R   RETENTION 
	SPARE0 BIT[10:9] R   RETENTION 
	SPARE_8_7 BIT[8:7] R   RETENTION 
	SPARE_0 BIT[6] R   RETENTION 
	BOOT_ROM_PATCH_DISABLE BIT[5] R   RETENTION 
	TAP_GEN_SPARE_INSTR_DISABLE_36_32 BIT[4:0] R   RETENTION 

QFPROM_CORR_ANTI_ROLLBACK_1_LSB ADDRESS 0x41E0 R RETENTION NO_CSR_TEST
QFPROM_CORR_ANTI_ROLLBACK_1_LSB RESET_VALUE 0xXXXXXXXX
	XBL0 BIT[31:0] R   RETENTION 

QFPROM_CORR_ANTI_ROLLBACK_1_MSB ADDRESS 0x41E4 R RETENTION NO_CSR_TEST
QFPROM_CORR_ANTI_ROLLBACK_1_MSB RESET_VALUE 0xXXXXXXXX
	XBL1 BIT[31:0] R   RETENTION 

QFPROM_CORR_ANTI_ROLLBACK_2_LSB ADDRESS 0x41E8 R RETENTION NO_CSR_TEST
QFPROM_CORR_ANTI_ROLLBACK_2_LSB RESET_VALUE 0xXXXXXXXX
	PIL_SUBSYSTEM_31_0 BIT[31:0] R   RETENTION 

QFPROM_CORR_ANTI_ROLLBACK_2_MSB ADDRESS 0x41EC R RETENTION NO_CSR_TEST
QFPROM_CORR_ANTI_ROLLBACK_2_MSB RESET_VALUE 0xXXXXXXXX
	XBL_SEC BIT[31:25] R   RETENTION 
	AOP BIT[24:17] R   RETENTION 
	TZ BIT[16:0] R   RETENTION 

QFPROM_CORR_ANTI_ROLLBACK_3_LSB ADDRESS 0x41F0 R RETENTION NO_CSR_TEST
QFPROM_CORR_ANTI_ROLLBACK_3_LSB RESET_VALUE 0xXXXXXXXX
	XBL_CONFIG_1_0 BIT[31:30] R   RETENTION 
	TQS_HASH_ACTIVE BIT[29:25] R   RETENTION 
	RPMB_KEY_PROVISIONED BIT[24] R   RETENTION 
		RPMB_KEY_NOT_PROVISIONED VALUE 0x0
		RPMB_KEY_PROVISIONED VALUE 0x1
	PIL_SUBSYSTEM_47_32 BIT[23:8] R   RETENTION 
	SAFESWITCH BIT[7:0] R   RETENTION 

QFPROM_CORR_ANTI_ROLLBACK_3_MSB ADDRESS 0x41F4 R RETENTION NO_CSR_TEST
QFPROM_CORR_ANTI_ROLLBACK_3_MSB RESET_VALUE 0xXXXXXXXX
	XBL_CONFIG_5_2 BIT[31:28] R   RETENTION 
	DEVICE_CFG BIT[27:17] R   RETENTION 
	DEBUG_POLICY BIT[16:12] R   RETENTION 
	HYPERVISOR BIT[11:0] R   RETENTION 

QFPROM_CORR_ANTI_ROLLBACK_4_LSB ADDRESS 0x41F8 R RETENTION NO_CSR_TEST
QFPROM_CORR_ANTI_ROLLBACK_4_LSB RESET_VALUE 0xXXXXXXXX
	MSS BIT[31:16] R   RETENTION 
	MISC BIT[15:0] R   RETENTION 

QFPROM_CORR_ANTI_ROLLBACK_4_MSB ADDRESS 0x41FC R RETENTION NO_CSR_TEST
QFPROM_CORR_ANTI_ROLLBACK_4_MSB RESET_VALUE 0xXXXXXXXX
	SIMLOCK BIT[31] R   RETENTION 
	TX BIT[30:4] R   RETENTION 
	ROOT_CERT_PK_HASH_INDEX BIT[3:0] R   RETENTION 

QFPROM_CORR_PK_HASH0_ROWn_LSB(n):(0)-(6) ARRAY 0x00004200+0x8*n
QFPROM_CORR_PK_HASH0_ROW0_LSB ADDRESS 0x4200 R RETENTION NO_CSR_TEST
QFPROM_CORR_PK_HASH0_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0] R   RETENTION 

QFPROM_CORR_PK_HASH0_ROWn_MSB(n):(0)-(6) ARRAY 0x00004204+0x8*n
QFPROM_CORR_PK_HASH0_ROW0_MSB ADDRESS 0x4204 R RETENTION NO_CSR_TEST
QFPROM_CORR_PK_HASH0_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31] R   RETENTION 
	FEC_VALUE BIT[30:24] R   RETENTION 
	HASH_DATA1 BIT[23:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW0_LSB ADDRESS 0x4238 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	CPR2_QUOT_VMIN_SVS BIT[31:24] R   RETENTION 
	CPR2_QUOT_VMIN_NOM BIT[23:12] R   RETENTION 
	CPR2_QUOT_VMIN_TUR BIT[11:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW0_MSB ADDRESS 0x423C R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SPARE BIT[31:23] R   RETENTION 
	CPR2_DIS_CPR BIT[22] R   RETENTION 
	CPR_GLOBAL_RC BIT[21:19] R   RETENTION 
	CPR2_TARG_VOLT_TUR BIT[18:13] R   RETENTION 
	CPR2_RO_SEL_SVS BIT[12:10] R   RETENTION 
	CPR2_RO_SEL_NOM BIT[9:7] R   RETENTION 
	CPR2_RO_SEL_TUR BIT[6:4] R   RETENTION 
	CPR2_QUOT_VMIN_SVS_1 BIT[3:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW1_LSB ADDRESS 0x4240 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	SPARE_31_28 BIT[31:28] R   RETENTION 
	CPR0_TARG_VOLT_SVS BIT[27:23] R   RETENTION 
	CPR0_TARG_VOLT_NOM BIT[22:18] R   RETENTION 
	CPR0_TARG_VOLT_TUR BIT[17:13] R   RETENTION 
	CPR0_DIS_CPR BIT[12] R   RETENTION 
	CPR2_TARG_VOLT_SVS BIT[11:6] R   RETENTION 
	CPR2_TARG_VOLT_NOM BIT[5:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW1_MSB ADDRESS 0x4244 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_BITS BIT[31:24] R   RETENTION 
	CPR_LOCAL_RC BIT[23:21] R   RETENTION 
	CPR1_TARG_VOLT_NOMPLUS BIT[20:16] R   RETENTION 
	CPR1_TARG_VOLT_SVS BIT[15:11] R   RETENTION 
	CPR1_TARG_VOLT_NOM BIT[10:6] R   RETENTION 
	CPR1_TARG_VOLT_TUR BIT[5:1] R   RETENTION 
	CPR1_DIS_CPR BIT[0] R   RETENTION 

QFPROM_CORR_CALIB_ROW2_LSB ADDRESS 0x4248 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	IDDQ_CX_ACTIVE_BIT BIT[31:27] R   RETENTION 
	IDDQ_APC_ACTIVE BIT[26:19] R   RETENTION 
	CPR2_OFFSET_SVS BIT[18:13] R   RETENTION 
	CPR2_OFFSET_NOMINAL BIT[12:7] R   RETENTION 
	CPR2_OFFSET_TURBO BIT[6:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW2_MSB ADDRESS 0x424C R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_BITS BIT[31:24] R   RETENTION 
	PH_B0M1 BIT[23:21] R   RETENTION 
	PH_B0M0 BIT[20:18] R   RETENTION 
	G_B0 BIT[17:15] R   RETENTION 
	CLK_B BIT[14:13] R   RETENTION 
	CAP_B BIT[12:11] R   RETENTION 
	SAR_B BIT[10:9] R   RETENTION 
	IDDQ_MX_ACTIVE BIT[8:3] R   RETENTION 
	IDDQ_CX_ACTIVE_BIT BIT[2:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW3_LSB ADDRESS 0x4250 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW3_LSB RESET_VALUE 0xXXXXXXXX
	SPARE1 BIT[31:25] R   RETENTION 
	VREF_B1 BIT[24:23] R   RETENTION 
	PH_B1M3 BIT[22:20] R   RETENTION 
	PH_B1M2 BIT[19:17] R   RETENTION 
	PH_B1M1 BIT[16:14] R   RETENTION 
	PH_B1M0 BIT[13:11] R   RETENTION 
	G_B1 BIT[10:8] R   RETENTION 
	VREF_B0 BIT[7:6] R   RETENTION 
	PH_B0M3 BIT[5:3] R   RETENTION 
	PH_BOM2 BIT[2:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW3_MSB ADDRESS 0x4254 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW3_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_BITS BIT[31:24] R   RETENTION 
	SPARE BIT[23:22] R   RETENTION 
	GNSS_ADC_CALIB BIT[21:19] R   RETENTION 
	MODEM_TXDAC_FUSEFLAG BIT[18] R   RETENTION 
	COMBOTXDAC_SPARE BIT[17:10] R   RETENTION 
	COMBOTXDAC_RANGE_CORR BIT[9] R   RETENTION 
	COMBOTXDAC_AVEG_CORR BIT[8] R   RETENTION 
	COMBOTXDAC_RPOLY_CAL BIT[7:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW4_LSB ADDRESS 0x4258 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW4_LSB RESET_VALUE 0xXXXXXXXX
	TSENS1_POINT2 BIT[31:26] R   RETENTION 
	TSENS1_POINT1 BIT[25:20] R   RETENTION 
	TSENS0_POINT2 BIT[19:14] R   RETENTION 
	TSENS0_POINT1 BIT[13:8] R   RETENTION 
	TSENS_BASE BIT[7:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW4_MSB ADDRESS 0x425C R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW4_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_BITS BIT[31:24] R   RETENTION 
	TSENS3_POINT2 BIT[23:18] R   RETENTION 
	TSENS3_POINT1 BIT[17:12] R   RETENTION 
	TSENS2_POINT2 BIT[11:6] R   RETENTION 
	TSENS2_POINT1 BIT[5:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW5_LSB ADDRESS 0x4260 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW5_LSB RESET_VALUE 0xXXXXXXXX
	SPARE_23_31 BIT[31:23] R   RETENTION 
	TSENS_CALIB BIT[22:20] R   RETENTION 
	TSENS_BASE1 BIT[19:12] R   RETENTION 
	TSENS4_POINT2 BIT[11:6] R   RETENTION 
	TSENS4_POINT1 BIT[5:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW5_MSB ADDRESS 0x4264 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW5_MSB RESET_VALUE 0xXXXXXXXX
	SPARE_BITS BIT[31:19] R   RETENTION 
	CPR_RESERVED_7_0 BIT[18:11] R   RETENTION 
	SPARE_10_9 BIT[10:9] R   RETENTION 
	CPR1_TARG_VOLT_SVSPLUS BIT[8:4] R   RETENTION 
	SPARE_0_3 BIT[3:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW6_LSB ADDRESS 0x4268 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW6_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31] R   RETENTION 
	SPARE BIT[30:24] R   RETENTION 
	CPR_RESERVED_31_8 BIT[23:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW6_MSB ADDRESS 0x426C R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW6_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW7_LSB ADDRESS 0x4270 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW7_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW7_MSB ADDRESS 0x4274 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW7_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW8_LSB ADDRESS 0x4278 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW8_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW8_MSB ADDRESS 0x427C R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW8_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW9_LSB ADDRESS 0x4280 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW9_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW9_MSB ADDRESS 0x4284 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW9_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW10_LSB ADDRESS 0x4288 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW10_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW10_MSB ADDRESS 0x428C R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW10_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW11_LSB ADDRESS 0x4290 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW11_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0] R   RETENTION 

QFPROM_CORR_CALIB_ROW11_MSB ADDRESS 0x4294 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_CALIB_ROW11_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0] R   RETENTION 

QFPROM_CORR_MEM_CONFIG_ROWn_LSB(n):(0)-(11) ARRAY 0x00004298+0x8*n
QFPROM_CORR_MEM_CONFIG_ROW0_LSB ADDRESS 0x4298 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_MEM_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	REDUN_DATA BIT[31:0] R   RETENTION 

QFPROM_CORR_MEM_CONFIG_ROWn_MSB(n):(0)-(11) ARRAY 0x0000429C+0x8*n
QFPROM_CORR_MEM_CONFIG_ROW0_MSB ADDRESS 0x429C R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_MEM_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	REDUN_DATA BIT[31:0] R   RETENTION 

QFPROM_CORR_QC_SPARE_REGn_LSB(n):(18)-(19) ARRAY 0x00004268+0x8*n
QFPROM_CORR_QC_SPARE_REG18_LSB ADDRESS 0x42F8 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_QC_SPARE_REG18_LSB RESET_VALUE 0xXXXXXXXX
	QC_SPARE BIT[31:0] R   RETENTION 

QFPROM_CORR_QC_SPARE_REGn_MSB(n):(18)-(19) ARRAY 0x0000426C+0x8*n
QFPROM_CORR_QC_SPARE_REG18_MSB ADDRESS 0x42FC R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_QC_SPARE_REG18_MSB RESET_VALUE 0x00XXXXXX
	QC_SPARE BIT[23:0] R   RETENTION 

QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB(n):(0)-(1) ARRAY 0x00004308+0x8*n
QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW0_LSB ADDRESS 0x4308 R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] R   RETENTION 

QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB(n):(0)-(1) ARRAY 0x0000430C+0x8*n
QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW0_MSB ADDRESS 0x430C R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW0_MSB RESET_VALUE 0x00XXXXXX
	KEY_DATA1 BIT[23:0] R   RETENTION 

QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB ADDRESS 0x4318 R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:16] R   RETENTION 
	KEY_DATA0 BIT[15:0] R   RETENTION 

QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB ADDRESS 0x431C R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB RESET_VALUE 0x00XXXXXX
	RSVD0 BIT[23:0] R   RETENTION 

QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB(n):(0)-(1) ARRAY 0x00004320+0x8*n
QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB ADDRESS 0x4320 R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	SEC_BOOT4 BIT[31:24] R   RETENTION 
	SEC_BOOT3 BIT[23:16] R   RETENTION 
	SEC_BOOT2 BIT[15:8] R   RETENTION 
	SEC_BOOT1 BIT[7:0] R   RETENTION 

QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB(n):(0)-(1) ARRAY 0x00004324+0x8*n
QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB ADDRESS 0x4324 R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB RESET_VALUE 0x00XXXXXX
	SEC_BOOT7 BIT[23:16] R   RETENTION 
	SEC_BOOT6 BIT[15:8] R   RETENTION 
	SEC_BOOT5 BIT[7:0] R   RETENTION 

QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB(n):(0)-(3) ARRAY 0x00004330+0x8*n
QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW0_LSB ADDRESS 0x4330 R RETENTION NO_CSR_TEST
QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] R   RETENTION 

QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB(n):(0)-(3) ARRAY 0x00004334+0x8*n
QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW0_MSB ADDRESS 0x4334 R RETENTION NO_CSR_TEST
QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW0_MSB RESET_VALUE 0x00XXXXXX
	KEY_DATA1 BIT[23:0] R   RETENTION 

QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB ADDRESS 0x4350 R RETENTION NO_CSR_TEST
QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] R   RETENTION 

QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB ADDRESS 0x4354 R RETENTION NO_CSR_TEST
QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB RESET_VALUE 0x00XXXXXX
	RSVD0 BIT[23:0] R   RETENTION 

QFPROM_CORR_ROM_PATCH_ROWn_LSB(n):(0)-(35) ARRAY 0x00004358+0x8*n
QFPROM_CORR_ROM_PATCH_ROW0_LSB ADDRESS 0x4358 R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_ROM_PATCH_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	PATCH_DATA BIT[31:0] R   RETENTION 

QFPROM_CORR_ROM_PATCH_ROWn_MSB(n):(0)-(35) ARRAY 0x0000435C+0x8*n
QFPROM_CORR_ROM_PATCH_ROW0_MSB ADDRESS 0x435C R RETENTION NO_DOC NO_CSR_TEST
QFPROM_CORR_ROM_PATCH_ROW0_MSB RESET_VALUE 0x00XXXXXX
	RSVD0 BIT[23:17] R   RETENTION 
	PATCH_ADDR BIT[16:1] R   RETENTION 
	PATCH_EN BIT[0] R   RETENTION 

QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB(n):(0)-(1) ARRAY 0x00004478+0x8*n
QFPROM_CORR_IMAGE_ENCR_KEY1_ROW0_LSB ADDRESS 0x4478 R RETENTION NO_CSR_TEST
QFPROM_CORR_IMAGE_ENCR_KEY1_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] R   RETENTION 

QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB(n):(0)-(1) ARRAY 0x0000447C+0x8*n
QFPROM_CORR_IMAGE_ENCR_KEY1_ROW0_MSB ADDRESS 0x447C R RETENTION NO_CSR_TEST
QFPROM_CORR_IMAGE_ENCR_KEY1_ROW0_MSB RESET_VALUE 0x00XXXXXX
	KEY_DATA1 BIT[23:0] R   RETENTION 

QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB ADDRESS 0x4488 R RETENTION NO_CSR_TEST
QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:16] R   RETENTION 
	KEY_DATA0 BIT[15:0] R   RETENTION 

QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB ADDRESS 0x448C R RETENTION NO_CSR_TEST
QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB RESET_VALUE 0x00XXXXXX
	RSVD0 BIT[23:0] R   RETENTION 

QFPROM_CORR_USER_DATA_KEY_ROWn_LSB(n):(0)-(3) ARRAY 0x00004490+0x8*n
QFPROM_CORR_USER_DATA_KEY_ROW0_LSB ADDRESS 0x4490 R RETENTION NO_CSR_TEST
QFPROM_CORR_USER_DATA_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	USER_DATA_KEY BIT[31:0] R   RETENTION 

QFPROM_CORR_USER_DATA_KEY_ROWn_MSB(n):(0)-(3) ARRAY 0x00004494+0x8*n
QFPROM_CORR_USER_DATA_KEY_ROW0_MSB ADDRESS 0x4494 R RETENTION NO_CSR_TEST
QFPROM_CORR_USER_DATA_KEY_ROW0_MSB RESET_VALUE 0x00XXXXXX
	USER_DATA_KEY BIT[23:0] R   RETENTION 

QFPROM_CORR_USER_DATA_KEY_ROW4_LSB ADDRESS 0x44B0 R RETENTION NO_CSR_TEST
QFPROM_CORR_USER_DATA_KEY_ROW4_LSB RESET_VALUE 0xXXXXXXXX
	USER_DATA_KEY BIT[31:0] R   RETENTION 

QFPROM_CORR_USER_DATA_KEY_ROW4_MSB ADDRESS 0x44B4 R RETENTION NO_CSR_TEST
QFPROM_CORR_USER_DATA_KEY_ROW4_MSB RESET_VALUE 0x00XXXXXX
	RSVD0 BIT[23:0] R   RETENTION 

QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB(n):(26)-(29) ARRAY 0x00004318+0x10*n
QFPROM_CORR_OEM_SPARE_REG26_ROW0_LSB ADDRESS 0x44B8 R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_SPARE_REG26_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	OEM_SPARE BIT[31:0] R   RETENTION 

QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB(n):(26)-(29) ARRAY 0x0000431C+0x10*n
QFPROM_CORR_OEM_SPARE_REG26_ROW0_MSB ADDRESS 0x44BC R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_SPARE_REG26_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	OEM_SPARE BIT[31:0] R   RETENTION 

QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB(n):(26)-(29) ARRAY 0x00004320+0x10*n
QFPROM_CORR_OEM_SPARE_REG26_ROW1_LSB ADDRESS 0x44C0 R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_SPARE_REG26_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	OEM_SPARE BIT[31:0] R   RETENTION 

QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB(n):(26)-(29) ARRAY 0x00004324+0x10*n
QFPROM_CORR_OEM_SPARE_REG26_ROW1_MSB ADDRESS 0x44C4 R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_SPARE_REG26_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	OEM_SPARE BIT[31:0] R   RETENTION 

QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB ADDRESS 0x44F8 R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB RESET_VALUE 0xXXXXXXXX
	OEM_SPARE BIT[31:0] R   RETENTION 

QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB ADDRESS 0x44FC R RETENTION NO_CSR_TEST
QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB RESET_VALUE 0xXXXXXXXX
	OEM_SPARE BIT[31:0] R   RETENTION 

SEC_CTRL_HW_VERSION ADDRESS 0x6000 R RETENTION NO_DOC NO_CSR_TEST
SEC_CTRL_HW_VERSION RESET_VALUE 0x70070000
	MAJOR BIT[31:28] R   RETENTION 
	MINOR BIT[27:16] R   RETENTION 
	STEP BIT[15:0] R   RETENTION 

FEATURE_CONFIG0 ADDRESS 0x6004 R RETENTION NO_DOC NO_CSR_TEST
FEATURE_CONFIG0 RESET_VALUE 0xXXXXXXXX
	RESOLUTION_LIMITER BIT[31] R   RETENTION 
	CE_BAM_DISABLE BIT[30] R   RETENTION 
	EFUSE_MDP_PANEL_RES_LIMIT BIT[29:28] R   RETENTION 
	NIDNT_DISABLE BIT[27] R   RETENTION 
	QC_UDK_DISABLE BIT[26] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SECURE_CHANNEL_DISABLE BIT[25] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	VP8_DECODER_DISABLE BIT[24] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PKA_3PIP_DISABLE BIT[23] R   RETENTION 
	APPS_ACG_DISABLE BIT[22] R   RETENTION 
		SPARE VALUE 0x0
	NAV_DISABLE BIT[21] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	GSM_DISABLE BIT[20] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_MDSP_FW_DISABLE BIT[19:17] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE3 BIT[16] R   RETENTION 
	MODEM_UIM1_DISABLE BIT[15] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE2 BIT[14:11] R   RETENTION 
	MODEM_GLOBAL_DISABLE BIT[10] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_TCM_BOOT_DISABLE BIT[9] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE1 BIT[8:6] R   RETENTION 
	MSMC_SPARE BIT[5:4] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MODEM_LTE_DISABLE BIT[3] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE0 BIT[2] R   RETENTION 
	MODEM_NB_IOT_GSM_DISABLE BIT[1:0] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

FEATURE_CONFIG1 ADDRESS 0x6008 R RETENTION NO_DOC NO_CSR_TEST
FEATURE_CONFIG1 RESET_VALUE 0xXXXXXXXX
	SPARE7 BIT[31] R   RETENTION 
	CM_FEAT_CONFIG_DISABLE BIT[30] R   RETENTION 
	FUSE_SMT_PERM_ENABLE2 BIT[29] R   RETENTION 
	FUSE_SMT_PERM_ENABLE BIT[28] R   RETENTION 
	SYSBARDISABLE BIT[27] R   RETENTION 
	SPARE6 BIT[26] R   RETENTION 
	DDR_FREQ_LIMIT_EN BIT[25] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	VFE_DISABLE BIT[24] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE0 BIT[23:20] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DEHR_MSA_ENABLE BIT[19] R   RETENTION 
		DISABLE_MSA VALUE 0x0
		ENABLE_MSA VALUE 0x1
	MSA_ENABLE BIT[18] R   RETENTION 
		DISABLE_MSA VALUE 0x0
		ENABLE_MSA VALUE 0x1
	ENABLE_DEVICE_IN_TEST_MODE BIT[17] R   RETENTION 
	QTI_ROOT_SIG_FORMAT_SEL BIT[16] R   RETENTION 
	BOOT_ROM_PATCH_DISABLE BIT[15:13] R   RETENTION 
		ENABLE_PATCHING VALUE 0x0
		DISABLE_PATCHING VALUE 0x1
	STACKED_MEMORY_ID BIT[12:8] R   RETENTION 
	LTE_ABOVE_CATNB1_EN BIT[7] R   RETENTION 
	LTE_NB_DISABLE BIT[6] R   RETENTION 
	APPS_BOOT_FSM_CFG BIT[5] R   RETENTION 
		DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM VALUE 0x0
		BOOT_FSM_BASED_BRING_UP VALUE 0x1
	APPS_BOOT_FSM_DELAY BIT[4:3] R   RETENTION 
		GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256 VALUE 0x0
		GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128 VALUE 0x2
		GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103 VALUE 0x3
	APPS_CLOCKCFG BIT[2:1] R   RETENTION 
	APPS_L2_CACHE_UPPER_BANK_DISABLE BIT[0] R   RETENTION 
		ENUM_512KB VALUE 0x0
		ENUM_1MB VALUE 0x1

FEATURE_CONFIG2 ADDRESS 0x600C R RETENTION NO_DOC NO_CSR_TEST
FEATURE_CONFIG2 RESET_VALUE 0xXXXXXXXX
	QWES_DISABLE BIT[31] R   RETENTION 
	SPARE1 BIT[30] R   RETENTION 
	QWES_GPRS BIT[29] R   RETENTION 
	QWES_NB BIT[28] R   RETENTION 
	QWES_CATM BIT[27] R   RETENTION 
	FUSE_DEBUGBUS_DISABLE BIT[26] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE2 BIT[25] R   RETENTION 
	SPARE3 BIT[24] R   RETENTION 
	SPARE4 BIT[23] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE5 BIT[22] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MISC_DEBUG_DISABLE BIT[21] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_NIDEN_DISABLE BIT[20] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_DBGEN_DISABLE BIT[19] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_NS_NIDEN_DISABLE BIT[18] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_NS_DBGEN_DISABLE BIT[17] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_CP_NIDEN_DISABLE BIT[16] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_CP_DBGEN_DISABLE BIT[15] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MSS_NIDEN_DISABLE BIT[14] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_MSS_DBGEN_DISABLE BIT[13] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_QSEE_SPNIDEN_DISABLE BIT[12] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SHARED_QSEE_SPIDEN_DISABLE BIT[11] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_NS_NIDEN_DISABLE BIT[10] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_NS_DBGEN_DISABLE BIT[9] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_CP_NIDEN_DISABLE BIT[8] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_CP_DBGEN_DISABLE BIT[7] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_MSS_NIDEN_DISABLE BIT[6] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_MSS_DBGEN_DISABLE BIT[5] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_QSEE_SPNIDEN_DISABLE BIT[4] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PRIVATE_QSEE_SPIDEN_DISABLE BIT[3] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QDI_SPMI_DISABLE BIT[2] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SM_BIST_DISABLE BIT[1] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	TIC_DISABLE BIT[0] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

FEATURE_CONFIG3 ADDRESS 0x6010 R RETENTION NO_DOC NO_CSR_TEST
FEATURE_CONFIG3 RESET_VALUE 0xXXXXXXXX
	SEC_TAP_ACCESS_DISABLE BIT[31:25] R   RETENTION 
	TAP_CJI_CORE_SEL_DISABLE BIT[24] R   RETENTION 
	TAP_INSTR_DISABLE BIT[23:11] R   RETENTION 
	SPARE1 BIT[10] R   RETENTION 
	SPARE0 BIT[9:5] R   RETENTION 
	APPS_PBL_PATCH_VERSION BIT[4:0] R   RETENTION 

FEATURE_CONFIG4 ADDRESS 0x6014 R RETENTION NO_DOC NO_CSR_TEST
FEATURE_CONFIG4 RESET_VALUE 0xXXXXXXXX
	TAP_GEN_SPARE_INSTR_DISABLE_31_0 BIT[31:0] R   RETENTION 

FEATURE_CONFIG5 ADDRESS 0x6018 R RETENTION NO_DOC NO_CSR_TEST
FEATURE_CONFIG5 RESET_VALUE 0xXXXXXXXX
	SPARE_7 BIT[31] R   RETENTION 
	SPARE_30 BIT[30] R   RETENTION 
	FUSE_APPS_BOOT_TRIGGER_DISABLE BIT[29] R   RETENTION 
	MSS_HASH_INTEGRITY_CHECK_DISABLE BIT[28] R   RETENTION 
	MODEM_PBL_PLL_CTRL BIT[27:24] R   RETENTION 
	APPS_PBL_PLL_CTRL BIT[23:19] R   RETENTION 
	SPARE_3 BIT[18] R   RETENTION 
	PBL_QSEE_BOOT_FLOW_DISABLE BIT[17] R   RETENTION 
	XBL_SEC_AUTH_DISABLE BIT[16] R   RETENTION 
	LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT BIT[15] R   RETENTION 
	APPS_AARCH64_ENABLE BIT[14] R   RETENTION 
	APPS_PBL_BOOT_SPEED BIT[13:12] R   RETENTION 
		XO VALUE 0x0
		ENUM_384_MHZ VALUE 0x1
		ENUM_614_4_MHZ VALUE 0x2
		ENUM_998_4_MHZ VALUE 0x3
	APPS_BOOT_FROM_ROM BIT[11] R   RETENTION 
	SPARE0 BIT[10:9] R   RETENTION 
	SPARE_8_7 BIT[8:7] R   RETENTION 
	SPARE_6 BIT[6] R   RETENTION 
	SPARE_5 BIT[5] R   RETENTION 
	TAP_GEN_SPARE_INSTR_DISABLE_36_32 BIT[4:0] R   RETENTION 

FEATURE_CONFIG6 ADDRESS 0x601C R RETENTION NO_DOC NO_CSR_TEST
FEATURE_CONFIG6 RESET_VALUE 0xXXXXXXXX
	TAP_GEN_SPARE_INSTR_DISABLE_13_0 BIT[31:18] R   RETENTION 
	TAP_INSTR_DISABLE BIT[17:0] R   RETENTION 

FEATURE_CONFIG7 ADDRESS 0x6020 R RETENTION NO_DOC NO_CSR_TEST
FEATURE_CONFIG7 RESET_VALUE 0xXXXXXXXX
	SEC_TAP_ACCESS_DISABLE BIT[31:18] R   RETENTION 
	TAP_GEN_SPARE_INSTR_DISABLE_31_14 BIT[17:0] R   RETENTION 

FEATURE_CONFIG8 ADDRESS 0x6024 R RETENTION NO_DOC NO_CSR_TEST
FEATURE_CONFIG8 RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:25] R   RETENTION 
	APPS_PBL_PATCH_VERSION BIT[24:18] R   RETENTION 
	APPS_PBL_BOOT_SPEED BIT[17:16] R   RETENTION 
		ENUM_600_MHZ VALUE 0x0
		ENUM_300_MHZ VALUE 0x1
		CXO VALUE 0x2
		NA VALUE 0x3
	MODEM_PBL_BOOT BIT[15] R   RETENTION 
	LEGACY_MBNV6_OVERRIDE BIT[14] R   RETENTION 
	APPS_BOOT_FROM_ROM BIT[13] R   RETENTION 
	RSVD1 BIT[12] R   RETENTION 
	MODEM_BOOT_FROM_ROM BIT[11] R   RETENTION 
	RSVD0 BIT[10] R   RETENTION 
	FORCE_MSA_AUTH_EN BIT[9] R   RETENTION 
		MODEM_IMAGE_NOT_AUTHENTICATED VALUE 0x0
		FORCE_MODEM_IMAGE_AUTHENTICATION VALUE 0x1
	ARM_CE_DISABLE_USAGE BIT[8] R   RETENTION 
	BOOT_ROM_CFG BIT[7:0] R   RETENTION 

FEATURE_CONFIG9 ADDRESS 0x6028 R RETENTION NO_DOC NO_CSR_TEST
FEATURE_CONFIG9 RESET_VALUE 0xXXXXXXXX
	APPS_BOOT_TRIGGER_DISABLE BIT[31] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	PBL_QSEE_BOOT_FLOW_DISABLE BIT[30] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	XBL_SEC_AUTH_DISABLE BIT[29] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MSM_PKG_TYPE BIT[28] R   RETENTION 
	USB_PHY_TUNING BIT[27:24] R   RETENTION 
	REF_CLK_SEL BIT[23] R   RETENTION 
	LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT BIT[22] R   RETENTION 
	FOUNDRY_ID BIT[21:18] R   RETENTION 
		TSMC VALUE 0x0
		GLOBAL_FOUNDRIES VALUE 0x1
		SAMSUNG VALUE 0x2
		IBM VALUE 0x3
		UMC VALUE 0x4
		SMIC VALUE 0x5
	PLL_CFG BIT[17:4] R   RETENTION 
	APPS_PBL_PLL_CTRL BIT[3:0] R   RETENTION 

FEATURE_CONFIG10 ADDRESS 0x602C R RETENTION NO_DOC NO_CSR_TEST
FEATURE_CONFIG10 RESET_VALUE 0xXXXXXXXX
	MODEM_FEATURE_DISABLE_SOFT1 BIT[31:0] R   RETENTION 

FEATURE_CONFIG11 ADDRESS 0x6030 R RETENTION NO_DOC NO_CSR_TEST
FEATURE_CONFIG11 RESET_VALUE 0xXXXXXXXX
	MODEM_FEATURE_DISABLE_SOFT3 BIT[31:24] R   RETENTION 
	MODEM_FEATURE_DISABLE_SOFT2 BIT[23:0] R   RETENTION 

FEATURE_CONFIG12 ADDRESS 0x6034 R RETENTION NO_DOC NO_CSR_TEST
FEATURE_CONFIG12 RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31:16] R   RETENTION 
	MODEM_FEATURE_DISABLE_SOFT3 BIT[15:0] R   RETENTION 

FEATURE_CONFIG13 ADDRESS 0x6038 R RETENTION NO_DOC NO_CSR_TEST
FEATURE_CONFIG13 RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31:0] R   RETENTION 

OEM_CONFIG0 ADDRESS 0x6040 R RETENTION NO_CSR_TEST
OEM_CONFIG0 RESET_VALUE 0xXXXXXXXX
	SHARED_QSEE_SPNIDEN_DISABLE BIT[31] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	NAND_XFER_PARAM BIT[30] R   RETENTION 
	ALL_DEBUG_DISABLE BIT[29] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DEBUG_POLICY_DISABLE BIT[28] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SP_DISABLE BIT[27] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	UDK_DISABLE BIT[26] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DEBUG_DISABLE_IN_ROM BIT[25] R   RETENTION 
	SPARE3 BIT[24] R   RETENTION 
	APPS_HASH_INTEGRITY_CHECK_DISABLE BIT[23] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE2 BIT[22] R   RETENTION 
	SW_ROT_USE_SERIAL_NUM BIT[21] R   RETENTION 
		USE_OEM_ID VALUE 0x0
		USE_SERIAL_NUM VALUE 0x1
	DISABLE_ROT_TRANSFER BIT[20] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	IMAGE_ENCRYPTION_ENABLE BIT[19] R   RETENTION 
	RSVD1 BIT[18:17] R   RETENTION 
	SPARE1 BIT[16] R   RETENTION 
	PBL_LOG_DISABLE BIT[15] R   RETENTION 
	WDOG_EN BIT[14] R   RETENTION 
		USE_GPIO VALUE 0x0
		IGNORE_GPIO_ENABLE_WDOG VALUE 0x1
	SPDM_SECURE_MODE BIT[13] R   RETENTION 
		NORMAL_MODE VALUE 0x0
		SECURE_MODE VALUE 0x1
	SW_FUSE_PROG_DISABLE BIT[12] R   RETENTION 
	RSVD0 BIT[11:10] R   RETENTION 
	FAST_BOOT BIT[9:5] R   RETENTION 
		SPI_NAND VALUE 0x00
		USB VALUE 0x01
		PARALLEL_NAND VALUE 0x02
		RESERVED VALUE 0x03
	SPARE0 BIT[4] R   RETENTION 
	FORCE_USB_BOOT_DISABLE BIT[3] R   RETENTION 
		USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB VALUE 0x0
		NOT_USE_FORCE_USB_BOOT_PIN VALUE 0x1
	FORCE_DLOAD_DISABLE BIT[2] R   RETENTION 
		USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB VALUE 0x0
		NOT_USE_FORCE_USB_BOOT_PIN VALUE 0x1
	ENUM_TIMEOUT BIT[1] R   RETENTION 
		TIMEOUT_DISABLED VALUE 0x0
		TIMEOUT_ENABLED_90S VALUE 0x1
	E_DLOAD_DISABLE BIT[0] R   RETENTION 
		DOWNLOADER_ENABLED VALUE 0x0
		DOWNLOADER_DISABLED VALUE 0x1

OEM_CONFIG1 ADDRESS 0x6044 R RETENTION NO_CSR_TEST
OEM_CONFIG1 RESET_VALUE 0xXXXXXXXX
	LLCC_DSRW_DISABLE BIT[31] R   RETENTION  NO_DOC
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	RSVD0 BIT[30:14] R   RETENTION 
	ROOT_CERT_TOTAL_NUM BIT[13:12] R   RETENTION 
	SHARED_QSEE_SPIDEN_DISABLE BIT[11] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MISC2_DEBUG_DISABLE BIT[10] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MISC1_DEBUG_DISABLE BIT[9] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MISC_DEBUG_DISABLE BIT[8] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_NIDEN_DISABLE BIT[7] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_DBGEN_DISABLE BIT[6] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_NS_NIDEN_DISABLE BIT[5] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_NS_DBGEN_DISABLE BIT[4] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_CP_NIDEN_DISABLE BIT[3] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_CP_DBGEN_DISABLE BIT[2] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MSS_NIDEN_DISABLE BIT[1] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_MSS_DBGEN_DISABLE BIT[0] R   RETENTION 
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

OEM_CONFIG2 ADDRESS 0x6048 R RETENTION NO_CSR_TEST
OEM_CONFIG2 RESET_VALUE 0xXXXXXXXX
	DISABLE_RSA BIT[31] R   RETENTION 
	EKU_ENFORCEMENT_EN BIT[30] R   RETENTION 
	RSVD1 BIT[29:16] R   RETENTION 
	OEM_SPARE_REG30_SECURE BIT[15] R   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	OEM_SPARE_REG29_SECURE BIT[14] R   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	OEM_SPARE_REG28_SECURE BIT[13] R   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	OEM_SPARE_REG27_SECURE BIT[12] R   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	OEM_SPARE_REG26_SECURE BIT[11] R   RETENTION 
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	RSVD2 BIT[10:0] R   RETENTION 

OEM_CONFIG3 ADDRESS 0x604C R RETENTION NO_CSR_TEST
OEM_CONFIG3 RESET_VALUE 0xXXXXXXXX
	OEM_PRODUCT_ID BIT[31:16] R   RETENTION 
	OEM_HW_ID BIT[15:0] R   RETENTION 

OEM_CONFIG4 ADDRESS 0x6050 R RETENTION NO_CSR_TEST
OEM_CONFIG4 RESET_VALUE 0xXXXXXXXX
	PERIPH_VID BIT[31:16] R   RETENTION 
	PERIPH_PID BIT[15:0] R   RETENTION 

OEM_CONFIG5 ADDRESS 0x6054 R RETENTION NO_CSR_TEST
OEM_CONFIG5 RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:8] R   RETENTION 
	ANTI_ROLLBACK_FEATURE_EN BIT[7:0] R   RETENTION 

BOOT_CONFIG ADDRESS 0x6070 R RETENTION NO_CSR_TEST
BOOT_CONFIG RESET_VALUE 0x00000XXX
	APPS_PBL_BOOT_SPEED BIT[8:7] R   RETENTION 
		ENUM_600_MHZ VALUE 0x0
		ENUM_300_MHZ VALUE 0x1
		CXO VALUE 0x2
		NA VALUE 0x3
	APPS_BOOT_FROM_ROM BIT[6] R   RETENTION 
	FAST_BOOT BIT[5:1] R   RETENTION 
		SPI_NAND VALUE 0x00
		USB VALUE 0x01
		PARALLEL_NAND VALUE 0x02
		RESERVED VALUE 0x03
	WDOG_EN BIT[0] R   RETENTION 
		GPIO_CONTROLLED VALUE 0x0
		ENABLE_WDOG VALUE 0x1

SECURE_BOOTn(n):(1)-(14) ARRAY 0x00006078+0x4*n
SECURE_BOOT1 ADDRESS 0x607C R RETENTION NO_CSR_TEST
SECURE_BOOT1 RESET_VALUE 0x00000XXX
	FUSE_SRC BIT[8] R   RETENTION 
		QUALCOMM VALUE 0x0
		OEM VALUE 0x1
	RSVD_7 BIT[7] R   RETENTION  NO_DOC
	USE_SERIAL_NUM BIT[6] R   RETENTION 
		USE_OEM_ID VALUE 0x0
		USE_SERIAL_NUM VALUE 0x1
	AUTH_EN BIT[5] R   RETENTION 
	PK_HASH_IN_FUSE BIT[4] R   RETENTION 
		SHA_256_HASH_OF_ROOT_CERTIFICATE_IS_IN_ROM VALUE 0x0
		SHA_256_HASH_OF_ROOT_CERTIFICATE_IS_IN_PK_HASH VALUE 0x1
	ROM_PK_HASH_INDEX BIT[3:0] R   RETENTION 

QSEE_INV_OVERRIDE ADDRESS 0x60C0 RW RETENTION NO_CSR_TEST
QSEE_INV_OVERRIDE RESET_VALUE 0x00000000
	RSVD_31_1 BIT[31:1] RW   RETENTION 
	SHARED_QSEE_SPIDEN_DISABLE BIT[0] RW   RETENTION 
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1

QSEE_NI_OVERRIDE ADDRESS 0x60C4 RW RETENTION NO_CSR_TEST
QSEE_NI_OVERRIDE RESET_VALUE 0x00000000
	RSVD_31_1 BIT[31:1] RW   RETENTION 
	SHARED_QSEE_SPNIDEN_DISABLE BIT[0] RW   RETENTION 
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1

MSS_INV_OVERRIDE ADDRESS 0x60C8 RW RETENTION NO_CSR_TEST
MSS_INV_OVERRIDE RESET_VALUE 0x00000000
	RSVD_31_1 BIT[31:1] RW   RETENTION 
	SHARED_MSS_DBGEN_DISABLE BIT[0] RW   RETENTION 
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1

MSS_NI_OVERRIDE ADDRESS 0x60CC RW RETENTION NO_CSR_TEST
MSS_NI_OVERRIDE RESET_VALUE 0x00000000
	RSVD_31_1 BIT[31:1] RW   RETENTION 
	SHARED_MSS_NIDEN_DISABLE BIT[0] RW   RETENTION 
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1

CP_INV_OVERRIDE ADDRESS 0x60D0 RW RETENTION NO_CSR_TEST
CP_INV_OVERRIDE RESET_VALUE 0x00000000
	RSVD_31_1 BIT[31:1] RW   RETENTION 
	SHARED_CP_DBGEN_DISABLE BIT[0] RW   RETENTION 
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1

CP_NI_OVERRIDE ADDRESS 0x60D4 RW RETENTION NO_CSR_TEST
CP_NI_OVERRIDE RESET_VALUE 0x00000000
	RSVD_31_1 BIT[31:1] RW   RETENTION 
	SHARED_CP_NIDEN_DISABLE BIT[0] RW   RETENTION 
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1

NS_INV_OVERRIDE ADDRESS 0x60D8 RW RETENTION NO_CSR_TEST
NS_INV_OVERRIDE RESET_VALUE 0x00000000
	RSVD_31_5 BIT[31:5] RW   RETENTION 
	APPS_DBGEN_DISABLE BIT[4] RW   RETENTION 
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	RSVD_3_1 BIT[3:1] RW   RETENTION 
	SHARED_NS_DBGEN_DISABLE BIT[0] RW   RETENTION 
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1

NS_NI_OVERRIDE ADDRESS 0x60DC RW RETENTION NO_CSR_TEST
NS_NI_OVERRIDE RESET_VALUE 0x00000000
	RSVD_31_5 BIT[31:5] RW   RETENTION 
	APPS_NIDEN_DISABLE BIT[4] RW   RETENTION 
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	RSVD_3_1 BIT[3:1] RW   RETENTION 
	SHARED_NS_NIDEN_DISABLE BIT[0] RW   RETENTION 
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1

MISC_DEBUG_OVERRIDE ADDRESS 0x60E0 RW RETENTION NO_CSR_TEST
MISC_DEBUG_OVERRIDE RESET_VALUE 0x00000000
	RSVD_31_3 BIT[31:3] RW   RETENTION 
	SHARED_MISC2_DEBUG_DISABLE BIT[2] RW   RETENTION 
		FUSE_VALUE VALUE 0x0
		ZERO VALUE 0x1
	SHARED_MISC1_DEBUG_DISABLE BIT[1] RW   RETENTION 
		FUSE_VALUE VALUE 0x0
		ZERO VALUE 0x1
	SHARED_MISC_DEBUG_DISABLE BIT[0] RW   RETENTION 
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1

CAPT_SEC_GPIO ADDRESS 0x6100 RW RETENTION NO_DOC NO_CSR_TEST
CAPT_SEC_GPIO RESET_VALUE 0x0000XXXX
	FORCE_USB_BOOT_GPIO BIT[12] RW   RETENTION 
	BOOT_CONFIG_GPIO_AP_AUTH_EN BIT[11] RW   RETENTION 
	BOOT_CONFIG_GPIO_AP_PK_HASH_IN_FUSE BIT[10] RW   RETENTION 
	BOOT_CONFIG_GPIO_ALL_USE_SERIAL_NUM BIT[9] RW   RETENTION 
	BOOT_CONFIG_GPIO_PK_HASH_INDEX_SRC BIT[8] RW   RETENTION 
	BOOT_CONFIG_GPIO_APPS_PBL_BOOT_SPEED BIT[7:6] RW   RETENTION 
	BOOT_CONFIG_GPIO_APPS_BOOT_FROM_ROM BIT[5] RW   RETENTION 
	BOOT_CONFIG_GPIO_FAST_BOOT BIT[4:1] RW   RETENTION 
	BOOT_CONFIG_GPIO_WDOG_DISABLE BIT[0] RW   RETENTION 

APP_PROC_CFG ADDRESS 0x6110 RW RETENTION NO_DOC
APP_PROC_CFG RESET_VALUE 0x000F000F
	SPARE0 BIT[19:18] RW   RETENTION 
	SPARE1 BIT[17:16] RW   RETENTION 
	APPS_CFG_MISC2 BIT[15:12] RW   RETENTION 
	APPS_CFG_MISC1 BIT[11:8] RW   RETENTION 
	APPS_CFG_MISC0 BIT[7:6] RW   RETENTION 
	APPS_CP15_DISABLE BIT[5] RW   RETENTION 
	APPS_CFG_NMFI BIT[4] RW   RETENTION 
		NORMAL VALUE 0x0
		DISABLE VALUE 0x1
	SHARED_QSEE_SPNIDEN BIT[3] RW   RETENTION 
	SHARED_CP_NIDEN BIT[2] RW   RETENTION 
	SHARED_NS_NIDEN BIT[1] RW   RETENTION 
	APPS_NIDEN BIT[0] RW   RETENTION 

MSS_PROC_CFG ADDRESS 0x6114 RW RETENTION NO_DOC
MSS_PROC_CFG RESET_VALUE 0x00000001
	SHARED_MSS_NIDEN BIT[0] RW   RETENTION 

QFPROM_CLK_CTL ADDRESS 0x6118 RW RETENTION
QFPROM_CLK_CTL RESET_VALUE 0x00000000
	CLK_HALT BIT[0] RW   RETENTION 
		CLK_ENABLED VALUE 0x0
		CLK_DISABLED VALUE 0x1

JTAG_ID ADDRESS 0x6130 R RETENTION NO_CSR_TEST
JTAG_ID RESET_VALUE 0xXXXXXXXX
	JTAG_ID BIT[31:0] R   RETENTION 

SERIAL_NUM ADDRESS 0x6134 R RETENTION NO_CSR_TEST
SERIAL_NUM RESET_VALUE 0xXXXXXXXX
	SERIAL_NUM BIT[31:0] R   RETENTION 

OEM_ID ADDRESS 0x6138 R RETENTION NO_CSR_TEST
OEM_ID RESET_VALUE 0xXXXXXXXX
	OEM_ID BIT[31:16] R   RETENTION 
	OEM_PRODUCT_ID BIT[15:0] R   RETENTION 

TEST_BUS_SEL ADDRESS 0x613C RW RETENTION NO_DOC
TEST_BUS_SEL RESET_VALUE 0x00000000
	TEST_EN BIT[2] RW   RETENTION 
		DEBUG_DISABLED VALUE 0x0
		DEBUG_ENABLED VALUE 0x1
	TEST_SELECT BIT[1:0] RW   RETENTION 
		FUSE_SENSE VALUE 0x0
		QFPROM_ARBITER VALUE 0x1
		SW VALUE 0x2
		ACC VALUE 0x3

SPDM_DYN_SECURE_MODE ADDRESS 0x6140 RW RETENTION
SPDM_DYN_SECURE_MODE RESET_VALUE 0x00000000
	SECURE_MODE BIT[0] RW   RETENTION 
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

CHIP_ID ADDRESS 0x6144 R RETENTION NO_CSR_TEST
CHIP_ID RESET_VALUE 0x0000XXXX
	CHIP_ID BIT[15:0] R   RETENTION 

OEM_IMAGE_ENCR_KEYn(n):(0)-(3) ARRAY 0x00006150+0x4*n
OEM_IMAGE_ENCR_KEY0 ADDRESS 0x6150 R RETENTION NO_CSR_TEST
OEM_IMAGE_ENCR_KEY0 RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] R   RETENTION 

IMAGE_ENCR_KEY1_0 ADDRESS 0x6160 R RETENTION NO_CSR_TEST
IMAGE_ENCR_KEY1_0 RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] R   RETENTION 

IMAGE_ENCR_KEY1_1 ADDRESS 0x6164 R RETENTION NO_CSR_TEST
IMAGE_ENCR_KEY1_1 RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] R   RETENTION 

IMAGE_ENCR_KEY1_2 ADDRESS 0x6168 R RETENTION NO_CSR_TEST
IMAGE_ENCR_KEY1_2 RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] R   RETENTION 

IMAGE_ENCR_KEY1_3 ADDRESS 0x616C R RETENTION NO_CSR_TEST
IMAGE_ENCR_KEY1_3 RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0] R   RETENTION 

PK_HASH0_0 ADDRESS 0x6190 R RETENTION NO_CSR_TEST
PK_HASH0_0 RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0] R   RETENTION 

PK_HASH0_1 ADDRESS 0x6194 R RETENTION NO_CSR_TEST
PK_HASH0_1 RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0] R   RETENTION 

PK_HASH0_2 ADDRESS 0x6198 R RETENTION NO_CSR_TEST
PK_HASH0_2 RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0] R   RETENTION 

PK_HASH0_3 ADDRESS 0x619C R RETENTION NO_CSR_TEST
PK_HASH0_3 RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0] R   RETENTION 

PK_HASH0_4 ADDRESS 0x61A0 R RETENTION NO_CSR_TEST
PK_HASH0_4 RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0] R   RETENTION 

PK_HASH0_5 ADDRESS 0x61A4 R RETENTION NO_CSR_TEST
PK_HASH0_5 RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0] R   RETENTION 

PK_HASH0_6 ADDRESS 0x61A8 R RETENTION NO_CSR_TEST
PK_HASH0_6 RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0] R   RETENTION 

PK_HASH0_7 ADDRESS 0x61AC R RETENTION NO_CSR_TEST
PK_HASH0_7 RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0] R   RETENTION 

PK_HASH0_8 ADDRESS 0x61B0 R RETENTION NO_CSR_TEST
PK_HASH0_8 RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0] R   RETENTION 

PK_HASH0_9 ADDRESS 0x61B4 R RETENTION NO_CSR_TEST
PK_HASH0_9 RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0] R   RETENTION 

PK_HASH0_10 ADDRESS 0x61B8 R RETENTION NO_CSR_TEST
PK_HASH0_10 RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0] R   RETENTION 

PK_HASH0_11 ADDRESS 0x61BC R RETENTION NO_CSR_TEST
PK_HASH0_11 RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0] R   RETENTION 

QFPROM_WRITE_DISABLE_STICKY_BIT0 ADDRESS 0x61F0 RW RETENTION NO_CSR_TEST
QFPROM_WRITE_DISABLE_STICKY_BIT0 RESET_VALUE 0x00000000
	REGION31_STICKY_BIT BIT[31] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION30_STICKY_BIT BIT[30] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION29_STICKY_BIT BIT[29] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION28_STICKY_BIT BIT[28] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION27_STICKY_BIT BIT[27] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION26_STICKY_BIT BIT[26] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION25_STICKY_BIT BIT[25] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION24_STICKY_BIT BIT[24] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION23_STICKY_BIT BIT[23] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION22_STICKY_BIT BIT[22] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION21_STICKY_BIT BIT[21] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION20_STICKY_BIT BIT[20] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION19_STICKY_BIT BIT[19] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION18_STICKY_BIT BIT[18] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION17_STICKY_BIT BIT[17] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION16_STICKY_BIT BIT[16] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION15_STICKY_BIT BIT[15] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION14_STICKY_BIT BIT[14] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION13_STICKY_BIT BIT[13] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION12_STICKY_BIT BIT[12] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION11_STICKY_BIT BIT[11] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION10_STICKY_BIT BIT[10] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION9_STICKY_BIT BIT[9] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION8_STICKY_BIT BIT[8] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION7_STICKY_BIT BIT[7] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION6_STICKY_BIT BIT[6] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION5_STICKY_BIT BIT[5] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION4_STICKY_BIT BIT[4] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION3_STICKY_BIT BIT[3] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION2_STICKY_BIT BIT[2] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION1_STICKY_BIT BIT[1] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	REGION0_STICKY_BIT BIT[0] RW   RETENTION 
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1

QFPROM_WRITE_DISABLE_STICKY_BIT1 ADDRESS 0x61F4 RW RETENTION NO_CSR_TEST
QFPROM_WRITE_DISABLE_STICKY_BIT1 RESET_VALUE 0x00000000
	RSVD0 BIT[31:0] RW   RETENTION 

ANTI_ROLLBACK_1_0 ADDRESS 0x6200 R RETENTION NO_CSR_TEST
ANTI_ROLLBACK_1_0 RESET_VALUE 0xXXXXXXXX
	XBL0 BIT[31:0] R   RETENTION 

ANTI_ROLLBACK_1_1 ADDRESS 0x6204 R RETENTION NO_CSR_TEST
ANTI_ROLLBACK_1_1 RESET_VALUE 0xXXXXXXXX
	XBL1 BIT[31:0] R   RETENTION 

ANTI_ROLLBACK_2_0 ADDRESS 0x6208 R RETENTION NO_CSR_TEST
ANTI_ROLLBACK_2_0 RESET_VALUE 0xXXXXXXXX
	PIL_SUBSYSTEM_31_0 BIT[31:0] R   RETENTION 

ANTI_ROLLBACK_2_1 ADDRESS 0x620C R RETENTION NO_CSR_TEST
ANTI_ROLLBACK_2_1 RESET_VALUE 0xXXXXXXXX
	XBL_SEC BIT[31:25] R   RETENTION 
	AOP BIT[24:17] R   RETENTION 
	TZ BIT[16:0] R   RETENTION 

ANTI_ROLLBACK_3_0 ADDRESS 0x6210 R RETENTION NO_CSR_TEST
ANTI_ROLLBACK_3_0 RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31:30] R   RETENTION 
	TQS_HASH_ACTIVE BIT[29:25] R   RETENTION 
	RPMB_KEY_PROVISIONED BIT[24] R   RETENTION 
		RPMB_KEY_NOT_PROVISIONED VALUE 0x0
		RPMB_KEY_PROVISIONED VALUE 0x1
	PIL_SUBSYSTEM_47_32 BIT[23:8] R   RETENTION 
	SAFESWITCH BIT[7:0] R   RETENTION 

ANTI_ROLLBACK_3_1 ADDRESS 0x6214 R RETENTION NO_CSR_TEST
ANTI_ROLLBACK_3_1 RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31:28] R   RETENTION 
	DEVICE_CFG BIT[27:17] R   RETENTION 
	DEBUG_POLICY BIT[16:12] R   RETENTION 
	HYPERVISOR BIT[11:0] R   RETENTION 

ANTI_ROLLBACK_4_0 ADDRESS 0x6218 R RETENTION NO_CSR_TEST
ANTI_ROLLBACK_4_0 RESET_VALUE 0xXXXXXXXX
	MSS BIT[31:16] R   RETENTION 
	MISC BIT[15:0] R   RETENTION 

ANTI_ROLLBACK_4_1 ADDRESS 0x621C R RETENTION NO_CSR_TEST
ANTI_ROLLBACK_4_1 RESET_VALUE 0xXXXXXXXX
	SIMLOCK BIT[31] R   RETENTION 
	TX BIT[30:4] R   RETENTION 
	ROOT_CERT_PK_HASH_INDEX BIT[3:0] R   RETENTION 

ANTI_ROLLBACK_5_0 ADDRESS 0x6220 R RETENTION NO_CSR_TEST
ANTI_ROLLBACK_5_0 RESET_VALUE 0xXXXXXXXX
	MISC BIT[31:0] R   RETENTION 

ANTI_ROLLBACK_5_1 ADDRESS 0x6224 R RETENTION NO_CSR_TEST
ANTI_ROLLBACK_5_1 RESET_VALUE 0xXXXXXXXX
	MISC BIT[31:0] R   RETENTION 

MRC_2_0_0 ADDRESS 0x6250 R RETENTION NO_CSR_TEST
MRC_2_0_0 RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:4] R   RETENTION 
	ROOT_CERT_ACTIVATION_LIST BIT[3:0] R   RETENTION 

MRC_2_0_1 ADDRESS 0x6254 R RETENTION NO_CSR_TEST
MRC_2_0_1 RESET_VALUE 0xXXXXXXXX
	RSVD1 BIT[31:1] R   RETENTION 
	CURRENT_UIE_KEY_SEL BIT[0] R   RETENTION 

MRC_2_0_2 ADDRESS 0x6258 R RETENTION NO_CSR_TEST
MRC_2_0_2 RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:4] R   RETENTION 
	ROOT_CERT_REVOCATION_LIST BIT[3:0] R   RETENTION 

MRC_2_0_3 ADDRESS 0x625C R RETENTION NO_CSR_TEST
MRC_2_0_3 RESET_VALUE 0xXXXXXXXX
	RSVD0 BIT[31:0] R   RETENTION 

CRYPTO_LIB_VERSION ADDRESS 0x6300 R RETENTION NO_DOC NO_CSR_TEST
CRYPTO_LIB_VERSION RESET_VALUE 0xXXXXXXXX
	VERSION BIT[31:0] R   RETENTION 

LCM_0 ADDRESS 0x6304 R RETENTION NO_CSR_TEST
LCM_0 RESET_VALUE 0xXXXXXXXX
	DISABLE_LCM BIT[31] R   RETENTION 
	DISABLE_LCM_STATE_TRANSITION BIT[30] R   RETENTION 
	DISABLE_SECURE_PHK BIT[29] R   RETENTION 
	RSVD BIT[28:8] R   RETENTION 
	DEBUG_STATE BIT[7] R   RETENTION 
	ILLEGAL_STATE BIT[6] R   RETENTION 
	QC_EXTERNAL BIT[5] R   RETENTION 
	QC_INTERNAL BIT[4] R   RETENTION 
	QC_FEAT_CONFIG BIT[3] R   RETENTION 
	HW_TEST BIT[2] R   RETENTION 
	SOC_PERSO BIT[1] R   RETENTION 
	BLANK BIT[0] R   RETENTION 

LCM_1 ADDRESS 0x6308 R RETENTION NO_CSR_TEST
LCM_1 RESET_VALUE 0xXXXXXXXX
	LCM_DATA1 BIT[31:0] R   RETENTION 

VIRTUAL_SEC_CTRL_BASE_ADDR ADDRESS 0x6400 RW RETENTION NO_DOC NO_CSR_TEST
VIRTUAL_SEC_CTRL_BASE_ADDR RESET_VALUE 0x00000000
	ADDRESS BIT[31:0] RW   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.SECURITY_CONTROL.SECURE_CHANNEL (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.SECURITY_CONTROL.SECURE_CHANNEL' does not directly contain any register.
----------------------------------------------------------------------------------------

secure_channel MODULE OFFSET=SECURITY_CONTROL+0x00008000 MAX=SECURITY_CONTROL+0x0000AFFF APRE= SPRE=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.SECURITY_CONTROL.SECURE_CHANNEL.SECURE_CHANNEL (level 3)
----------------------------------------------------------------------------------------
secure_channel MODULE OFFSET=SECURITY_CONTROL+0x00008000 MAX=SECURITY_CONTROL+0x0000AFFF APRE= SPRE=

KEY_CTRL_EEm_VERSION(m):(0)-(2) ARRAY 0x00000000+0x1000*m
KEY_CTRL_EE0_VERSION ADDRESS 0x0000 R NO_DOC
KEY_CTRL_EE0_VERSION RESET_VALUE 0x02000000
	MAJ_VER BIT[31:24] R  
	MIN_VER BIT[23:16] R  
	STEP_VER BIT[15:0] R  

KEY_CTRL_EEm_HW_PARAMS(m):(0)-(2) ARRAY 0x00000004+0x1000*m
KEY_CTRL_EE0_HW_PARAMS ADDRESS 0x0004 R NO_DOC
KEY_CTRL_EE0_HW_PARAMS RESET_VALUE 0x0000D034
	ROSC_EXTERNAL BIT[15] R  
	MSA_HW_ENABLE BIT[14] R  
	LARGE_KEY_SIZE BIT[13:8] R  
		BITS_2048 VALUE 0x08
		BITS_4096 VALUE 0x10
		BITS_8192 VALUE 0x20
	NUM_EES BIT[7:4] R  
	NUM_CACHE_SLOTS BIT[3:0] R  

KEY_CTRL_EEm_HW_PARAMS2(m):(0)-(2) ARRAY 0x00000008+0x1000*m
KEY_CTRL_EE0_HW_PARAMS2 ADDRESS 0x0008 R NO_DOC
KEY_CTRL_EE0_HW_PARAMS2 RESET_VALUE 0x02400500
	SP_QFPROM_BYTES BIT[31:16] R  
	SOC_QFPROM_BYTES BIT[15:0] R  

KEY_CTRL_EEm_COMMAND_INFO_IDX0(m):(0)-(2) ARRAY 0x00000010+0x1000*m
KEY_CTRL_EE0_COMMAND_INFO_IDX0 ADDRESS 0x0010 RW NO_DOC
KEY_CTRL_EE0_COMMAND_INFO_IDX0 RESET_VALUE 0x00000000
	SLAVE_KEY_SLOT BIT[5:0] RW  

KEY_CTRL_EEm_USAGE_RULES(m):(0)-(2) ARRAY 0x00000018+0x1000*m
KEY_CTRL_EE0_USAGE_RULES ADDRESS 0x0018 RW NO_DOC
KEY_CTRL_EE0_USAGE_RULES RESET_VALUE 0x00000000
	SW_USAGE_RULES BIT[23:0] RW  

KEY_CTRL_EEm_IRQ_MASK(m):(0)-(2) ARRAY 0x0000001C+0x1000*m
KEY_CTRL_EE0_IRQ_MASK ADDRESS 0x001C RW NO_DOC
KEY_CTRL_EE0_IRQ_MASK RESET_VALUE 0x00000007
	MASK_TZ BIT[2] RW  
	MASK_MSA BIT[1] RW  
	MASK_HYP BIT[0] RW  

KEY_CTRL_EEm_KDF_CNTXTn(m,n):(0,0)-(2,7) ARRAY 0x00000020+0x1000*m+0x4*n
KEY_CTRL_EE0_KDF_CNTXT0 ADDRESS 0x0020 RW NO_DOC
KEY_CTRL_EE0_KDF_CNTXT0 RESET_VALUE 0x00000000
	CONTEXT_DATA BIT[31:0] RW  

KEY_CTRL_EEm_CACHEnINFO_IDX0(m,n):(0,0)-(2,3) ARRAY 0x00000040+0x1000*m+0x10*n
KEY_CTRL_EE0_CACHE0INFO_IDX0 ADDRESS 0x0040 R NO_DOC NO_CSR_TEST
KEY_CTRL_EE0_CACHE0INFO_IDX0 RESET_VALUE 0x00000000
	KEY_INVALIDATION BIT[31:22] R  
	CONSUMER BIT[21:17] R  
	ROUTE_TO_SW BIT[16] R  
	SERVICE_ID BIT[15:6] R  
	KEY_ID BIT[5:0] R  

KEY_CTRL_EEm_CACHEnINFO_IDX1(m,n):(0,0)-(2,3) ARRAY 0x00000044+0x1000*m+0x10*n
KEY_CTRL_EE0_CACHE0INFO_IDX1 ADDRESS 0x0044 R NO_DOC NO_CSR_TEST
KEY_CTRL_EE0_CACHE0INFO_IDX1 RESET_VALUE 0x00000000
	USAGE_RULES BIT[31:8] R  
	SPARE_BITS7_6 BIT[7:6] R  
	KEY_DERIV_OR_ROUTE BIT[5:1] R  
	WAIT_ON_SW BIT[0] R  

KEY_CTRL_EEm_CACHEnINFO_IDX2(m,n):(0,0)-(2,3) ARRAY 0x00000048+0x1000*m+0x10*n
KEY_CTRL_EE0_CACHE0INFO_IDX2 ADDRESS 0x0048 R NO_DOC NO_CSR_TEST
KEY_CTRL_EE0_CACHE0INFO_IDX2 RESET_VALUE 0x00000000
	KEY_DEST BIT[14:7] R  
	KEY_TYPE BIT[6] R  
	LAST_BLOCK_NUM BIT[5:1] R  
	KEY_VALID BIT[0] R  

KEY_CTRL_EEm_DEBUG_ENABLE(m):(0)-(2) ARRAY 0x00000100+0x1000*m
KEY_CTRL_EE0_DEBUG_ENABLE ADDRESS 0x0100 RW NO_DOC NO_CSR_TEST
KEY_CTRL_EE0_DEBUG_ENABLE RESET_VALUE 0x00000000
	CRYPTO_LIB_DEBUG_SEL BIT[11:6] RW  
		DEBUG_DISABLED VALUE 0x00
		AUTH_STATE VALUE 0x01
		AUTH_PAD_SEG_CNTR VALUE 0x13
		AUTH_PAD_TOTOL_CNTR VALUE 0x14
	KEY_CTRL_DEBUG_SEL BIT[5:3] RW  
		CM_SEL VALUE 0x0
		SEC_CHAN_INTF_SEL VALUE 0x1
		KEY_CTRL_MISC_STATE_SEL VALUE 0x2
		KEY_CTRL_COMMAND_SEL VALUE 0x3
		CRYPTO_LIB_SEL VALUE 0x4
	KEY_CTRL_DEBUG_EN BIT[2] RW  
	AHB2AHB_MSTR_DEBUG_EN BIT[1] RW  
	AHB2AHB_SLV_DEBUG_EN BIT[0] RW  

KEY_CTRL_EEm_DEBUG_BUS(m):(0)-(2) ARRAY 0x00000104+0x1000*m
KEY_CTRL_EE0_DEBUG_BUS ADDRESS 0x0104 R NO_DOC NO_CSR_TEST
KEY_CTRL_EE0_DEBUG_BUS RESET_VALUE 0x00000000
	DEBUG_BUS BIT[31:0] R  

KEY_CTRL_EEm_STATUS(m):(0)-(2) ARRAY 0x00000400+0x1000*m
KEY_CTRL_EE0_STATUS ADDRESS 0x0400 RW NO_DOC NO_CSR_TEST
KEY_CTRL_EE0_STATUS RESET_VALUE 0x00000000
	CMD_ERR_AUTO_ROUTING BIT[21] RW  
	CMD_ERR_LOCK_NEEDED BIT[20] RW  
	CMD_ERR_LOCKED BIT[19] RW  
	CMD_ERR_KEY_BUS BIT[18] RW  
	CMD_ERR_BLOCKED_REQ BIT[17] RW  
	CMD_ERR_METADATA_CORRUPT BIT[16] RW  
	CMD_ERR_UNEXPECTED_KEY BIT[15] RW  
	CMD_ERR_DERIV_USAGE_RULES BIT[14] RW  
	CMD_ERR_DERIV_POLICY BIT[13] RW  
	CMD_ERR_NOT_SECURE BIT[12] RW  
	CMD_ERR_KEY_CORRUPT BIT[11] RW  
	CMD_ERR_KEY_DUMMY BIT[10] RW  
	CMD_ERR_KEY_INVALIDATED BIT[9] RW  
	CMD_ERR_KEY_NOT_FOUND BIT[8] RW  
	CMD_ERR_CONSUMER_INVALID BIT[7] RW  
	CMD_ERR_CONSUMER_NOT_ALLOWED BIT[6] RW  
	CMD_ERR_CACHE_SLOT_SIZE BIT[5] RW  
	CMD_ERR_CACHE_CHUNK_INVALID BIT[4] RW  
	CMD_ERR_CACHE_SLOT_INVALID BIT[3] RW  
	CMD_ERR BIT[2] R  
	CMD_INPROCESS BIT[1] R  
	CMD_DONE BIT[0] R  

KEY_CTRL_EEm_LOCK(m):(0)-(2) ARRAY 0x00000404+0x1000*m
KEY_CTRL_EE0_LOCK ADDRESS 0x0404 RW NO_DOC NO_CSR_TEST
KEY_CTRL_EE0_LOCK RESET_VALUE 0x00000000
	LOCKING_EE_INDEX BIT[6:3] R  
	LOCK_ACTIVE BIT[2] R  
		NO_LOCK VALUE 0x0
		ACTIVE VALUE 0x1
	STATUS BIT[1] R  
		LOCK_SUCCESS VALUE 0x0
		LOCK_FAILED VALUE 0x1
	LOCK_UNLOCK BIT[0] RW  
		UNLOCK VALUE 0x0
		LOCK VALUE 0x1

KEY_CTRL_EEm_COMMAND(m):(0)-(2) ARRAY 0x00000408+0x1000*m
KEY_CTRL_EE0_COMMAND ADDRESS 0x0408 RC NO_DOC NO_CSR_TEST
KEY_CTRL_EE0_COMMAND RESET_VALUE 0x00000000
	CMD_PARAMS BIT[31:4] RW  
	CMD_ID BIT[3:0] RW  
		SET_CACHE_SLOT VALUE 0x0
		CLEAR_CACHE_SLOT VALUE 0x1
		LOAD_KEY_FROM_CACHE VALUE 0x2
		LOAD_LARGE_KEY_CHUNK_FROM_CACHE VALUE 0x3
		LOAD_DERIVED_KEY_FROM_CACHE VALUE 0x4
		LOAD_DERIVED_KEY_FROM_EE VALUE 0x5
		CLEAR_EE_KEY VALUE 0x6

KEY_CTRL_EEm_KEY_INFO(m):(0)-(2) ARRAY 0x0000040C+0x1000*m
KEY_CTRL_EE0_KEY_INFO ADDRESS 0x040C R NO_DOC NO_CSR_TEST
KEY_CTRL_EE0_KEY_INFO RESET_VALUE 0x00000000
	SERVICE_ID BIT[31:22] R  
	KEY_ID BIT[21:16] R  
	DERIVED BIT[15] R  
	SRC_SELECT BIT[14:10] R  
	LAST_BLOCK_NUM BIT[9:5] R  
	BLOCK_NUM BIT[4:0] R  

KEY_CTRL_EEm_KEY_IDXn(m,n):(0,0)-(2,7) ARRAY 0x00000410+0x1000*m+0x4*n
KEY_CTRL_EE0_KEY_IDX0 ADDRESS 0x0410 R NO_DOC NO_CSR_TEST
KEY_CTRL_EE0_KEY_IDX0 RESET_VALUE 0x00000000
	KEY_DATA BIT[31:0] R  

CRI_CM_EEm_CHIP_SERIES(m):(0)-(2) ARRAY 0x00000800+0x1000*m
CRI_CM_EE0_CHIP_SERIES ADDRESS 0x0800 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_CHIP_SERIES RESET_VALUE 0x0000XXXX
	CHIP_SERIES BIT[15:0] R  

CRI_CM_EEm_VERSION(m):(0)-(2) ARRAY 0x00000804+0x1000*m
CRI_CM_EE0_VERSION ADDRESS 0x0804 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_VERSION RESET_VALUE 0x00010001
	CM_BUILD BIT[23:16] R  
	CM_CORE_VERSION BIT[15:0] R  

CRI_CM_EEm_DEVICE_ID_0(m):(0)-(2) ARRAY 0x000008F0+0x1000*m
CRI_CM_EE0_DEVICE_ID_0 ADDRESS 0x08F0 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_DEVICE_ID_0 RESET_VALUE 0xXXXXXXXX
	DEVICE_ID_31_0 BIT[31:0] R  

CRI_CM_EEm_DEVICE_ID_1(m):(0)-(2) ARRAY 0x000008F4+0x1000*m
CRI_CM_EE0_DEVICE_ID_1 ADDRESS 0x08F4 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_DEVICE_ID_1 RESET_VALUE 0xXXXXXXXX
	DEVICE_ID_63_32 BIT[31:0] R  

CRI_CM_EEm_PADAK_ID_0(m):(0)-(2) ARRAY 0x000008F8+0x1000*m
CRI_CM_EE0_PADAK_ID_0 ADDRESS 0x08F8 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_PADAK_ID_0 RESET_VALUE 0xXXXXXXXX
	PROVISIONING_AUTHORITY_DEVICE_AES_KEY_ID_31_0 BIT[31:0] R  

CRI_CM_EEm_PADAK_ID_1(m):(0)-(2) ARRAY 0x000008FC+0x1000*m
CRI_CM_EE0_PADAK_ID_1 ADDRESS 0x08FC R NO_DOC NO_CSR_TEST
CRI_CM_EE0_PADAK_ID_1 RESET_VALUE 0x0000XXXX
	PROVISIONING_AUTHORITY_DEVICE_AES_KEY_ID_47_32 BIT[15:0] R  

CRI_CM_EEm_CONFIG_0(m):(0)-(2) ARRAY 0x000008E0+0x1000*m
CRI_CM_EE0_CONFIG_0 ADDRESS 0x08E0 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_CONFIG_0 RESET_VALUE 0x0000XXXX
	FEATURE_MAIN_SPACE_SIZE BIT[15:0] R  

CRI_CM_EEm_CONFIG_1(m):(0)-(2) ARRAY 0x000008E4+0x1000*m
CRI_CM_EE0_CONFIG_1 ADDRESS 0x08E4 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_CONFIG_1 RESET_VALUE 0xXXXXXXXX
	OTP_ADDRESS_MUILTIPLE BIT[31:24] R  
	OTP_BITMAP_BITS_PER_WORD BIT[23:16] R  
	OTP_ECC_CORRECTED_BIT_PER_WORD BIT[15:8] R  
	OTP_RAW_WORD_WIDTH BIT[7:0] R  

CRI_CM_EEm_CONFIG_2(m):(0)-(2) ARRAY 0x000008E8+0x1000*m
CRI_CM_EE0_CONFIG_2 ADDRESS 0x08E8 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_CONFIG_2 RESET_VALUE 0xXXXXXXXX
	VISIBLE_SLOT_BOTTOM_OTP_PTR BIT[31:16] R  
	PRIVATE_SLOT_BOTTOM_OTP_PTR BIT[15:0] R  

CRI_CM_EEm_CONFIG_3(m):(0)-(2) ARRAY 0x000008EC+0x1000*m
CRI_CM_EE0_CONFIG_3 ADDRESS 0x08EC R NO_DOC NO_CSR_TEST
CRI_CM_EE0_CONFIG_3 RESET_VALUE 0xXXXXXXXX
	TOP_OTP_PTR BIT[31:16] R  
	COMMAND_STREAM_BOTTOM_OTP_PTR BIT[15:0] R  

CRI_CM_EEm_STATUS_SUMMARY(m):(0)-(2) ARRAY 0x00000808+0x1000*m
CRI_CM_EE0_STATUS_SUMMARY ADDRESS 0x0808 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_STATUS_SUMMARY RESET_VALUE 0x0000XXXX
	ERROR_CODE BIT[15:8] R  
	STATUS_MAJOR BIT[7:0] R  
		RESET VALUE 0x00
		READY VALUE 0x01
		SEQUENCE_INPUT1 VALUE 0x02
		SEQUENCE_BUSY1 VALUE 0x03
		SEQUENCE_INPUT2 VALUE 0x04
		SEQUENCE_BUSY2 VALUE 0x05
		SEQUENCE_INPUT3 VALUE 0x06
		SEQUENCE_BUSY3 VALUE 0x07
		SEQUENCE_INPUT4 VALUE 0x08
		SEQUENCE_BUSY4 VALUE 0x09
		DONE_SUCCESS VALUE 0x0A
		DONE_ERROR VALUE 0x0B
		SEQUENCE_KEYEXCH_OUTPUT3 VALUE 0x0C
		OTP_COMMANDS_BUSY VALUE 0x0D
		OTP_DIRECTREAD_BUSY VALUE 0x0E
		OTP_DIRECTREAD_READY VALUE 0x0F
		TRNG_SAMPLE_BUSY VALUE 0x10
		BIST VALUE 0x11
		POWERDOWN_ENTER VALUE 0x12
		POWERDOWN VALUE 0x13
		POWERDOWN_EXIT VALUE 0x14
		INIT VALUE 0x15
		FLUSH VALUE 0x16

CRI_CM_EEm_STATUS_FLAGS(m):(0)-(2) ARRAY 0x0000080C+0x1000*m
CRI_CM_EE0_STATUS_FLAGS ADDRESS 0x080C R NO_DOC NO_CSR_TEST
CRI_CM_EE0_STATUS_FLAGS RESET_VALUE 0x00XXXXXX
	SEQUENCE_INPUT_READY BIT[20] R  
	OTP_READ_READY BIT[16] R  
	FEATURE_READ_READY BIT[12] R  
	OTP_COMMANDS_COMPLETED BIT[8] R  
	INTERRUPT_PENDING BIT[4] R  
	FLUSH_PENDING BIT[0] R  

CRI_CM_EEm_STATUS_REGWRITE_COUNT(m):(0)-(2) ARRAY 0x00000810+0x1000*m
CRI_CM_EE0_STATUS_REGWRITE_COUNT ADDRESS 0x0810 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_STATUS_REGWRITE_COUNT RESET_VALUE 0xXXXXXXXX
	REGISTER_WRITE_COUNT BIT[31:0] R  

CRI_CM_EEm_STATUS_KEYS(m):(0)-(2) ARRAY 0x00000814+0x1000*m
CRI_CM_EE0_STATUS_KEYS ADDRESS 0x0814 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_STATUS_KEYS RESET_VALUE 0xXXXXXXXX
	SESSION_KEY_STATUS BIT[31:30] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	PROVISIONING_AUTHORITY_DEVICE_AES_KEY_STATUS BIT[29:28] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	PERSO5_UNWRAP_KEY_PATH_STATUS BIT[27:26] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	PERSO5_KEYSPLIT_CHECK_STATUS BIT[25:24] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	PERSO5_KEYSPLIT_STATUS BIT[23:22] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	AUX_DATA_STATUS BIT[21:20] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	PRODUCT_VENDOR_DEVICE_AES_KEY_STATUS BIT[19:18] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	PERSO3_UNWRAP_KEY_PATH_STATUS BIT[17:16] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	PERSO3_KEYSPLIT_CHECK_STATUS BIT[15:14] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	PERSO3_KEYSPLIT_STATUS BIT[13:12] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	CHIP_VENDOR_DEVICE_AES_KEY_STATUS BIT[11:10] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	PERSO2_KEYSPLIT_STATUS BIT[9:8] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	PERSO1_KEYSPLIT_CHECK_STATUS BIT[7:6] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	PERSO1_KEYSPLIT_STATUS BIT[5:4] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	DEVICE_GENERATED_AES_KEY_STATUS BIT[3:2] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3
	DEVICE_ID_STATUS BIT[1:0] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3

CRI_CM_EEm_STATUS_KEYS_2(m):(0)-(2) ARRAY 0x00000838+0x1000*m
CRI_CM_EE0_STATUS_KEYS_2 ADDRESS 0x0838 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_STATUS_KEYS_2 RESET_VALUE 0x0000000X
	PROVISIONING_AUTHORITY_DEVICE_AES_KEY_ID_STATUS BIT[1:0] R  
		UNREAD VALUE 0x0
		EMPTY VALUE 0x1
		READ_OR_VALID VALUE 0x2
		CORRUPTED VALUE 0x3

CRI_CM_EEm_ERROR_SEQ(m):(0)-(2) ARRAY 0x00000834+0x1000*m
CRI_CM_EE0_ERROR_SEQ ADDRESS 0x0834 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_ERROR_SEQ RESET_VALUE 0x000000XX
	ERROR_STATE BIT[7:0] R  

CRI_CM_EEm_ERROR_INFO(m):(0)-(2) ARRAY 0x00000818+0x1000*m
CRI_CM_EE0_ERROR_INFO ADDRESS 0x0818 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_ERROR_INFO RESET_VALUE 0xXXXXXXXX
	BUFFER_OFFSET BIT[30:16] R  
	HALT_RESULT BIT[15:8] R  
	ERROR_CODE BIT[7:0] R  

CRI_CM_EEm_ERROR_OTP(m):(0)-(2) ARRAY 0x0000081C+0x1000*m
CRI_CM_EE0_ERROR_OTP ADDRESS 0x081C R NO_DOC NO_CSR_TEST
CRI_CM_EE0_ERROR_OTP RESET_VALUE 0xXXXXXXXX
	OTP_DIAG BIT[31:16] R  
	OTP_ERROR_ADDRESS BIT[15:0] R  

CRI_CM_EEm_INIT_ERROR_ADDR(m):(0)-(2) ARRAY 0x00000860+0x1000*m
CRI_CM_EE0_INIT_ERROR_ADDR ADDRESS 0x0860 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_INIT_ERROR_ADDR RESET_VALUE 0x0XXXXXXX
	INIT_ERROR_TYPE BIT[26:24] R  
	INIT_ERROR_COUNT BIT[23:16] R  
	INIT_ERROR_ADDRESS BIT[15:0] R  

CRI_CM_EEm_INIT_ERROR_INFO(m):(0)-(2) ARRAY 0x00000864+0x1000*m
CRI_CM_EE0_INIT_ERROR_INFO ADDRESS 0x0864 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_INIT_ERROR_INFO RESET_VALUE 0xXXXXXXXX
	INIT_BUFFER_OFFSET BIT[30:16] R  
	HALT_RESULT BIT[15:8] R  
	INIT_ERROR_CODE BIT[7:0] R  

CRI_CM_EEm_INIT_ERROR_OTP(m):(0)-(2) ARRAY 0x00000868+0x1000*m
CRI_CM_EE0_INIT_ERROR_OTP ADDRESS 0x0868 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_INIT_ERROR_OTP RESET_VALUE 0xXXXXXXXX
	INIT_OTP_DIAG BIT[31:16] R  
	INIT_OTP_ERROR_ADDRESS BIT[15:0] R  

CRI_CM_EEm_OTPCMD_ERROR_ADDR(m):(0)-(2) ARRAY 0x00000870+0x1000*m
CRI_CM_EE0_OTPCMD_ERROR_ADDR ADDRESS 0x0870 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_OTPCMD_ERROR_ADDR RESET_VALUE 0x0XXXXXXX
	OTP_CMD_ERROR_TYPE BIT[26:24] R  
	OTP_CMD_ERROR_COUNT BIT[23:16] R  
	OTP_CMD_SEGMENT_ADDRESS BIT[15:0] R  

CRI_CM_EEm_OTPCMD_ERROR_INFO(m):(0)-(2) ARRAY 0x00000874+0x1000*m
CRI_CM_EE0_OTPCMD_ERROR_INFO ADDRESS 0x0874 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_OTPCMD_ERROR_INFO RESET_VALUE 0xXXXXXXXX
	OTP_CMD_BUFFER_OFFSET BIT[30:16] R  
	HALT_RESULT BIT[15:8] R  
	OTP_CMD_ERROR_CODE BIT[7:0] R  

CRI_CM_EEm_OTPCMD_ERROR_OTP(m):(0)-(2) ARRAY 0x00000878+0x1000*m
CRI_CM_EE0_OTPCMD_ERROR_OTP ADDRESS 0x0878 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_OTPCMD_ERROR_OTP RESET_VALUE 0xXXXXXXXX
	OTP_CMD_OTP_DIAG BIT[31:16] R  
	OTP_CMD_OTP_ERROR_ADDRESS BIT[15:0] R  

CRI_CM_EEm_TRNG_ERROR(m):(0)-(2) ARRAY 0x0000083C+0x1000*m
CRI_CM_EE0_TRNG_ERROR ADDRESS 0x083C R NO_DOC NO_CSR_TEST
CRI_CM_EE0_TRNG_ERROR RESET_VALUE 0xX00000XX
	ERR_INSUFFICIENT BIT[31] R  
	ROSC_MODE_ERROR BIT[5] R  
	ROSC_DISABLE_ERROR BIT[4] R  
	ROSC_3_ERROR BIT[3] R  
	ROSC_2_ERROR BIT[2] R  
	ROSC_1_ERROR BIT[1] R  
	ROSC_0_ERROR BIT[0] R  

CRI_CM_EEm_TRNG_CTRL_1(m):(0)-(2) ARRAY 0x000008D0+0x1000*m
CRI_CM_EE0_TRNG_CTRL_1 ADDRESS 0x08D0 RW NO_DOC NO_CSR_TEST
CRI_CM_EE0_TRNG_CTRL_1 RESET_VALUE 0x0000000X
	ROSC_TEST_RUN BIT[0] RW  

CRI_CM_EEm_TRNG_CTRL_2(m):(0)-(2) ARRAY 0x000008D4+0x1000*m
CRI_CM_EE0_TRNG_CTRL_2 ADDRESS 0x08D4 RW NO_DOC NO_CSR_TEST
CRI_CM_EE0_TRNG_CTRL_2 RESET_VALUE 0x0000000X
	ROSC_TEST_EN_3 BIT[3] RW  
	ROSC_TEST_EN_2 BIT[2] RW  
	ROSC_TEST_EN_1 BIT[1] RW  
	ROSC_TEST_EN_0 BIT[0] RW  

CRI_CM_EEm_IRQ_CONTROL(m):(0)-(2) ARRAY 0x00000820+0x1000*m
CRI_CM_EE0_IRQ_CONTROL ADDRESS 0x0820 RW NO_DOC
CRI_CM_EE0_IRQ_CONTROL RESET_VALUE 0x00000000
	RSVD_31_21 BIT[31:21] RW  
	CONTROL_ERROR BIT[20] RW  
	RSVD_19_17 BIT[19:17] RW  
	TIU_ERROR BIT[16] RW  
	RSVD_15_13 BIT[15:13] RW  
	READY BIT[12] RW  
	RSVD_11_9 BIT[11:9] RW  
	FEATURE_READ_DONE BIT[8] RW  
	RSVD_7_5 BIT[7:5] RW  
	OTP_READ_DONE BIT[4] RW  
	RSVD_3_1 BIT[3:1] RW  
	IO_PENDING BIT[0] RW  

CRI_CM_EEm_IRQ_STATUS(m):(0)-(2) ARRAY 0x00000824+0x1000*m
CRI_CM_EE0_IRQ_STATUS ADDRESS 0x0824 RW NO_DOC NO_CSR_TEST
CRI_CM_EE0_IRQ_STATUS RESET_VALUE 0x00000000
	CONTROL_ERROR BIT[20] RW  
	TIU_ERROR BIT[16] RW  
	READY BIT[12] RW  
	FEATURE_READ_DONE BIT[8] RW  
	OTP_READ_DONE BIT[4] RW  
	IO_PENDING BIT[0] RW  

CRI_CM_EEm_CONTROL(m):(0)-(2) ARRAY 0x00000828+0x1000*m
CRI_CM_EE0_CONTROL ADDRESS 0x0828 RW NO_DOC NO_CSR_TEST
CRI_CM_EE0_CONTROL RESET_VALUE 0x00000000
	OTP_CMD_TAG BIT[11:8] RW  
	ACTION_REQUEST BIT[3:0] RW  
		NONE VALUE 0x0
		FLUSH VALUE 0x1
		DIRECT_OTP VALUE 0x2
		POWERDOWN VALUE 0x3
		SAMPLE_TRNG VALUE 0x4
		OTP_COMMANDS VALUE 0x6

CRI_CM_EEm_SEQUENCE_INPUT(m):(0)-(2) ARRAY 0x0000082C+0x1000*m
CRI_CM_EE0_SEQUENCE_INPUT ADDRESS 0x082C RW NO_DOC NO_CSR_TEST
CRI_CM_EE0_SEQUENCE_INPUT RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

CRI_CM_EEm_SEQUENCE_OUTPUT(m):(0)-(2) ARRAY 0x00000830+0x1000*m
CRI_CM_EE0_SEQUENCE_OUTPUT ADDRESS 0x0830 RW NO_DOC NO_CSR_TEST
CRI_CM_EE0_SEQUENCE_OUTPUT RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

CRI_CM_EEm_SW_BUFFER_n(m,n):(0,0)-(2,15) ARRAY 0x00000880+0x1000*m+0x4*n
CRI_CM_EE0_SW_BUFFER_0 ADDRESS 0x0880 RW NO_DOC NO_CSR_TEST
CRI_CM_EE0_SW_BUFFER_0 RESET_VALUE 0x00000000
	SW_TRANSFER_BUFFER BIT[31:0] RW  

CRI_CM_EEm_DIRECTREAD_FEATURE_REQ(m):(0)-(2) ARRAY 0x00000840+0x1000*m
CRI_CM_EE0_DIRECTREAD_FEATURE_REQ ADDRESS 0x0840 RW NO_DOC NO_CSR_TEST
CRI_CM_EE0_DIRECTREAD_FEATURE_REQ RESET_VALUE 0x00000000
	FEATURE_READ_ADDRESS BIT[15:5] RW  

CRI_CM_EEm_DIRECTREAD_FEATURE_STATUS(m):(0)-(2) ARRAY 0x00000844+0x1000*m
CRI_CM_EE0_DIRECTREAD_FEATURE_STATUS ADDRESS 0x0844 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_DIRECTREAD_FEATURE_STATUS RESET_VALUE 0x0X000000
	FEATURE_READ_STATUS BIT[26:24] R  
		INVALID VALUE 0x0
		PENDING VALUE 0x1
		DONE_SUCCESS VALUE 0x2
		DONE_ERROR_BUSY VALUE 0x3
		DONE_ERROR_PERMISSION VALUE 0x4
		DONE_ERROR_RANGE VALUE 0x5

CRI_CM_EEm_DIRECTREAD_FEATURE_DATA(m):(0)-(2) ARRAY 0x00000848+0x1000*m
CRI_CM_EE0_DIRECTREAD_FEATURE_DATA ADDRESS 0x0848 R NO_DOC
CRI_CM_EE0_DIRECTREAD_FEATURE_DATA RESET_VALUE 0x00000000
	FEATURE_READ_DATA BIT[31:0] R  

CRI_CM_EEm_DIRECTREAD_OTP_REQ(m):(0)-(2) ARRAY 0x00000850+0x1000*m
CRI_CM_EE0_DIRECTREAD_OTP_REQ ADDRESS 0x0850 RW NO_DOC NO_CSR_TEST
CRI_CM_EE0_DIRECTREAD_OTP_REQ RESET_VALUE 0x00000000
	OTP_READ_MODE BIT[25:24] RW  
		SW VALUE 0x0
		BITMAP VALUE 0x1
		RAW VALUE 0x3
	OTP_READ_ADDRESS BIT[15:0] RW  

CRI_CM_EEm_DIRECTREAD_OTP_STATUS(m):(0)-(2) ARRAY 0x00000854+0x1000*m
CRI_CM_EE0_DIRECTREAD_OTP_STATUS ADDRESS 0x0854 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_DIRECTREAD_OTP_STATUS RESET_VALUE 0x0X000000
	OTP_READ_STATUS BIT[26:24] R  
		INVALID VALUE 0x0
		PENDING VALUE 0x1
		DONE_SUCCESS VALUE 0x2
		DONE_ERROR_RANGE VALUE 0x3
		DONE_ERROR_PERMISSION VALUE 0x4
		DONE_ERROR_OTP VALUE 0x5

CRI_CM_EEm_DIRECTREAD_OTP_DATA(m):(0)-(2) ARRAY 0x00000858+0x1000*m
CRI_CM_EE0_DIRECTREAD_OTP_DATA ADDRESS 0x0858 R NO_DOC
CRI_CM_EE0_DIRECTREAD_OTP_DATA RESET_VALUE 0x00000000
	OTP_READ_DATA BIT[31:0] R  

CRI_CM_EEm_DEVICE_ID_STATUS(m):(0)-(2) ARRAY 0x00000C00+0x1000*m
CRI_CM_EE0_DEVICE_ID_STATUS ADDRESS 0x0C00 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_DEVICE_ID_STATUS RESET_VALUE 0x0000000X
	STATUS BIT[1:0] R  

CRI_CM_EEm_CHIP_ID(m):(0)-(2) ARRAY 0x00000C0C+0x1000*m
CRI_CM_EE0_CHIP_ID ADDRESS 0x0C0C R NO_DOC NO_CSR_TEST
CRI_CM_EE0_CHIP_ID RESET_VALUE 0x0000XXXX
	CHIP_ID BIT[15:0] R  

CRI_CM_EEm_CHIP_SERIAL_NUM(m):(0)-(2) ARRAY 0x00000C10+0x1000*m
CRI_CM_EE0_CHIP_SERIAL_NUM ADDRESS 0x0C10 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_CHIP_SERIAL_NUM RESET_VALUE 0xXXXXXXXX
	SERIAL_NUM BIT[31:0] R  

CRI_CM_EEm_OEM_ID(m):(0)-(2) ARRAY 0x00000C14+0x1000*m
CRI_CM_EE0_OEM_ID ADDRESS 0x0C14 R NO_DOC NO_CSR_TEST
CRI_CM_EE0_OEM_ID RESET_VALUE 0xXXXXXXXX
	OEM_ID BIT[31:0] R  

CRI_CM_EEm_BIST_CTRL_0(m):(0)-(2) ARRAY 0x00000C20+0x1000*m
CRI_CM_EE0_BIST_CTRL_0 ADDRESS 0x0C20 RW NO_DOC NO_CSR_TEST
CRI_CM_EE0_BIST_CTRL_0 RESET_VALUE 0x00000000
	BIST_SUCCESS BIT[3] R  
	BIST_DONE BIT[2] R  
	BIST_PENDING BIT[1] R  
	BIST_GO BIT[0] W  

CRI_CM_EEm_TRNG_CTRL_0(m):(0)-(2) ARRAY 0x00000C24+0x1000*m
CRI_CM_EE0_TRNG_CTRL_0 ADDRESS 0x0C24 RW NO_DOC NO_CSR_TEST
CRI_CM_EE0_TRNG_CTRL_0 RESET_VALUE 0x00000000
	RAW_ROSC_SEL BIT[6:5] RW  
	SAMPLED_ROSC_SEL BIT[4:3] RW  
	TESTTRNG_MODE_ACTIVE BIT[2] R  
	EXIT_TESTTRNG_MODE BIT[1] W  
	ENTER_TESTTRNG_MODE BIT[0] W  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.SECURITY_CONTROL.APU1132_19 (level 2)
----------------------------------------------------------------------------------------
apu1132_19 MODULE OFFSET=SECURITY_CONTROL+0x0000E000 MAX=SECURITY_CONTROL+0x0000EB7F APRE=SEC_CTRL_APU_ SPRE=SEC_CTRL_APU_

XPU_SCR ADDRESS 0x0000 RW RETENTION
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW   RETENTION 
	SCFGEIE BIT[9] RW   RETENTION 
	DYNAMIC_CLK_EN BIT[8] RW   RETENTION 
	NSRGCLEE BIT[6] RW   RETENTION 
	NSCFGE BIT[5] RW   RETENTION 
	SDCDEE BIT[4] RW   RETENTION 
	SEIE BIT[3] RW   RETENTION 
	SCLERE BIT[2] RW   RETENTION 
	SCFGERE BIT[1] RW   RETENTION 
	XPUNSE BIT[0] RW   RETENTION  NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW RETENTION
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW   RETENTION 

XPU_SEAR0 ADDRESS 0x0040 R RETENTION
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R   RETENTION 

XPU_SESR ADDRESS 0x0048 RW RETENTION NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW   RETENTION 
	CLMULTI BIT[3] RW   RETENTION 
	CFGMULTI BIT[2] RW   RETENTION 
	CLIENT BIT[1] RW   RETENTION 
	CFG BIT[0] RW   RETENTION 

XPU_SESRRESTORE ADDRESS 0x004C RW RETENTION
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW   RETENTION 
	CLMULTI BIT[3] RW   RETENTION 
	CFGMULTI BIT[2] RW   RETENTION 
	CLIENT BIT[1] RW   RETENTION 
	CFG BIT[0] RW   RETENTION 

XPU_SESYNR0 ADDRESS 0x0050 R RETENTION
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R   RETENTION 
	AVMID BIT[23:16] R   RETENTION 
	ABID BIT[15:13] R   RETENTION 
	APID BIT[12:8] R   RETENTION 
	AMID BIT[7:0] R   RETENTION 

XPU_SESYNR1 ADDRESS 0x0054 R RETENTION
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R   RETENTION 
	AC BIT[30] R   RETENTION 
	BURSTLEN BIT[29] R   RETENTION 
	ARDALLOCATE BIT[28] R   RETENTION 
	ABURST BIT[27] R   RETENTION 
	AEXCLUSIVE BIT[26] R   RETENTION 
	AWRITE BIT[25] R   RETENTION 
	AFULL BIT[24] R   RETENTION 
	ARDBEADNDXEN BIT[23] R   RETENTION 
	AOOO BIT[22] R   RETENTION 
	APREQPRIORITY BIT[21:19] R   RETENTION 
	ASIZE BIT[18:16] R   RETENTION 
	AMSSSELFAUTH BIT[15] R   RETENTION 
	ALEN BIT[14:8] R   RETENTION 
	AINST BIT[7] R   RETENTION 
	APROTNS BIT[6] R   RETENTION 
	APRIV BIT[5] R   RETENTION 
	AINNERSHARED BIT[4] R   RETENTION 
	ASHARED BIT[3] R   RETENTION 
	AMEMTYPE BIT[2:0] R   RETENTION 

XPU_SESYNR2 ADDRESS 0x0058 R RETENTION
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R   RETENTION 
	SECURE_PRT_HIT BIT[1] R   RETENTION 
	NONSECURE_PRT_HIT BIT[0] R   RETENTION 

XPU_MCR ADDRESS 0x0100 RW RETENTION
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW   RETENTION 
	CFGEIE BIT[9] RW   RETENTION 
	DYNAMIC_CLK_EN BIT[8] RW   RETENTION 
	DCDEE BIT[4] RW   RETENTION 
	EIE BIT[3] RW   RETENTION 
	CLERE BIT[2] RW   RETENTION 
	CFGERE BIT[1] RW   RETENTION 
	XPUMSAE BIT[0] RW   RETENTION  NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R RETENTION
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R   RETENTION 

XPU_MESR ADDRESS 0x0148 RW RETENTION NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW   RETENTION 
	CLMULTI BIT[3] RW   RETENTION 
	CFGMULTI BIT[2] RW   RETENTION 
	CLIENT BIT[1] RW   RETENTION 
	CFG BIT[0] RW   RETENTION 

XPU_MESRRESTORE ADDRESS 0x014C RW RETENTION
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW   RETENTION 
	CLMULTI BIT[3] RW   RETENTION 
	CFGMULTI BIT[2] RW   RETENTION 
	CLIENT BIT[1] RW   RETENTION 
	CFG BIT[0] RW   RETENTION 

XPU_MESYNR0 ADDRESS 0x0150 R RETENTION
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R   RETENTION 
	AVMID BIT[23:16] R   RETENTION 
	ABID BIT[15:13] R   RETENTION 
	APID BIT[12:8] R   RETENTION 
	AMID BIT[7:0] R   RETENTION 

XPU_MESYNR1 ADDRESS 0x0154 R RETENTION
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R   RETENTION 
	AC BIT[30] R   RETENTION 
	BURSTLEN BIT[29] R   RETENTION 
	ARDALLOCATE BIT[28] R   RETENTION 
	ABURST BIT[27] R   RETENTION 
	AEXCLUSIVE BIT[26] R   RETENTION 
	AWRITE BIT[25] R   RETENTION 
	AFULL BIT[24] R   RETENTION 
	ARDBEADNDXEN BIT[23] R   RETENTION 
	AOOO BIT[22] R   RETENTION 
	APREQPRIORITY BIT[21:19] R   RETENTION 
	ASIZE BIT[18:16] R   RETENTION 
	AMSSSELFAUTH BIT[15] R   RETENTION 
	ALEN BIT[14:8] R   RETENTION 
	AINST BIT[7] R   RETENTION 
	APROTNS BIT[6] R   RETENTION 
	APRIV BIT[5] R   RETENTION 
	AINNERSHARED BIT[4] R   RETENTION 
	ASHARED BIT[3] R   RETENTION 
	AMEMTYPE BIT[2:0] R   RETENTION 

XPU_MESYNR2 ADDRESS 0x0158 R RETENTION
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R   RETENTION 
	SECURE_PRT_HIT BIT[1] R   RETENTION 
	NONSECURE_PRT_HIT BIT[0] R   RETENTION 

XPU_CR ADDRESS 0x0080 RW RETENTION
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   RETENTION  NO_CSR_TEST
	CLEIE BIT[10] RW   RETENTION 
	CFGEIE BIT[9] RW   RETENTION 
	DYNAMIC_CLK_EN BIT[8] RW   RETENTION 
	DCDEE BIT[4] RW   RETENTION 
	EIE BIT[3] RW   RETENTION 
	CLERE BIT[2] RW   RETENTION 
	CFGERE BIT[1] RW   RETENTION 
	XPUVMIDE BIT[0] RW   RETENTION  NO_CSR_TEST

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW RETENTION
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW   RETENTION 

XPU_EAR0 ADDRESS 0x00C0 R RETENTION
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R   RETENTION 

XPU_ESR ADDRESS 0x00C8 RW RETENTION NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW   RETENTION 
	CLMULTI BIT[3] RW   RETENTION 
	CFGMULTI BIT[2] RW   RETENTION 
	CLIENT BIT[1] RW   RETENTION 
	CFG BIT[0] RW   RETENTION 

XPU_ESRRESTORE ADDRESS 0x00CC RW RETENTION
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW   RETENTION 
	CLMULTI BIT[3] RW   RETENTION 
	CFGMULTI BIT[2] RW   RETENTION 
	CLIENT BIT[1] RW   RETENTION 
	CFG BIT[0] RW   RETENTION 

XPU_ESYNR0 ADDRESS 0x00D0 R RETENTION
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R   RETENTION 
	AVMID BIT[23:16] R   RETENTION 
	ABID BIT[15:13] R   RETENTION 
	APID BIT[12:8] R   RETENTION 
	AMID BIT[7:0] R   RETENTION 

XPU_ESYNR1 ADDRESS 0x00D4 R RETENTION
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R   RETENTION 
	AC BIT[30] R   RETENTION 
	BURSTLEN BIT[29] R   RETENTION 
	ARDALLOCATE BIT[28] R   RETENTION 
	ABURST BIT[27] R   RETENTION 
	AEXCLUSIVE BIT[26] R   RETENTION 
	AWRITE BIT[25] R   RETENTION 
	AFULL BIT[24] R   RETENTION 
	ARDBEADNDXEN BIT[23] R   RETENTION 
	AOOO BIT[22] R   RETENTION 
	APREQPRIORITY BIT[21:19] R   RETENTION 
	ASIZE BIT[18:16] R   RETENTION 
	AMSSSELFAUTH BIT[15] R   RETENTION 
	ALEN BIT[14:8] R   RETENTION 
	AINST BIT[7] R   RETENTION 
	APROTNS BIT[6] R   RETENTION 
	APRIV BIT[5] R   RETENTION 
	AINNERSHARED BIT[4] R   RETENTION 
	ASHARED BIT[3] R   RETENTION 
	AMEMTYPE BIT[2:0] R   RETENTION 

XPU_ESYNR2 ADDRESS 0x00D8 R RETENTION
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R   RETENTION 
	SECURE_PRT_HIT BIT[1] R   RETENTION 
	NONSECURE_PRT_HIT BIT[0] R   RETENTION 

XPU_IDR0 ADDRESS 0x0074 R RETENTION
XPU_IDR0 RESET_VALUE 0x00001C12
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R   RETENTION 
	SAVERESTORE_HW_EN BIT[30] R   RETENTION 
	BLED BIT[15] R   RETENTION 
	XPUT BIT[13:12] R   RETENTION 
	PT BIT[11] R   RETENTION 
	MV BIT[10] R   RETENTION 
	NRG BIT[9:0] R   RETENTION 

XPU_IDR1 ADDRESS 0x0078 R RETENTION
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
	AMT_HW_ENABLE BIT[30] R   RETENTION 
	CLIENT_ADDR_WIDTH BIT[29:24] R   RETENTION 
	CONFIG_ADDR_WIDTH BIT[21:16] R   RETENTION 
	QRIB_EN BIT[15] R   RETENTION 
	ASYNC_MODE BIT[14] R   RETENTION 
	CONFIG_TYPE BIT[13] R   RETENTION 
	CLIENT_PIPELINE_ENABLED BIT[12] R   RETENTION 
	MSA_CHECK_HW_ENABLE BIT[11] R   RETENTION 
	XPU_SYND_REG_ABSENT BIT[10] R   RETENTION 
	TZXPU BIT[9] R   RETENTION 
	NVMID BIT[7:0] R   RETENTION 

XPU_REV ADDRESS 0x007C R RETENTION
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R   RETENTION 
	MINOR BIT[27:16] R   RETENTION 
	STEP BIT[15:0] R   RETENTION 

XPU_RGn_RACRm(n,m):(0,0)-(18,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW RETENTION
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW   RETENTION 

XPU_RGn_WACRm(n,m):(0,0)-(18,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW RETENTION
XPU_RG0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW   RETENTION 

XPU_RGn_SCR(n):(0)-(18) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW RETENTION
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW   RETENTION 
	VMIDCLROE BIT[4] RW   RETENTION 
	MSACLROE BIT[3] RW   RETENTION 
	VMIDCLRWE BIT[2] RW   RETENTION 
	MSACLRWE BIT[1] RW   RETENTION 
	NS BIT[0] RW   RETENTION 

XPU_RGn_MCR(n):(0)-(18) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW RETENTION NO_CSR_TEST
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW   RETENTION 
	VMIDCLROE BIT[4] RW   RETENTION 
	SCLROE BIT[3] RW   RETENTION 
	VMIDCLE BIT[2] RW   RETENTION 
	SCLE BIT[1] RW   RETENTION 
	MSAE BIT[0] RW   RETENTION 

----------------------------------------------------------------------------------------
-- BASE TWIZY.TLMM (level 1)
----------------------------------------------------------------------------------------
TLMM BASE 0x01000000 SIZE=0x00400000 tlmmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.TLMM.TLMM_MPU1132_16_M22L12_AHB (level 2)
----------------------------------------------------------------------------------------
tlmm_mpu1132_16_m22l12_ahb MODULE OFFSET=TLMM+0x00300000 MAX=TLMM+0x003009FF APRE=TLMM_ SPRE=TLMM_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[22:12] RW  

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[22:12] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[22:12] RW  

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[22:12] RW  

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1] RW  
	MSACLRWE BIT[0] RW  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x160C2C0F
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	MSB BIT[29:24] R  
	LSB BIT[21:16] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_PRTn_RACRm(n,m):(0,0)-(15,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTn_WACRm(n,m):(0,0)-(15,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTn_START0(n):(0)-(15) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x007FF000
	ADDR BIT[22:12] RW  

XPU_PRTn_END0(n):(0)-(15) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x007FF000
	ADDR BIT[22:12] RW  

XPU_PRTn_SCR(n):(0)-(15) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_PRTn_MCR(n):(0)-(15) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

XPU_PRTn_CNTL0(n):(0)-(15) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31] RW  

XPU_PRTn_CNTL1(n):(0)-(15) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W NO_CSR_TEST
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1] W  
	CSRC BIT[0] W  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.TLMM.TLMM_CSR (level 2)
----------------------------------------------------------------------------------------
tlmm_csr MODULE OFFSET=TLMM+0x00000000 MAX=TLMM+0x002FFFFF APRE= SPRE=

TLMM_GPIO_CFGn(n):(0)-(42) ARRAY 0x00000000+0x1000*n
TLMM_GPIO_CFG0 ADDRESS 0x0000 RW
TLMM_GPIO_CFG0 RESET_VALUE 0x00000001
	GPIO_HIHYS_EN BIT[10] RW  
	GPIO_OE BIT[9] RW   NO_CSR_TEST
	DRV_STRENGTH BIT[8:6] RW  
		DRV_2_MA VALUE 0x0
		DRV_4_MA VALUE 0x1
		DRV_6_MA VALUE 0x2
		DRV_8_MA VALUE 0x3
		DRV_10_MA VALUE 0x4
		DRV_12_MA VALUE 0x5
		DRV_14_MA VALUE 0x6
		DRV_16_MA VALUE 0x7
	FUNC_SEL BIT[5:2] RW   NO_CSR_TEST
	GPIO_PULL BIT[1:0] RW  
		NO_PULL VALUE 0x0
		PULL_DOWN VALUE 0x1
		KEEPER VALUE 0x2
		PULL_UP VALUE 0x3

TLMM_GPIO_CFGk(k):(43)-(45) ARRAY 0x00000000+0x1000*k
TLMM_GPIO_CFG43 ADDRESS 0x2B000 RW
TLMM_GPIO_CFG43 RESET_VALUE 0x00000003
	GPIO_HIHYS_EN BIT[10] RW  
	GPIO_OE BIT[9] RW   NO_CSR_TEST
	DRV_STRENGTH BIT[8:6] RW  
		DRV_2_MA VALUE 0x0
		DRV_4_MA VALUE 0x1
		DRV_6_MA VALUE 0x2
		DRV_8_MA VALUE 0x3
		DRV_10_MA VALUE 0x4
		DRV_12_MA VALUE 0x5
		DRV_14_MA VALUE 0x6
		DRV_16_MA VALUE 0x7
	FUNC_SEL BIT[5:2] RW   NO_CSR_TEST
	GPIO_PULL BIT[1:0] RW  
		NO_PULL VALUE 0x0
		PULL_DOWN VALUE 0x1
		KEEPER VALUE 0x2
		PULL_UP VALUE 0x3

TLMM_GPIO_CFGp(p):(46)-(62) ARRAY 0x00000000+0x1000*p
TLMM_GPIO_CFG46 ADDRESS 0x2E000 RW
TLMM_GPIO_CFG46 RESET_VALUE 0x00000001
	GPIO_HIHYS_EN BIT[10] RW  
	GPIO_OE BIT[9] RW   NO_CSR_TEST
	DRV_STRENGTH BIT[8:6] RW  
		DRV_2_MA VALUE 0x0
		DRV_4_MA VALUE 0x1
		DRV_6_MA VALUE 0x2
		DRV_8_MA VALUE 0x3
		DRV_10_MA VALUE 0x4
		DRV_12_MA VALUE 0x5
		DRV_14_MA VALUE 0x6
		DRV_16_MA VALUE 0x7
	FUNC_SEL BIT[5:2] RW   NO_CSR_TEST
	GPIO_PULL BIT[1:0] RW  
		NO_PULL VALUE 0x0
		PULL_DOWN VALUE 0x1
		KEEPER VALUE 0x2
		PULL_UP VALUE 0x3

TLMM_GPIO_IN_OUTn(n):(0)-(62) ARRAY 0x00000004+0x1000*n
TLMM_GPIO_IN_OUT0 ADDRESS 0x0004 RW
TLMM_GPIO_IN_OUT0 RESET_VALUE 0x00000000
	GPIO_OUT BIT[1] RW  
	GPIO_IN BIT[0] R   NO_CSR_TEST

TLMM_GPIO_INTR_CFGn(n):(0)-(62) ARRAY 0x00000008+0x1000*n
TLMM_GPIO_INTR_CFG0 ADDRESS 0x0008 RW
TLMM_GPIO_INTR_CFG0 RESET_VALUE 0x000000E2
	DIR_CONN_EN BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TARGET_PROC BIT[7:5] RW  
		MDIO VALUE 0x0
		SENSORS VALUE 0x1
		LPA_DSP VALUE 0x2
		RPM VALUE 0x3
		APSS VALUE 0x4
		MSS VALUE 0x5
		TZ VALUE 0x6
		NONE VALUE 0x7
	INTR_RAW_STATUS_EN BIT[4] RW   NO_CSR_TEST
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	INTR_DECT_CTL BIT[3:2] RW  
		LEVEL VALUE 0x0
		POS_EDGE VALUE 0x1
		NEG_EDGE VALUE 0x2
		DUAL_EDGE VALUE 0x3
	INTR_POL_CTL BIT[1] RW  
		POLARITY_0 VALUE 0x0
		POLARITY_1 VALUE 0x1
	INTR_ENABLE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TLMM_GPIO_INTR_STATUSn(n):(0)-(62) ARRAY 0x0000000C+0x1000*n
TLMM_GPIO_INTR_STATUS0 ADDRESS 0x000C RW
TLMM_GPIO_INTR_STATUS0 RESET_VALUE 0x00000000
	INTR_STATUS BIT[0] RW  

TLMM_CLK_GATE_EN ADDRESS 0x100000 RW
TLMM_CLK_GATE_EN RESET_VALUE 0x00000000
	AHB_HCLK_EN BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SUMMARY_INTR_EN BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRIF_READ_EN BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TLMM_IE_CTRL_DISABLE ADDRESS 0x100004 RW
TLMM_IE_CTRL_DISABLE RESET_VALUE 0x00000001
	IE_CTRL_DISABLE BIT[0] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

TLMM_MPM_WAKEUP_INT_EN_0 ADDRESS 0x100008 RW
TLMM_MPM_WAKEUP_INT_EN_0 RESET_VALUE 0x00000000
	SRST_N BIT[25] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_52 BIT[24] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_51 BIT[23] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_50 BIT[22] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_49 BIT[21] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_47 BIT[20] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_46 BIT[19] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_36 BIT[18] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_30 BIT[17] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_28 BIT[16] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_27 BIT[15] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_26 BIT[14] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_22 BIT[13] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_21 BIT[12] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_20 BIT[11] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_19 BIT[10] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_14 BIT[9] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_13 BIT[8] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_9 BIT[7] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_8 BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_6 BIT[5] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_5 BIT[4] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_4 BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_2 BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_1 BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_0 BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TLMM_INT_JTAG_CTL ADDRESS 0x110000 RW
TLMM_INT_JTAG_CTL RESET_VALUE 0x00000003
	APSS_TAP_ENA BIT[2] RW  
	QDSS_TAP_ENA BIT[1] RW  
	MSM_TAP_ENA BIT[0] RW  

TLMM_ETM_MODE ADDRESS 0x110004 RW
TLMM_ETM_MODE RESET_VALUE 0x00000000
	TRACE_OVER_SDC2 BIT[1:0] RW  
		MODE0 VALUE 0x0
		MODE1 VALUE 0x1
		MODE2 VALUE 0x2
		MODE3 VALUE 0x3

TLMM_DBG_BUS_OUT_SEL ADDRESS 0x110008 RW
TLMM_DBG_BUS_OUT_SEL RESET_VALUE 0x00000000
	QDSS_ETM_BYTE_SHIFT BIT[2] RW  
	COPY_SEL BIT[1:0] RW  
		COPY_A VALUE 0x0
		COPY_B VALUE 0x1
		COPY_C VALUE 0x2
		COPY_D VALUE 0x3

TLMM_CHIP_MODE ADDRESS 0x11000C R NO_CSR_TEST
TLMM_CHIP_MODE RESET_VALUE 0x0000000X
	MODE1_PIN BIT[1] R  
	MODE0_PIN BIT[0] R  

TLMM_SPARE ADDRESS 0x10E000 RW
TLMM_SPARE RESET_VALUE 0x00000000
	SPARE BIT[31:8] RW  
	MISC BIT[7:0] RW  

SPARE1 ADDRESS 0x11001C RW
SPARE1 RESET_VALUE 0x00000000
	MISC1 BIT[31:0] RW  

SPARE2 ADDRESS 0x110020 RW
SPARE2 RESET_VALUE 0x00000000
	MISC2 BIT[31:0] RW  

TLMM_HW_REVISION_NUMBER ADDRESS 0x110010 R NO_CSR_TEST
TLMM_HW_REVISION_NUMBER RESET_VALUE 0xXXXXXXXX
	VERSION_ID BIT[31:28] R  
		FIRST_TAPE_OUT VALUE 0x0
	PARTNUM BIT[27:12] R  
	QUALCOMM_MFG_ID BIT[11:1] R  
	START_BIT BIT[0] R  

TLMM_PERIPH_CHAR_TEST_MODE ADDRESS 0x110014 RW
TLMM_PERIPH_CHAR_TEST_MODE RESET_VALUE 0x00000000
	CHAR_TEST_MODE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TLMM_EBI2_EMMC_GPIO_CFG ADDRESS 0x111000 RW
TLMM_EBI2_EMMC_GPIO_CFG RESET_VALUE 0x18C0000C
	EBI2_BUSY_HDRV BIT[31:29] RW  
	EBI2_BUSY_PULL BIT[28:27] RW  
	EBI2_WE_HDRV BIT[26:24] RW  
	EBI2_WE_PULL BIT[23:22] RW  
	EBI2_CLE_HDRV BIT[21:19] RW  
	EBI2_CLE_PULL BIT[18:17] RW  
	EBI2_ALE_HDRV BIT[16:14] RW  
	EBI2_ALE_PULL BIT[13:12] RW  
	EBI2_OE_HDRV BIT[11:9] RW  
	EBI2_OE_PULL BIT[8:7] RW  
	EBI2_CS_HDRV BIT[6:4] RW  
	EBI2_CS_PULL BIT[3:2] RW  
	SPARE4 BIT[1] RW  
	EBI2_BOOT_SELECT BIT[0] RW  

TLMM_PBL_DEBUG ADDRESS 0x110018 RW
TLMM_PBL_DEBUG RESET_VALUE 0x00000000
	PBL_DEBUG BIT[0] RW  

TLMM_RFFE_CTL ADDRESS 0x108000 RW
TLMM_RFFE_CTL RESET_VALUE 0x00000000
	RFFE3_DATA_RFFE_EN BIT[5] RW  
	RFFE3_CLK_RFFE_EN BIT[4] RW  
	RFFE2_DATA_RFFE_EN BIT[3] RW  
	RFFE2_CLK_RFFE_EN BIT[2] RW  
	RFFE1_DATA_RFFE_EN BIT[1] RW  
	RFFE1_CLK_RFFE_EN BIT[0] RW  

TLMM_RESOUT_HDRV_CTL ADDRESS 0x10D000 RW
TLMM_RESOUT_HDRV_CTL RESET_VALUE 0x00000001
	RESOUT_N_HDRV BIT[2:0] RW  

TLMM_JTAG_HDRV_CTL ADDRESS 0x10C000 RW
TLMM_JTAG_HDRV_CTL RESET_VALUE 0x000003DB
	TDI_PULL BIT[9:8] RW  
	TMS_PULL BIT[7:6] RW  
	TMS_HDRV BIT[5:3] RW  
	TDO_HDRV BIT[2:0] RW  

TLMM_PMIC_HDRV_PULL_CTL ADDRESS 0x10B000 RW
TLMM_PMIC_HDRV_PULL_CTL RESET_VALUE 0x000F5800
	PMIC_SPMI_DATA_SR_CTL_EN BIT[19:18] RW  
	PMIC_SPMI_CLK_SR_CTL_EN BIT[17:16] RW  
	PMIC_SPMI_DATA_PULL BIT[15:14] RW  
	PMIC_SPMI_CLK_PULL BIT[13:12] RW  
	PSHOLD_HDRV BIT[11:9] RW  
	CXO_EN_HDRV BIT[8:6] RW  
	PMIC_SPMI_DATA_HDRV BIT[5:3] RW  
	PMIC_SPMI_CLK_HDRV BIT[2:0] RW  

TLMM_EBI2_HDRV_PULL_CTL ADDRESS 0x10A000 RW
TLMM_EBI2_HDRV_PULL_CTL RESET_VALUE 0x0000001B
	EBI2_TE_SEL BIT[10] RW  
	EBI2_DATA_HDRV BIT[9:7] RW  
	EBI2_DATA_PULL BIT[6:5] RW  
	EBI2_QSPI_DATA_PULL BIT[4:3] RW  
	EBI2_QSPI_DATA_HDRV BIT[2:0] RW  

TLMM_MODE_PULL_CTL ADDRESS 0x107000 RW
TLMM_MODE_PULL_CTL RESET_VALUE 0x00000005
	MODE_1_PULL BIT[3:2] RW  
	MODE_0_PULL BIT[1:0] RW  

TLMM_GPIO_HS_I2C_CTL ADDRESS 0x10F000 RW
TLMM_GPIO_HS_I2C_CTL RESET_VALUE 0x00000000
	MODE BIT[1:0] RW  
		GPIO_MODE VALUE 0x0
		HS_I2C_MODE VALUE 0x1
		FS_I2C_MODE VALUE 0x2
		HS_I2C_HIGH_LOAD_MODE VALUE 0x3

TLMM_DIR_CONN_INTRn_CFG_WCSS(n):(0)-(1) ARRAY 0x00106000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_WCSS ADDRESS 0x106000 RW
TLMM_DIR_CONN_INTR0_CFG_WCSS RESET_VALUE 0x00000100
	POLARITY BIT[8] RW  
		POLARITY_0 VALUE 0x0
		POLARITY_1 VALUE 0x1
	GPIO_SEL BIT[5:0] RW  

TLMM_DIR_CONN_INTRn_CFG_SENSORS(n):(0)-(9) ARRAY 0x00105000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_SENSORS ADDRESS 0x105000 RW
TLMM_DIR_CONN_INTR0_CFG_SENSORS RESET_VALUE 0x00000100
	POLARITY BIT[8] RW  
		POLARITY_0 VALUE 0x0
		POLARITY_1 VALUE 0x1
	GPIO_SEL BIT[5:0] RW  

TLMM_DIR_CONN_INTRn_CFG_LPA_DSP(n):(0)-(5) ARRAY 0x00104000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_LPA_DSP ADDRESS 0x104000 RW
TLMM_DIR_CONN_INTR0_CFG_LPA_DSP RESET_VALUE 0x00000100
	POLARITY BIT[8] RW  
		POLARITY_0 VALUE 0x0
		POLARITY_1 VALUE 0x1
	GPIO_SEL BIT[5:0] RW  

TLMM_DIR_CONN_INTRn_CFG_RPM(n):(0)-(0) ARRAY 0x00103000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_RPM ADDRESS 0x103000 RW
TLMM_DIR_CONN_INTR0_CFG_RPM RESET_VALUE 0x00000100
	POLARITY BIT[8] RW  
		POLARITY_0 VALUE 0x0
		POLARITY_1 VALUE 0x1
	GPIO_SEL BIT[5:0] RW  

TLMM_DIR_CONN_INTRn_CFG_APSS(n):(0)-(7) ARRAY 0x00102000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_APSS ADDRESS 0x102000 RW
TLMM_DIR_CONN_INTR0_CFG_APSS RESET_VALUE 0x00000100
	POLARITY BIT[8] RW  
		POLARITY_0 VALUE 0x0
		POLARITY_1 VALUE 0x1
	GPIO_SEL BIT[5:0] RW  

TLMM_DIR_CONN_INTRn_CFG_MSS(n):(0)-(1) ARRAY 0x00101000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_MSS ADDRESS 0x101000 RW
TLMM_DIR_CONN_INTR0_CFG_MSS RESET_VALUE 0x00000100
	POLARITY BIT[8] RW  
		POLARITY_0 VALUE 0x0
		POLARITY_1 VALUE 0x1
	GPIO_SEL BIT[5:0] RW  

TLMM_GPIO_OUT_0 ADDRESS 0x200000 RW
TLMM_GPIO_OUT_0 RESET_VALUE 0x00000000
	GPIO_OUT BIT[31:0] RW  

TLMM_GPIO_OUT_1 ADDRESS 0x200004 RW
TLMM_GPIO_OUT_1 RESET_VALUE 0x00000000
	GPIO_OUT BIT[30:0] RW  

TLMM_GPIO_OUT_CLR_0 ADDRESS 0x200020 W
TLMM_GPIO_OUT_CLR_0 RESET_VALUE 0x00000000
	GPIO_OUT_CLR BIT[31:0] W  

TLMM_GPIO_OUT_CLR_1 ADDRESS 0x200024 W
TLMM_GPIO_OUT_CLR_1 RESET_VALUE 0x00000000
	GPIO_OUT_CLR BIT[30:0] W  

TLMM_GPIO_OUT_SET_0 ADDRESS 0x200040 W
TLMM_GPIO_OUT_SET_0 RESET_VALUE 0x00000000
	GPIO_OUT_SET BIT[31:0] W  

TLMM_GPIO_OUT_SET_1 ADDRESS 0x200044 W
TLMM_GPIO_OUT_SET_1 RESET_VALUE 0x00000000
	GPIO_OUT_SET BIT[30:0] W  

TLMM_GPIO_IN_0 ADDRESS 0x200060 R NO_CSR_TEST
TLMM_GPIO_IN_0 RESET_VALUE 0x00000000
	GPIO_IN BIT[31:0] R  

TLMM_GPIO_IN_1 ADDRESS 0x200064 R NO_CSR_TEST
TLMM_GPIO_IN_1 RESET_VALUE 0x00000000
	GPIO_IN BIT[30:0] R  

TLMM_GPIO_OE_0 ADDRESS 0x200080 RW
TLMM_GPIO_OE_0 RESET_VALUE 0x00000000
	GPIO_OE BIT[31:0] RW  

TLMM_GPIO_OE_1 ADDRESS 0x200084 RW
TLMM_GPIO_OE_1 RESET_VALUE 0x00000000
	GPIO_OE BIT[30:0] RW  

TLMM_GPIO_OE_CLR_0 ADDRESS 0x2000A0 W
TLMM_GPIO_OE_CLR_0 RESET_VALUE 0x00000000
	GPIO_OE_CLR BIT[31:0] W  

TLMM_GPIO_OE_CLR_1 ADDRESS 0x2000A4 W
TLMM_GPIO_OE_CLR_1 RESET_VALUE 0x00000000
	GPIO_OE_CLR BIT[30:0] W  

TLMM_GPIO_OE_SET_0 ADDRESS 0x2000C0 W
TLMM_GPIO_OE_SET_0 RESET_VALUE 0x00000000
	GPIO_OE_SET BIT[31:0] W  

TLMM_GPIO_OE_SET_1 ADDRESS 0x2000C4 W
TLMM_GPIO_OE_SET_1 RESET_VALUE 0x00000000
	GPIO_OE_SET BIT[30:0] W  

----------------------------------------------------------------------------------------
-- BASE TWIZY.BLSP1_BLSP (level 1)
----------------------------------------------------------------------------------------
BLSP1_BLSP BASE 0x07880000 SIZE=0x00040000 blsp1_blspaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BLSP1_BLSP.BAM (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.BLSP1_BLSP.BAM' does not directly contain any register.
----------------------------------------------------------------------------------------

bam MODULE OFFSET=BLSP1_BLSP+0x00000000 MAX=BLSP1_BLSP+0x0002EFFF APRE=BLSP1_BLSP_BAM_ APOST= SPRE=BLSP1_BLSP_BAM_ SPOST=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BLSP1_BLSP.BAM.BAM (level 3)
----------------------------------------------------------------------------------------
bam MODULE OFFSET=BLSP1_BLSP+0x00004000 MAX=BLSP1_BLSP+0x00026FFF APRE=BLSP1_BLSP_BAM_ APOST= SPRE=BLSP1_BLSP_BAM_ SPOST=

BAM_CTRL ADDRESS 0x0000 RW NO_CSR_TEST
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20] RW  
	CACHE_MISS_ERR_RESP_EN BIT[19] RW  
	LOCAL_CLK_GATING BIT[18:17] RW  
	IBC_DISABLE BIT[16] RW  
	BAM_CACHED_DESC_STORE BIT[15] RW  
	BAM_DESC_CACHE_SEL BIT[14:13] RW  
	BAM_TESTBUS_SEL BIT[11:5] RW  
	BAM_EN_ACCUM BIT[4] RW  
	BAM_EN BIT[1] RW  
	BAM_SW_RST BIT[0] RW  

BAM_TIMER ADDRESS 0x0040 R
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0] R  

BAM_TIMER_CTRL ADDRESS 0x0044 RW NO_CSR_TEST
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31] RW  
	TIMER_RUN BIT[30] RW  
	TIMER_MODE BIT[29] RW  
	TIMER_TRSHLD BIT[15:0] RW  

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW NO_CSR_TEST
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0] RW  

BAM_IRQ_STTS ADDRESS 0x0014 R NO_CSR_TEST
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4] R  
	BAM_EMPTY_IRQ BIT[3] R  
	BAM_ERROR_IRQ BIT[2] R  
	BAM_HRESP_ERR_IRQ BIT[1] R  

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4] W  
	BAM_EMPTY_CLR BIT[3] W  
	BAM_ERROR_CLR BIT[2] W  
	BAM_HRESP_ERR_CLR BIT[1] W  

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4] RW  
	BAM_EMPTY_EN BIT[3] RW  
	BAM_ERROR_EN BIT[2] RW  
	BAM_HRESP_ERR_EN BIT[1] RW  

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31] RW   NO_CSR_TEST
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30] RW   NO_CSR_TEST
	MULTIPLE_EVENTS_SIZE_EN BIT[29] RW   NO_CSR_TEST
	BAM_ZLT_W_CD_SUPPORT BIT[28] RW   NO_CSR_TEST
	BAM_CD_ENABLE BIT[27] RW   NO_CSR_TEST
	BAM_AU_ACCUMED BIT[26] RW   NO_CSR_TEST
	BAM_PSM_P_HD_DATA BIT[25] RW   NO_CSR_TEST
	BAM_REG_P_EN BIT[24] RW   NO_CSR_TEST
	BAM_WB_DSC_AVL_P_RST BIT[23] RW   NO_CSR_TEST
	BAM_WB_RETR_SVPNT BIT[22] RW   NO_CSR_TEST
	BAM_WB_CSW_ACK_IDL BIT[21] RW   NO_CSR_TEST
	BAM_WB_BLK_CSW BIT[20] RW   NO_CSR_TEST
	BAM_WB_P_RES BIT[19] RW   NO_CSR_TEST
	BAM_SI_P_RES BIT[18] RW   NO_CSR_TEST
	BAM_AU_P_RES BIT[17] RW   NO_CSR_TEST
	BAM_PSM_P_RES BIT[16] RW   NO_CSR_TEST
	BAM_PSM_CSW_REQ BIT[15] RW   NO_CSR_TEST
	BAM_SB_CLK_REQ BIT[14] RW   NO_CSR_TEST
	BAM_IBC_DISABLE BIT[13] RW  
	BAM_NO_EXT_P_RST BIT[12] RW  
	BAM_FULL_PIPE BIT[11] RW   NO_CSR_TEST
	BAM_ADML_SYNC_BRIDGE BIT[3] RW   NO_CSR_TEST
	BAM_PIPE_CNFG BIT[2] RW   NO_CSR_TEST
	BAM_ADML_DEEP_CONS_FIFO BIT[1] RW   NO_CSR_TEST
	BAM_ADML_INCR4_EN_N BIT[0] RW   NO_CSR_TEST

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x0000000F
	SUP_GRP_LOCKER_RST_SUPPORT BIT[3] RW  
	ACTIVE_PIPE_RST_SUPPORT BIT[2] RW  
	NO_SW_OFFSET_REVERT_BACK BIT[1] RW  
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0] RW  

BAM_REVISION ADDRESS 0x1000 R NO_CSR_TEST
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24] R  
	CMD_DESC_EN BIT[23] R  
	DESC_CACHE_DEPTH BIT[22:21] R  
	NUM_INACTIV_TMRS BIT[20] R  
	INACTIV_TMRS_EXST BIT[19] R  
	HIGH_FREQUENCY_BAM BIT[18] R  
	BAM_HAS_NO_BYPASS BIT[17] R  
	SECURED BIT[16] R  
	USE_VMIDMT BIT[15] R  
	AXI_ACTIVE BIT[14] R  
	CE_BUFFER_SIZE BIT[13:12] R  
	NUM_EES BIT[11:8] R  
	REVISION BIT[7:0] R  

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070004
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

BAM_NUM_PIPES ADDRESS 0x1008 R NO_CSR_TEST
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24] R  
	PERIPH_NON_PIPE_GRP BIT[23:16] R  
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14] R  
	BAM_NUM_PIPES BIT[7:0] R  

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21] RW   NO_CSR_TEST
	SW_EVENTS_SEL BIT[20:19] RW   NO_CSR_TEST
	BAM_DATA_ERASE BIT[18] RW   NO_CSR_TEST
	BAM_DATA_FLUSH BIT[17] RW   NO_CSR_TEST
	BAM_CLK_ALWAYS_ON BIT[16] RW  
	BAM_TESTBUS_SEL BIT[6:0] RW  

BAM_TEST_BUS_REG ADDRESS 0x1014 R NO_CSR_TEST
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0] R  

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x07800000
	BAM_CONFIG_IDLE BIT[26] R  
	BAM_RB_IDLE BIT[25] R  
	BAM_OPB_IDLE BIT[24] R  
	BAM_IDLE BIT[23] R  
	BAM_ERR_HVMID BIT[22:18] R  
	BAM_ERR_DIRECT_MODE BIT[17] R  
	BAM_ERR_HCID BIT[16:12] R  
	BAM_ERR_HPROT BIT[11:8] R  
	BAM_ERR_HBURST BIT[7:5] R  
	BAM_ERR_HSIZE BIT[4:3] R  
	BAM_ERR_HWRITE BIT[2] R  
	BAM_ERR_HTRANS BIT[1:0] R  

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0] R  

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0] R  

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0] R  

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0] R  

BAM_TRUST_REG ADDRESS 0x2000 RW NO_CSR_TEST
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13] RW  
	BAM_VMID BIT[12:8] RW  
	BAM_RST_BLOCK BIT[7] RW  
	BAM_EE BIT[2:0] RW  

BAM_P_TRUST_REGn(n):(0)-(15) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW NO_CSR_TEST
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8] RW  
	BAM_P_SUP_GROUP BIT[7:3] RW  
	BAM_P_EE BIT[2:0] RW  

BAM_IRQ_SRCS_EEn(n):(0)-(3) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31] R  
	P_IRQ BIT[30:0] R  

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(3) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW NO_CSR_TEST
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31] RW  
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0] RW  
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(3) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31] R  
	P_IRQ_UNMASKED BIT[30:0] R  

BAM_PIPE_ATTR_EEn(n):(0)-(3) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R NO_CSR_TEST
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31] R  
	P_ATTR BIT[30:0] R  

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31] R  
	P_IRQ BIT[30:0] R  

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW NO_CSR_TEST
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31] RW  
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0] RW  
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31] R  
	P_IRQ_UNMASKED BIT[30:0] R  

BAM_P_CTRLn(n):(0)-(15) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16] RW  
	P_WRITE_NWD BIT[11] RW   NO_CSR_TEST
	P_PREFETCH_LIMIT BIT[10:9] RW   NO_CSR_TEST
	P_AUTO_EOB_SEL BIT[8:7] RW   NO_CSR_TEST
	P_AUTO_EOB BIT[6] RW   NO_CSR_TEST
	P_SYS_MODE BIT[5] RW  
	P_SYS_STRM BIT[4] RW  
	P_DIRECTION BIT[3] RW  
	P_EN BIT[1] RW   NO_CSR_TEST

BAM_P_RSTn(n):(0)-(15) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W NO_CSR_TEST
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0] W  

BAM_P_HALTn(n):(0)-(15) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4] RW   NO_CSR_TEST
	P_PIPE_EMPTY BIT[3] R   NO_CSR_TEST
	P_LAST_DESC_ZLT BIT[2] R   NO_CSR_TEST
	P_PROD_HALTED BIT[1] RW  
	P_HALT BIT[0] RW  

BAM_P_IRQ_STTSn(n):(0)-(15) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R NO_CSR_TEST
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7] R  
	P_PIPE_RST_ERROR_IRQ BIT[6] R  
	P_TRNSFR_END_IRQ BIT[5] R  
	P_ERR_IRQ BIT[4] R  
	P_OUT_OF_DESC_IRQ BIT[3] R  
	P_WAKE_IRQ BIT[2] R  
	P_TIMER_IRQ BIT[1] R  
	P_PRCSD_DESC_IRQ BIT[0] R  

BAM_P_IRQ_CLRn(n):(0)-(15) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7] W  
	P_PIPE_RST_ERROR_CLR BIT[6] W  
	P_TRNSFR_END_CLR BIT[5] W  
	P_ERR_CLR BIT[4] W  
	P_OUT_OF_DESC_CLR BIT[3] W  
	P_WAKE_CLR BIT[2] W  
	P_TIMER_CLR BIT[1] W  
	P_PRCSD_DESC_CLR BIT[0] W  

BAM_P_IRQ_ENn(n):(0)-(15) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7] RW  
	P_PIPE_RST_ERROR_EN BIT[6] RW  
	P_TRNSFR_END_EN BIT[5] RW  
	P_ERR_EN BIT[4] RW  
	P_OUT_OF_DESC_EN BIT[3] RW  
	P_WAKE_EN BIT[2] RW  
	P_TIMER_EN BIT[1] RW  
	P_PRCSD_DESC_EN BIT[0] RW  

BAM_P_TIMERn(n):(0)-(15) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0] R  

BAM_P_TIMER_CTRLn(n):(0)-(15) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW NO_CSR_TEST
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31] RW  
	P_TIMER_RUN BIT[30] RW  
	P_TIMER_MODE BIT[29] RW  
	P_TIMER_TRSHLD BIT[15:0] RW  

BAM_P_PRDCR_SDBNDn(n):(0)-(15) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R NO_CSR_TEST
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24] R  
	BAM_P_TOGGLE BIT[20] R  
	BAM_P_CTRL BIT[19:16] R  
	BAM_P_BYTES_FREE BIT[15:0] R  

BAM_P_CNSMR_SDBNDn(n):(0)-(15) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R NO_CSR_TEST
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30] R  
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28] R  
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27] R  
	BAM_P_SB_UPDATED BIT[26] R  
	BAM_P_NWD_TOGGLE BIT[25] R  
	BAM_P_NWD_TOGGLE_R BIT[24] R  
	BAM_P_WAIT_4_ACK BIT[23] R  
	BAM_P_ACK_TOGGLE BIT[22] R  
	BAM_P_ACK_TOGGLE_R BIT[21] R  
	BAM_P_TOGGLE BIT[20] R  
	BAM_P_CTRL BIT[19:16] R  
	BAM_P_BYTES_AVAIL BIT[15:0] R  

BAM_P_SW_OFSTSn(n):(0)-(15) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16] RW  
	SW_DESC_OFST BIT[15:0] RW  

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(15) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16] RW  
	AU_ACKED BIT[15:0] RW  

BAM_P_PSM_CNTXT_2_n(n):(0)-(15) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31] RW  
	PSM_DESC_IRQ BIT[30] RW  
	PSM_DESC_IRQ_DONE BIT[29] RW  
	PSM_GENERAL_BITS BIT[28:25] RW  
	PSM_CONS_STATE BIT[24:22] RW  
	PSM_PROD_SYS_STATE BIT[21:19] RW  
	PSM_PROD_B2B_STATE BIT[18:16] RW  
	PSM_DESC_SIZE BIT[15:0] RW  

BAM_P_PSM_CNTXT_3_n(n):(0)-(15) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0] RW  

BAM_P_PSM_CNTXT_4_n(n):(0)-(15) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16] RW  
	PSM_SAVED_ACCUMED_SIZE BIT[15:0] RW  

BAM_P_PSM_CNTXT_5_n(n):(0)-(15) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16] RW  
	PSM_OFST_IN_DESC BIT[15:0] RW  

BAM_P_EVNT_REGn(n):(0)-(15) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW NO_CSR_TEST
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16] RW  
	P_DESC_FIFO_PEER_OFST BIT[15:0] RW  

BAM_P_DESC_FIFO_ADDRn(n):(0)-(15) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0] RW  

BAM_P_FIFO_SIZESn(n):(0)-(15) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16] RW  
	P_DESC_FIFO_SIZE BIT[15:0] RW  

BAM_P_DATA_FIFO_ADDRn(n):(0)-(15) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0] RW  

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(15) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0] RW  

BAM_P_EVNT_DEST_ADDRn(n):(0)-(15) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0] RW  

BAM_P_DF_CNTXT_n(n):(0)-(15) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16] RW  
	DF_DESC_OFST BIT[15:0] RW  

BAM_P_RETR_CNTXT_n(n):(0)-(15) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16] RW  
	RETR_OFST_IN_DESC BIT[15:0] RW  

BAM_P_SI_CNTXT_n(n):(0)-(15) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0] RW  

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(15) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0] RW  

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(15) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0] RW  

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(15) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0] RW  

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(15) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0] RW  

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(15) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0] RW  

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(15) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0] RW  

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(15) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0] RW  

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(15) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BLSP1_BLSP.BAM.XPU2 (level 3)
----------------------------------------------------------------------------------------
xpu2 MODULE OFFSET=BLSP1_BLSP+0x00002000 MAX=BLSP1_BLSP+0x00003FFF APRE=BLSP1_BLSP_BAM_ APOST= SPRE=BLSP1_BLSP_BAM_ SPOST=

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x0000141E
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0C0A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_RGn_RACRm(n,m):(0,0)-(30,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

XPU_RGn_SCR(n):(0)-(30) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_RGn_MCR(n):(0)-(30) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BLSP1_BLSP.BAM.VMIDMT (level 3)
----------------------------------------------------------------------------------------
vmidmt MODULE OFFSET=BLSP1_BLSP+0x00000000 MAX=BLSP1_BLSP+0x00000FFF APRE=BLSP1_BLSP_BAM_ APOST= SPRE=BLSP1_BLSP_BAM_ SPOST=

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28] RW  
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_SCR1 ADDRESS 0x0004 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00001F00
	GASRAE BIT[24] RW  
	NSNUMSMRGO BIT[12:8] RW  

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000A11
	SES BIT[31] R  
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009500
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0011021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0] R  

VMIDMT_SGFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[28:24] R  
	SSDINDEX BIT[20:16] R  
	STREAMINDEX BIT[4:0] R  

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000A11
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0011021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_GFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[28:24] R  
	SSDINDEX BIT[20:16] R  
	STREAMINDEX BIT[4:0] R  

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_VMIDMTACR ADDRESS 0x009C RW NO_CSR_TEST
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_NSCR0 ADDRESS 0x0400 RW NO_CSR_TEST
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_NSCR2 ADDRESS 0x0408 RW NO_CSR_TEST
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_NSACR ADDRESS 0x0410 RW NO_CSR_TEST
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_NSGFAR0 ADDRESS 0x0440 R NO_CSR_TEST
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_NSGFSR ADDRESS 0x0448 RW NO_CSR_TEST
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW NO_CSR_TEST
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R NO_CSR_TEST
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R NO_CSR_TEST
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[28:24] R  
	SSDINDEX BIT[20:16] R  
	STREAMINDEX BIT[4:0] R  

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R NO_CSR_TEST
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW NO_CSR_TEST
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[16:0] RW  

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2] RW  
	BPMSACFG BIT[1] RW  
	BPSMSACFG BIT[0] RW  

VMIDMT_S2VRn(n):(0)-(16) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28] RW  
	WACFG BIT[23:22] RW  
	RACFG BIT[21:20] RW  
	NSCFG BIT[19:18] RW  
	TYPE BIT[17:16] R  
	MEMATTR BIT[14:12] RW  
	MTCFG BIT[11] RW  
	SHCFG BIT[9:8] RW  
	VMID BIT[4:0] RW  

VMIDMT_AS2VRn(n):(0)-(16) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30] RW  
	RCISH BIT[29] RW  
	RCOSH BIT[28] RW  
	REQPRIORITYCFG BIT[4] RW  
	REQPRIORITY BIT[1:0] RW  

VMIDMT_SMRn(n):(0)-(16) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
	VALID BIT[31] RW  
	MASK BIT[20:16] RW  
	ID BIT[4:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BLSP1_BLSP.UART0_DM (level 2)
----------------------------------------------------------------------------------------
uart0_dm MODULE OFFSET=BLSP1_BLSP+0x0002F000 MAX=BLSP1_BLSP+0x0002F1FF APRE=BLSP1_BLSP_UART0_ APOST= SPRE=BLSP1_BLSP_UART0_ SPOST=

UART_DM_MR1 ADDRESS 0x0000 RW NO_CSR_TEST
UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8] RW  
	RX_RDY_CTL BIT[7] RW  
	CTS_CTL BIT[6] RW  
	AUTO_RFR_LEVEL0 BIT[5:0] RW  

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10] RW  
	RX_ERROR_CHAR_OFF BIT[9] RW  
	RX_BREAK_ZERO_CHAR_OFF BIT[8] RW  
	LOOPBACK BIT[7] RW  
	ERROR_MODE BIT[6] RW  
	BITS_PER_CHAR BIT[5:4] RW  
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2] RW  
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0] RW  
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW NO_CSR_TEST
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0] RW  

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW NO_CSR_TEST
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0] RW  

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW NO_CSR_TEST
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0] RW  

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7] RW  
	SAMPLE_DATA BIT[6] RW  
	STALE_TIMEOUT_LSB BIT[4:0] RW  

UART_DM_TFWR ADDRESS 0x001C RW NO_CSR_TEST
UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0] RW  

UART_DM_RFWR ADDRESS 0x0020 RW NO_CSR_TEST
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0] RW  

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0] RW  

UART_DM_DMRX ADDRESS 0x0034 RW NO_CSR_TEST
UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0] RW  

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW NO_CSR_TEST
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0] RW  

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5] RW  
	TX_SC_ENABLE BIT[4] RW  
	RX_BAM_ENABLE BIT[3] RW  
	TX_BAM_ENABLE BIT[2] RW  

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0] RW  

UART_DM_BADR ADDRESS 0x0044 RW NO_CSR_TEST
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2] RW  

UART_DM_TESTSL ADDRESS 0x0048 RW NO_DOC
UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4] RW  
	TEST_SEL BIT[3:0] RW  

UART_DM_TXFS ADDRESS 0x004C R NO_CSR_TEST
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14] R  
	TX_ASYNC_FIFO_STATE BIT[13:10] R  
	TX_BUFFER_STATE BIT[9:7] R  
	TX_FIFO_STATE_LSB BIT[6:0] R  

UART_DM_RXFS ADDRESS 0x0050 R NO_CSR_TEST
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14] R  
	RX_ASYNC_FIFO_STATE BIT[13:10] R  
	RX_BUFFER_STATE BIT[9:7] R  
	RX_FIFO_STATE_LSB BIT[6:0] R  

UART_DM_MISR_MODE ADDRESS 0x0060 RW NO_CSR_TEST
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
	MODE BIT[1:0] RW  
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W NO_CSR_TEST
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0] W  

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW NO_CSR_TEST
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
	EXPORT BIT[0] RW  

UART_DM_MISR_VAL ADDRESS 0x006C R NO_CSR_TEST
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
	VAL BIT[9:0] R  

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW NO_CSR_TEST
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW NO_CSR_TEST
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW NO_CSR_TEST
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW NO_CSR_TEST
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0] RW  

UART_DM_SIM_CFG ADDRESS 0x0080 RW NO_CSR_TEST
UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17] RW  
	UIM_RX_MODE BIT[16] RW  
	SIM_STOP_BIT_LEN BIT[15:8] RW  
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7] RW  
	SIM_CLK_TD8_SEL BIT[6] RW  
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3] RW  
	SWAP_D BIT[2] RW  
	INV_D BIT[1] RW  
	SIM_SEL BIT[0] RW  

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW NO_DOC NO_CSR_TEST
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0] RW  

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W NO_DOC NO_CSR_TEST
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0] W  

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW NO_DOC NO_CSR_TEST
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0] RW  

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R NO_DOC NO_CSR_TEST
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0] R  

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4] RW  
	UART_TX_CLK_SEL BIT[3:0] RW  

UART_DM_SR ADDRESS 0x00A4 R NO_CSR_TEST
UART_DM_SR RESET_VALUE 0x0000XXXX
	COMMAND_IN_PROGRESS BIT[12] R  
	TRANS_END_TRIGGER BIT[11:10] R  
	TRANS_ACTIVE BIT[9] R  
	RX_BREAK_START_LAST BIT[8] R  
	HUNT_CHAR BIT[7] R  
	RX_BREAK BIT[6] R  
	PAR_FRAME_ERR BIT[5] R  
	UART_OVERRUN BIT[4] R  
	TXEMT BIT[3] R  
	TXRDY BIT[2] R  
	RXFULL BIT[1] R  
	RXRDY BIT[0] R  

UART_DM_CR ADDRESS 0x00A8 RW NO_CSR_TEST
UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11] RW  
	GENERAL_COMMAND BIT[10:8] RW  
	CHANNEL_COMMAND_LSB BIT[7:4] RW  
	UART_TX_DISABLE BIT[3] RW  
	UART_TX_EN BIT[2] RW  
	UART_RX_DISABLE BIT[1] RW  
	UART_RX_EN BIT[0] RW  

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[17:0] R  

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
	NO_FINISH_CMD_VIOL BIT[17] RW  
	WWT_IRQ BIT[16] RW  
	TXCOMP_IRQ BIT[15] RW  
	RX_RD_ERROR_IRQ BIT[14] RW  
	TX_WR_ERROR_IRQ BIT[13] RW  
	PAR_FRAME_ERR_IRQ BIT[12] RW  
	RXBREAK_END BIT[11] RW  
	RXBREAK_START BIT[10] RW  
	TX_DONE BIT[9] RW  
	TX_ERROR BIT[8] RW  
	TX_READY BIT[7] RW  
	CURRENT_CTS BIT[6] RW  
	DELTA_CTS BIT[5] RW  
	RXLEV BIT[4] RW  
	RXSTALE BIT[3] RW  
	RXBREAK_CHANGE BIT[2] RW  
	RXHUNT BIT[1] RW  
	TXLEV BIT[0] RW  

UART_DM_ISR ADDRESS 0x00B4 R NO_CSR_TEST
UART_DM_ISR RESET_VALUE 0x000XXXXX
	NO_FINISH_CMD_VIOL BIT[17] R  
	WWT_IRQ BIT[16] R  
	TXCOMP_IRQ BIT[15] R  
	RX_RD_ERROR_IRQ BIT[14] R  
	TX_WR_ERROR_IRQ BIT[13] R  
	PAR_FRAME_ERR_IRQ BIT[12] R  
	RXBREAK_END BIT[11] R  
	RXBREAK_START BIT[10] R  
	TX_DONE BIT[9] R  
	TX_ERROR BIT[8] R  
	TX_READY BIT[7] R  
	CURRENT_CTS BIT[6] R  
	DELTA_CTS BIT[5] R  
	RXLEV BIT[4] R  
	RXSTALE BIT[3] R  
	RXBREAK_CHANGE BIT[2] R  
	RXHUNT BIT[1] R  
	TXLEV BIT[0] R  

UART_DM_IRDA ADDRESS 0x00B8 RW NO_CSR_TEST
UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4] RW  
	IRDA_LOOPBACK BIT[3] RW  
	INVERT_IRDA_TX BIT[2] RW  
	INVERT_IRDA_RX BIT[1] RW  
	IRDA_EN BIT[0] RW  

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0] R  

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_CYCLE_REENABLE BIT[25] RW  
	WWT_TIMEOUT BIT[24:0] RW  

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23] RW  
	UART_SIM_CLK_CGC_OPEN BIT[22] RW  
	UART_RX_CLK_CGC_OPEN BIT[21] RW  
	UART_TX_CLK_CGC_OPEN BIT[20] RW  
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14] RW  
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13] RW  
	AHB_RX_CLK_CGC_OPEN BIT[10] RW  
	AHB_TX_CLK_CGC_OPEN BIT[9] RW  
	AHB_WR_CLK_CGC_OPEN BIT[8] RW  
	RX_ENABLE_CGC_OPT BIT[5] RW  
	TX_ENABLE_CGC_OPT BIT[4] RW  
	AHB_CLK_CGC_CLOSE BIT[0] RW  

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
	IGNORE_CR_PROT_VIOL BIT[6] RW  
	RX_DMRX_1BYTE_RES_EN BIT[5] RW  
	RX_STALE_IRQ_DMRX_EQUAL BIT[4] RW  
	RX_DMRX_LOW_EN BIT[2] RW  
	STALE_IRQ_EMPTY BIT[1] RW  
	TX_BREAK_DISABLE BIT[0] RW  

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2] RW  
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1] RW  
	RX_STALE_AUTO_RE_EN BIT[0] RW  

UART_DM_DMRX_DBG ADDRESS 0x00D0 R NO_DOC
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0] R  

UART_DM_FSM_STATUS ADDRESS 0x00D4 R NO_CSR_TEST
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28] R  
	RX_PACK_FSM BIT[26:24] R  
	RX_TRANS_FSM BIT[21:20] R  
	TX_TRANS_FSM BIT[18:16] R  
	RX_PRO_TRANS_END_FSM BIT[14:12] R  
	RX_PRO_ACTIVE_FSM BIT[10:8] R  
	TX_CON_TRANS_END_FSM BIT[6:4] R  
	RX_TRANSFER_ACTIVE BIT[0] R  

UART_DM_HW_VERSION ADDRESS 0x00D8 R NO_CSR_TEST
UART_DM_HW_VERSION RESET_VALUE 0x10040002
	HW_VERSION_MAJOR BIT[31:28] R  
	HW_VERSION_MINOR BIT[27:16] R  
	HW_VERSION_STEP BIT[15:0] R  

UART_DM_GENERICS ADDRESS 0x00DC R NO_CSR_TEST
UART_DM_GENERICS RESET_VALUE 0x00000000
	GENERIC_BAM_IFC BIT[7] R  
	GENERIC_DM_IFC BIT[6] R  
	GENERIC_IRDA_IFC BIT[5] R  
	GENERIC_SIM_GLUE BIT[4] R  
	GENERIC_RAM_ADDR_WIDTH BIT[3:0] R  

UART_DM_ISR_CLR ADDRESS 0x00E0 W
UART_DM_ISR_CLR RESET_VALUE 0x000X0000
	NO_FINISH_CMD_VIOL BIT[17] W  

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_RF ADDRESS 0x0140 R NO_CSR_TEST
UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_2 ADDRESS 0x0144 R NO_CSR_TEST
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_3 ADDRESS 0x0148 R NO_CSR_TEST
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_4 ADDRESS 0x014C R NO_CSR_TEST
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_5 ADDRESS 0x0150 R NO_CSR_TEST
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_6 ADDRESS 0x0154 R NO_CSR_TEST
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_7 ADDRESS 0x0158 R NO_CSR_TEST
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_8 ADDRESS 0x015C R NO_CSR_TEST
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_9 ADDRESS 0x0160 R NO_CSR_TEST
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_10 ADDRESS 0x0164 R NO_CSR_TEST
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_11 ADDRESS 0x0168 R NO_CSR_TEST
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_12 ADDRESS 0x016C R NO_CSR_TEST
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_13 ADDRESS 0x0170 R NO_CSR_TEST
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_14 ADDRESS 0x0174 R NO_CSR_TEST
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_15 ADDRESS 0x0178 R NO_CSR_TEST
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_16 ADDRESS 0x017C R NO_CSR_TEST
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_UIM_CFG ADDRESS 0x0180 RW NO_CSR_TEST
UART_DM_UIM_CFG RESET_VALUE 0x00001703
	BATT_ALARM_QUICK_DROP_EN BIT[15] RW  
	TESTBUS_EN BIT[14] RW  
	SW_RESET BIT[13] RW  
	MODE18 BIT[12] RW  
	PMIC_ALARM_EN BIT[10] RW  
	BATT_ALARM_TRIGGER_EN BIT[9] RW  
	UIM_RMV_TRIGGER_EN BIT[8] RW  
	UIM_CARD_EVENTS_ENABLE BIT[6] RW  
	UIM_PRESENT_POLARITY BIT[5] RW  
	EVENT_DEBOUNCE_TIME BIT[4:0] RW  

UART_DM_UIM_CMD ADDRESS 0x0184 W NO_CSR_TEST
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1] W  
	INITIATE_HW_DEACTIVATION BIT[0] W  

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R NO_CSR_TEST
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
	UIM_IO_WRITE_IN_PROGRESS BIT[2] R  
	UIM_DEACTIVATION_STATUS BIT[1] R  
	CARD_PRESENCE BIT[0] R  

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] R  
	HW_SEQUENCE_FINISH BIT[3] R  
	BATT_ALARM BIT[2] R  
	UIM_CARD_INSERTION BIT[1] R  
	UIM_CARD_REMOVAL BIT[0] R  

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] R  
	HW_SEQUENCE_FINISH BIT[3] R  
	BATT_ALARM BIT[2] R  
	UIM_CARD_INSERTION BIT[1] R  
	UIM_CARD_REMOVAL BIT[0] R  

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] RW  
	HW_SEQUENCE_FINISH BIT[3] RW  
	BATT_ALARM BIT[2] RW  
	UIM_CARD_INSERTION BIT[1] RW  
	UIM_CARD_REMOVAL BIT[0] RW  

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BLSP1_BLSP.UART1_DM (level 2)
----------------------------------------------------------------------------------------
uart1_dm MODULE OFFSET=BLSP1_BLSP+0x00030000 MAX=BLSP1_BLSP+0x000301FF APRE=BLSP1_BLSP_UART1_ APOST= SPRE=BLSP1_BLSP_UART1_ SPOST=

UART_DM_MR1 ADDRESS 0x0000 RW NO_CSR_TEST
UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8] RW  
	RX_RDY_CTL BIT[7] RW  
	CTS_CTL BIT[6] RW  
	AUTO_RFR_LEVEL0 BIT[5:0] RW  

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10] RW  
	RX_ERROR_CHAR_OFF BIT[9] RW  
	RX_BREAK_ZERO_CHAR_OFF BIT[8] RW  
	LOOPBACK BIT[7] RW  
	ERROR_MODE BIT[6] RW  
	BITS_PER_CHAR BIT[5:4] RW  
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2] RW  
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0] RW  
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW NO_CSR_TEST
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0] RW  

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW NO_CSR_TEST
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0] RW  

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW NO_CSR_TEST
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0] RW  

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7] RW  
	SAMPLE_DATA BIT[6] RW  
	STALE_TIMEOUT_LSB BIT[4:0] RW  

UART_DM_TFWR ADDRESS 0x001C RW NO_CSR_TEST
UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0] RW  

UART_DM_RFWR ADDRESS 0x0020 RW NO_CSR_TEST
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0] RW  

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0] RW  

UART_DM_DMRX ADDRESS 0x0034 RW NO_CSR_TEST
UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0] RW  

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW NO_CSR_TEST
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0] RW  

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5] RW  
	TX_SC_ENABLE BIT[4] RW  
	RX_BAM_ENABLE BIT[3] RW  
	TX_BAM_ENABLE BIT[2] RW  

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0] RW  

UART_DM_BADR ADDRESS 0x0044 RW NO_CSR_TEST
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2] RW  

UART_DM_TESTSL ADDRESS 0x0048 RW NO_DOC
UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4] RW  
	TEST_SEL BIT[3:0] RW  

UART_DM_TXFS ADDRESS 0x004C R NO_CSR_TEST
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14] R  
	TX_ASYNC_FIFO_STATE BIT[13:10] R  
	TX_BUFFER_STATE BIT[9:7] R  
	TX_FIFO_STATE_LSB BIT[6:0] R  

UART_DM_RXFS ADDRESS 0x0050 R NO_CSR_TEST
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14] R  
	RX_ASYNC_FIFO_STATE BIT[13:10] R  
	RX_BUFFER_STATE BIT[9:7] R  
	RX_FIFO_STATE_LSB BIT[6:0] R  

UART_DM_MISR_MODE ADDRESS 0x0060 RW NO_CSR_TEST
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
	MODE BIT[1:0] RW  
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W NO_CSR_TEST
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0] W  

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW NO_CSR_TEST
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
	EXPORT BIT[0] RW  

UART_DM_MISR_VAL ADDRESS 0x006C R NO_CSR_TEST
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
	VAL BIT[9:0] R  

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW NO_CSR_TEST
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW NO_CSR_TEST
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW NO_CSR_TEST
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW NO_CSR_TEST
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0] RW  

UART_DM_SIM_CFG ADDRESS 0x0080 RW NO_CSR_TEST
UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17] RW  
	UIM_RX_MODE BIT[16] RW  
	SIM_STOP_BIT_LEN BIT[15:8] RW  
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7] RW  
	SIM_CLK_TD8_SEL BIT[6] RW  
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3] RW  
	SWAP_D BIT[2] RW  
	INV_D BIT[1] RW  
	SIM_SEL BIT[0] RW  

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW NO_DOC NO_CSR_TEST
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0] RW  

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W NO_DOC NO_CSR_TEST
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0] W  

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW NO_DOC NO_CSR_TEST
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0] RW  

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R NO_DOC NO_CSR_TEST
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0] R  

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4] RW  
	UART_TX_CLK_SEL BIT[3:0] RW  

UART_DM_SR ADDRESS 0x00A4 R NO_CSR_TEST
UART_DM_SR RESET_VALUE 0x0000XXXX
	COMMAND_IN_PROGRESS BIT[12] R  
	TRANS_END_TRIGGER BIT[11:10] R  
	TRANS_ACTIVE BIT[9] R  
	RX_BREAK_START_LAST BIT[8] R  
	HUNT_CHAR BIT[7] R  
	RX_BREAK BIT[6] R  
	PAR_FRAME_ERR BIT[5] R  
	UART_OVERRUN BIT[4] R  
	TXEMT BIT[3] R  
	TXRDY BIT[2] R  
	RXFULL BIT[1] R  
	RXRDY BIT[0] R  

UART_DM_CR ADDRESS 0x00A8 RW NO_CSR_TEST
UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11] RW  
	GENERAL_COMMAND BIT[10:8] RW  
	CHANNEL_COMMAND_LSB BIT[7:4] RW  
	UART_TX_DISABLE BIT[3] RW  
	UART_TX_EN BIT[2] RW  
	UART_RX_DISABLE BIT[1] RW  
	UART_RX_EN BIT[0] RW  

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[17:0] R  

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
	NO_FINISH_CMD_VIOL BIT[17] RW  
	WWT_IRQ BIT[16] RW  
	TXCOMP_IRQ BIT[15] RW  
	RX_RD_ERROR_IRQ BIT[14] RW  
	TX_WR_ERROR_IRQ BIT[13] RW  
	PAR_FRAME_ERR_IRQ BIT[12] RW  
	RXBREAK_END BIT[11] RW  
	RXBREAK_START BIT[10] RW  
	TX_DONE BIT[9] RW  
	TX_ERROR BIT[8] RW  
	TX_READY BIT[7] RW  
	CURRENT_CTS BIT[6] RW  
	DELTA_CTS BIT[5] RW  
	RXLEV BIT[4] RW  
	RXSTALE BIT[3] RW  
	RXBREAK_CHANGE BIT[2] RW  
	RXHUNT BIT[1] RW  
	TXLEV BIT[0] RW  

UART_DM_ISR ADDRESS 0x00B4 R NO_CSR_TEST
UART_DM_ISR RESET_VALUE 0x000XXXXX
	NO_FINISH_CMD_VIOL BIT[17] R  
	WWT_IRQ BIT[16] R  
	TXCOMP_IRQ BIT[15] R  
	RX_RD_ERROR_IRQ BIT[14] R  
	TX_WR_ERROR_IRQ BIT[13] R  
	PAR_FRAME_ERR_IRQ BIT[12] R  
	RXBREAK_END BIT[11] R  
	RXBREAK_START BIT[10] R  
	TX_DONE BIT[9] R  
	TX_ERROR BIT[8] R  
	TX_READY BIT[7] R  
	CURRENT_CTS BIT[6] R  
	DELTA_CTS BIT[5] R  
	RXLEV BIT[4] R  
	RXSTALE BIT[3] R  
	RXBREAK_CHANGE BIT[2] R  
	RXHUNT BIT[1] R  
	TXLEV BIT[0] R  

UART_DM_IRDA ADDRESS 0x00B8 RW NO_CSR_TEST
UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4] RW  
	IRDA_LOOPBACK BIT[3] RW  
	INVERT_IRDA_TX BIT[2] RW  
	INVERT_IRDA_RX BIT[1] RW  
	IRDA_EN BIT[0] RW  

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0] R  

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_CYCLE_REENABLE BIT[25] RW  
	WWT_TIMEOUT BIT[24:0] RW  

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23] RW  
	UART_SIM_CLK_CGC_OPEN BIT[22] RW  
	UART_RX_CLK_CGC_OPEN BIT[21] RW  
	UART_TX_CLK_CGC_OPEN BIT[20] RW  
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14] RW  
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13] RW  
	AHB_RX_CLK_CGC_OPEN BIT[10] RW  
	AHB_TX_CLK_CGC_OPEN BIT[9] RW  
	AHB_WR_CLK_CGC_OPEN BIT[8] RW  
	RX_ENABLE_CGC_OPT BIT[5] RW  
	TX_ENABLE_CGC_OPT BIT[4] RW  
	AHB_CLK_CGC_CLOSE BIT[0] RW  

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
	IGNORE_CR_PROT_VIOL BIT[6] RW  
	RX_DMRX_1BYTE_RES_EN BIT[5] RW  
	RX_STALE_IRQ_DMRX_EQUAL BIT[4] RW  
	RX_DMRX_LOW_EN BIT[2] RW  
	STALE_IRQ_EMPTY BIT[1] RW  
	TX_BREAK_DISABLE BIT[0] RW  

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2] RW  
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1] RW  
	RX_STALE_AUTO_RE_EN BIT[0] RW  

UART_DM_DMRX_DBG ADDRESS 0x00D0 R NO_DOC
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0] R  

UART_DM_FSM_STATUS ADDRESS 0x00D4 R NO_CSR_TEST
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28] R  
	RX_PACK_FSM BIT[26:24] R  
	RX_TRANS_FSM BIT[21:20] R  
	TX_TRANS_FSM BIT[18:16] R  
	RX_PRO_TRANS_END_FSM BIT[14:12] R  
	RX_PRO_ACTIVE_FSM BIT[10:8] R  
	TX_CON_TRANS_END_FSM BIT[6:4] R  
	RX_TRANSFER_ACTIVE BIT[0] R  

UART_DM_HW_VERSION ADDRESS 0x00D8 R NO_CSR_TEST
UART_DM_HW_VERSION RESET_VALUE 0x10040002
	HW_VERSION_MAJOR BIT[31:28] R  
	HW_VERSION_MINOR BIT[27:16] R  
	HW_VERSION_STEP BIT[15:0] R  

UART_DM_GENERICS ADDRESS 0x00DC R NO_CSR_TEST
UART_DM_GENERICS RESET_VALUE 0x00000000
	GENERIC_BAM_IFC BIT[7] R  
	GENERIC_DM_IFC BIT[6] R  
	GENERIC_IRDA_IFC BIT[5] R  
	GENERIC_SIM_GLUE BIT[4] R  
	GENERIC_RAM_ADDR_WIDTH BIT[3:0] R  

UART_DM_ISR_CLR ADDRESS 0x00E0 W
UART_DM_ISR_CLR RESET_VALUE 0x000X0000
	NO_FINISH_CMD_VIOL BIT[17] W  

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_RF ADDRESS 0x0140 R NO_CSR_TEST
UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_2 ADDRESS 0x0144 R NO_CSR_TEST
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_3 ADDRESS 0x0148 R NO_CSR_TEST
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_4 ADDRESS 0x014C R NO_CSR_TEST
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_5 ADDRESS 0x0150 R NO_CSR_TEST
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_6 ADDRESS 0x0154 R NO_CSR_TEST
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_7 ADDRESS 0x0158 R NO_CSR_TEST
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_8 ADDRESS 0x015C R NO_CSR_TEST
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_9 ADDRESS 0x0160 R NO_CSR_TEST
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_10 ADDRESS 0x0164 R NO_CSR_TEST
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_11 ADDRESS 0x0168 R NO_CSR_TEST
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_12 ADDRESS 0x016C R NO_CSR_TEST
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_13 ADDRESS 0x0170 R NO_CSR_TEST
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_14 ADDRESS 0x0174 R NO_CSR_TEST
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_15 ADDRESS 0x0178 R NO_CSR_TEST
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_16 ADDRESS 0x017C R NO_CSR_TEST
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_UIM_CFG ADDRESS 0x0180 RW NO_CSR_TEST
UART_DM_UIM_CFG RESET_VALUE 0x00001703
	BATT_ALARM_QUICK_DROP_EN BIT[15] RW  
	TESTBUS_EN BIT[14] RW  
	SW_RESET BIT[13] RW  
	MODE18 BIT[12] RW  
	PMIC_ALARM_EN BIT[10] RW  
	BATT_ALARM_TRIGGER_EN BIT[9] RW  
	UIM_RMV_TRIGGER_EN BIT[8] RW  
	UIM_CARD_EVENTS_ENABLE BIT[6] RW  
	UIM_PRESENT_POLARITY BIT[5] RW  
	EVENT_DEBOUNCE_TIME BIT[4:0] RW  

UART_DM_UIM_CMD ADDRESS 0x0184 W NO_CSR_TEST
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1] W  
	INITIATE_HW_DEACTIVATION BIT[0] W  

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R NO_CSR_TEST
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
	UIM_IO_WRITE_IN_PROGRESS BIT[2] R  
	UIM_DEACTIVATION_STATUS BIT[1] R  
	CARD_PRESENCE BIT[0] R  

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] R  
	HW_SEQUENCE_FINISH BIT[3] R  
	BATT_ALARM BIT[2] R  
	UIM_CARD_INSERTION BIT[1] R  
	UIM_CARD_REMOVAL BIT[0] R  

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] R  
	HW_SEQUENCE_FINISH BIT[3] R  
	BATT_ALARM BIT[2] R  
	UIM_CARD_INSERTION BIT[1] R  
	UIM_CARD_REMOVAL BIT[0] R  

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] RW  
	HW_SEQUENCE_FINISH BIT[3] RW  
	BATT_ALARM BIT[2] RW  
	UIM_CARD_INSERTION BIT[1] RW  
	UIM_CARD_REMOVAL BIT[0] RW  

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BLSP1_BLSP.UART2_DM (level 2)
----------------------------------------------------------------------------------------
uart2_dm MODULE OFFSET=BLSP1_BLSP+0x00031000 MAX=BLSP1_BLSP+0x000311FF APRE=BLSP1_BLSP_UART2_ APOST= SPRE=BLSP1_BLSP_UART2_ SPOST=

UART_DM_MR1 ADDRESS 0x0000 RW NO_CSR_TEST
UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8] RW  
	RX_RDY_CTL BIT[7] RW  
	CTS_CTL BIT[6] RW  
	AUTO_RFR_LEVEL0 BIT[5:0] RW  

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10] RW  
	RX_ERROR_CHAR_OFF BIT[9] RW  
	RX_BREAK_ZERO_CHAR_OFF BIT[8] RW  
	LOOPBACK BIT[7] RW  
	ERROR_MODE BIT[6] RW  
	BITS_PER_CHAR BIT[5:4] RW  
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2] RW  
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0] RW  
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW NO_CSR_TEST
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0] RW  

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW NO_CSR_TEST
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0] RW  

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW NO_CSR_TEST
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0] RW  

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7] RW  
	SAMPLE_DATA BIT[6] RW  
	STALE_TIMEOUT_LSB BIT[4:0] RW  

UART_DM_TFWR ADDRESS 0x001C RW NO_CSR_TEST
UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0] RW  

UART_DM_RFWR ADDRESS 0x0020 RW NO_CSR_TEST
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0] RW  

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0] RW  

UART_DM_DMRX ADDRESS 0x0034 RW NO_CSR_TEST
UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0] RW  

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW NO_CSR_TEST
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0] RW  

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5] RW  
	TX_SC_ENABLE BIT[4] RW  
	RX_BAM_ENABLE BIT[3] RW  
	TX_BAM_ENABLE BIT[2] RW  

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0] RW  

UART_DM_BADR ADDRESS 0x0044 RW NO_CSR_TEST
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2] RW  

UART_DM_TESTSL ADDRESS 0x0048 RW NO_DOC
UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4] RW  
	TEST_SEL BIT[3:0] RW  

UART_DM_TXFS ADDRESS 0x004C R NO_CSR_TEST
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14] R  
	TX_ASYNC_FIFO_STATE BIT[13:10] R  
	TX_BUFFER_STATE BIT[9:7] R  
	TX_FIFO_STATE_LSB BIT[6:0] R  

UART_DM_RXFS ADDRESS 0x0050 R NO_CSR_TEST
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14] R  
	RX_ASYNC_FIFO_STATE BIT[13:10] R  
	RX_BUFFER_STATE BIT[9:7] R  
	RX_FIFO_STATE_LSB BIT[6:0] R  

UART_DM_MISR_MODE ADDRESS 0x0060 RW NO_CSR_TEST
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
	MODE BIT[1:0] RW  
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W NO_CSR_TEST
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0] W  

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW NO_CSR_TEST
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
	EXPORT BIT[0] RW  

UART_DM_MISR_VAL ADDRESS 0x006C R NO_CSR_TEST
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
	VAL BIT[9:0] R  

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW NO_CSR_TEST
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW NO_CSR_TEST
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW NO_CSR_TEST
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW NO_CSR_TEST
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0] RW  

UART_DM_SIM_CFG ADDRESS 0x0080 RW NO_CSR_TEST
UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17] RW  
	UIM_RX_MODE BIT[16] RW  
	SIM_STOP_BIT_LEN BIT[15:8] RW  
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7] RW  
	SIM_CLK_TD8_SEL BIT[6] RW  
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3] RW  
	SWAP_D BIT[2] RW  
	INV_D BIT[1] RW  
	SIM_SEL BIT[0] RW  

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW NO_DOC NO_CSR_TEST
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0] RW  

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W NO_DOC NO_CSR_TEST
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0] W  

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW NO_DOC NO_CSR_TEST
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0] RW  

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R NO_DOC NO_CSR_TEST
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0] R  

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4] RW  
	UART_TX_CLK_SEL BIT[3:0] RW  

UART_DM_SR ADDRESS 0x00A4 R NO_CSR_TEST
UART_DM_SR RESET_VALUE 0x0000XXXX
	COMMAND_IN_PROGRESS BIT[12] R  
	TRANS_END_TRIGGER BIT[11:10] R  
	TRANS_ACTIVE BIT[9] R  
	RX_BREAK_START_LAST BIT[8] R  
	HUNT_CHAR BIT[7] R  
	RX_BREAK BIT[6] R  
	PAR_FRAME_ERR BIT[5] R  
	UART_OVERRUN BIT[4] R  
	TXEMT BIT[3] R  
	TXRDY BIT[2] R  
	RXFULL BIT[1] R  
	RXRDY BIT[0] R  

UART_DM_CR ADDRESS 0x00A8 RW NO_CSR_TEST
UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11] RW  
	GENERAL_COMMAND BIT[10:8] RW  
	CHANNEL_COMMAND_LSB BIT[7:4] RW  
	UART_TX_DISABLE BIT[3] RW  
	UART_TX_EN BIT[2] RW  
	UART_RX_DISABLE BIT[1] RW  
	UART_RX_EN BIT[0] RW  

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[17:0] R  

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
	NO_FINISH_CMD_VIOL BIT[17] RW  
	WWT_IRQ BIT[16] RW  
	TXCOMP_IRQ BIT[15] RW  
	RX_RD_ERROR_IRQ BIT[14] RW  
	TX_WR_ERROR_IRQ BIT[13] RW  
	PAR_FRAME_ERR_IRQ BIT[12] RW  
	RXBREAK_END BIT[11] RW  
	RXBREAK_START BIT[10] RW  
	TX_DONE BIT[9] RW  
	TX_ERROR BIT[8] RW  
	TX_READY BIT[7] RW  
	CURRENT_CTS BIT[6] RW  
	DELTA_CTS BIT[5] RW  
	RXLEV BIT[4] RW  
	RXSTALE BIT[3] RW  
	RXBREAK_CHANGE BIT[2] RW  
	RXHUNT BIT[1] RW  
	TXLEV BIT[0] RW  

UART_DM_ISR ADDRESS 0x00B4 R NO_CSR_TEST
UART_DM_ISR RESET_VALUE 0x000XXXXX
	NO_FINISH_CMD_VIOL BIT[17] R  
	WWT_IRQ BIT[16] R  
	TXCOMP_IRQ BIT[15] R  
	RX_RD_ERROR_IRQ BIT[14] R  
	TX_WR_ERROR_IRQ BIT[13] R  
	PAR_FRAME_ERR_IRQ BIT[12] R  
	RXBREAK_END BIT[11] R  
	RXBREAK_START BIT[10] R  
	TX_DONE BIT[9] R  
	TX_ERROR BIT[8] R  
	TX_READY BIT[7] R  
	CURRENT_CTS BIT[6] R  
	DELTA_CTS BIT[5] R  
	RXLEV BIT[4] R  
	RXSTALE BIT[3] R  
	RXBREAK_CHANGE BIT[2] R  
	RXHUNT BIT[1] R  
	TXLEV BIT[0] R  

UART_DM_IRDA ADDRESS 0x00B8 RW NO_CSR_TEST
UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4] RW  
	IRDA_LOOPBACK BIT[3] RW  
	INVERT_IRDA_TX BIT[2] RW  
	INVERT_IRDA_RX BIT[1] RW  
	IRDA_EN BIT[0] RW  

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0] R  

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_CYCLE_REENABLE BIT[25] RW  
	WWT_TIMEOUT BIT[24:0] RW  

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23] RW  
	UART_SIM_CLK_CGC_OPEN BIT[22] RW  
	UART_RX_CLK_CGC_OPEN BIT[21] RW  
	UART_TX_CLK_CGC_OPEN BIT[20] RW  
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14] RW  
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13] RW  
	AHB_RX_CLK_CGC_OPEN BIT[10] RW  
	AHB_TX_CLK_CGC_OPEN BIT[9] RW  
	AHB_WR_CLK_CGC_OPEN BIT[8] RW  
	RX_ENABLE_CGC_OPT BIT[5] RW  
	TX_ENABLE_CGC_OPT BIT[4] RW  
	AHB_CLK_CGC_CLOSE BIT[0] RW  

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
	IGNORE_CR_PROT_VIOL BIT[6] RW  
	RX_DMRX_1BYTE_RES_EN BIT[5] RW  
	RX_STALE_IRQ_DMRX_EQUAL BIT[4] RW  
	RX_DMRX_LOW_EN BIT[2] RW  
	STALE_IRQ_EMPTY BIT[1] RW  
	TX_BREAK_DISABLE BIT[0] RW  

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2] RW  
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1] RW  
	RX_STALE_AUTO_RE_EN BIT[0] RW  

UART_DM_DMRX_DBG ADDRESS 0x00D0 R NO_DOC
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0] R  

UART_DM_FSM_STATUS ADDRESS 0x00D4 R NO_CSR_TEST
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28] R  
	RX_PACK_FSM BIT[26:24] R  
	RX_TRANS_FSM BIT[21:20] R  
	TX_TRANS_FSM BIT[18:16] R  
	RX_PRO_TRANS_END_FSM BIT[14:12] R  
	RX_PRO_ACTIVE_FSM BIT[10:8] R  
	TX_CON_TRANS_END_FSM BIT[6:4] R  
	RX_TRANSFER_ACTIVE BIT[0] R  

UART_DM_HW_VERSION ADDRESS 0x00D8 R NO_CSR_TEST
UART_DM_HW_VERSION RESET_VALUE 0x10040002
	HW_VERSION_MAJOR BIT[31:28] R  
	HW_VERSION_MINOR BIT[27:16] R  
	HW_VERSION_STEP BIT[15:0] R  

UART_DM_GENERICS ADDRESS 0x00DC R NO_CSR_TEST
UART_DM_GENERICS RESET_VALUE 0x00000000
	GENERIC_BAM_IFC BIT[7] R  
	GENERIC_DM_IFC BIT[6] R  
	GENERIC_IRDA_IFC BIT[5] R  
	GENERIC_SIM_GLUE BIT[4] R  
	GENERIC_RAM_ADDR_WIDTH BIT[3:0] R  

UART_DM_ISR_CLR ADDRESS 0x00E0 W
UART_DM_ISR_CLR RESET_VALUE 0x000X0000
	NO_FINISH_CMD_VIOL BIT[17] W  

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_RF ADDRESS 0x0140 R NO_CSR_TEST
UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_2 ADDRESS 0x0144 R NO_CSR_TEST
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_3 ADDRESS 0x0148 R NO_CSR_TEST
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_4 ADDRESS 0x014C R NO_CSR_TEST
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_5 ADDRESS 0x0150 R NO_CSR_TEST
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_6 ADDRESS 0x0154 R NO_CSR_TEST
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_7 ADDRESS 0x0158 R NO_CSR_TEST
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_8 ADDRESS 0x015C R NO_CSR_TEST
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_9 ADDRESS 0x0160 R NO_CSR_TEST
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_10 ADDRESS 0x0164 R NO_CSR_TEST
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_11 ADDRESS 0x0168 R NO_CSR_TEST
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_12 ADDRESS 0x016C R NO_CSR_TEST
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_13 ADDRESS 0x0170 R NO_CSR_TEST
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_14 ADDRESS 0x0174 R NO_CSR_TEST
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_15 ADDRESS 0x0178 R NO_CSR_TEST
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_16 ADDRESS 0x017C R NO_CSR_TEST
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_UIM_CFG ADDRESS 0x0180 RW NO_CSR_TEST
UART_DM_UIM_CFG RESET_VALUE 0x00001703
	BATT_ALARM_QUICK_DROP_EN BIT[15] RW  
	TESTBUS_EN BIT[14] RW  
	SW_RESET BIT[13] RW  
	MODE18 BIT[12] RW  
	PMIC_ALARM_EN BIT[10] RW  
	BATT_ALARM_TRIGGER_EN BIT[9] RW  
	UIM_RMV_TRIGGER_EN BIT[8] RW  
	UIM_CARD_EVENTS_ENABLE BIT[6] RW  
	UIM_PRESENT_POLARITY BIT[5] RW  
	EVENT_DEBOUNCE_TIME BIT[4:0] RW  

UART_DM_UIM_CMD ADDRESS 0x0184 W NO_CSR_TEST
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1] W  
	INITIATE_HW_DEACTIVATION BIT[0] W  

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R NO_CSR_TEST
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
	UIM_IO_WRITE_IN_PROGRESS BIT[2] R  
	UIM_DEACTIVATION_STATUS BIT[1] R  
	CARD_PRESENCE BIT[0] R  

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] R  
	HW_SEQUENCE_FINISH BIT[3] R  
	BATT_ALARM BIT[2] R  
	UIM_CARD_INSERTION BIT[1] R  
	UIM_CARD_REMOVAL BIT[0] R  

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] R  
	HW_SEQUENCE_FINISH BIT[3] R  
	BATT_ALARM BIT[2] R  
	UIM_CARD_INSERTION BIT[1] R  
	UIM_CARD_REMOVAL BIT[0] R  

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] RW  
	HW_SEQUENCE_FINISH BIT[3] RW  
	BATT_ALARM BIT[2] RW  
	UIM_CARD_INSERTION BIT[1] RW  
	UIM_CARD_REMOVAL BIT[0] RW  

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BLSP1_BLSP.UART3_DM (level 2)
----------------------------------------------------------------------------------------
uart3_dm MODULE OFFSET=BLSP1_BLSP+0x00032000 MAX=BLSP1_BLSP+0x000321FF APRE=BLSP1_BLSP_UART3_ APOST= SPRE=BLSP1_BLSP_UART3_ SPOST=

UART_DM_MR1 ADDRESS 0x0000 RW NO_CSR_TEST
UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8] RW  
	RX_RDY_CTL BIT[7] RW  
	CTS_CTL BIT[6] RW  
	AUTO_RFR_LEVEL0 BIT[5:0] RW  

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10] RW  
	RX_ERROR_CHAR_OFF BIT[9] RW  
	RX_BREAK_ZERO_CHAR_OFF BIT[8] RW  
	LOOPBACK BIT[7] RW  
	ERROR_MODE BIT[6] RW  
	BITS_PER_CHAR BIT[5:4] RW  
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2] RW  
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0] RW  
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW NO_CSR_TEST
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0] RW  

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW NO_CSR_TEST
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0] RW  

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW NO_CSR_TEST
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0] RW  

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7] RW  
	SAMPLE_DATA BIT[6] RW  
	STALE_TIMEOUT_LSB BIT[4:0] RW  

UART_DM_TFWR ADDRESS 0x001C RW NO_CSR_TEST
UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0] RW  

UART_DM_RFWR ADDRESS 0x0020 RW NO_CSR_TEST
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0] RW  

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0] RW  

UART_DM_DMRX ADDRESS 0x0034 RW NO_CSR_TEST
UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0] RW  

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW NO_CSR_TEST
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0] RW  

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5] RW  
	TX_SC_ENABLE BIT[4] RW  
	RX_BAM_ENABLE BIT[3] RW  
	TX_BAM_ENABLE BIT[2] RW  

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0] RW  

UART_DM_BADR ADDRESS 0x0044 RW NO_CSR_TEST
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2] RW  

UART_DM_TESTSL ADDRESS 0x0048 RW NO_DOC
UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4] RW  
	TEST_SEL BIT[3:0] RW  

UART_DM_TXFS ADDRESS 0x004C R NO_CSR_TEST
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14] R  
	TX_ASYNC_FIFO_STATE BIT[13:10] R  
	TX_BUFFER_STATE BIT[9:7] R  
	TX_FIFO_STATE_LSB BIT[6:0] R  

UART_DM_RXFS ADDRESS 0x0050 R NO_CSR_TEST
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14] R  
	RX_ASYNC_FIFO_STATE BIT[13:10] R  
	RX_BUFFER_STATE BIT[9:7] R  
	RX_FIFO_STATE_LSB BIT[6:0] R  

UART_DM_MISR_MODE ADDRESS 0x0060 RW NO_CSR_TEST
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
	MODE BIT[1:0] RW  
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W NO_CSR_TEST
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0] W  

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW NO_CSR_TEST
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
	EXPORT BIT[0] RW  

UART_DM_MISR_VAL ADDRESS 0x006C R NO_CSR_TEST
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
	VAL BIT[9:0] R  

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW NO_CSR_TEST
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW NO_CSR_TEST
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW NO_CSR_TEST
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0] RW  

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW NO_CSR_TEST
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0] RW  

UART_DM_SIM_CFG ADDRESS 0x0080 RW NO_CSR_TEST
UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17] RW  
	UIM_RX_MODE BIT[16] RW  
	SIM_STOP_BIT_LEN BIT[15:8] RW  
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7] RW  
	SIM_CLK_TD8_SEL BIT[6] RW  
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5] RW  
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3] RW  
	SWAP_D BIT[2] RW  
	INV_D BIT[1] RW  
	SIM_SEL BIT[0] RW  

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW NO_DOC NO_CSR_TEST
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0] RW  

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W NO_DOC NO_CSR_TEST
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0] W  

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW NO_DOC NO_CSR_TEST
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0] RW  

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R NO_DOC NO_CSR_TEST
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0] R  

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4] RW  
	UART_TX_CLK_SEL BIT[3:0] RW  

UART_DM_SR ADDRESS 0x00A4 R NO_CSR_TEST
UART_DM_SR RESET_VALUE 0x0000XXXX
	COMMAND_IN_PROGRESS BIT[12] R  
	TRANS_END_TRIGGER BIT[11:10] R  
	TRANS_ACTIVE BIT[9] R  
	RX_BREAK_START_LAST BIT[8] R  
	HUNT_CHAR BIT[7] R  
	RX_BREAK BIT[6] R  
	PAR_FRAME_ERR BIT[5] R  
	UART_OVERRUN BIT[4] R  
	TXEMT BIT[3] R  
	TXRDY BIT[2] R  
	RXFULL BIT[1] R  
	RXRDY BIT[0] R  

UART_DM_CR ADDRESS 0x00A8 RW NO_CSR_TEST
UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11] RW  
	GENERAL_COMMAND BIT[10:8] RW  
	CHANNEL_COMMAND_LSB BIT[7:4] RW  
	UART_TX_DISABLE BIT[3] RW  
	UART_TX_EN BIT[2] RW  
	UART_RX_DISABLE BIT[1] RW  
	UART_RX_EN BIT[0] RW  

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[17:0] R  

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
	NO_FINISH_CMD_VIOL BIT[17] RW  
	WWT_IRQ BIT[16] RW  
	TXCOMP_IRQ BIT[15] RW  
	RX_RD_ERROR_IRQ BIT[14] RW  
	TX_WR_ERROR_IRQ BIT[13] RW  
	PAR_FRAME_ERR_IRQ BIT[12] RW  
	RXBREAK_END BIT[11] RW  
	RXBREAK_START BIT[10] RW  
	TX_DONE BIT[9] RW  
	TX_ERROR BIT[8] RW  
	TX_READY BIT[7] RW  
	CURRENT_CTS BIT[6] RW  
	DELTA_CTS BIT[5] RW  
	RXLEV BIT[4] RW  
	RXSTALE BIT[3] RW  
	RXBREAK_CHANGE BIT[2] RW  
	RXHUNT BIT[1] RW  
	TXLEV BIT[0] RW  

UART_DM_ISR ADDRESS 0x00B4 R NO_CSR_TEST
UART_DM_ISR RESET_VALUE 0x000XXXXX
	NO_FINISH_CMD_VIOL BIT[17] R  
	WWT_IRQ BIT[16] R  
	TXCOMP_IRQ BIT[15] R  
	RX_RD_ERROR_IRQ BIT[14] R  
	TX_WR_ERROR_IRQ BIT[13] R  
	PAR_FRAME_ERR_IRQ BIT[12] R  
	RXBREAK_END BIT[11] R  
	RXBREAK_START BIT[10] R  
	TX_DONE BIT[9] R  
	TX_ERROR BIT[8] R  
	TX_READY BIT[7] R  
	CURRENT_CTS BIT[6] R  
	DELTA_CTS BIT[5] R  
	RXLEV BIT[4] R  
	RXSTALE BIT[3] R  
	RXBREAK_CHANGE BIT[2] R  
	RXHUNT BIT[1] R  
	TXLEV BIT[0] R  

UART_DM_IRDA ADDRESS 0x00B8 RW NO_CSR_TEST
UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4] RW  
	IRDA_LOOPBACK BIT[3] RW  
	INVERT_IRDA_TX BIT[2] RW  
	INVERT_IRDA_RX BIT[1] RW  
	IRDA_EN BIT[0] RW  

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0] R  

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_CYCLE_REENABLE BIT[25] RW  
	WWT_TIMEOUT BIT[24:0] RW  

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23] RW  
	UART_SIM_CLK_CGC_OPEN BIT[22] RW  
	UART_RX_CLK_CGC_OPEN BIT[21] RW  
	UART_TX_CLK_CGC_OPEN BIT[20] RW  
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14] RW  
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13] RW  
	AHB_RX_CLK_CGC_OPEN BIT[10] RW  
	AHB_TX_CLK_CGC_OPEN BIT[9] RW  
	AHB_WR_CLK_CGC_OPEN BIT[8] RW  
	RX_ENABLE_CGC_OPT BIT[5] RW  
	TX_ENABLE_CGC_OPT BIT[4] RW  
	AHB_CLK_CGC_CLOSE BIT[0] RW  

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
	IGNORE_CR_PROT_VIOL BIT[6] RW  
	RX_DMRX_1BYTE_RES_EN BIT[5] RW  
	RX_STALE_IRQ_DMRX_EQUAL BIT[4] RW  
	RX_DMRX_LOW_EN BIT[2] RW  
	STALE_IRQ_EMPTY BIT[1] RW  
	TX_BREAK_DISABLE BIT[0] RW  

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2] RW  
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1] RW  
	RX_STALE_AUTO_RE_EN BIT[0] RW  

UART_DM_DMRX_DBG ADDRESS 0x00D0 R NO_DOC
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0] R  

UART_DM_FSM_STATUS ADDRESS 0x00D4 R NO_CSR_TEST
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28] R  
	RX_PACK_FSM BIT[26:24] R  
	RX_TRANS_FSM BIT[21:20] R  
	TX_TRANS_FSM BIT[18:16] R  
	RX_PRO_TRANS_END_FSM BIT[14:12] R  
	RX_PRO_ACTIVE_FSM BIT[10:8] R  
	TX_CON_TRANS_END_FSM BIT[6:4] R  
	RX_TRANSFER_ACTIVE BIT[0] R  

UART_DM_HW_VERSION ADDRESS 0x00D8 R NO_CSR_TEST
UART_DM_HW_VERSION RESET_VALUE 0x10040002
	HW_VERSION_MAJOR BIT[31:28] R  
	HW_VERSION_MINOR BIT[27:16] R  
	HW_VERSION_STEP BIT[15:0] R  

UART_DM_GENERICS ADDRESS 0x00DC R NO_CSR_TEST
UART_DM_GENERICS RESET_VALUE 0x00000000
	GENERIC_BAM_IFC BIT[7] R  
	GENERIC_DM_IFC BIT[6] R  
	GENERIC_IRDA_IFC BIT[5] R  
	GENERIC_SIM_GLUE BIT[4] R  
	GENERIC_RAM_ADDR_WIDTH BIT[3:0] R  

UART_DM_ISR_CLR ADDRESS 0x00E0 W
UART_DM_ISR_CLR RESET_VALUE 0x000X0000
	NO_FINISH_CMD_VIOL BIT[17] W  

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0] W  

UART_DM_RF ADDRESS 0x0140 R NO_CSR_TEST
UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_2 ADDRESS 0x0144 R NO_CSR_TEST
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_3 ADDRESS 0x0148 R NO_CSR_TEST
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_4 ADDRESS 0x014C R NO_CSR_TEST
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_5 ADDRESS 0x0150 R NO_CSR_TEST
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_6 ADDRESS 0x0154 R NO_CSR_TEST
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_7 ADDRESS 0x0158 R NO_CSR_TEST
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_8 ADDRESS 0x015C R NO_CSR_TEST
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_9 ADDRESS 0x0160 R NO_CSR_TEST
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_10 ADDRESS 0x0164 R NO_CSR_TEST
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_11 ADDRESS 0x0168 R NO_CSR_TEST
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_12 ADDRESS 0x016C R NO_CSR_TEST
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_13 ADDRESS 0x0170 R NO_CSR_TEST
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_14 ADDRESS 0x0174 R NO_CSR_TEST
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_15 ADDRESS 0x0178 R NO_CSR_TEST
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_RF_16 ADDRESS 0x017C R NO_CSR_TEST
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0] R  

UART_DM_UIM_CFG ADDRESS 0x0180 RW NO_CSR_TEST
UART_DM_UIM_CFG RESET_VALUE 0x00001703
	BATT_ALARM_QUICK_DROP_EN BIT[15] RW  
	TESTBUS_EN BIT[14] RW  
	SW_RESET BIT[13] RW  
	MODE18 BIT[12] RW  
	PMIC_ALARM_EN BIT[10] RW  
	BATT_ALARM_TRIGGER_EN BIT[9] RW  
	UIM_RMV_TRIGGER_EN BIT[8] RW  
	UIM_CARD_EVENTS_ENABLE BIT[6] RW  
	UIM_PRESENT_POLARITY BIT[5] RW  
	EVENT_DEBOUNCE_TIME BIT[4:0] RW  

UART_DM_UIM_CMD ADDRESS 0x0184 W NO_CSR_TEST
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1] W  
	INITIATE_HW_DEACTIVATION BIT[0] W  

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R NO_CSR_TEST
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
	UIM_IO_WRITE_IN_PROGRESS BIT[2] R  
	UIM_DEACTIVATION_STATUS BIT[1] R  
	CARD_PRESENCE BIT[0] R  

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] R  
	HW_SEQUENCE_FINISH BIT[3] R  
	BATT_ALARM BIT[2] R  
	UIM_CARD_INSERTION BIT[1] R  
	UIM_CARD_REMOVAL BIT[0] R  

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] R  
	HW_SEQUENCE_FINISH BIT[3] R  
	BATT_ALARM BIT[2] R  
	UIM_CARD_INSERTION BIT[1] R  
	UIM_CARD_REMOVAL BIT[0] R  

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4] RW  
	HW_SEQUENCE_FINISH BIT[3] RW  
	BATT_ALARM BIT[2] RW  
	UIM_CARD_INSERTION BIT[1] RW  
	UIM_CARD_REMOVAL BIT[0] RW  

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4] W  
	HW_SEQUENCE_FINISH BIT[3] W  
	BATT_ALARM BIT[2] W  
	UIM_CARD_INSERTION BIT[1] W  
	UIM_CARD_REMOVAL BIT[0] W  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BLSP1_BLSP.QUP0 (level 2)
----------------------------------------------------------------------------------------
qup0 MODULE OFFSET=BLSP1_BLSP+0x00035000 MAX=BLSP1_BLSP+0x000355FF APRE=BLSP1_BLSP_QUP0_ APOST= SPRE=BLSP1_BLSP_QUP0_ SPOST=

QUP_CONFIG ADDRESS 0x0000 RW
QUP_CONFIG RESET_VALUE 0x00000000
	DIS_INBUF_FLAG_FIX BIT[17] RW  
	EN_EXT_OUT_FLAG BIT[16] RW  
	CORE_EXTRA_CLK_ON_EN BIT[15] RW  
	FIFO_CLK_GATE_EN BIT[14] RW  
	CORE_CLK_ON_EN BIT[13] RW  
	APP_CLK_ON_EN BIT[12] RW  
	MINI_CORE BIT[11:8] RW  
	NO_INPUT BIT[7] RW  
	NO_OUTPUT BIT[6] RW  
	QUP_HREADY_CTRL BIT[5] RW  
	N BIT[4:0] RW  

QUP_STATE ADDRESS 0x0004 RW NO_CSR_TEST
QUP_STATE RESET_VALUE 0x0000001C
	SPI_S_GEN BIT[8] R  
	I2C_FLUSH BIT[6] RW  
	WAIT_FOR_EOT BIT[5] RW  
	I2C_MAST_GEN BIT[4] R  
	SPI_GEN BIT[3] R  
	STATE_VALID BIT[2] R  
	STATE BIT[1:0] RW  

QUP_IO_MODES ADDRESS 0x0008 RW
QUP_IO_MODES RESET_VALUE 0x000000A5
	OUTPUT_BIT_SHIFT_EN BIT[16] RW  
	PACK_EN BIT[15] RW  
	UNPACK_EN BIT[14] RW  
	INPUT_MODE BIT[13:12] RW  
	OUTPUT_MODE BIT[11:10] RW  
	INPUT_FIFO_SIZE BIT[9:7] R  
	INPUT_BLOCK_SIZE BIT[6:5] R  
	OUTPUT_FIFO_SIZE BIT[4:2] R  
	OUTPUT_BLOCK_SIZE BIT[1:0] R  

QUP_SW_RESET ADDRESS 0x000C W NO_CSR_TEST
QUP_SW_RESET RESET_VALUE 0x00000000
	QUP_SW_RESET BIT[1:0] W  

QUP_TRANSFER_CANCEL ADDRESS 0x0014 RW NO_CSR_TEST
QUP_TRANSFER_CANCEL RESET_VALUE 0x00000000
	TRANSFER_CANCEL_ID BIT[15:8] RW  
	TRANSFER_CANCEL BIT[7] W  

QUP_OPERATIONAL ADDRESS 0x0018 RW NO_CSR_TEST
QUP_OPERATIONAL RESET_VALUE 0x000000C0
	NWD BIT[15] RW  
	DONE_TOGGLE BIT[14] RW  
	IN_BLOCK_READ_REQ BIT[13] RW  
	OUT_BLOCK_WRITE_REQ BIT[12] RW  
	MAX_INPUT_DONE_FLAG BIT[11] RW  
	MAX_OUTPUT_DONE_FLAG BIT[10] RW  
	INPUT_SERVICE_FLAG BIT[9] RW  
	OUTPUT_SERVICE_FLAG BIT[8] RW  
	INPUT_FIFO_FULL BIT[7] RW  
	OUTPUT_FIFO_FULL BIT[6] RW  
	INPUT_FIFO_NOT_EMPTY BIT[5] RW  
	OUTPUT_FIFO_NOT_EMPTY BIT[4] RW  

QUP_ERROR_FLAGS ADDRESS 0x001C RW NO_CSR_TEST
QUP_ERROR_FLAGS RESET_VALUE 0x00000000
	OUTPUT_OVER_RUN_ERR BIT[5] RW  
	INPUT_UNDER_RUN_ERR BIT[4] RW  
	OUTPUT_UNDER_RUN_ERR BIT[3] RW  
	INPUT_OVER_RUN_ERR BIT[2] RW  

QUP_ERROR_FLAGS_EN ADDRESS 0x0020 RW
QUP_ERROR_FLAGS_EN RESET_VALUE 0x0000003C
	OUTPUT_OVER_RUN_ERR_EN BIT[5] RW  
	INPUT_UNDER_RUN_ERR_EN BIT[4] RW  
	OUTPUT_UNDER_RUN_ERR_EN BIT[3] RW  
	INPUT_OVER_RUN_ERR_EN BIT[2] RW  

QUP_TEST_CTRL ADDRESS 0x0024 RW
QUP_TEST_CTRL RESET_VALUE 0x00000000
	QUP_TEST_BUS_EN BIT[0] RW  

QUP_OPERATIONAL_MASK ADDRESS 0x0028 RW
QUP_OPERATIONAL_MASK RESET_VALUE 0x00000000
	INPUT_SERVICE_MASK BIT[9] RW  
	OUTPUT_SERVICE_MASK BIT[8] RW  

QUP_HW_VERSION ADDRESS 0x0030 R
QUP_HW_VERSION RESET_VALUE 0x20070000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

QUP_MX_OUTPUT_COUNT ADDRESS 0x0100 RW
QUP_MX_OUTPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_OUTPUT_COUNT BIT[15:0] RW  

QUP_MX_OUTPUT_CNT_CURRENT ADDRESS 0x0104 R NO_CSR_TEST
QUP_MX_OUTPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_OUTPUT_CNT_CURRENT BIT[15:0] R  

QUP_OUTPUT_DEBUG ADDRESS 0x0108 R NO_CSR_TEST
QUP_OUTPUT_DEBUG RESET_VALUE 0xXXXXXXXX
	OUTPUT_DEBUG_DATA BIT[31:0] R  

QUP_OUTPUT_FIFO_WORD_CNT ADDRESS 0x010C R
QUP_OUTPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	OUTPUT_FIFO_WORD_CNT BIT[8:0] R  

QUP_OUTPUT_FIFOc(c):(0)-(15) ARRAY 0x00000110+0x4*c
QUP_OUTPUT_FIFO0 ADDRESS 0x0110 W
QUP_OUTPUT_FIFO0 RESET_VALUE 0x00000000
	OUTPUT BIT[31:0] W  

QUP_MX_WRITE_COUNT ADDRESS 0x0150 RW
QUP_MX_WRITE_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_WRITE_COUNT BIT[15:0] RW  

QUP_MX_WRITE_CNT_CURRENT ADDRESS 0x0154 R NO_CSR_TEST
QUP_MX_WRITE_CNT_CURRENT RESET_VALUE 0x00000000
	MX_WRITE_CNT_CURRENT BIT[15:0] R  

QUP_MX_INPUT_COUNT ADDRESS 0x0200 RW
QUP_MX_INPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_INPUT_COUNT BIT[15:0] RW  

QUP_MX_INPUT_CNT_CURRENT ADDRESS 0x0204 R NO_CSR_TEST
QUP_MX_INPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_INPUT_CNT_CURRENT BIT[15:0] R  

QUP_MX_READ_COUNT ADDRESS 0x0208 RW NO_CSR_TEST
QUP_MX_READ_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_READ_COUNT BIT[15:0] RW  

QUP_MX_READ_CNT_CURRENT ADDRESS 0x020C R NO_CSR_TEST
QUP_MX_READ_CNT_CURRENT RESET_VALUE 0x00000000
	MX_READ_CNT_CURRENT BIT[15:0] R  

QUP_INPUT_DEBUG ADDRESS 0x0210 R
QUP_INPUT_DEBUG RESET_VALUE 0x00000000
	INPUT_DEBUG_DATA BIT[31:0] R  

QUP_INPUT_FIFO_WORD_CNT ADDRESS 0x0214 R NO_CSR_TEST
QUP_INPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	INPUT_FIFO_WORD_CNT BIT[8:0] R  

QUP_INPUT_FIFOc(c):(0)-(15) ARRAY 0x00000218+0x4*c
QUP_INPUT_FIFO0 ADDRESS 0x0218 R NO_CSR_TEST
QUP_INPUT_FIFO0 RESET_VALUE 0xXXXXXXXX
	INPUT BIT[31:0] R  

SPI_CONFIG ADDRESS 0x0300 RW
SPI_CONFIG RESET_VALUE 0x00000000
	HS_MODE BIT[10] RW  
	INPUT_FIRST BIT[9] RW  
	LOOP_BACK BIT[8] RW   NO_CSR_TEST
	SLAVE_OPERATION BIT[5] R   NO_CSR_TEST

SPI_IO_CONTROL ADDRESS 0x0304 RW
SPI_IO_CONTROL RESET_VALUE 0x00000000
	FORCE_CS BIT[11] RW  
	CLK_IDLE_HIGH BIT[10] RW  
	CLK_ALWAYS_ON BIT[9] RW  
	MX_CS_MODE BIT[8] RW  
	CS_N_POLARITY BIT[7:4] RW  
	CS_SELECT BIT[3:2] RW  
	TRISTATE_CS BIT[1] RW  
	NO_TRI_STATE BIT[0] RW  

SPI_ERROR_FLAGS ADDRESS 0x0308 RW NO_CSR_TEST
SPI_ERROR_FLAGS RESET_VALUE 0x00000000
	TRANSFER_CANCEL_DONE BIT[3] RW  
	TRANSFER_CANCEL_ID_MATCH BIT[2] RW  
	SPI_SLV_CLK_OVER_RUN_ERR BIT[1] RW  
	SPI_SLV_CLK_UNDER_RUN_ERR BIT[0] RW  

SPI_ERROR_FLAGS_EN ADDRESS 0x030C RW NO_CSR_TEST
SPI_ERROR_FLAGS_EN RESET_VALUE 0x0000000C
	TRANSFER_CANCEL_DONE_EN BIT[3] RW  
	TRANSFER_CANCEL_ID_MATCH_EN BIT[2] RW  
	SPI_SLV_CLK_OVER_RUN_ERR_EN BIT[1] RW  
	SPI_SLV_CLK_UNDER_RUN_ERR_EN BIT[0] RW  

SPI_DEASSERT_WAIT ADDRESS 0x0310 RW
SPI_DEASSERT_WAIT RESET_VALUE 0x00000000
	DEASSERT_WAIT BIT[5:0] RW  

SPI_MASTER_LOCAL_ID ADDRESS 0x0314 RW
SPI_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	EXTENDED_ID BIT[15:8] RW  
	LOCAL_ID BIT[7:0] RW  

SPI_MASTER_COMMAND ADDRESS 0x0318 W
SPI_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0] W   NO_CSR_TEST

SPI_MASTER_STATUS ADDRESS 0x031C R
SPI_MASTER_STATUS RESET_VALUE 0x00000000
	CANCEL_FSM_STATE BIT[2:0] R   NO_CSR_TEST

SPI_CHAR_CFG ADDRESS 0x0320 RW
SPI_CHAR_CFG RESET_VALUE 0x00000000
	CHAR_STATUS BIT[8:5] RW  
	DIRECTION BIT[4] RW  
	ENABLE BIT[0] RW  

SPI_CHAR_DATA_SPI_CS ADDRESS 0x0324 RW
SPI_CHAR_DATA_SPI_CS RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8] RW  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

SPI_CHAR_DATA_SPI_MOSI ADDRESS 0x0328 RW
SPI_CHAR_DATA_SPI_MOSI RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8] RW  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

SPI_CHAR_DATA_SPI_MISO ADDRESS 0x032C RW
SPI_CHAR_DATA_SPI_MISO RESET_VALUE 0x00000000
	CHAR_MODE BIT[10:8] RW  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

SPI_SLAVE_IRQ_STATUS ADDRESS 0x0330 R NO_CSR_TEST
SPI_SLAVE_IRQ_STATUS RESET_VALUE 0x00000000
	CS_N_ERXT BIT[6] R  
	RX_OVERFLOW_NO_EOT BIT[5] R  
	RX_OVERFLOW_WAIT_EOT BIT[4] R  
	TX_UNDERFLOW BIT[3] R  
	CS_N_ETXT BIT[2] R  
	CS_N_DEASSERT BIT[1] R  
	CS_N_ASSERT BIT[0] R  

SPI_SLAVE_IRQ_EN ADDRESS 0x0334 R NO_CSR_TEST
SPI_SLAVE_IRQ_EN RESET_VALUE 0x00000000
	CS_N_ERXT_EN BIT[6] R  
	RX_OVERFLOW_NO_EOT_EN BIT[5] R  
	RX_OVERFLOW_WAIT_EOT_EN BIT[4] R  
	TX_UNDERFLOW_EN BIT[3] R  
	CS_N_ETXT_EN BIT[2] R  
	CS_N_DEASSERT_EN BIT[1] R  
	CS_N_ASSERT_EN BIT[0] R  

SPI_SLAVE_CFG ADDRESS 0x0338 R NO_CSR_TEST
SPI_SLAVE_CFG RESET_VALUE 0x00000000
	NOT_INUSE BIT[31:8] R  
	SLAVE_AUTO_PAUSE_EOT BIT[7] R  
	SLAVE_TEST_BUS_CFG BIT[6:5] R  
	SLAVE_DIS_RESET_ST BIT[4] R  
	RX_UNBALANCED_MASK BIT[3] R  
	SPI_S_CGC_EN BIT[2] R  
	PAUSE_ON_ERR_DIS BIT[1] R  
	RX_N_SHIFT BIT[0] R  

SPI_SLAVE_DEBUG ADDRESS 0x033C R NO_CSR_TEST
SPI_SLAVE_DEBUG RESET_VALUE 0x00000000
	NOT_INUSE BIT[31:24] R  
	SPI_S_SM_CS BIT[23:22] R  
	CS_N_STATUS BIT[21] R  
	SPI_IN_CLK_CNT BIT[20:0] R  

I2C_MASTER_CLK_CTL ADDRESS 0x0400 RW
I2C_MASTER_CLK_CTL RESET_VALUE 0x00000000
	SCL_EXT_FORCE_LOW BIT[28] RW  
	SDA_NOISE_REJECTION BIT[27:26] RW  
	SCL_NOISE_REJECTION BIT[25:24] RW  
	HIGH_TIME_DIVIDER_VALUE BIT[23:16] RW  
	HS_DIVIDER_VALUE BIT[10:8] RW   NO_DOC
	FS_DIVIDER_VALUE BIT[7:0] RW  

I2C_MASTER_STATUS ADDRESS 0x0404 RW
I2C_MASTER_STATUS RESET_VALUE 0x0C000000
	CANCEL_FSM_STATE BIT[30:28] R   NO_DOC NO_CSR_TEST
		IDLE_STATE VALUE 0x0
		CANCEL_PENDING_STATE VALUE 0x1
		PAUSE_STATE VALUE 0x2
		PAUSE_WAIT_STATE VALUE 0x3
		SEND_STOP_STATE VALUE 0x4
		FLUSH_STATE VALUE 0x5
		SEND_IRQ_STATE VALUE 0x6
	I2C_SCL BIT[27] R  
	I2C_SDA BIT[26] R  
	INVALID_READ_SEQ BIT[25] RW   NO_CSR_TEST
	INVALID_READ_ADDR BIT[24] RW   NO_CSR_TEST
	INVALID_TAG BIT[23] RW   NO_CSR_TEST
	INPUT_FSM_STATE BIT[22:20] R   NO_DOC NO_CSR_TEST
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_READ_LAST_BYTE_STATE VALUE 0x2
		V1_V2_MI_REC_STATE VALUE 0x3
		V1_V2_DEC_STATE VALUE 0x4
		V1_V2_STORE_STATE VALUE 0x5
		V2_WR_TAG_STATE VALUE 0x6
		V2_WAIT_TAG_STATE VALUE 0x7
	OUTPUT_FSM_STATE BIT[19:16] R   NO_DOC NO_CSR_TEST
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_DECODE_STATE VALUE 0x2
		V1_V2_SEND_STATE VALUE 0x3
		V1_V2_MI_REC_STATE VALUE 0x4
		V1_V2_NOP_STATE VALUE 0x5
		V1_V2_INVALID_STATE VALUE 0x6
		V1_PEEK_STATE VALUE 0x7
		V1_SEND_R_STATE VALUE 0x8
		V2_GET_BYTE_STATE VALUE 0xB
		V2_GET_WRITE_BYTE_STATE VALUE 0xC
		V2_SPECIALITY_STATE VALUE 0xD
		V2_WAIT_FLUSH_STOP_STATE VALUE 0xE
		V2_STOP_STATE VALUE 0xF
	CLK_STATE BIT[15:13] R   NO_DOC NO_CSR_TEST
		RESET_BUSIDLE_STATE VALUE 0x0
		NOT_MASTER_STATE VALUE 0x1
		HIGH_STATE VALUE 0x2
		LOW_STATE VALUE 0x3
		HIGH_WAIT_STATE VALUE 0x4
		FORCED_LOW_STATE VALUE 0x5
		HS_ADDR_LOW_STATE VALUE 0x6
		DOUBLE_BUFFER_WAIT_STATE VALUE 0x7
	DATA_STATE BIT[12:10] R   NO_DOC NO_CSR_TEST
		RESET_WAIT_STATE VALUE 0x0
		TX_ADDR_STATE VALUE 0x1
		TX_DATA_STATE VALUE 0x2
		TX_HS_ADDR_STATE VALUE 0x3
		TX_10_BIT_ADDR_STATE VALUE 0x4
		TX_2ND_BYTE_STATE VALUE 0x5
		RX_DATA_STATE VALUE 0x6
		RX_NACK_HOLD_STATE VALUE 0x7
	BUS_MASTER BIT[9] R  
	BUS_ACTIVE BIT[8] R  
	FAILED BIT[7:6] RW   NO_CSR_TEST
	INVALID_WRITE BIT[5] RW   NO_CSR_TEST
	ARB_LOST BIT[4] RW   NO_CSR_TEST
	PACKET_NACKED BIT[3] RW   NO_CSR_TEST
	BUS_ERROR BIT[2] RW   NO_CSR_TEST
	TRANSFER_CANCEL_DONE BIT[1] RW   NO_CSR_TEST
	TRANSFER_CANCEL_ID_MATCH BIT[0] RW   NO_CSR_TEST

I2C_MASTER_CONFIG ADDRESS 0x0408 RW
I2C_MASTER_CONFIG RESET_VALUE 0x00000000
	BUSY_INDICATION_SELECT BIT[3] RW  
	SDA_DELAYED_DETECTION BIT[2] RW  
	LOW_PERIOD_NOISE_REJECT_EN BIT[1] RW  
	EN_VERSION_TWO_TAG BIT[0] RW  

I2C_MASTER_BUS_CLEAR ADDRESS 0x040C RW
I2C_MASTER_BUS_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0] RW   NO_CSR_TEST

I2C_MASTER_LOCAL_ID ADDRESS 0x0410 R
I2C_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	LOCAL_ID BIT[7:0] R  

I2C_MASTER_COMMAND ADDRESS 0x0414 RW
I2C_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0] RW   NO_CSR_TEST

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BLSP1_BLSP.QUP1 (level 2)
----------------------------------------------------------------------------------------
qup1 MODULE OFFSET=BLSP1_BLSP+0x00036000 MAX=BLSP1_BLSP+0x000365FF APRE=BLSP1_BLSP_QUP1_ APOST= SPRE=BLSP1_BLSP_QUP1_ SPOST=

QUP_CONFIG ADDRESS 0x0000 RW
QUP_CONFIG RESET_VALUE 0x00000000
	DIS_INBUF_FLAG_FIX BIT[17] RW  
	EN_EXT_OUT_FLAG BIT[16] RW  
	CORE_EXTRA_CLK_ON_EN BIT[15] RW  
	FIFO_CLK_GATE_EN BIT[14] RW  
	CORE_CLK_ON_EN BIT[13] RW  
	APP_CLK_ON_EN BIT[12] RW  
	MINI_CORE BIT[11:8] RW  
	NO_INPUT BIT[7] RW  
	NO_OUTPUT BIT[6] RW  
	QUP_HREADY_CTRL BIT[5] RW  
	N BIT[4:0] RW  

QUP_STATE ADDRESS 0x0004 RW NO_CSR_TEST
QUP_STATE RESET_VALUE 0x0000001C
	SPI_S_GEN BIT[8] R  
	I2C_FLUSH BIT[6] RW  
	WAIT_FOR_EOT BIT[5] RW  
	I2C_MAST_GEN BIT[4] R  
	SPI_GEN BIT[3] R  
	STATE_VALID BIT[2] R  
	STATE BIT[1:0] RW  

QUP_IO_MODES ADDRESS 0x0008 RW
QUP_IO_MODES RESET_VALUE 0x000000A5
	OUTPUT_BIT_SHIFT_EN BIT[16] RW  
	PACK_EN BIT[15] RW  
	UNPACK_EN BIT[14] RW  
	INPUT_MODE BIT[13:12] RW  
	OUTPUT_MODE BIT[11:10] RW  
	INPUT_FIFO_SIZE BIT[9:7] R  
	INPUT_BLOCK_SIZE BIT[6:5] R  
	OUTPUT_FIFO_SIZE BIT[4:2] R  
	OUTPUT_BLOCK_SIZE BIT[1:0] R  

QUP_SW_RESET ADDRESS 0x000C W NO_CSR_TEST
QUP_SW_RESET RESET_VALUE 0x00000000
	QUP_SW_RESET BIT[1:0] W  

QUP_TRANSFER_CANCEL ADDRESS 0x0014 RW NO_CSR_TEST
QUP_TRANSFER_CANCEL RESET_VALUE 0x00000000
	TRANSFER_CANCEL_ID BIT[15:8] RW  
	TRANSFER_CANCEL BIT[7] W  

QUP_OPERATIONAL ADDRESS 0x0018 RW NO_CSR_TEST
QUP_OPERATIONAL RESET_VALUE 0x000000C0
	NWD BIT[15] RW  
	DONE_TOGGLE BIT[14] RW  
	IN_BLOCK_READ_REQ BIT[13] RW  
	OUT_BLOCK_WRITE_REQ BIT[12] RW  
	MAX_INPUT_DONE_FLAG BIT[11] RW  
	MAX_OUTPUT_DONE_FLAG BIT[10] RW  
	INPUT_SERVICE_FLAG BIT[9] RW  
	OUTPUT_SERVICE_FLAG BIT[8] RW  
	INPUT_FIFO_FULL BIT[7] RW  
	OUTPUT_FIFO_FULL BIT[6] RW  
	INPUT_FIFO_NOT_EMPTY BIT[5] RW  
	OUTPUT_FIFO_NOT_EMPTY BIT[4] RW  

QUP_ERROR_FLAGS ADDRESS 0x001C RW NO_CSR_TEST
QUP_ERROR_FLAGS RESET_VALUE 0x00000000
	OUTPUT_OVER_RUN_ERR BIT[5] RW  
	INPUT_UNDER_RUN_ERR BIT[4] RW  
	OUTPUT_UNDER_RUN_ERR BIT[3] RW  
	INPUT_OVER_RUN_ERR BIT[2] RW  

QUP_ERROR_FLAGS_EN ADDRESS 0x0020 RW
QUP_ERROR_FLAGS_EN RESET_VALUE 0x0000003C
	OUTPUT_OVER_RUN_ERR_EN BIT[5] RW  
	INPUT_UNDER_RUN_ERR_EN BIT[4] RW  
	OUTPUT_UNDER_RUN_ERR_EN BIT[3] RW  
	INPUT_OVER_RUN_ERR_EN BIT[2] RW  

QUP_TEST_CTRL ADDRESS 0x0024 RW
QUP_TEST_CTRL RESET_VALUE 0x00000000
	QUP_TEST_BUS_EN BIT[0] RW  

QUP_OPERATIONAL_MASK ADDRESS 0x0028 RW
QUP_OPERATIONAL_MASK RESET_VALUE 0x00000000
	INPUT_SERVICE_MASK BIT[9] RW  
	OUTPUT_SERVICE_MASK BIT[8] RW  

QUP_HW_VERSION ADDRESS 0x0030 R
QUP_HW_VERSION RESET_VALUE 0x20070000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

QUP_MX_OUTPUT_COUNT ADDRESS 0x0100 RW
QUP_MX_OUTPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_OUTPUT_COUNT BIT[15:0] RW  

QUP_MX_OUTPUT_CNT_CURRENT ADDRESS 0x0104 R NO_CSR_TEST
QUP_MX_OUTPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_OUTPUT_CNT_CURRENT BIT[15:0] R  

QUP_OUTPUT_DEBUG ADDRESS 0x0108 R NO_CSR_TEST
QUP_OUTPUT_DEBUG RESET_VALUE 0xXXXXXXXX
	OUTPUT_DEBUG_DATA BIT[31:0] R  

QUP_OUTPUT_FIFO_WORD_CNT ADDRESS 0x010C R
QUP_OUTPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	OUTPUT_FIFO_WORD_CNT BIT[8:0] R  

QUP_OUTPUT_FIFOc(c):(0)-(15) ARRAY 0x00000110+0x4*c
QUP_OUTPUT_FIFO0 ADDRESS 0x0110 W
QUP_OUTPUT_FIFO0 RESET_VALUE 0x00000000
	OUTPUT BIT[31:0] W  

QUP_MX_WRITE_COUNT ADDRESS 0x0150 RW
QUP_MX_WRITE_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_WRITE_COUNT BIT[15:0] RW  

QUP_MX_WRITE_CNT_CURRENT ADDRESS 0x0154 R NO_CSR_TEST
QUP_MX_WRITE_CNT_CURRENT RESET_VALUE 0x00000000
	MX_WRITE_CNT_CURRENT BIT[15:0] R  

QUP_MX_INPUT_COUNT ADDRESS 0x0200 RW
QUP_MX_INPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_INPUT_COUNT BIT[15:0] RW  

QUP_MX_INPUT_CNT_CURRENT ADDRESS 0x0204 R NO_CSR_TEST
QUP_MX_INPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_INPUT_CNT_CURRENT BIT[15:0] R  

QUP_MX_READ_COUNT ADDRESS 0x0208 RW NO_CSR_TEST
QUP_MX_READ_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_READ_COUNT BIT[15:0] RW  

QUP_MX_READ_CNT_CURRENT ADDRESS 0x020C R NO_CSR_TEST
QUP_MX_READ_CNT_CURRENT RESET_VALUE 0x00000000
	MX_READ_CNT_CURRENT BIT[15:0] R  

QUP_INPUT_DEBUG ADDRESS 0x0210 R
QUP_INPUT_DEBUG RESET_VALUE 0x00000000
	INPUT_DEBUG_DATA BIT[31:0] R  

QUP_INPUT_FIFO_WORD_CNT ADDRESS 0x0214 R NO_CSR_TEST
QUP_INPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	INPUT_FIFO_WORD_CNT BIT[8:0] R  

QUP_INPUT_FIFOc(c):(0)-(15) ARRAY 0x00000218+0x4*c
QUP_INPUT_FIFO0 ADDRESS 0x0218 R NO_CSR_TEST
QUP_INPUT_FIFO0 RESET_VALUE 0xXXXXXXXX
	INPUT BIT[31:0] R  

SPI_CONFIG ADDRESS 0x0300 RW
SPI_CONFIG RESET_VALUE 0x00000000
	HS_MODE BIT[10] RW  
	INPUT_FIRST BIT[9] RW  
	LOOP_BACK BIT[8] RW   NO_CSR_TEST
	SLAVE_OPERATION BIT[5] R   NO_CSR_TEST

SPI_IO_CONTROL ADDRESS 0x0304 RW
SPI_IO_CONTROL RESET_VALUE 0x00000000
	FORCE_CS BIT[11] RW  
	CLK_IDLE_HIGH BIT[10] RW  
	CLK_ALWAYS_ON BIT[9] RW  
	MX_CS_MODE BIT[8] RW  
	CS_N_POLARITY BIT[7:4] RW  
	CS_SELECT BIT[3:2] RW  
	TRISTATE_CS BIT[1] RW  
	NO_TRI_STATE BIT[0] RW  

SPI_ERROR_FLAGS ADDRESS 0x0308 RW NO_CSR_TEST
SPI_ERROR_FLAGS RESET_VALUE 0x00000000
	TRANSFER_CANCEL_DONE BIT[3] RW  
	TRANSFER_CANCEL_ID_MATCH BIT[2] RW  
	SPI_SLV_CLK_OVER_RUN_ERR BIT[1] RW  
	SPI_SLV_CLK_UNDER_RUN_ERR BIT[0] RW  

SPI_ERROR_FLAGS_EN ADDRESS 0x030C RW NO_CSR_TEST
SPI_ERROR_FLAGS_EN RESET_VALUE 0x0000000C
	TRANSFER_CANCEL_DONE_EN BIT[3] RW  
	TRANSFER_CANCEL_ID_MATCH_EN BIT[2] RW  
	SPI_SLV_CLK_OVER_RUN_ERR_EN BIT[1] RW  
	SPI_SLV_CLK_UNDER_RUN_ERR_EN BIT[0] RW  

SPI_DEASSERT_WAIT ADDRESS 0x0310 RW
SPI_DEASSERT_WAIT RESET_VALUE 0x00000000
	DEASSERT_WAIT BIT[5:0] RW  

SPI_MASTER_LOCAL_ID ADDRESS 0x0314 RW
SPI_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	EXTENDED_ID BIT[15:8] RW  
	LOCAL_ID BIT[7:0] RW  

SPI_MASTER_COMMAND ADDRESS 0x0318 W
SPI_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0] W   NO_CSR_TEST

SPI_MASTER_STATUS ADDRESS 0x031C R
SPI_MASTER_STATUS RESET_VALUE 0x00000000
	CANCEL_FSM_STATE BIT[2:0] R   NO_CSR_TEST

SPI_CHAR_CFG ADDRESS 0x0320 RW
SPI_CHAR_CFG RESET_VALUE 0x00000000
	CHAR_STATUS BIT[8:5] RW  
	DIRECTION BIT[4] RW  
	ENABLE BIT[0] RW  

SPI_CHAR_DATA_SPI_CS ADDRESS 0x0324 RW
SPI_CHAR_DATA_SPI_CS RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8] RW  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

SPI_CHAR_DATA_SPI_MOSI ADDRESS 0x0328 RW
SPI_CHAR_DATA_SPI_MOSI RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8] RW  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

SPI_CHAR_DATA_SPI_MISO ADDRESS 0x032C RW
SPI_CHAR_DATA_SPI_MISO RESET_VALUE 0x00000000
	CHAR_MODE BIT[10:8] RW  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

SPI_SLAVE_IRQ_STATUS ADDRESS 0x0330 R NO_CSR_TEST
SPI_SLAVE_IRQ_STATUS RESET_VALUE 0x00000000
	CS_N_ERXT BIT[6] R  
	RX_OVERFLOW_NO_EOT BIT[5] R  
	RX_OVERFLOW_WAIT_EOT BIT[4] R  
	TX_UNDERFLOW BIT[3] R  
	CS_N_ETXT BIT[2] R  
	CS_N_DEASSERT BIT[1] R  
	CS_N_ASSERT BIT[0] R  

SPI_SLAVE_IRQ_EN ADDRESS 0x0334 R NO_CSR_TEST
SPI_SLAVE_IRQ_EN RESET_VALUE 0x00000000
	CS_N_ERXT_EN BIT[6] R  
	RX_OVERFLOW_NO_EOT_EN BIT[5] R  
	RX_OVERFLOW_WAIT_EOT_EN BIT[4] R  
	TX_UNDERFLOW_EN BIT[3] R  
	CS_N_ETXT_EN BIT[2] R  
	CS_N_DEASSERT_EN BIT[1] R  
	CS_N_ASSERT_EN BIT[0] R  

SPI_SLAVE_CFG ADDRESS 0x0338 R NO_CSR_TEST
SPI_SLAVE_CFG RESET_VALUE 0x00000000
	NOT_INUSE BIT[31:8] R  
	SLAVE_AUTO_PAUSE_EOT BIT[7] R  
	SLAVE_TEST_BUS_CFG BIT[6:5] R  
	SLAVE_DIS_RESET_ST BIT[4] R  
	RX_UNBALANCED_MASK BIT[3] R  
	SPI_S_CGC_EN BIT[2] R  
	PAUSE_ON_ERR_DIS BIT[1] R  
	RX_N_SHIFT BIT[0] R  

SPI_SLAVE_DEBUG ADDRESS 0x033C R NO_CSR_TEST
SPI_SLAVE_DEBUG RESET_VALUE 0x00000000
	NOT_INUSE BIT[31:24] R  
	SPI_S_SM_CS BIT[23:22] R  
	CS_N_STATUS BIT[21] R  
	SPI_IN_CLK_CNT BIT[20:0] R  

I2C_MASTER_CLK_CTL ADDRESS 0x0400 RW
I2C_MASTER_CLK_CTL RESET_VALUE 0x00000000
	SCL_EXT_FORCE_LOW BIT[28] RW  
	SDA_NOISE_REJECTION BIT[27:26] RW  
	SCL_NOISE_REJECTION BIT[25:24] RW  
	HIGH_TIME_DIVIDER_VALUE BIT[23:16] RW  
	HS_DIVIDER_VALUE BIT[10:8] RW   NO_DOC
	FS_DIVIDER_VALUE BIT[7:0] RW  

I2C_MASTER_STATUS ADDRESS 0x0404 RW
I2C_MASTER_STATUS RESET_VALUE 0x0C000000
	CANCEL_FSM_STATE BIT[30:28] R   NO_DOC NO_CSR_TEST
		IDLE_STATE VALUE 0x0
		CANCEL_PENDING_STATE VALUE 0x1
		PAUSE_STATE VALUE 0x2
		PAUSE_WAIT_STATE VALUE 0x3
		SEND_STOP_STATE VALUE 0x4
		FLUSH_STATE VALUE 0x5
		SEND_IRQ_STATE VALUE 0x6
	I2C_SCL BIT[27] R  
	I2C_SDA BIT[26] R  
	INVALID_READ_SEQ BIT[25] RW   NO_CSR_TEST
	INVALID_READ_ADDR BIT[24] RW   NO_CSR_TEST
	INVALID_TAG BIT[23] RW   NO_CSR_TEST
	INPUT_FSM_STATE BIT[22:20] R   NO_DOC NO_CSR_TEST
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_READ_LAST_BYTE_STATE VALUE 0x2
		V1_V2_MI_REC_STATE VALUE 0x3
		V1_V2_DEC_STATE VALUE 0x4
		V1_V2_STORE_STATE VALUE 0x5
		V2_WR_TAG_STATE VALUE 0x6
		V2_WAIT_TAG_STATE VALUE 0x7
	OUTPUT_FSM_STATE BIT[19:16] R   NO_DOC NO_CSR_TEST
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_DECODE_STATE VALUE 0x2
		V1_V2_SEND_STATE VALUE 0x3
		V1_V2_MI_REC_STATE VALUE 0x4
		V1_V2_NOP_STATE VALUE 0x5
		V1_V2_INVALID_STATE VALUE 0x6
		V1_PEEK_STATE VALUE 0x7
		V1_SEND_R_STATE VALUE 0x8
		V2_GET_BYTE_STATE VALUE 0xB
		V2_GET_WRITE_BYTE_STATE VALUE 0xC
		V2_SPECIALITY_STATE VALUE 0xD
		V2_WAIT_FLUSH_STOP_STATE VALUE 0xE
		V2_STOP_STATE VALUE 0xF
	CLK_STATE BIT[15:13] R   NO_DOC NO_CSR_TEST
		RESET_BUSIDLE_STATE VALUE 0x0
		NOT_MASTER_STATE VALUE 0x1
		HIGH_STATE VALUE 0x2
		LOW_STATE VALUE 0x3
		HIGH_WAIT_STATE VALUE 0x4
		FORCED_LOW_STATE VALUE 0x5
		HS_ADDR_LOW_STATE VALUE 0x6
		DOUBLE_BUFFER_WAIT_STATE VALUE 0x7
	DATA_STATE BIT[12:10] R   NO_DOC NO_CSR_TEST
		RESET_WAIT_STATE VALUE 0x0
		TX_ADDR_STATE VALUE 0x1
		TX_DATA_STATE VALUE 0x2
		TX_HS_ADDR_STATE VALUE 0x3
		TX_10_BIT_ADDR_STATE VALUE 0x4
		TX_2ND_BYTE_STATE VALUE 0x5
		RX_DATA_STATE VALUE 0x6
		RX_NACK_HOLD_STATE VALUE 0x7
	BUS_MASTER BIT[9] R  
	BUS_ACTIVE BIT[8] R  
	FAILED BIT[7:6] RW   NO_CSR_TEST
	INVALID_WRITE BIT[5] RW   NO_CSR_TEST
	ARB_LOST BIT[4] RW   NO_CSR_TEST
	PACKET_NACKED BIT[3] RW   NO_CSR_TEST
	BUS_ERROR BIT[2] RW   NO_CSR_TEST
	TRANSFER_CANCEL_DONE BIT[1] RW   NO_CSR_TEST
	TRANSFER_CANCEL_ID_MATCH BIT[0] RW   NO_CSR_TEST

I2C_MASTER_CONFIG ADDRESS 0x0408 RW
I2C_MASTER_CONFIG RESET_VALUE 0x00000000
	BUSY_INDICATION_SELECT BIT[3] RW  
	SDA_DELAYED_DETECTION BIT[2] RW  
	LOW_PERIOD_NOISE_REJECT_EN BIT[1] RW  
	EN_VERSION_TWO_TAG BIT[0] RW  

I2C_MASTER_BUS_CLEAR ADDRESS 0x040C RW
I2C_MASTER_BUS_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0] RW   NO_CSR_TEST

I2C_MASTER_LOCAL_ID ADDRESS 0x0410 R
I2C_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	LOCAL_ID BIT[7:0] R  

I2C_MASTER_COMMAND ADDRESS 0x0414 RW
I2C_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0] RW   NO_CSR_TEST

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BLSP1_BLSP.QUP2 (level 2)
----------------------------------------------------------------------------------------
qup2 MODULE OFFSET=BLSP1_BLSP+0x00037000 MAX=BLSP1_BLSP+0x000375FF APRE=BLSP1_BLSP_QUP2_ APOST= SPRE=BLSP1_BLSP_QUP2_ SPOST=

QUP_CONFIG ADDRESS 0x0000 RW
QUP_CONFIG RESET_VALUE 0x00000000
	DIS_INBUF_FLAG_FIX BIT[17] RW  
	EN_EXT_OUT_FLAG BIT[16] RW  
	CORE_EXTRA_CLK_ON_EN BIT[15] RW  
	FIFO_CLK_GATE_EN BIT[14] RW  
	CORE_CLK_ON_EN BIT[13] RW  
	APP_CLK_ON_EN BIT[12] RW  
	MINI_CORE BIT[11:8] RW  
	NO_INPUT BIT[7] RW  
	NO_OUTPUT BIT[6] RW  
	QUP_HREADY_CTRL BIT[5] RW  
	N BIT[4:0] RW  

QUP_STATE ADDRESS 0x0004 RW NO_CSR_TEST
QUP_STATE RESET_VALUE 0x0000001C
	SPI_S_GEN BIT[8] R  
	I2C_FLUSH BIT[6] RW  
	WAIT_FOR_EOT BIT[5] RW  
	I2C_MAST_GEN BIT[4] R  
	SPI_GEN BIT[3] R  
	STATE_VALID BIT[2] R  
	STATE BIT[1:0] RW  

QUP_IO_MODES ADDRESS 0x0008 RW
QUP_IO_MODES RESET_VALUE 0x000000A5
	OUTPUT_BIT_SHIFT_EN BIT[16] RW  
	PACK_EN BIT[15] RW  
	UNPACK_EN BIT[14] RW  
	INPUT_MODE BIT[13:12] RW  
	OUTPUT_MODE BIT[11:10] RW  
	INPUT_FIFO_SIZE BIT[9:7] R  
	INPUT_BLOCK_SIZE BIT[6:5] R  
	OUTPUT_FIFO_SIZE BIT[4:2] R  
	OUTPUT_BLOCK_SIZE BIT[1:0] R  

QUP_SW_RESET ADDRESS 0x000C W NO_CSR_TEST
QUP_SW_RESET RESET_VALUE 0x00000000
	QUP_SW_RESET BIT[1:0] W  

QUP_TRANSFER_CANCEL ADDRESS 0x0014 RW NO_CSR_TEST
QUP_TRANSFER_CANCEL RESET_VALUE 0x00000000
	TRANSFER_CANCEL_ID BIT[15:8] RW  
	TRANSFER_CANCEL BIT[7] W  

QUP_OPERATIONAL ADDRESS 0x0018 RW NO_CSR_TEST
QUP_OPERATIONAL RESET_VALUE 0x000000C0
	NWD BIT[15] RW  
	DONE_TOGGLE BIT[14] RW  
	IN_BLOCK_READ_REQ BIT[13] RW  
	OUT_BLOCK_WRITE_REQ BIT[12] RW  
	MAX_INPUT_DONE_FLAG BIT[11] RW  
	MAX_OUTPUT_DONE_FLAG BIT[10] RW  
	INPUT_SERVICE_FLAG BIT[9] RW  
	OUTPUT_SERVICE_FLAG BIT[8] RW  
	INPUT_FIFO_FULL BIT[7] RW  
	OUTPUT_FIFO_FULL BIT[6] RW  
	INPUT_FIFO_NOT_EMPTY BIT[5] RW  
	OUTPUT_FIFO_NOT_EMPTY BIT[4] RW  

QUP_ERROR_FLAGS ADDRESS 0x001C RW NO_CSR_TEST
QUP_ERROR_FLAGS RESET_VALUE 0x00000000
	OUTPUT_OVER_RUN_ERR BIT[5] RW  
	INPUT_UNDER_RUN_ERR BIT[4] RW  
	OUTPUT_UNDER_RUN_ERR BIT[3] RW  
	INPUT_OVER_RUN_ERR BIT[2] RW  

QUP_ERROR_FLAGS_EN ADDRESS 0x0020 RW
QUP_ERROR_FLAGS_EN RESET_VALUE 0x0000003C
	OUTPUT_OVER_RUN_ERR_EN BIT[5] RW  
	INPUT_UNDER_RUN_ERR_EN BIT[4] RW  
	OUTPUT_UNDER_RUN_ERR_EN BIT[3] RW  
	INPUT_OVER_RUN_ERR_EN BIT[2] RW  

QUP_TEST_CTRL ADDRESS 0x0024 RW
QUP_TEST_CTRL RESET_VALUE 0x00000000
	QUP_TEST_BUS_EN BIT[0] RW  

QUP_OPERATIONAL_MASK ADDRESS 0x0028 RW
QUP_OPERATIONAL_MASK RESET_VALUE 0x00000000
	INPUT_SERVICE_MASK BIT[9] RW  
	OUTPUT_SERVICE_MASK BIT[8] RW  

QUP_HW_VERSION ADDRESS 0x0030 R
QUP_HW_VERSION RESET_VALUE 0x20070000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

QUP_MX_OUTPUT_COUNT ADDRESS 0x0100 RW
QUP_MX_OUTPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_OUTPUT_COUNT BIT[15:0] RW  

QUP_MX_OUTPUT_CNT_CURRENT ADDRESS 0x0104 R NO_CSR_TEST
QUP_MX_OUTPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_OUTPUT_CNT_CURRENT BIT[15:0] R  

QUP_OUTPUT_DEBUG ADDRESS 0x0108 R NO_CSR_TEST
QUP_OUTPUT_DEBUG RESET_VALUE 0xXXXXXXXX
	OUTPUT_DEBUG_DATA BIT[31:0] R  

QUP_OUTPUT_FIFO_WORD_CNT ADDRESS 0x010C R
QUP_OUTPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	OUTPUT_FIFO_WORD_CNT BIT[8:0] R  

QUP_OUTPUT_FIFOc(c):(0)-(15) ARRAY 0x00000110+0x4*c
QUP_OUTPUT_FIFO0 ADDRESS 0x0110 W
QUP_OUTPUT_FIFO0 RESET_VALUE 0x00000000
	OUTPUT BIT[31:0] W  

QUP_MX_WRITE_COUNT ADDRESS 0x0150 RW
QUP_MX_WRITE_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_WRITE_COUNT BIT[15:0] RW  

QUP_MX_WRITE_CNT_CURRENT ADDRESS 0x0154 R NO_CSR_TEST
QUP_MX_WRITE_CNT_CURRENT RESET_VALUE 0x00000000
	MX_WRITE_CNT_CURRENT BIT[15:0] R  

QUP_MX_INPUT_COUNT ADDRESS 0x0200 RW
QUP_MX_INPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_INPUT_COUNT BIT[15:0] RW  

QUP_MX_INPUT_CNT_CURRENT ADDRESS 0x0204 R NO_CSR_TEST
QUP_MX_INPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_INPUT_CNT_CURRENT BIT[15:0] R  

QUP_MX_READ_COUNT ADDRESS 0x0208 RW NO_CSR_TEST
QUP_MX_READ_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_READ_COUNT BIT[15:0] RW  

QUP_MX_READ_CNT_CURRENT ADDRESS 0x020C R NO_CSR_TEST
QUP_MX_READ_CNT_CURRENT RESET_VALUE 0x00000000
	MX_READ_CNT_CURRENT BIT[15:0] R  

QUP_INPUT_DEBUG ADDRESS 0x0210 R
QUP_INPUT_DEBUG RESET_VALUE 0x00000000
	INPUT_DEBUG_DATA BIT[31:0] R  

QUP_INPUT_FIFO_WORD_CNT ADDRESS 0x0214 R NO_CSR_TEST
QUP_INPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	INPUT_FIFO_WORD_CNT BIT[8:0] R  

QUP_INPUT_FIFOc(c):(0)-(15) ARRAY 0x00000218+0x4*c
QUP_INPUT_FIFO0 ADDRESS 0x0218 R NO_CSR_TEST
QUP_INPUT_FIFO0 RESET_VALUE 0xXXXXXXXX
	INPUT BIT[31:0] R  

SPI_CONFIG ADDRESS 0x0300 RW
SPI_CONFIG RESET_VALUE 0x00000000
	HS_MODE BIT[10] RW  
	INPUT_FIRST BIT[9] RW  
	LOOP_BACK BIT[8] RW   NO_CSR_TEST
	SLAVE_OPERATION BIT[5] R   NO_CSR_TEST

SPI_IO_CONTROL ADDRESS 0x0304 RW
SPI_IO_CONTROL RESET_VALUE 0x00000000
	FORCE_CS BIT[11] RW  
	CLK_IDLE_HIGH BIT[10] RW  
	CLK_ALWAYS_ON BIT[9] RW  
	MX_CS_MODE BIT[8] RW  
	CS_N_POLARITY BIT[7:4] RW  
	CS_SELECT BIT[3:2] RW  
	TRISTATE_CS BIT[1] RW  
	NO_TRI_STATE BIT[0] RW  

SPI_ERROR_FLAGS ADDRESS 0x0308 RW NO_CSR_TEST
SPI_ERROR_FLAGS RESET_VALUE 0x00000000
	TRANSFER_CANCEL_DONE BIT[3] RW  
	TRANSFER_CANCEL_ID_MATCH BIT[2] RW  
	SPI_SLV_CLK_OVER_RUN_ERR BIT[1] RW  
	SPI_SLV_CLK_UNDER_RUN_ERR BIT[0] RW  

SPI_ERROR_FLAGS_EN ADDRESS 0x030C RW NO_CSR_TEST
SPI_ERROR_FLAGS_EN RESET_VALUE 0x0000000C
	TRANSFER_CANCEL_DONE_EN BIT[3] RW  
	TRANSFER_CANCEL_ID_MATCH_EN BIT[2] RW  
	SPI_SLV_CLK_OVER_RUN_ERR_EN BIT[1] RW  
	SPI_SLV_CLK_UNDER_RUN_ERR_EN BIT[0] RW  

SPI_DEASSERT_WAIT ADDRESS 0x0310 RW
SPI_DEASSERT_WAIT RESET_VALUE 0x00000000
	DEASSERT_WAIT BIT[5:0] RW  

SPI_MASTER_LOCAL_ID ADDRESS 0x0314 RW
SPI_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	EXTENDED_ID BIT[15:8] RW  
	LOCAL_ID BIT[7:0] RW  

SPI_MASTER_COMMAND ADDRESS 0x0318 W
SPI_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0] W   NO_CSR_TEST

SPI_MASTER_STATUS ADDRESS 0x031C R
SPI_MASTER_STATUS RESET_VALUE 0x00000000
	CANCEL_FSM_STATE BIT[2:0] R   NO_CSR_TEST

SPI_CHAR_CFG ADDRESS 0x0320 RW
SPI_CHAR_CFG RESET_VALUE 0x00000000
	CHAR_STATUS BIT[8:5] RW  
	DIRECTION BIT[4] RW  
	ENABLE BIT[0] RW  

SPI_CHAR_DATA_SPI_CS ADDRESS 0x0324 RW
SPI_CHAR_DATA_SPI_CS RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8] RW  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

SPI_CHAR_DATA_SPI_MOSI ADDRESS 0x0328 RW
SPI_CHAR_DATA_SPI_MOSI RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8] RW  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

SPI_CHAR_DATA_SPI_MISO ADDRESS 0x032C RW
SPI_CHAR_DATA_SPI_MISO RESET_VALUE 0x00000000
	CHAR_MODE BIT[10:8] RW  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

SPI_SLAVE_IRQ_STATUS ADDRESS 0x0330 R NO_CSR_TEST
SPI_SLAVE_IRQ_STATUS RESET_VALUE 0x00000000
	CS_N_ERXT BIT[6] R  
	RX_OVERFLOW_NO_EOT BIT[5] R  
	RX_OVERFLOW_WAIT_EOT BIT[4] R  
	TX_UNDERFLOW BIT[3] R  
	CS_N_ETXT BIT[2] R  
	CS_N_DEASSERT BIT[1] R  
	CS_N_ASSERT BIT[0] R  

SPI_SLAVE_IRQ_EN ADDRESS 0x0334 R NO_CSR_TEST
SPI_SLAVE_IRQ_EN RESET_VALUE 0x00000000
	CS_N_ERXT_EN BIT[6] R  
	RX_OVERFLOW_NO_EOT_EN BIT[5] R  
	RX_OVERFLOW_WAIT_EOT_EN BIT[4] R  
	TX_UNDERFLOW_EN BIT[3] R  
	CS_N_ETXT_EN BIT[2] R  
	CS_N_DEASSERT_EN BIT[1] R  
	CS_N_ASSERT_EN BIT[0] R  

SPI_SLAVE_CFG ADDRESS 0x0338 R NO_CSR_TEST
SPI_SLAVE_CFG RESET_VALUE 0x00000000
	NOT_INUSE BIT[31:8] R  
	SLAVE_AUTO_PAUSE_EOT BIT[7] R  
	SLAVE_TEST_BUS_CFG BIT[6:5] R  
	SLAVE_DIS_RESET_ST BIT[4] R  
	RX_UNBALANCED_MASK BIT[3] R  
	SPI_S_CGC_EN BIT[2] R  
	PAUSE_ON_ERR_DIS BIT[1] R  
	RX_N_SHIFT BIT[0] R  

SPI_SLAVE_DEBUG ADDRESS 0x033C R NO_CSR_TEST
SPI_SLAVE_DEBUG RESET_VALUE 0x00000000
	NOT_INUSE BIT[31:24] R  
	SPI_S_SM_CS BIT[23:22] R  
	CS_N_STATUS BIT[21] R  
	SPI_IN_CLK_CNT BIT[20:0] R  

I2C_MASTER_CLK_CTL ADDRESS 0x0400 RW
I2C_MASTER_CLK_CTL RESET_VALUE 0x00000000
	SCL_EXT_FORCE_LOW BIT[28] RW  
	SDA_NOISE_REJECTION BIT[27:26] RW  
	SCL_NOISE_REJECTION BIT[25:24] RW  
	HIGH_TIME_DIVIDER_VALUE BIT[23:16] RW  
	HS_DIVIDER_VALUE BIT[10:8] RW   NO_DOC
	FS_DIVIDER_VALUE BIT[7:0] RW  

I2C_MASTER_STATUS ADDRESS 0x0404 RW
I2C_MASTER_STATUS RESET_VALUE 0x0C000000
	CANCEL_FSM_STATE BIT[30:28] R   NO_DOC NO_CSR_TEST
		IDLE_STATE VALUE 0x0
		CANCEL_PENDING_STATE VALUE 0x1
		PAUSE_STATE VALUE 0x2
		PAUSE_WAIT_STATE VALUE 0x3
		SEND_STOP_STATE VALUE 0x4
		FLUSH_STATE VALUE 0x5
		SEND_IRQ_STATE VALUE 0x6
	I2C_SCL BIT[27] R  
	I2C_SDA BIT[26] R  
	INVALID_READ_SEQ BIT[25] RW   NO_CSR_TEST
	INVALID_READ_ADDR BIT[24] RW   NO_CSR_TEST
	INVALID_TAG BIT[23] RW   NO_CSR_TEST
	INPUT_FSM_STATE BIT[22:20] R   NO_DOC NO_CSR_TEST
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_READ_LAST_BYTE_STATE VALUE 0x2
		V1_V2_MI_REC_STATE VALUE 0x3
		V1_V2_DEC_STATE VALUE 0x4
		V1_V2_STORE_STATE VALUE 0x5
		V2_WR_TAG_STATE VALUE 0x6
		V2_WAIT_TAG_STATE VALUE 0x7
	OUTPUT_FSM_STATE BIT[19:16] R   NO_DOC NO_CSR_TEST
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_DECODE_STATE VALUE 0x2
		V1_V2_SEND_STATE VALUE 0x3
		V1_V2_MI_REC_STATE VALUE 0x4
		V1_V2_NOP_STATE VALUE 0x5
		V1_V2_INVALID_STATE VALUE 0x6
		V1_PEEK_STATE VALUE 0x7
		V1_SEND_R_STATE VALUE 0x8
		V2_GET_BYTE_STATE VALUE 0xB
		V2_GET_WRITE_BYTE_STATE VALUE 0xC
		V2_SPECIALITY_STATE VALUE 0xD
		V2_WAIT_FLUSH_STOP_STATE VALUE 0xE
		V2_STOP_STATE VALUE 0xF
	CLK_STATE BIT[15:13] R   NO_DOC NO_CSR_TEST
		RESET_BUSIDLE_STATE VALUE 0x0
		NOT_MASTER_STATE VALUE 0x1
		HIGH_STATE VALUE 0x2
		LOW_STATE VALUE 0x3
		HIGH_WAIT_STATE VALUE 0x4
		FORCED_LOW_STATE VALUE 0x5
		HS_ADDR_LOW_STATE VALUE 0x6
		DOUBLE_BUFFER_WAIT_STATE VALUE 0x7
	DATA_STATE BIT[12:10] R   NO_DOC NO_CSR_TEST
		RESET_WAIT_STATE VALUE 0x0
		TX_ADDR_STATE VALUE 0x1
		TX_DATA_STATE VALUE 0x2
		TX_HS_ADDR_STATE VALUE 0x3
		TX_10_BIT_ADDR_STATE VALUE 0x4
		TX_2ND_BYTE_STATE VALUE 0x5
		RX_DATA_STATE VALUE 0x6
		RX_NACK_HOLD_STATE VALUE 0x7
	BUS_MASTER BIT[9] R  
	BUS_ACTIVE BIT[8] R  
	FAILED BIT[7:6] RW   NO_CSR_TEST
	INVALID_WRITE BIT[5] RW   NO_CSR_TEST
	ARB_LOST BIT[4] RW   NO_CSR_TEST
	PACKET_NACKED BIT[3] RW   NO_CSR_TEST
	BUS_ERROR BIT[2] RW   NO_CSR_TEST
	TRANSFER_CANCEL_DONE BIT[1] RW   NO_CSR_TEST
	TRANSFER_CANCEL_ID_MATCH BIT[0] RW   NO_CSR_TEST

I2C_MASTER_CONFIG ADDRESS 0x0408 RW
I2C_MASTER_CONFIG RESET_VALUE 0x00000000
	BUSY_INDICATION_SELECT BIT[3] RW  
	SDA_DELAYED_DETECTION BIT[2] RW  
	LOW_PERIOD_NOISE_REJECT_EN BIT[1] RW  
	EN_VERSION_TWO_TAG BIT[0] RW  

I2C_MASTER_BUS_CLEAR ADDRESS 0x040C RW
I2C_MASTER_BUS_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0] RW   NO_CSR_TEST

I2C_MASTER_LOCAL_ID ADDRESS 0x0410 R
I2C_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	LOCAL_ID BIT[7:0] R  

I2C_MASTER_COMMAND ADDRESS 0x0414 RW
I2C_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0] RW   NO_CSR_TEST

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BLSP1_BLSP.QUP3 (level 2)
----------------------------------------------------------------------------------------
qup3 MODULE OFFSET=BLSP1_BLSP+0x00038000 MAX=BLSP1_BLSP+0x000385FF APRE=BLSP1_BLSP_QUP3_ APOST= SPRE=BLSP1_BLSP_QUP3_ SPOST=

QUP_CONFIG ADDRESS 0x0000 RW
QUP_CONFIG RESET_VALUE 0x00000000
	DIS_INBUF_FLAG_FIX BIT[17] RW  
	EN_EXT_OUT_FLAG BIT[16] RW  
	CORE_EXTRA_CLK_ON_EN BIT[15] RW  
	FIFO_CLK_GATE_EN BIT[14] RW  
	CORE_CLK_ON_EN BIT[13] RW  
	APP_CLK_ON_EN BIT[12] RW  
	MINI_CORE BIT[11:8] RW  
	NO_INPUT BIT[7] RW  
	NO_OUTPUT BIT[6] RW  
	QUP_HREADY_CTRL BIT[5] RW  
	N BIT[4:0] RW  

QUP_STATE ADDRESS 0x0004 RW NO_CSR_TEST
QUP_STATE RESET_VALUE 0x0000001C
	SPI_S_GEN BIT[8] R  
	I2C_FLUSH BIT[6] RW  
	WAIT_FOR_EOT BIT[5] RW  
	I2C_MAST_GEN BIT[4] R  
	SPI_GEN BIT[3] R  
	STATE_VALID BIT[2] R  
	STATE BIT[1:0] RW  

QUP_IO_MODES ADDRESS 0x0008 RW
QUP_IO_MODES RESET_VALUE 0x000000A5
	OUTPUT_BIT_SHIFT_EN BIT[16] RW  
	PACK_EN BIT[15] RW  
	UNPACK_EN BIT[14] RW  
	INPUT_MODE BIT[13:12] RW  
	OUTPUT_MODE BIT[11:10] RW  
	INPUT_FIFO_SIZE BIT[9:7] R  
	INPUT_BLOCK_SIZE BIT[6:5] R  
	OUTPUT_FIFO_SIZE BIT[4:2] R  
	OUTPUT_BLOCK_SIZE BIT[1:0] R  

QUP_SW_RESET ADDRESS 0x000C W NO_CSR_TEST
QUP_SW_RESET RESET_VALUE 0x00000000
	QUP_SW_RESET BIT[1:0] W  

QUP_TRANSFER_CANCEL ADDRESS 0x0014 RW NO_CSR_TEST
QUP_TRANSFER_CANCEL RESET_VALUE 0x00000000
	TRANSFER_CANCEL_ID BIT[15:8] RW  
	TRANSFER_CANCEL BIT[7] W  

QUP_OPERATIONAL ADDRESS 0x0018 RW NO_CSR_TEST
QUP_OPERATIONAL RESET_VALUE 0x000000C0
	NWD BIT[15] RW  
	DONE_TOGGLE BIT[14] RW  
	IN_BLOCK_READ_REQ BIT[13] RW  
	OUT_BLOCK_WRITE_REQ BIT[12] RW  
	MAX_INPUT_DONE_FLAG BIT[11] RW  
	MAX_OUTPUT_DONE_FLAG BIT[10] RW  
	INPUT_SERVICE_FLAG BIT[9] RW  
	OUTPUT_SERVICE_FLAG BIT[8] RW  
	INPUT_FIFO_FULL BIT[7] RW  
	OUTPUT_FIFO_FULL BIT[6] RW  
	INPUT_FIFO_NOT_EMPTY BIT[5] RW  
	OUTPUT_FIFO_NOT_EMPTY BIT[4] RW  

QUP_ERROR_FLAGS ADDRESS 0x001C RW NO_CSR_TEST
QUP_ERROR_FLAGS RESET_VALUE 0x00000000
	OUTPUT_OVER_RUN_ERR BIT[5] RW  
	INPUT_UNDER_RUN_ERR BIT[4] RW  
	OUTPUT_UNDER_RUN_ERR BIT[3] RW  
	INPUT_OVER_RUN_ERR BIT[2] RW  

QUP_ERROR_FLAGS_EN ADDRESS 0x0020 RW
QUP_ERROR_FLAGS_EN RESET_VALUE 0x0000003C
	OUTPUT_OVER_RUN_ERR_EN BIT[5] RW  
	INPUT_UNDER_RUN_ERR_EN BIT[4] RW  
	OUTPUT_UNDER_RUN_ERR_EN BIT[3] RW  
	INPUT_OVER_RUN_ERR_EN BIT[2] RW  

QUP_TEST_CTRL ADDRESS 0x0024 RW
QUP_TEST_CTRL RESET_VALUE 0x00000000
	QUP_TEST_BUS_EN BIT[0] RW  

QUP_OPERATIONAL_MASK ADDRESS 0x0028 RW
QUP_OPERATIONAL_MASK RESET_VALUE 0x00000000
	INPUT_SERVICE_MASK BIT[9] RW  
	OUTPUT_SERVICE_MASK BIT[8] RW  

QUP_HW_VERSION ADDRESS 0x0030 R
QUP_HW_VERSION RESET_VALUE 0x20070000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

QUP_MX_OUTPUT_COUNT ADDRESS 0x0100 RW
QUP_MX_OUTPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_OUTPUT_COUNT BIT[15:0] RW  

QUP_MX_OUTPUT_CNT_CURRENT ADDRESS 0x0104 R NO_CSR_TEST
QUP_MX_OUTPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_OUTPUT_CNT_CURRENT BIT[15:0] R  

QUP_OUTPUT_DEBUG ADDRESS 0x0108 R NO_CSR_TEST
QUP_OUTPUT_DEBUG RESET_VALUE 0xXXXXXXXX
	OUTPUT_DEBUG_DATA BIT[31:0] R  

QUP_OUTPUT_FIFO_WORD_CNT ADDRESS 0x010C R
QUP_OUTPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	OUTPUT_FIFO_WORD_CNT BIT[8:0] R  

QUP_OUTPUT_FIFOc(c):(0)-(15) ARRAY 0x00000110+0x4*c
QUP_OUTPUT_FIFO0 ADDRESS 0x0110 W
QUP_OUTPUT_FIFO0 RESET_VALUE 0x00000000
	OUTPUT BIT[31:0] W  

QUP_MX_WRITE_COUNT ADDRESS 0x0150 RW
QUP_MX_WRITE_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_WRITE_COUNT BIT[15:0] RW  

QUP_MX_WRITE_CNT_CURRENT ADDRESS 0x0154 R NO_CSR_TEST
QUP_MX_WRITE_CNT_CURRENT RESET_VALUE 0x00000000
	MX_WRITE_CNT_CURRENT BIT[15:0] R  

QUP_MX_INPUT_COUNT ADDRESS 0x0200 RW
QUP_MX_INPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_INPUT_COUNT BIT[15:0] RW  

QUP_MX_INPUT_CNT_CURRENT ADDRESS 0x0204 R NO_CSR_TEST
QUP_MX_INPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_INPUT_CNT_CURRENT BIT[15:0] R  

QUP_MX_READ_COUNT ADDRESS 0x0208 RW NO_CSR_TEST
QUP_MX_READ_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31] W  
	MX_READ_COUNT BIT[15:0] RW  

QUP_MX_READ_CNT_CURRENT ADDRESS 0x020C R NO_CSR_TEST
QUP_MX_READ_CNT_CURRENT RESET_VALUE 0x00000000
	MX_READ_CNT_CURRENT BIT[15:0] R  

QUP_INPUT_DEBUG ADDRESS 0x0210 R
QUP_INPUT_DEBUG RESET_VALUE 0x00000000
	INPUT_DEBUG_DATA BIT[31:0] R  

QUP_INPUT_FIFO_WORD_CNT ADDRESS 0x0214 R NO_CSR_TEST
QUP_INPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	INPUT_FIFO_WORD_CNT BIT[8:0] R  

QUP_INPUT_FIFOc(c):(0)-(15) ARRAY 0x00000218+0x4*c
QUP_INPUT_FIFO0 ADDRESS 0x0218 R NO_CSR_TEST
QUP_INPUT_FIFO0 RESET_VALUE 0xXXXXXXXX
	INPUT BIT[31:0] R  

SPI_CONFIG ADDRESS 0x0300 RW
SPI_CONFIG RESET_VALUE 0x00000000
	HS_MODE BIT[10] RW  
	INPUT_FIRST BIT[9] RW  
	LOOP_BACK BIT[8] RW   NO_CSR_TEST
	SLAVE_OPERATION BIT[5] R   NO_CSR_TEST

SPI_IO_CONTROL ADDRESS 0x0304 RW
SPI_IO_CONTROL RESET_VALUE 0x00000000
	FORCE_CS BIT[11] RW  
	CLK_IDLE_HIGH BIT[10] RW  
	CLK_ALWAYS_ON BIT[9] RW  
	MX_CS_MODE BIT[8] RW  
	CS_N_POLARITY BIT[7:4] RW  
	CS_SELECT BIT[3:2] RW  
	TRISTATE_CS BIT[1] RW  
	NO_TRI_STATE BIT[0] RW  

SPI_ERROR_FLAGS ADDRESS 0x0308 RW NO_CSR_TEST
SPI_ERROR_FLAGS RESET_VALUE 0x00000000
	TRANSFER_CANCEL_DONE BIT[3] RW  
	TRANSFER_CANCEL_ID_MATCH BIT[2] RW  
	SPI_SLV_CLK_OVER_RUN_ERR BIT[1] RW  
	SPI_SLV_CLK_UNDER_RUN_ERR BIT[0] RW  

SPI_ERROR_FLAGS_EN ADDRESS 0x030C RW NO_CSR_TEST
SPI_ERROR_FLAGS_EN RESET_VALUE 0x0000000C
	TRANSFER_CANCEL_DONE_EN BIT[3] RW  
	TRANSFER_CANCEL_ID_MATCH_EN BIT[2] RW  
	SPI_SLV_CLK_OVER_RUN_ERR_EN BIT[1] RW  
	SPI_SLV_CLK_UNDER_RUN_ERR_EN BIT[0] RW  

SPI_DEASSERT_WAIT ADDRESS 0x0310 RW
SPI_DEASSERT_WAIT RESET_VALUE 0x00000000
	DEASSERT_WAIT BIT[5:0] RW  

SPI_MASTER_LOCAL_ID ADDRESS 0x0314 RW
SPI_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	EXTENDED_ID BIT[15:8] RW  
	LOCAL_ID BIT[7:0] RW  

SPI_MASTER_COMMAND ADDRESS 0x0318 W
SPI_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0] W   NO_CSR_TEST

SPI_MASTER_STATUS ADDRESS 0x031C R
SPI_MASTER_STATUS RESET_VALUE 0x00000000
	CANCEL_FSM_STATE BIT[2:0] R   NO_CSR_TEST

SPI_CHAR_CFG ADDRESS 0x0320 RW
SPI_CHAR_CFG RESET_VALUE 0x00000000
	CHAR_STATUS BIT[8:5] RW  
	DIRECTION BIT[4] RW  
	ENABLE BIT[0] RW  

SPI_CHAR_DATA_SPI_CS ADDRESS 0x0324 RW
SPI_CHAR_DATA_SPI_CS RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8] RW  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

SPI_CHAR_DATA_SPI_MOSI ADDRESS 0x0328 RW
SPI_CHAR_DATA_SPI_MOSI RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8] RW  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

SPI_CHAR_DATA_SPI_MISO ADDRESS 0x032C RW
SPI_CHAR_DATA_SPI_MISO RESET_VALUE 0x00000000
	CHAR_MODE BIT[10:8] RW  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

SPI_SLAVE_IRQ_STATUS ADDRESS 0x0330 R NO_CSR_TEST
SPI_SLAVE_IRQ_STATUS RESET_VALUE 0x00000000
	CS_N_ERXT BIT[6] R  
	RX_OVERFLOW_NO_EOT BIT[5] R  
	RX_OVERFLOW_WAIT_EOT BIT[4] R  
	TX_UNDERFLOW BIT[3] R  
	CS_N_ETXT BIT[2] R  
	CS_N_DEASSERT BIT[1] R  
	CS_N_ASSERT BIT[0] R  

SPI_SLAVE_IRQ_EN ADDRESS 0x0334 R NO_CSR_TEST
SPI_SLAVE_IRQ_EN RESET_VALUE 0x00000000
	CS_N_ERXT_EN BIT[6] R  
	RX_OVERFLOW_NO_EOT_EN BIT[5] R  
	RX_OVERFLOW_WAIT_EOT_EN BIT[4] R  
	TX_UNDERFLOW_EN BIT[3] R  
	CS_N_ETXT_EN BIT[2] R  
	CS_N_DEASSERT_EN BIT[1] R  
	CS_N_ASSERT_EN BIT[0] R  

SPI_SLAVE_CFG ADDRESS 0x0338 R NO_CSR_TEST
SPI_SLAVE_CFG RESET_VALUE 0x00000000
	NOT_INUSE BIT[31:8] R  
	SLAVE_AUTO_PAUSE_EOT BIT[7] R  
	SLAVE_TEST_BUS_CFG BIT[6:5] R  
	SLAVE_DIS_RESET_ST BIT[4] R  
	RX_UNBALANCED_MASK BIT[3] R  
	SPI_S_CGC_EN BIT[2] R  
	PAUSE_ON_ERR_DIS BIT[1] R  
	RX_N_SHIFT BIT[0] R  

SPI_SLAVE_DEBUG ADDRESS 0x033C R NO_CSR_TEST
SPI_SLAVE_DEBUG RESET_VALUE 0x00000000
	NOT_INUSE BIT[31:24] R  
	SPI_S_SM_CS BIT[23:22] R  
	CS_N_STATUS BIT[21] R  
	SPI_IN_CLK_CNT BIT[20:0] R  

I2C_MASTER_CLK_CTL ADDRESS 0x0400 RW
I2C_MASTER_CLK_CTL RESET_VALUE 0x00000000
	SCL_EXT_FORCE_LOW BIT[28] RW  
	SDA_NOISE_REJECTION BIT[27:26] RW  
	SCL_NOISE_REJECTION BIT[25:24] RW  
	HIGH_TIME_DIVIDER_VALUE BIT[23:16] RW  
	HS_DIVIDER_VALUE BIT[10:8] RW   NO_DOC
	FS_DIVIDER_VALUE BIT[7:0] RW  

I2C_MASTER_STATUS ADDRESS 0x0404 RW
I2C_MASTER_STATUS RESET_VALUE 0x0C000000
	CANCEL_FSM_STATE BIT[30:28] R   NO_DOC NO_CSR_TEST
		IDLE_STATE VALUE 0x0
		CANCEL_PENDING_STATE VALUE 0x1
		PAUSE_STATE VALUE 0x2
		PAUSE_WAIT_STATE VALUE 0x3
		SEND_STOP_STATE VALUE 0x4
		FLUSH_STATE VALUE 0x5
		SEND_IRQ_STATE VALUE 0x6
	I2C_SCL BIT[27] R  
	I2C_SDA BIT[26] R  
	INVALID_READ_SEQ BIT[25] RW   NO_CSR_TEST
	INVALID_READ_ADDR BIT[24] RW   NO_CSR_TEST
	INVALID_TAG BIT[23] RW   NO_CSR_TEST
	INPUT_FSM_STATE BIT[22:20] R   NO_DOC NO_CSR_TEST
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_READ_LAST_BYTE_STATE VALUE 0x2
		V1_V2_MI_REC_STATE VALUE 0x3
		V1_V2_DEC_STATE VALUE 0x4
		V1_V2_STORE_STATE VALUE 0x5
		V2_WR_TAG_STATE VALUE 0x6
		V2_WAIT_TAG_STATE VALUE 0x7
	OUTPUT_FSM_STATE BIT[19:16] R   NO_DOC NO_CSR_TEST
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_DECODE_STATE VALUE 0x2
		V1_V2_SEND_STATE VALUE 0x3
		V1_V2_MI_REC_STATE VALUE 0x4
		V1_V2_NOP_STATE VALUE 0x5
		V1_V2_INVALID_STATE VALUE 0x6
		V1_PEEK_STATE VALUE 0x7
		V1_SEND_R_STATE VALUE 0x8
		V2_GET_BYTE_STATE VALUE 0xB
		V2_GET_WRITE_BYTE_STATE VALUE 0xC
		V2_SPECIALITY_STATE VALUE 0xD
		V2_WAIT_FLUSH_STOP_STATE VALUE 0xE
		V2_STOP_STATE VALUE 0xF
	CLK_STATE BIT[15:13] R   NO_DOC NO_CSR_TEST
		RESET_BUSIDLE_STATE VALUE 0x0
		NOT_MASTER_STATE VALUE 0x1
		HIGH_STATE VALUE 0x2
		LOW_STATE VALUE 0x3
		HIGH_WAIT_STATE VALUE 0x4
		FORCED_LOW_STATE VALUE 0x5
		HS_ADDR_LOW_STATE VALUE 0x6
		DOUBLE_BUFFER_WAIT_STATE VALUE 0x7
	DATA_STATE BIT[12:10] R   NO_DOC NO_CSR_TEST
		RESET_WAIT_STATE VALUE 0x0
		TX_ADDR_STATE VALUE 0x1
		TX_DATA_STATE VALUE 0x2
		TX_HS_ADDR_STATE VALUE 0x3
		TX_10_BIT_ADDR_STATE VALUE 0x4
		TX_2ND_BYTE_STATE VALUE 0x5
		RX_DATA_STATE VALUE 0x6
		RX_NACK_HOLD_STATE VALUE 0x7
	BUS_MASTER BIT[9] R  
	BUS_ACTIVE BIT[8] R  
	FAILED BIT[7:6] RW   NO_CSR_TEST
	INVALID_WRITE BIT[5] RW   NO_CSR_TEST
	ARB_LOST BIT[4] RW   NO_CSR_TEST
	PACKET_NACKED BIT[3] RW   NO_CSR_TEST
	BUS_ERROR BIT[2] RW   NO_CSR_TEST
	TRANSFER_CANCEL_DONE BIT[1] RW   NO_CSR_TEST
	TRANSFER_CANCEL_ID_MATCH BIT[0] RW   NO_CSR_TEST

I2C_MASTER_CONFIG ADDRESS 0x0408 RW
I2C_MASTER_CONFIG RESET_VALUE 0x00000000
	BUSY_INDICATION_SELECT BIT[3] RW  
	SDA_DELAYED_DETECTION BIT[2] RW  
	LOW_PERIOD_NOISE_REJECT_EN BIT[1] RW  
	EN_VERSION_TWO_TAG BIT[0] RW  

I2C_MASTER_BUS_CLEAR ADDRESS 0x040C RW
I2C_MASTER_BUS_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0] RW   NO_CSR_TEST

I2C_MASTER_LOCAL_ID ADDRESS 0x0410 R
I2C_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	LOCAL_ID BIT[7:0] R  

I2C_MASTER_COMMAND ADDRESS 0x0414 RW
I2C_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0] RW   NO_CSR_TEST

----------------------------------------------------------------------------------------
-- BASE TWIZY.USB20S (level 1)
----------------------------------------------------------------------------------------
USB20S BASE 0x01A00000 SIZE=0x00200000 usb20saddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.USB20S.DWC_USB3 (level 2)
----------------------------------------------------------------------------------------
dwc_usb3 MODULE OFFSET=USB20S+0x00000000 MAX=USB20S+0x0000CCFF APRE= APOST= SPRE= SPOST=

GUSB2PHYCFG_REGS_p_GUSB2PHYCFG(p):(0)-(0) ARRAY 0x0000C200+0x4*p
GUSB2PHYCFG_REGS_0_GUSB2PHYCFG ADDRESS 0xC200 RW NO_CSR_TEST
GUSB2PHYCFG_REGS_0_GUSB2PHYCFG RESET_VALUE 0x00002500
	PHYSOFTRST BIT[31] RW  
	U2_FREECLK_EXISTS BIT[30] RW  
	ULPI_LPM_WITH_OPMODE_CHK BIT[29] RW  
	HSIC_CON_WIDTH_ADJ BIT[28:27] R  
	INV_SEL_HSIC BIT[26] R  
	LSTRD BIT[24:22] RW  
	LSIPD BIT[21:19] RW  
	ULPIEXTVBUSINDIACTOR BIT[18] RW  
	ULPIEXTVBUSDRV BIT[17] RW  
	ULPIAUTORES BIT[15] RW  
	USBTRDTIM BIT[13:10] RW  
	XCVRDLY BIT[9] RW  
	ENBLSLPM BIT[8] RW  
	PHYSEL BIT[7] W  
	SUSPENDUSB20 BIT[6] RW  
	FSINTF BIT[5] R  
	ULPI_UTMI_SEL BIT[4] R  
	PHYIF BIT[3] RW  
	TOUTCAL BIT[2:0] RW  

GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI(p):(0)-(0) ARRAY 0x0000C280+0x4*p
GUSB2PHYACC_REGS_0_GUSB2PHYACC_ULPI ADDRESS 0xC280 R NO_CSR_TEST
GUSB2PHYACC_REGS_0_GUSB2PHYACC_ULPI RESET_VALUE 0x00000000
	DISUIPIDRVR BIT[26] R  
	NEWREGREQ BIT[25] R  
	VSTSDONE BIT[24] R  
	VSTSBSY BIT[23] R  
	REGWR BIT[22] R  
	REGADDR BIT[21:16] R  
	EXTREGADDR BIT[15:8] R  
	REGDATA BIT[7:0] R  

GUSB3PIPECTL_REGS_p_GUSB3PIPECTL(p):(0)-(0) ARRAY 0x0000C2C0+0x4*p
GUSB3PIPECTL_REGS_0_GUSB3PIPECTL ADDRESS 0xC2C0 RW NO_CSR_TEST
GUSB3PIPECTL_REGS_0_GUSB3PIPECTL RESET_VALUE 0x010C0002
	PHYSOFTRST BIT[31] RW  
	HSTPRTCMPL BIT[30] RW  
	U2P3OK BIT[29] RW  
	DISRXDETP3 BIT[28] RW  
	UX_EXIT_IN_PX BIT[27] RW  
	PING_ENHANCEMENT_EN BIT[26] RW  
	U1U2EXITFAIL_TO_RECOV BIT[25] RW  
	REQUEST_P1P2P3 BIT[24] RW  
	STARTRXDETU3RXDET BIT[23] W  
	DISRXDETU3RXDET BIT[22] RW  
	DELAYP1P2P3 BIT[21:19] RW  
	DELAYP1TRANS BIT[18] RW  
	SUSPENDENABLE BIT[17] RW  
	DATWIDTH BIT[16:15] R  
	ABORTRXDETINU2 BIT[14] RW  
	SKIPRXDET BIT[13] RW  
	LFPSP0ALGN BIT[12] RW  
	P3P2TRANOK BIT[11] RW  
	P3EXSIGP2 BIT[10] RW  
	LFPSFILTER BIT[9] RW  
	RX_DETECT_TO_POLLING_LFPS_CONTROL BIT[8] RW  
	SSICEN BIT[7] RW  
	TX_SWING BIT[6] RW  
	TX_MARGIN BIT[5:3] RW  
	SS_TX_DE_EMPHASIS BIT[2:1] RW  
	ELASTIC_BUFFER_MODE BIT[0] RW  

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0(p):(0)-(0) ARRAY 0x0000C300+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ0 ADDRESS 0xC300 RW NO_CSR_TEST
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ0 RESET_VALUE 0x033B000A
	TXFSTADDR_N BIT[31:16] RW  
	TXFDEP_N BIT[15:0] RW  

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1(p):(0)-(0) ARRAY 0x0000C304+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ1 ADDRESS 0xC304 RW NO_CSR_TEST
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ1 RESET_VALUE 0x03450082
	TXFSTADDR_N BIT[31:16] RW  
	TXFDEP_N BIT[15:0] RW  

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2(p):(0)-(0) ARRAY 0x0000C308+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ2 ADDRESS 0xC308 RW NO_CSR_TEST
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ2 RESET_VALUE 0x03C70082
	TXFSTADDR_N BIT[31:16] RW  
	TXFDEP_N BIT[15:0] RW  

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3(p):(0)-(0) ARRAY 0x0000C30C+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ3 ADDRESS 0xC30C RW NO_CSR_TEST
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ3 RESET_VALUE 0x04490082
	TXFSTADDR_N BIT[31:16] RW  
	TXFDEP_N BIT[15:0] RW  

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4(p):(0)-(0) ARRAY 0x0000C310+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ4 ADDRESS 0xC310 RW NO_CSR_TEST
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ4 RESET_VALUE 0x04CB0082
	TXFSTADDR_N BIT[31:16] RW  
	TXFDEP_N BIT[15:0] RW  

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5(p):(0)-(0) ARRAY 0x0000C314+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ5 ADDRESS 0xC314 RW NO_CSR_TEST
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ5 RESET_VALUE 0x054D0082
	TXFSTADDR_N BIT[31:16] RW  
	TXFDEP_N BIT[15:0] RW  

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6(p):(0)-(0) ARRAY 0x0000C318+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ6 ADDRESS 0xC318 RW NO_CSR_TEST
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ6 RESET_VALUE 0x05CF0082
	TXFSTADDR_N BIT[31:16] RW  
	TXFDEP_N BIT[15:0] RW  

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7(p):(0)-(0) ARRAY 0x0000C31C+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ7 ADDRESS 0xC31C RW NO_CSR_TEST
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ7 RESET_VALUE 0x06510082
	TXFSTADDR_N BIT[31:16] RW  
	TXFDEP_N BIT[15:0] RW  

GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0(p):(0)-(0) ARRAY 0x0000C380+0x40*p
GRXFIFOSIZ_REGS_0_GRXFIFOSIZ0 ADDRESS 0xC380 RW NO_CSR_TEST
GRXFIFOSIZ_REGS_0_GRXFIFOSIZ0 RESET_VALUE 0x01B60185
	RXFSTADDR_N BIT[31:16] RW  
	RXFDEP_N BIT[15:0] RW  

GEVNTADRLO_REGS_p_GEVNTADRLO(p):(0)-(0) ARRAY 0x0000C400+0x10*p
GEVNTADRLO_REGS_0_GEVNTADRLO ADDRESS 0xC400 RW NO_CSR_TEST
GEVNTADRLO_REGS_0_GEVNTADRLO RESET_VALUE 0x00000000
	EVNTADRLO BIT[31:0] RW  

GEVNTADRLO_REGS_p_GEVNTADRHI(p):(0)-(0) ARRAY 0x0000C404+0x10*p
GEVNTADRLO_REGS_0_GEVNTADRHI ADDRESS 0xC404 RW NO_CSR_TEST
GEVNTADRLO_REGS_0_GEVNTADRHI RESET_VALUE 0x00000000
	EVNTADRHI BIT[31:0] RW  

GEVNTADRLO_REGS_p_GEVNTSIZ(p):(0)-(0) ARRAY 0x0000C408+0x10*p
GEVNTADRLO_REGS_0_GEVNTSIZ ADDRESS 0xC408 RW NO_CSR_TEST
GEVNTADRLO_REGS_0_GEVNTSIZ RESET_VALUE 0x00000000
	EVNTINTRPTMASK BIT[31] RW  
	EVENTSIZ BIT[15:0] RW  

GEVNTADRLO_REGS_p_GEVNTCOUNT(p):(0)-(0) ARRAY 0x0000C40C+0x10*p
GEVNTADRLO_REGS_0_GEVNTCOUNT ADDRESS 0xC40C RW NO_CSR_TEST
GEVNTADRLO_REGS_0_GEVNTCOUNT RESET_VALUE 0x00000000
	EVNT_HANDLER_BUSY BIT[31] RW  
	EVNTCOUNT BIT[15:0] RW  

GSBUSCFG0 ADDRESS 0xC100 RW
GSBUSCFG0 RESET_VALUE 0x2222000E
	DATRDREQINFO BIT[31:28] RW  
	DESRDREQINFO BIT[27:24] RW  
	DATWRREQINFO BIT[23:20] RW  
	DESWRREQINFO BIT[19:16] RW  
	DATBIGEND BIT[11] RW  
	DESBIGEND BIT[10] RW  
	INCR256BRSTENA BIT[7] RW  
	INCR128BRSTENA BIT[6] RW  
	INCR64BRSTENA BIT[5] RW  
	INCR32BRSTENA BIT[4] RW  
	INCR16BRSTENA BIT[3] RW  
	INCR8BRSTENA BIT[2] RW  
	INCR4BRSTENA BIT[1] RW  
	INCRBRSTENA BIT[0] RW  

GSBUSCFG1 ADDRESS 0xC104 RW
GSBUSCFG1 RESET_VALUE 0x00001700
	EN1KPAGE BIT[12] RW  
	PIPETRANSLIMIT BIT[11:8] RW  

GTXTHRCFG ADDRESS 0xC108 RW
GTXTHRCFG RESET_VALUE 0x00000000
	USBTXPKTCNTSEL BIT[29] RW  
	USBTXPKTCNT BIT[27:24] RW  
	USBMAXTXBURSTSIZE BIT[23:16] RW  

GRXTHRCFG ADDRESS 0xC10C RW NO_CSR_TEST
GRXTHRCFG RESET_VALUE 0x00000000
	USBRXPKTCNTSEL BIT[29] RW  
	USBRXPKTCNT BIT[27:24] RW  
	USBMAXRXBURSTSIZE BIT[23:19] RW  
	RESVISOCOUTSPC BIT[12:0] RW  

GCTL ADDRESS 0xC110 RW NO_CSR_TEST
GCTL RESET_VALUE 0x00102000
	PWRDNSCALE BIT[31:19] RW  
	MASTERFILTBYPASS BIT[18] RW  
	BYPSSETADDR BIT[17] RW  
	U2RSTECN BIT[16] RW  
	FRMSCLDWN BIT[15:14] RW  
	PRTCAPDIR BIT[13:12] RW  
	CORESOFTRESET BIT[11] RW  
	SOFITPSYNC BIT[10] RW  
	U1U2TIMERSCALE BIT[9] RW  
	DEBUGATTACH BIT[8] RW  
	RAMCLKSEL BIT[7:6] RW  
	SCALEDOWN BIT[5:4] RW  
	DISSCRAMBLE BIT[3] RW  
	U2EXIT_LFPS BIT[2] RW  
	GBLHIBERNATIONEN BIT[1] R  
	DSBLCLKGTNG BIT[0] RW  

GPMSTS ADDRESS 0xC114 RW NO_CSR_TEST
GPMSTS RESET_VALUE 0x00000000
	PORTSEL BIT[31:28] W  
	U3WAKEUP BIT[16:12] R  
	U2WAKEUP BIT[9:0] R  

GSTS ADDRESS 0xC118 RC NO_CSR_TEST
GSTS RESET_VALUE 0x00000000
	CBELT BIT[31:20] R  
	SSIC_IP BIT[11] R  
	OTG_IP BIT[10] R  
	BC_IP BIT[9] R  
	ADP_IP BIT[8] R  
	HOST_IP BIT[7] R  
	DEVICE_IP BIT[6] R  
	CSRTIMEOUT BIT[5] RW W1TC 
	BUSERRADDRVLD BIT[4] RW W1TC 
	CURMOD BIT[1:0] R  

GUCTL1 ADDRESS 0xC11C RW NO_CSR_TEST
GUCTL1 RESET_VALUE 0x000C0002
	DEV_DECOUPLE_L1L2_EVT BIT[31] RW  
	DS_RXDET_MAX_TOUT_CTRL BIT[30] RW  
	FILTER_SE0_FSLS_EOP BIT[29] RW  
	TX_IPGAP_LINECHECK_DIS BIT[28] RW  
	DEV_TRB_OUT_SPR_IND BIT[27] RW  
	DEV_FORCE_20_CLK_FOR_30_CLK BIT[26] RW  
	P3_IN_U2 BIT[25] RW  
	DEV_L1_EXIT_BY_HW BIT[24] RW  
	IP_GAP_ADD_ON BIT[23:21] RW  
	DEV_LSP_TAIL_LOCK_DIS BIT[20] RW  
	NAK_PER_ENH_FS BIT[19] RW  
	NAK_PER_ENH_HS BIT[18] RW  
	PARKMODE_DISABLE_SS BIT[17] RW  
	PARKMODE_DISABLE_HS BIT[16] RW  
	PARKMODE_DISABLE_FSLS BIT[15] RW  
	RESUME_OPMODE_HS_HOST BIT[10] RW  
	DEV_HS_NYET_BULK_SPR BIT[9] RW  
	L1_SUSP_THRLD_EN_FOR_HOST BIT[8] RW  
	L1_SUSP_THRLD_FOR_HOST BIT[7:4] RW  
	HC_ERRATA_ENABLE BIT[3] RW  
	HC_PARCHK_DISABLE BIT[2] RW  
	OVRLD_L1_SUSP_COM BIT[1] RW  
	LOA_FILTER_EN BIT[0] RW  

GSNPSID ADDRESS 0xC120 R
GSNPSID RESET_VALUE 0x5533320A
	SYNOPSYSID BIT[31:0] R  

GGPIO ADDRESS 0xC124 RW NO_CSR_TEST
GGPIO RESET_VALUE 0x00000000
	GPO BIT[31:16] RW  
	GPI BIT[15:0] R  

GUID ADDRESS 0xC128 RW
GUID RESET_VALUE 0x300024D2
	USERID BIT[31:0] RW  

GUCTL ADDRESS 0xC12C RW NO_CSR_TEST
GUCTL RESET_VALUE 0x0D004010
	REFCLKPER BIT[31:22] RW  
	NOEXTRDL BIT[21] RW  
	SPRSCTRLTRANSEN BIT[17] RW  
	RESBWHSEPS BIT[16] RW  
	USBHSTINAUTORETRYEN BIT[14] RW  
	ENOVERLAPCHK BIT[13] RW  
	EXTCAPSUPPTEN BIT[12] RW  
	INSRTEXTRFSBODI BIT[11] RW  
	DTCT BIT[10:9] RW  
	DTFT BIT[8:0] RW  

GBUSERRADDRLO ADDRESS 0xC130 R NO_CSR_TEST
GBUSERRADDRLO RESET_VALUE 0x00000000
	BUSERRADDR BIT[31:0] R  

GBUSERRADDRHI ADDRESS 0xC134 R NO_CSR_TEST
GBUSERRADDRHI RESET_VALUE 0x00000000
	BUSERRADDR BIT[31:0] R  

GPRTBIMAPLO ADDRESS 0xC138 RW NO_CSR_TEST
GPRTBIMAPLO RESET_VALUE 0x00000000
	BINUM8 BIT[31:28] R  
	BINUM7 BIT[27:24] R  
	BINUM6 BIT[23:20] R  
	BINUM5 BIT[19:16] R  
	BINUM4 BIT[15:12] R  
	BINUM3 BIT[11:8] R  
	BINUM2 BIT[7:4] R  
	BINUM1 BIT[3:0] RW  

GPRTBIMAPHI ADDRESS 0xC13C R NO_CSR_TEST
GPRTBIMAPHI RESET_VALUE 0x00000000
	BINUM15 BIT[27:24] R  
	BINUM14 BIT[23:20] R  
	BINUM13 BIT[19:16] R  
	BINUM12 BIT[15:12] R  
	BINUM11 BIT[11:8] R  
	BINUM10 BIT[7:4] R  
	BINUM9 BIT[3:0] R  

GHWPARAMS0 ADDRESS 0xC140 R NO_CSR_TEST
GHWPARAMS0 RESET_VALUE 0x40204008
	GHWPARAMS0_31_24 BIT[31:24] R  
	GHWPARAMS0_23_16 BIT[23:16] R  
	GHWPARAMS0_15_8 BIT[15:8] R  
	GHWPARAMS0_7_6 BIT[7:6] R  
	GHWPARAMS0_5_3 BIT[5:3] R  
	GHWPARAMS0_2_0 BIT[2:0] R  

GHWPARAMS1 ADDRESS 0xC144 R
GHWPARAMS1 RESET_VALUE 0x0120C93B
	GHWPARAMS1_31 BIT[31] R  
	GHWPARAMS1_30 BIT[30] R  
	GHWPARAMS1_29 BIT[29] R  
	GHWPARAMS1_28 BIT[28] R  
	GHWPARAMS1_27 BIT[27] R  
	GHWPARAMS1_26 BIT[26] R  
	GHWPARAMS1_25_24 BIT[25:24] R  
	GHWPARAMS1_23 BIT[23] R  
	GHWPARAMS1_22_21 BIT[22:21] R  
	GHWPARAMS1_20_15 BIT[20:15] R  
	GHWPARAMS1_14_12 BIT[14:12] R  
	GHWPARAMS1_11_9 BIT[11:9] R  
	GHWPARAMS1_8_6 BIT[8:6] R  
	GHWPARAMS1_5_3 BIT[5:3] R  
	GHWPARAMS1_2_0 BIT[2:0] R  

GHWPARAMS2 ADDRESS 0xC148 R
GHWPARAMS2 RESET_VALUE 0x300024D2
	GHWPARAMS2_31_0 BIT[31:0] R  

GHWPARAMS3 ADDRESS 0xC14C R
GHWPARAMS3 RESET_VALUE 0x08210084
	GHWPARAMS3_31 BIT[31] R  
	GHWPARAMS3_30_23 BIT[30:23] R  
	GHWPARAMS3_22_18 BIT[22:18] R  
	GHWPARAMS3_17_12 BIT[17:12] R  
	GHWPARAMS3_11 BIT[11] R  
	GHWPARAMS3_10 BIT[10] R  
	GHWPARAMS3_9_8 BIT[9:8] R  
	GHWPARAMS3_7_6 BIT[7:6] R  
	GHWPARAMS3_5_4 BIT[5:4] R  
	GHWPARAMS3_3_2 BIT[3:2] R  
	GHWPARAMS3_1_0 BIT[1:0] R  

GHWPARAMS4 ADDRESS 0xC150 R
GHWPARAMS4 RESET_VALUE 0x47822004
	GHWPARAMS4_31_28 BIT[31:28] R  
	GHWPARAMS4_27_24 BIT[27:24] R  
	GHWPARAMS4_23 BIT[23] R  
	GHWPARAMS4_22 BIT[22] R  
	GHWPARAMS4_21 BIT[21] R  
	GHWPARAMS4_20_17 BIT[20:17] R  
	GHWPARAMS4_16_13 BIT[16:13] R  
	GHWPARAMS4_12 BIT[12] R  
	GHWPARAMS4_11 BIT[11] R  
	GHWPARAMS4_10_9 BIT[10:9] R  
	GHWPARAMS4_8_7 BIT[8:7] R  
	GHWPARAMS4_6 BIT[6] R  
	GHWPARAMS4_5_0 BIT[5:0] R  

GHWPARAMS5 ADDRESS 0xC154 R
GHWPARAMS5 RESET_VALUE 0x04202088
	GHWPARAMS5_31_28 BIT[31:28] R  
	GHWPARAMS5_27_22 BIT[27:22] R  
	GHWPARAMS5_21_16 BIT[21:16] R  
	GHWPARAMS5_15_10 BIT[15:10] R  
	GHWPARAMS5_9_4 BIT[9:4] R  
	GHWPARAMS5_3_0 BIT[3:0] R  

GHWPARAMS6 ADDRESS 0xC158 R
GHWPARAMS6 RESET_VALUE 0x06D30020
	GHWPARAMS6_31_16 BIT[31:16] R  
	BUSFLTRSSUPPORT BIT[15] R  
	BCSUPPORT BIT[14] R  
	OTG_SS_SUPPORT BIT[13] R  
	ADPSUPPORT BIT[12] R  
	HNPSUPPORT BIT[11] R  
	SRPSUPPORT BIT[10] R  
	GHWPARAMS6_9_8 BIT[9:8] R  
	GHWPARAMS6_7 BIT[7] R  
	GHWPARAMS6_6 BIT[6] R  
	GHWPARAMS6_5_0 BIT[5:0] R  

GHWPARAMS7 ADDRESS 0xC15C R
GHWPARAMS7 RESET_VALUE 0x00000000
	GHWPARAMS7_31_16 BIT[31:16] R  
	GHWPARAMS7_15_0 BIT[15:0] R  

GDBGFIFOSPACE ADDRESS 0xC160 RW NO_DOC NO_CSR_TEST
GDBGFIFOSPACE RESET_VALUE 0x000A0000
	SPACE_AVAILABLE BIT[31:16] R  
	FIFO_QUEUE_SELECT BIT[8:0] RW  

GDBGLTSSM ADDRESS 0xC164 R NO_DOC NO_CSR_TEST
GDBGLTSSM RESET_VALUE 0x41010440
	RXELECIDLE BIT[30] R  
	X3_XS_SWAPPING BIT[29] R  
	X3_DS_HOST_SHUTDOWN BIT[28] R  
	PRTDIRECTION BIT[27] R  
	LTDBTIMEOUT BIT[26] R  
	LTDBLINKSTATE BIT[25:22] R  
	LTDBSUBSTATE BIT[21:18] R  
	ELASTICBUFFERMODE BIT[17] R  
	TXELECLDLE BIT[16] R  
	RXPOLARITY BIT[15] R  
	TXDETRXLOOPBACK BIT[14] R  
	LTDBPHYCMDSTATE BIT[13:11] R  
	POWERDOWN BIT[10:9] R  
	RXEQTRAIN BIT[8] R  
	TXDEEMPHASIS BIT[7:6] R  
	LTDBCLKSTATE BIT[5:3] R  
	TXSWING BIT[2] R  
	RXTERMINATION BIT[1] R  
	TXONESZEROS BIT[0] R  

GDBGLNMCC ADDRESS 0xC168 R NO_DOC NO_CSR_TEST
GDBGLNMCC RESET_VALUE 0x00000000
	LNMCC_BERC BIT[8:0] R  

GDBGBMU ADDRESS 0xC16C R NO_DOC NO_CSR_TEST
GDBGBMU RESET_VALUE 0x00000000
	BMU_BCU BIT[31:8] R  
	BMU_DCU BIT[7:4] R  
	BMU_CCU BIT[3:0] R  

GDBGLSPMUX_HST ADDRESS 0xC170 RW NO_DOC NO_CSR_TEST
GDBGLSPMUX_HST RESET_VALUE 0x003F0000
	LOGIC_ANALYZER_TRACE BIT[23:16] RW  
	HOSTSELECT BIT[13:0] RW  

GDBGLSP ADDRESS 0xC174 R NO_DOC NO_CSR_TEST
GDBGLSP RESET_VALUE 0x00000000
	LSPDEBUG BIT[31:0] R  

GDBGEPINFO0 ADDRESS 0xC178 R NO_DOC NO_CSR_TEST
GDBGEPINFO0 RESET_VALUE 0x00000000
	EPDEBUG BIT[31:0] R  

GDBGEPINFO1 ADDRESS 0xC17C R NO_DOC NO_CSR_TEST
GDBGEPINFO1 RESET_VALUE 0x00800000
	EPDEBUG BIT[31:0] R  

GPRTBIMAP_HSLO ADDRESS 0xC180 RW NO_CSR_TEST
GPRTBIMAP_HSLO RESET_VALUE 0x00000000
	BINUM8 BIT[31:28] R  
	BINUM7 BIT[27:24] R  
	BINUM6 BIT[23:20] R  
	BINUM5 BIT[19:16] R  
	BINUM4 BIT[15:12] R  
	BINUM3 BIT[11:8] R  
	BINUM2 BIT[7:4] R  
	BINUM1 BIT[3:0] RW  

GPRTBIMAP_HSHI ADDRESS 0xC184 R NO_CSR_TEST
GPRTBIMAP_HSHI RESET_VALUE 0x00000000
	BINUM15 BIT[27:24] R  
	BINUM14 BIT[23:20] R  
	BINUM13 BIT[19:16] R  
	BINUM12 BIT[15:12] R  
	BINUM11 BIT[11:8] R  
	BINUM10 BIT[7:4] R  
	BINUM9 BIT[3:0] R  

GPRTBIMAP_FSLO ADDRESS 0xC188 RW NO_CSR_TEST
GPRTBIMAP_FSLO RESET_VALUE 0x00000000
	BINUM8 BIT[31:28] R  
	BINUM7 BIT[27:24] R  
	BINUM6 BIT[23:20] R  
	BINUM5 BIT[19:16] R  
	BINUM4 BIT[15:12] R  
	BINUM3 BIT[11:8] R  
	BINUM2 BIT[7:4] R  
	BINUM1 BIT[3:0] RW  

GPRTBIMAP_FSHI ADDRESS 0xC18C R NO_CSR_TEST
GPRTBIMAP_FSHI RESET_VALUE 0x00000000
	BINUM15 BIT[27:24] R  
	BINUM14 BIT[23:20] R  
	BINUM13 BIT[19:16] R  
	BINUM12 BIT[15:12] R  
	BINUM11 BIT[11:8] R  
	BINUM10 BIT[7:4] R  
	BINUM9 BIT[3:0] R  

GUCTL2 ADDRESS 0xC19C RW NO_CSR_TEST
GUCTL2 RESET_VALUE 0x0000040D
	EN_HP_PM_TIMER BIT[25:19] RW  
	NOLOWPWRDUR BIT[18:15] RW  
	RST_ACTBITLATER BIT[14] RW  
	ENABLEEPCACHEEVICT BIT[12] RW  
	DISABLECFC BIT[11] RW  
	RXPINGDURATION BIT[10:5] RW  
	TXPINGDURATION BIT[4:0] RW  

GHWPARAMS8 ADDRESS 0xC600 R
GHWPARAMS8 RESET_VALUE 0x000001B6
	GHWPARAMS8_32_0 BIT[31:0] R  

GTXFIFOPRIDEV ADDRESS 0xC610 RW
GTXFIFOPRIDEV RESET_VALUE 0x00000000
	GTXFIFOPRIDEV BIT[7:0] RW  

GFLADJ ADDRESS 0xC630 RW
GFLADJ RESET_VALUE 0x00000000
	GFLADJ_REFCLK_240MHZDECR_PLS1 BIT[31] RW  
	GFLADJ_REFCLK_240MHZ_DECR BIT[30:24] RW  
	GFLADJ_REFCLK_LPM_SEL BIT[23] RW  
	GFLADJ_REFCLK_FLADJ BIT[21:8] RW  
	GFLADJ_30MHZ_SDBND_SEL BIT[7] RW  
	GFLADJ_30MHZ BIT[5:0] RW  

DEPCMDPAR2_REGS_p_DEPCMDPAR2(p):(0)-(15) ARRAY 0x0000C800+0x10*p
DEPCMDPAR2_REGS_0_DEPCMDPAR2 ADDRESS 0xC800 RW NO_CSR_TEST
DEPCMDPAR2_REGS_0_DEPCMDPAR2 RESET_VALUE 0x00000000
	PARAMETER BIT[31:0] RW  

DEPCMDPAR2_REGS_p_DEPCMDPAR1(p):(0)-(15) ARRAY 0x0000C804+0x10*p
DEPCMDPAR2_REGS_0_DEPCMDPAR1 ADDRESS 0xC804 RW NO_CSR_TEST
DEPCMDPAR2_REGS_0_DEPCMDPAR1 RESET_VALUE 0x00000000
	PARAMETER BIT[31:0] RW  

DEPCMDPAR2_REGS_p_DEPCMDPAR0(p):(0)-(15) ARRAY 0x0000C808+0x10*p
DEPCMDPAR2_REGS_0_DEPCMDPAR0 ADDRESS 0xC808 RW NO_CSR_TEST
DEPCMDPAR2_REGS_0_DEPCMDPAR0 RESET_VALUE 0x00000000
	PARAMETER BIT[31:0] RW  

DEPCMDPAR2_REGS_p_DEPCMD(p):(0)-(15) ARRAY 0x0000C80C+0x10*p
DEPCMDPAR2_REGS_0_DEPCMD ADDRESS 0xC80C RW NO_CSR_TEST
DEPCMDPAR2_REGS_0_DEPCMD RESET_VALUE 0x00000000
	COMMANDPARAM BIT[31:16] RW  
	CMDSTATUS BIT[15:12] RW  
	HIPRI_FORCERM BIT[11] RW  
	CMDACT BIT[10] RW  
	CMDIOC BIT[8] RW  
	CMDTYP BIT[3:0] RW  

DEV_IMOD_REGS_p_DEV_IMOD(p):(0)-(0) ARRAY 0x0000CA00+0x4*p
DEV_IMOD_REGS_0_DEV_IMOD ADDRESS 0xCA00 RW NO_CSR_TEST
DEV_IMOD_REGS_0_DEV_IMOD RESET_VALUE 0x00000000
	DEVICE_IMODC BIT[31:16] RW  
	DEVICE_IMODI BIT[15:0] RW  

DCFG ADDRESS 0xC700 RW NO_CSR_TEST
DCFG RESET_VALUE 0x00080000
	IGNSTRMPP BIT[23] RW  
	LPMCAP BIT[22] RW  
	NUMP BIT[21:17] RW  
	INTRNUM BIT[16:12] RW  
	DEVADDR BIT[9:3] RW  
	DEVSPD BIT[2:0] RW  
		HIGHSPEED VALUE 0x0
		FULLSPEED VALUE 0x1
		SUPERSPEED VALUE 0x4

DCTL ADDRESS 0xC704 RC NO_CSR_TEST
DCTL RESET_VALUE 0x00F00000
	RUN_STOP BIT[31] RW  
	CSFTRST BIT[30] RW W1TS 
	HIRDTHRES BIT[28:24] RW  
	LPM_NYET_THRES BIT[23:20] RW  
	KEEPCONNECT BIT[19] RW  
	L1HIBERNATIONEN BIT[18] RW  
	CRS BIT[17] RW  
	CSS BIT[16] RW  
	INITU2ENA BIT[12] RW  
	ACCEPTU2ENA BIT[11] RW  
	INITU1ENA BIT[10] RW  
	ACCEPTU1ENA BIT[9] RW  
	ULSTCHNGREQ BIT[8:5] W  
	TSTCTL BIT[4:1] RW  

DEVTEN ADDRESS 0xC708 RW NO_CSR_TEST
DEVTEN RESET_VALUE 0x00000000
	ECCERREN BIT[16] R  
	L1WKUPEVTEN BIT[14] RW  
	VENDEVTSTRCVDEN BIT[12] RW  
	ERRTICERREVTEN BIT[9] RW  
	L1SUSPEN BIT[8] RW  
	SOFTEVTEN BIT[7] RW  
	U3L2L1SUSPEN BIT[6] RW  
	HIBERNATIONREQEVTEN BIT[5] RW  
	WKUPEVTEN BIT[4] RW  
	ULSTCNGEN BIT[3] RW  
	CONNECTDONEEVTEN BIT[2] RW  
	USBRSTEVTEN BIT[1] RW  
	DISSCONNEVTEN BIT[0] RW  

DSTS ADDRESS 0xC70C RC NO_CSR_TEST
DSTS RESET_VALUE 0x00520004
	DCNRD BIT[29] R  
	SRE BIT[28] RW W1TC 
	RSS BIT[25] R  
	SSS BIT[24] R  
	COREIDLE BIT[23] R  
	DEVCTRLHLT BIT[22] R  
	USBLNKST BIT[21:18] R  
	RXFIFOEMPTY BIT[17] R  
	SOFFN BIT[16:3] R  
	CONNECTSPD BIT[2:0] R  
		HIGHSPEED VALUE 0x0
		FULLSPEED VALUE 0x1
		SUPERSPEED VALUE 0x4

DGCMDPAR ADDRESS 0xC710 RW NO_CSR_TEST
DGCMDPAR RESET_VALUE 0x00000000
	PARAMETER BIT[31:0] RW  

DGCMD ADDRESS 0xC714 RC NO_CSR_TEST
DGCMD RESET_VALUE 0x00000000
	CMDSTATUS BIT[15:12] R  
	CMDACT BIT[10] RW W1TS 
	CMDIOC BIT[8] RW  
	CMDTYP BIT[7:0] RW  

DALEPENA ADDRESS 0xC720 RW NO_CSR_TEST
DALEPENA RESET_VALUE 0x00000000
	USBACTEP BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.USB20S.USB30_QSCRATCH (level 2)
----------------------------------------------------------------------------------------
usb30_qscratch MODULE OFFSET=USB20S+0x000F8800 MAX=USB20S+0x000F8BFF APRE= APOST= SPRE= SPOST=

IPCAT_REG ADDRESS 0x0000 R
IPCAT_REG RESET_VALUE 0x20240001
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

CTRL_REG ADDRESS 0x0004 RW
CTRL_REG RESET_VALUE 0x00000190
	BC_XCVR_SELECT BIT[9:8] RW  
	BC_TERM_SELECT BIT[7] RW  
	BC_TX_VALID BIT[6] RW  
	BC_OPMODE BIT[5:4] RW  
	BC_DMPULLDOWN BIT[3] RW  
	BC_DPPULLDOWN BIT[2] RW  
	BC_IDPULLUP BIT[1] RW  
	BC_SEL BIT[0] RW  

GENERAL_CFG ADDRESS 0x0008 RW
GENERAL_CFG RESET_VALUE 0x00000004
	PIPE3_SET_PHYSTATUS_SW BIT[9] RW  
	PIPE_UTMI_CLK_DIS BIT[8] RW  
		PIPE_UTMI_CLK_EN VALUE 0x0
		PIPE_UTMI_CLK_DISABLE VALUE 0x1
	PIPE3_PHYSTATUS_SW BIT[3] RW  
		NO_SW_OVERRIDE VALUE 0x0
		PHYSTATUS_SW_OVVERRIDE VALUE 0x1
	QSRAM_EN BIT[2] RW   NO_CSR_TEST
		QSRAM_DISABLED VALUE 0x0
		QSRAM_ENABLED VALUE 0x1
	DBM_EN BIT[1] RW   NO_CSR_TEST
		DBM_DISABLED VALUE 0x0
		DBM_ENABLED VALUE 0x1
	PIPE_UTMI_CLK_SEL BIT[0] RW  
		SELECT_PIPE3_CLOCK VALUE 0x0
		SELECT_UTMI_CLOCK VALUE 0x1

RAM1_REG ADDRESS 0x000C RW NO_DOC
RAM1_REG RESET_VALUE 0x00000000
	RAM13_EN BIT[2] RW  
		RAM13_DISABLED VALUE 0x0
		RAM13_ENABLED VALUE 0x1
	RAM11_EN BIT[0] RW  
		RAM11_DISABLED VALUE 0x0
		RAM11_ENABLED VALUE 0x1

HS_PHY_CTRL ADDRESS 0x0010 RW
HS_PHY_CTRL RESET_VALUE 0x10000000
	SW_SESSVLD_SEL BIT[28] RW  
	UTMI_OTG_VBUS_VALID BIT[20] RW  

CHARGING_DET_OUTPUT ADDRESS 0x001C R NO_CSR_TEST
CHARGING_DET_OUTPUT RESET_VALUE 0x00000000
	UTMI_LINESTATE_SYNC_MODE BIT[10] R   NO_DOC
	LINESTATE BIT[9:8] R  

ALT_INTERRUPT_EN ADDRESS 0x0020 RW
ALT_INTERRUPT_EN RESET_VALUE 0x00000000
	LINESTATE_INTEN BIT[12] RW  

HS_PHY_IRQ_STAT ADDRESS 0x0024 RW NO_CSR_TEST
HS_PHY_IRQ_STAT RESET_VALUE 0x00000000
	LINESTATE_INTLCH BIT[12] RW  

CGCTL_REG ADDRESS 0x0028 RW
CGCTL_REG RESET_VALUE 0x00000000
	DBM_REGFILE_CGC_EN_N BIT[8] RW  
	QSCRATCH_CLK_CGC_EN_N BIT[7] RW  
	LSP_DBC_CGC_EN_N BIT[6] RW  
	LSP_CGC_EN_N BIT[5] RW  
	QCTDD02482169_FIX_DIS BIT[3] RW  
	BAM_CGC_EN BIT[2] RW   NO_CSR_TEST
	DBM_FSM_EN BIT[1] RW  

DBG_BUS_REG ADDRESS 0x002C RW NO_DOC
DBG_BUS_REG RESET_VALUE 0x00000000
	GENERAL_DBG_SEL BIT[27:24] RW  
		DEBUG_BUS_DISABLED VALUE 0x0
		DEBUG_BUS_USB3 VALUE 0x1
		DEBUG_BUS_USB2 VALUE 0x2
		DEBUG_BUS_DBM VALUE 0x3
		DEBUG_BUS_CTRL VALUE 0x4
		DEBUG_BUS_GENERAL VALUE 0x5
		DEBUG_BUS_HSIC1 VALUE 0x6
		DEBUG_BUS_HSIC2 VALUE 0x7
		DEBUG_BUS_USB2_P1 VALUE 0x8
		DEBUG_BUS_USB2_P2 VALUE 0x9
		DEBUG_BUS_GSI_IF VALUE 0xA
	DBM_DBG_EN BIT[23:20] RW  
	DBM_DBG_SEL BIT[19:12] RW  
	GSI_IF_DBG_SEL BIT[8:4] RW  
	CTRL_DBG_SEL BIT[0] RW  

DBG_BUS_DATA ADDRESS 0x0034 R NO_CSR_TEST
DBG_BUS_DATA RESET_VALUE 0x00000000
	DBG_BUS BIT[31:0] R  

SS_PHY_CTRL ADDRESS 0x0030 RW
SS_PHY_CTRL RESET_VALUE 0x00000000
	LANE0_PWR_PRESENT BIT[24] RW  

PWR_EVNT_IRQ_STAT ADDRESS 0x0058 RW NO_CSR_TEST
PWR_EVNT_IRQ_STAT RESET_VALUE 0x00000000
	USB30_GSI_L1_EXIT_IRQ_STAT BIT[24] RW  
	USB30_GSI_ERROR_IRQ_STAT BIT[23] RW   NO_DOC
	L1_SUSPEND_OUT_IRQ_STAT BIT[22] RW   NO_DOC
	LPM_OUT_RX_ELECIDLE_ASYNC_IRQ_STAT BIT[21] RW   NO_DOC
	LPM_OUT_L2_ASYNC_IRQ_STAT BIT[20] RW   NO_DOC
	POWERDOWN_OUT_P3_ASYNC_IRQ_STAT BIT[19] RW   NO_DOC
	USB30_LINESTATE_INTSTS BIT[18] RW  
	DBM_EP_FIFO_OVERRUN_STAT BIT[15] RW   NO_DOC
	PME_IRQ_STAT BIT[14] RW  
	LPM_OUT_L1_IRQ_STAT BIT[13] RW  
	LPM_OUT_RX_ELECIDLE_IRQ_STAT BIT[12] RW  
	LPM_OUT_L2_IRQ_STAT BIT[5] RW  
	LPM_IN_L2_IRQ_STAT BIT[4] RW  
	POWERDOWN_OUT_P3_IRQ_STAT BIT[3] RW  
	POWERDOWN_IN_P3_IRQ_STAT BIT[2] RW  

PWR_EVNT_IRQ_MASK ADDRESS 0x005C RW
PWR_EVNT_IRQ_MASK RESET_VALUE 0x00000000
	USB30_GSI_L1_EXIT_IRQ_MASK BIT[24] RW  
	USB30_GSI_ERROR_IRQ_MASK BIT[23] RW   NO_DOC
	L1_SUSPEND_OUT_IRQ_MASK BIT[22] RW   NO_DOC
	LPM_OUT_RX_ELECIDLE_ASYNC_IRQ_MASK BIT[21] RW   NO_DOC
	LPM_OUT_L2_ASYNC_IRQ_MASK BIT[20] RW   NO_DOC
	POWERDOWN_OUT_P3_ASYNC_IRQ_MASK BIT[19] RW   NO_DOC
	USB30_LINESTATE_MASK BIT[18] RW  
	DBM_EP_FIFO_OVERRUN_MASK BIT[15] RW   NO_DOC
	PME_IRQ_MASK BIT[14] RW  
	LPM_OUT_L1_IRQ_MASK BIT[13] RW  
	LPM_OUT_RX_ELECIDLE_IRQ_MASK BIT[12] RW  
	LPM_OUT_L2_IRQ_MASK BIT[5] RW  
	LPM_IN_L2_IRQ_MASK BIT[4] RW  
	POWERDOWN_OUT_P3_IRQ_MASK BIT[3] RW  
	POWERDOWN_IN_P3_IRQ_MASK BIT[2] RW  

HW_SW_EVT_CTRL_REG ADDRESS 0x0060 RW
HW_SW_EVT_CTRL_REG RESET_VALUE 0x00000001
	SW_EVT_MUX_SEL BIT[8] RW  
		SW_EVENT_BUS_USB_CTRL VALUE 0x0
		SW_EVENT_BUS_DBM VALUE 0x1
	HW_EVT_MUX_CTRL BIT[5:4] RW  
		HW_EVT_IS_DBM_EVT VALUE 0x0
		HW_EVT_IS_DEBUG_BUS VALUE 0x1
		HW_EVT_IS_SS_SW_EVT VALUE 0x2
		HW_EVT_IS_HS_SW_EVT VALUE 0x3
	EVENT_BUS_HALT BIT[0] RW  
		EVENT_BUS_TOGGLE VALUE 0x0
		EVENT_BUS_HALT VALUE 0x1

FLADJ_30MHZ_REG ADDRESS 0x0068 RW
FLADJ_30MHZ_REG RESET_VALUE 0x00000020
	FLADJ_30MHZ_VALUE BIT[5:0] RW  

M_AW_USER_REG ADDRESS 0x006C RW
M_AW_USER_REG RESET_VALUE 0x00000122
	AW_MEMTYPE_1_SEL BIT[11] RW  
	AW_NOALLOACATE BIT[8] RW  
	AW_MEMTYPE BIT[6:4] RW  
	AW_CACHE BIT[3:0] RW  

M_AR_USER_REG ADDRESS 0x0070 RW
M_AR_USER_REG RESET_VALUE 0x00000122
	AR_MEMTYPE_1_SEL BIT[11] RW  
	AR_NOALLOACATE BIT[8] RW  
	AR_MEMTYPE BIT[6:4] RW  
	AR_CACHE BIT[3:0] RW  

QSCRTCH_REG_n(n):(0)-(4) ARRAY 0x000000B4+0x4*n
QSCRTCH_REG_0 ADDRESS 0x00B4 RW
QSCRTCH_REG_0 RESET_VALUE 0x00000000
	QSCRTCH_REG BIT[31:0] RW  

SS_QMP_PHY_CTRL ADDRESS 0x00F0 RW
SS_QMP_PHY_CTRL RESET_VALUE 0x00000001
	USB3QMP_PHY_RESET_EN BIT[0] RW  

SNPS_CORE_CFG ADDRESS 0x00F4 RW
SNPS_CORE_CFG RESET_VALUE 0x00000000
	SNPS_CORE_PME_EN BIT[0] RW  

USB30_STS_REG ADDRESS 0x00F8 R
USB30_STS_REG RESET_VALUE 0x0000003D
	USB30_CTRL_SLEEP_N BIT[5] R   NO_CSR_TEST
	USB30_CTRL_SUSPEND_N BIT[4] R   NO_CSR_TEST
	USB30_CTRL_L1_SUSPEND_N BIT[3] R   NO_CSR_TEST
	USB30_PHY_STATUS BIT[2] R   NO_CSR_TEST
	USB30_OPMODE BIT[1:0] R   NO_CSR_TEST

USB30_GSI_GENERAL_CFG ADDRESS 0x00FC RW
USB30_GSI_GENERAL_CFG RESET_VALUE 0x00000000
	USB30_GSI_RESTART_DBL_PNTR BIT[20] RW  
	USB30_BLOCK_GSI_DBL_RELOAD BIT[15:13] RW  
	USB30_GSI_CLK_EN BIT[12] RW  
	USB30_GSI_SUPPORT_BURST_CAP_ADDR BIT[11] RW   NO_DOC
	USB30_GSI_SUPPORT_LEADING_DATA BIT[10] RW  
	USB30_GSI_RESP_BLOCK_GRNT BIT[9] RW  
	USB30_GSI_RST BIT[8] RW   NO_DOC NO_CSR_TEST
	USB30_GSI_AWLOCK BIT[5:4] RW  
	USB30_BLOCK_GSI_WR_GO BIT[1] RW  
	USB30_GSI_EN BIT[0] RW  

USB30_GSI_EVT_POINTER_L ADDRESS 0x0100 R
USB30_GSI_EVT_POINTER_L RESET_VALUE 0x00000000
	USB30_GSI_EVT_POINTER_L BIT[31:0] R  

USB30_GSI_EVT_POINTER_H ADDRESS 0x0104 R
USB30_GSI_EVT_POINTER_H RESET_VALUE 0x00000000
	USB30_GSI_EVT_POINTER_H BIT[3:0] R  

USB30_GSI_EVT_ON_ERR_L ADDRESS 0x0108 R
USB30_GSI_EVT_ON_ERR_L RESET_VALUE 0x00000000
	USB30_GSI_EVT_ON_ERR_L BIT[31:0] R  

USB30_GSI_EVT_ON_ERR_H ADDRESS 0x010C R
USB30_GSI_EVT_ON_ERR_H RESET_VALUE 0x00000000
	USB30_GSI_EVT_ON_ERR_H BIT[3:0] R  

USB30_GSI_DBL_ADDR_Ln(n):(0)-(2) ARRAY 0x00000110+0x4*n
USB30_GSI_DBL_ADDR_L0 ADDRESS 0x0110 RW
USB30_GSI_DBL_ADDR_L0 RESET_VALUE 0x00000000
	USB30_GSI_DBL_ADDR_L BIT[31:0] RW  

USB30_GSI_DBL_ADDR_Hn(n):(0)-(2) ARRAY 0x00000120+0x4*n
USB30_GSI_DBL_ADDR_H0 ADDRESS 0x0120 RW
USB30_GSI_DBL_ADDR_H0 RESET_VALUE 0x00000000
	USB30_GSI_DBL_ADDR_H BIT[3:0] RW  

USB30_GSI_RING_BASE_ADDR_Ln(n):(0)-(2) ARRAY 0x00000130+0x4*n
USB30_GSI_RING_BASE_ADDR_L0 ADDRESS 0x0130 RW
USB30_GSI_RING_BASE_ADDR_L0 RESET_VALUE 0x00000000
	USB30_GSI_RING_BASE_ADDR_L BIT[31:0] RW  

USB30_GSI_RING_BASE_ADDR_Hn(n):(0)-(2) ARRAY 0x00000144+0x4*n
USB30_GSI_RING_BASE_ADDR_H0 ADDRESS 0x0144 RW
USB30_GSI_RING_BASE_ADDR_H0 RESET_VALUE 0x00000000
	USB30_GSI_RING_BASE_ADDR_H BIT[3:0] RW  

USB30_GSI_DEPCMD_ADDR_L_IPA_EPn(n):(0)-(1) ARRAY 0x00000150+0x4*n
USB30_GSI_DEPCMD_ADDR_L_IPA_EP0 ADDRESS 0x0150 RW
USB30_GSI_DEPCMD_ADDR_L_IPA_EP0 RESET_VALUE 0x00000000
	USB30_GSI_DEPCMD_ADDR_L_IPA_EP BIT[20:0] RW  

USB30_IMODn(n):(0)-(1) ARRAY 0x00000170+0x4*n
USB30_IMOD0 ADDRESS 0x0170 RW
USB30_IMOD0 RESET_VALUE 0x00000000
	USB30_IMOD_EE_EN BIT[12] RW  
	USB30_IMOD_EE_CNT BIT[10:0] RW  

USB30_USEC_CNT ADDRESS 0x0180 RW
USB30_USEC_CNT RESET_VALUE 0x00000000
	USB30_USEC_CNT BIT[7:0] RW  

USB30_GSI_IF_CAP_WB_ADDRn(n):(0)-(2) ARRAY 0x00000184+0x4*n
USB30_GSI_IF_CAP_WB_ADDR0 ADDRESS 0x0184 R NO_DOC
USB30_GSI_IF_CAP_WB_ADDR0 RESET_VALUE 0x00000000
	USB30_GSI_IF_CAP_WB_ADDR BIT[31:0] R   NO_CSR_TEST

USB30_GSI_IF_CAP_WB_ADDRn_H(n):(0)-(2) ARRAY 0x00000190+0x4*n
USB30_GSI_IF_CAP_WB_ADDR0_H ADDRESS 0x0190 R NO_DOC
USB30_GSI_IF_CAP_WB_ADDR0_H RESET_VALUE 0x00000000
	USB30_GSI_IF_CAP_WB_ADDR BIT[3:0] R  

USB30_GSI_IF_STS1 ADDRESS 0x01A4 R NO_DOC
USB30_GSI_IF_STS1 RESET_VALUE 0x00000000
	USB30_GSI_WR_REQ BIT[28:26] R   NO_CSR_TEST
	USB30_GSI_WR_REQ_R BIT[23:21] R   NO_CSR_TEST
	USB30_CUR_GSI_EP_WR BIT[18:16] R   NO_CSR_TEST
	USB30_GSI_WR_CTRL_STATE BIT[15] R   NO_CSR_TEST
	USB30_GSI_WR_DATA_DONE_R BIT[14] R   NO_CSR_TEST
	USB30_GSI_WR_ADDR_DONE_R BIT[13] R   NO_CSR_TEST
	USB30_GSI_EVT_STATE BIT[9:7] R   NO_CSR_TEST
	USB30_GSI_LAST_EVT_RESP BIT[2:0] R   NO_CSR_TEST

USB30_GSI_EVT_ON_ERR2_L ADDRESS 0x01A8 R NO_DOC
USB30_GSI_EVT_ON_ERR2_L RESET_VALUE 0x00000000
	USB30_GSI_EVT_ON_ERR2_L BIT[31:0] R   NO_CSR_TEST

USB30_GSI_EVT_ON_ERR2_H ADDRESS 0x01AC R NO_DOC
USB30_GSI_EVT_ON_ERR2_H RESET_VALUE 0x00000000
	USB30_GSI_EVT_ON_ERR2_H BIT[3:0] R   NO_CSR_TEST

USB30_CHIKEN_BIT_REG ADDRESS 0x01B0 RW
USB30_CHIKEN_BIT_REG RESET_VALUE 0x00000000
	DBM_RVALID_CHIKEN_BIT_REG BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.USB20S.USB30_QSRAM_REGS (level 2)
----------------------------------------------------------------------------------------
usb30_qsram_regs MODULE OFFSET=USB20S+0x000FC000 MAX=USB20S+0x000FC0FF APRE= APOST= SPRE= SPOST=

QSRAM_REG_n(n):(0)-(63) ARRAY 0x00000000+0x4*n
QSRAM_REG_0 ADDRESS 0x0000 RW NO_CSR_TEST
QSRAM_REG_0 RESET_VALUE 0x00000000
	QSRAM_REG BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.USB20S.USB30_DBM_REGFILE (level 2)
----------------------------------------------------------------------------------------
usb30_dbm_regfile MODULE OFFSET=USB20S+0x000F8000 MAX=USB20S+0x000F83FF APRE= APOST= SPRE= SPOST=

DBM_EP_CFG_ADDRn(n):(0)-(3) ARRAY 0x00000000+0x4*n
DBM_EP_CFG_ADDR0 ADDRESS 0x0000 RW NO_DOC NO_CSR_TEST
DBM_EP_CFG_ADDR0 RESET_VALUE 0x00000000
	DBM_BAM_P_SW_RST_DISABLE BIT[14] RW  
	DBM_ZLT_DISABLE BIT[13] RW  
	DBM_LINK_TAG_DISABLE BIT[12] RW  
	DBM_SINGLE_MODE BIT[11] RW  
	DBM_INT_RAM_ACC BIT[10] RW  
		EP_PM_ACCESS_DISABLED VALUE 0x0
		EP_PM_ACCESS_ENABLED VALUE 0x1
	DBM_PRODUCER BIT[8] RW  
		EP_IS_CONSUMER VALUE 0x0
		EP_IS_PRODUCER VALUE 0x1
	USB3_EPNUM BIT[5:1] RW  
	DBM_EN_EP BIT[0] RW  
		EP_IS_DBM_DISABLE VALUE 0x0
		EP_IS_DBM_ENABLE VALUE 0x1

DBM_DATA_SIZE_ADDRn(n):(0)-(3) ARRAY 0x00000080+0x4*n
DBM_DATA_SIZE_ADDR0 ADDRESS 0x0080 RW NO_DOC NO_CSR_TEST
DBM_DATA_SIZE_ADDR0 RESET_VALUE 0x00000000
	DATA_FIFO_SIZE BIT[15:0] RW  

DBM_DATA_FIFO_ADDR_LSBn(n):(0)-(3) ARRAY 0x00000100+0x8*n
DBM_DATA_FIFO_ADDR_LSB0 ADDRESS 0x0100 RW NO_DOC NO_CSR_TEST
DBM_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	DATA_FIFO_ADDR_LSB BIT[31:0] RW  

DBM_DATA_FIFO_ADDR_MSBn(n):(0)-(3) ARRAY 0x00000104+0x8*n
DBM_DATA_FIFO_ADDR_MSB0 ADDRESS 0x0104 RW NO_DOC NO_CSR_TEST
DBM_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	DATA_FIFO_ADDR_MSB BIT[31:0] RW  

DBM_DATA_FIFO_ADDR_EN ADDRESS 0x0200 RW NO_DOC NO_CSR_TEST
DBM_DATA_FIFO_ADDR_EN RESET_VALUE 0x0000000F
	DBM_DATA_FIFO_ADDR_ENN BIT[3:0] RW  

DBM_DATA_FIFO_SIZE_EN ADDRESS 0x0204 RW NO_DOC NO_CSR_TEST
DBM_DATA_FIFO_SIZE_EN RESET_VALUE 0x0000000F
	DBM_DATA_FIFO_SIZE_ENN BIT[3:0] RW  

DBM_DBG_CNFG ADDRESS 0x0208 RW NO_DOC NO_CSR_TEST
DBM_DBG_CNFG RESET_VALUE 0x00000000
	ENABLE_IOCN BIT[3:0] RW  

DBM_DIS_UPDXFER ADDRESS 0x0298 RW NO_DOC NO_CSR_TEST
DBM_DIS_UPDXFER RESET_VALUE 0x00000000
	DIS_UPDXFER_EP3 BIT[3] RW  
		DONT_BLOCK_UPDXFER VALUE 0x0
		BLOCK_UPDXFER VALUE 0x1
	DIS_UPDXFER_EP2 BIT[2] RW  
		DONT_BLOCK_UPDXFER VALUE 0x0
		BLOCK_UPDXFER VALUE 0x1
	DIS_UPDXFER_EP1 BIT[1] RW  
		DONT_BLOCK_UPDXFER VALUE 0x0
		BLOCK_UPDXFER VALUE 0x1
	DIS_UPDXFER_EP0 BIT[0] RW  
		DONT_BLOCK_UPDXFER VALUE 0x0
		BLOCK_UPDXFER VALUE 0x1

DBM_DEPCMD_IOC ADDRESS 0x029C RW NO_DOC NO_CSR_TEST
DBM_DEPCMD_IOC RESET_VALUE 0x00000000
	DEPCMD_IOC_EP3 BIT[3] RW  
		DEPCMD_IOC_FIELD0 VALUE 0x0
		DEPCMD_IOC_FIELD1 VALUE 0x1
	DEPCMD_IOC_EP2 BIT[2] RW  
		DEPCMD_IOC_FIELD0 VALUE 0x0
		DEPCMD_IOC_FIELD1 VALUE 0x1
	DEPCMD_IOC_EP1 BIT[1] RW  
		DEPCMD_IOC_FIELD0 VALUE 0x0
		DEPCMD_IOC_FIELD1 VALUE 0x1
	DEPCMD_IOC_EP0 BIT[0] RW  
		DEPCMD_IOC_FIELD0 VALUE 0x0
		DEPCMD_IOC_FIELD1 VALUE 0x1

DBM_DEPCMD_CMDACT ADDRESS 0x0300 RW NO_DOC NO_CSR_TEST
DBM_DEPCMD_CMDACT RESET_VALUE 0x0000000F
	DEPCMD_CMDACT_EP3 BIT[3] RW  
		DEPCMD_CMDACT_FIELD0 VALUE 0x0
		DEPCMD_CMDACT_FIELD1 VALUE 0x1
	DEPCMD_CMDACT_EP2 BIT[2] RW  
		DEPCMD_CMDACT_FIELD0 VALUE 0x0
		DEPCMD_CMDACT_FIELD1 VALUE 0x1
	DEPCMD_CMDACT_EP1 BIT[1] RW  
		DEPCMD_CMDACT_FIELD0 VALUE 0x0
		DEPCMD_CMDACT_FIELD1 VALUE 0x1
	DEPCMD_CMDACT_EP0 BIT[0] RW  
		DEPCMD_CMDACT_FIELD0 VALUE 0x0
		DEPCMD_CMDACT_FIELD1 VALUE 0x1

DBM_DEPCMD_HIPRI ADDRESS 0x0304 RW NO_DOC NO_CSR_TEST
DBM_DEPCMD_HIPRI RESET_VALUE 0x00000000
	DEPCMD_HIPRI_EP3 BIT[3] RW  
		DEPCMD_HIPRI_FIELD0 VALUE 0x0
		DEPCMD_HIPRI_FIELD1 VALUE 0x1
	DEPCMD_HIPRI_EP2 BIT[2] RW  
		DEPCMD_HIPRI_FIELD0 VALUE 0x0
		DEPCMD_HIPRI_FIELD1 VALUE 0x1
	DEPCMD_HIPRI_EP1 BIT[1] RW  
		DEPCMD_HIPRI_FIELD0 VALUE 0x0
		DEPCMD_HIPRI_FIELD1 VALUE 0x1
	DEPCMD_HIPRI_EP0 BIT[0] RW  
		DEPCMD_HIPRI_FIELD0 VALUE 0x0
		DEPCMD_HIPRI_FIELD1 VALUE 0x1

DBM_SOFT_RESET ADDRESS 0x020C RW NO_DOC NO_CSR_TEST
DBM_SOFT_RESET RESET_VALUE 0x00000000
	DBM_SFT_RST BIT[31] RW  
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP7 BIT[7] RW  
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP7_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP6 BIT[6] RW  
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP6_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP5 BIT[5] RW  
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP5_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP4 BIT[4] RW  
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP4_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP3 BIT[3] RW  
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP3_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP2 BIT[2] RW  
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP2_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP1 BIT[1] RW  
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP1_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP0 BIT[0] RW  
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP0_REGISTERS VALUE 0x1

DBM_GEN_CFG ADDRESS 0x0210 RW NO_DOC NO_CSR_TEST
DBM_GEN_CFG RESET_VALUE 0x00001005
	TRB_TRACE_BUFF_EN BIT[16] RW  
		TRACE_BUFF_DISABLE VALUE 0x0
		TRACE_BUFF_EN VALUE 0x1
	BPTR_EPNUM_CB BIT[15] RW  
		CB_DISABLE VALUE 0x0
		CB_ENABLE VALUE 0x1
	PIPE_SIZE_REC_CB BIT[14] RW  
		CB_DISABLE VALUE 0x0
		CB_ENABLE VALUE 0x1
	TRB_RD_AFTR_SP_CB BIT[13] RW  
		CB_DISABLE VALUE 0x0
		CB_ENABLE VALUE 0x1
	SW_TRB_P_DISABLE_CB BIT[12] RW  
		CB_DISABLE VALUE 0x0
		CB_ENABLE VALUE 0x1
	LINK_TRB_C_CB BIT[11] RW  
		CB_DISABLE VALUE 0x0
		CB_ENABLE VALUE 0x1
	LINK_TRB_P_CB BIT[10] RW  
		CB_DISABLE VALUE 0x0
		CB_ENABLE VALUE 0x1
	TRB_C_64B_ALGN_DIS_N BIT[9] RW  
		TRB_C_64B_ALGN_DIS VALUE 0x0
		TRB_C_64B_ALGN_EN VALUE 0x1
	TRB_P_64B_ALGN_DIS_N BIT[8] RW  
		TRB_P_64B_ALGN_DIS VALUE 0x0
		TRB_P_64B_ALGN_EN VALUE 0x1
	DBM_SUPPORT_LEADING_DATA BIT[5] RW  
		NO_LEADING_DATA_SUPPORT VALUE 0x0
		LEADING_DATA_SUPPORT VALUE 0x1
	AXI_COMPLIANCE_CB_1 BIT[4] RW  
		AXI_COMP_CHICKEN_BIT_1_DIS VALUE 0x0
		AXI_COMP_CHICKEN_BIT_1_EN VALUE 0x1
	AXI_COMPLIANCE_CB_0 BIT[3] RW  
		AXI_COMP_CHICKEN_BIT_0_DIS VALUE 0x0
		AXI_COMP_CHICKEN_BIT_0_EN VALUE 0x1
	BAM_ZLT_SUPPORT BIT[2] RW  
		BAM_ZLT_SUPPORT_DIS VALUE 0x0
		BAM_ZLT_SUPPORT_EN VALUE 0x1
	DBM_TRB_INDIC_DIS BIT[1] RW  
	DBM_EN_USB3 BIT[0] RW  
		USB_20 VALUE 0x0
		USB_30 VALUE 0x1

DBM_STATUS ADDRESS 0x0214 R NO_DOC NO_CSR_TEST
DBM_STATUS RESET_VALUE 0x00000000
	SET_UNALIGNED_ZLTN BIT[3:0] R  

DBM_STATES ADDRESS 0x0218 R NO_DOC NO_CSR_TEST
DBM_STATES RESET_VALUE 0x00000000
	CUR_DBM_EPNUM BIT[27:25] R  
	AHBM_UPDXFER_STATE BIT[24:23] R  
	AHBM_DEPCMD_STATE BIT[22:20] R  
	ERR_RSP_STATE BIT[19:18] R  
	RAM13_RD_STATE BIT[17:15] R  
	AHB_CTRL_STATE BIT[14:13] R  
	AXI_WR_STATE BIT[12:10] R  
	AXI_RD_STATE BIT[9:7] R  
	DEPCMD_STATE BIT[6] R  
	WB_STATE BIT[5] R  
	UPDXFER_STATE BIT[4] R  
	TF_STATE BIT[3:0] R  

DBM_HW_TRB0_EPn(n):(0)-(3) ARRAY 0x00000220+0x4*n
DBM_HW_TRB0_EP0 ADDRESS 0x0220 R NO_DOC NO_CSR_TEST
DBM_HW_TRB0_EP0 RESET_VALUE 0x00000000
	HW_TRB_31_0 BIT[31:0] R  

DBM_HW_TRB1_EPn(n):(0)-(3) ARRAY 0x00000230+0x4*n
DBM_HW_TRB1_EP0 ADDRESS 0x0230 R NO_DOC NO_CSR_TEST
DBM_HW_TRB1_EP0 RESET_VALUE 0x00000000
	HW_TRB_63_32 BIT[31:0] R  

DBM_HW_TRB2_EPn(n):(0)-(3) ARRAY 0x00000240+0x4*n
DBM_HW_TRB2_EP0 ADDRESS 0x0240 R NO_DOC NO_CSR_TEST
DBM_HW_TRB2_EP0 RESET_VALUE 0x00000000
	HW_TRB_95_64 BIT[31:0] R  

DBM_HW_TRB3_EPn(n):(0)-(3) ARRAY 0x00000250+0x4*n
DBM_HW_TRB3_EP0 ADDRESS 0x0250 R NO_DOC NO_CSR_TEST
DBM_HW_TRB3_EP0 RESET_VALUE 0x00000000
	HW_TRB_127_96 BIT[31:0] R  

DBM_GEVNTADR_LSB ADDRESS 0x0260 RW NO_DOC NO_CSR_TEST
DBM_GEVNTADR_LSB RESET_VALUE 0x00000000
	GEVNTADR_LSB BIT[31:0] RW  

DBM_GEVNTADR_MSB ADDRESS 0x0264 RW NO_DOC NO_CSR_TEST
DBM_GEVNTADR_MSB RESET_VALUE 0x00000000
	GEVNTADR_MSB BIT[31:0] RW  

DBM_GEVNTSIZ ADDRESS 0x0268 RW NO_DOC NO_CSR_TEST
DBM_GEVNTSIZ RESET_VALUE 0x00000000
	GEVNTSIZ BIT[15:0] RW  

DBM_DATA_FIFO_EN ADDRESS 0x026C RW NO_DOC NO_CSR_TEST
DBM_DATA_FIFO_EN RESET_VALUE 0x000000FF
	DBM_DATA_FIFO_SIZE_ENN BIT[7:4] RW  
	DBM_DATA_FIFO_ADDR_ENN BIT[3:0] RW  

DBM_GEVNTADR ADDRESS 0x0270 RW NO_DOC NO_CSR_TEST
DBM_GEVNTADR RESET_VALUE 0x00000000
	GEVNTADR BIT[31:0] RW  

DBM_PIPE_CFG ADDRESS 0x0274 RW NO_DOC NO_CSR_TEST
DBM_PIPE_CFG RESET_VALUE 0x000000E4
	DBM_PIPE_CFGN BIT[7:0] RW  

INACTIVITY_TIMER ADDRESS 0x0278 RW NO_DOC NO_CSR_TEST
INACTIVITY_TIMER RESET_VALUE 0x00000000
	TIMER_ENABLE BIT[31] RW  
	TIMER_LIMIT BIT[30:0] RW  

DBM_DATA_FIFO_ADDRn(n):(0)-(3) ARRAY 0x00000280+0x4*n
DBM_DATA_FIFO_ADDR0 ADDRESS 0x0280 RW NO_DOC NO_CSR_TEST
DBM_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	DATA_FIFO_ADDR BIT[31:0] RW  

DBM_TRB_TRACE_CNT ADDRESS 0x0290 R NO_DOC NO_CSR_TEST
DBM_TRB_TRACE_CNT RESET_VALUE 0x00000000
	TRB_TRACE_CNTR BIT[9:0] R  

EP_FIFO_OVERRUN_ADDR ADDRESS 0x0294 R NO_DOC NO_CSR_TEST
EP_FIFO_OVERRUN_ADDR RESET_VALUE 0x00000000
	EP_FIFO_OVERRUN_STAT BIT[3:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.USB20S.BAM (level 2)
----------------------------------------------------------------------------------------
bam MODULE OFFSET=USB20S+0x00104000 MAX=USB20S+0x0011AFFF APRE=USB30_ APOST= SPRE=USB30_ SPOST=

BAM_CTRL ADDRESS 0x0000 RW NO_CSR_TEST
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20] RW  
	CACHE_MISS_ERR_RESP_EN BIT[19] RW  
	LOCAL_CLK_GATING BIT[18:17] RW  
	IBC_DISABLE BIT[16] RW  
	BAM_CACHED_DESC_STORE BIT[15] RW  
	BAM_DESC_CACHE_SEL BIT[14:13] RW  
	BAM_TESTBUS_SEL BIT[11:5] RW  
	BAM_EN_ACCUM BIT[4] RW  
	BAM_EN BIT[1] RW  
	BAM_SW_RST BIT[0] RW  

BAM_TIMER ADDRESS 0x0040 R NO_CSR_TEST
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0] R  

BAM_TIMER_CTRL ADDRESS 0x0044 RW NO_CSR_TEST
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31] RW  
	TIMER_RUN BIT[30] RW  
	TIMER_MODE BIT[29] RW  
	TIMER_TRSHLD BIT[15:0] RW  

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0] RW  

BAM_IRQ_STTS ADDRESS 0x0014 R NO_CSR_TEST
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4] R  
	BAM_EMPTY_IRQ BIT[3] R  
	BAM_ERROR_IRQ BIT[2] R  
	BAM_HRESP_ERR_IRQ BIT[1] R  

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4] W  
	BAM_EMPTY_CLR BIT[3] W  
	BAM_ERROR_CLR BIT[2] W  
	BAM_HRESP_ERR_CLR BIT[1] W  

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4] RW  
	BAM_EMPTY_EN BIT[3] RW  
	BAM_ERROR_EN BIT[2] RW  
	BAM_HRESP_ERR_EN BIT[1] RW  

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31] RW  
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30] RW   NO_CSR_TEST
	MULTIPLE_EVENTS_SIZE_EN BIT[29] RW   NO_CSR_TEST
	BAM_ZLT_W_CD_SUPPORT BIT[28] RW   NO_CSR_TEST
	BAM_CD_ENABLE BIT[27] RW   NO_CSR_TEST
	BAM_AU_ACCUMED BIT[26] RW  
	BAM_PSM_P_HD_DATA BIT[25] RW  
	BAM_REG_P_EN BIT[24] RW  
	BAM_WB_DSC_AVL_P_RST BIT[23] RW  
	BAM_WB_RETR_SVPNT BIT[22] RW  
	BAM_WB_CSW_ACK_IDL BIT[21] RW  
	BAM_WB_BLK_CSW BIT[20] RW  
	BAM_WB_P_RES BIT[19] RW  
	BAM_SI_P_RES BIT[18] RW  
	BAM_AU_P_RES BIT[17] RW  
	BAM_PSM_P_RES BIT[16] RW  
	BAM_PSM_CSW_REQ BIT[15] RW  
	BAM_SB_CLK_REQ BIT[14] RW  
	BAM_IBC_DISABLE BIT[13] RW  
	BAM_NO_EXT_P_RST BIT[12] RW  
	BAM_FULL_PIPE BIT[11] RW  
	BAM_ADML_SYNC_BRIDGE BIT[3] RW   NO_CSR_TEST
	BAM_PIPE_CNFG BIT[2] RW  
	BAM_ADML_DEEP_CONS_FIFO BIT[1] RW   NO_CSR_TEST
	BAM_ADML_INCR4_EN_N BIT[0] RW   NO_CSR_TEST

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x0000000F
	SUP_GRP_LOCKER_RST_SUPPORT BIT[3] RW  
	ACTIVE_PIPE_RST_SUPPORT BIT[2] RW  
	NO_SW_OFFSET_REVERT_BACK BIT[1] RW  
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0] RW  

BAM_REVISION ADDRESS 0x1000 R NO_CSR_TEST
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24] R  
	CMD_DESC_EN BIT[23] R  
	DESC_CACHE_DEPTH BIT[22:21] R  
	NUM_INACTIV_TMRS BIT[20] R  
	INACTIV_TMRS_EXST BIT[19] R  
	HIGH_FREQUENCY_BAM BIT[18] R  
	BAM_HAS_NO_BYPASS BIT[17] R  
	SECURED BIT[16] R  
	USE_VMIDMT BIT[15] R  
	AXI_ACTIVE BIT[14] R  
	CE_BUFFER_SIZE BIT[13:12] R  
	NUM_EES BIT[11:8] R  
	REVISION BIT[7:0] R  

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070004
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

BAM_NUM_PIPES ADDRESS 0x1008 R NO_CSR_TEST
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24] R  
	PERIPH_NON_PIPE_GRP BIT[23:16] R  
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14] R  
	BAM_NUM_PIPES BIT[7:0] R  

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21] RW   NO_CSR_TEST
	SW_EVENTS_SEL BIT[20:19] RW   NO_CSR_TEST
	BAM_DATA_ERASE BIT[18] RW   NO_CSR_TEST
	BAM_DATA_FLUSH BIT[17] RW   NO_CSR_TEST
	BAM_CLK_ALWAYS_ON BIT[16] RW  
	BAM_TESTBUS_SEL BIT[6:0] RW  

BAM_TEST_BUS_REG ADDRESS 0x1014 R NO_CSR_TEST
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0] R  

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x07800000
	BAM_CONFIG_IDLE BIT[26] R  
	BAM_RB_IDLE BIT[25] R  
	BAM_OPB_IDLE BIT[24] R  
	BAM_IDLE BIT[23] R  
	BAM_ERR_HVMID BIT[22:18] R  
	BAM_ERR_DIRECT_MODE BIT[17] R  
	BAM_ERR_HCID BIT[16:12] R  
	BAM_ERR_HPROT BIT[11:8] R  
	BAM_ERR_HBURST BIT[7:5] R  
	BAM_ERR_HSIZE BIT[4:3] R  
	BAM_ERR_HWRITE BIT[2] R  
	BAM_ERR_HTRANS BIT[1:0] R  

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0] R  

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0] R  

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0] R  

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0] R  

BAM_TRUST_REG ADDRESS 0x2000 RW NO_CSR_TEST
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13] RW  
	BAM_VMID BIT[12:8] RW  
	BAM_RST_BLOCK BIT[7] RW  
	BAM_EE BIT[2:0] RW  

BAM_P_TRUST_REGn(n):(0)-(3) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW NO_CSR_TEST
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8] RW  
	BAM_P_SUP_GROUP BIT[7:3] RW  
	BAM_P_EE BIT[2:0] RW  

BAM_IRQ_SRCS_EEn(n):(0)-(3) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31] R  
	P_IRQ BIT[30:0] R  

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(3) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW NO_CSR_TEST
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31] RW  
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0] RW  
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(3) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31] R  
	P_IRQ_UNMASKED BIT[30:0] R  

BAM_PIPE_ATTR_EEn(n):(0)-(3) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R NO_CSR_TEST
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31] R  
	P_ATTR BIT[30:0] R  

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31] R  
	P_IRQ BIT[30:0] R  

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW NO_CSR_TEST
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31] RW  
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0] RW  
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31] R  
	P_IRQ_UNMASKED BIT[30:0] R  

BAM_P_CTRLn(n):(0)-(3) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16] RW  
	P_WRITE_NWD BIT[11] RW   NO_CSR_TEST
	P_PREFETCH_LIMIT BIT[10:9] RW   NO_CSR_TEST
	P_AUTO_EOB_SEL BIT[8:7] RW   NO_CSR_TEST
	P_AUTO_EOB BIT[6] RW   NO_CSR_TEST
	P_SYS_MODE BIT[5] RW  
	P_SYS_STRM BIT[4] RW  
	P_DIRECTION BIT[3] RW  
	P_EN BIT[1] RW   NO_CSR_TEST

BAM_P_RSTn(n):(0)-(3) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W NO_CSR_TEST
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0] W  

BAM_P_HALTn(n):(0)-(3) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4] RW  
	P_PIPE_EMPTY BIT[3] R   NO_CSR_TEST
	P_LAST_DESC_ZLT BIT[2] R   NO_CSR_TEST
	P_PROD_HALTED BIT[1] RW  
	P_HALT BIT[0] RW  

BAM_P_IRQ_STTSn(n):(0)-(3) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R NO_CSR_TEST
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7] R  
	P_PIPE_RST_ERROR_IRQ BIT[6] R  
	P_TRNSFR_END_IRQ BIT[5] R  
	P_ERR_IRQ BIT[4] R  
	P_OUT_OF_DESC_IRQ BIT[3] R  
	P_WAKE_IRQ BIT[2] R  
	P_TIMER_IRQ BIT[1] R  
	P_PRCSD_DESC_IRQ BIT[0] R  

BAM_P_IRQ_CLRn(n):(0)-(3) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7] W  
	P_PIPE_RST_ERROR_CLR BIT[6] W  
	P_TRNSFR_END_CLR BIT[5] W  
	P_ERR_CLR BIT[4] W  
	P_OUT_OF_DESC_CLR BIT[3] W  
	P_WAKE_CLR BIT[2] W  
	P_TIMER_CLR BIT[1] W  
	P_PRCSD_DESC_CLR BIT[0] W  

BAM_P_IRQ_ENn(n):(0)-(3) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7] RW  
	P_PIPE_RST_ERROR_EN BIT[6] RW  
	P_TRNSFR_END_EN BIT[5] RW  
	P_ERR_EN BIT[4] RW  
	P_OUT_OF_DESC_EN BIT[3] RW  
	P_WAKE_EN BIT[2] RW  
	P_TIMER_EN BIT[1] RW  
	P_PRCSD_DESC_EN BIT[0] RW  

BAM_P_TIMERn(n):(0)-(3) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R NO_CSR_TEST
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0] R  

BAM_P_TIMER_CTRLn(n):(0)-(3) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW NO_CSR_TEST
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31] RW  
	P_TIMER_RUN BIT[30] RW  
	P_TIMER_MODE BIT[29] RW  
	P_TIMER_TRSHLD BIT[15:0] RW  

BAM_P_PRDCR_SDBNDn(n):(0)-(3) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R NO_CSR_TEST
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24] R  
	BAM_P_TOGGLE BIT[20] R  
	BAM_P_CTRL BIT[19:16] R  
	BAM_P_BYTES_FREE BIT[15:0] R  

BAM_P_CNSMR_SDBNDn(n):(0)-(3) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R NO_CSR_TEST
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30] R  
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28] R  
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27] R  
	BAM_P_SB_UPDATED BIT[26] R  
	BAM_P_NWD_TOGGLE BIT[25] R  
	BAM_P_NWD_TOGGLE_R BIT[24] R  
	BAM_P_WAIT_4_ACK BIT[23] R  
	BAM_P_ACK_TOGGLE BIT[22] R  
	BAM_P_ACK_TOGGLE_R BIT[21] R  
	BAM_P_TOGGLE BIT[20] R  
	BAM_P_CTRL BIT[19:16] R  
	BAM_P_BYTES_AVAIL BIT[15:0] R  

BAM_P_SW_OFSTSn(n):(0)-(3) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW NO_CSR_TEST
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16] RW  
	SW_DESC_OFST BIT[15:0] RW  

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(3) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW NO_CSR_TEST
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16] RW  
	AU_ACKED BIT[15:0] RW  

BAM_P_PSM_CNTXT_2_n(n):(0)-(3) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31] RW  
	PSM_DESC_IRQ BIT[30] RW  
	PSM_DESC_IRQ_DONE BIT[29] RW  
	PSM_GENERAL_BITS BIT[28:25] RW  
	PSM_CONS_STATE BIT[24:22] RW  
	PSM_PROD_SYS_STATE BIT[21:19] RW  
	PSM_PROD_B2B_STATE BIT[18:16] RW  
	PSM_DESC_SIZE BIT[15:0] RW  

BAM_P_PSM_CNTXT_3_n(n):(0)-(3) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0] RW  

BAM_P_PSM_CNTXT_4_n(n):(0)-(3) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16] RW  
	PSM_SAVED_ACCUMED_SIZE BIT[15:0] RW  

BAM_P_PSM_CNTXT_5_n(n):(0)-(3) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16] RW  
	PSM_OFST_IN_DESC BIT[15:0] RW  

BAM_P_EVNT_REGn(n):(0)-(3) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW NO_CSR_TEST
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16] RW  
	P_DESC_FIFO_PEER_OFST BIT[15:0] RW  

BAM_P_DESC_FIFO_ADDRn(n):(0)-(3) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0] RW  

BAM_P_FIFO_SIZESn(n):(0)-(3) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16] RW  
	P_DESC_FIFO_SIZE BIT[15:0] RW  

BAM_P_DATA_FIFO_ADDRn(n):(0)-(3) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0] RW  

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(3) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0] RW  

BAM_P_EVNT_DEST_ADDRn(n):(0)-(3) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0] RW  

BAM_P_DF_CNTXT_n(n):(0)-(3) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW NO_CSR_TEST
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16] RW  
	DF_DESC_OFST BIT[15:0] RW  

BAM_P_RETR_CNTXT_n(n):(0)-(3) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW NO_CSR_TEST
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16] RW  
	RETR_OFST_IN_DESC BIT[15:0] RW  

BAM_P_SI_CNTXT_n(n):(0)-(3) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW NO_CSR_TEST
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0] RW  

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(3) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0] RW  

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(3) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0] RW  

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(3) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0] RW  

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(3) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0] RW  

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(3) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0] RW  

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(3) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0] RW  

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(3) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0] RW  

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(3) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.QPIC_QPIC_XPU2 (level 1)
----------------------------------------------------------------------------------------
QPIC_QPIC_XPU2 BASE 0x07980000 SIZE=0x00040000 qpic_qpic_xpu2addr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QPIC_QPIC_XPU2.BAM_LITE_TOP_QPIC (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QPIC_QPIC_XPU2.BAM_LITE_TOP_QPIC' does not directly contain any register.
----------------------------------------------------------------------------------------

bam_lite_top_qpic MODULE OFFSET=QPIC_QPIC_XPU2+0x00000000 MAX=QPIC_QPIC_XPU2+0x0001E000 APRE=QPIC_QPIC_ APOST= SPRE=QPIC_QPIC_ SPOST=

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QPIC_QPIC_XPU2.BAM_LITE_TOP_QPIC.BAM (level 3)
----------------------------------------------------------------------------------------
bam MODULE OFFSET=QPIC_QPIC_XPU2+0x00004000 MAX=QPIC_QPIC_XPU2+0x0001FFFF APRE=QPIC_QPIC_ APOST= SPRE=QPIC_QPIC_ SPOST=

BAM_CTRL ADDRESS 0x0000 RW NO_CSR_TEST
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20] RW  
	CACHE_MISS_ERR_RESP_EN BIT[19] RW  
	LOCAL_CLK_GATING BIT[18:17] RW  
	IBC_DISABLE BIT[16] RW  
	BAM_CACHED_DESC_STORE BIT[15] RW  
	BAM_DESC_CACHE_SEL BIT[14:13] RW  
	BAM_TESTBUS_SEL BIT[11:5] RW  
	BAM_EN_ACCUM BIT[4] RW  
	BAM_EN BIT[1] RW  
	BAM_SW_RST BIT[0] RW  

BAM_TIMER ADDRESS 0x0040 R
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0] R  

BAM_TIMER_CTRL ADDRESS 0x0044 RW NO_CSR_TEST
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31] RW  
	TIMER_RUN BIT[30] RW  
	TIMER_MODE BIT[29] RW  
	TIMER_TRSHLD BIT[15:0] RW  

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW NO_CSR_TEST
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0] RW  

BAM_IRQ_STTS ADDRESS 0x0014 R NO_CSR_TEST
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4] R  
	BAM_EMPTY_IRQ BIT[3] R  
	BAM_ERROR_IRQ BIT[2] R  
	BAM_HRESP_ERR_IRQ BIT[1] R  

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4] W  
	BAM_EMPTY_CLR BIT[3] W  
	BAM_ERROR_CLR BIT[2] W  
	BAM_HRESP_ERR_CLR BIT[1] W  

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4] RW  
	BAM_EMPTY_EN BIT[3] RW  
	BAM_ERROR_EN BIT[2] RW  
	BAM_HRESP_ERR_EN BIT[1] RW  

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31] RW   NO_CSR_TEST
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30] RW   NO_CSR_TEST
	MULTIPLE_EVENTS_SIZE_EN BIT[29] RW   NO_CSR_TEST
	BAM_ZLT_W_CD_SUPPORT BIT[28] RW   NO_CSR_TEST
	BAM_CD_ENABLE BIT[27] RW   NO_CSR_TEST
	BAM_AU_ACCUMED BIT[26] RW   NO_CSR_TEST
	BAM_PSM_P_HD_DATA BIT[25] RW   NO_CSR_TEST
	BAM_REG_P_EN BIT[24] RW   NO_CSR_TEST
	BAM_WB_DSC_AVL_P_RST BIT[23] RW   NO_CSR_TEST
	BAM_WB_RETR_SVPNT BIT[22] RW   NO_CSR_TEST
	BAM_WB_CSW_ACK_IDL BIT[21] RW   NO_CSR_TEST
	BAM_WB_BLK_CSW BIT[20] RW   NO_CSR_TEST
	BAM_WB_P_RES BIT[19] RW   NO_CSR_TEST
	BAM_SI_P_RES BIT[18] RW   NO_CSR_TEST
	BAM_AU_P_RES BIT[17] RW   NO_CSR_TEST
	BAM_PSM_P_RES BIT[16] RW   NO_CSR_TEST
	BAM_PSM_CSW_REQ BIT[15] RW   NO_CSR_TEST
	BAM_SB_CLK_REQ BIT[14] RW   NO_CSR_TEST
	BAM_IBC_DISABLE BIT[13] RW  
	BAM_NO_EXT_P_RST BIT[12] RW  
	BAM_FULL_PIPE BIT[11] RW   NO_CSR_TEST
	BAM_ADML_SYNC_BRIDGE BIT[3] RW   NO_CSR_TEST
	BAM_PIPE_CNFG BIT[2] RW   NO_CSR_TEST
	BAM_ADML_DEEP_CONS_FIFO BIT[1] RW   NO_CSR_TEST
	BAM_ADML_INCR4_EN_N BIT[0] RW   NO_CSR_TEST

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x0000000F
	SUP_GRP_LOCKER_RST_SUPPORT BIT[3] RW  
	ACTIVE_PIPE_RST_SUPPORT BIT[2] RW  
	NO_SW_OFFSET_REVERT_BACK BIT[1] RW  
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0] RW  

BAM_REVISION ADDRESS 0x1000 R NO_CSR_TEST
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24] R  
	CMD_DESC_EN BIT[23] R  
	DESC_CACHE_DEPTH BIT[22:21] R  
	NUM_INACTIV_TMRS BIT[20] R  
	INACTIV_TMRS_EXST BIT[19] R  
	HIGH_FREQUENCY_BAM BIT[18] R  
	BAM_HAS_NO_BYPASS BIT[17] R  
	SECURED BIT[16] R  
	USE_VMIDMT BIT[15] R  
	AXI_ACTIVE BIT[14] R  
	CE_BUFFER_SIZE BIT[13:12] R  
	NUM_EES BIT[11:8] R  
	REVISION BIT[7:0] R  

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070004
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

BAM_NUM_PIPES ADDRESS 0x1008 R NO_CSR_TEST
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24] R  
	PERIPH_NON_PIPE_GRP BIT[23:16] R  
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14] R  
	BAM_NUM_PIPES BIT[7:0] R  

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21] RW   NO_CSR_TEST
	SW_EVENTS_SEL BIT[20:19] RW   NO_CSR_TEST
	BAM_DATA_ERASE BIT[18] RW   NO_CSR_TEST
	BAM_DATA_FLUSH BIT[17] RW   NO_CSR_TEST
	BAM_CLK_ALWAYS_ON BIT[16] RW  
	BAM_TESTBUS_SEL BIT[6:0] RW  

BAM_TEST_BUS_REG ADDRESS 0x1014 R NO_CSR_TEST
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0] R  

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x07800000
	BAM_CONFIG_IDLE BIT[26] R  
	BAM_RB_IDLE BIT[25] R  
	BAM_OPB_IDLE BIT[24] R  
	BAM_IDLE BIT[23] R  
	BAM_ERR_HVMID BIT[22:18] R  
	BAM_ERR_DIRECT_MODE BIT[17] R  
	BAM_ERR_HCID BIT[16:12] R  
	BAM_ERR_HPROT BIT[11:8] R  
	BAM_ERR_HBURST BIT[7:5] R  
	BAM_ERR_HSIZE BIT[4:3] R  
	BAM_ERR_HWRITE BIT[2] R  
	BAM_ERR_HTRANS BIT[1:0] R  

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0] R  

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0] R  

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0] R  

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R NO_CSR_TEST
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0] R  

BAM_TRUST_REG ADDRESS 0x2000 RW NO_CSR_TEST
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13] RW  
	BAM_VMID BIT[12:8] RW  
	BAM_RST_BLOCK BIT[7] RW  
	BAM_EE BIT[2:0] RW  

BAM_P_TRUST_REGn(n):(0)-(8) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW NO_CSR_TEST
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8] RW  
	BAM_P_SUP_GROUP BIT[7:3] RW  
	BAM_P_EE BIT[2:0] RW  

BAM_IRQ_SRCS_EEn(n):(0)-(3) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31] R  
	P_IRQ BIT[30:0] R  

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(3) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW NO_CSR_TEST
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31] RW  
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0] RW  
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(3) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31] R  
	P_IRQ_UNMASKED BIT[30:0] R  

BAM_PIPE_ATTR_EEn(n):(0)-(3) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R NO_CSR_TEST
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31] R  
	P_ATTR BIT[30:0] R  

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31] R  
	P_IRQ BIT[30:0] R  

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW NO_CSR_TEST
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31] RW  
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0] RW  
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31] R  
	P_IRQ_UNMASKED BIT[30:0] R  

BAM_P_CTRLn(n):(0)-(8) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16] RW  
	P_WRITE_NWD BIT[11] RW   NO_CSR_TEST
	P_PREFETCH_LIMIT BIT[10:9] RW   NO_CSR_TEST
	P_AUTO_EOB_SEL BIT[8:7] RW   NO_CSR_TEST
	P_AUTO_EOB BIT[6] RW   NO_CSR_TEST
	P_SYS_MODE BIT[5] RW  
	P_SYS_STRM BIT[4] RW  
	P_DIRECTION BIT[3] RW  
	P_EN BIT[1] RW   NO_CSR_TEST

BAM_P_RSTn(n):(0)-(8) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W NO_CSR_TEST
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0] W  

BAM_P_HALTn(n):(0)-(8) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4] RW   NO_CSR_TEST
	P_PIPE_EMPTY BIT[3] R   NO_CSR_TEST
	P_LAST_DESC_ZLT BIT[2] R   NO_CSR_TEST
	P_PROD_HALTED BIT[1] RW  
	P_HALT BIT[0] RW  

BAM_P_IRQ_STTSn(n):(0)-(8) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R NO_CSR_TEST
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7] R  
	P_PIPE_RST_ERROR_IRQ BIT[6] R  
	P_TRNSFR_END_IRQ BIT[5] R  
	P_ERR_IRQ BIT[4] R  
	P_OUT_OF_DESC_IRQ BIT[3] R  
	P_WAKE_IRQ BIT[2] R  
	P_TIMER_IRQ BIT[1] R  
	P_PRCSD_DESC_IRQ BIT[0] R  

BAM_P_IRQ_CLRn(n):(0)-(8) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7] W  
	P_PIPE_RST_ERROR_CLR BIT[6] W  
	P_TRNSFR_END_CLR BIT[5] W  
	P_ERR_CLR BIT[4] W  
	P_OUT_OF_DESC_CLR BIT[3] W  
	P_WAKE_CLR BIT[2] W  
	P_TIMER_CLR BIT[1] W  
	P_PRCSD_DESC_CLR BIT[0] W  

BAM_P_IRQ_ENn(n):(0)-(8) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7] RW  
	P_PIPE_RST_ERROR_EN BIT[6] RW  
	P_TRNSFR_END_EN BIT[5] RW  
	P_ERR_EN BIT[4] RW  
	P_OUT_OF_DESC_EN BIT[3] RW  
	P_WAKE_EN BIT[2] RW  
	P_TIMER_EN BIT[1] RW  
	P_PRCSD_DESC_EN BIT[0] RW  

BAM_P_TIMERn(n):(0)-(8) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0] R  

BAM_P_TIMER_CTRLn(n):(0)-(8) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW NO_CSR_TEST
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31] RW  
	P_TIMER_RUN BIT[30] RW  
	P_TIMER_MODE BIT[29] RW  
	P_TIMER_TRSHLD BIT[15:0] RW  

BAM_P_PRDCR_SDBNDn(n):(0)-(8) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R NO_CSR_TEST
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24] R  
	BAM_P_TOGGLE BIT[20] R  
	BAM_P_CTRL BIT[19:16] R  
	BAM_P_BYTES_FREE BIT[15:0] R  

BAM_P_CNSMR_SDBNDn(n):(0)-(8) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R NO_CSR_TEST
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30] R  
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28] R  
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27] R  
	BAM_P_SB_UPDATED BIT[26] R  
	BAM_P_NWD_TOGGLE BIT[25] R  
	BAM_P_NWD_TOGGLE_R BIT[24] R  
	BAM_P_WAIT_4_ACK BIT[23] R  
	BAM_P_ACK_TOGGLE BIT[22] R  
	BAM_P_ACK_TOGGLE_R BIT[21] R  
	BAM_P_TOGGLE BIT[20] R  
	BAM_P_CTRL BIT[19:16] R  
	BAM_P_BYTES_AVAIL BIT[15:0] R  

BAM_P_SW_OFSTSn(n):(0)-(8) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16] RW  
	SW_DESC_OFST BIT[15:0] RW  

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(8) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16] RW  
	AU_ACKED BIT[15:0] RW  

BAM_P_PSM_CNTXT_2_n(n):(0)-(8) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31] RW  
	PSM_DESC_IRQ BIT[30] RW  
	PSM_DESC_IRQ_DONE BIT[29] RW  
	PSM_GENERAL_BITS BIT[28:25] RW  
	PSM_CONS_STATE BIT[24:22] RW  
	PSM_PROD_SYS_STATE BIT[21:19] RW  
	PSM_PROD_B2B_STATE BIT[18:16] RW  
	PSM_DESC_SIZE BIT[15:0] RW  

BAM_P_PSM_CNTXT_3_n(n):(0)-(8) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0] RW  

BAM_P_PSM_CNTXT_4_n(n):(0)-(8) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16] RW  
	PSM_SAVED_ACCUMED_SIZE BIT[15:0] RW  

BAM_P_PSM_CNTXT_5_n(n):(0)-(8) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16] RW  
	PSM_OFST_IN_DESC BIT[15:0] RW  

BAM_P_EVNT_REGn(n):(0)-(8) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW NO_CSR_TEST
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16] RW  
	P_DESC_FIFO_PEER_OFST BIT[15:0] RW  

BAM_P_DESC_FIFO_ADDRn(n):(0)-(8) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0] RW  

BAM_P_FIFO_SIZESn(n):(0)-(8) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16] RW  
	P_DESC_FIFO_SIZE BIT[15:0] RW  

BAM_P_DATA_FIFO_ADDRn(n):(0)-(8) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0] RW  

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(8) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0] RW  

BAM_P_EVNT_DEST_ADDRn(n):(0)-(8) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0] RW  

BAM_P_DF_CNTXT_n(n):(0)-(8) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16] RW  
	DF_DESC_OFST BIT[15:0] RW  

BAM_P_RETR_CNTXT_n(n):(0)-(8) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16] RW  
	RETR_OFST_IN_DESC BIT[15:0] RW  

BAM_P_SI_CNTXT_n(n):(0)-(8) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0] RW  

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(8) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0] RW  

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(8) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW NO_CSR_TEST
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0] RW  

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(8) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0] RW  

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(8) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW NO_CSR_TEST
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0] RW  

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(8) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0] RW  

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(8) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW NO_CSR_TEST
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0] RW  

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(8) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0] RW  

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(8) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW NO_CSR_TEST
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QPIC_QPIC_XPU2.BAM_LITE_TOP_QPIC.XPU2 (level 3)
----------------------------------------------------------------------------------------
xpu2 MODULE OFFSET=QPIC_QPIC_XPU2+0x00002000 MAX=QPIC_QPIC_XPU2+0x00003FFF APRE=QPIC_QPIC_ APOST= SPRE=QPIC_QPIC_ SPOST=

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001416
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_RGn_RACRm(n,m):(0,0)-(22,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

XPU_RGn_SCR(n):(0)-(22) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_RGn_MCR(n):(0)-(22) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QPIC_QPIC_XPU2.BAM_LITE_TOP_QPIC.VMIDMT (level 3)
----------------------------------------------------------------------------------------
vmidmt MODULE OFFSET=QPIC_QPIC_XPU2+0x00000000 MAX=QPIC_QPIC_XPU2+0x00000FFF APRE=QPIC_QPIC_ APOST= SPRE=QPIC_QPIC_ SPOST=

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28] RW  
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_SCR1 ADDRESS 0x0004 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000F00
	GASRAE BIT[24] RW  
	NSNUMSMRGO BIT[11:8] RW  

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x8800080A
	SES BIT[31] R  
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009400
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x000A021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0] R  

VMIDMT_SGFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[27:24] R  
	SSDINDEX BIT[19:16] R  
	STREAMINDEX BIT[3:0] R  

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x0800080A
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x000A021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_GFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[27:24] R  
	SSDINDEX BIT[19:16] R  
	STREAMINDEX BIT[3:0] R  

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_VMIDMTACR ADDRESS 0x009C RW NO_CSR_TEST
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_NSCR0 ADDRESS 0x0400 RW NO_CSR_TEST
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_NSCR2 ADDRESS 0x0408 RW NO_CSR_TEST
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_NSACR ADDRESS 0x0410 RW NO_CSR_TEST
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_NSGFAR0 ADDRESS 0x0440 R NO_CSR_TEST
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_NSGFSR ADDRESS 0x0448 RW NO_CSR_TEST
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW NO_CSR_TEST
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R NO_CSR_TEST
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R NO_CSR_TEST
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[27:24] R  
	SSDINDEX BIT[19:16] R  
	STREAMINDEX BIT[3:0] R  

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R NO_CSR_TEST
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW NO_CSR_TEST
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x0000FFFF
	RWE BIT[15:0] RW  

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[9:0] RW  

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2] RW  
	BPMSACFG BIT[1] RW  
	BPSMSACFG BIT[0] RW  

VMIDMT_S2VRn(n):(0)-(9) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28] RW  
	WACFG BIT[23:22] RW  
	RACFG BIT[21:20] RW  
	NSCFG BIT[19:18] RW  
	TYPE BIT[17:16] R  
	MEMATTR BIT[14:12] RW  
	MTCFG BIT[11] RW  
	SHCFG BIT[9:8] RW  
	VMID BIT[4:0] RW  

VMIDMT_AS2VRn(n):(0)-(9) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30] RW  
	RCISH BIT[29] RW  
	RCOSH BIT[28] RW  
	REQPRIORITYCFG BIT[4] RW  
	REQPRIORITY BIT[1:0] RW  

VMIDMT_SMRn(n):(0)-(9) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
	VALID BIT[31] RW  
	MASK BIT[19:16] RW  
	ID BIT[3:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QPIC_QPIC_XPU2.EBI2CR (level 2)
----------------------------------------------------------------------------------------
ebi2cr MODULE OFFSET=QPIC_QPIC_XPU2+0x00020000 MAX=QPIC_QPIC_XPU2+0x00027FFF APRE=QPIC_ APOST= SPRE=QPIC_ SPOST=

EBI2_CHIP_SELECT_CFG0 ADDRESS 0x6000 RW NO_CSR_TEST
EBI2_CHIP_SELECT_CFG0 RESET_VALUE 0x00000801
	LCD_EN_CFG BIT[15] RW  
		DISABLE VALUE 0x0
		LCD_EN VALUE 0x1
	LCD_CS_CFG BIT[14] RW  
		DISABLE VALUE 0x0
		LCD_CS VALUE 0x1
	NAND_CS_CFG BIT[13] RW  
		DISABLE VALUE 0x0
		NAND_CS VALUE 0x1
	CS7_CFG BIT[12] RW  
		DISABLE VALUE 0x0
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
	CS6_CFG BIT[11] RW  
		DISABLE VALUE 0x0
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
	ETM_CS_CFG BIT[10] RW  
		DISABLE VALUE 0x0
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
	CS5_CFG BIT[9:8] RW  
		DISABLE VALUE 0x0
		LCD_DEVICE_CONNECTED VALUE 0x1
		LCD_DEVICE_CHIP_ENABLE VALUE 0x2
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x3
	CS4_CFG BIT[7:6] RW  
		DISABLE VALUE 0x0
		LCD_DEVICE_CONNECTED VALUE 0x1
		RESERVED VALUE 0x2
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x3
	CS3_CFG BIT[5] RW  
		DISABLE VALUE 0x0
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
	CS2_CFG BIT[4] RW  
		DISABLE VALUE 0x0
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
	CS1_CFG BIT[3:2] RW  
		DISABLE VALUE 0x0
		SERIAL_FLASH_DEVICE VALUE 0x1
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x2
		RESERVED VALUE 0x3
	CS0_CFG BIT[1:0] RW  
		DISABLE VALUE 0x0
		SERIAL_FLASH_DEVICE VALUE 0x1
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x2
		RESERVED VALUE 0x3

EBI2_CFG ADDRESS 0x7004 RW
EBI2_CFG RESET_VALUE 0x04014000
	DISABLE_SECOND_NAND_CONTROLER BIT[27] RW  
	DRIVE_OE_EN BIT[26] RW  
		OUTPUT_ENABLE_ASSERTED_ONLY_DURING_WRITES VALUE 0x0
		OUTPUT_ENABLE_ASSERTED_ALL_THE_TIME_EXCEPT_DURING_READ_DATA_TRANSFER VALUE 0x1
	WAIT_N_PGM_DLY_ENA BIT[23] RW  
	WAIT_N_PGM_DLY_SEL BIT[22:18] RW  
	EBI2_XMEMC_RECOVERY BIT[17:16] RW  
	FORCE_IE_HIGH BIT[15] RW  
	FBCLK_PAD_FB_ENA BIT[14] RW  
	FBCLK_PGM_DLY_ENA BIT[13] RW  
	FBCLK_PGM_DLY_SEL BIT[12:8] RW  
	BUSY_01_SEL BIT[7] RW  
	PGM_DLY_ENA BIT[5] RW  
	PGM_DLY_SEL BIT[4:0] RW  

EBI2_ARBITER_CFG ADDRESS 0x7030 RW
EBI2_ARBITER_CFG RESET_VALUE 0x00000039
	NANDC_CFG_PRIORITY BIT[7:6] RW  
		LOWEST_PRIORITY VALUE 0x0
		HIGHEST_PRIORITY VALUE 0x1
		SECOND_HIGHEST_PRIORITY VALUE 0x2
		THIRD_HIGHEST_PRIORITY VALUE 0x3
	XMEMC_PRIORITY BIT[5:4] RW  
		LOWEST_PRIORITY VALUE 0x0
		HIGHEST_PRIORITY VALUE 0x1
		SECOND_HIGHEST_PRIORITY VALUE 0x2
		THIRD_HIGHEST_PRIORITY VALUE 0x3
	NANDC_PRIORITY BIT[3:2] RW  
		LOWEST_PRIORITY VALUE 0x0
		HIGHEST_PRIORITY VALUE 0x1
		SECOND_HIGHEST_PRIORITY VALUE 0x2
		THIRD_HIGHEST_PRIORITY VALUE 0x3
	LCDC_PRIORITY BIT[1:0] RW  
		LOWEST_PRIORITY VALUE 0x0
		HIGHEST_PRIORITY VALUE 0x1
		SECOND_HIGHEST_PRIORITY VALUE 0x2
		THIRD_HIGHEST_PRIORITY VALUE 0x3

EBI2_DEBUG_REG_LSB ADDRESS 0x4048 R
EBI2_DEBUG_REG_LSB RESET_VALUE 0x00000000
	DEBUG_REG BIT[31:0] R  

EBI2_DEBUG_REG_MSB ADDRESS 0x404C R
EBI2_DEBUG_REG_MSB RESET_VALUE 0x00000000
	DEBUG_REG BIT[31:0] R  

EBI2_DEBUG_SEL ADDRESS 0x4050 RW
EBI2_DEBUG_SEL RESET_VALUE 0x00000000
	QPIC_TEST_BUS_SUB_CORES_SEL BIT[12:10] RW  
		QPIC_TEST_BUS VALUE 0x0
		CFG_BRDG_SLV VALUE 0x1
		CFG_BRDG_MST VALUE 0x2
		DAT_BRDG_SLV VALUE 0x5
		DAT_BRDG_MST VALUE 0x6
		BAM_TEST_BUS VALUE 0x7
	DEBUG_BUS_EN BIT[9] RW  
		DEBUG_BUS_DISABLED VALUE 0x0
		DEBUG_BUS_ENABLED VALUE 0x1
	DEBUG_BUS_UPPER_SEL BIT[8] RW  
		SELECT_EBI2_DEBUG_BUS_LOWER_32_BIT_31_0 VALUE 0x0
		SELECT_EBI2_DEBUG_BUS_UPPER_32_BIT_63_32 VALUE 0x1
	QPIC_TEST_BUS_SEL BIT[3:0] RW  
		NONE VALUE 0x0
		ARBITER VALUE 0x1
		REG_IF VALUE 0x2
		XMEMC VALUE 0x3
		AHB_IF VALUE 0x4
		LCDC VALUE 0x5
		DECODER VALUE 0x6
		NANDC VALUE 0x7

EBI2_CRC_CFG ADDRESS 0x6054 RW
EBI2_CRC_CFG RESET_VALUE 0x00000000
	EBI2_CRC_MODE BIT[17] RW  
	EBI2_LD_SEED BIT[16] RW  
	EBI2_RANDM_SEED BIT[15:0] RW  

EBI2_CRC_REMINDER_CFG ADDRESS 0x6058 R NO_CSR_TEST
EBI2_CRC_REMINDER_CFG RESET_VALUE 0x00000000
	EBI2_CRC_REMINDER BIT[15:0] R  

EBI2_NAND_ADM_MUX ADDRESS 0x605C RW
EBI2_NAND_ADM_MUX RESET_VALUE 0x00000FC0
	CH1_CMD_ACK_MASK BIT[11] RW  
	CH1_DATA_ACK_MASK BIT[10] RW  
	CH1_CMD_REQ_MASK BIT[9] RW  
	CH1_DATA_REQ_MASK BIT[8] RW  
	CH1_OP_DONE_IRQ_MASK BIT[7] RW  
	CH1_WR_ER_DONE_IRQ_MASK BIT[6] RW  
	CH0_CMD_ACK_MASK BIT[5] RW  
	CH0_DATA_ACK_MASK BIT[4] RW  
	CH0_CMD_REQ_MASK BIT[3] RW  
	CH0_DATA_REQ_MASK BIT[2] RW  
	CH0_OP_DONE_IRQ_MASK BIT[1] RW  
	CH0_WR_ER_DONE_IRQ_MASK BIT[0] RW  

EBI2_CLKON_CFG ADDRESS 0x7068 RW NO_CSR_TEST
EBI2_CLKON_CFG RESET_VALUE 0x00000000
	GATE_ENA BIT[31] RW  
	GATED_CLK_SEL BIT[30] RW  
	PIPE_AHB_ACC BIT[29] RW  
	IGN_AHB_HRDYIN BIT[28] RW  
	UNUSED_27_24 BIT[27:24] RW  
	CD_IVAL BIT[23:16] RW  
	CH_IVAL BIT[15:0] RW  

EBI2_CORE_CLKON_CFG ADDRESS 0x706C RW NO_CSR_TEST
EBI2_CORE_CLKON_CFG RESET_VALUE 0x00000000
	GATE_NAND_ENA BIT[31] RW  
	GATE_XMEM_ENA BIT[30] RW  
	GATE_LCD_ENA BIT[29] RW  
	UNUSED_28_12 BIT[28:12] RW  
	NAND_CH_IVAL BIT[11:8] RW  
	XMEM_CH_IVAL BIT[7:4] RW  
	LCD_CH_IVAL BIT[3:0] RW  

QPIC_LCDC_CTRL ADDRESS 0x2000 RW NO_CSR_TEST
QPIC_LCDC_CTRL RESET_VALUE 0xC0FA3C44
	BACKPRESSURE_N_POLARITY BIT[31] RW  
	EOF_ACTIVE_EDGE BIT[30] RW  
	SEND_RAW_VSYNC BIT[29] RW  
	DEVICE_RESET_POLARITY BIT[28] RW  
	DIRECT_SW_DEVICE_RESET BIT[27] RW  
	MDP_EN BIT[26] RW  
	LCD_DEVICE_RESET_NUM_OF_CYCLES BIT[25:14] RW  
	LCD_VSYNC_HIGH_NUM_OF_CYCLES BIT[13:9] RW  
	LCD_EN BIT[8] RW  
	LCD_FIFO_RDY_IRQ_THRESH BIT[7:3] RW  
	LCD_VSYNC_ACTIVE_HIGH BIT[2] RW  
	LCD_BAM_MODE BIT[1] RW  
	LCD_WAIT_FOR_VSYNC BIT[0] RW  

LCDC_VERSION ADDRESS 0x2004 R
LCDC_VERSION RESET_VALUE 0x10020014
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

QPIC_LCDC_IRQ_EN ADDRESS 0x2008 RW
QPIC_LCDC_IRQ_EN RESET_VALUE 0x00000000
	FIFO_EMPTY_IRQ_EN BIT[4] RW  
	FIFO_FULL_IRQ_EN BIT[3] RW  
	DATA_EOF_IRQ_EN BIT[2] RW  
	FIFO_RDY_IRQ_EN BIT[1] RW  
	VSYNC_IRQ_EN BIT[0] RW  

QPIC_LCDC_IRQ_STTS ADDRESS 0x200C R
QPIC_LCDC_IRQ_STTS RESET_VALUE 0x0000001A
	FIFO_EMPTY_IRQ_STTS BIT[4] R  
	FIFO_FULL_IRQ_STTS BIT[3] R  
	DATA_EOF_IRQ_STTS BIT[2] R  
	FIFO_RDY_IRQ_STTS BIT[1] R  
	VSYNC_IRQ_STTS BIT[0] R  

QPIC_LCDC_IRQ_CLR ADDRESS 0x2010 W
QPIC_LCDC_IRQ_CLR RESET_VALUE 0x00000000
	FIFO_EMPTY_IRQ_CLR BIT[4] W  
	FIFO_FULL_IRQ_CLR BIT[3] W  
	DATA_EOF_IRQ_CLR BIT[2] W  
	FIFO_RDY_IRQ_CLR BIT[1] W  
	VSYNC_IRQ_CLR BIT[0] W  

QPIC_LCDC_STTS ADDRESS 0x2014 R
QPIC_LCDC_STTS RESET_VALUE 0x00000140
	LCDC_PRESENT_STATE BIT[16:13] R  
	LCDC_AHBM_PRESENT_STATE BIT[12:9] R  
	SW_RESET_DONE_SYNC BIT[8] R  
	LCD_FIFO_FULL BIT[7] R  
	LCD_FIFO_EMPTY BIT[6] R  
	LCD_FIFO_FULLNESS BIT[5:0] R  

QPIC_LCDC_CMD_DATA_CYCLE_CNT ADDRESS 0x2018 RW NO_CSR_TEST
QPIC_LCDC_CMD_DATA_CYCLE_CNT RESET_VALUE 0x00000000
	DATA_CYCLE_CNT BIT[2:0] RW  

QPIC_LCDC_CFG0 ADDRESS 0x2020 RW NO_CSR_TEST
QPIC_LCDC_CFG0 RESET_VALUE 0x08821104
	CMD_BUS_ALIGNMENT BIT[31:30] RW  
		PADS_7_TO_0 VALUE 0x0
		PADS_8_TO_1 VALUE 0x1
		PADS_17_TO_10 VALUE 0x2
	ADDR_CS_SETUP BIT[29:25] RW  
	WR_ACTIVE BIT[24:20] RW  
	WR_CS_HOLD BIT[19:15] RW  
	CS_WR_RD_SETUP BIT[14:10] RW  
	RD_ACTIVE BIT[9:5] RW  
	RD_CS_HOLD BIT[4:0] RW  

QPIC_LCDC_CFG1 ADDRESS 0x2024 RW NO_CSR_TEST
QPIC_LCDC_CFG1 RESET_VALUE 0x40000000
	LCD_RECOV_CYCLES BIT[31:27] RW  

QPIC_LCDC_CFG2 ADDRESS 0x2028 RW NO_CSR_TEST
QPIC_LCDC_CFG2 RESET_VALUE 0x005E102C
	TRANSPARENT_MODE BIT[24] RW  
	SUB_OPTION_FOR_BPP BIT[23:22] RW  
		NON_COMBINED_PIXELS VALUE 0x0
		COMBINED_PIXELS VALUE 0x1
	OUTPUT_NUM_OF_BIT_PER_PIXEL BIT[21:19] RW  
		OUTPUT_8_BPP VALUE 0x0
		OUTPUT_12_BPP VALUE 0x1
		OUTPUT_16_BPP VALUE 0x2
		OUTPUT_18_BPP VALUE 0x3
		OUTPUT_24_BPP VALUE 0x4
	WRX_POLARITY BIT[18] RW  
	RDX_POLARITY BIT[17] RW  
	DATA_IF_WIDTH BIT[15:12] RW  
		IF_8_PINS VALUE 0x0
		IF_9_PINS VALUE 0x1
		IF_16_PINS VALUE 0x2
		IF_18_PINS VALUE 0x3
	INPUT_PIXEL_ENC_MODE BIT[11:8] RW  
		RGB565 VALUE 0x0
		BGRX VALUE 0x1
		XRGB VALUE 0x2
	FRAME_BUFFER_ADDRESS BIT[7:0] RW  

QPIC_LCDC_RESET ADDRESS 0x202C W NO_CSR_TEST
QPIC_LCDC_RESET RESET_VALUE 0x00000000
	LCD_RESET BIT[0] W  

QPIC_LCD_DEVICE_RESET ADDRESS 0x2030 W
QPIC_LCD_DEVICE_RESET RESET_VALUE 0x00000000
	LCD_DEVICE_RESET BIT[0] W  

QPIC_LCDC_FIFO_SOF ADDRESS 0x2100 W
QPIC_LCDC_FIFO_SOF RESET_VALUE 0x00000000
	LCD_FIFO_SOF BIT[0] W  

QPIC_LCDC_FIFO_DATA_PORTn(n):(0)-(15) ARRAY 0x00002140+0x4*n
QPIC_LCDC_FIFO_DATA_PORT0 ADDRESS 0x2140 W
QPIC_LCDC_FIFO_DATA_PORT0 RESET_VALUE 0x00000000
	LCD_FIFO_WRITE_PORT BIT[31:0] W  

QPIC_LCDC_FIFO_EOF ADDRESS 0x2180 W
QPIC_LCDC_FIFO_EOF RESET_VALUE 0x00000000
	LCD_FIFO_EOF BIT[0] W  

LCD_DEVICE_CMDn(n):(0)-(255) ARRAY 0x00003000+0x4*n
LCD_DEVICE_CMD0 ADDRESS 0x3000 RW NO_CSR_TEST
LCD_DEVICE_CMD0 RESET_VALUE 0x00000000
	CMD_ARGUMENT BIT[31:0] RW  

QPIC_VERSION ADDRESS 0x4100 R
QPIC_VERSION RESET_VALUE 0x20010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

QPIC_CTRL ADDRESS 0x7104 W NO_CSR_TEST
QPIC_CTRL RESET_VALUE 0x00000000
	QPIC_SW_RESET BIT[0] W  
		NO_RESET VALUE 0x0
		RESET VALUE 0x1

QPIC_HW_INFO ADDRESS 0x4108 R NO_CSR_TEST
QPIC_HW_INFO RESET_VALUE 0xC0000862
	QPIC_LCD_PRESENT BIT[31] R  
	QPIC_NAND_PRESENT BIT[30] R  
	QPIC_LCD_PIPE BIT[11:8] R  
	QPIC_NAND_CPU2_PIPE BIT[7:4] R  
	QPIC_NAND_CPU1_PIPE BIT[3:0] R  

QPIC_REG_PERMISSION ADDRESS 0x510C RW
QPIC_REG_PERMISSION RESET_VALUE 0x000003F7
	QPICREG_GROUP_5_WRITE BIT[9] RW  
	QPICREG_GROUP_5_READ BIT[8] RW  
	QPICREG_GROUP_4_WRITE BIT[7] RW  
	QPICREG_GROUP_4_READ BIT[6] RW  
	QPICREG_GROUP_3_WRITE BIT[5] RW  
	QPICREG_GROUP_3_READ BIT[4] RW  
	QPICREG_GROUP_2_WRITE BIT[3] RW  
	QPICREG_GROUP_2_READ BIT[2] RW  
	QPICREG_GROUP_1_WRITE BIT[1] RW  
	QPICREG_GROUP_1_READ BIT[0] RW  

QPIC_DEBUG ADDRESS 0x5110 W NO_CSR_TEST
QPIC_DEBUG RESET_VALUE 0x00000000
	BAM_LITE_HREADY_CHICKEN BIT[2] W  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QPIC_HREADY_CHICKEN BIT[1] W  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_MASK BIT[0] W  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QPIC_HW_GENERICS ADDRESS 0x4114 R NO_CSR_TEST
QPIC_HW_GENERICS RESET_VALUE 0x00000000
	USE_NANDC BIT[7] R  
	USE_LCDC BIT[6] R  
	USE_XMEMC BIT[5] R  
	LCDC_TX_PIPE_NUM BIT[4:0] R  

ILAM_DEBUG_CONFIG ADDRESS 0x4200 RW
ILAM_DEBUG_CONFIG RESET_VALUE 0x20000000
	PRE_TRIGGER_WINDOW BIT[31:28] RW  
	ILAM_EN BIT[25] RW   NO_CSR_TEST
	EXT_TRIG_EN BIT[23] RW  
	DEBUG_EN BIT[16] RW   NO_CSR_TEST

ILAM_DEBUG_MASK ADDRESS 0x4204 RW
ILAM_DEBUG_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0] RW  

QPIC_RAM_DEBUG_ACC_SW_CTL ADDRESS 0x4208 RW NO_CSR_TEST
QPIC_RAM_DEBUG_ACC_SW_CTL RESET_VALUE 0x00000000
	SW_RAM_RD_ADDRESS_ENABLE BIT[30] RW  
	SW_RAM_READ_ENABLE BIT[29] W  
	SW_RAM_RD_ADDRESS BIT[28:20] RW  
	SW_RAM_WR_ADDRESS_ENABLE BIT[19] RW  
	SW_RAM_WRITE_ENABLE BIT[18] W  
	SW_RAM_WR_ADDRESS BIT[17:9] RW  
	LAST_CAPTURE_ADDRESS BIT[8:0] R  

QPIC_RAM_DEBUG_ACC_DATA ADDRESS 0x420C RW NO_CSR_TEST
QPIC_RAM_DEBUG_ACC_DATA RESET_VALUE 0x00000000
	RAM_DATA BIT[31:0] RW  

ILAM_DEBUG_MATCH ADDRESS 0x4210 RW
ILAM_DEBUG_MATCH RESET_VALUE 0x00000000
	MATCH BIT[31:0] RW  

QPIC_PERF_MON_CFG ADDRESS 0x4214 RW NO_CSR_TEST
QPIC_PERF_MON_CFG RESET_VALUE 0x00000000
	PERF_INCIDENT_EN BIT[3:0] RW  

QPIC_PERF_MON_INDEX ADDRESS 0x4218 W
QPIC_PERF_MON_INDEX RESET_VALUE 0x00000000
	INCIDENT_INDEX BIT[1:0] W  

QPIC_PERF_MON_STATISTIC ADDRESS 0x421C R
QPIC_PERF_MON_STATISTIC RESET_VALUE 0x00000000
	CAPTURED_STATISTIC BIT[31:0] R  

QPIC_PERF_MON_COUNT ADDRESS 0x4220 R
QPIC_PERF_MON_COUNT RESET_VALUE 0x00000000
	SAMPLE_COUNT BIT[15:0] R  

QPIC_PERF_MON_STATUS ADDRESS 0x4224 R
QPIC_PERF_MON_STATUS RESET_VALUE 0x00000000
	COMPUTE_CONGESTION BIT[16] R  
	SAMPLE_IGNORED BIT[15:0] R  

QPIC_IRQ_EN ADDRESS 0x4228 RW
QPIC_IRQ_EN RESET_VALUE 0x00000000
	ILAM_TRIGGER_DETECT BIT[0] RW  

QPIC_IRQ_STTS ADDRESS 0x422C R
QPIC_IRQ_STTS RESET_VALUE 0x00000000
	ILAM_TRIGGER_DETECT BIT[0] R  

QPIC_IRQ_CLR ADDRESS 0x4230 W
QPIC_IRQ_CLR RESET_VALUE 0x00000000
	ILAM_TRIGGER_DETECT BIT[0] W  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QPIC_QPIC_XPU2.EBI2ND (level 2)
----------------------------------------------------------------------------------------
ebi2nd MODULE OFFSET=QPIC_QPIC_XPU2+0x00030000 MAX=QPIC_QPIC_XPU2+0x0003FFFF APRE=QPIC_ APOST= SPRE=QPIC_ SPOST=

NAND_FLASH_CMD ADDRESS 0x0000 RW
NAND_FLASH_CMD RESET_VALUE 0x00080000
	CMD_ACCESS_MODE BIT[31] RW   NO_CSR_TEST
	SPI_TRANSFER_MODE BIT[30:29] RW   NO_CSR_TEST
	SPI_WP BIT[28] RW   NO_CSR_TEST
	SPI_HOLD BIT[27] RW   NO_CSR_TEST
	READ_CACHE_LAST BIT[26] RW  
	READ_CACHE_SEQ BIT[25] RW  
	EN_READ_CACHE_NEXT_CMD BIT[24] RW  
	PAGE_SCOPE_CMD BIT[23] RW  
	MULTI_PAGE_CMD BIT[22] RW  
	EN_PROGRAM_PAGE_CACHE_NEXT_CMD BIT[20] RW  
	EXTENDED_FETCH_ID BIT[19] RW  
	ONE_NAND_INTR_STATUS BIT[18] RW  
	ONE_NAND_HOST_CFG BIT[17] RW  
	AUTO_DETECT_DATA_XFR_SIZE BIT[16:7] RW  
	AUTO_DETECT BIT[6] RW  
	LAST_PAGE BIT[5] RW  
	PAGE_ACC BIT[4] RW  
		NON_PAGE_ACCESS_COMMAND VALUE 0x0
		PAGE_ACCESS_COMMAND VALUE 0x1
	OP_CMD BIT[3:0] RW  
		RESERVED_0 VALUE 0x0
		ABORT_TRANSACTION VALUE 0x1
		PAGE_READ VALUE 0x2
		PAGE_READ_WITH_ECC VALUE 0x3
		PAGE_READ_WITH_ECC_SPARE VALUE 0x4
		RESERVED_5 VALUE 0x5
		PROGRAM_PAGE VALUE 0x6
		PAGE_PROGRAM_WITH_ECC VALUE 0x7
		RESERVED_8 VALUE 0x8
		PROGRAM_PAGE_WITH_SPARE VALUE 0x9
		BLOCK_ERASE VALUE 0xA
		FETCH_ID VALUE 0xB
		CHECK_STATUS VALUE 0xC
		RESET_NAND_FLASH_DEVICE_OR_ONENAND_REGISTER_WRITE VALUE 0xD
		C_ACC_FEATURE VALUE 0xE
		C_ACC_WREN VALUE 0xF

NAND_ADDR0 ADDRESS 0x0004 RW
NAND_ADDR0 RESET_VALUE 0x00000000
	DEV_ADDR0 BIT[31:0] RW  

NAND_ADDR1 ADDRESS 0x0008 RW
NAND_ADDR1 RESET_VALUE 0x00000000
	DEV_ADDR1 BIT[31:0] RW  

NAND_FLASH_CHIP_SELECT ADDRESS 0x000C RW
NAND_FLASH_CHIP_SELECT RESET_VALUE 0x00000000
	RESET_XFR_STEP_LOAD_DONE_STATUS BIT[6] RW  
	XFR_STEP2_SAFE_REG_EN BIT[5] RW  
		DYNAMICALLY_CHANGING_THE_XFR_STEP2_IS_ENABLED VALUE 0x1
	ONE_NAND_EN BIT[3] R  
	DM_EN BIT[2] R  
	PARTIAL_XFR BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	NAND_DEV_SEL BIT[0] R  
		NAND_CS0_IS_SELECTED VALUE 0x0
		NAND_CS1_IS_SELECTED VALUE 0x1

NANDC_EXEC_CMD ADDRESS 0x0010 RW NO_CSR_TEST
NANDC_EXEC_CMD RESET_VALUE 0x00000000
	EXEC_CMD BIT[0] RW  
		EXECUTE_THE_COMMAND VALUE 0x1

NAND_FLASH_STATUS ADDRESS 0x0014 RW NO_CSR_TEST
NAND_FLASH_STATUS RESET_VALUE 0x00000020
	DEV_STATUS BIT[31:16] R  
	CODEWORD_CNTR BIT[15:12] RW  
	FIELD_2KBYTE_DEVICE BIT[11] RW  
		NOT_A_2K_BYTE_PAGE_DEVICE VALUE 0x0
		ENUM_2K_BYTE_PAGE_DEVICE VALUE 0x1
	FIELD_512BYTE_DEVICE BIT[10] RW  
		NOT_A_512_BYTE_PAGE_DEVICE VALUE 0x0
		ENUM_512_BYTE_PAGE_DEVICE VALUE 0x1
	AUTO_DETECT_DONE BIT[9] RW  
	MPU_ERROR BIT[8] RW  
		NO_ERROR VALUE 0x0
		MPU_ERROR_FOR_THE_ACCESS VALUE 0x1
	PROG_ERASE_OP_RESULT BIT[7] RW  
	NANDC_TIMEOUT_ERR BIT[6] RW  
		NO_ERROR VALUE 0x0
		ERROR VALUE 0x1
	READY_BSY_N BIT[5] RW  
		EXTERNAL_FLASH_IS_BUSY VALUE 0x0
		EXTERNAL_FLASH_IS_READY VALUE 0x1
	OP_ERR BIT[4] RW  
	OPER_STATUS BIT[3:0] RW  
		IDLE_STATE VALUE 0x0
		ABORT_TRANSACTION VALUE 0x1
		PAGE_READ VALUE 0x2
		PAGE_READ_WITH_ECC VALUE 0x3
		PAGE_READ_WITH_ECC_AND_SPARE_DATA VALUE 0x4
		SEQUENTIAL_PAGE_READ VALUE 0x5
		PROGRAM_PAGE VALUE 0x6
		PROGRAM_PAGE_WITH_ECC VALUE 0x7
		RESERVED_PROGRAMMING VALUE 0x8
		PROGRAM_PAGE_WITH_SPARE VALUE 0x9
		BLOCK_ERASE VALUE 0xA
		FETCH_ID VALUE 0xB
		CHECK_STATUS VALUE 0xC
		RESET_FLASH_DEVICE VALUE 0xD

NANDC_BUFFER_STATUS ADDRESS 0x0018 RW NO_CSR_TEST
NANDC_BUFFER_STATUS RESET_VALUE 0x00000000
	BAD_BLOCK_STATUS BIT[31:16] RW  
	XFR_STEP2_REG_UPDATE_DONE BIT[9] RW  
	UNCORRECTABLE BIT[8] RW  
	NUM_ERRORS BIT[4:0] RW  

NAND_DEV0_CFG0 ADDRESS 0x0020 RW
NAND_DEV0_CFG0 RESET_VALUE 0x2AD40000
	SET_RD_MODE_AFTER_STATUS BIT[31] R  
	STATUS_BFR_READ BIT[30] R  
	NUM_ADDR_CYCLES BIT[29:27] RW  
		NO_ADDRESS_CYCLES VALUE 0x0
	SPARE_SIZE_BYTES BIT[26:23] RW  
	ECC_PARITY_SIZE_BYTES BIT[22:19] R  
	UD_SIZE_BYTES BIT[18:9] RW  
	CW_PER_PAGE BIT[8:6] RW  
		ENUM_1_CODEWORD_PER_PAGE VALUE 0x0
		ENUM_2_CODEWORDS_PER_PAGE VALUE 0x1
		ENUM_3_CODEWORDS_PER_PAGE VALUE 0x2
		ENUM_4_CODEWORDS_PER_PAGE VALUE 0x3
		ENUM_5_CODEWORDS_PER_PAGE VALUE 0x4
		ENUM_6_CODEWORDS_PER_PAGE VALUE 0x5
		ENUM_7_CODEWORDS_PER_PAGE VALUE 0x6
		ENUM_8_CODEWORDS_PER_PAGE VALUE 0x7
	MSB_CW_PER_PAGE BIT[5] RW  
	DISABLE_STATUS_AFTER_WRITE BIT[4] RW  
	BUSY_TIMEOUT_ERROR_SELECT BIT[3:0] RW  
		ENUM_16_MS VALUE 0x0
		ENUM_32_MS VALUE 0x1
		ENUM_64_MS VALUE 0x2
		ENUM_128_MS VALUE 0x3
		ENUM_256_MS VALUE 0x4
		ENUM_512_MS VALUE 0x5
		ENUM_1_SEC VALUE 0x6
		ENUM_2_SEC VALUE 0x7
		ENUM_1_MS VALUE 0x8

NAND_DEV1_CFG0 ADDRESS 0x0030 RW NO_CSR_TEST
NAND_DEV1_CFG0 RESET_VALUE 0x2AD40000
	SET_RD_MODE_AFTER_STATUS BIT[31] R  
	STATUS_BFR_READ BIT[30] R  
	NUM_ADDR_CYCLES BIT[29:27] RW  
		NO_ADDRESS_CYCLES VALUE 0x0
	SPARE_SIZE_BYTES BIT[26:23] RW  
	ECC_PARITY_SIZE_BYTES BIT[22:19] R  
	UD_SIZE_BYTES BIT[18:9] RW  
	CW_PER_PAGE BIT[8:6] RW  
		ENUM_1_CODEWORD_PER_PAGE VALUE 0x0
		ENUM_2_CODEWORDS_PER_PAGE VALUE 0x1
		ENUM_3_CODEWORDS_PER_PAGE VALUE 0x2
		ENUM_4_CODEWORDS_PER_PAGE VALUE 0x3
		ENUM_5_CODEWORDS_PER_PAGE VALUE 0x4
		ENUM_6_CODEWORDS_PER_PAGE VALUE 0x5
		ENUM_7_CODEWORDS_PER_PAGE VALUE 0x6
		ENUM_8_CODEWORDS_PER_PAGE VALUE 0x7
	MSB_CW_PER_PAGE BIT[5] RW  
	DISABLE_STATUS_AFTER_WRITE BIT[4] RW  
	BUSY_TIMEOUT_ERROR_SELECT BIT[3:0] RW  
		ENUM_16_MS VALUE 0x0
		ENUM_32_MS VALUE 0x1
		ENUM_64_MS VALUE 0x2
		ENUM_128_MS VALUE 0x3
		ENUM_256_MS VALUE 0x4
		ENUM_512_MS VALUE 0x5
		ENUM_1_SEC VALUE 0x6
		ENUM_2_SEC VALUE 0x7
		ENUM_1_MS VALUE 0x8

NAND_DEVn_CFG1(n):(0)-(1) ARRAY 0x00000024+0x10*n
NAND_DEV0_CFG1 ADDRESS 0x0024 RW NO_CSR_TEST
NAND_DEV0_CFG1 RESET_VALUE 0x0821019D
	DATA_CAPTURE_WAIT BIT[31:30] RW  
	ECC_MODE BIT[29:28] R  
	ENABLE_BCH_ECC BIT[27] R  
	DISABLE_ECC_RESET_AFTER_OPDONE BIT[25] R  
	ECC_DECODER_CGC_EN BIT[24] R  
	ECC_ENCODER_CGC_EN BIT[23] R  
	WR_RD_BSY_GAP BIT[22:17] RW  
		ENUM_2_CLOCK_CYCLE_GAP VALUE 0x00
		ENUM_4_CLOCK_CYCLES_GAP VALUE 0x01
		ENUM_6_CLOCK_CYCLES_GAP VALUE 0x02
		ENUM_8_CLOCK_CYCLES_GAP VALUE 0x03
		ENUM_10_CLOCK_CYCLES_GAP VALUE 0x04
		ENUM_128_CLOCK_CYCLES_GAP VALUE 0x3F
	BAD_BLOCK_IN_SPARE_AREA BIT[16] RW  
		IN_USER_DATA_AREA VALUE 0x0
		IN_SPARE_AREA VALUE 0x1
	BAD_BLOCK_BYTE_NUM BIT[15:6] RW  
	CS_ACTIVE_BSY BIT[5] RW  
		ALLOW_CS_DE_ASSERTION VALUE 0x0
		ASSERT_CS_DURING_BUSY VALUE 0x1
	NAND_RECOVERY_CYCLES BIT[4:2] RW  
		ENUM_1_RECOVERY_CYCLE VALUE 0x0
		ENUM_2_RECOVERY_CYCLES VALUE 0x1
		ENUM_3_RECOVERY_CYCLES VALUE 0x2
		ENUM_8_RECOVERY_CYCLES VALUE 0x7
	WIDE_FLASH BIT[1] RW  
		ENUM_8_BIT_DATA_BUS VALUE 0x0
		ENUM_16_BIT_DATA_BUS VALUE 0x1
	ECC_DISABLE BIT[0] R  

NAND_DEV0_ECC_CFG ADDRESS 0x0028 RW
NAND_DEV0_ECC_CFG RESET_VALUE 0x02000701
	ECC_FORCE_CLK_OPEN BIT[30] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ECC_DEC_CLK_SHUTDOWN BIT[29] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ECC_ENC_CLK_SHUTDOWN BIT[28] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ECC_NUM_DATA_BYTES BIT[25:16] RW  
		ENUM_512_BYTES VALUE 0x200
		ENUM_516_BYTES VALUE 0x204
		ENUM_517_BYTES VALUE 0x205
	ECC_PARITY_SIZE_BYTES BIT[12:8] RW  
		ENUM_7_BYTES VALUE 0x07
		ENUM_8_BYTES VALUE 0x08
		ENUM_13_BYTES VALUE 0x0D
		ENUM_14_BYTES VALUE 0x0E
		ENUM_20_BYTES VALUE 0x14
		ENUM_26_BYTES VALUE 0x1A
	ECC_MODE BIT[5:4] RW  
		ENUM_7_BIT_ECC VALUE 0x0
		ENUM_8_BIT_ECC VALUE 0x1
		ENUM_12_BIT_ECC VALUE 0x2
		ENUM_16_BIT_ECC VALUE 0x3
	ECC_SW_RESET BIT[1] RW  
		OP_MODE VALUE 0x0
		RESET VALUE 0x1
	ECC_DISABLE BIT[0] RW  
		ECC_ENABLED VALUE 0x0
		ECC_DISABLED VALUE 0x1

NAND_AUTO_STATUS_EN ADDRESS 0x002C RW
NAND_AUTO_STATUS_EN RESET_VALUE 0x00000000
	NAND_IRQ_STTS_LAST_CW_EN BIT[21] RW  
	NAND_STATUS_LAST_CW_EN BIT[20] RW  
	NAND_ERASED_CW_DETECT_STATUS_LAST_CW_EN BIT[19] RW  
	NAND_FLASH_READ_STATUS_LAST_CW_EN BIT[18] RW  
	NANDC_BUFFER_STATUS_LAST_CW_EN BIT[17] RW  
	NAND_FLASH_STATUS_LAST_CW_EN BIT[16] RW  
	NAND_IRQ_STTS_EN BIT[5] RW  
	NAND_STATUS_EN BIT[4] RW  
	NAND_ERASED_CW_DETECT_STATUS_EN BIT[3] RW  
	NAND_FLASH_READ_STATUS_EN BIT[2] RW  
	NANDC_BUFFER_STATUS_EN BIT[1] RW  
	NAND_FLASH_STATUS_EN BIT[0] RW  

NAND_DEV1_ECC_CFG ADDRESS 0x602C RW NO_CSR_TEST
NAND_DEV1_ECC_CFG RESET_VALUE 0x02000701
	ECC_FORCE_CLK_OPEN BIT[30] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ECC_DEC_CLK_SHUTDOWN BIT[29] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ECC_ENC_CLK_SHUTDOWN BIT[28] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ECC_NUM_DATA_BYTES BIT[25:16] RW  
		ENUM_512_BYTES VALUE 0x200
		ENUM_516_BYTES VALUE 0x204
		ENUM_517_BYTES VALUE 0x205
	ECC_PARITY_SIZE_BYTES BIT[12:8] RW  
		ENUM_7_BYTES VALUE 0x07
		ENUM_8_BYTES VALUE 0x08
		ENUM_13_BYTES VALUE 0x0D
		ENUM_14_BYTES VALUE 0x0E
		ENUM_20_BYTES VALUE 0x14
		ENUM_26_BYTES VALUE 0x1A
	ECC_MODE BIT[5:4] RW  
		ENUM_7_BIT_ECC VALUE 0x0
		ENUM_8_BIT_ECC VALUE 0x1
		ENUM_12_BIT_ECC VALUE 0x2
		ENUM_16_BIT_ECC VALUE 0x3
	ECC_SW_RESET BIT[1] RW  
		OP_MODE VALUE 0x0
		RESET VALUE 0x1
	ECC_DISABLE BIT[0] RW  
		ECC_ENABLED VALUE 0x0
		ECC_DISABLED VALUE 0x1

NAND_FLASH_READ_ID ADDRESS 0x0040 RW
NAND_FLASH_READ_ID RESET_VALUE 0x00000000
	READ_ID BIT[31:0] RW  

NAND_FLASH_READ_ID2 ADDRESS 0x0048 RW
NAND_FLASH_READ_ID2 RESET_VALUE 0x00000000
	READ_ID BIT[31:0] RW  

NAND_FLASH_READ_STATUS ADDRESS 0x0044 RW
NAND_FLASH_READ_STATUS RESET_VALUE 0x00000000
	ECC_STATUS BIT[31:16] RW  
	DEV_STATUS BIT[15:0] RW  

NAND_FLASH_CONFIG_DATA ADDRESS 0x6050 RW NO_CSR_TEST
NAND_FLASH_CONFIG_DATA RESET_VALUE 0x00000000
	DATA_IN BIT[31:0] RW  

NAND_FLASH_CONFIG ADDRESS 0x6054 RW
NAND_FLASH_CONFIG RESET_VALUE 0x00000000
	DATA_OUT BIT[31:16] RW  
	DATA_OUT_EN BIT[13] RW  
	DATA_IN_EN BIT[12:10] RW  
		DONT_READ VALUE 0x0
		WRITE_NAND_FLASH_CONFIG_DATA_15_0 VALUE 0x1
		WRITE_NAND_FLASH_CONFIG_DATA_31_16 VALUE 0x2
		WRITE_NAND_FLASH_READ_STATUS_15_0 VALUE 0x3
	CS5_N BIT[9] RW  
	CS4_N BIT[8] RW  
	CS3_N BIT[7] RW  
	CS2_N BIT[6] RW  
	CS1_N BIT[5] RW  
	CS0_N BIT[4] RW  
	ALE BIT[3] RW  
	CLE BIT[2] RW  
	WE_N BIT[1] RW  
	RE_N BIT[0] RW  

NAND_FLASH_CONFIG_MODE ADDRESS 0x6058 RW
NAND_FLASH_CONFIG_MODE RESET_VALUE 0x00000000
	CONFIG_ACC BIT[0] RW  

NAND_FLASH_CONFIG_STATUS ADDRESS 0x6060 RW NO_CSR_TEST
NAND_FLASH_CONFIG_STATUS RESET_VALUE 0x00000000
	CONFIG_MODE BIT[0] RW  

FLASH_MACRO1_REG ADDRESS 0x6064 RW
FLASH_MACRO1_REG RESET_VALUE 0x00000000
	ADDR_BUS_HOLD_CYCLE BIT[19] RW  
	DATA_START_ADDR BIT[15:0] RW  

HSDDR_NAND_CFG ADDRESS 0x6068 RW
HSDDR_NAND_CFG RESET_VALUE 0x00000000
	NAND_CDC_SLAVE_OFFSET_VAL BIT[31:24] RW  
	NAND_CDC_SLAVE_BYPASS_N BIT[23] RW  
		BYPASS_ENABLE VALUE 0x0
		BYPASS_DISABLE VALUE 0x1
	NAND_CDC_LOAD_SLAVE BIT[22] RW  
	NAND_CDC_SLAVE_OFFSET_SEL BIT[21] RW  
	NANDC_CDC_GATE_LOAD_SLAVE BIT[20] RW  
		DO_NOT_GATE_THE_AUTO_CAL_LOAD_SIGNAL_AND_LOAD_A_VALUE_WHENEVER_THE_AUTO_CAL_LOAD_IS_GENERATED_BY_THE_SDRAM_CONTROLLER VALUE 0x0
		GATE_THE_AUTO_CAL_LOAD_SIGNAL VALUE 0x1
	NANDC_CAL_VALO_DOUBLE BIT[19] RW  
		CAL_VALO_IS_SENT_TO_SLAVE_WITHOUT_DOUBLING VALUE 0x0
		CAL_VALO_IS_DOUBLED_AND_SENT_TO_SLAVE VALUE 0x1
	FIFO_READ_LATENCY BIT[18:17] RW  
		DEFAULT VALUE 0x0
		ENUM_6_CYCLE_LATENCY VALUE 0x1
		ENUM_7_CYCLE_LATENCY VALUE 0x2
		ENUM_8_CYCLE_LATENCY VALUE 0x3
	SEL_FDCDC BIT[16] RW  
		FREQUENCY_INDEPENDENT_CDC VALUE 0x0
		FREQUENCY_DEPENDENT_CDC VALUE 0x1
	SEL_FICDC_MASTER BIT[15] RW  
	SW_LOAD_SLAVE BIT[14] RW  
	SW_CAL_VALO BIT[13:6] RW  
	DISABLE_CLOCK_DURING_BUSY BIT[1] RW  
		DO_NOT_DISABLE_CLOCK_DURING_BUSY VALUE 0x0
		DISABLE_CLOCK_DURING_BUSY VALUE 0x1
	HS_DDR_IF_ENABLE BIT[0] RW  

FLASH_XFR_STEP1 ADDRESS 0x7070 RW
FLASH_XFR_STEP1 RESET_VALUE 0x20002180
	CMD_SEQ_STEP_NUMBER BIT[31:30] RW  
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	CMD_STEP1_WAIT BIT[29:26] RW  
	CMD_AOUT_EN BIT[25] RW  
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	CMD_DATA_EN BIT[24] RW  
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	CMD_CE_EN BIT[23] RW  
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	CMD_CLE_EN BIT[22] RW  
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		THE_LOGIC_ASSERTS VALUE 0x1
	CMD_ALE_PIN BIT[21] RW  
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		THE_LOGIC_ASSERTS VALUE 0x1
	CMD_WE_EN BIT[20] RW  
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		THE_LOGIC_ASSERTS VALUE 0x1
	CMD_RE_EN BIT[19] RW  
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		THE_LOGIC_ASSERTS VALUE 0x1
	CMD_WIDE BIT[18] RW  
		SEND_CMD_ON_8_BIT_BUS VALUE 0x0
		SEND_CMD_ON_16_BIT_BUS VALUE 0x1
	DATA_SEQ_STEP_NUMBER BIT[15:14] RW  
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	DATA_STEP1_WAIT BIT[13:10] RW  
	DATA_AOUT_EN BIT[9] RW  
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	DATA_DATA_EN BIT[8] RW  
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	DATA_CE_EN BIT[7] RW  
		DE_ASSERT_BOTH_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	DATA_CLE_EN BIT[6] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_ALE_PIN BIT[5] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WE_EN BIT[4] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_RE_EN BIT[3] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WIDE BIT[2] RW  
		USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
		USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
	EXTA_READ_WAIT BIT[1:0] RW  

FLASH_XFR_STEP2 ADDRESS 0x7074 RW
FLASH_XFR_STEP2 RESET_VALUE 0x21806198
	CMD_SEQ_STEP_NUMBER BIT[31:30] RW  
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	CMD_STEP1_WAIT BIT[29:26] RW  
	CMD_AOUT_EN BIT[25] RW  
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	CMD_DATA_EN BIT[24] RW  
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	CMD_CE_EN BIT[23] RW  
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	CMD_CLE_EN BIT[22] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_ALE_PIN BIT[21] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WE_EN BIT[20] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_RE_EN BIT[19] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WIDE BIT[18] RW  
		SEND_CMD_ON_8_BIT_BUS VALUE 0x0
		SEND_CMD_ON_16_BIT_BUS VALUE 0x1
	DATA_SEQ_STEP_NUMBER BIT[15:14] RW  
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	DATA_STEP1_WAIT BIT[13:10] RW  
	DATA_AOUT_EN BIT[9] RW  
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	DATA_DATA_EN BIT[8] RW  
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	DATA_CE_EN BIT[7] RW  
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	DATA_CLE_EN BIT[6] RW  
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_ALE_PIN BIT[5] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WE_EN BIT[4] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_RE_EN BIT[3] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WIDE BIT[2] RW  
		USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
		USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
	EXTA_READ_WAIT BIT[1:0] RW  

FLASH_XFR_STEP3 ADDRESS 0x7078 RW
FLASH_XFR_STEP3 RESET_VALUE 0x21E0A180
	CMD_SEQ_STEP_NUMBER BIT[31:30] RW  
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	CMD_STEP1_WAIT BIT[29:26] RW  
	CMD_AOUT_EN BIT[25] RW  
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	CMD_DATA_EN BIT[24] RW  
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	CMD_CE_EN BIT[23] RW  
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	CMD_CLE_EN BIT[22] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_ALE_PIN BIT[21] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WE_EN BIT[20] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_RE_EN BIT[19] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WIDE BIT[18] RW  
		SEND_CMD_ON_8_BIT_BUS VALUE 0x0
		SEND_CMD_ON_16_BIT_BUS VALUE 0x1
	DATA_SEQ_STEP_NUMBER BIT[15:14] RW  
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	DATA_STEP1_WAIT BIT[13:10] RW  
	DATA_AOUT_EN BIT[9] RW  
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	DATA_DATA_EN BIT[8] RW  
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	DATA_CE_EN BIT[7] RW  
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	DATA_CLE_EN BIT[6] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_ALE_PIN BIT[5] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WE_EN BIT[4] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_RE_EN BIT[3] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WIDE BIT[2] RW  
		USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
		USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
	EXTA_READ_WAIT BIT[1:0] RW  

FLASH_XFR_STEP4 ADDRESS 0x707C RW
FLASH_XFR_STEP4 RESET_VALUE 0x61F0E000
	CMD_SEQ_STEP_NUMBER BIT[31:30] RW  
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	CMD_STEP1_WAIT BIT[29:26] RW  
	CMD_AOUT_EN BIT[25] RW  
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	CMD_DATA_EN BIT[24] RW  
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	CMD_CE_EN BIT[23] RW  
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	CMD_CLE_EN BIT[22] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_ALE_PIN BIT[21] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WE_EN BIT[20] RW  
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		THE_LOGIC_ASSERTS VALUE 0x1
	CMD_RE_EN BIT[19] RW  
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		THE_LOGIC_ASSERTS VALUE 0x1
	CMD_WIDE BIT[18] RW  
		SEND_CMD_ON_8_BIT_BUS VALUE 0x0
		SEND_CMD_ON_16_BIT_BUS VALUE 0x1
	DATA_SEQ_STEP_NUMBER BIT[15:14] RW  
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	DATA_STEP1_WAIT BIT[13:10] RW  
	DATA_AOUT_EN BIT[9] RW  
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	DATA_DATA_EN BIT[8] RW  
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	DATA_CE_EN BIT[7] RW  
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	DATA_CLE_EN BIT[6] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_ALE_PIN BIT[5] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WE_EN BIT[4] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_RE_EN BIT[3] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WIDE BIT[2] RW  
		USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
		USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
	EXTA_READ_WAIT BIT[1:0] RW  

FLASH_XFR_STEP5 ADDRESS 0x7080 RW
FLASH_XFR_STEP5 RESET_VALUE 0xA1E00000
	CMD_SEQ_STEP_NUMBER BIT[31:30] RW  
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	CMD_STEP1_WAIT BIT[29:26] RW  
	CMD_AOUT_EN BIT[25] RW  
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	CMD_DATA_EN BIT[24] RW  
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	CMD_CE_EN BIT[23] RW  
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	CMD_CLE_EN BIT[22] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_ALE_PIN BIT[21] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WE_EN BIT[20] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_RE_EN BIT[19] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WIDE BIT[18] RW  
		SEND_CMD_ON_8_BIT_BUS VALUE 0x0
		SEND_CMD_ON_16_BIT_BUS VALUE 0x1
	DATA_SEQ_STEP_NUMBER BIT[15:14] RW  
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	DATA_STEP1_WAIT BIT[13:10] RW  
	DATA_AOUT_EN BIT[9] RW  
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	DATA_DATA_EN BIT[8] RW  
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	DATA_CE_EN BIT[7] RW  
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	DATA_CLE_EN BIT[6] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_ALE_PIN BIT[5] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WE_EN BIT[4] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_RE_EN BIT[3] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WIDE BIT[2] RW  
		USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
		USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
	EXTA_READ_WAIT BIT[1:0] RW  

FLASH_XFR_STEP6 ADDRESS 0x7084 RW
FLASH_XFR_STEP6 RESET_VALUE 0x21800000
	CMD_SEQ_STEP_NUMBER BIT[31:30] RW  
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	CMD_STEP1_WAIT BIT[29:26] RW  
	CMD_AOUT_EN BIT[25] RW  
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	CMD_DATA_EN BIT[24] RW  
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	CMD_CE_EN BIT[23] RW  
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	CMD_CLE_EN BIT[22] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_ALE_PIN BIT[21] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WE_EN BIT[20] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_RE_EN BIT[19] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WIDE BIT[18] RW  
		SEND_CMD_ON_8_BIT_BUS VALUE 0x0
		SEND_CMD_ON_16_BIT_BUS VALUE 0x1
	DATA_SEQ_STEP_NUMBER BIT[15:14] RW  
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	DATA_STEP1_WAIT BIT[13:10] RW  
	DATA_AOUT_EN BIT[9] RW  
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	DATA_DATA_EN BIT[8] RW  
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	DATA_CE_EN BIT[7] RW  
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	DATA_CLE_EN BIT[6] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_ALE_PIN BIT[5] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WE_EN BIT[4] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_RE_EN BIT[3] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WIDE BIT[2] RW  
		USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
		USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
	EXTA_READ_WAIT BIT[1:0] RW  

FLASH_XFR_STEP7 ADDRESS 0x7088 RW
FLASH_XFR_STEP7 RESET_VALUE 0xE000C000
	CMD_SEQ_STEP_NUMBER BIT[31:30] RW  
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	CMD_STEP1_WAIT BIT[29:26] RW  
	CMD_AOUT_EN BIT[25] RW  
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	CMD_DATA_EN BIT[24] RW  
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	CMD_CE_EN BIT[23] RW  
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	CMD_CLE_EN BIT[22] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_ALE_PIN BIT[21] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WE_EN BIT[20] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_RE_EN BIT[19] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WIDE BIT[18] RW  
		SEND_CMD_ON_8_BIT_BUS VALUE 0x0
		SEND_CMD_ON_16_BIT_BUS VALUE 0x1
	DATA_SEQ_STEP_NUMBER BIT[15:14] RW  
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	DATA_STEP1_WAIT BIT[13:10] RW  
	DATA_AOUT_EN BIT[9] RW  
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	DATA_DATA_EN BIT[8] RW  
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	DATA_CE_EN BIT[7] RW  
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	DATA_CLE_EN BIT[6] RW  
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		THE_LOGIC_ASSERTS VALUE 0x1
	DATA_ALE_PIN BIT[5] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WE_EN BIT[4] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_RE_EN BIT[3] RW  
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WIDE BIT[2] RW  
		USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
		USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
	EXTA_READ_WAIT BIT[1:0] RW  

NAND_GENP_REG0 ADDRESS 0x6090 RW NO_CSR_TEST
NAND_GENP_REG0 RESET_VALUE 0x00000000
	NAND_GENP_REG0 BIT[31:0] RW  

NAND_GENP_REG1 ADDRESS 0x6094 RW NO_CSR_TEST
NAND_GENP_REG1 RESET_VALUE 0x00000000
	NAND_GENP_REG1 BIT[31:0] RW  

NAND_GENP_REG2 ADDRESS 0x6098 RW NO_CSR_TEST
NAND_GENP_REG2 RESET_VALUE 0x00000000
	NAND_GENP_REG2 BIT[31:0] RW  

NAND_GENP_REG3 ADDRESS 0x609C RW NO_CSR_TEST
NAND_GENP_REG3 RESET_VALUE 0x00000000
	NAND_GENP_REG3 BIT[31:0] RW  

FLASH_DEV_CMD0 ADDRESS 0x70A0 RW
FLASH_DEV_CMD0 RESET_VALUE 0x1080D060
	WRITE_START BIT[31:24] RW  
	WRITE_ADDR BIT[23:16] RW  
	ERASE_START BIT[15:8] RW  
	ERASE_ADDR BIT[7:0] RW  

FLASH_DEV_CMD1 ADDRESS 0x70A4 RW
FLASH_DEV_CMD1 RESET_VALUE 0xF00F3000
	SEQ_READ_MODE_START BIT[31:24] RW  
	SEQ_READ_MODE_ADDR BIT[23:16] RW  
	READ_START BIT[15:8] RW  
	READ_ADDR BIT[7:0] RW  

FLASH_DEV_CMD2 ADDRESS 0x70A8 RW
FLASH_DEV_CMD2 RESET_VALUE 0xF0FF7090
	READ_STOP_CMD BIT[31:24] RW  
	RESET_CMD BIT[23:16] RW  
	READ_STATUS BIT[15:8] RW  
	READ_ID BIT[7:0] RW  

FLASH_DEV_CMD_VLD ADDRESS 0x70AC RW
FLASH_DEV_CMD_VLD RESET_VALUE 0xEC00000E
	READ_PARAMETER_PAGE_CODE BIT[31:24] RW  
	SEQ_READ_START_VLD BIT[4] RW  
	ERASE_START_VLD BIT[3] RW  
	WRITE_START_VLD BIT[2] RW  
	READ_STOP_VLD BIT[1] RW  
	READ_START_VLD BIT[0] RW  

FLASH_DEV_CMD7 ADDRESS 0x70B0 RW
FLASH_DEV_CMD7 RESET_VALUE 0x0406EFEE
	SPI_WR_DIS BIT[31:24] RW  
	SPI_WR_EN BIT[23:16] RW  
	SET_FEATURES BIT[15:8] RW  
	GET_FEATURES BIT[7:0] RW  

FLASH_DEV_CMD8 ADDRESS 0x70B4 RW
FLASH_DEV_CMD8 RESET_VALUE 0x6B3B0313
	SPI_X4_READ BIT[31:24] RW  
	SPI_X2_READ BIT[23:16] RW  
	SPI_X1_READ BIT[15:8] RW  
	SPI_READ_ARRAY BIT[7:0] RW  

FLASH_DEV_CMD9 ADDRESS 0x70B8 RW
FLASH_DEV_CMD9 RESET_VALUE 0x00103202
	SPI_PROG_EXEC BIT[23:16] RW  
	SPI_X4_PROG BIT[15:8] RW  
	SPI_X1_PROG BIT[7:0] RW  

NAND_FLASH_FEATURES ADDRESS 0x0F64 RW
NAND_FLASH_FEATURES RESET_VALUE 0x00000000
	FEATURE_VALUE BIT[31:0] RW  

NAND_FLASH_SPI_CFG ADDRESS 0x70C0 RW
NAND_FLASH_SPI_CFG RESET_VALUE 0x0924C00C
	LOAD_CLK_CNTR_INIT_EN BIT[28] RW  
	CLK_CNTR_INIT_VAL_VEC BIT[27:16] RW  
	FEA_STATUS_DEV_ADDR BIT[15:8] RW  
	NUM_ADDR2_CYCLES BIT[4:2] RW  
	CONTINUOUS_READ BIT[1] RW  
	SPI_CFG BIT[0] RW  

SPI_NUM_ADDR_CYCLES ADDRESS 0x70C4 RW
SPI_NUM_ADDR_CYCLES RESET_VALUE 0x000DA4E3
	ERASE_ADDR_CYCLES BIT[20:18] RW  
	PROG_PAGE_CYCLES BIT[17:15] RW  
	PROG_DATA_X4_CYCLES BIT[14:12] RW  
	PROG_DATA_X1_CYCLES BIT[11:9] RW  
	READ_PAGE_CYCLES BIT[8:6] RW  
	READ_DATA_X4_CYCLES BIT[5:3] RW  
	READ_DATA_X1_CYCLES BIT[2:0] RW  

SPI_BUSY_CHECK_WAIT_CNT ADDRESS 0x70C8 RW
SPI_BUSY_CHECK_WAIT_CNT RESET_VALUE 0x00000000
	NUM_CNT BIT[15:0] RW  

NAND_MULTI_PAGE_CMD ADDRESS 0x0F60 RW
NAND_MULTI_PAGE_CMD RESET_VALUE 0x00000000
	NUM_PAGES BIT[31:0] RW  

NAND_ADDR2 ADDRESS 0x60C0 RW
NAND_ADDR2 RESET_VALUE 0x00000000
	DEV_ADDR2 BIT[31:0] RW  

NAND_ADDR3 ADDRESS 0x60C4 RW
NAND_ADDR3 RESET_VALUE 0x00000000
	DEV_ADDR3 BIT[31:0] RW  

NAND_ADDR4 ADDRESS 0x60C8 RW
NAND_ADDR4 RESET_VALUE 0x00000000
	DEV_ADDR4 BIT[31:0] RW  

NAND_ADDR5 ADDRESS 0x60CC RW
NAND_ADDR5 RESET_VALUE 0x00000000
	DEV_ADDR5 BIT[31:0] RW  

FLASH_DEV_CMD3 ADDRESS 0x70D0 RW
FLASH_DEV_CMD3 RESET_VALUE 0x3F310015
	READ_CACHE_LAST BIT[31:24] RW  
	READ_CACHE_SEQ BIT[23:16] RW  
	WRITE_START_CACHE BIT[7:0] RW  

FLASH_DEV_CMD4 ADDRESS 0x70D4 RW
FLASH_DEV_CMD4 RESET_VALUE 0x00800000
	GP_CMD4 BIT[31:16] RW  
	GP_CMD3 BIT[15:0] RW  

FLASH_DEV_CMD5 ADDRESS 0x70D8 RW
FLASH_DEV_CMD5 RESET_VALUE 0x00F30094
	GP_CMD6 BIT[31:16] RW  
	GP_CMD5 BIT[15:0] RW  

FLASH_DEV_CMD6 ADDRESS 0x70DC RW
FLASH_DEV_CMD6 RESET_VALUE 0x000040E0
	GP_CMD8 BIT[31:16] RW  
	GP_CMD7 BIT[15:0] RW  

NAND_ADDR6 ADDRESS 0x60E4 RW
NAND_ADDR6 RESET_VALUE 0x00000000
	DEV_ADDR6 BIT[31:0] RW  

NAND_ERASED_CW_DETECT_CFG ADDRESS 0x00E8 RW
NAND_ERASED_CW_DETECT_CFG RESET_VALUE 0x00000003
	ENABLE_ZERO_COUNT_FULL BIT[31] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	N_MAX_ZEROS BIT[5:2] RW  
	ERASED_CW_ECC_MASK BIT[1] RW  
		NOT_MASKED VALUE 0x0
		MASKED VALUE 0x1
	AUTO_DETECT_RES BIT[0] RW  
		ACTIVE VALUE 0x0
		RESET VALUE 0x1

NAND_ERASED_CW_DETECT_STATUS ADDRESS 0x00EC R NO_CSR_TEST
NAND_ERASED_CW_DETECT_STATUS RESET_VALUE 0x000000F3
	PAGE_ALL_ERASED BIT[7] R  
	CODEWORD_ALL_ERASED BIT[6] R  
	PAGE_ERASED BIT[5] R  
	CODEWORD_ERASED BIT[4] R  
	ERASED_CW_ECC_MASK BIT[1] R  
	AUTO_DETECT_RES BIT[0] R  

EBI2_ECC_BUF_CFG ADDRESS 0x00F0 RW
EBI2_ECC_BUF_CFG RESET_VALUE 0x000001FF
	NUM_STEPS BIT[9:0] RW  

NANDC_DBG_CFG ADDRESS 0x40F4 RW
NANDC_DBG_CFG RESET_VALUE 0x00000000
	DEBUG_BUS_SELECT_EXT BIT[19:16] RW  
		NANDC_TX0_LOW VALUE 0x0
		NANDC_TX0_HIGH VALUE 0x1
		NANDC_TX1_LOW VALUE 0x2
		NANDC_TX1_HIGH VALUE 0x3
		NANDC_RX_LOW VALUE 0x4
		NANDC_RX_HIGH VALUE 0x5
		NANDC_RAMB_LOW VALUE 0x6
		NANDC_RAMB_HIGH VALUE 0x7
	BCH_ECC_DBG_BUS_SEL BIT[10:8] RW  
	NAND_CTRL_DBG_BUS_D31_D16_EN BIT[7] RW  
	NAND_CTRL_DBG_BUS_D15_D0_EN BIT[6] RW  
	NAND_CTRL_DEBUG_SWAP BIT[5] RW  
		SWAP_DISABLED VALUE 0x0
		SWAP_ENABLED VALUE 0x1
	UPPER_WORD_SELECT BIT[4] RW  
		LOWER_WORD_IS_SELECTED_31_0 VALUE 0x0
		UPPER_WORD_IS_SELECTED_63_32 VALUE 0x1
	DEBUG_BUS_SELECT BIT[3:0] RW  
		NANDC_IF0 VALUE 0x0
		NANDC_IF1 VALUE 0x1
		NANDC_IF2 VALUE 0x2
		NANDC_IF3 VALUE 0x3
		NANDC_FSM0 VALUE 0x4
		NANDC_FSM1 VALUE 0x5
		NANDC_SMD_DEC VALUE 0x6
		NANDC_DM VALUE 0x7
		SFLASHC_IF0 VALUE 0x8
		SFLASHC_IF1 VALUE 0x9
		NANDC_HSDDR_DATAPATH VALUE 0xA
		BCH_ECC VALUE 0xB
		NANDC_AHBIF VALUE 0xC
		NANDC_FSM2 VALUE 0xD
		NANDC_REG_IF VALUE 0xE
		DEBUG_BUS_EXTENSION VALUE 0xF

NANDC_HW_PROFILE_CFG ADDRESS 0x40F8 RW
NANDC_HW_PROFILE_CFG RESET_VALUE 0x00000000
	HW_COUNTER_SELECT_4N BIT[15:12] RW  
		TOTAL_TIME_NAND_FSM_IS_ACTIVE VALUE 0x1
		TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_READ VALUE 0x2
		TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_WRITE VALUE 0x3
		TOTAL_NUMBER_OF_READ_CODEWORDS VALUE 0x4
		TOTAL_NUMBER_OF_WRITE_CODEWORDS VALUE 0x5
		TOTAL_NUMBER_OF_ERASE_CODEWORDS VALUE 0x6
		READ_BUSY_TIME VALUE 0x7
		WRITE_BUSY_TIME VALUE 0x8
		TOTAL_BUSY_TIME VALUE 0x9
		TOTAL_ECC_TRANSFER_TIME VALUE 0xA
		TOTAL_ECC_TRASFER_TIME_FOR_A_READ VALUE 0xB
		TOTAL_ECC_TRANSFER_TIME_FOR_A_WRITE VALUE 0xC
		TOTAL_TIME_SPENT_IN_ACCESSING_THE_AHB_IF_BUT_NOT_THE_NAND_HARDWARE VALUE 0xD
		NOTING_IS_PROFILED VALUE 0xE
		NOTHING_IS_PROFILED VALUE 0xF
	HW_COUNTER_SELECT_3N BIT[11:8] RW  
		DEFAULT VALUE 0x0
		FSM_ACT_TIME VALUE 0x1
		HW_RD_ACT_TIME VALUE 0x2
		HW_WR_ACT_TIME_TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_WRITE VALUE 0x3
		NUM_OF_RD VALUE 0x4
		NUM_OF_WR VALUE 0x5
		NUM_OF_ERASE VALUE 0x6
		RD_BUSY_TIME VALUE 0x7
		WR_BUSY_TIME VALUE 0x8
		TOT_BUSY_TIME VALUE 0x9
		TOT_ECC_TX_TIME VALUE 0xA
		TOT_ECC_TX_RD_TIME VALUE 0xB
		TOT_ECC_TX_WR_TIME VALUE 0xC
		TOT_AHB_ACC_TIME VALUE 0xD
		NOTHING0 VALUE 0xE
		NOTHING1 VALUE 0xF
	HW_COUNTER_SELECT_2N BIT[7:4] RW  
		DEFAULT VALUE 0x0
		FSM_ACT_TIME VALUE 0x1
		HW_RD_ACT_TIME VALUE 0x2
		HW_WR_ACT_TIME VALUE 0x3
		NUM_OF_RD VALUE 0x4
		NUM_OF_WR VALUE 0x5
		NUM_OF_ERASE VALUE 0x6
		RD_BUSY_TIME VALUE 0x7
		WR_BUSY_TIME VALUE 0x8
		TOT_BUSY_TIME VALUE 0x9
		TOT_ECC_TX_TIME VALUE 0xA
		TOT_ECC_TX_RD_TIME VALUE 0xB
		TOT_ECC_TX_WR_TIME VALUE 0xC
		TOT_AHB_ACC_TIME VALUE 0xD
		NOTHING0 VALUE 0xE
		NOTHING1 VALUE 0xF
	HW_COUNTER_SELECT_1N BIT[3:0] RW  
		TOTAL_TIME_NAND_FSM_IS_ACTIVE VALUE 0x1
		TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_READ VALUE 0x2
		TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_WRITE VALUE 0x3
		TOTAL_NUMBER_OF_READ_CODEWORDS VALUE 0x4
		TOTAL_NUMBER_OF_WRITE_CODEWORDS VALUE 0x5
		TOTAL_NUMBER_OF_ERASE_CODEWORDS VALUE 0x6
		READ_BUSY_TIME VALUE 0x7
		WRITE_BUSY_TIME VALUE 0x8
		TOTAL_BUSY_TIME VALUE 0x9
		TOTAL_ECC_TRANSFER_TIME VALUE 0xA
		TOTAL_ECC_TRASFER_TIME_FOR_A_READ VALUE 0xB
		TOTAL_ECC_TRANSFER_TIME_FOR_A_WRITE VALUE 0xC
		TOTAL_TIME_SPENT_IN_ACCESSING_THE_AHB_IF_BUT_NOT_THE_NAND_HARDWARE VALUE 0xD
		NOTING_IS_PROFILED VALUE 0xE
		NOTHING_IS_PROFILED VALUE 0xF

FLASH_BUFFn_ACC(n):(0)-(143) ARRAY 0x00000100+0x4*n
FLASH_BUFF0_ACC ADDRESS 0x0100 RW NO_CSR_TEST
FLASH_BUFF0_ACC RESET_VALUE 0x00000000
	BUFF_DATA BIT[31:0] RW  

NAND_CTRL ADDRESS 0x0F00 RW NO_CSR_TEST
NAND_CTRL RESET_VALUE 0x00000000
	CHAR_MODE BIT[12] RW  
	BOOST_MODE BIT[11] RW  
	NANDC_READ_DELAY_COUNTER_VAL BIT[10:1] RW  
	BAM_MODE_EN BIT[0] RW  
		CPU_MODE VALUE 0x0
		BAM_MODE VALUE 0x1

NAND_STATUS ADDRESS 0x4F04 R
NAND_STATUS RESET_VALUE 0x00000000
	RX_BUF_IN_USE BIT[5:4] R  
		NONE VALUE 0x0
		BUFFER_0 VALUE 0x1
		BUFFER_1 VALUE 0x2
	TX_BUF_IN_USE BIT[1:0] R  
		NONE VALUE 0x0
		BUFFER_0 VALUE 0x1
		BUFFER_1 VALUE 0x2

NAND_VERSION ADDRESS 0x4F08 R
NAND_VERSION RESET_VALUE 0x20010000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

NAND_MPU_BYPASS ADDRESS 0x5F44 R
NAND_MPU_BYPASS RESET_VALUE 0x00000000
	MPU_BYPASS BIT[0] R  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

NAND_DEBUG ADDRESS 0x5F0C RW
NAND_DEBUG RESET_VALUE 0x10000000
	BAM_MODE_BIT_RESET BIT[31] RW   NO_CSR_TEST
		NO_RESET VALUE 0x0
		RESET VALUE 0x1
	COMMAND_ELEMENT_REG_SECURITY BIT[29] RW  
		SECURITY_ENABLED VALUE 0x0
		SECURITY_DISABLED VALUE 0x1
	RX_CPU_DIS_BUFFER_SECURITY BIT[28] RW  
		SECURITY_ENABLED VALUE 0x0
		SECURITY_DISABLED VALUE 0x1
	RX_BAM_DIS_BUFFER_SECURITY BIT[27] RW  
		SECURITY_ENABLED VALUE 0x0
		SECURITY_DISABLED VALUE 0x1
	DIS_RPP_MPU_BYPASS BIT[26] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DIS_RID_MPU_BYPASS BIT[25] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DIS_STTS_MPU_BYPASS BIT[24] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DIS_RSTD_MPU_BYPASS BIT[23] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	BAM_MOD_SW_EXEC_EN BIT[22] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BAM_MOD_PIPE_NUMBER BIT[21:17] RW  
	RX_BAM_MOD_BYTES_FREE BIT[16:14] RW  
		FREE_32_BYTES VALUE 0x0
		FREE_64_BYTES VALUE 0x1
		FREE_128_BYTES VALUE 0x2
		FREE_256_BYTES VALUE 0x3
		FREE_512_BYTES VALUE 0x4
		FREE_PIPE VALUE 0x5
	RX_BAM_MOD_SNGL_BUF BIT[13] RW  
		USE_2_BUFFERS VALUE 0x0
		USE_1_BUFFER VALUE 0x1
	TX_BAM_MOD_PREF_FREE BIT[12:10] RW  
		FREE_32_BYTES VALUE 0x0
		FREE_64_BYTES VALUE 0x1
		FREE_128_BYTES VALUE 0x2
		FREE_256_BYTES VALUE 0x3
		FREE_512_BYTES VALUE 0x4
		FREE_BUFFER VALUE 0x5
	TX_BAM_MOD_PREF_AVAIL BIT[9:7] RW  
		AVAIL_32_BYTES VALUE 0x0
		AVAIL_64_BYTES VALUE 0x1
		AVAIL_128_BYTES VALUE 0x2
		AVAIL_256_BYTES VALUE 0x3
		AVAIL_512_BYTES VALUE 0x4
		AVAIL_CODEWORD VALUE 0x5
	EN_BAM_MOD_ACTV_FRST BIT[6] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	DIS_BAM_MOD_BAM_CONC BIT[5] RW  
		ENABLED VALUE 0x0
		DISABLED VALUE 0x1
	DIS_BAM_MOD_TX_CONC BIT[4] RW  
		ENABLED VALUE 0x0
		DISABLED VALUE 0x1
	EN_BAM_MOD_BUF_ACC BIT[3] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_CPU_MOD_BUF_ACC BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_BAM_MOD_REG_ACC BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_CPU_MOD_REG_ACC BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

NAND_IRQ_STTS ADDRESS 0x0F10 R
NAND_IRQ_STTS RESET_VALUE 0x00000000
	ERROR BIT[2] R  
	WRITE_ERASE_DONE BIT[1] R  
	OPERATION_DONE BIT[0] R  

NAND_IRQ_CLR ADDRESS 0x0F14 W
NAND_IRQ_CLR RESET_VALUE 0x00000000
	ERROR BIT[2] W  
		NO_CHANGE VALUE 0x0
		CLEAR VALUE 0x1
	WRITE_ERASE_DONE BIT[1] W  
		NO_CHANGE VALUE 0x0
		CLEAR VALUE 0x1
	OPERATION_DONE BIT[0] W  
		NO_CHANGE VALUE 0x0
		CLEAR VALUE 0x1

NAND_IRQ_EN ADDRESS 0x0F18 RW
NAND_IRQ_EN RESET_VALUE 0x00000003
	ERROR BIT[2] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	WRITE_ERASE_DONE BIT[1] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	OPERATION_DONE BIT[0] RW  
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

NAND_MUTEX ADDRESS 0x0F1C RW
NAND_MUTEX RESET_VALUE 0x00000000
	MUTEX_LOCK BIT[0] RW  
		UNLOCKED VALUE 0x0
		LOCKED VALUE 0x1

NAND_CONFIG_BITS ADDRESS 0x7F40 RW
NAND_CONFIG_BITS RESET_VALUE 0xFFFF0000
	BITS_1 BIT[31:16] RW  
	FF_USED_FOR_ECO BIT[15] R   NO_CSR_TEST
	BITS_0 BIT[14:4] RW  
	BIT BIT[3] RW  
	NANDC_FSM_DIS_READ_0_LOOP_FIX BIT[2] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	NANDC_AHB_IF_HRDY_FIX2 BIT[1] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	NANDC_AHB_IF_HRDY_FIX1 BIT[0] RW  
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

NAND_READ_LOCATION_n(n):(0)-(4) ARRAY 0x00000F20+0x4*n
NAND_READ_LOCATION_0 ADDRESS 0x0F20 RW
NAND_READ_LOCATION_0 RESET_VALUE 0x82000000
	LAST BIT[31] RW  
	SIZE BIT[25:16] RW  
	OFFSET BIT[9:0] RW  

NAND_READ_LOCATION_LAST_CW_n(n):(0)-(4) ARRAY 0x00000F40+0x4*n
NAND_READ_LOCATION_LAST_CW_0 ADDRESS 0x0F40 RW
NAND_READ_LOCATION_LAST_CW_0 RESET_VALUE 0x82000000
	LAST BIT[31] RW  
	SIZE BIT[25:16] RW  
	OFFSET BIT[9:0] RW  

NAND_TEST_BUS_LSB ADDRESS 0x4F48 R NO_CSR_TEST
NAND_TEST_BUS_LSB RESET_VALUE 0x00000000
	TEST_BUS BIT[31:0] R  

NAND_TEST_BUS_MSB ADDRESS 0x4F4C R NO_CSR_TEST
NAND_TEST_BUS_MSB RESET_VALUE 0x00000000
	TEST_BUS BIT[31:0] R  

NAND_OP_DONE_CNT ADDRESS 0x5F50 RW
NAND_OP_DONE_CNT RESET_VALUE 0x00000008
	OP_DONE_DELAY BIT[15:0] RW  

NAND_ERR_RESP_TIME_OUT ADDRESS 0x7F54 RW
NAND_ERR_RESP_TIME_OUT RESET_VALUE 0x0000FFFF
	ERR_RESP_TIME_OUT_VAL BIT[15:0] RW  

QSPI_MSTR_CONFIG ADDRESS 0x7F60 RW NO_CSR_TEST
QSPI_MSTR_CONFIG RESET_VALUE 0x00002080
	TX_DATA_OE_DELAY BIT[25:24] RW  
	TX_CS_N_DELAY BIT[23:22] RW  
	TX_CLK_DELAY BIT[21:20] RW  
	TX_DATA_DELAY BIT[19:18] RW  
	LPA_BASE BIT[17:14] RW  
	SBL_EN BIT[13] RW  
	CHIP_SELECT_NUM BIT[12] RW  
	SPI_MODE BIT[11:10] RW  
	BIG_ENDIAN_MODE BIT[9] RW  
	DMA_ENABLE BIT[8] RW  
	PIN_WPN BIT[7] RW  
	PIN_HOLDN BIT[6] RW  
	FB_CLK_EN BIT[4] RW  
	FULL_CYCLE_MODE BIT[3] RW  

QSPI_CHAR_CFG ADDRESS 0x7F64 RW
QSPI_CHAR_CFG RESET_VALUE 0x00000000
	CHAR_STATUS BIT[8:5] RW  
	DIRECTION BIT[4] RW  
	ENABLE BIT[0] RW  

QSPI_CHAR_DATA_MISOn(n):(0)-(3) ARRAY 0x00007F70+0x4*n
QSPI_CHAR_DATA_MISO0 ADDRESS 0x7F70 RW NO_DOC NO_CSR_TEST
QSPI_CHAR_DATA_MISO0 RESET_VALUE 0x00000000
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

QSPI_CHAR_DATA_MOSIn(n):(0)-(3) ARRAY 0x00007F80+0x4*n
QSPI_CHAR_DATA_MOSI0 ADDRESS 0x7F80 RW NO_DOC NO_CSR_TEST
QSPI_CHAR_DATA_MOSI0 RESET_VALUE 0x00000000
	DATA_OE BIT[19:12] RW  
	CHAR_MODE BIT[11:8] RW  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

QSPI_CHAR_CS_Nn(n):(0)-(1) ARRAY 0x00007F90+0x4*n
QSPI_CHAR_CS_N0 ADDRESS 0x7F90 RW NO_DOC
QSPI_CHAR_CS_N0 RESET_VALUE 0x00000000
	DATA_OE BIT[19:12] RW  
	CHAR_MODE BIT[11:8] RW  
	DOUT_DATA_DIN_EXP BIT[7:0] RW  

NAND_ILAM_MATCH_0 ADDRESS 0x4F50 RW
NAND_ILAM_MATCH_0 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

NAND_ILAM_MATCH_1 ADDRESS 0x4F54 RW
NAND_ILAM_MATCH_1 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

NAND_ILAM_MATCH_2 ADDRESS 0x4F5C RW
NAND_ILAM_MATCH_2 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

NAND_ILAM_MATCH_3 ADDRESS 0x4F60 RW
NAND_ILAM_MATCH_3 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

NAND_ILAM_MATCH_4 ADDRESS 0x4F64 RW
NAND_ILAM_MATCH_4 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

NAND_ILAM_MATCH_5 ADDRESS 0x4F68 RW
NAND_ILAM_MATCH_5 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

NAND_ILAM_MASK_0 ADDRESS 0x4F6C RW
NAND_ILAM_MASK_0 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

NAND_ILAM_MASK_1 ADDRESS 0x4F70 RW
NAND_ILAM_MASK_1 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

NAND_ILAM_MASK_2 ADDRESS 0x4F74 RW
NAND_ILAM_MASK_2 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

NAND_ILAM_MASK_3 ADDRESS 0x4F78 RW
NAND_ILAM_MASK_3 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

NAND_ILAM_MASK_4 ADDRESS 0x4F7C RW
NAND_ILAM_MASK_4 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

NAND_ILAM_MASK_5 ADDRESS 0x4F80 RW
NAND_ILAM_MASK_5 RESET_VALUE 0x00000000
	DATA BIT[31:0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QPIC_QPIC_XPU2.EBI2ND.MPU1132_8_M39L16_AHB_40 (level 3)
----------------------------------------------------------------------------------------
mpu1132_8_m39l16_ahb_40 MODULE OFFSET=QPIC_QPIC_XPU2+0x00031000 MAX=QPIC_QPIC_XPU2+0x000315FF APRE=QPIC_QPIC_MPU_ APOST= SPRE=QPIC_QPIC_MPU_ SPOST=

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:16] RW  

XPU_PRTN_START_SSHADOW1 ADDRESS 0x0014 RW
XPU_PRTN_START_SSHADOW1 RESET_VALUE 0x00000000
	ADDR BIT[7:0] RW  

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:16] RW  

XPU_PRTN_END_SSHADOW1 ADDRESS 0x001C RW
XPU_PRTN_END_SSHADOW1 RESET_VALUE 0x00000000
	ADDR BIT[7:0] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SEAR1 ADDRESS 0x0044 R
XPU_SEAR1 RESET_VALUE 0x00000000
	PA BIT[7:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MEAR1 ADDRESS 0x0144 R
XPU_MEAR1 RESET_VALUE 0x00000000
	PA BIT[7:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:16] RW  

XPU_PRTN_START_SHADOW1 ADDRESS 0x0094 RW
XPU_PRTN_START_SHADOW1 RESET_VALUE 0x00000000
	ADDR BIT[7:0] RW  

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:16] RW  

XPU_PRTN_END_SHADOW1 ADDRESS 0x009C RW
XPU_PRTN_END_SHADOW1 RESET_VALUE 0x00000000
	ADDR BIT[7:0] RW  

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_EAR1 ADDRESS 0x00C4 R
XPU_EAR1 RESET_VALUE 0x00000000
	PA BIT[7:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1] RW  
	MSACLRWE BIT[0] RW  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x27102C07
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	MSB BIT[29:24] R  
	LSB BIT[21:16] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x270B0A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_PRTn_RACRm(n,m):(0,0)-(7,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTn_WACRm(n,m):(0,0)-(7,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTn_START0(n):(0)-(7) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFF0000
	ADDR BIT[31:16] RW  

XPU_PRTn_START1(n):(0)-(7) ARRAY 0x00000244+0x80*n
XPU_PRT0_START1 ADDRESS 0x0244 RW
XPU_PRT0_START1 RESET_VALUE 0x000000FF
	ADDR BIT[7:0] RW  

XPU_PRTn_END0(n):(0)-(7) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFF0000
	ADDR BIT[31:16] RW  

XPU_PRTn_END1(n):(0)-(7) ARRAY 0x0000024C+0x80*n
XPU_PRT0_END1 ADDRESS 0x024C RW
XPU_PRT0_END1 RESET_VALUE 0x000000FF
	ADDR BIT[7:0] RW  

XPU_PRTn_SCR(n):(0)-(7) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_PRTn_MCR(n):(0)-(7) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

XPU_PRTn_CNTL0(n):(0)-(7) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31] RW  

XPU_PRTn_CNTL1(n):(0)-(7) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W NO_CSR_TEST
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1] W  
	CSRC BIT[0] W  

----------------------------------------------------------------------------------------
-- BASE TWIZY.PDM_PERPH_WEB (level 1)
----------------------------------------------------------------------------------------
PDM_PERPH_WEB BASE 0x000C0000 SIZE=0x00014000 pdm_perph_webaddr 16:2

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PDM_PERPH_WEB.WEB_PWM (level 2)
----------------------------------------------------------------------------------------
web_pwm MODULE OFFSET=PDM_PERPH_WEB+0x00000000 MAX=PDM_PERPH_WEB+0x0000BFFF APRE=PDM_ APOST= SPRE=PDM_ SPOST=

WEB_PWM_TOPCTL0 ADDRESS 0x0000 RW
WEB_PWM_TOPCTL0 RESET_VALUE 0x000003FF
	DEBUG_BUS_SEL BIT[15:12] RW  
	DEBUG_BUS_EN BIT[11] RW  
	SW_EVENT_EN BIT[10] RW  
	PWM_CLK_EN BIT[9:0] RW  

WEB_PWM_TOPCTL1 ADDRESS 0x0004 RW
WEB_PWM_TOPCTL1 RESET_VALUE 0x000003FF
	PWM_OEN BIT[9:0] RW  

WEB_PWM_VERSION ADDRESS 0x0008 R NO_CSR_TEST
WEB_PWM_VERSION RESET_VALUE 0x20020000
	PWM_VERSION BIT[31:0] R  

WEB_PWM_EN_STATUS ADDRESS 0x000C R NO_CSR_TEST
WEB_PWM_EN_STATUS RESET_VALUE 0x00000000
	PWM_OEN BIT[15:11] R  
	PWM_CLK_EN BIT[10:1] R  
	PWM_EN BIT[0] R  

WEB_PWM0_CTL0 ADDRESS 0x1000 RW
WEB_PWM0_CTL0 RESET_VALUE 0x00000000
	LOCKED_MODE BIT[3] RW  
	DIV_FACT BIT[2:1] RW  
	POL BIT[0] RW  

WEB_PWM0_CTL1 ADDRESS 0x1004 RW
WEB_PWM0_CTL1 RESET_VALUE 0x00000000
	CYC_OFFSET1 BIT[15:0] RW  

WEB_PWM0_CTL2 ADDRESS 0x1008 RW
WEB_PWM0_CTL2 RESET_VALUE 0x00000000
	CYC_OFFSET2 BIT[15:0] RW  

WEB_PWM0_CYC_CFG ADDRESS 0x100C RW
WEB_PWM0_CYC_CFG RESET_VALUE 0x00000000
	CYCTIME BIT[15:0] RW  

WEB_PWM0_UPDATE ADDRESS 0x1010 W
WEB_PWM0_UPDATE RESET_VALUE 0x00000000
	UPD_EN BIT[0] W  

WEB_PWM0_PERIOD_CNT ADDRESS 0x1014 R NO_CSR_TEST
WEB_PWM0_PERIOD_CNT RESET_VALUE 0x00000000
	PERIOD_CNT BIT[15:0] R  

WEB_PWM1_CTL0 ADDRESS 0x2000 RW
WEB_PWM1_CTL0 RESET_VALUE 0x00000000
	LOCKED_MODE BIT[3] RW  
	DIV_FACT BIT[2:1] RW  
	POL BIT[0] RW  

WEB_PWM1_CTL1 ADDRESS 0x2004 RW
WEB_PWM1_CTL1 RESET_VALUE 0x00000000
	CYC_OFFSET1 BIT[15:0] RW  

WEB_PWM1_CTL2 ADDRESS 0x2008 RW
WEB_PWM1_CTL2 RESET_VALUE 0x00000000
	CYC_OFFSET2 BIT[15:0] RW  

WEB_PWM1_CYC_CFG ADDRESS 0x200C RW
WEB_PWM1_CYC_CFG RESET_VALUE 0x00000000
	CYCTIME BIT[15:0] RW  

WEB_PWM1_UPDATE ADDRESS 0x2010 W
WEB_PWM1_UPDATE RESET_VALUE 0x00000000
	UPD_EN BIT[0] W  

WEB_PWM1_PERIOD_CNT ADDRESS 0x2014 R NO_CSR_TEST
WEB_PWM1_PERIOD_CNT RESET_VALUE 0x00000000
	PERIOD_CNT BIT[15:0] R  

WEB_PWM2_CTL0 ADDRESS 0x3000 RW
WEB_PWM2_CTL0 RESET_VALUE 0x00000000
	LOCKED_MODE BIT[3] RW  
	DIV_FACT BIT[2:1] RW  
	POL BIT[0] RW  

WEB_PWM2_CTL1 ADDRESS 0x3004 RW
WEB_PWM2_CTL1 RESET_VALUE 0x00000000
	CYC_OFFSET1 BIT[15:0] RW  

WEB_PWM2_CTL2 ADDRESS 0x3008 RW
WEB_PWM2_CTL2 RESET_VALUE 0x00000000
	CYC_OFFSET2 BIT[15:0] RW  

WEB_PWM2_CYC_CFG ADDRESS 0x300C RW
WEB_PWM2_CYC_CFG RESET_VALUE 0x00000000
	CYCTIME BIT[15:0] RW  

WEB_PWM2_UPDATE ADDRESS 0x3010 W
WEB_PWM2_UPDATE RESET_VALUE 0x00000000
	UPD_EN BIT[0] W  

WEB_PWM2_PERIOD_CNT ADDRESS 0x3014 R NO_CSR_TEST
WEB_PWM2_PERIOD_CNT RESET_VALUE 0x00000000
	PERIOD_CNT BIT[15:0] R  

WEB_PWM3_CTL0 ADDRESS 0x4000 RW
WEB_PWM3_CTL0 RESET_VALUE 0x00000000
	LOCKED_MODE BIT[3] RW  
	DIV_FACT BIT[2:1] RW  
	POL BIT[0] RW  

WEB_PWM3_CTL1 ADDRESS 0x4004 RW
WEB_PWM3_CTL1 RESET_VALUE 0x00000000
	CYC_OFFSET1 BIT[15:0] RW  

WEB_PWM3_CTL2 ADDRESS 0x4008 RW
WEB_PWM3_CTL2 RESET_VALUE 0x00000000
	CYC_OFFSET2 BIT[15:0] RW  

WEB_PWM3_CYC_CFG ADDRESS 0x400C RW
WEB_PWM3_CYC_CFG RESET_VALUE 0x00000000
	CYCTIME BIT[15:0] RW  

WEB_PWM3_UPDATE ADDRESS 0x4010 W
WEB_PWM3_UPDATE RESET_VALUE 0x00000000
	UPD_EN BIT[0] W  

WEB_PWM3_PERIOD_CNT ADDRESS 0x4014 R NO_CSR_TEST
WEB_PWM3_PERIOD_CNT RESET_VALUE 0x00000000
	PERIOD_CNT BIT[15:0] R  

WEB_PWM4_CTL0 ADDRESS 0x5000 RW
WEB_PWM4_CTL0 RESET_VALUE 0x00000000
	LOCKED_MODE BIT[3] RW  
	DIV_FACT BIT[2:1] RW  
	POL BIT[0] RW  

WEB_PWM4_CTL1 ADDRESS 0x5004 RW
WEB_PWM4_CTL1 RESET_VALUE 0x00000000
	CYC_OFFSET1 BIT[15:0] RW  

WEB_PWM4_CTL2 ADDRESS 0x5008 RW
WEB_PWM4_CTL2 RESET_VALUE 0x00000000
	CYC_OFFSET2 BIT[15:0] RW  

WEB_PWM4_CYC_CFG ADDRESS 0x500C RW
WEB_PWM4_CYC_CFG RESET_VALUE 0x00000000
	CYCTIME BIT[15:0] RW  

WEB_PWM4_UPDATE ADDRESS 0x5010 W
WEB_PWM4_UPDATE RESET_VALUE 0x00000000
	UPD_EN BIT[0] W  

WEB_PWM4_PERIOD_CNT ADDRESS 0x5014 R NO_CSR_TEST
WEB_PWM4_PERIOD_CNT RESET_VALUE 0x00000000
	PERIOD_CNT BIT[15:0] R  

WEB_PWM5_CTL0 ADDRESS 0x6000 RW
WEB_PWM5_CTL0 RESET_VALUE 0x00000000
	LOCKED_MODE BIT[3] RW  
	DIV_FACT BIT[2:1] RW  
	POL BIT[0] RW  

WEB_PWM5_CTL1 ADDRESS 0x6004 RW
WEB_PWM5_CTL1 RESET_VALUE 0x00000000
	CYC_OFFSET1 BIT[15:0] RW  

WEB_PWM5_CTL2 ADDRESS 0x6008 RW
WEB_PWM5_CTL2 RESET_VALUE 0x00000000
	CYC_OFFSET2 BIT[15:0] RW  

WEB_PWM5_CYC_CFG ADDRESS 0x600C RW
WEB_PWM5_CYC_CFG RESET_VALUE 0x00000000
	CYCTIME BIT[15:0] RW  

WEB_PWM5_UPDATE ADDRESS 0x6010 W
WEB_PWM5_UPDATE RESET_VALUE 0x00000000
	UPD_EN BIT[0] W  

WEB_PWM5_PERIOD_CNT ADDRESS 0x6014 R NO_CSR_TEST
WEB_PWM5_PERIOD_CNT RESET_VALUE 0x00000000
	PERIOD_CNT BIT[15:0] R  

WEB_PWM6_CTL0 ADDRESS 0x7000 RW
WEB_PWM6_CTL0 RESET_VALUE 0x00000000
	LOCKED_MODE BIT[3] RW  
	DIV_FACT BIT[2:1] RW  
	POL BIT[0] RW  

WEB_PWM6_CTL1 ADDRESS 0x7004 RW
WEB_PWM6_CTL1 RESET_VALUE 0x00000000
	CYC_OFFSET1 BIT[15:0] RW  

WEB_PWM6_CTL2 ADDRESS 0x7008 RW
WEB_PWM6_CTL2 RESET_VALUE 0x00000000
	CYC_OFFSET2 BIT[15:0] RW  

WEB_PWM6_CYC_CFG ADDRESS 0x700C RW
WEB_PWM6_CYC_CFG RESET_VALUE 0x00000000
	CYCTIME BIT[15:0] RW  

WEB_PWM6_UPDATE ADDRESS 0x7010 W
WEB_PWM6_UPDATE RESET_VALUE 0x00000000
	UPD_EN BIT[0] W  

WEB_PWM6_PERIOD_CNT ADDRESS 0x7014 R NO_CSR_TEST
WEB_PWM6_PERIOD_CNT RESET_VALUE 0x00000000
	PERIOD_CNT BIT[15:0] R  

WEB_PWM7_CTL0 ADDRESS 0x8000 RW
WEB_PWM7_CTL0 RESET_VALUE 0x00000000
	LOCKED_MODE BIT[3] RW  
	DIV_FACT BIT[2:1] RW  
	POL BIT[0] RW  

WEB_PWM7_CTL1 ADDRESS 0x8004 RW
WEB_PWM7_CTL1 RESET_VALUE 0x00000000
	CYC_OFFSET1 BIT[15:0] RW  

WEB_PWM7_CTL2 ADDRESS 0x8008 RW
WEB_PWM7_CTL2 RESET_VALUE 0x00000000
	CYC_OFFSET2 BIT[15:0] RW  

WEB_PWM7_CYC_CFG ADDRESS 0x800C RW
WEB_PWM7_CYC_CFG RESET_VALUE 0x00000000
	CYCTIME BIT[15:0] RW  

WEB_PWM7_UPDATE ADDRESS 0x8010 W
WEB_PWM7_UPDATE RESET_VALUE 0x00000000
	UPD_EN BIT[0] W  

WEB_PWM7_PERIOD_CNT ADDRESS 0x8014 R NO_CSR_TEST
WEB_PWM7_PERIOD_CNT RESET_VALUE 0x00000000
	PERIOD_CNT BIT[15:0] R  

WEB_PWM8_CTL0 ADDRESS 0x9000 RW
WEB_PWM8_CTL0 RESET_VALUE 0x00000000
	LOCKED_MODE BIT[3] RW  
	DIV_FACT BIT[2:1] RW  
	POL BIT[0] RW  

WEB_PWM8_CTL1 ADDRESS 0x9004 RW
WEB_PWM8_CTL1 RESET_VALUE 0x00000000
	CYC_OFFSET1 BIT[15:0] RW  

WEB_PWM8_CTL2 ADDRESS 0x9008 RW
WEB_PWM8_CTL2 RESET_VALUE 0x00000000
	CYC_OFFSET2 BIT[15:0] RW  

WEB_PWM8_CYC_CFG ADDRESS 0x900C RW
WEB_PWM8_CYC_CFG RESET_VALUE 0x00000000
	CYCTIME BIT[15:0] RW  

WEB_PWM8_UPDATE ADDRESS 0x9010 W
WEB_PWM8_UPDATE RESET_VALUE 0x00000000
	UPD_EN BIT[0] W  

WEB_PWM8_PERIOD_CNT ADDRESS 0x9014 R NO_CSR_TEST
WEB_PWM8_PERIOD_CNT RESET_VALUE 0x00000000
	PERIOD_CNT BIT[15:0] R  

WEB_PWM9_CTL0 ADDRESS 0xA000 RW
WEB_PWM9_CTL0 RESET_VALUE 0x00000000
	LOCKED_MODE BIT[3] RW  
	DIV_FACT BIT[2:1] RW  
	POL BIT[0] RW  

WEB_PWM9_CTL1 ADDRESS 0xA004 RW
WEB_PWM9_CTL1 RESET_VALUE 0x00000000
	CYC_OFFSET1 BIT[15:0] RW  

WEB_PWM9_CTL2 ADDRESS 0xA008 RW
WEB_PWM9_CTL2 RESET_VALUE 0x00000000
	CYC_OFFSET2 BIT[15:0] RW  

WEB_PWM9_CYC_CFG ADDRESS 0xA00C RW
WEB_PWM9_CYC_CFG RESET_VALUE 0x00000000
	CYCTIME BIT[15:0] RW  

WEB_PWM9_UPDATE ADDRESS 0xA010 W
WEB_PWM9_UPDATE RESET_VALUE 0x00000000
	UPD_EN BIT[0] W  

WEB_PWM9_PERIOD_CNT ADDRESS 0xA014 R NO_CSR_TEST
WEB_PWM9_PERIOD_CNT RESET_VALUE 0x00000000
	PERIOD_CNT BIT[15:0] R  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PDM_PERPH_WEB.WEB_TCXO4 (level 2)
----------------------------------------------------------------------------------------
web_tcxo4 MODULE OFFSET=PDM_PERPH_WEB+0x00010000 MAX=PDM_PERPH_WEB+0x00013FFF APRE=PDM_ APOST= SPRE=PDM_ SPOST=

TCXO_PDM0_TOP_CTL ADDRESS 0x0000 RW
TCXO_PDM0_TOP_CTL RESET_VALUE 0x00000000
	TCXO4_CLK_DISABLE BIT[2] RW  
	PDM0_POLARITY BIT[1] RW  
	PDM0_OE BIT[0] RW  

PDM0_CTL ADDRESS 0x0004 RW
PDM0_CTL RESET_VALUE 0x00008000
	PDM0_DAT BIT[15:0] RW  

WEB_TCXO4_TEST ADDRESS 0x0008 R NO_CSR_TEST
WEB_TCXO4_TEST RESET_VALUE 0x00000000
	PDM2_EDGE BIT[13] R  
	PDM2 BIT[12] R  
	GP_MN_EDGE BIT[9] R  
	GP_MN BIT[8] R  
	PDM1_EDGE BIT[5] R  
	PDM1 BIT[4] R  
	PDM0_EDGE BIT[1] R  
	PDM0 BIT[0] R  

TCXO_PDM1_TOP_CTL ADDRESS 0x1000 RW
TCXO_PDM1_TOP_CTL RESET_VALUE 0x00000000
	TCXO4_CLK_DISABLE1 BIT[2] RW  
	PDM1_POLARITY BIT[1] RW  
	PDM1_OE BIT[0] RW  

PDM1_CTL ADDRESS 0x1004 RW
PDM1_CTL RESET_VALUE 0x00000080
	PDM1_DAT BIT[7:0] RW  

TCXO_PDM2_TOP_CTL ADDRESS 0x2000 RW
TCXO_PDM2_TOP_CTL RESET_VALUE 0x00000000
	PDM2_CLK_DISABLE BIT[2] RW  
	PDM2_POLARITY BIT[1] RW  
	PDM2_OE BIT[0] RW  

PDM2_CTL ADDRESS 0x2004 RW
PDM2_CTL RESET_VALUE 0x00008000
	PDM2_DAT BIT[15:0] RW  

GP_MN_CLK_MDIV ADDRESS 0x3000 RW
GP_MN_CLK_MDIV RESET_VALUE 0x00000000
	GP_M_VALUE BIT[8:0] RW  

GP_MN_CLK_NDIV ADDRESS 0x3004 RW
GP_MN_CLK_NDIV RESET_VALUE 0x00000000
	GP_N_VALUE BIT[12:0] RW  

GP_MN_CLK_DUTY ADDRESS 0x3008 RW
GP_MN_CLK_DUTY RESET_VALUE 0x00000000
	GP_D_VALUE BIT[12:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.PRNG_PRNG_TOP (level 1)
----------------------------------------------------------------------------------------
PRNG_PRNG_TOP BASE 0x000E0000 SIZE=0x00010000 prng_prng_topaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.CM_PRNG_CM (level 2)
----------------------------------------------------------------------------------------
cm_prng_cm MODULE OFFSET=PRNG_PRNG_TOP+0x00000000 MAX=PRNG_PRNG_TOP+0x00000FFF APRE=PRNG_CM_ APOST= SPRE=PRNG_CM_ SPOST=

PRNG_HW_VERSION ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_HW_VERSION RESET_VALUE 0x00020301
	MAJOR_VERSION BIT[31:16] R   RETENTION 
	MINOR_VERSION BIT[15:8] R   RETENTION 
	STEP BIT[7:0] R   RETENTION 

PRNG_CHAR_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_CHAR_STATUS RESET_VALUE 0x00000000
	TESTMODE_DSBL BIT[0] R   RETENTION 
		ENABLED VALUE 0x0
		DISABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.TZ_PRNG_TZ (level 2)
----------------------------------------------------------------------------------------
tz_prng_tz MODULE OFFSET=PRNG_PRNG_TOP+0x00001000 MAX=PRNG_PRNG_TOP+0x00001FFF APRE=PRNG_TZ_ APOST= SPRE=PRNG_TZ_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CRC32_CONTINUOUS_GRACE_COUNTER BIT[14:12] R   RETENTION 
		ZERO VALUE 0x0
		ONE VALUE 0x1
		TWO VALUE 0x2
		THREE VALUE 0x3
		FOUR VALUE 0x4
		FIVE VALUE 0x5
	DRBG_CONTINUOUS_GRACE_COUNTER BIT[11:10] R   RETENTION 
		ZERO VALUE 0x0
		ONE VALUE 0x1
		TWO VALUE 0x2
		THREE VALUE 0x3
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

PRNG_ENTROPY_CNTR ADDRESS 0x0010 R RETENTION NO_CSR_TEST
PRNG_ENTROPY_CNTR RESET_VALUE 0x00000000
	ENTROPY_CNTR BIT[31:0] R   RETENTION 

PRNG_SAMPLE_CNTR ADDRESS 0x0014 R RETENTION NO_CSR_TEST
PRNG_SAMPLE_CNTR RESET_VALUE 0x00000000
	SAMPLE_CNTR BIT[31:0] R   RETENTION 

PRNG_GEN_CNTR ADDRESS 0x0018 R RETENTION NO_CSR_TEST
PRNG_GEN_CNTR RESET_VALUE 0x00000000
	PRNG_GEN_CNTR BIT[31:0] R   RETENTION 

PRNG_RESEED_CNTR ADDRESS 0x001C R RETENTION NO_CSR_TEST
PRNG_RESEED_CNTR RESET_VALUE 0x00000000
	RESEED_CNTR BIT[31:0] R   RETENTION 

PRNG_INSTANTIATE_CNTR ADDRESS 0x0020 R RETENTION NO_CSR_TEST
PRNG_INSTANTIATE_CNTR RESET_VALUE 0x00000000
	INSTANTIATE_CNTR BIT[31:0] R   RETENTION 

PRNG_DEBUG ADDRESS 0x0024 R RETENTION NO_CSR_TEST
PRNG_DEBUG RESET_VALUE 0x00000000
	OUTPUT_DATA_AVAIL BIT[24] R   RETENTION 
	DRBG_GRACE_COUNTER_STATE BIT[23:22] R   RETENTION 
		DRBG_GRACE_COUNTER_IDLE VALUE 0x0
		DRBG_GRACE_COUNTER_ONE VALUE 0x1
		DRBG_GRACE_COUNTER_TWO VALUE 0x2
		DRBG_GRACE_COUNTER_ERROR VALUE 0x3
	CRC32_GRACE_COUNTER_STATE BIT[21:19] R   RETENTION 
		CRC32_GRACE_COUNTER_IDLE VALUE 0x0
		CRC32_GRACE_COUNTER_ONE VALUE 0x1
		CRC32_GRACE_COUNTER_TWO VALUE 0x2
		CRC32_GRACE_COUNTER_THREE VALUE 0x3
		CRC32_GRACE_COUNTER_FOUR VALUE 0x4
		CRC32_GRACE_COUNTER_FIVE VALUE 0x5
		CRC32_GRACE_COUNTER_ERROR VALUE 0x6
	KAT_STATE BIT[18:14] R   RETENTION 
		KAT_IDLE VALUE 0x00
		SWKAT_INSTANTIATE_INIT VALUE 0x01
		SWKAT_RESEED_INIT VALUE 0x02
		SWKAT_GEN_INIT VALUE 0x03
		SWKAT_WFD VALUE 0x04
		SWKAT_UPD_V VALUE 0x05
		SWKAT_UPD_C VALUE 0x06
		SWKAT_UPD_RN VALUE 0x07
		SWKAT_LD_V VALUE 0x08
		SWKAT_LD_C VALUE 0x09
		SWKAT_OUT_V VALUE 0x0A
		SWKAT_OUT_C VALUE 0x0B
		HWKAT_INIT VALUE 0x0C
		HWKAT_WFD VALUE 0x0D
		HWKAT_STATUS VALUE 0x0E
		HWKAT_ERROR VALUE 0x0F
		HWKAT_SHA_INIT VALUE 0x11
		HWKAT_SHA_WFD VALUE 0x12
		SWKAT_SHA1_INIT VALUE 0x13
		SWKAT_SHA1_WFD VALUE 0x14
		SWKAT_SHA2_INIT VALUE 0x16
		SWKAT_SHA2_WFD VALUE 0x17
	RNG_STATE BIT[13:10] R   RETENTION 
		IDLE VALUE 0x0
		ENABLE_HASHGEN VALUE 0x1
		ENABLE_HASH_DF_H VALUE 0x2
		UPDATE_V VALUE 0x3
		ENABLE_HASH_DF_V VALUE 0x4
		POP_STATE_COLLECTOR_V VALUE 0x5
		ENABLE_HASH_DF_C VALUE 0x6
		POP_STATE_COLLECTOR_C VALUE 0x7
	HASHGEN_STATE BIT[9:7] R   RETENTION 
		IDLE VALUE 0x0
		INITIALIZE VALUE 0x1
		WAIT_SHA_DONE VALUE 0x2
		UPDATE_LOCAL_V VALUE 0x3
	HASH_DF_STATE BIT[6:4] R   RETENTION 
		IDLE VALUE 0x0
		INITIALIZE VALUE 0x1
		WAIT_IDLE VALUE 0x2
	PAD_STATE BIT[3:0] R   RETENTION 
		IDLE VALUE 0x0
		PERSONALIZATION_STRING VALUE 0x1
		LOAD_ENTROPY VALUE 0x2
		INSERT_V VALUE 0x3
		LOAD_STEP_ID VALUE 0x4
		LOAD_NUM_BITS VALUE 0x5
		LOAD_CNTR_VAL VALUE 0x6
		UPDATE_HASHCNT VALUE 0x7
		PAD_FIRST VALUE 0x8
		PAD_ZEROES VALUE 0x9
		PAD_LENGTH_1 VALUE 0xA
		PAD_LENGTH_0 VALUE 0xB
		WAIT_SHA_DONE VALUE 0xC

PRNG_ARB_DEBUG ADDRESS 0x0028 R RETENTION NO_CSR_TEST
PRNG_ARB_DEBUG RESET_VALUE 0xFFFC0007
	ARB_MASK_ARRAY BIT[31:17] R   RETENTION 
		EE13 VALUE 0x4000
		EE12 VALUE 0x6000
		EE11 VALUE 0x7000
		EE10 VALUE 0x7800
		EE9 VALUE 0x7C00
		EE8 VALUE 0x7E00
		EE7 VALUE 0x7F00
		EE6 VALUE 0x7F80
		EE5 VALUE 0x7FC0
		EE4 VALUE 0x7FE0
		EE3 VALUE 0x7FF0
		EE2 VALUE 0x7FF8
		MSA VALUE 0x7FFC
		TZ VALUE 0x7FFE
		EE14 VALUE 0x7FFF
	ARB_GRANT_ARRAY BIT[16:2] R   RETENTION 
		TZ VALUE 0x0001
		MSA VALUE 0x0002
		EE2 VALUE 0x0004
		EE3 VALUE 0x0008
		EE4 VALUE 0x0010
		EE5 VALUE 0x0020
		EE6 VALUE 0x0040
		EE7 VALUE 0x0080
		EE8 VALUE 0x0100
		EE9 VALUE 0x0200
		EE10 VALUE 0x0400
		EE11 VALUE 0x0800
		EE12 VALUE 0x1000
		EE13 VALUE 0x2000
		EE14 VALUE 0x4000
	ARB_STATE BIT[1:0] R   RETENTION 
		IDLE_STATE VALUE 0x0
		ARBITRITION_STATE VALUE 0x1
		UPD_ARB_STATE VALUE 0x2
		MV_DATA_STAET VALUE 0x3

PRNG_LFSR_CFG ADDRESS 0x0100 RW RETENTION
PRNG_LFSR_CFG RESET_VALUE 0x00000000
	LFSR_OVRID_ON BIT[16] RW   RETENTION 
	LFSR3_EN BIT[15] RW   RETENTION 
	RING_OSC3_CFG BIT[14:12] RW   RETENTION 
		FEEDBACK_POINT_0 VALUE 0x4
		FEEDBACK_POINT_1 VALUE 0x5
		FEEDBACK_POINT_2 VALUE 0x6
		FEEDBACK_POINT_3 VALUE 0x7
	LFSR2_EN BIT[11] RW   RETENTION 
	RING_OSC2_CFG BIT[10:8] RW   RETENTION 
		FEEDBACK_POINT_0 VALUE 0x4
		FEEDBACK_POINT_1 VALUE 0x5
		FEEDBACK_POINT_2 VALUE 0x6
		FEEDBACK_POINT_3 VALUE 0x7
	LFSR1_EN BIT[7] RW   RETENTION 
	RING_OSC1_CFG BIT[6:4] RW   RETENTION 
		FEEDBACK_POINT_0 VALUE 0x4
		FEEDBACK_POINT_1 VALUE 0x5
		FEEDBACK_POINT_2 VALUE 0x6
		FEEDBACK_POINT_3 VALUE 0x7
	LFSR0_EN BIT[3] RW   RETENTION 
	RING_OSC0_CFG BIT[2:0] RW   RETENTION 
		FEEDBACK_POINT_0 VALUE 0x4
		FEEDBACK_POINT_1 VALUE 0x5
		FEEDBACK_POINT_2 VALUE 0x6
		FEEDBACK_POINT_3 VALUE 0x7

PRNG_CONFIG ADDRESS 0x0104 RW RETENTION
PRNG_CONFIG RESET_VALUE 0x00000000
	TEST_OUT_SEL BIT[5:2] RW   RETENTION 
		LFSR0_CRC32_OUT VALUE 0x4
		LFSR1_CRC32_OUT VALUE 0x5
		LFSR2_CRC32_OUT VALUE 0x6
		LFSR3_CRC32_OUT VALUE 0x7
		ROSC0_DIV_32 VALUE 0x8
		ROSC1_DIV_32 VALUE 0x9
		ROSC2_DIV_32 VALUE 0xA
		ROSC3_DIV_32 VALUE 0xB
		ROSC0_SAMP VALUE 0xC
		ROSC1_SAMP VALUE 0xD
		ROSC2_SAMP VALUE 0xE
		ROSC3_SAMP VALUE 0xF
	PRNG_EN BIT[1] RW   RETENTION  NO_CSR_TEST
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SW_RESET BIT[0] RW   RETENTION  NO_CSR_TEST

PRNG_PERSONALIZATION_STRING ADDRESS 0x0108 RW RETENTION
PRNG_PERSONALIZATION_STRING RESET_VALUE 0x00000000
	PERSONALIZATION_STRING BIT[31:0] RW   RETENTION 

PRNG_NUM_ENTROPY ADDRESS 0x0110 RW RETENTION
PRNG_NUM_ENTROPY RESET_VALUE 0x00000080
	NUM_ENTROPY_BYTES BIT[31:0] RW   RETENTION 

PRNG_SAMPLE_FREQ ADDRESS 0x0114 RW RETENTION
PRNG_SAMPLE_FREQ RESET_VALUE 0x00000400
	SAMPLE_FREQ BIT[31:0] RW   RETENTION 

PRNG_GEN_WORDS ADDRESS 0x0118 RW RETENTION
PRNG_GEN_WORDS RESET_VALUE 0x00000008
	REQUESTED_WORDS BIT[31:0] RW   RETENTION 

PRNG_RESEED_FREQ ADDRESS 0x011C RW RETENTION
PRNG_RESEED_FREQ RESET_VALUE 0x00010000
	RESEED_FREQ BIT[31:0] RW   RETENTION 

PRNG_INSTANTIATE_FREQ ADDRESS 0x0120 RW RETENTION
PRNG_INSTANTIATE_FREQ RESET_VALUE 0x00010000
	INSTANTIATE_FREQ BIT[31:0] RW   RETENTION 

PRNG_SWKAT_ENTROPY_WINDOW_IN ADDRESS 0x0124 W RETENTION NO_CSR_TEST
PRNG_SWKAT_ENTROPY_WINDOW_IN RESET_VALUE 0x00000000
	SWKAT_ENTROPY_WINDOW_IN BIT[31:0] W   RETENTION 

PRNG_SWKAT_VC_WINDOW_IN ADDRESS 0x0128 W RETENTION NO_CSR_TEST
PRNG_SWKAT_VC_WINDOW_IN RESET_VALUE 0x00000000
	SWKAT_VC_WINDOW_IN BIT[31:0] W   RETENTION 

PRNG_SWKAT_ENTROPY_WINDOW_OUT ADDRESS 0x0130 R RETENTION NO_CSR_TEST
PRNG_SWKAT_ENTROPY_WINDOW_OUT RESET_VALUE 0x00000000
	SWKAT_ENTROPY_WINDOW_OUT BIT[31:0] R   RETENTION 

PRNG_SWKAT_VC_WINDOW_OUT ADDRESS 0x0134 R RETENTION NO_CSR_TEST
PRNG_SWKAT_VC_WINDOW_OUT RESET_VALUE 0x00000000
	SWKAT_VC_WINDOW_OUT BIT[31:0] R   RETENTION 

PRNG_SWKAT_CONFIG ADDRESS 0x013C RW RETENTION
PRNG_SWKAT_CONFIG RESET_VALUE 0x00000000
	SWKAT_TESTMODE_SEL BIT[3:1] RW   RETENTION 
		IDLE VALUE 0x0
		INSTANTIATE VALUE 0x1
		RESEED VALUE 0x2
		GENERATE VALUE 0x3
		SHA1_SEL VALUE 0x4
		SHA2_SEL VALUE 0x5
	SWKAT_EN BIT[0] RW   RETENTION  NO_CSR_TEST
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

PRNG_KAT_STATUS ADDRESS 0x0140 R RETENTION NO_CSR_TEST
PRNG_KAT_STATUS RESET_VALUE 0x02600000
	CRC32_CONTINUOUS_TEST_FAILURE BIT[28] R   RETENTION 
		PASS VALUE 0x0
		FAIL VALUE 0x1
	DRBG_CONTINUOUS_TEST_FAILURE BIT[27] R   RETENTION 
		PASS VALUE 0x0
		FAIL VALUE 0x1
	KAT_FAILURE BIT[26] R   RETENTION 
		PASS VALUE 0x0
		FAIL VALUE 0x1
	KAT_DONE BIT[25] R   RETENTION 
	SWKAT_VC_RD_READY BIT[24] R   RETENTION 
	SWKAT_ENTROPY_RD_READY BIT[23] R   RETENTION 
	SWKAT_VC_WR_READY BIT[22] R   RETENTION 
	SWKAT_ENTROPY_WR_READY BIT[21] R   RETENTION 
	SWKAT_VC_CNT BIT[20:17] R   RETENTION 
	SWKAT_ENTROPY_CNT BIT[16:1] R   RETENTION 
	SWKAT_DONE BIT[0] R   RETENTION 

PRNG_AC_CONFIG ADDRESS 0x0144 RW RETENTION NO_CSR_TEST
PRNG_AC_CONFIG RESET_VALUE 0x00000000
	ACCESS_ENABLE BIT[0] RW   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.MSA_PRNG_SUB (level 2)
----------------------------------------------------------------------------------------
msa_prng_sub MODULE OFFSET=PRNG_PRNG_TOP+0x00002000 MAX=PRNG_PRNG_TOP+0x00002FFF APRE=PRNG_MSA_ APOST= SPRE=PRNG_MSA_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.EE2_PRNG_SUB (level 2)
----------------------------------------------------------------------------------------
ee2_prng_sub MODULE OFFSET=PRNG_PRNG_TOP+0x00003000 MAX=PRNG_PRNG_TOP+0x00003FFF APRE=PRNG_EE2_ APOST= SPRE=PRNG_EE2_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.EE3_PRNG_SUB (level 2)
----------------------------------------------------------------------------------------
ee3_prng_sub MODULE OFFSET=PRNG_PRNG_TOP+0x00004000 MAX=PRNG_PRNG_TOP+0x00004FFF APRE=PRNG_EE3_ APOST= SPRE=PRNG_EE3_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.EE4_PRNG_SUB (level 2)
----------------------------------------------------------------------------------------
ee4_prng_sub MODULE OFFSET=PRNG_PRNG_TOP+0x00005000 MAX=PRNG_PRNG_TOP+0x00005FFF APRE=PRNG_EE4_ APOST= SPRE=PRNG_EE4_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.EE5_PRNG_SUB (level 2)
----------------------------------------------------------------------------------------
ee5_prng_sub MODULE OFFSET=PRNG_PRNG_TOP+0x00006000 MAX=PRNG_PRNG_TOP+0x00006FFF APRE=PRNG_EE5_ APOST= SPRE=PRNG_EE5_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.EE6_PRNG_SUB (level 2)
----------------------------------------------------------------------------------------
ee6_prng_sub MODULE OFFSET=PRNG_PRNG_TOP+0x00007000 MAX=PRNG_PRNG_TOP+0x00007FFF APRE=PRNG_EE6_ APOST= SPRE=PRNG_EE6_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.EE7_PRNG_SUB (level 2)
----------------------------------------------------------------------------------------
ee7_prng_sub MODULE OFFSET=PRNG_PRNG_TOP+0x00008000 MAX=PRNG_PRNG_TOP+0x00008FFF APRE=PRNG_EE7_ APOST= SPRE=PRNG_EE7_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.EE8_PRNG_SUB (level 2)
----------------------------------------------------------------------------------------
ee8_prng_sub MODULE OFFSET=PRNG_PRNG_TOP+0x00009000 MAX=PRNG_PRNG_TOP+0x00009FFF APRE=PRNG_EE8_ APOST= SPRE=PRNG_EE8_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.EE9_PRNG_SUB (level 2)
----------------------------------------------------------------------------------------
ee9_prng_sub MODULE OFFSET=PRNG_PRNG_TOP+0x0000A000 MAX=PRNG_PRNG_TOP+0x0000AFFF APRE=PRNG_EE9_ APOST= SPRE=PRNG_EE9_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.EE10_PRNG_SUB (level 2)
----------------------------------------------------------------------------------------
ee10_prng_sub MODULE OFFSET=PRNG_PRNG_TOP+0x0000B000 MAX=PRNG_PRNG_TOP+0x0000BFFF APRE=PRNG_EE10_ APOST= SPRE=PRNG_EE10_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.EE11_PRNG_SUB (level 2)
----------------------------------------------------------------------------------------
ee11_prng_sub MODULE OFFSET=PRNG_PRNG_TOP+0x0000C000 MAX=PRNG_PRNG_TOP+0x0000CFFF APRE=PRNG_EE11_ APOST= SPRE=PRNG_EE11_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.EE12_PRNG_SUB (level 2)
----------------------------------------------------------------------------------------
ee12_prng_sub MODULE OFFSET=PRNG_PRNG_TOP+0x0000D000 MAX=PRNG_PRNG_TOP+0x0000DFFF APRE=PRNG_EE12_ APOST= SPRE=PRNG_EE12_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.EE13_PRNG_SUB (level 2)
----------------------------------------------------------------------------------------
ee13_prng_sub MODULE OFFSET=PRNG_PRNG_TOP+0x0000E000 MAX=PRNG_PRNG_TOP+0x0000EFFF APRE=PRNG_EE13_ APOST= SPRE=PRNG_EE13_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PRNG_PRNG_TOP.EE14_PRNG_SUB (level 2)
----------------------------------------------------------------------------------------
ee14_prng_sub MODULE OFFSET=PRNG_PRNG_TOP+0x0000F000 MAX=PRNG_PRNG_TOP+0x0000FFFF APRE=PRNG_EE14_ APOST= SPRE=PRNG_EE14_ SPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R RETENTION NO_CSR_TEST
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0] R   RETENTION 

PRNG_STATUS ADDRESS 0x0004 R RETENTION NO_CSR_TEST
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8] R   RETENTION 
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7] R   RETENTION 
	RESEED_REQUIRED BIT[6] R   RETENTION 
	INSTANTIATE_REQUIRED BIT[5] R   RETENTION 
	RING_OSC3_HEALTHY BIT[4] R   RETENTION 
	RING_OSC2_HEALTHY BIT[3] R   RETENTION 
	RING_OSC1_HEALTHY BIT[2] R   RETENTION 
	RING_OSC0_HEALTHY BIT[1] R   RETENTION 
	DATA_AVAIL BIT[0] R   RETENTION 

----------------------------------------------------------------------------------------
-- BASE TWIZY.PKA_WRAPPER (level 1)
----------------------------------------------------------------------------------------
PKA_WRAPPER BASE 0x07900000 SIZE=0x00071100 pka_wrapperaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PKA_WRAPPER.PKA_WRAPPER_REGS (level 2)
----------------------------------------------------------------------------------------
pka_wrapper_regs MODULE OFFSET=PKA_WRAPPER+0x00000000 MAX=PKA_WRAPPER+0x0004803F APRE= APOST= SPRE= SPOST=

EEm_CONTRL(m):(0)-(3) ARRAY 0x00000000+0x10000*m
EE0_CONTRL ADDRESS 0x0000 RW
EE0_CONTRL RESET_VALUE 0x00000000
	CTRL_GO BIT[31] RW  
		CTRL_GO_NOP VALUE 0x0
		INITIATE_PROGRAM VALUE 0x1
	CTRL_STOP_RQST BIT[27] RW  
		CTRL_STOP_RQST_NOP VALUE 0x0
		REQUEST_STOP_AT_NEXT_INSTRUCTION VALUE 0x1
	CTRL_M521_MODE BIT[20:16] RW  
		NORMAL_MODE VALUE 0x00
		BIT_MODE_521 VALUE 0x09
		RESERVED VALUE 0x10
	CTRL_BASE_RADIX BIT[10:8] RW  
		BASE_RADIX_256_BIT VALUE 0x2
		BASE_RADIX_512_BIT VALUE 0x3
		BASE_RADIX_1024_BIT VALUE 0x4
		BASE_RADIX_2048_BIT VALUE 0x5
		BASE_RADIX_4096_BIT VALUE 0x6
	CTRL_PARTIAL_RADIX BIT[7:0] RW  
		MERSENNE_M_521_MODE_32_BIT_ALU VALUE 0x11
		MERSENNE_M_521_MODE_64_BIT_ALU VALUE 0x12
		MERSENNE_M_521_MODE_128_BIT_ALU VALUE 0x14

EEm_PRG_ENTRY_ADDR(m):(0)-(3) ARRAY 0x00000004+0x10000*m
EE0_PRG_ENTRY_ADDR ADDRESS 0x0004 RW
EE0_PRG_ENTRY_ADDR RESET_VALUE 0x00000000
	PRG_ADDR BIT[10:0] RW  

EEm_RETURN_CODE(m):(0)-(3) ARRAY 0x00000008+0x10000*m
EE0_RETURN_CODE ADDRESS 0x0008 R
EE0_RETURN_CODE RESET_VALUE 0x00000000
	RC_BUSY BIT[31] R  
	RC_IRQ BIT[30] R  
	RC_WR_PENDING BIT[29] R  
		NO_REGISTER_WRITE_PENDING VALUE 0x0
		REGISTER_WRITE_PENDING VALUE 0x1
	RC_ZERO BIT[28] R  
	RC_STOP_REASON BIT[23:16] R  
		NORMAL_STOP VALUE 0x00
		INVALID_OP_CODE VALUE 0x01
		F_STACK_UNDERFLOW VALUE 0x02
		F_STACK_OVERFLOW VALUE 0x03
		WATCHDOG VALUE 0x04
		HOST_REQUEST VALUE 0x05
		P_STACK_UNDERFLOW VALUE 0x06
		P_STACK_OVERFLOW VALUE 0x07
		MEMORY_PORT_COLLISION VALUE 0x08

EEm_BUILD_CFG(m):(0)-(3) ARRAY 0x0000000C+0x10000*m
EE0_BUILD_CFG ADDRESS 0x000C R
EE0_BUILD_CFG RESET_VALUE 0x80XXXXXX
	BC_FORMAT_TYPE BIT[31:30] R  
	BC_ALU_SIZE BIT[20:19] R  
		ALU_SIZE_32_BITS VALUE 0x0
		ALU_SIZE_64_BITS VALUE 0x1
		ALU_SIZE_128_BITS VALUE 0x2
		ALU_SIZE_256_BITS VALUE 0x3
	BC_RSA_SIZE BIT[18:16] R  
		NO_RSA VALUE 0x0
		RSA_SIZE_512_BITS VALUE 0x1
		RSA_SIZE_1024_BITS VALUE 0x2
		RSA_SIZE_2048_BITS VALUE 0x3
		RSA_SIZE_4096_BITS VALUE 0x4
	BC_ECC_SIZE BIT[15:14] R  
		NO_ECC VALUE 0x0
		ECC_SIZE_256_BITS VALUE 0x1
		ECC_SIZE_512_BITS VALUE 0x2
		ECC_SIZE_1024_BITS VALUE 0x3
	BC_FW_MIX BIT[13:12] R  
		RAM_ONLY VALUE 0x0
		ROM_ONLY VALUE 0x1
		RAM_AND_ROM VALUE 0x2
		UNDEFINED VALUE 0x3
	BC_FW_ROM BIT[11:10] R  
		FW_ROM_SIZE_0_WORDS VALUE 0x0
		FW_ROM_SIZE_256_WORDS VALUE 0x1
		FW_ROM_SIZE_512_WORDS VALUE 0x2
		FW_ROM_SIZE_1024_WORDS VALUE 0x3
	BC_FW_RAM BIT[9:8] R  
		FW_RAM_SIZE_0_WORDS VALUE 0x0
		FW_RAM_SIZE_256_WORDS VALUE 0x1
		FW_RAM_SIZE_512_WORDS VALUE 0x2
		FW_RAM_SIZE_1024_WORDS VALUE 0x3
	BC_BANK_SW_D BIT[7:6] R  
		BANK_SW_D_SIZE_1_BANK VALUE 0x0
		BANK_SW_D_SIZE_2_BANKS VALUE 0x1
		BANK_SW_D_SIZE_4_BANKS VALUE 0x2
	BC_BANK_SW_C BIT[5:4] R  
		BANK_SW_C_SIZE_1_BANK VALUE 0x0
		BANK_SW_C_SIZE_2_BANKS VALUE 0x1
		BANK_SW_C_SIZE_4_BANKS VALUE 0x2
	BC_BANK_SW_B BIT[3:2] R  
		BANK_SW_B_SIZE_1_BANK VALUE 0x0
		BANK_SW_B_SIZE_2_BANKS VALUE 0x1
		BANK_SW_B_SIZE_4_BANKS VALUE 0x2
	BC_BANK_SW_A BIT[1:0] R  
		BANK_SW_A_SIZE_1_BANK VALUE 0x0
		BANK_SW_A_SIZE_2_BANKS VALUE 0x1
		BANK_SW_A_SIZE_4_BANKS VALUE 0x2

EEm_F_STACK_PNTR(m):(0)-(3) ARRAY 0x00000010+0x10000*m
EE0_F_STACK_PNTR ADDRESS 0x0010 RW
EE0_F_STACK_PNTR RESET_VALUE 0x00000000
	FSTACK_POINTER BIT[3:0] RW  

EEm_INSTRUCT_SINCE_GO(m):(0)-(3) ARRAY 0x00000014+0x10000*m
EE0_INSTRUCT_SINCE_GO ADDRESS 0x0014 R
EE0_INSTRUCT_SINCE_GO RESET_VALUE 0x00000000
	INSTRUCTIONS_SINCE_GO BIT[31:0] R  

EEm_P_STACK_PNTR(m):(0)-(3) ARRAY 0x00000018+0x10000*m
EE0_P_STACK_PNTR ADDRESS 0x0018 RW
EE0_P_STACK_PNTR RESET_VALUE 0x00000000
	PSTACK_POINTER BIT[5:0] RW  

EEm_CFG(m):(0)-(3) ARRAY 0x0000001C+0x10000*m
EE0_CFG ADDRESS 0x001C RW
EE0_CFG RESET_VALUE 0x00000000
	CFG_ENDIAN_BYTE_SWAP BIT[26] RW  
		NO_BYTE_LANE_SWAP VALUE 0x0
		BYTE_LANE_SWAP VALUE 0x1

EEm_STATUS_IRQ(m):(0)-(3) ARRAY 0x00000020+0x10000*m
EE0_STATUS_IRQ ADDRESS 0x0020 RW
EE0_STATUS_IRQ RESET_VALUE 0x00000000
	STAT_IRQ BIT[30] RW  

EEm_FLAGS(m):(0)-(3) ARRAY 0x00000024+0x10000*m
EE0_FLAGS ADDRESS 0x0024 RW
EE0_FLAGS RESET_VALUE 0x00000000
	FLAG_F3 BIT[7] RW  
	FLAG_F2 BIT[6] RW  
	FLAG_F1 BIT[5] RW  
	FLAG_F0 BIT[4] RW  
	FLAG_CARRY BIT[3] RW  
	FLAG_BORRW BIT[2] RW  
	FLAG_MEMBIT BIT[1] RW  
	FLAG_ZERO BIT[0] RW  

EEm_WATCHDOG(m):(0)-(3) ARRAY 0x00000028+0x10000*m
EE0_WATCHDOG ADDRESS 0x0028 RW
EE0_WATCHDOG RESET_VALUE 0xFFFFFFFF
	INSTRUCTIONS_UNTIL_HALT BIT[31:0] RW  

EEm_CYCLES_SINCE_GO(m):(0)-(3) ARRAY 0x0000002C+0x10000*m
EE0_CYCLES_SINCE_GO ADDRESS 0x002C R
EE0_CYCLES_SINCE_GO RESET_VALUE 0x00000000
	CYCLES_SINCE_GO BIT[31:0] R  

EEm_INDEX_I(m):(0)-(3) ARRAY 0x00000030+0x10000*m
EE0_INDEX_I ADDRESS 0x0030 RW
EE0_INDEX_I RESET_VALUE 0x00000000
	INDEX_I BIT[15:0] RW  

EEm_INDEX_J(m):(0)-(3) ARRAY 0x00000034+0x10000*m
EE0_INDEX_J ADDRESS 0x0034 RW
EE0_INDEX_J RESET_VALUE 0x00000000
	INDEX_J BIT[15:0] RW  

EEm_INDEX_K(m):(0)-(3) ARRAY 0x00000038+0x10000*m
EE0_INDEX_K ADDRESS 0x0038 RW
EE0_INDEX_K RESET_VALUE 0x00000000
	INDEX_K BIT[15:0] RW  

EEm_INDEX_L(m):(0)-(3) ARRAY 0x0000003C+0x10000*m
EE0_INDEX_L ADDRESS 0x003C RW
EE0_INDEX_L RESET_VALUE 0x00000000
	INDEX_L BIT[15:0] RW  

EEm_INT_EN(m):(0)-(3) ARRAY 0x00000040+0x10000*m
EE0_INT_EN ADDRESS 0x0040 RW
EE0_INT_EN RESET_VALUE 0x00000000
	IE_IRQ_EN BIT[30] RW  
		DISABLE_IRQ_GEN VALUE 0x0
		ENABLE_STAT_IRQ_GEN VALUE 0x1

EEm_JMP_PRB(m):(0)-(3) ARRAY 0x00000044+0x10000*m
EE0_JMP_PRB ADDRESS 0x0044 RW
EE0_JMP_PRB RESET_VALUE 0x00000000
	JUMP_PROBABILITY BIT[12:0] RW  

EEm_PRB_LFSR_SEED(m):(0)-(3) ARRAY 0x00000048+0x10000*m
EE0_PRB_LFSR_SEED ADDRESS 0x0048 RW
EE0_PRB_LFSR_SEED RESET_VALUE 0x00000001
	PROBABILITY_LFSR_SEED BIT[12:0] RW  

EEm_BANK_SWITCH_A(m):(0)-(3) ARRAY 0x00000050+0x10000*m
EE0_BANK_SWITCH_A ADDRESS 0x0050 RW
EE0_BANK_SWITCH_A RESET_VALUE 0x00000000
	BANK_SW_A BIT[1:0] RW  

EEm_BANK_SWITCH_B(m):(0)-(3) ARRAY 0x00000054+0x10000*m
EE0_BANK_SWITCH_B ADDRESS 0x0054 RW
EE0_BANK_SWITCH_B RESET_VALUE 0x00000000
	BANK_SW_B BIT[1:0] RW  

EEm_BANK_SWITCH_C(m):(0)-(3) ARRAY 0x00000058+0x10000*m
EE0_BANK_SWITCH_C ADDRESS 0x0058 RW
EE0_BANK_SWITCH_C RESET_VALUE 0x00000000
	BANK_SW_C BIT[1:0] RW  

EEm_BANK_SWITCH_D(m):(0)-(3) ARRAY 0x0000005C+0x10000*m
EE0_BANK_SWITCH_D ADDRESS 0x005C RW
EE0_BANK_SWITCH_D RESET_VALUE 0x00000000
	BANK_SW_D BIT[1:0] RW  

EEm_LOCK_STATUS(m):(0)-(3) ARRAY 0x00008000+0x10000*m
EE0_LOCK_STATUS ADDRESS 0x8000 R
EE0_LOCK_STATUS RESET_VALUE 0x00000000
	LOCK_STATUS BIT[0] R  

EEm_LOCK_REQ(m):(0)-(3) ARRAY 0x00008004+0x10000*m
EE0_LOCK_REQ ADDRESS 0x8004 RW
EE0_LOCK_REQ RESET_VALUE 0x00000000
	LOCK_REQ BIT[0] RW  

EEm_LOCK_GRANT(m):(0)-(3) ARRAY 0x00008008+0x10000*m
EE0_LOCK_GRANT ADDRESS 0x8008 R
EE0_LOCK_GRANT RESET_VALUE 0x00000000
	LOCK_GRANT BIT[0] R  

EEm_IRQ_OUT_SEL(m):(0)-(3) ARRAY 0x0000800C+0x10000*m
EE0_IRQ_OUT_SEL ADDRESS 0x800C RW
EE0_IRQ_OUT_SEL RESET_VALUE 0x00000000
	IRQ_OUT_SEL BIT[1:0] RW  

EEm_VERSION(m):(0)-(3) ARRAY 0x00008010+0x10000*m
EE0_VERSION ADDRESS 0x8010 R
EE0_VERSION RESET_VALUE 0x01000000
	MAJ_VER BIT[31:24] R  
	MIN_VER BIT[23:16] R  
	STEP_VER BIT[15:0] R  

DEBUG_CTRL ADDRESS 0x40000 RW NO_DOC
DEBUG_CTRL RESET_VALUE 0x00000000
	DEBUG_SEL BIT[15:8] RW  
	DEBUG_EN BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PKA_WRAPPER.XPU2 (level 2)
----------------------------------------------------------------------------------------
xpu2 MODULE OFFSET=PKA_WRAPPER+0x00070000 MAX=PKA_WRAPPER+0x0007047F APRE=PKA_WRAPPER_ APOST= SPRE=PKA_WRAPPER_ SPOST=

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001004
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A0A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_RGn_RACRm(n,m):(0,0)-(4,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	ROGE BIT[25] RW  
	RWGE BIT[9] RW  
	RWE BIT[8] RW  
	RWVMID BIT[7:0] RW  

XPU_RGn_SCR(n):(0)-(4) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_RGn_MCR(n):(0)-(4) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.QC_DCC_TWIZY_2KB2LL (level 1)
----------------------------------------------------------------------------------------
QC_DCC_TWIZY_2KB2LL BASE 0x000B0000 SIZE=0x00010000 qc_dcc_twizy_2kb2lladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QC_DCC_TWIZY_2KB2LL.APU (level 2)
----------------------------------------------------------------------------------------
apu MODULE OFFSET=QC_DCC_TWIZY_2KB2LL+0x00000000 MAX=QC_DCC_TWIZY_2KB2LL+0x000003FF APRE=DCC_ APOST= SPRE=DCC_ SPOST=

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00009C03
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0C5A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_RGn_RACRm(n,m):(0,0)-(3,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_RGn_WACRm(n,m):(0,0)-(3,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW
XPU_RG0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_RGn_SCR(n):(0)-(3) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_RGn_MCR(n):(0)-(3) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QC_DCC_TWIZY_2KB2LL.CFG (level 2)
----------------------------------------------------------------------------------------
cfg MODULE OFFSET=QC_DCC_TWIZY_2KB2LL+0x00002000 MAX=QC_DCC_TWIZY_2KB2LL+0x00002FFF APRE=DCC_ APOST= SPRE=DCC_ SPOST=

HW_VERSION ADDRESS 0x0000 R NO_CSR_TEST
HW_VERSION RESET_VALUE 0x00000000
	MAJOR BIT[23:16] R  
	MINOR BIT[15:8] R  
	STEP BIT[7:0] R  

HW_INFO ADDRESS 0x0004 R NO_CSR_TEST
HW_INFO RESET_VALUE 0x00000000
	MAJOR BIT[31:24] R  
	BRANCH BIT[23:16] R  
	MINOR BIT[15:8] R  
	ECO BIT[7:0] R  

EXEC_CTRL ADDRESS 0x0008 RW NO_CSR_TEST
EXEC_CTRL RESET_VALUE 0x00000000
	ADDRESS BIT[10:2] RW  
	TRIGGER BIT[1] RW  
	ENABLE BIT[0] RW  

DCC_STATUS ADDRESS 0x000C R NO_CSR_TEST
DCC_STATUS RESET_VALUE 0x00000000
	TRIGGERED_LL BIT[17:16] R  
	LINK_LIST_SEL BIT[9:8] R  
	SEQ_FSM_STATE BIT[1:0] R  

DCC_CFG ADDRESS 0x0010 RW
DCC_CFG RESET_VALUE 0x00020000
	HVMID BIT[27:23] RW  
	HINNERSHARED BIT[22] RW  
	HMEMTYPE BIT[21:19] RW  
	HNOALLOCATE BIT[18] RW  
	HSHARED BIT[17] RW  
	HTRANSIENT BIT[16] RW  
	CGC_ALWAYS_ON BIT[0] RW  

FDA_CURRENT ADDRESS 0x0014 R NO_CSR_TEST
FDA_CURRENT RESET_VALUE 0x00000000
	ADDRESS BIT[31:2] R  
	BUS_TYPE BIT[1] R  
	ACCESS_DIR BIT[0] R  

LLA_CURRENT ADDRESS 0x0018 R NO_CSR_TEST
LLA_CURRENT RESET_VALUE 0x00000000
	ADDRESS BIT[8:0] R  

LL_LOCKm(m):(0)-(1) ARRAY 0x0000001C+0x80*m
LL_LOCK0 ADDRESS 0x001C RW NO_CSR_TEST
LL_LOCK0 RESET_VALUE 0x00000000
	M_BIT BIT[4] R  
	S_BIT BIT[3] RW  
	NS BIT[2] R  
	MSA BIT[1] R  
	ACTIVE BIT[0] RW  

LL_CONFIGm(m):(0)-(1) ARRAY 0x00000020+0x80*m
LL_CONFIG0 ADDRESS 0x0020 RW
LL_CONFIG0 RESET_VALUE 0x00000000
	HW_TRIGGER_EN BIT[9] RW  
	CTI_TRIGGER_EN BIT[8] RW  
	SINK BIT[4] RW  
	FUNC BIT[0] RW  

LL_BASEm(m):(0)-(1) ARRAY 0x00000024+0x80*m
LL_BASE0 ADDRESS 0x0024 RW
LL_BASE0 RESET_VALUE 0x00000000
	ADDRESS BIT[8:0] RW  

FD_BASEm(m):(0)-(1) ARRAY 0x00000028+0x80*m
FD_BASE0 ADDRESS 0x0028 RW
FD_BASE0 RESET_VALUE 0x00000000
	ADDRESS BIT[8:0] RW  

LL_TIMEOUTm(m):(0)-(1) ARRAY 0x0000002C+0x80*m
LL_TIMEOUT0 ADDRESS 0x002C RW
LL_TIMEOUT0 RESET_VALUE 0x00000000
	VALUE BIT[11:0] RW  

LL_INTERRUPT_ENABLEm(m):(0)-(1) ARRAY 0x00000030+0x80*m
LL_INTERRUPT_ENABLE0 ADDRESS 0x0030 RW
LL_INTERRUPT_ENABLE0 RESET_VALUE 0x00000000
	TO_ERROR BIT[2] RW  
	CRC_ERROR BIT[1] RW  
	TASK_DONE BIT[0] RW  

LL_INTERRUPT_STATUSm(m):(0)-(1) ARRAY 0x00000034+0x80*m
LL_INTERRUPT_STATUS0 ADDRESS 0x0034 RW NO_CSR_TEST
LL_INTERRUPT_STATUS0 RESET_VALUE 0x00000000
	TO_ERROR BIT[2] RW  
	CRC_ERROR BIT[1] RW  
	TASK_DONE BIT[0] RW  

FDA_CAPTUREDm(m):(0)-(1) ARRAY 0x00000038+0x80*m
FDA_CAPTURED0 ADDRESS 0x0038 R NO_CSR_TEST
FDA_CAPTURED0 RESET_VALUE 0x00000000
	ADDRESS BIT[31:2] R  
	BUS_TYPE BIT[1] R  
	ACCESS_DIR BIT[0] R  

LLA_CAPTUREDm(m):(0)-(1) ARRAY 0x0000003C+0x80*m
LLA_CAPTURED0 ADDRESS 0x003C R NO_CSR_TEST
LLA_CAPTURED0 RESET_VALUE 0x00000000
	ADDRESS BIT[9:0] R  

LL_CRC_CAPTUREDm(m):(0)-(1) ARRAY 0x00000040+0x80*m
LL_CRC_CAPTURED0 ADDRESS 0x0040 R NO_CSR_TEST
LL_CRC_CAPTURED0 RESET_VALUE 0x00000000
	VALUE BIT[31:0] R  

LL_SW_TRIGGERm(m):(0)-(1) ARRAY 0x00000044+0x80*m
LL_SW_TRIGGER0 ADDRESS 0x0044 RW NO_CSR_TEST
LL_SW_TRIGGER0 RESET_VALUE 0x00000000
	SET BIT[0] RW  

LL_BUS_ACCESS_STATUSm(m):(0)-(1) ARRAY 0x00000048+0x80*m
LL_BUS_ACCESS_STATUS0 ADDRESS 0x0048 RW NO_CSR_TEST
LL_BUS_ACCESS_STATUS0 RESET_VALUE 0x00000000
	AHBM_READ_DATA_ERROR BIT[1] RW  
	APBM_READ_DATA_ERROR BIT[0] RW  

----------------------------------------------------------------------------------------
-- MODULE TWIZY.QC_DCC_TWIZY_2KB2LL.RAM (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.QC_DCC_TWIZY_2KB2LL.RAM' does not contain any register.
----------------------------------------------------------------------------------------
ram MODULE OFFSET=QC_DCC_TWIZY_2KB2LL+0x0000F800 MAX=QC_DCC_TWIZY_2KB2LL+0x0000FFFF APRE=DCC_ APOST= SPRE=DCC_ SPOST=

----------------------------------------------------------------------------------------
-- BASE TWIZY.PCNOC_0_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_0_BUS_TIMEOUT_BASE BASE 0x00023000 SIZE=0x00001000 pcnoc_0_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PCNOC_0_BUS_TIMEOUT_BASE.PCNOC_0_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_0_bus_timeout MODULE OFFSET=PCNOC_0_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_0_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_0_ SPRE=PCNOC_0_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0] RW  

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000007
	NUMSLAVES BIT[5:0] R  

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0] RW  

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0] R  

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0] W  

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0] RW  

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0] R  

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0] W  

ABT_SYND_ID ADDRESS 0x0028 R NO_CSR_TEST
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13] R  
	PID BIT[12:8] R  
	MID BIT[7:0] R  

ABT_SYND_ADDR0 ADDRESS 0x002C R NO_CSR_TEST
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0] R  

ABT_SYND_ADDR1 ADDRESS 0x0030 R NO_CSR_TEST
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0] R  

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0] R  

----------------------------------------------------------------------------------------
-- BASE TWIZY.PCNOC_1_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_1_BUS_TIMEOUT_BASE BASE 0x00024000 SIZE=0x00001000 pcnoc_1_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PCNOC_1_BUS_TIMEOUT_BASE.PCNOC_1_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_1_bus_timeout MODULE OFFSET=PCNOC_1_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_1_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_1_ SPRE=PCNOC_1_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0] RW  

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000007
	NUMSLAVES BIT[5:0] R  

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0] RW  

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0] R  

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0] W  

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0] RW  

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0] R  

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0] W  

ABT_SYND_ID ADDRESS 0x0028 R NO_CSR_TEST
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13] R  
	PID BIT[12:8] R  
	MID BIT[7:0] R  

ABT_SYND_ADDR0 ADDRESS 0x002C R NO_CSR_TEST
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0] R  

ABT_SYND_ADDR1 ADDRESS 0x0030 R NO_CSR_TEST
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0] R  

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0] R  

----------------------------------------------------------------------------------------
-- BASE TWIZY.PCNOC_2_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_2_BUS_TIMEOUT_BASE BASE 0x00025000 SIZE=0x00001000 pcnoc_2_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PCNOC_2_BUS_TIMEOUT_BASE.PCNOC_2_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_2_bus_timeout MODULE OFFSET=PCNOC_2_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_2_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_2_ SPRE=PCNOC_2_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0] RW  

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000007
	NUMSLAVES BIT[5:0] R  

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0] RW  

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0] R  

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0] W  

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0] RW  

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0] R  

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0] W  

ABT_SYND_ID ADDRESS 0x0028 R NO_CSR_TEST
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13] R  
	PID BIT[12:8] R  
	MID BIT[7:0] R  

ABT_SYND_ADDR0 ADDRESS 0x002C R NO_CSR_TEST
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0] R  

ABT_SYND_ADDR1 ADDRESS 0x0030 R NO_CSR_TEST
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0] R  

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0] R  

----------------------------------------------------------------------------------------
-- BASE TWIZY.PCNOC_3_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_3_BUS_TIMEOUT_BASE BASE 0x00026000 SIZE=0x00001000 pcnoc_3_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PCNOC_3_BUS_TIMEOUT_BASE.PCNOC_3_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_3_bus_timeout MODULE OFFSET=PCNOC_3_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_3_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_3_ SPRE=PCNOC_3_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0] RW  

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000001
	NUMSLAVES BIT[5:0] R  

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0] RW  

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0] R  

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0] W  

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0] RW  

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0] R  

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0] W  

ABT_SYND_ID ADDRESS 0x0028 R NO_CSR_TEST
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13] R  
	PID BIT[12:8] R  
	MID BIT[7:0] R  

ABT_SYND_ADDR0 ADDRESS 0x002C R NO_CSR_TEST
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0] R  

ABT_SYND_ADDR1 ADDRESS 0x0030 R NO_CSR_TEST
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0] R  

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0] R  

----------------------------------------------------------------------------------------
-- BASE TWIZY.PCNOC_4_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_4_BUS_TIMEOUT_BASE BASE 0x08801000 SIZE=0x00001000 pcnoc_4_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PCNOC_4_BUS_TIMEOUT_BASE.PCNOC_4_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_4_bus_timeout MODULE OFFSET=PCNOC_4_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_4_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_4_ SPRE=PCNOC_4_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0] RW  

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000001
	NUMSLAVES BIT[5:0] R  

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0] RW  

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0] R  

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0] W  

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0] RW  

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0] R  

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0] W  

ABT_SYND_ID ADDRESS 0x0028 R NO_CSR_TEST
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13] R  
	PID BIT[12:8] R  
	MID BIT[7:0] R  

ABT_SYND_ADDR0 ADDRESS 0x002C R NO_CSR_TEST
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0] R  

ABT_SYND_ADDR1 ADDRESS 0x0030 R NO_CSR_TEST
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0] R  

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0] R  

----------------------------------------------------------------------------------------
-- BASE TWIZY.PCNOC_5_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_5_BUS_TIMEOUT_BASE BASE 0x00028000 SIZE=0x00001000 pcnoc_5_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PCNOC_5_BUS_TIMEOUT_BASE.PCNOC_5_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_5_bus_timeout MODULE OFFSET=PCNOC_5_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_5_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_5_ SPRE=PCNOC_5_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0] RW  

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000008
	NUMSLAVES BIT[5:0] R  

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0] RW  

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0] R  

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0] W  

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0] RW  

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0] R  

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0] W  

ABT_SYND_ID ADDRESS 0x0028 R NO_CSR_TEST
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13] R  
	PID BIT[12:8] R  
	MID BIT[7:0] R  

ABT_SYND_ADDR0 ADDRESS 0x002C R NO_CSR_TEST
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0] R  

ABT_SYND_ADDR1 ADDRESS 0x0030 R NO_CSR_TEST
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0] R  

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0] R  

----------------------------------------------------------------------------------------
-- BASE TWIZY.PCNOC_6_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_6_BUS_TIMEOUT_BASE BASE 0x00029000 SIZE=0x00001000 pcnoc_6_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PCNOC_6_BUS_TIMEOUT_BASE.PCNOC_6_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_6_bus_timeout MODULE OFFSET=PCNOC_6_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_6_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_6_ SPRE=PCNOC_6_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0] RW  

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000002
	NUMSLAVES BIT[5:0] R  

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0] RW  

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0] R  

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0] W  

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0] RW  

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0] R  

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0] W  

ABT_SYND_ID ADDRESS 0x0028 R NO_CSR_TEST
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13] R  
	PID BIT[12:8] R  
	MID BIT[7:0] R  

ABT_SYND_ADDR0 ADDRESS 0x002C R NO_CSR_TEST
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0] R  

ABT_SYND_ADDR1 ADDRESS 0x0030 R NO_CSR_TEST
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0] R  

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0] R  

----------------------------------------------------------------------------------------
-- BASE TWIZY.PCNOC_7_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_7_BUS_TIMEOUT_BASE BASE 0x0002A000 SIZE=0x00001000 pcnoc_7_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PCNOC_7_BUS_TIMEOUT_BASE.PCNOC_7_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_7_bus_timeout MODULE OFFSET=PCNOC_7_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_7_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_7_ SPRE=PCNOC_7_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0] RW  

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000007
	NUMSLAVES BIT[5:0] R  

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0] RW  

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0] R  

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0] W  

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0] RW  

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0] R  

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0] W  

ABT_SYND_ID ADDRESS 0x0028 R NO_CSR_TEST
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13] R  
	PID BIT[12:8] R  
	MID BIT[7:0] R  

ABT_SYND_ADDR0 ADDRESS 0x002C R NO_CSR_TEST
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0] R  

ABT_SYND_ADDR1 ADDRESS 0x0030 R NO_CSR_TEST
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0] R  

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0] R  

----------------------------------------------------------------------------------------
-- BASE TWIZY.PC_NOC_BASE (level 1)
----------------------------------------------------------------------------------------
PC_NOC_BASE BASE 0x00500000 SIZE=0x00017080 pc_nocaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PC_NOC_BASE.PC_NOC (level 2)
----------------------------------------------------------------------------------------
pc_noc MODULE OFFSET=PC_NOC_BASE+0x00000000 MAX=PC_NOC_BASE+0x0001707F APRE= SPRE=

PCNOC_OBS_ID_COREID ADDRESS 0x0000 R
PCNOC_OBS_ID_COREID RESET_VALUE 0xB3999E0D
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_OBS_ID_REVISIONID ADDRESS 0x0004 R
PCNOC_OBS_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_OBS_FAULTEN ADDRESS 0x0008 RW
PCNOC_OBS_FAULTEN RESET_VALUE 0x00000000
	FAULTEN BIT[0] RW  

PCNOC_OBS_ERRVLD ADDRESS 0x000C R
PCNOC_OBS_ERRVLD RESET_VALUE 0x00000000
	ERRVLD BIT[0] R  

PCNOC_OBS_ERRCLR ADDRESS 0x0010 W
PCNOC_OBS_ERRCLR RESET_VALUE 0x00000000
	ERRCLR BIT[0] W  

PCNOC_OBS_ERRLOG0 ADDRESS 0x0014 R
PCNOC_OBS_ERRLOG0 RESET_VALUE 0x80000000
	FORMAT BIT[31] R  
	LEN1 BIT[23:16] R  
	ERRCODE BIT[10:8] R  
	OPC BIT[4:1] R  
	LOCK BIT[0] R  

PCNOC_OBS_ERRLOG1 ADDRESS 0x0018 R
PCNOC_OBS_ERRLOG1 RESET_VALUE 0x00000000
	ERRLOG1 BIT[31:0] R  

PCNOC_OBS_ERRLOG2 ADDRESS 0x001C R
PCNOC_OBS_ERRLOG2 RESET_VALUE 0x00000000
	ERRLOG2 BIT[2:0] R  

PCNOC_OBS_ERRLOG3 ADDRESS 0x0020 R
PCNOC_OBS_ERRLOG3 RESET_VALUE 0x00000000
	ERRLOG3 BIT[31:0] R  

PCNOC_OBS_ERRLOG4 ADDRESS 0x0024 R
PCNOC_OBS_ERRLOG4 RESET_VALUE 0x00000000
	ERRLOG4 BIT[0] R  

PCNOC_OBS_ERRLOG5 ADDRESS 0x0028 R
PCNOC_OBS_ERRLOG5 RESET_VALUE 0x00000000
	ERRLOG5 BIT[16:0] R  

PCNOC_OBS_STALLEN ADDRESS 0x0038 RW
PCNOC_OBS_STALLEN RESET_VALUE 0x00000000
	STALLEN BIT[0] RW  

PCNOC_OBS_DBG_ID_COREID ADDRESS 0x0080 R
PCNOC_OBS_DBG_ID_COREID RESET_VALUE 0x2F394D07
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_OBS_DBG_ID_REVISIONID ADDRESS 0x0084 R
PCNOC_OBS_DBG_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_OBS_DBG_ATBID ADDRESS 0x0088 RW
PCNOC_OBS_DBG_ATBID RESET_VALUE 0x00000001
	ATBID BIT[6:0] RW  

PCNOC_OBS_DBG_ATBEN ADDRESS 0x008C RW
PCNOC_OBS_DBG_ATBEN RESET_VALUE 0x00000000
	ATBEN BIT[0] RW  

PCNOC_OBS_STPV2_CONVERTER_ID_COREID ADDRESS 0x0200 R
PCNOC_OBS_STPV2_CONVERTER_ID_COREID RESET_VALUE 0xE9869C0E
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_OBS_STPV2_CONVERTER_ID_REVISIONID ADDRESS 0x0204 R
PCNOC_OBS_STPV2_CONVERTER_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_OBS_STPV2_CONVERTER_ASYNCPERIOD ADDRESS 0x0208 RW
PCNOC_OBS_STPV2_CONVERTER_ASYNCPERIOD RESET_VALUE 0x00000000
	ASYNCPERIOD BIT[4:0] RW  

PCNOC_OBS_STPV2_CONVERTER_STPV2EN ADDRESS 0x020C RW
PCNOC_OBS_STPV2_CONVERTER_STPV2EN RESET_VALUE 0x00000000
	STPV2EN BIT[0] RW  

PCNOC_QXM_CRYPTO0_TFILT_ID_COREID ADDRESS 0x1000 R
PCNOC_QXM_CRYPTO0_TFILT_ID_COREID RESET_VALUE 0x93FDAA09
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_QXM_CRYPTO0_TFILT_ID_REVISIONID ADDRESS 0x1004 R
PCNOC_QXM_CRYPTO0_TFILT_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_QXM_CRYPTO0_TFILT_MODE ADDRESS 0x1008 RW
PCNOC_QXM_CRYPTO0_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

PCNOC_QXM_CRYPTO0_TFILT_ADDRBASE_LOW ADDRESS 0x100C RW
PCNOC_QXM_CRYPTO0_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0] RW  

PCNOC_QXM_CRYPTO0_TFILT_ADDRBASE_HIGH ADDRESS 0x1010 RW
PCNOC_QXM_CRYPTO0_TFILT_ADDRBASE_HIGH RESET_VALUE 0x00000000
	ADDRBASE_HIGH BIT[0] RW  

PCNOC_QXM_CRYPTO0_TFILT_ADDRWINDOWSIZE ADDRESS 0x1014 RW
PCNOC_QXM_CRYPTO0_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0] RW  

PCNOC_QXM_CRYPTO0_TFILT_SRCIDBASE ADDRESS 0x1018 RW
PCNOC_QXM_CRYPTO0_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[15:0] RW  

PCNOC_QXM_CRYPTO0_TFILT_SRCIDMASK ADDRESS 0x101C RW
PCNOC_QXM_CRYPTO0_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[15:0] RW  

PCNOC_QXM_CRYPTO0_TFILT_OPCODE ADDRESS 0x1020 RW
PCNOC_QXM_CRYPTO0_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_QXM_CRYPTO0_TFILT_USERBASE ADDRESS 0x1024 RW
PCNOC_QXM_CRYPTO0_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[16:0] RW  

PCNOC_QXM_CRYPTO0_TFILT_USERMASK ADDRESS 0x1028 RW
PCNOC_QXM_CRYPTO0_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[16:0] RW  

PCNOC_QHM2_TFILT_ID_COREID ADDRESS 0x1180 R
PCNOC_QHM2_TFILT_ID_COREID RESET_VALUE 0xCDC21709
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_QHM2_TFILT_ID_REVISIONID ADDRESS 0x1184 R
PCNOC_QHM2_TFILT_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_QHM2_TFILT_MODE ADDRESS 0x1188 RW
PCNOC_QHM2_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

PCNOC_QHM2_TFILT_ADDRBASE_LOW ADDRESS 0x118C RW
PCNOC_QHM2_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0] RW  

PCNOC_QHM2_TFILT_ADDRWINDOWSIZE ADDRESS 0x1194 RW
PCNOC_QHM2_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0] RW  

PCNOC_QHM2_TFILT_SRCIDBASE ADDRESS 0x1198 RW
PCNOC_QHM2_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[15:0] RW  

PCNOC_QHM2_TFILT_SRCIDMASK ADDRESS 0x119C RW
PCNOC_QHM2_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[15:0] RW  

PCNOC_QHM2_TFILT_OPCODE ADDRESS 0x11A0 RW
PCNOC_QHM2_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_QHM2_TFILT_USERBASE ADDRESS 0x11A4 RW
PCNOC_QHM2_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[16:0] RW  

PCNOC_QHM2_TFILT_USERMASK ADDRESS 0x11A8 RW
PCNOC_QHM2_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[16:0] RW  

PCNOC_QHM1_TFILT_ID_COREID ADDRESS 0x1200 R
PCNOC_QHM1_TFILT_ID_COREID RESET_VALUE 0x2C4B3209
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_QHM1_TFILT_ID_REVISIONID ADDRESS 0x1204 R
PCNOC_QHM1_TFILT_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_QHM1_TFILT_MODE ADDRESS 0x1208 RW
PCNOC_QHM1_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

PCNOC_QHM1_TFILT_ADDRBASE_LOW ADDRESS 0x120C RW
PCNOC_QHM1_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0] RW  

PCNOC_QHM1_TFILT_ADDRWINDOWSIZE ADDRESS 0x1214 RW
PCNOC_QHM1_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0] RW  

PCNOC_QHM1_TFILT_SRCIDBASE ADDRESS 0x1218 RW
PCNOC_QHM1_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[15:0] RW  

PCNOC_QHM1_TFILT_SRCIDMASK ADDRESS 0x121C RW
PCNOC_QHM1_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[15:0] RW  

PCNOC_QHM1_TFILT_OPCODE ADDRESS 0x1220 RW
PCNOC_QHM1_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_QHM1_TFILT_USERBASE ADDRESS 0x1224 RW
PCNOC_QHM1_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[16:0] RW  

PCNOC_QHM1_TFILT_USERMASK ADDRESS 0x1228 RW
PCNOC_QHM1_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[16:0] RW  

PCNOC_QXM_BIMC_TFILT_ID_COREID ADDRESS 0x1280 R
PCNOC_QXM_BIMC_TFILT_ID_COREID RESET_VALUE 0xA77D8B09
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_QXM_BIMC_TFILT_ID_REVISIONID ADDRESS 0x1284 R
PCNOC_QXM_BIMC_TFILT_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_QXM_BIMC_TFILT_MODE ADDRESS 0x1288 RW
PCNOC_QXM_BIMC_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

PCNOC_QXM_BIMC_TFILT_ADDRBASE_LOW ADDRESS 0x128C RW
PCNOC_QXM_BIMC_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0] RW  

PCNOC_QXM_BIMC_TFILT_ADDRBASE_HIGH ADDRESS 0x1290 RW
PCNOC_QXM_BIMC_TFILT_ADDRBASE_HIGH RESET_VALUE 0x00000000
	ADDRBASE_HIGH BIT[0] RW  

PCNOC_QXM_BIMC_TFILT_ADDRWINDOWSIZE ADDRESS 0x1294 RW
PCNOC_QXM_BIMC_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0] RW  

PCNOC_QXM_BIMC_TFILT_SRCIDBASE ADDRESS 0x1298 RW
PCNOC_QXM_BIMC_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[15:0] RW  

PCNOC_QXM_BIMC_TFILT_SRCIDMASK ADDRESS 0x129C RW
PCNOC_QXM_BIMC_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[15:0] RW  

PCNOC_QXM_BIMC_TFILT_OPCODE ADDRESS 0x12A0 RW
PCNOC_QXM_BIMC_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_QXM_BIMC_TFILT_USERBASE ADDRESS 0x12A4 RW
PCNOC_QXM_BIMC_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[16:0] RW  

PCNOC_QXM_BIMC_TFILT_USERMASK ADDRESS 0x12A8 RW
PCNOC_QXM_BIMC_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[16:0] RW  

PCNOC_QDSS_BAM_TFILT_ID_COREID ADDRESS 0x1300 R
PCNOC_QDSS_BAM_TFILT_ID_COREID RESET_VALUE 0x2F8A2209
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_QDSS_BAM_TFILT_ID_REVISIONID ADDRESS 0x1304 R
PCNOC_QDSS_BAM_TFILT_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_QDSS_BAM_TFILT_MODE ADDRESS 0x1308 RW
PCNOC_QDSS_BAM_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

PCNOC_QDSS_BAM_TFILT_ADDRBASE_LOW ADDRESS 0x130C RW
PCNOC_QDSS_BAM_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0] RW  

PCNOC_QDSS_BAM_TFILT_ADDRWINDOWSIZE ADDRESS 0x1314 RW
PCNOC_QDSS_BAM_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0] RW  

PCNOC_QDSS_BAM_TFILT_SRCIDBASE ADDRESS 0x1318 RW
PCNOC_QDSS_BAM_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[15:0] RW  

PCNOC_QDSS_BAM_TFILT_SRCIDMASK ADDRESS 0x131C RW
PCNOC_QDSS_BAM_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[15:0] RW  

PCNOC_QDSS_BAM_TFILT_OPCODE ADDRESS 0x1320 RW
PCNOC_QDSS_BAM_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_QDSS_BAM_TFILT_USERBASE ADDRESS 0x1324 RW
PCNOC_QDSS_BAM_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[16:0] RW  

PCNOC_QDSS_BAM_TFILT_USERMASK ADDRESS 0x1328 RW
PCNOC_QDSS_BAM_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[16:0] RW  

PCNOC_USB_HS1_TFILT_ID_COREID ADDRESS 0x1480 R
PCNOC_USB_HS1_TFILT_ID_COREID RESET_VALUE 0x22735209
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_USB_HS1_TFILT_ID_REVISIONID ADDRESS 0x1484 R
PCNOC_USB_HS1_TFILT_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_USB_HS1_TFILT_MODE ADDRESS 0x1488 RW
PCNOC_USB_HS1_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

PCNOC_USB_HS1_TFILT_ADDRBASE_LOW ADDRESS 0x148C RW
PCNOC_USB_HS1_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0] RW  

PCNOC_USB_HS1_TFILT_ADDRWINDOWSIZE ADDRESS 0x1494 RW
PCNOC_USB_HS1_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0] RW  

PCNOC_USB_HS1_TFILT_SRCIDBASE ADDRESS 0x1498 RW
PCNOC_USB_HS1_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[15:0] RW  

PCNOC_USB_HS1_TFILT_SRCIDMASK ADDRESS 0x149C RW
PCNOC_USB_HS1_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[15:0] RW  

PCNOC_USB_HS1_TFILT_OPCODE ADDRESS 0x14A0 RW
PCNOC_USB_HS1_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_USB_HS1_TFILT_USERBASE ADDRESS 0x14A4 RW
PCNOC_USB_HS1_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[16:0] RW  

PCNOC_USB_HS1_TFILT_USERMASK ADDRESS 0x14A8 RW
PCNOC_USB_HS1_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[16:0] RW  

PCNOC_QDSS_ETR_TFILT_ID_COREID ADDRESS 0x1580 R
PCNOC_QDSS_ETR_TFILT_ID_COREID RESET_VALUE 0x92A05B09
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_QDSS_ETR_TFILT_ID_REVISIONID ADDRESS 0x1584 R
PCNOC_QDSS_ETR_TFILT_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_QDSS_ETR_TFILT_MODE ADDRESS 0x1588 RW
PCNOC_QDSS_ETR_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

PCNOC_QDSS_ETR_TFILT_ADDRBASE_LOW ADDRESS 0x158C RW
PCNOC_QDSS_ETR_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0] RW  

PCNOC_QDSS_ETR_TFILT_ADDRWINDOWSIZE ADDRESS 0x1594 RW
PCNOC_QDSS_ETR_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0] RW  

PCNOC_QDSS_ETR_TFILT_SRCIDBASE ADDRESS 0x1598 RW
PCNOC_QDSS_ETR_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[15:0] RW  

PCNOC_QDSS_ETR_TFILT_SRCIDMASK ADDRESS 0x159C RW
PCNOC_QDSS_ETR_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[15:0] RW  

PCNOC_QDSS_ETR_TFILT_OPCODE ADDRESS 0x15A0 RW
PCNOC_QDSS_ETR_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_QDSS_ETR_TFILT_USERBASE ADDRESS 0x15A4 RW
PCNOC_QDSS_ETR_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[16:0] RW  

PCNOC_QDSS_ETR_TFILT_USERMASK ADDRESS 0x15A8 RW
PCNOC_QDSS_ETR_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[16:0] RW  

PCNOC_QXM_NOC_TFILT_ID_COREID ADDRESS 0x1600 R
PCNOC_QXM_NOC_TFILT_ID_COREID RESET_VALUE 0x72C62B09
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_QXM_NOC_TFILT_ID_REVISIONID ADDRESS 0x1604 R
PCNOC_QXM_NOC_TFILT_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_QXM_NOC_TFILT_MODE ADDRESS 0x1608 RW
PCNOC_QXM_NOC_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0] RW  

PCNOC_QXM_NOC_TFILT_ADDRBASE_LOW ADDRESS 0x160C RW
PCNOC_QXM_NOC_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0] RW  

PCNOC_QXM_NOC_TFILT_ADDRBASE_HIGH ADDRESS 0x1610 RW
PCNOC_QXM_NOC_TFILT_ADDRBASE_HIGH RESET_VALUE 0x00000000
	ADDRBASE_HIGH BIT[0] RW  

PCNOC_QXM_NOC_TFILT_ADDRWINDOWSIZE ADDRESS 0x1614 RW
PCNOC_QXM_NOC_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0] RW  

PCNOC_QXM_NOC_TFILT_SRCIDBASE ADDRESS 0x1618 RW
PCNOC_QXM_NOC_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[15:0] RW  

PCNOC_QXM_NOC_TFILT_SRCIDMASK ADDRESS 0x161C RW
PCNOC_QXM_NOC_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[15:0] RW  

PCNOC_QXM_NOC_TFILT_OPCODE ADDRESS 0x1620 RW
PCNOC_QXM_NOC_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_QXM_NOC_TFILT_USERBASE ADDRESS 0x1624 RW
PCNOC_QXM_NOC_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[16:0] RW  

PCNOC_QXM_NOC_TFILT_USERMASK ADDRESS 0x1628 RW
PCNOC_QXM_NOC_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[16:0] RW  

PCNOC_TPRB0_TPROF_ID_COREID ADDRESS 0x2000 R
PCNOC_TPRB0_TPROF_ID_COREID RESET_VALUE 0x79B11F0A
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_TPRB0_TPROF_ID_REVISIONID ADDRESS 0x2004 R
PCNOC_TPRB0_TPROF_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_TPRB0_TPROF_EN ADDRESS 0x2008 RW
PCNOC_TPRB0_TPROF_EN RESET_VALUE 0x00000000
	EN BIT[0] RW  

PCNOC_TPRB0_TPROF_MODE ADDRESS 0x200C RW
PCNOC_TPRB0_TPROF_MODE RESET_VALUE 0x00000000
	MODE BIT[3:0] RW  

PCNOC_TPRB0_TPROF_OBSERVEDSEL_0 ADDRESS 0x2010 RW
PCNOC_TPRB0_TPROF_OBSERVEDSEL_0 RESET_VALUE 0x00000000
	OBSERVEDSEL_0 BIT[1:0] RW  

PCNOC_TPRB0_TPROF_OBSERVEDSEL_1 ADDRESS 0x2014 RW
PCNOC_TPRB0_TPROF_OBSERVEDSEL_1 RESET_VALUE 0x00000000
	OBSERVEDSEL_1 BIT[1:0] RW  

PCNOC_TPRB0_TPROF_OBSERVEDSEL_2 ADDRESS 0x2018 RW
PCNOC_TPRB0_TPROF_OBSERVEDSEL_2 RESET_VALUE 0x00000000
	OBSERVEDSEL_2 BIT[1:0] RW  

PCNOC_TPRB0_TPROF_OBSERVEDSEL_3 ADDRESS 0x201C RW
PCNOC_TPRB0_TPROF_OBSERVEDSEL_3 RESET_VALUE 0x00000000
	OBSERVEDSEL_3 BIT[1:0] RW  

PCNOC_TPRB0_TPROF_NTENURELINES_0 ADDRESS 0x2020 RW
PCNOC_TPRB0_TPROF_NTENURELINES_0 RESET_VALUE 0x00000000
	NTENURELINES_0 BIT[3:0] RW  

PCNOC_TPRB0_TPROF_NTENURELINES_1 ADDRESS 0x2024 RW
PCNOC_TPRB0_TPROF_NTENURELINES_1 RESET_VALUE 0x00000000
	NTENURELINES_1 BIT[3:0] RW  

PCNOC_TPRB0_TPROF_NTENURELINES_2 ADDRESS 0x2028 RW
PCNOC_TPRB0_TPROF_NTENURELINES_2 RESET_VALUE 0x00000000
	NTENURELINES_2 BIT[3:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_0 ADDRESS 0x202C RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_0 RESET_VALUE 0x00000000
	THRESHOLDS_0_0 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_1 ADDRESS 0x2030 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_1 RESET_VALUE 0x00000000
	THRESHOLDS_0_1 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_2 ADDRESS 0x2034 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_2 RESET_VALUE 0x00000000
	THRESHOLDS_0_2 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_3 ADDRESS 0x2038 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_3 RESET_VALUE 0x00000000
	THRESHOLDS_0_3 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_4 ADDRESS 0x203C RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_4 RESET_VALUE 0x00000000
	THRESHOLDS_0_4 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_5 ADDRESS 0x2040 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_5 RESET_VALUE 0x00000000
	THRESHOLDS_0_5 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_6 ADDRESS 0x2044 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_6 RESET_VALUE 0x00000000
	THRESHOLDS_0_6 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_7 ADDRESS 0x2048 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_7 RESET_VALUE 0x00000000
	THRESHOLDS_0_7 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_8 ADDRESS 0x204C RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_8 RESET_VALUE 0x00000000
	THRESHOLDS_0_8 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_9 ADDRESS 0x2050 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_9 RESET_VALUE 0x00000000
	THRESHOLDS_0_9 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_10 ADDRESS 0x2054 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_10 RESET_VALUE 0x00000000
	THRESHOLDS_0_10 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_11 ADDRESS 0x2058 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_11 RESET_VALUE 0x00000000
	THRESHOLDS_0_11 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_12 ADDRESS 0x205C RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_12 RESET_VALUE 0x00000000
	THRESHOLDS_0_12 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_13 ADDRESS 0x2060 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_13 RESET_VALUE 0x00000000
	THRESHOLDS_0_13 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_0_14 ADDRESS 0x2064 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_14 RESET_VALUE 0x00000000
	THRESHOLDS_0_14 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_0 ADDRESS 0x2068 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_0 RESET_VALUE 0x00000000
	THRESHOLDS_1_0 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_1 ADDRESS 0x206C RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_1 RESET_VALUE 0x00000000
	THRESHOLDS_1_1 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_2 ADDRESS 0x2070 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_2 RESET_VALUE 0x00000000
	THRESHOLDS_1_2 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_3 ADDRESS 0x2074 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_3 RESET_VALUE 0x00000000
	THRESHOLDS_1_3 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_4 ADDRESS 0x2078 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_4 RESET_VALUE 0x00000000
	THRESHOLDS_1_4 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_5 ADDRESS 0x207C RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_5 RESET_VALUE 0x00000000
	THRESHOLDS_1_5 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_6 ADDRESS 0x2080 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_6 RESET_VALUE 0x00000000
	THRESHOLDS_1_6 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_7 ADDRESS 0x2084 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_7 RESET_VALUE 0x00000000
	THRESHOLDS_1_7 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_8 ADDRESS 0x2088 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_8 RESET_VALUE 0x00000000
	THRESHOLDS_1_8 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_9 ADDRESS 0x208C RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_9 RESET_VALUE 0x00000000
	THRESHOLDS_1_9 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_10 ADDRESS 0x2090 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_10 RESET_VALUE 0x00000000
	THRESHOLDS_1_10 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_11 ADDRESS 0x2094 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_11 RESET_VALUE 0x00000000
	THRESHOLDS_1_11 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_12 ADDRESS 0x2098 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_12 RESET_VALUE 0x00000000
	THRESHOLDS_1_12 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_13 ADDRESS 0x209C RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_13 RESET_VALUE 0x00000000
	THRESHOLDS_1_13 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_1_14 ADDRESS 0x20A0 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_14 RESET_VALUE 0x00000000
	THRESHOLDS_1_14 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_0 ADDRESS 0x20A4 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_0 RESET_VALUE 0x00000000
	THRESHOLDS_2_0 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_1 ADDRESS 0x20A8 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_1 RESET_VALUE 0x00000000
	THRESHOLDS_2_1 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_2 ADDRESS 0x20AC RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_2 RESET_VALUE 0x00000000
	THRESHOLDS_2_2 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_3 ADDRESS 0x20B0 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_3 RESET_VALUE 0x00000000
	THRESHOLDS_2_3 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_4 ADDRESS 0x20B4 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_4 RESET_VALUE 0x00000000
	THRESHOLDS_2_4 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_5 ADDRESS 0x20B8 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_5 RESET_VALUE 0x00000000
	THRESHOLDS_2_5 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_6 ADDRESS 0x20BC RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_6 RESET_VALUE 0x00000000
	THRESHOLDS_2_6 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_7 ADDRESS 0x20C0 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_7 RESET_VALUE 0x00000000
	THRESHOLDS_2_7 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_8 ADDRESS 0x20C4 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_8 RESET_VALUE 0x00000000
	THRESHOLDS_2_8 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_9 ADDRESS 0x20C8 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_9 RESET_VALUE 0x00000000
	THRESHOLDS_2_9 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_10 ADDRESS 0x20CC RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_10 RESET_VALUE 0x00000000
	THRESHOLDS_2_10 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_11 ADDRESS 0x20D0 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_11 RESET_VALUE 0x00000000
	THRESHOLDS_2_11 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_12 ADDRESS 0x20D4 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_12 RESET_VALUE 0x00000000
	THRESHOLDS_2_12 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_13 ADDRESS 0x20D8 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_13 RESET_VALUE 0x00000000
	THRESHOLDS_2_13 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_2_14 ADDRESS 0x20DC RW
PCNOC_TPRB0_TPROF_THRESHOLDS_2_14 RESET_VALUE 0x00000000
	THRESHOLDS_2_14 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_0 ADDRESS 0x20E0 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_0 RESET_VALUE 0x00000000
	THRESHOLDS_3_0 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_1 ADDRESS 0x20E4 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_1 RESET_VALUE 0x00000000
	THRESHOLDS_3_1 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_2 ADDRESS 0x20E8 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_2 RESET_VALUE 0x00000000
	THRESHOLDS_3_2 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_3 ADDRESS 0x20EC RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_3 RESET_VALUE 0x00000000
	THRESHOLDS_3_3 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_4 ADDRESS 0x20F0 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_4 RESET_VALUE 0x00000000
	THRESHOLDS_3_4 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_5 ADDRESS 0x20F4 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_5 RESET_VALUE 0x00000000
	THRESHOLDS_3_5 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_6 ADDRESS 0x20F8 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_6 RESET_VALUE 0x00000000
	THRESHOLDS_3_6 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_7 ADDRESS 0x20FC RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_7 RESET_VALUE 0x00000000
	THRESHOLDS_3_7 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_8 ADDRESS 0x2100 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_8 RESET_VALUE 0x00000000
	THRESHOLDS_3_8 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_9 ADDRESS 0x2104 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_9 RESET_VALUE 0x00000000
	THRESHOLDS_3_9 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_10 ADDRESS 0x2108 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_10 RESET_VALUE 0x00000000
	THRESHOLDS_3_10 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_11 ADDRESS 0x210C RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_11 RESET_VALUE 0x00000000
	THRESHOLDS_3_11 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_12 ADDRESS 0x2110 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_12 RESET_VALUE 0x00000000
	THRESHOLDS_3_12 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_13 ADDRESS 0x2114 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_13 RESET_VALUE 0x00000000
	THRESHOLDS_3_13 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_THRESHOLDS_3_14 ADDRESS 0x2118 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_3_14 RESET_VALUE 0x00000000
	THRESHOLDS_3_14 BIT[10:0] RW  

PCNOC_TPRB0_TPROF_OVERFLOWSTATUS ADDRESS 0x211C R
PCNOC_TPRB0_TPROF_OVERFLOWSTATUS RESET_VALUE 0x00000000
	OVERFLOWSTATUS BIT[3:0] R  

PCNOC_TPRB0_TPROF_OVERFLOWRESET ADDRESS 0x2120 W
PCNOC_TPRB0_TPROF_OVERFLOWRESET RESET_VALUE 0x00000000
	OVERFLOWRESET BIT[3:0] W  

PCNOC_TPRB0_TPROF_PENDINGEVENTMODE ADDRESS 0x2124 RW
PCNOC_TPRB0_TPROF_PENDINGEVENTMODE RESET_VALUE 0x00000000
	PENDINGEVENTMODE BIT[0] RW  

PCNOC_TPRB0_TPROF_PRESCALER ADDRESS 0x2128 RW
PCNOC_TPRB0_TPROF_PRESCALER RESET_VALUE 0x00000000
	PRESCALER BIT[7:0] RW  

PCNOC_TPRB1_TPROF_ID_COREID ADDRESS 0x2200 R
PCNOC_TPRB1_TPROF_ID_COREID RESET_VALUE 0x97961C0A
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_TPRB1_TPROF_ID_REVISIONID ADDRESS 0x2204 R
PCNOC_TPRB1_TPROF_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_TPRB1_TPROF_EN ADDRESS 0x2208 RW
PCNOC_TPRB1_TPROF_EN RESET_VALUE 0x00000000
	EN BIT[0] RW  

PCNOC_TPRB1_TPROF_MODE ADDRESS 0x220C RW
PCNOC_TPRB1_TPROF_MODE RESET_VALUE 0x00000000
	MODE BIT[3:0] RW  

PCNOC_TPRB1_TPROF_OBSERVEDSEL_0 ADDRESS 0x2210 RW
PCNOC_TPRB1_TPROF_OBSERVEDSEL_0 RESET_VALUE 0x00000000
	OBSERVEDSEL_0 BIT[1:0] RW  

PCNOC_TPRB1_TPROF_OBSERVEDSEL_1 ADDRESS 0x2214 RW
PCNOC_TPRB1_TPROF_OBSERVEDSEL_1 RESET_VALUE 0x00000000
	OBSERVEDSEL_1 BIT[1:0] RW  

PCNOC_TPRB1_TPROF_OBSERVEDSEL_2 ADDRESS 0x2218 RW
PCNOC_TPRB1_TPROF_OBSERVEDSEL_2 RESET_VALUE 0x00000000
	OBSERVEDSEL_2 BIT[1:0] RW  

PCNOC_TPRB1_TPROF_OBSERVEDSEL_3 ADDRESS 0x221C RW
PCNOC_TPRB1_TPROF_OBSERVEDSEL_3 RESET_VALUE 0x00000000
	OBSERVEDSEL_3 BIT[1:0] RW  

PCNOC_TPRB1_TPROF_NTENURELINES_0 ADDRESS 0x2220 RW
PCNOC_TPRB1_TPROF_NTENURELINES_0 RESET_VALUE 0x00000000
	NTENURELINES_0 BIT[3:0] RW  

PCNOC_TPRB1_TPROF_NTENURELINES_1 ADDRESS 0x2224 RW
PCNOC_TPRB1_TPROF_NTENURELINES_1 RESET_VALUE 0x00000000
	NTENURELINES_1 BIT[3:0] RW  

PCNOC_TPRB1_TPROF_NTENURELINES_2 ADDRESS 0x2228 RW
PCNOC_TPRB1_TPROF_NTENURELINES_2 RESET_VALUE 0x00000000
	NTENURELINES_2 BIT[3:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_0 ADDRESS 0x222C RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_0 RESET_VALUE 0x00000000
	THRESHOLDS_0_0 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_1 ADDRESS 0x2230 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_1 RESET_VALUE 0x00000000
	THRESHOLDS_0_1 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_2 ADDRESS 0x2234 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_2 RESET_VALUE 0x00000000
	THRESHOLDS_0_2 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_3 ADDRESS 0x2238 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_3 RESET_VALUE 0x00000000
	THRESHOLDS_0_3 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_4 ADDRESS 0x223C RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_4 RESET_VALUE 0x00000000
	THRESHOLDS_0_4 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_5 ADDRESS 0x2240 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_5 RESET_VALUE 0x00000000
	THRESHOLDS_0_5 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_6 ADDRESS 0x2244 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_6 RESET_VALUE 0x00000000
	THRESHOLDS_0_6 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_7 ADDRESS 0x2248 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_7 RESET_VALUE 0x00000000
	THRESHOLDS_0_7 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_8 ADDRESS 0x224C RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_8 RESET_VALUE 0x00000000
	THRESHOLDS_0_8 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_9 ADDRESS 0x2250 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_9 RESET_VALUE 0x00000000
	THRESHOLDS_0_9 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_10 ADDRESS 0x2254 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_10 RESET_VALUE 0x00000000
	THRESHOLDS_0_10 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_11 ADDRESS 0x2258 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_11 RESET_VALUE 0x00000000
	THRESHOLDS_0_11 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_12 ADDRESS 0x225C RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_12 RESET_VALUE 0x00000000
	THRESHOLDS_0_12 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_13 ADDRESS 0x2260 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_13 RESET_VALUE 0x00000000
	THRESHOLDS_0_13 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_0_14 ADDRESS 0x2264 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_14 RESET_VALUE 0x00000000
	THRESHOLDS_0_14 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_0 ADDRESS 0x2268 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_0 RESET_VALUE 0x00000000
	THRESHOLDS_1_0 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_1 ADDRESS 0x226C RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_1 RESET_VALUE 0x00000000
	THRESHOLDS_1_1 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_2 ADDRESS 0x2270 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_2 RESET_VALUE 0x00000000
	THRESHOLDS_1_2 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_3 ADDRESS 0x2274 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_3 RESET_VALUE 0x00000000
	THRESHOLDS_1_3 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_4 ADDRESS 0x2278 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_4 RESET_VALUE 0x00000000
	THRESHOLDS_1_4 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_5 ADDRESS 0x227C RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_5 RESET_VALUE 0x00000000
	THRESHOLDS_1_5 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_6 ADDRESS 0x2280 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_6 RESET_VALUE 0x00000000
	THRESHOLDS_1_6 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_7 ADDRESS 0x2284 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_7 RESET_VALUE 0x00000000
	THRESHOLDS_1_7 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_8 ADDRESS 0x2288 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_8 RESET_VALUE 0x00000000
	THRESHOLDS_1_8 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_9 ADDRESS 0x228C RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_9 RESET_VALUE 0x00000000
	THRESHOLDS_1_9 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_10 ADDRESS 0x2290 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_10 RESET_VALUE 0x00000000
	THRESHOLDS_1_10 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_11 ADDRESS 0x2294 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_11 RESET_VALUE 0x00000000
	THRESHOLDS_1_11 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_12 ADDRESS 0x2298 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_12 RESET_VALUE 0x00000000
	THRESHOLDS_1_12 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_13 ADDRESS 0x229C RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_13 RESET_VALUE 0x00000000
	THRESHOLDS_1_13 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_1_14 ADDRESS 0x22A0 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_14 RESET_VALUE 0x00000000
	THRESHOLDS_1_14 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_0 ADDRESS 0x22A4 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_0 RESET_VALUE 0x00000000
	THRESHOLDS_2_0 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_1 ADDRESS 0x22A8 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_1 RESET_VALUE 0x00000000
	THRESHOLDS_2_1 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_2 ADDRESS 0x22AC RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_2 RESET_VALUE 0x00000000
	THRESHOLDS_2_2 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_3 ADDRESS 0x22B0 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_3 RESET_VALUE 0x00000000
	THRESHOLDS_2_3 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_4 ADDRESS 0x22B4 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_4 RESET_VALUE 0x00000000
	THRESHOLDS_2_4 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_5 ADDRESS 0x22B8 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_5 RESET_VALUE 0x00000000
	THRESHOLDS_2_5 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_6 ADDRESS 0x22BC RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_6 RESET_VALUE 0x00000000
	THRESHOLDS_2_6 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_7 ADDRESS 0x22C0 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_7 RESET_VALUE 0x00000000
	THRESHOLDS_2_7 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_8 ADDRESS 0x22C4 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_8 RESET_VALUE 0x00000000
	THRESHOLDS_2_8 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_9 ADDRESS 0x22C8 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_9 RESET_VALUE 0x00000000
	THRESHOLDS_2_9 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_10 ADDRESS 0x22CC RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_10 RESET_VALUE 0x00000000
	THRESHOLDS_2_10 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_11 ADDRESS 0x22D0 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_11 RESET_VALUE 0x00000000
	THRESHOLDS_2_11 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_12 ADDRESS 0x22D4 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_12 RESET_VALUE 0x00000000
	THRESHOLDS_2_12 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_13 ADDRESS 0x22D8 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_13 RESET_VALUE 0x00000000
	THRESHOLDS_2_13 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_2_14 ADDRESS 0x22DC RW
PCNOC_TPRB1_TPROF_THRESHOLDS_2_14 RESET_VALUE 0x00000000
	THRESHOLDS_2_14 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_0 ADDRESS 0x22E0 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_0 RESET_VALUE 0x00000000
	THRESHOLDS_3_0 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_1 ADDRESS 0x22E4 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_1 RESET_VALUE 0x00000000
	THRESHOLDS_3_1 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_2 ADDRESS 0x22E8 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_2 RESET_VALUE 0x00000000
	THRESHOLDS_3_2 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_3 ADDRESS 0x22EC RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_3 RESET_VALUE 0x00000000
	THRESHOLDS_3_3 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_4 ADDRESS 0x22F0 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_4 RESET_VALUE 0x00000000
	THRESHOLDS_3_4 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_5 ADDRESS 0x22F4 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_5 RESET_VALUE 0x00000000
	THRESHOLDS_3_5 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_6 ADDRESS 0x22F8 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_6 RESET_VALUE 0x00000000
	THRESHOLDS_3_6 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_7 ADDRESS 0x22FC RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_7 RESET_VALUE 0x00000000
	THRESHOLDS_3_7 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_8 ADDRESS 0x2300 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_8 RESET_VALUE 0x00000000
	THRESHOLDS_3_8 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_9 ADDRESS 0x2304 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_9 RESET_VALUE 0x00000000
	THRESHOLDS_3_9 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_10 ADDRESS 0x2308 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_10 RESET_VALUE 0x00000000
	THRESHOLDS_3_10 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_11 ADDRESS 0x230C RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_11 RESET_VALUE 0x00000000
	THRESHOLDS_3_11 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_12 ADDRESS 0x2310 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_12 RESET_VALUE 0x00000000
	THRESHOLDS_3_12 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_13 ADDRESS 0x2314 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_13 RESET_VALUE 0x00000000
	THRESHOLDS_3_13 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_THRESHOLDS_3_14 ADDRESS 0x2318 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_3_14 RESET_VALUE 0x00000000
	THRESHOLDS_3_14 BIT[10:0] RW  

PCNOC_TPRB1_TPROF_OVERFLOWSTATUS ADDRESS 0x231C R
PCNOC_TPRB1_TPROF_OVERFLOWSTATUS RESET_VALUE 0x00000000
	OVERFLOWSTATUS BIT[3:0] R  

PCNOC_TPRB1_TPROF_OVERFLOWRESET ADDRESS 0x2320 W
PCNOC_TPRB1_TPROF_OVERFLOWRESET RESET_VALUE 0x00000000
	OVERFLOWRESET BIT[3:0] W  

PCNOC_TPRB1_TPROF_PENDINGEVENTMODE ADDRESS 0x2324 RW
PCNOC_TPRB1_TPROF_PENDINGEVENTMODE RESET_VALUE 0x00000000
	PENDINGEVENTMODE BIT[0] RW  

PCNOC_TPRB1_TPROF_PRESCALER ADDRESS 0x2328 RW
PCNOC_TPRB1_TPROF_PRESCALER RESET_VALUE 0x00000000
	PRESCALER BIT[7:0] RW  

PCNOC_TPRB2_TPROF_ID_COREID ADDRESS 0x2400 R
PCNOC_TPRB2_TPROF_ID_COREID RESET_VALUE 0x50F18B0A
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_TPRB2_TPROF_ID_REVISIONID ADDRESS 0x2404 R
PCNOC_TPRB2_TPROF_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_TPRB2_TPROF_EN ADDRESS 0x2408 RW
PCNOC_TPRB2_TPROF_EN RESET_VALUE 0x00000000
	EN BIT[0] RW  

PCNOC_TPRB2_TPROF_MODE ADDRESS 0x240C RW
PCNOC_TPRB2_TPROF_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0] RW  

PCNOC_TPRB2_TPROF_NTENURELINES_0 ADDRESS 0x2420 RW
PCNOC_TPRB2_TPROF_NTENURELINES_0 RESET_VALUE 0x00000000
	NTENURELINES_0 BIT[2:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_0 ADDRESS 0x242C RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_0 RESET_VALUE 0x00000000
	THRESHOLDS_0_0 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_1 ADDRESS 0x2430 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_1 RESET_VALUE 0x00000000
	THRESHOLDS_0_1 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_2 ADDRESS 0x2434 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_2 RESET_VALUE 0x00000000
	THRESHOLDS_0_2 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_3 ADDRESS 0x2438 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_3 RESET_VALUE 0x00000000
	THRESHOLDS_0_3 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_4 ADDRESS 0x243C RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_4 RESET_VALUE 0x00000000
	THRESHOLDS_0_4 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_5 ADDRESS 0x2440 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_5 RESET_VALUE 0x00000000
	THRESHOLDS_0_5 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_6 ADDRESS 0x2444 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_6 RESET_VALUE 0x00000000
	THRESHOLDS_0_6 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_7 ADDRESS 0x2448 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_7 RESET_VALUE 0x00000000
	THRESHOLDS_0_7 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_8 ADDRESS 0x244C RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_8 RESET_VALUE 0x00000000
	THRESHOLDS_0_8 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_9 ADDRESS 0x2450 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_9 RESET_VALUE 0x00000000
	THRESHOLDS_0_9 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_10 ADDRESS 0x2454 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_10 RESET_VALUE 0x00000000
	THRESHOLDS_0_10 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_11 ADDRESS 0x2458 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_11 RESET_VALUE 0x00000000
	THRESHOLDS_0_11 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_12 ADDRESS 0x245C RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_12 RESET_VALUE 0x00000000
	THRESHOLDS_0_12 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_13 ADDRESS 0x2460 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_13 RESET_VALUE 0x00000000
	THRESHOLDS_0_13 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_0_14 ADDRESS 0x2464 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_0_14 RESET_VALUE 0x00000000
	THRESHOLDS_0_14 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_0 ADDRESS 0x2468 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_0 RESET_VALUE 0x00000000
	THRESHOLDS_1_0 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_1 ADDRESS 0x246C RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_1 RESET_VALUE 0x00000000
	THRESHOLDS_1_1 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_2 ADDRESS 0x2470 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_2 RESET_VALUE 0x00000000
	THRESHOLDS_1_2 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_3 ADDRESS 0x2474 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_3 RESET_VALUE 0x00000000
	THRESHOLDS_1_3 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_4 ADDRESS 0x2478 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_4 RESET_VALUE 0x00000000
	THRESHOLDS_1_4 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_5 ADDRESS 0x247C RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_5 RESET_VALUE 0x00000000
	THRESHOLDS_1_5 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_6 ADDRESS 0x2480 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_6 RESET_VALUE 0x00000000
	THRESHOLDS_1_6 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_7 ADDRESS 0x2484 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_7 RESET_VALUE 0x00000000
	THRESHOLDS_1_7 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_8 ADDRESS 0x2488 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_8 RESET_VALUE 0x00000000
	THRESHOLDS_1_8 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_9 ADDRESS 0x248C RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_9 RESET_VALUE 0x00000000
	THRESHOLDS_1_9 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_10 ADDRESS 0x2490 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_10 RESET_VALUE 0x00000000
	THRESHOLDS_1_10 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_11 ADDRESS 0x2494 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_11 RESET_VALUE 0x00000000
	THRESHOLDS_1_11 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_12 ADDRESS 0x2498 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_12 RESET_VALUE 0x00000000
	THRESHOLDS_1_12 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_13 ADDRESS 0x249C RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_13 RESET_VALUE 0x00000000
	THRESHOLDS_1_13 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_THRESHOLDS_1_14 ADDRESS 0x24A0 RW
PCNOC_TPRB2_TPROF_THRESHOLDS_1_14 RESET_VALUE 0x00000000
	THRESHOLDS_1_14 BIT[10:0] RW  

PCNOC_TPRB2_TPROF_OVERFLOWSTATUS ADDRESS 0x251C R
PCNOC_TPRB2_TPROF_OVERFLOWSTATUS RESET_VALUE 0x00000000
	OVERFLOWSTATUS BIT[1:0] R  

PCNOC_TPRB2_TPROF_OVERFLOWRESET ADDRESS 0x2520 W
PCNOC_TPRB2_TPROF_OVERFLOWRESET RESET_VALUE 0x00000000
	OVERFLOWRESET BIT[1:0] W  

PCNOC_TPRB2_TPROF_PENDINGEVENTMODE ADDRESS 0x2524 RW
PCNOC_TPRB2_TPROF_PENDINGEVENTMODE RESET_VALUE 0x00000000
	PENDINGEVENTMODE BIT[0] RW  

PCNOC_TPRB2_TPROF_PRESCALER ADDRESS 0x2528 RW
PCNOC_TPRB2_TPROF_PRESCALER RESET_VALUE 0x00000000
	PRESCALER BIT[7:0] RW  

PCNOC_EPRB0_SPROF_ID_COREID ADDRESS 0x3000 R
PCNOC_EPRB0_SPROF_ID_COREID RESET_VALUE 0xF0D6F906
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_EPRB0_SPROF_ID_REVISIONID ADDRESS 0x3004 R
PCNOC_EPRB0_SPROF_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_EPRB0_SPROF_MAINCTL ADDRESS 0x3008 RW
PCNOC_EPRB0_SPROF_MAINCTL RESET_VALUE 0x00000000
	FILTBYTEALWAYSCHAINABLEEN BIT[7] RW  
	INTRUSIVEMODE BIT[6] RW  
	STATCONDDUMP BIT[5] RW  
	ALARMEN BIT[4] RW  
	STATEN BIT[3] RW  
	PAYLOADEN BIT[2] RW  
	TRACEEN BIT[1] RW  
	ERREN BIT[0] RW  

PCNOC_EPRB0_SPROF_CFGCTL ADDRESS 0x300C RW
PCNOC_EPRB0_SPROF_CFGCTL RESET_VALUE 0x00000000
	ACTIVE BIT[1] R  
	GLOBALEN BIT[0] RW  

PCNOC_EPRB0_SPROF_TRACEPORTSEL ADDRESS 0x3010 RW
PCNOC_EPRB0_SPROF_TRACEPORTSEL RESET_VALUE 0x00000000
	TRACEPORTSEL BIT[1:0] RW  

PCNOC_EPRB0_SPROF_FILTERLUT ADDRESS 0x3014 RW
PCNOC_EPRB0_SPROF_FILTERLUT RESET_VALUE 0x00000000
	FILTERLUT BIT[15:0] RW  

PCNOC_EPRB0_SPROF_TRACEALARMEN ADDRESS 0x3018 RW
PCNOC_EPRB0_SPROF_TRACEALARMEN RESET_VALUE 0x00000000
	TRACEALARMEN BIT[4:0] RW  

PCNOC_EPRB0_SPROF_TRACEALARMSTATUS ADDRESS 0x301C R
PCNOC_EPRB0_SPROF_TRACEALARMSTATUS RESET_VALUE 0x00000000
	TRACEALARMSTATUS BIT[4:0] R  

PCNOC_EPRB0_SPROF_TRACEALARMCLR ADDRESS 0x3020 W
PCNOC_EPRB0_SPROF_TRACEALARMCLR RESET_VALUE 0x00000000
	TRACEALARMCLR BIT[4:0] W  

PCNOC_EPRB0_SPROF_STATPERIOD ADDRESS 0x3024 RW
PCNOC_EPRB0_SPROF_STATPERIOD RESET_VALUE 0x00000000
	STATPERIOD BIT[4:0] RW  

PCNOC_EPRB0_SPROF_STATGO ADDRESS 0x3028 W
PCNOC_EPRB0_SPROF_STATGO RESET_VALUE 0x00000000
	STATGO BIT[0] W  

PCNOC_EPRB0_SPROF_STATALARMMIN ADDRESS 0x302C RW
PCNOC_EPRB0_SPROF_STATALARMMIN RESET_VALUE 0x00000000
	STATALARMMIN BIT[31:0] RW  

PCNOC_EPRB0_SPROF_STATALARMMAX ADDRESS 0x3030 RW
PCNOC_EPRB0_SPROF_STATALARMMAX RESET_VALUE 0x00000000
	STATALARMMAX BIT[31:0] RW  

PCNOC_EPRB0_SPROF_STATALARMSTATUS ADDRESS 0x3034 R
PCNOC_EPRB0_SPROF_STATALARMSTATUS RESET_VALUE 0x00000000
	STATALARMSTATUS BIT[1:0] R  

PCNOC_EPRB0_SPROF_STATALARMCLR ADDRESS 0x3038 W
PCNOC_EPRB0_SPROF_STATALARMCLR RESET_VALUE 0x00000000
	STATALARMCLR BIT[1:0] W  

PCNOC_EPRB0_SPROF_STATALARMEN ADDRESS 0x303C RW
PCNOC_EPRB0_SPROF_STATALARMEN RESET_VALUE 0x00000001
	STATALARMEN BIT[1:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDBASE ADDRESS 0x3044 RW
PCNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_0_ROUTEIDBASE BIT[31:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDMASK ADDRESS 0x3048 RW
PCNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_0_ROUTEIDMASK BIT[31:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_LOW ADDRESS 0x304C RW
PCNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_0_ADDRBASE_LOW BIT[31:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_HIGH ADDRESS 0x3050 RW
PCNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_0_ADDRBASE_HIGH BIT[0] RW  

PCNOC_EPRB0_SPROF_FILTERS_0_WINDOWSIZE ADDRESS 0x3054 RW
PCNOC_EPRB0_SPROF_FILTERS_0_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_0_WINDOWSIZE BIT[5:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_0_OPCODE ADDRESS 0x3060 RW
PCNOC_EPRB0_SPROF_FILTERS_0_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3] RW  
	LOCKEN BIT[2] RW  
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_EPRB0_SPROF_FILTERS_0_STATUS ADDRESS 0x3064 RW
PCNOC_EPRB0_SPROF_FILTERS_0_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1] RW  
	REQEN BIT[0] RW  

PCNOC_EPRB0_SPROF_FILTERS_0_LENGTH ADDRESS 0x3068 RW
PCNOC_EPRB0_SPROF_FILTERS_0_LENGTH RESET_VALUE 0x00000000
	FILTERS_0_LENGTH BIT[3:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_0_URGENCY ADDRESS 0x306C RW
PCNOC_EPRB0_SPROF_FILTERS_0_URGENCY RESET_VALUE 0x00000000
	FILTERS_0_URGENCY BIT[1:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDBASE ADDRESS 0x3080 RW
PCNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_1_ROUTEIDBASE BIT[31:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDMASK ADDRESS 0x3084 RW
PCNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_1_ROUTEIDMASK BIT[31:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_LOW ADDRESS 0x3088 RW
PCNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_1_ADDRBASE_LOW BIT[31:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_HIGH ADDRESS 0x308C RW
PCNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_1_ADDRBASE_HIGH BIT[0] RW  

PCNOC_EPRB0_SPROF_FILTERS_1_WINDOWSIZE ADDRESS 0x3090 RW
PCNOC_EPRB0_SPROF_FILTERS_1_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_1_WINDOWSIZE BIT[5:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_1_OPCODE ADDRESS 0x309C RW
PCNOC_EPRB0_SPROF_FILTERS_1_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3] RW  
	LOCKEN BIT[2] RW  
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_EPRB0_SPROF_FILTERS_1_STATUS ADDRESS 0x30A0 RW
PCNOC_EPRB0_SPROF_FILTERS_1_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1] RW  
	REQEN BIT[0] RW  

PCNOC_EPRB0_SPROF_FILTERS_1_LENGTH ADDRESS 0x30A4 RW
PCNOC_EPRB0_SPROF_FILTERS_1_LENGTH RESET_VALUE 0x00000000
	FILTERS_1_LENGTH BIT[3:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_1_URGENCY ADDRESS 0x30A8 RW
PCNOC_EPRB0_SPROF_FILTERS_1_URGENCY RESET_VALUE 0x00000000
	FILTERS_1_URGENCY BIT[1:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_2_ROUTEIDBASE ADDRESS 0x30BC RW
PCNOC_EPRB0_SPROF_FILTERS_2_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_2_ROUTEIDBASE BIT[31:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_2_ROUTEIDMASK ADDRESS 0x30C0 RW
PCNOC_EPRB0_SPROF_FILTERS_2_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_2_ROUTEIDMASK BIT[31:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_2_ADDRBASE_LOW ADDRESS 0x30C4 RW
PCNOC_EPRB0_SPROF_FILTERS_2_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_2_ADDRBASE_LOW BIT[31:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_2_ADDRBASE_HIGH ADDRESS 0x30C8 RW
PCNOC_EPRB0_SPROF_FILTERS_2_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_2_ADDRBASE_HIGH BIT[0] RW  

PCNOC_EPRB0_SPROF_FILTERS_2_WINDOWSIZE ADDRESS 0x30CC RW
PCNOC_EPRB0_SPROF_FILTERS_2_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_2_WINDOWSIZE BIT[5:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_2_OPCODE ADDRESS 0x30D8 RW
PCNOC_EPRB0_SPROF_FILTERS_2_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3] RW  
	LOCKEN BIT[2] RW  
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_EPRB0_SPROF_FILTERS_2_STATUS ADDRESS 0x30DC RW
PCNOC_EPRB0_SPROF_FILTERS_2_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1] RW  
	REQEN BIT[0] RW  

PCNOC_EPRB0_SPROF_FILTERS_2_LENGTH ADDRESS 0x30E0 RW
PCNOC_EPRB0_SPROF_FILTERS_2_LENGTH RESET_VALUE 0x00000000
	FILTERS_2_LENGTH BIT[3:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_2_URGENCY ADDRESS 0x30E4 RW
PCNOC_EPRB0_SPROF_FILTERS_2_URGENCY RESET_VALUE 0x00000000
	FILTERS_2_URGENCY BIT[1:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_3_ROUTEIDBASE ADDRESS 0x30F8 RW
PCNOC_EPRB0_SPROF_FILTERS_3_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_3_ROUTEIDBASE BIT[31:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_3_ROUTEIDMASK ADDRESS 0x30FC RW
PCNOC_EPRB0_SPROF_FILTERS_3_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_3_ROUTEIDMASK BIT[31:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_3_ADDRBASE_LOW ADDRESS 0x3100 RW
PCNOC_EPRB0_SPROF_FILTERS_3_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_3_ADDRBASE_LOW BIT[31:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_3_ADDRBASE_HIGH ADDRESS 0x3104 RW
PCNOC_EPRB0_SPROF_FILTERS_3_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_3_ADDRBASE_HIGH BIT[0] RW  

PCNOC_EPRB0_SPROF_FILTERS_3_WINDOWSIZE ADDRESS 0x3108 RW
PCNOC_EPRB0_SPROF_FILTERS_3_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_3_WINDOWSIZE BIT[5:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_3_OPCODE ADDRESS 0x3114 RW
PCNOC_EPRB0_SPROF_FILTERS_3_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3] RW  
	LOCKEN BIT[2] RW  
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_EPRB0_SPROF_FILTERS_3_STATUS ADDRESS 0x3118 RW
PCNOC_EPRB0_SPROF_FILTERS_3_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1] RW  
	REQEN BIT[0] RW  

PCNOC_EPRB0_SPROF_FILTERS_3_LENGTH ADDRESS 0x311C RW
PCNOC_EPRB0_SPROF_FILTERS_3_LENGTH RESET_VALUE 0x00000000
	FILTERS_3_LENGTH BIT[3:0] RW  

PCNOC_EPRB0_SPROF_FILTERS_3_URGENCY ADDRESS 0x3120 RW
PCNOC_EPRB0_SPROF_FILTERS_3_URGENCY RESET_VALUE 0x00000000
	FILTERS_3_URGENCY BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_0_PORTSEL ADDRESS 0x3134 RW
PCNOC_EPRB0_SPROF_COUNTERS_0_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_0_PORTSEL BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_0_SRC ADDRESS 0x3138 RW
PCNOC_EPRB0_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x313C RW
PCNOC_EPRB0_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_0_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_0_VAL ADDRESS 0x3140 R
PCNOC_EPRB0_SPROF_COUNTERS_0_VAL RESET_VALUE 0x00000000
	COUNTERS_0_VAL BIT[15:0] R  

PCNOC_EPRB0_SPROF_COUNTERS_1_PORTSEL ADDRESS 0x3148 RW
PCNOC_EPRB0_SPROF_COUNTERS_1_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_1_PORTSEL BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_1_SRC ADDRESS 0x314C RW
PCNOC_EPRB0_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x3150 RW
PCNOC_EPRB0_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_1_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_1_VAL ADDRESS 0x3154 R
PCNOC_EPRB0_SPROF_COUNTERS_1_VAL RESET_VALUE 0x00000000
	COUNTERS_1_VAL BIT[15:0] R  

PCNOC_EPRB0_SPROF_COUNTERS_2_PORTSEL ADDRESS 0x315C RW
PCNOC_EPRB0_SPROF_COUNTERS_2_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_2_PORTSEL BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_2_SRC ADDRESS 0x3160 RW
PCNOC_EPRB0_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x3164 RW
PCNOC_EPRB0_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_2_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_2_VAL ADDRESS 0x3168 R
PCNOC_EPRB0_SPROF_COUNTERS_2_VAL RESET_VALUE 0x00000000
	COUNTERS_2_VAL BIT[15:0] R  

PCNOC_EPRB0_SPROF_COUNTERS_3_PORTSEL ADDRESS 0x3170 RW
PCNOC_EPRB0_SPROF_COUNTERS_3_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_3_PORTSEL BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_3_SRC ADDRESS 0x3174 RW
PCNOC_EPRB0_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x3178 RW
PCNOC_EPRB0_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_3_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_3_VAL ADDRESS 0x317C R
PCNOC_EPRB0_SPROF_COUNTERS_3_VAL RESET_VALUE 0x00000000
	COUNTERS_3_VAL BIT[15:0] R  

PCNOC_EPRB0_SPROF_COUNTERS_4_PORTSEL ADDRESS 0x3184 RW
PCNOC_EPRB0_SPROF_COUNTERS_4_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_4_PORTSEL BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_4_SRC ADDRESS 0x3188 RW
PCNOC_EPRB0_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x318C RW
PCNOC_EPRB0_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_4_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_4_VAL ADDRESS 0x3190 R
PCNOC_EPRB0_SPROF_COUNTERS_4_VAL RESET_VALUE 0x00000000
	COUNTERS_4_VAL BIT[15:0] R  

PCNOC_EPRB0_SPROF_COUNTERS_5_PORTSEL ADDRESS 0x3198 RW
PCNOC_EPRB0_SPROF_COUNTERS_5_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_5_PORTSEL BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_5_SRC ADDRESS 0x319C RW
PCNOC_EPRB0_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x31A0 RW
PCNOC_EPRB0_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_5_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_5_VAL ADDRESS 0x31A4 R
PCNOC_EPRB0_SPROF_COUNTERS_5_VAL RESET_VALUE 0x00000000
	COUNTERS_5_VAL BIT[15:0] R  

PCNOC_EPRB0_SPROF_COUNTERS_6_PORTSEL ADDRESS 0x31AC RW
PCNOC_EPRB0_SPROF_COUNTERS_6_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_6_PORTSEL BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_6_SRC ADDRESS 0x31B0 RW
PCNOC_EPRB0_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x31B4 RW
PCNOC_EPRB0_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_6_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_6_VAL ADDRESS 0x31B8 R
PCNOC_EPRB0_SPROF_COUNTERS_6_VAL RESET_VALUE 0x00000000
	COUNTERS_6_VAL BIT[15:0] R  

PCNOC_EPRB0_SPROF_COUNTERS_7_PORTSEL ADDRESS 0x31C0 RW
PCNOC_EPRB0_SPROF_COUNTERS_7_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_7_PORTSEL BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_7_SRC ADDRESS 0x31C4 RW
PCNOC_EPRB0_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x31C8 RW
PCNOC_EPRB0_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_7_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_7_VAL ADDRESS 0x31CC R
PCNOC_EPRB0_SPROF_COUNTERS_7_VAL RESET_VALUE 0x00000000
	COUNTERS_7_VAL BIT[15:0] R  

PCNOC_EPRB0_SPROF_COUNTERS_8_PORTSEL ADDRESS 0x31D4 RW
PCNOC_EPRB0_SPROF_COUNTERS_8_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_8_PORTSEL BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_8_SRC ADDRESS 0x31D8 RW
PCNOC_EPRB0_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x31DC RW
PCNOC_EPRB0_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_8_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_8_VAL ADDRESS 0x31E0 R
PCNOC_EPRB0_SPROF_COUNTERS_8_VAL RESET_VALUE 0x00000000
	COUNTERS_8_VAL BIT[15:0] R  

PCNOC_EPRB0_SPROF_COUNTERS_9_PORTSEL ADDRESS 0x31E8 RW
PCNOC_EPRB0_SPROF_COUNTERS_9_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_9_PORTSEL BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_9_SRC ADDRESS 0x31EC RW
PCNOC_EPRB0_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x31F0 RW
PCNOC_EPRB0_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_9_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB0_SPROF_COUNTERS_9_VAL ADDRESS 0x31F4 R
PCNOC_EPRB0_SPROF_COUNTERS_9_VAL RESET_VALUE 0x00000000
	COUNTERS_9_VAL BIT[15:0] R  

PCNOC_EPRB1_SPROF_ID_COREID ADDRESS 0x3400 R
PCNOC_EPRB1_SPROF_ID_COREID RESET_VALUE 0xD2357306
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_EPRB1_SPROF_ID_REVISIONID ADDRESS 0x3404 R
PCNOC_EPRB1_SPROF_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_EPRB1_SPROF_MAINCTL ADDRESS 0x3408 RW
PCNOC_EPRB1_SPROF_MAINCTL RESET_VALUE 0x00000000
	FILTBYTEALWAYSCHAINABLEEN BIT[7] RW  
	INTRUSIVEMODE BIT[6] RW  
	STATCONDDUMP BIT[5] RW  
	ALARMEN BIT[4] RW  
	STATEN BIT[3] RW  
	PAYLOADEN BIT[2] RW  
	TRACEEN BIT[1] RW  
	ERREN BIT[0] RW  

PCNOC_EPRB1_SPROF_CFGCTL ADDRESS 0x340C RW
PCNOC_EPRB1_SPROF_CFGCTL RESET_VALUE 0x00000000
	ACTIVE BIT[1] R  
	GLOBALEN BIT[0] RW  

PCNOC_EPRB1_SPROF_TRACEPORTSEL ADDRESS 0x3410 RW
PCNOC_EPRB1_SPROF_TRACEPORTSEL RESET_VALUE 0x00000000
	TRACEPORTSEL BIT[1:0] RW  

PCNOC_EPRB1_SPROF_FILTERLUT ADDRESS 0x3414 RW
PCNOC_EPRB1_SPROF_FILTERLUT RESET_VALUE 0x00000000
	FILTERLUT BIT[15:0] RW  

PCNOC_EPRB1_SPROF_TRACEALARMEN ADDRESS 0x3418 RW
PCNOC_EPRB1_SPROF_TRACEALARMEN RESET_VALUE 0x00000000
	TRACEALARMEN BIT[4:0] RW  

PCNOC_EPRB1_SPROF_TRACEALARMSTATUS ADDRESS 0x341C R
PCNOC_EPRB1_SPROF_TRACEALARMSTATUS RESET_VALUE 0x00000000
	TRACEALARMSTATUS BIT[4:0] R  

PCNOC_EPRB1_SPROF_TRACEALARMCLR ADDRESS 0x3420 W
PCNOC_EPRB1_SPROF_TRACEALARMCLR RESET_VALUE 0x00000000
	TRACEALARMCLR BIT[4:0] W  

PCNOC_EPRB1_SPROF_STATPERIOD ADDRESS 0x3424 RW
PCNOC_EPRB1_SPROF_STATPERIOD RESET_VALUE 0x00000000
	STATPERIOD BIT[4:0] RW  

PCNOC_EPRB1_SPROF_STATGO ADDRESS 0x3428 W
PCNOC_EPRB1_SPROF_STATGO RESET_VALUE 0x00000000
	STATGO BIT[0] W  

PCNOC_EPRB1_SPROF_STATALARMMIN ADDRESS 0x342C RW
PCNOC_EPRB1_SPROF_STATALARMMIN RESET_VALUE 0x00000000
	STATALARMMIN BIT[31:0] RW  

PCNOC_EPRB1_SPROF_STATALARMMAX ADDRESS 0x3430 RW
PCNOC_EPRB1_SPROF_STATALARMMAX RESET_VALUE 0x00000000
	STATALARMMAX BIT[31:0] RW  

PCNOC_EPRB1_SPROF_STATALARMSTATUS ADDRESS 0x3434 R
PCNOC_EPRB1_SPROF_STATALARMSTATUS RESET_VALUE 0x00000000
	STATALARMSTATUS BIT[1:0] R  

PCNOC_EPRB1_SPROF_STATALARMCLR ADDRESS 0x3438 W
PCNOC_EPRB1_SPROF_STATALARMCLR RESET_VALUE 0x00000000
	STATALARMCLR BIT[1:0] W  

PCNOC_EPRB1_SPROF_STATALARMEN ADDRESS 0x343C RW
PCNOC_EPRB1_SPROF_STATALARMEN RESET_VALUE 0x00000001
	STATALARMEN BIT[1:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_0_ROUTEIDBASE ADDRESS 0x3444 RW
PCNOC_EPRB1_SPROF_FILTERS_0_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_0_ROUTEIDBASE BIT[31:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_0_ROUTEIDMASK ADDRESS 0x3448 RW
PCNOC_EPRB1_SPROF_FILTERS_0_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_0_ROUTEIDMASK BIT[31:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_0_ADDRBASE_LOW ADDRESS 0x344C RW
PCNOC_EPRB1_SPROF_FILTERS_0_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_0_ADDRBASE_LOW BIT[31:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_0_ADDRBASE_HIGH ADDRESS 0x3450 RW
PCNOC_EPRB1_SPROF_FILTERS_0_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_0_ADDRBASE_HIGH BIT[0] RW  

PCNOC_EPRB1_SPROF_FILTERS_0_WINDOWSIZE ADDRESS 0x3454 RW
PCNOC_EPRB1_SPROF_FILTERS_0_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_0_WINDOWSIZE BIT[5:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_0_OPCODE ADDRESS 0x3460 RW
PCNOC_EPRB1_SPROF_FILTERS_0_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3] RW  
	LOCKEN BIT[2] RW  
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_EPRB1_SPROF_FILTERS_0_STATUS ADDRESS 0x3464 RW
PCNOC_EPRB1_SPROF_FILTERS_0_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1] RW  
	REQEN BIT[0] RW  

PCNOC_EPRB1_SPROF_FILTERS_0_LENGTH ADDRESS 0x3468 RW
PCNOC_EPRB1_SPROF_FILTERS_0_LENGTH RESET_VALUE 0x00000000
	FILTERS_0_LENGTH BIT[3:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_0_URGENCY ADDRESS 0x346C RW
PCNOC_EPRB1_SPROF_FILTERS_0_URGENCY RESET_VALUE 0x00000000
	FILTERS_0_URGENCY BIT[1:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_1_ROUTEIDBASE ADDRESS 0x3480 RW
PCNOC_EPRB1_SPROF_FILTERS_1_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_1_ROUTEIDBASE BIT[31:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_1_ROUTEIDMASK ADDRESS 0x3484 RW
PCNOC_EPRB1_SPROF_FILTERS_1_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_1_ROUTEIDMASK BIT[31:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_1_ADDRBASE_LOW ADDRESS 0x3488 RW
PCNOC_EPRB1_SPROF_FILTERS_1_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_1_ADDRBASE_LOW BIT[31:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_1_ADDRBASE_HIGH ADDRESS 0x348C RW
PCNOC_EPRB1_SPROF_FILTERS_1_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_1_ADDRBASE_HIGH BIT[0] RW  

PCNOC_EPRB1_SPROF_FILTERS_1_WINDOWSIZE ADDRESS 0x3490 RW
PCNOC_EPRB1_SPROF_FILTERS_1_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_1_WINDOWSIZE BIT[5:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_1_OPCODE ADDRESS 0x349C RW
PCNOC_EPRB1_SPROF_FILTERS_1_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3] RW  
	LOCKEN BIT[2] RW  
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_EPRB1_SPROF_FILTERS_1_STATUS ADDRESS 0x34A0 RW
PCNOC_EPRB1_SPROF_FILTERS_1_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1] RW  
	REQEN BIT[0] RW  

PCNOC_EPRB1_SPROF_FILTERS_1_LENGTH ADDRESS 0x34A4 RW
PCNOC_EPRB1_SPROF_FILTERS_1_LENGTH RESET_VALUE 0x00000000
	FILTERS_1_LENGTH BIT[3:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_1_URGENCY ADDRESS 0x34A8 RW
PCNOC_EPRB1_SPROF_FILTERS_1_URGENCY RESET_VALUE 0x00000000
	FILTERS_1_URGENCY BIT[1:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_2_ROUTEIDBASE ADDRESS 0x34BC RW
PCNOC_EPRB1_SPROF_FILTERS_2_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_2_ROUTEIDBASE BIT[31:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_2_ROUTEIDMASK ADDRESS 0x34C0 RW
PCNOC_EPRB1_SPROF_FILTERS_2_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_2_ROUTEIDMASK BIT[31:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_2_ADDRBASE_LOW ADDRESS 0x34C4 RW
PCNOC_EPRB1_SPROF_FILTERS_2_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_2_ADDRBASE_LOW BIT[31:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_2_ADDRBASE_HIGH ADDRESS 0x34C8 RW
PCNOC_EPRB1_SPROF_FILTERS_2_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_2_ADDRBASE_HIGH BIT[0] RW  

PCNOC_EPRB1_SPROF_FILTERS_2_WINDOWSIZE ADDRESS 0x34CC RW
PCNOC_EPRB1_SPROF_FILTERS_2_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_2_WINDOWSIZE BIT[5:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_2_OPCODE ADDRESS 0x34D8 RW
PCNOC_EPRB1_SPROF_FILTERS_2_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3] RW  
	LOCKEN BIT[2] RW  
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_EPRB1_SPROF_FILTERS_2_STATUS ADDRESS 0x34DC RW
PCNOC_EPRB1_SPROF_FILTERS_2_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1] RW  
	REQEN BIT[0] RW  

PCNOC_EPRB1_SPROF_FILTERS_2_LENGTH ADDRESS 0x34E0 RW
PCNOC_EPRB1_SPROF_FILTERS_2_LENGTH RESET_VALUE 0x00000000
	FILTERS_2_LENGTH BIT[3:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_2_URGENCY ADDRESS 0x34E4 RW
PCNOC_EPRB1_SPROF_FILTERS_2_URGENCY RESET_VALUE 0x00000000
	FILTERS_2_URGENCY BIT[1:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_3_ROUTEIDBASE ADDRESS 0x34F8 RW
PCNOC_EPRB1_SPROF_FILTERS_3_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_3_ROUTEIDBASE BIT[31:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_3_ROUTEIDMASK ADDRESS 0x34FC RW
PCNOC_EPRB1_SPROF_FILTERS_3_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_3_ROUTEIDMASK BIT[31:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_3_ADDRBASE_LOW ADDRESS 0x3500 RW
PCNOC_EPRB1_SPROF_FILTERS_3_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_3_ADDRBASE_LOW BIT[31:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_3_ADDRBASE_HIGH ADDRESS 0x3504 RW
PCNOC_EPRB1_SPROF_FILTERS_3_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_3_ADDRBASE_HIGH BIT[0] RW  

PCNOC_EPRB1_SPROF_FILTERS_3_WINDOWSIZE ADDRESS 0x3508 RW
PCNOC_EPRB1_SPROF_FILTERS_3_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_3_WINDOWSIZE BIT[5:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_3_OPCODE ADDRESS 0x3514 RW
PCNOC_EPRB1_SPROF_FILTERS_3_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3] RW  
	LOCKEN BIT[2] RW  
	WREN BIT[1] RW  
	RDEN BIT[0] RW  

PCNOC_EPRB1_SPROF_FILTERS_3_STATUS ADDRESS 0x3518 RW
PCNOC_EPRB1_SPROF_FILTERS_3_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1] RW  
	REQEN BIT[0] RW  

PCNOC_EPRB1_SPROF_FILTERS_3_LENGTH ADDRESS 0x351C RW
PCNOC_EPRB1_SPROF_FILTERS_3_LENGTH RESET_VALUE 0x00000000
	FILTERS_3_LENGTH BIT[3:0] RW  

PCNOC_EPRB1_SPROF_FILTERS_3_URGENCY ADDRESS 0x3520 RW
PCNOC_EPRB1_SPROF_FILTERS_3_URGENCY RESET_VALUE 0x00000000
	FILTERS_3_URGENCY BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_0_PORTSEL ADDRESS 0x3534 RW
PCNOC_EPRB1_SPROF_COUNTERS_0_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_0_PORTSEL BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_0_SRC ADDRESS 0x3538 RW
PCNOC_EPRB1_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x353C RW
PCNOC_EPRB1_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_0_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_0_VAL ADDRESS 0x3540 R
PCNOC_EPRB1_SPROF_COUNTERS_0_VAL RESET_VALUE 0x00000000
	COUNTERS_0_VAL BIT[15:0] R  

PCNOC_EPRB1_SPROF_COUNTERS_1_PORTSEL ADDRESS 0x3548 RW
PCNOC_EPRB1_SPROF_COUNTERS_1_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_1_PORTSEL BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_1_SRC ADDRESS 0x354C RW
PCNOC_EPRB1_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x3550 RW
PCNOC_EPRB1_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_1_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_1_VAL ADDRESS 0x3554 R
PCNOC_EPRB1_SPROF_COUNTERS_1_VAL RESET_VALUE 0x00000000
	COUNTERS_1_VAL BIT[15:0] R  

PCNOC_EPRB1_SPROF_COUNTERS_2_PORTSEL ADDRESS 0x355C RW
PCNOC_EPRB1_SPROF_COUNTERS_2_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_2_PORTSEL BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_2_SRC ADDRESS 0x3560 RW
PCNOC_EPRB1_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x3564 RW
PCNOC_EPRB1_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_2_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_2_VAL ADDRESS 0x3568 R
PCNOC_EPRB1_SPROF_COUNTERS_2_VAL RESET_VALUE 0x00000000
	COUNTERS_2_VAL BIT[15:0] R  

PCNOC_EPRB1_SPROF_COUNTERS_3_PORTSEL ADDRESS 0x3570 RW
PCNOC_EPRB1_SPROF_COUNTERS_3_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_3_PORTSEL BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_3_SRC ADDRESS 0x3574 RW
PCNOC_EPRB1_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x3578 RW
PCNOC_EPRB1_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_3_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_3_VAL ADDRESS 0x357C R
PCNOC_EPRB1_SPROF_COUNTERS_3_VAL RESET_VALUE 0x00000000
	COUNTERS_3_VAL BIT[15:0] R  

PCNOC_EPRB1_SPROF_COUNTERS_4_PORTSEL ADDRESS 0x3584 RW
PCNOC_EPRB1_SPROF_COUNTERS_4_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_4_PORTSEL BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_4_SRC ADDRESS 0x3588 RW
PCNOC_EPRB1_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x358C RW
PCNOC_EPRB1_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_4_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_4_VAL ADDRESS 0x3590 R
PCNOC_EPRB1_SPROF_COUNTERS_4_VAL RESET_VALUE 0x00000000
	COUNTERS_4_VAL BIT[15:0] R  

PCNOC_EPRB1_SPROF_COUNTERS_5_PORTSEL ADDRESS 0x3598 RW
PCNOC_EPRB1_SPROF_COUNTERS_5_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_5_PORTSEL BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_5_SRC ADDRESS 0x359C RW
PCNOC_EPRB1_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x35A0 RW
PCNOC_EPRB1_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_5_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_5_VAL ADDRESS 0x35A4 R
PCNOC_EPRB1_SPROF_COUNTERS_5_VAL RESET_VALUE 0x00000000
	COUNTERS_5_VAL BIT[15:0] R  

PCNOC_EPRB1_SPROF_COUNTERS_6_PORTSEL ADDRESS 0x35AC RW
PCNOC_EPRB1_SPROF_COUNTERS_6_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_6_PORTSEL BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_6_SRC ADDRESS 0x35B0 RW
PCNOC_EPRB1_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x35B4 RW
PCNOC_EPRB1_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_6_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_6_VAL ADDRESS 0x35B8 R
PCNOC_EPRB1_SPROF_COUNTERS_6_VAL RESET_VALUE 0x00000000
	COUNTERS_6_VAL BIT[15:0] R  

PCNOC_EPRB1_SPROF_COUNTERS_7_PORTSEL ADDRESS 0x35C0 RW
PCNOC_EPRB1_SPROF_COUNTERS_7_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_7_PORTSEL BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_7_SRC ADDRESS 0x35C4 RW
PCNOC_EPRB1_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x35C8 RW
PCNOC_EPRB1_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_7_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_7_VAL ADDRESS 0x35CC R
PCNOC_EPRB1_SPROF_COUNTERS_7_VAL RESET_VALUE 0x00000000
	COUNTERS_7_VAL BIT[15:0] R  

PCNOC_EPRB1_SPROF_COUNTERS_8_PORTSEL ADDRESS 0x35D4 RW
PCNOC_EPRB1_SPROF_COUNTERS_8_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_8_PORTSEL BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_8_SRC ADDRESS 0x35D8 RW
PCNOC_EPRB1_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x35DC RW
PCNOC_EPRB1_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_8_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_8_VAL ADDRESS 0x35E0 R
PCNOC_EPRB1_SPROF_COUNTERS_8_VAL RESET_VALUE 0x00000000
	COUNTERS_8_VAL BIT[15:0] R  

PCNOC_EPRB1_SPROF_COUNTERS_9_PORTSEL ADDRESS 0x35E8 RW
PCNOC_EPRB1_SPROF_COUNTERS_9_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_9_PORTSEL BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_9_SRC ADDRESS 0x35EC RW
PCNOC_EPRB1_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x35F0 RW
PCNOC_EPRB1_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_9_ALARMMODE BIT[1:0] RW  

PCNOC_EPRB1_SPROF_COUNTERS_9_VAL ADDRESS 0x35F4 R
PCNOC_EPRB1_SPROF_COUNTERS_9_VAL RESET_VALUE 0x00000000
	COUNTERS_9_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_ID_COREID ADDRESS 0x4000 R
PCNOC_TPRB0_SPROF_ID_COREID RESET_VALUE 0xFC3FB106
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_TPRB0_SPROF_ID_REVISIONID ADDRESS 0x4004 R
PCNOC_TPRB0_SPROF_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_TPRB0_SPROF_MAINCTL ADDRESS 0x4008 RW
PCNOC_TPRB0_SPROF_MAINCTL RESET_VALUE 0x00000000
	FILTBYTEALWAYSCHAINABLEEN BIT[7] RW  
	INTRUSIVEMODE BIT[6] R  
	STATCONDDUMP BIT[5] RW  
	ALARMEN BIT[4] RW  
	STATEN BIT[3] RW  
	PAYLOADEN BIT[2] RW  
	TRACEEN BIT[1] R  
	ERREN BIT[0] RW  

PCNOC_TPRB0_SPROF_CFGCTL ADDRESS 0x400C RW
PCNOC_TPRB0_SPROF_CFGCTL RESET_VALUE 0x00000000
	ACTIVE BIT[1] R  
	GLOBALEN BIT[0] RW  

PCNOC_TPRB0_SPROF_STATPERIOD ADDRESS 0x4024 RW
PCNOC_TPRB0_SPROF_STATPERIOD RESET_VALUE 0x00000000
	STATPERIOD BIT[4:0] RW  

PCNOC_TPRB0_SPROF_STATGO ADDRESS 0x4028 W
PCNOC_TPRB0_SPROF_STATGO RESET_VALUE 0x00000000
	STATGO BIT[0] W  

PCNOC_TPRB0_SPROF_STATALARMMIN ADDRESS 0x402C RW
PCNOC_TPRB0_SPROF_STATALARMMIN RESET_VALUE 0x00000000
	STATALARMMIN BIT[31:0] RW  

PCNOC_TPRB0_SPROF_STATALARMMAX ADDRESS 0x4030 RW
PCNOC_TPRB0_SPROF_STATALARMMAX RESET_VALUE 0x00000000
	STATALARMMAX BIT[31:0] RW  

PCNOC_TPRB0_SPROF_STATALARMSTATUS ADDRESS 0x4034 R
PCNOC_TPRB0_SPROF_STATALARMSTATUS RESET_VALUE 0x00000000
	STATALARMSTATUS BIT[1:0] R  

PCNOC_TPRB0_SPROF_STATALARMCLR ADDRESS 0x4038 W
PCNOC_TPRB0_SPROF_STATALARMCLR RESET_VALUE 0x00000000
	STATALARMCLR BIT[1:0] W  

PCNOC_TPRB0_SPROF_STATALARMEN ADDRESS 0x403C RW
PCNOC_TPRB0_SPROF_STATALARMEN RESET_VALUE 0x00000001
	STATALARMEN BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_0_SRC ADDRESS 0x4138 RW
PCNOC_TPRB0_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x413C RW
PCNOC_TPRB0_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_0_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_0_VAL ADDRESS 0x4140 R
PCNOC_TPRB0_SPROF_COUNTERS_0_VAL RESET_VALUE 0x00000000
	COUNTERS_0_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_1_SRC ADDRESS 0x414C RW
PCNOC_TPRB0_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x4150 RW
PCNOC_TPRB0_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_1_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_1_VAL ADDRESS 0x4154 R
PCNOC_TPRB0_SPROF_COUNTERS_1_VAL RESET_VALUE 0x00000000
	COUNTERS_1_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_2_SRC ADDRESS 0x4160 RW
PCNOC_TPRB0_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x4164 RW
PCNOC_TPRB0_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_2_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_2_VAL ADDRESS 0x4168 R
PCNOC_TPRB0_SPROF_COUNTERS_2_VAL RESET_VALUE 0x00000000
	COUNTERS_2_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_3_SRC ADDRESS 0x4174 RW
PCNOC_TPRB0_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x4178 RW
PCNOC_TPRB0_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_3_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_3_VAL ADDRESS 0x417C R
PCNOC_TPRB0_SPROF_COUNTERS_3_VAL RESET_VALUE 0x00000000
	COUNTERS_3_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_4_SRC ADDRESS 0x4188 RW
PCNOC_TPRB0_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x418C RW
PCNOC_TPRB0_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_4_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_4_VAL ADDRESS 0x4190 R
PCNOC_TPRB0_SPROF_COUNTERS_4_VAL RESET_VALUE 0x00000000
	COUNTERS_4_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_5_SRC ADDRESS 0x419C RW
PCNOC_TPRB0_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x41A0 RW
PCNOC_TPRB0_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_5_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_5_VAL ADDRESS 0x41A4 R
PCNOC_TPRB0_SPROF_COUNTERS_5_VAL RESET_VALUE 0x00000000
	COUNTERS_5_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_6_SRC ADDRESS 0x41B0 RW
PCNOC_TPRB0_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x41B4 RW
PCNOC_TPRB0_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_6_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_6_VAL ADDRESS 0x41B8 R
PCNOC_TPRB0_SPROF_COUNTERS_6_VAL RESET_VALUE 0x00000000
	COUNTERS_6_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_7_SRC ADDRESS 0x41C4 RW
PCNOC_TPRB0_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x41C8 RW
PCNOC_TPRB0_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_7_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_7_VAL ADDRESS 0x41CC R
PCNOC_TPRB0_SPROF_COUNTERS_7_VAL RESET_VALUE 0x00000000
	COUNTERS_7_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_8_SRC ADDRESS 0x41D8 RW
PCNOC_TPRB0_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x41DC RW
PCNOC_TPRB0_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_8_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_8_VAL ADDRESS 0x41E0 R
PCNOC_TPRB0_SPROF_COUNTERS_8_VAL RESET_VALUE 0x00000000
	COUNTERS_8_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_9_SRC ADDRESS 0x41EC RW
PCNOC_TPRB0_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x41F0 RW
PCNOC_TPRB0_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_9_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_9_VAL ADDRESS 0x41F4 R
PCNOC_TPRB0_SPROF_COUNTERS_9_VAL RESET_VALUE 0x00000000
	COUNTERS_9_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_10_SRC ADDRESS 0x4200 RW
PCNOC_TPRB0_SPROF_COUNTERS_10_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_10_ALARMMODE ADDRESS 0x4204 RW
PCNOC_TPRB0_SPROF_COUNTERS_10_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_10_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_10_VAL ADDRESS 0x4208 R
PCNOC_TPRB0_SPROF_COUNTERS_10_VAL RESET_VALUE 0x00000000
	COUNTERS_10_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_11_SRC ADDRESS 0x4214 RW
PCNOC_TPRB0_SPROF_COUNTERS_11_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_11_ALARMMODE ADDRESS 0x4218 RW
PCNOC_TPRB0_SPROF_COUNTERS_11_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_11_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_11_VAL ADDRESS 0x421C R
PCNOC_TPRB0_SPROF_COUNTERS_11_VAL RESET_VALUE 0x00000000
	COUNTERS_11_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_12_SRC ADDRESS 0x4228 RW
PCNOC_TPRB0_SPROF_COUNTERS_12_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_12_ALARMMODE ADDRESS 0x422C RW
PCNOC_TPRB0_SPROF_COUNTERS_12_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_12_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_12_VAL ADDRESS 0x4230 R
PCNOC_TPRB0_SPROF_COUNTERS_12_VAL RESET_VALUE 0x00000000
	COUNTERS_12_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_13_SRC ADDRESS 0x423C RW
PCNOC_TPRB0_SPROF_COUNTERS_13_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_13_ALARMMODE ADDRESS 0x4240 RW
PCNOC_TPRB0_SPROF_COUNTERS_13_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_13_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_13_VAL ADDRESS 0x4244 R
PCNOC_TPRB0_SPROF_COUNTERS_13_VAL RESET_VALUE 0x00000000
	COUNTERS_13_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_14_SRC ADDRESS 0x4250 RW
PCNOC_TPRB0_SPROF_COUNTERS_14_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_14_ALARMMODE ADDRESS 0x4254 RW
PCNOC_TPRB0_SPROF_COUNTERS_14_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_14_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_14_VAL ADDRESS 0x4258 R
PCNOC_TPRB0_SPROF_COUNTERS_14_VAL RESET_VALUE 0x00000000
	COUNTERS_14_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_15_SRC ADDRESS 0x4264 RW
PCNOC_TPRB0_SPROF_COUNTERS_15_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_15_ALARMMODE ADDRESS 0x4268 RW
PCNOC_TPRB0_SPROF_COUNTERS_15_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_15_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_15_VAL ADDRESS 0x426C R
PCNOC_TPRB0_SPROF_COUNTERS_15_VAL RESET_VALUE 0x00000000
	COUNTERS_15_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_16_SRC ADDRESS 0x4278 RW
PCNOC_TPRB0_SPROF_COUNTERS_16_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_16_ALARMMODE ADDRESS 0x427C RW
PCNOC_TPRB0_SPROF_COUNTERS_16_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_16_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_16_VAL ADDRESS 0x4280 R
PCNOC_TPRB0_SPROF_COUNTERS_16_VAL RESET_VALUE 0x00000000
	COUNTERS_16_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_17_SRC ADDRESS 0x428C RW
PCNOC_TPRB0_SPROF_COUNTERS_17_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_17_ALARMMODE ADDRESS 0x4290 RW
PCNOC_TPRB0_SPROF_COUNTERS_17_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_17_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_17_VAL ADDRESS 0x4294 R
PCNOC_TPRB0_SPROF_COUNTERS_17_VAL RESET_VALUE 0x00000000
	COUNTERS_17_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_18_SRC ADDRESS 0x42A0 RW
PCNOC_TPRB0_SPROF_COUNTERS_18_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_18_ALARMMODE ADDRESS 0x42A4 RW
PCNOC_TPRB0_SPROF_COUNTERS_18_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_18_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_18_VAL ADDRESS 0x42A8 R
PCNOC_TPRB0_SPROF_COUNTERS_18_VAL RESET_VALUE 0x00000000
	COUNTERS_18_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_19_SRC ADDRESS 0x42B4 RW
PCNOC_TPRB0_SPROF_COUNTERS_19_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_19_ALARMMODE ADDRESS 0x42B8 RW
PCNOC_TPRB0_SPROF_COUNTERS_19_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_19_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_19_VAL ADDRESS 0x42BC R
PCNOC_TPRB0_SPROF_COUNTERS_19_VAL RESET_VALUE 0x00000000
	COUNTERS_19_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_20_SRC ADDRESS 0x42C8 RW
PCNOC_TPRB0_SPROF_COUNTERS_20_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_20_ALARMMODE ADDRESS 0x42CC RW
PCNOC_TPRB0_SPROF_COUNTERS_20_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_20_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_20_VAL ADDRESS 0x42D0 R
PCNOC_TPRB0_SPROF_COUNTERS_20_VAL RESET_VALUE 0x00000000
	COUNTERS_20_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_21_SRC ADDRESS 0x42DC RW
PCNOC_TPRB0_SPROF_COUNTERS_21_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_21_ALARMMODE ADDRESS 0x42E0 RW
PCNOC_TPRB0_SPROF_COUNTERS_21_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_21_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_21_VAL ADDRESS 0x42E4 R
PCNOC_TPRB0_SPROF_COUNTERS_21_VAL RESET_VALUE 0x00000000
	COUNTERS_21_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_22_SRC ADDRESS 0x42F0 RW
PCNOC_TPRB0_SPROF_COUNTERS_22_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_22_ALARMMODE ADDRESS 0x42F4 RW
PCNOC_TPRB0_SPROF_COUNTERS_22_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_22_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_22_VAL ADDRESS 0x42F8 R
PCNOC_TPRB0_SPROF_COUNTERS_22_VAL RESET_VALUE 0x00000000
	COUNTERS_22_VAL BIT[15:0] R  

PCNOC_TPRB0_SPROF_COUNTERS_23_SRC ADDRESS 0x4304 RW
PCNOC_TPRB0_SPROF_COUNTERS_23_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_23_ALARMMODE ADDRESS 0x4308 RW
PCNOC_TPRB0_SPROF_COUNTERS_23_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_23_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB0_SPROF_COUNTERS_23_VAL ADDRESS 0x430C R
PCNOC_TPRB0_SPROF_COUNTERS_23_VAL RESET_VALUE 0x00000000
	COUNTERS_23_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_ID_COREID ADDRESS 0x4400 R
PCNOC_TPRB1_SPROF_ID_COREID RESET_VALUE 0xB6C92B06
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_TPRB1_SPROF_ID_REVISIONID ADDRESS 0x4404 R
PCNOC_TPRB1_SPROF_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_TPRB1_SPROF_MAINCTL ADDRESS 0x4408 RW
PCNOC_TPRB1_SPROF_MAINCTL RESET_VALUE 0x00000000
	FILTBYTEALWAYSCHAINABLEEN BIT[7] RW  
	INTRUSIVEMODE BIT[6] R  
	STATCONDDUMP BIT[5] RW  
	ALARMEN BIT[4] RW  
	STATEN BIT[3] RW  
	PAYLOADEN BIT[2] RW  
	TRACEEN BIT[1] R  
	ERREN BIT[0] RW  

PCNOC_TPRB1_SPROF_CFGCTL ADDRESS 0x440C RW
PCNOC_TPRB1_SPROF_CFGCTL RESET_VALUE 0x00000000
	ACTIVE BIT[1] R  
	GLOBALEN BIT[0] RW  

PCNOC_TPRB1_SPROF_STATPERIOD ADDRESS 0x4424 RW
PCNOC_TPRB1_SPROF_STATPERIOD RESET_VALUE 0x00000000
	STATPERIOD BIT[4:0] RW  

PCNOC_TPRB1_SPROF_STATGO ADDRESS 0x4428 W
PCNOC_TPRB1_SPROF_STATGO RESET_VALUE 0x00000000
	STATGO BIT[0] W  

PCNOC_TPRB1_SPROF_STATALARMMIN ADDRESS 0x442C RW
PCNOC_TPRB1_SPROF_STATALARMMIN RESET_VALUE 0x00000000
	STATALARMMIN BIT[31:0] RW  

PCNOC_TPRB1_SPROF_STATALARMMAX ADDRESS 0x4430 RW
PCNOC_TPRB1_SPROF_STATALARMMAX RESET_VALUE 0x00000000
	STATALARMMAX BIT[31:0] RW  

PCNOC_TPRB1_SPROF_STATALARMSTATUS ADDRESS 0x4434 R
PCNOC_TPRB1_SPROF_STATALARMSTATUS RESET_VALUE 0x00000000
	STATALARMSTATUS BIT[1:0] R  

PCNOC_TPRB1_SPROF_STATALARMCLR ADDRESS 0x4438 W
PCNOC_TPRB1_SPROF_STATALARMCLR RESET_VALUE 0x00000000
	STATALARMCLR BIT[1:0] W  

PCNOC_TPRB1_SPROF_STATALARMEN ADDRESS 0x443C RW
PCNOC_TPRB1_SPROF_STATALARMEN RESET_VALUE 0x00000001
	STATALARMEN BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_0_SRC ADDRESS 0x4538 RW
PCNOC_TPRB1_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x453C RW
PCNOC_TPRB1_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_0_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_0_VAL ADDRESS 0x4540 R
PCNOC_TPRB1_SPROF_COUNTERS_0_VAL RESET_VALUE 0x00000000
	COUNTERS_0_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_1_SRC ADDRESS 0x454C RW
PCNOC_TPRB1_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x4550 RW
PCNOC_TPRB1_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_1_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_1_VAL ADDRESS 0x4554 R
PCNOC_TPRB1_SPROF_COUNTERS_1_VAL RESET_VALUE 0x00000000
	COUNTERS_1_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_2_SRC ADDRESS 0x4560 RW
PCNOC_TPRB1_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x4564 RW
PCNOC_TPRB1_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_2_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_2_VAL ADDRESS 0x4568 R
PCNOC_TPRB1_SPROF_COUNTERS_2_VAL RESET_VALUE 0x00000000
	COUNTERS_2_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_3_SRC ADDRESS 0x4574 RW
PCNOC_TPRB1_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x4578 RW
PCNOC_TPRB1_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_3_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_3_VAL ADDRESS 0x457C R
PCNOC_TPRB1_SPROF_COUNTERS_3_VAL RESET_VALUE 0x00000000
	COUNTERS_3_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_4_SRC ADDRESS 0x4588 RW
PCNOC_TPRB1_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x458C RW
PCNOC_TPRB1_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_4_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_4_VAL ADDRESS 0x4590 R
PCNOC_TPRB1_SPROF_COUNTERS_4_VAL RESET_VALUE 0x00000000
	COUNTERS_4_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_5_SRC ADDRESS 0x459C RW
PCNOC_TPRB1_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x45A0 RW
PCNOC_TPRB1_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_5_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_5_VAL ADDRESS 0x45A4 R
PCNOC_TPRB1_SPROF_COUNTERS_5_VAL RESET_VALUE 0x00000000
	COUNTERS_5_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_6_SRC ADDRESS 0x45B0 RW
PCNOC_TPRB1_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x45B4 RW
PCNOC_TPRB1_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_6_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_6_VAL ADDRESS 0x45B8 R
PCNOC_TPRB1_SPROF_COUNTERS_6_VAL RESET_VALUE 0x00000000
	COUNTERS_6_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_7_SRC ADDRESS 0x45C4 RW
PCNOC_TPRB1_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x45C8 RW
PCNOC_TPRB1_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_7_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_7_VAL ADDRESS 0x45CC R
PCNOC_TPRB1_SPROF_COUNTERS_7_VAL RESET_VALUE 0x00000000
	COUNTERS_7_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_8_SRC ADDRESS 0x45D8 RW
PCNOC_TPRB1_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x45DC RW
PCNOC_TPRB1_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_8_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_8_VAL ADDRESS 0x45E0 R
PCNOC_TPRB1_SPROF_COUNTERS_8_VAL RESET_VALUE 0x00000000
	COUNTERS_8_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_9_SRC ADDRESS 0x45EC RW
PCNOC_TPRB1_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x45F0 RW
PCNOC_TPRB1_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_9_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_9_VAL ADDRESS 0x45F4 R
PCNOC_TPRB1_SPROF_COUNTERS_9_VAL RESET_VALUE 0x00000000
	COUNTERS_9_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_10_SRC ADDRESS 0x4600 RW
PCNOC_TPRB1_SPROF_COUNTERS_10_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_10_ALARMMODE ADDRESS 0x4604 RW
PCNOC_TPRB1_SPROF_COUNTERS_10_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_10_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_10_VAL ADDRESS 0x4608 R
PCNOC_TPRB1_SPROF_COUNTERS_10_VAL RESET_VALUE 0x00000000
	COUNTERS_10_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_11_SRC ADDRESS 0x4614 RW
PCNOC_TPRB1_SPROF_COUNTERS_11_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_11_ALARMMODE ADDRESS 0x4618 RW
PCNOC_TPRB1_SPROF_COUNTERS_11_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_11_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_11_VAL ADDRESS 0x461C R
PCNOC_TPRB1_SPROF_COUNTERS_11_VAL RESET_VALUE 0x00000000
	COUNTERS_11_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_12_SRC ADDRESS 0x4628 RW
PCNOC_TPRB1_SPROF_COUNTERS_12_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_12_ALARMMODE ADDRESS 0x462C RW
PCNOC_TPRB1_SPROF_COUNTERS_12_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_12_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_12_VAL ADDRESS 0x4630 R
PCNOC_TPRB1_SPROF_COUNTERS_12_VAL RESET_VALUE 0x00000000
	COUNTERS_12_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_13_SRC ADDRESS 0x463C RW
PCNOC_TPRB1_SPROF_COUNTERS_13_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_13_ALARMMODE ADDRESS 0x4640 RW
PCNOC_TPRB1_SPROF_COUNTERS_13_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_13_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_13_VAL ADDRESS 0x4644 R
PCNOC_TPRB1_SPROF_COUNTERS_13_VAL RESET_VALUE 0x00000000
	COUNTERS_13_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_14_SRC ADDRESS 0x4650 RW
PCNOC_TPRB1_SPROF_COUNTERS_14_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_14_ALARMMODE ADDRESS 0x4654 RW
PCNOC_TPRB1_SPROF_COUNTERS_14_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_14_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_14_VAL ADDRESS 0x4658 R
PCNOC_TPRB1_SPROF_COUNTERS_14_VAL RESET_VALUE 0x00000000
	COUNTERS_14_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_15_SRC ADDRESS 0x4664 RW
PCNOC_TPRB1_SPROF_COUNTERS_15_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_15_ALARMMODE ADDRESS 0x4668 RW
PCNOC_TPRB1_SPROF_COUNTERS_15_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_15_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_15_VAL ADDRESS 0x466C R
PCNOC_TPRB1_SPROF_COUNTERS_15_VAL RESET_VALUE 0x00000000
	COUNTERS_15_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_16_SRC ADDRESS 0x4678 RW
PCNOC_TPRB1_SPROF_COUNTERS_16_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_16_ALARMMODE ADDRESS 0x467C RW
PCNOC_TPRB1_SPROF_COUNTERS_16_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_16_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_16_VAL ADDRESS 0x4680 R
PCNOC_TPRB1_SPROF_COUNTERS_16_VAL RESET_VALUE 0x00000000
	COUNTERS_16_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_17_SRC ADDRESS 0x468C RW
PCNOC_TPRB1_SPROF_COUNTERS_17_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_17_ALARMMODE ADDRESS 0x4690 RW
PCNOC_TPRB1_SPROF_COUNTERS_17_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_17_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_17_VAL ADDRESS 0x4694 R
PCNOC_TPRB1_SPROF_COUNTERS_17_VAL RESET_VALUE 0x00000000
	COUNTERS_17_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_18_SRC ADDRESS 0x46A0 RW
PCNOC_TPRB1_SPROF_COUNTERS_18_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_18_ALARMMODE ADDRESS 0x46A4 RW
PCNOC_TPRB1_SPROF_COUNTERS_18_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_18_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_18_VAL ADDRESS 0x46A8 R
PCNOC_TPRB1_SPROF_COUNTERS_18_VAL RESET_VALUE 0x00000000
	COUNTERS_18_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_19_SRC ADDRESS 0x46B4 RW
PCNOC_TPRB1_SPROF_COUNTERS_19_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_19_ALARMMODE ADDRESS 0x46B8 RW
PCNOC_TPRB1_SPROF_COUNTERS_19_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_19_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_19_VAL ADDRESS 0x46BC R
PCNOC_TPRB1_SPROF_COUNTERS_19_VAL RESET_VALUE 0x00000000
	COUNTERS_19_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_20_SRC ADDRESS 0x46C8 RW
PCNOC_TPRB1_SPROF_COUNTERS_20_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_20_ALARMMODE ADDRESS 0x46CC RW
PCNOC_TPRB1_SPROF_COUNTERS_20_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_20_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_20_VAL ADDRESS 0x46D0 R
PCNOC_TPRB1_SPROF_COUNTERS_20_VAL RESET_VALUE 0x00000000
	COUNTERS_20_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_21_SRC ADDRESS 0x46DC RW
PCNOC_TPRB1_SPROF_COUNTERS_21_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_21_ALARMMODE ADDRESS 0x46E0 RW
PCNOC_TPRB1_SPROF_COUNTERS_21_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_21_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_21_VAL ADDRESS 0x46E4 R
PCNOC_TPRB1_SPROF_COUNTERS_21_VAL RESET_VALUE 0x00000000
	COUNTERS_21_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_22_SRC ADDRESS 0x46F0 RW
PCNOC_TPRB1_SPROF_COUNTERS_22_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_22_ALARMMODE ADDRESS 0x46F4 RW
PCNOC_TPRB1_SPROF_COUNTERS_22_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_22_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_22_VAL ADDRESS 0x46F8 R
PCNOC_TPRB1_SPROF_COUNTERS_22_VAL RESET_VALUE 0x00000000
	COUNTERS_22_VAL BIT[15:0] R  

PCNOC_TPRB1_SPROF_COUNTERS_23_SRC ADDRESS 0x4704 RW
PCNOC_TPRB1_SPROF_COUNTERS_23_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[6:5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_23_ALARMMODE ADDRESS 0x4708 RW
PCNOC_TPRB1_SPROF_COUNTERS_23_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_23_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB1_SPROF_COUNTERS_23_VAL ADDRESS 0x470C R
PCNOC_TPRB1_SPROF_COUNTERS_23_VAL RESET_VALUE 0x00000000
	COUNTERS_23_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_ID_COREID ADDRESS 0x4800 R
PCNOC_TPRB2_SPROF_ID_COREID RESET_VALUE 0xDED39906
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_TPRB2_SPROF_ID_REVISIONID ADDRESS 0x4804 R
PCNOC_TPRB2_SPROF_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_TPRB2_SPROF_MAINCTL ADDRESS 0x4808 RW
PCNOC_TPRB2_SPROF_MAINCTL RESET_VALUE 0x00000000
	FILTBYTEALWAYSCHAINABLEEN BIT[7] RW  
	INTRUSIVEMODE BIT[6] R  
	STATCONDDUMP BIT[5] RW  
	ALARMEN BIT[4] RW  
	STATEN BIT[3] RW  
	PAYLOADEN BIT[2] RW  
	TRACEEN BIT[1] R  
	ERREN BIT[0] RW  

PCNOC_TPRB2_SPROF_CFGCTL ADDRESS 0x480C RW
PCNOC_TPRB2_SPROF_CFGCTL RESET_VALUE 0x00000000
	ACTIVE BIT[1] R  
	GLOBALEN BIT[0] RW  

PCNOC_TPRB2_SPROF_STATPERIOD ADDRESS 0x4824 RW
PCNOC_TPRB2_SPROF_STATPERIOD RESET_VALUE 0x00000000
	STATPERIOD BIT[4:0] RW  

PCNOC_TPRB2_SPROF_STATGO ADDRESS 0x4828 W
PCNOC_TPRB2_SPROF_STATGO RESET_VALUE 0x00000000
	STATGO BIT[0] W  

PCNOC_TPRB2_SPROF_STATALARMMIN ADDRESS 0x482C RW
PCNOC_TPRB2_SPROF_STATALARMMIN RESET_VALUE 0x00000000
	STATALARMMIN BIT[31:0] RW  

PCNOC_TPRB2_SPROF_STATALARMMAX ADDRESS 0x4830 RW
PCNOC_TPRB2_SPROF_STATALARMMAX RESET_VALUE 0x00000000
	STATALARMMAX BIT[31:0] RW  

PCNOC_TPRB2_SPROF_STATALARMSTATUS ADDRESS 0x4834 R
PCNOC_TPRB2_SPROF_STATALARMSTATUS RESET_VALUE 0x00000000
	STATALARMSTATUS BIT[1:0] R  

PCNOC_TPRB2_SPROF_STATALARMCLR ADDRESS 0x4838 W
PCNOC_TPRB2_SPROF_STATALARMCLR RESET_VALUE 0x00000000
	STATALARMCLR BIT[1:0] W  

PCNOC_TPRB2_SPROF_STATALARMEN ADDRESS 0x483C RW
PCNOC_TPRB2_SPROF_STATALARMEN RESET_VALUE 0x00000001
	STATALARMEN BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_0_SRC ADDRESS 0x4938 RW
PCNOC_TPRB2_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x493C RW
PCNOC_TPRB2_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_0_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_0_VAL ADDRESS 0x4940 R
PCNOC_TPRB2_SPROF_COUNTERS_0_VAL RESET_VALUE 0x00000000
	COUNTERS_0_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_1_SRC ADDRESS 0x494C RW
PCNOC_TPRB2_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x4950 RW
PCNOC_TPRB2_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_1_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_1_VAL ADDRESS 0x4954 R
PCNOC_TPRB2_SPROF_COUNTERS_1_VAL RESET_VALUE 0x00000000
	COUNTERS_1_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_2_SRC ADDRESS 0x4960 RW
PCNOC_TPRB2_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x4964 RW
PCNOC_TPRB2_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_2_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_2_VAL ADDRESS 0x4968 R
PCNOC_TPRB2_SPROF_COUNTERS_2_VAL RESET_VALUE 0x00000000
	COUNTERS_2_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_3_SRC ADDRESS 0x4974 RW
PCNOC_TPRB2_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x4978 RW
PCNOC_TPRB2_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_3_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_3_VAL ADDRESS 0x497C R
PCNOC_TPRB2_SPROF_COUNTERS_3_VAL RESET_VALUE 0x00000000
	COUNTERS_3_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_4_SRC ADDRESS 0x4988 RW
PCNOC_TPRB2_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x498C RW
PCNOC_TPRB2_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_4_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_4_VAL ADDRESS 0x4990 R
PCNOC_TPRB2_SPROF_COUNTERS_4_VAL RESET_VALUE 0x00000000
	COUNTERS_4_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_5_SRC ADDRESS 0x499C RW
PCNOC_TPRB2_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x49A0 RW
PCNOC_TPRB2_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_5_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_5_VAL ADDRESS 0x49A4 R
PCNOC_TPRB2_SPROF_COUNTERS_5_VAL RESET_VALUE 0x00000000
	COUNTERS_5_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_6_SRC ADDRESS 0x49B0 RW
PCNOC_TPRB2_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x49B4 RW
PCNOC_TPRB2_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_6_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_6_VAL ADDRESS 0x49B8 R
PCNOC_TPRB2_SPROF_COUNTERS_6_VAL RESET_VALUE 0x00000000
	COUNTERS_6_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_7_SRC ADDRESS 0x49C4 RW
PCNOC_TPRB2_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x49C8 RW
PCNOC_TPRB2_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_7_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_7_VAL ADDRESS 0x49CC R
PCNOC_TPRB2_SPROF_COUNTERS_7_VAL RESET_VALUE 0x00000000
	COUNTERS_7_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_8_SRC ADDRESS 0x49D8 RW
PCNOC_TPRB2_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x49DC RW
PCNOC_TPRB2_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_8_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_8_VAL ADDRESS 0x49E0 R
PCNOC_TPRB2_SPROF_COUNTERS_8_VAL RESET_VALUE 0x00000000
	COUNTERS_8_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_9_SRC ADDRESS 0x49EC RW
PCNOC_TPRB2_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x49F0 RW
PCNOC_TPRB2_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_9_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_9_VAL ADDRESS 0x49F4 R
PCNOC_TPRB2_SPROF_COUNTERS_9_VAL RESET_VALUE 0x00000000
	COUNTERS_9_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_10_SRC ADDRESS 0x4A00 RW
PCNOC_TPRB2_SPROF_COUNTERS_10_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_10_ALARMMODE ADDRESS 0x4A04 RW
PCNOC_TPRB2_SPROF_COUNTERS_10_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_10_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_10_VAL ADDRESS 0x4A08 R
PCNOC_TPRB2_SPROF_COUNTERS_10_VAL RESET_VALUE 0x00000000
	COUNTERS_10_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_11_SRC ADDRESS 0x4A14 RW
PCNOC_TPRB2_SPROF_COUNTERS_11_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_11_ALARMMODE ADDRESS 0x4A18 RW
PCNOC_TPRB2_SPROF_COUNTERS_11_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_11_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_11_VAL ADDRESS 0x4A1C R
PCNOC_TPRB2_SPROF_COUNTERS_11_VAL RESET_VALUE 0x00000000
	COUNTERS_11_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_12_SRC ADDRESS 0x4A28 RW
PCNOC_TPRB2_SPROF_COUNTERS_12_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_12_ALARMMODE ADDRESS 0x4A2C RW
PCNOC_TPRB2_SPROF_COUNTERS_12_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_12_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_12_VAL ADDRESS 0x4A30 R
PCNOC_TPRB2_SPROF_COUNTERS_12_VAL RESET_VALUE 0x00000000
	COUNTERS_12_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_13_SRC ADDRESS 0x4A3C RW
PCNOC_TPRB2_SPROF_COUNTERS_13_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_13_ALARMMODE ADDRESS 0x4A40 RW
PCNOC_TPRB2_SPROF_COUNTERS_13_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_13_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_13_VAL ADDRESS 0x4A44 R
PCNOC_TPRB2_SPROF_COUNTERS_13_VAL RESET_VALUE 0x00000000
	COUNTERS_13_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_14_SRC ADDRESS 0x4A50 RW
PCNOC_TPRB2_SPROF_COUNTERS_14_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_14_ALARMMODE ADDRESS 0x4A54 RW
PCNOC_TPRB2_SPROF_COUNTERS_14_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_14_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_14_VAL ADDRESS 0x4A58 R
PCNOC_TPRB2_SPROF_COUNTERS_14_VAL RESET_VALUE 0x00000000
	COUNTERS_14_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_15_SRC ADDRESS 0x4A64 RW
PCNOC_TPRB2_SPROF_COUNTERS_15_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_15_ALARMMODE ADDRESS 0x4A68 RW
PCNOC_TPRB2_SPROF_COUNTERS_15_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_15_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_15_VAL ADDRESS 0x4A6C R
PCNOC_TPRB2_SPROF_COUNTERS_15_VAL RESET_VALUE 0x00000000
	COUNTERS_15_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_16_SRC ADDRESS 0x4A78 RW
PCNOC_TPRB2_SPROF_COUNTERS_16_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_16_ALARMMODE ADDRESS 0x4A7C RW
PCNOC_TPRB2_SPROF_COUNTERS_16_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_16_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_16_VAL ADDRESS 0x4A80 R
PCNOC_TPRB2_SPROF_COUNTERS_16_VAL RESET_VALUE 0x00000000
	COUNTERS_16_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_17_SRC ADDRESS 0x4A8C RW
PCNOC_TPRB2_SPROF_COUNTERS_17_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_17_ALARMMODE ADDRESS 0x4A90 RW
PCNOC_TPRB2_SPROF_COUNTERS_17_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_17_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_17_VAL ADDRESS 0x4A94 R
PCNOC_TPRB2_SPROF_COUNTERS_17_VAL RESET_VALUE 0x00000000
	COUNTERS_17_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_18_SRC ADDRESS 0x4AA0 RW
PCNOC_TPRB2_SPROF_COUNTERS_18_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_18_ALARMMODE ADDRESS 0x4AA4 RW
PCNOC_TPRB2_SPROF_COUNTERS_18_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_18_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_18_VAL ADDRESS 0x4AA8 R
PCNOC_TPRB2_SPROF_COUNTERS_18_VAL RESET_VALUE 0x00000000
	COUNTERS_18_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_19_SRC ADDRESS 0x4AB4 RW
PCNOC_TPRB2_SPROF_COUNTERS_19_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_19_ALARMMODE ADDRESS 0x4AB8 RW
PCNOC_TPRB2_SPROF_COUNTERS_19_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_19_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_19_VAL ADDRESS 0x4ABC R
PCNOC_TPRB2_SPROF_COUNTERS_19_VAL RESET_VALUE 0x00000000
	COUNTERS_19_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_20_SRC ADDRESS 0x4AC8 RW
PCNOC_TPRB2_SPROF_COUNTERS_20_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_20_ALARMMODE ADDRESS 0x4ACC RW
PCNOC_TPRB2_SPROF_COUNTERS_20_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_20_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_20_VAL ADDRESS 0x4AD0 R
PCNOC_TPRB2_SPROF_COUNTERS_20_VAL RESET_VALUE 0x00000000
	COUNTERS_20_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_21_SRC ADDRESS 0x4ADC RW
PCNOC_TPRB2_SPROF_COUNTERS_21_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_21_ALARMMODE ADDRESS 0x4AE0 RW
PCNOC_TPRB2_SPROF_COUNTERS_21_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_21_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_21_VAL ADDRESS 0x4AE4 R
PCNOC_TPRB2_SPROF_COUNTERS_21_VAL RESET_VALUE 0x00000000
	COUNTERS_21_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_22_SRC ADDRESS 0x4AF0 RW
PCNOC_TPRB2_SPROF_COUNTERS_22_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_22_ALARMMODE ADDRESS 0x4AF4 RW
PCNOC_TPRB2_SPROF_COUNTERS_22_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_22_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_22_VAL ADDRESS 0x4AF8 R
PCNOC_TPRB2_SPROF_COUNTERS_22_VAL RESET_VALUE 0x00000000
	COUNTERS_22_VAL BIT[15:0] R  

PCNOC_TPRB2_SPROF_COUNTERS_23_SRC ADDRESS 0x4B04 RW
PCNOC_TPRB2_SPROF_COUNTERS_23_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5] RW  
	INTEVENT BIT[4:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_23_ALARMMODE ADDRESS 0x4B08 RW
PCNOC_TPRB2_SPROF_COUNTERS_23_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_23_ALARMMODE BIT[1:0] RW  

PCNOC_TPRB2_SPROF_COUNTERS_23_VAL ADDRESS 0x4B0C R
PCNOC_TPRB2_SPROF_COUNTERS_23_VAL RESET_VALUE 0x00000000
	COUNTERS_23_VAL BIT[15:0] R  

PCNOC_CRYPTO0_QOS_ID_COREID ADDRESS 0x7000 R
PCNOC_CRYPTO0_QOS_ID_COREID RESET_VALUE 0xDDD8BB04
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_CRYPTO0_QOS_ID_REVISIONID ADDRESS 0x7004 R
PCNOC_CRYPTO0_QOS_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_CRYPTO0_QOS_PRIORITY ADDRESS 0x7008 RW
PCNOC_CRYPTO0_QOS_PRIORITY RESET_VALUE 0x00000000
	MARK BIT[31] R  
	P1 BIT[3:2] RW  
	P0 BIT[1:0] RW  

PCNOC_CRYPTO0_QOS_MODE ADDRESS 0x700C RW
PCNOC_CRYPTO0_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0] RW  

PCNOC_CRYPTO0_QOS_EXTCONTROL ADDRESS 0x7018 RW
PCNOC_CRYPTO0_QOS_EXTCONTROL RESET_VALUE 0x00000004
	EXTLIMITEN BIT[3] R  
	INTCLKEN BIT[2] R  
	EXTTHREN BIT[1] R  
	SOCKETQOSEN BIT[0] RW  

PCNOC_QHM1_QOS_ID_COREID ADDRESS 0xC000 R
PCNOC_QHM1_QOS_ID_COREID RESET_VALUE 0x25CD9A04
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_QHM1_QOS_ID_REVISIONID ADDRESS 0xC004 R
PCNOC_QHM1_QOS_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_QHM1_QOS_PRIORITY ADDRESS 0xC008 RW
PCNOC_QHM1_QOS_PRIORITY RESET_VALUE 0x00000000
	MARK BIT[31] R  
	P1 BIT[3:2] RW  
	P0 BIT[1:0] RW  

PCNOC_QHM1_QOS_MODE ADDRESS 0xC00C RW
PCNOC_QHM1_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0] RW  

PCNOC_QHM1_QOS_EXTCONTROL ADDRESS 0xC018 RW
PCNOC_QHM1_QOS_EXTCONTROL RESET_VALUE 0x00000004
	EXTLIMITEN BIT[3] R  
	INTCLKEN BIT[2] R  
	EXTTHREN BIT[1] R  
	SOCKETQOSEN BIT[0] RW  

PCNOC_QHM2_QOS_ID_COREID ADDRESS 0xD000 R
PCNOC_QHM2_QOS_ID_COREID RESET_VALUE 0x710A9C04
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_QHM2_QOS_ID_REVISIONID ADDRESS 0xD004 R
PCNOC_QHM2_QOS_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_QHM2_QOS_PRIORITY ADDRESS 0xD008 RW
PCNOC_QHM2_QOS_PRIORITY RESET_VALUE 0x00000000
	MARK BIT[31] R  
	P1 BIT[3:2] RW  
	P0 BIT[1:0] RW  

PCNOC_QHM2_QOS_MODE ADDRESS 0xD00C RW
PCNOC_QHM2_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0] RW  

PCNOC_QHM2_QOS_EXTCONTROL ADDRESS 0xD018 RW
PCNOC_QHM2_QOS_EXTCONTROL RESET_VALUE 0x00000004
	EXTLIMITEN BIT[3] R  
	INTCLKEN BIT[2] R  
	EXTTHREN BIT[1] R  
	SOCKETQOSEN BIT[0] RW  

PCNOC_QXM_NOC_QOS_ID_COREID ADDRESS 0x10000 R
PCNOC_QXM_NOC_QOS_ID_COREID RESET_VALUE 0x65900504
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_QXM_NOC_QOS_ID_REVISIONID ADDRESS 0x10004 R
PCNOC_QXM_NOC_QOS_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_QXM_NOC_QOS_PRIORITY ADDRESS 0x10008 RW
PCNOC_QXM_NOC_QOS_PRIORITY RESET_VALUE 0x00000000
	MARK BIT[31] R  
	P1 BIT[3:2] RW  
	P0 BIT[1:0] RW  

PCNOC_QXM_NOC_QOS_MODE ADDRESS 0x1000C RW
PCNOC_QXM_NOC_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0] RW  

PCNOC_QXM_NOC_QOS_EXTCONTROL ADDRESS 0x10018 RW
PCNOC_QXM_NOC_QOS_EXTCONTROL RESET_VALUE 0x00000004
	EXTLIMITEN BIT[3] R  
	INTCLKEN BIT[2] R  
	EXTTHREN BIT[1] R  
	SOCKETQOSEN BIT[0] RW  

PCNOC_USB_HS1_QOS_ID_COREID ADDRESS 0x13000 R
PCNOC_USB_HS1_QOS_ID_COREID RESET_VALUE 0xE4C27504
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_USB_HS1_QOS_ID_REVISIONID ADDRESS 0x13004 R
PCNOC_USB_HS1_QOS_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_USB_HS1_QOS_PRIORITY ADDRESS 0x13008 RW
PCNOC_USB_HS1_QOS_PRIORITY RESET_VALUE 0x00000000
	MARK BIT[31] R  
	P1 BIT[3:2] RW  
	P0 BIT[1:0] RW  

PCNOC_USB_HS1_QOS_MODE ADDRESS 0x1300C RW
PCNOC_USB_HS1_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0] RW  

PCNOC_USB_HS1_QOS_EXTCONTROL ADDRESS 0x13018 RW
PCNOC_USB_HS1_QOS_EXTCONTROL RESET_VALUE 0x00000004
	EXTLIMITEN BIT[3] R  
	INTCLKEN BIT[2] R  
	EXTTHREN BIT[1] R  
	SOCKETQOSEN BIT[0] RW  

PCNOC_QDSS_BAM_QOS_ID_COREID ADDRESS 0x14000 R
PCNOC_QDSS_BAM_QOS_ID_COREID RESET_VALUE 0x006A0704
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_QDSS_BAM_QOS_ID_REVISIONID ADDRESS 0x14004 R
PCNOC_QDSS_BAM_QOS_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_QDSS_BAM_QOS_PRIORITY ADDRESS 0x14008 RW
PCNOC_QDSS_BAM_QOS_PRIORITY RESET_VALUE 0x00000000
	MARK BIT[31] R  
	P1 BIT[3:2] RW  
	P0 BIT[1:0] RW  

PCNOC_QDSS_BAM_QOS_MODE ADDRESS 0x1400C RW
PCNOC_QDSS_BAM_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0] RW  

PCNOC_QDSS_BAM_QOS_EXTCONTROL ADDRESS 0x14018 RW
PCNOC_QDSS_BAM_QOS_EXTCONTROL RESET_VALUE 0x00000004
	EXTLIMITEN BIT[3] R  
	INTCLKEN BIT[2] R  
	EXTTHREN BIT[1] R  
	SOCKETQOSEN BIT[0] RW  

PCNOC_QDSS_ETR_QOS_ID_COREID ADDRESS 0x15000 R
PCNOC_QDSS_ETR_QOS_ID_COREID RESET_VALUE 0xA5DC3104
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_QDSS_ETR_QOS_ID_REVISIONID ADDRESS 0x15004 R
PCNOC_QDSS_ETR_QOS_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_QDSS_ETR_QOS_PRIORITY ADDRESS 0x15008 RW
PCNOC_QDSS_ETR_QOS_PRIORITY RESET_VALUE 0x00000000
	MARK BIT[31] R  
	P1 BIT[3:2] RW  
	P0 BIT[1:0] RW  

PCNOC_QDSS_ETR_QOS_MODE ADDRESS 0x1500C RW
PCNOC_QDSS_ETR_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0] RW  

PCNOC_QDSS_ETR_QOS_EXTCONTROL ADDRESS 0x15018 RW
PCNOC_QDSS_ETR_QOS_EXTCONTROL RESET_VALUE 0x00000004
	EXTLIMITEN BIT[3] R  
	INTCLKEN BIT[2] R  
	EXTTHREN BIT[1] R  
	SOCKETQOSEN BIT[0] RW  

PCNOC_SBM_ID_COREID ADDRESS 0x16000 R
PCNOC_SBM_ID_COREID RESET_VALUE 0xE4EA100B
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_SBM_ID_REVISIONID ADDRESS 0x16004 R
PCNOC_SBM_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_SBM_FAULTEN ADDRESS 0x16008 RW
PCNOC_SBM_FAULTEN RESET_VALUE 0x00000000
	FAULTEN BIT[0] RW  

PCNOC_SBM_FAULTSTATUS ADDRESS 0x1600C R
PCNOC_SBM_FAULTSTATUS RESET_VALUE 0x00000000
	FAULTSTATUS BIT[0] R  

PCNOC_SBM_FLAGINEN0 ADDRESS 0x16010 RW
PCNOC_SBM_FLAGINEN0 RESET_VALUE 0x00000000
	FLAGINEN0 BIT[31:0] RW  

PCNOC_SBM_FLAGINSTATUS0 ADDRESS 0x16014 R
PCNOC_SBM_FLAGINSTATUS0 RESET_VALUE 0x00000000
	FLAGINSTATUS0 BIT[31:0] R  

PCNOC_SBM_FLAGOUTSET0 ADDRESS 0x16050 W
PCNOC_SBM_FLAGOUTSET0 RESET_VALUE 0x00000000
	FLAGOUTSET0 BIT[31:0] W  

PCNOC_SBM_FLAGOUTCLR0 ADDRESS 0x16054 W
PCNOC_SBM_FLAGOUTCLR0 RESET_VALUE 0x00000000
	FLAGOUTCLR0 BIT[31:0] W  

PCNOC_SBM_FLAGOUTSTATUS0 ADDRESS 0x16058 R
PCNOC_SBM_FLAGOUTSTATUS0 RESET_VALUE 0x00000000
	FLAGOUTSTATUS0 BIT[31:0] R  

PCNOC_SBM_SENSEIN0 ADDRESS 0x160B0 R
PCNOC_SBM_SENSEIN0 RESET_VALUE 0x00000000
	SENSEIN0 BIT[31:0] R  

PCNOC_SBM_SENSEIN1 ADDRESS 0x160B4 R
PCNOC_SBM_SENSEIN1 RESET_VALUE 0x00000000
	SENSEIN1 BIT[31:0] R  

PCNOC_SBM_SENSEIN2 ADDRESS 0x160B8 R
PCNOC_SBM_SENSEIN2 RESET_VALUE 0x00000000
	SENSEIN2 BIT[31:0] R  

PCNOC_DCD_QXCLK_ID_COREID ADDRESS 0x17000 R
PCNOC_DCD_QXCLK_ID_COREID RESET_VALUE 0x58C60418
	CORECHECKSUM BIT[31:8] R  
	CORETYPEID BIT[7:0] R  

PCNOC_DCD_QXCLK_ID_REVISIONID ADDRESS 0x17004 R
PCNOC_DCD_QXCLK_ID_REVISIONID RESET_VALUE 0x004BAE00
	QNOCID BIT[31:8] R  
	USERID BIT[7:0] R  

PCNOC_DCD_QXCLK_CONFIG ADDRESS 0x17008 RW
PCNOC_DCD_QXCLK_CONFIG RESET_VALUE 0x00004045
	DCDEN BIT[31] RW  
	ALLOWEDDIV BIT[14:0] RW  

PCNOC_DCD_QXCLK_HYSTCNT ADDRESS 0x1700C RW
PCNOC_DCD_QXCLK_HYSTCNT RESET_VALUE 0x00100080
	FIRSTCNT BIT[27:12] RW  
	NEXTCNT BIT[11:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.PCNOC_SNOC_MPU_MPU1132_32_M31L10_AHB_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_SNOC_MPU_MPU1132_32_M31L10_AHB_BASE BASE 0x00092000 SIZE=0x00001200 pcnoc_snoc_mpu_mpu1132_32_m31l10_ahbaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.PCNOC_SNOC_MPU_MPU1132_32_M31L10_AHB_BASE.PCNOC_SNOC_MPU_MPU1132_32_M31L10_AHB (level 2)
----------------------------------------------------------------------------------------
pcnoc_snoc_mpu_mpu1132_32_m31l10_ahb MODULE OFFSET=PCNOC_SNOC_MPU_MPU1132_32_M31L10_AHB_BASE+0x00000000 MAX=PCNOC_SNOC_MPU_MPU1132_32_M31L10_AHB_BASE+0x000011FF APRE=PCNOC_SNOC_MPU_ SPRE=PCNOC_SNOC_MPU_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:10] RW  

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:10] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:10] RW  

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:10] RW  

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1] RW  
	MSACLRWE BIT[0] RW  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x1F0A2C1F
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	MSB BIT[29:24] R  
	LSB BIT[21:16] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0C0A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_PRTn_RACRm(n,m):(0,0)-(31,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTn_WACRm(n,m):(0,0)-(31,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTn_START0(n):(0)-(31) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFFC00
	ADDR BIT[31:10] RW  

XPU_PRTn_END0(n):(0)-(31) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFFC00
	ADDR BIT[31:10] RW  

XPU_PRTn_SCR(n):(0)-(31) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_PRTn_MCR(n):(0)-(31) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

XPU_PRTn_CNTL0(n):(0)-(31) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31] RW  

XPU_PRTn_CNTL1(n):(0)-(31) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W NO_CSR_TEST
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1] W  
	CSRC BIT[0] W  

----------------------------------------------------------------------------------------
-- BASE TWIZY.RBCPR_WRAPPER_BASE (level 1)
----------------------------------------------------------------------------------------
RBCPR_WRAPPER_BASE BASE 0x00048000 SIZE=0x00001000 rbcpr_wrapperaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TWIZY.RBCPR_WRAPPER_BASE.RBCPR_WRAPPER (level 2)
----------------------------------------------------------------------------------------
rbcpr_wrapper MODULE OFFSET=RBCPR_WRAPPER_BASE+0x00000000 MAX=RBCPR_WRAPPER_BASE+0x00000FFF APRE= SPRE=

RBCPR_VERSION ADDRESS 0x0000 R
RBCPR_VERSION RESET_VALUE 0x10030000
	RBCPR_VERSION BIT[31:0] R  

RBCPR_SENSOR_MASK0 ADDRESS 0x0020 RW
RBCPR_SENSOR_MASK0 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0] RW  

RBCPR_SENSOR_MASK1 ADDRESS 0x0024 RW
RBCPR_SENSOR_MASK1 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0] RW  

RBCPR_SENSOR_MASK2 ADDRESS 0x0028 RW
RBCPR_SENSOR_MASK2 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0] RW  

RBCPR_SENSOR_MASK3 ADDRESS 0x002C RW
RBCPR_SENSOR_MASK3 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0] RW  

RBCPR_SENSOR_BYPASS0 ADDRESS 0x0030 RW
RBCPR_SENSOR_BYPASS0 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0] RW  

RBCPR_SENSOR_BYPASS1 ADDRESS 0x0034 RW
RBCPR_SENSOR_BYPASS1 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0] RW  

RBCPR_SENSOR_BYPASS2 ADDRESS 0x0038 RW
RBCPR_SENSOR_BYPASS2 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0] RW  

RBCPR_SENSOR_BYPASS3 ADDRESS 0x003C RW
RBCPR_SENSOR_BYPASS3 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0] RW  

RBIF_PMIC_ADDR ADDRESS 0x0040 RW
RBIF_PMIC_ADDR RESET_VALUE 0x00000000
	RBIF_PMIC_MX_DATA_MSB BIT[23:22] RW  
	RBIF_PMIC_MX_ADDR BIT[13:12] RW  
	RBIF_PMIC_CX_DATA_MSB BIT[11:10] RW  
	RBIF_PMIC_CX_ADDR BIT[1:0] RW  

RBCPR_TIMER_INTERVAL ADDRESS 0x0044 RW
RBCPR_TIMER_INTERVAL RESET_VALUE 0x0000FFFF
	INTERVAL BIT[31:0] RW  

RBIF_LIMIT ADDRESS 0x0048 RW
RBIF_LIMIT RESET_VALUE 0x00000000
	CEILING BIT[11:6] RW  
	FLOOR BIT[5:0] RW  

RBIF_TIMER_ADJUST ADDRESS 0x004C RW
RBIF_TIMER_ADJUST RESET_VALUE 0x00000000
	BHS_ON_RESTART_ENABLE BIT[18] RW  
	GDHS_RESTART_ENABLE BIT[17] RW  
	AUTO_LOOP_DISABLE BIT[16] RW  
	CLAMP_TIMER_INTERVAL BIT[15:8] RW  
	CONSECUTIVE_DN BIT[7:4] RW  
	CONSECUTIVE_UP BIT[3:0] RW  

RBCPR_GCNT_TARGET0 ADDRESS 0x0060 RW
RBCPR_GCNT_TARGET0 RESET_VALUE 0x000203E8
	GCNT0 BIT[21:12] RW  
	TARGET0 BIT[11:0] RW  

RBCPR_GCNT_TARGET1 ADDRESS 0x0064 RW
RBCPR_GCNT_TARGET1 RESET_VALUE 0x00000000
	GCNT1 BIT[21:12] RW  
	TARGET1 BIT[11:0] RW  

RBCPR_GCNT_TARGET2 ADDRESS 0x0068 RW
RBCPR_GCNT_TARGET2 RESET_VALUE 0x00000000
	GCNT2 BIT[21:12] RW  
	TARGET2 BIT[11:0] RW  

RBCPR_GCNT_TARGET3 ADDRESS 0x006C RW
RBCPR_GCNT_TARGET3 RESET_VALUE 0x00000000
	GCNT3 BIT[21:12] RW  
	TARGET3 BIT[11:0] RW  

RBCPR_GCNT_TARGET4 ADDRESS 0x0070 RW
RBCPR_GCNT_TARGET4 RESET_VALUE 0x00000000
	GCNT4 BIT[21:12] RW  
	TARGET4 BIT[11:0] RW  

RBCPR_GCNT_TARGET5 ADDRESS 0x0074 RW
RBCPR_GCNT_TARGET5 RESET_VALUE 0x00000000
	GCNT5 BIT[21:12] RW  
	TARGET5 BIT[11:0] RW  

RBCPR_GCNT_TARGET6 ADDRESS 0x0078 RW
RBCPR_GCNT_TARGET6 RESET_VALUE 0x00000000
	GCNT6 BIT[21:12] RW  
	TARGET6 BIT[11:0] RW  

RBCPR_GCNT_TARGET7 ADDRESS 0x007C RW
RBCPR_GCNT_TARGET7 RESET_VALUE 0x00000000
	GCNT7 BIT[21:12] RW  
	TARGET7 BIT[11:0] RW  

RBCPR_STEP_QUOT ADDRESS 0x0080 RW
RBCPR_STEP_QUOT RESET_VALUE 0x00000032
	IDLE_CLOCKS BIT[12:8] RW  
	STEP_QUOT BIT[7:0] RW  

RBCPR_CTL ADDRESS 0x0090 RW
RBCPR_CTL RESET_VALUE 0x00000000
	DN_THRESHOLD BIT[31:28] RW  
	UP_THRESHOLD BIT[27:24] RW  
	SW_AUTO_CONT_NACK_UP_EN BIT[23] RW  
	MIN_MX_CX_DELTA BIT[22:18] RW  
	CPR_DISABLE_VALID BIT[17] RW  
	MAX_MX_CX_DELTA BIT[16:12] RW  
	HW_TO_PMIC_MX_EN BIT[11] RW  
	COUNT_MODE BIT[10] RW  
	DEBUG_BUS_SEL BIT[9:7] RW  
	SW_AUTO_CONT_NACK_DN_EN BIT[6] RW  
	SW_AUTO_CONT_ACK_EN BIT[5] RW  
	HW_TO_PMIC_EN BIT[4] RW  
		SW_MODE VALUE 0x0
		HW_MODE VALUE 0x1
	TIMER_EN BIT[3] RW  
	INCR_MODE BIT[2] RW  
		PROPORTIONAL_TO_QUOT VALUE 0x0
		INCREMENTAL VALUE 0x1
	FORCE_TIMER BIT[1] RW  
	LOOP_EN BIT[0] RW   NO_CSR_TEST

RBIF_SW_VLEVEL ADDRESS 0x0094 RW
RBIF_SW_VLEVEL RESET_VALUE 0x00000820
	SW_MX_VLEVEL BIT[11:6] RW  
	SW_VLEVEL BIT[5:0] RW  

RBIF_CONT_ACK_CMD ADDRESS 0x0098 C
RBIF_CONT_ACK_CMD RESET_VALUE 0x00000000
	RBIF_CONT_ACK_CMD BIT[31:0] W  

RBIF_CONT_NACK_CMD ADDRESS 0x009C C
RBIF_CONT_NACK_CMD RESET_VALUE 0x00000000
	RBIF_CONT_NACK_CMD BIT[31:0] W  

RBCPR_RESULT_0 ADDRESS 0x00A0 R
RBCPR_RESULT_0 RESET_VALUE 0x00080000
	BUSY BIT[19] R  
	ERROR_LT_0 BIT[18] R  
	ERROR BIT[17:6] R  
	ERROR_STEPS BIT[5:2] R  
	STEP_UP BIT[1] R  
	STEP_DN BIT[0] R  

RBCPR_RESULT_1 ADDRESS 0x00A4 R
RBCPR_RESULT_1 RESET_VALUE 0x00000000
	SENSOR_SLOW BIT[19:13] R  
	SEL_SLOW BIT[12:10] R  
	SENSOR_FAST BIT[9:3] R  
	SEL_FAST BIT[2:0] R  

RBIF_IRQ_EN_0 ADDRESS 0x0100 RW
RBIF_IRQ_EN_0 RESET_VALUE 0x00000000
	STARVATION_ERROR_EN BIT[7] RW  
	CLAMP_CHANGE_WHILE_BUSY_EN BIT[6] RW  
	MAX_FLAG_EN BIT[5] RW  
	UP_FLAG_EN BIT[4] RW  
	MID_FLAG_EN BIT[3] RW  
	DOWN_FLAG_EN BIT[2] RW  
	MIN_FLAG_EN BIT[1] RW  
	RBCPR_DONE_EN BIT[0] RW  

RBIF_IRQ_EN_1 ADDRESS 0x0104 RW
RBIF_IRQ_EN_1 RESET_VALUE 0x00000000
	CLAMP_CHANGE_WHILE_BUSY_EN BIT[6] RW  
	MAX_FLAG_EN BIT[5] RW  
	UP_FLAG_EN BIT[4] RW  
	MID_FLAG_EN BIT[3] RW  
	DOWN_FLAG_EN BIT[2] RW  
	MIN_FLAG_EN BIT[1] RW  
	RBCPR_DONE_EN BIT[0] RW  

RBIF_IRQ_EN_2 ADDRESS 0x0108 RW
RBIF_IRQ_EN_2 RESET_VALUE 0x00000000
	CLAMP_CHANGE_WHILE_BUSY_EN BIT[6] RW  
	MAX_FLAG_EN BIT[5] RW  
	UP_FLAG_EN BIT[4] RW  
	MID_FLAG_EN BIT[3] RW  
	DOWN_FLAG_EN BIT[2] RW  
	MIN_FLAG_EN BIT[1] RW  
	RBCPR_DONE_EN BIT[0] RW  

RBIF_IRQ_CLEAR ADDRESS 0x0110 RC
RBIF_IRQ_CLEAR RESET_VALUE 0x00000000
	STARVATION_ERROR_CLEAR BIT[7] RW  
	CLAMP_CHANGE_WHILE_BUSY_CLEAR BIT[6] W  
	MAX_FLAG_CLEAR BIT[5] W  
	UP_FLAG_CLEAR BIT[4] W  
	MID_FLAG_CLEAR BIT[3] W  
	DOWN_FLAG_CLEAR BIT[2] W  
	MIN_FLAG_CLEAR BIT[1] W  
	RBCPR_DONE_CLEAR BIT[0] W  

RBIF_IRQ_STATUS ADDRESS 0x0114 RW
RBIF_IRQ_STATUS RESET_VALUE 0x00000000
	STARVATION_ERROR BIT[7] RW  
	CLAMP_CHANGE_WHILE_BUSY BIT[6] R  
	MAX_FLAG BIT[5] R  
	UP_FLAG BIT[4] R  
	MID_FLAG BIT[3] R  
	DOWN_FLAG BIT[2] R  
	MIN_FLAG BIT[1] R  
	RBCPR_DONE BIT[0] R  

RBCPR_QUOT_AVG ADDRESS 0x0118 R
RBCPR_QUOT_AVG RESET_VALUE 0x00000000
	QUOT_SUM BIT[29:8] R  
	SENSOR_SUM BIT[7:0] R  

RBCPR_DEBUG0 ADDRESS 0x011C R
RBCPR_DEBUG0 RESET_VALUE 0x00000000
	SCLK_CNT1 BIT[31:21] R  
	SCLK_CNT0 BIT[20:10] R  
	SCLK_CNT_FAIL BIT[9:8] R  
	DBG_END_OF_CHAIN_DREG BIT[7:6] R  
	DBG_SHIFT_RING BIT[5:0] R  

RBCPR_DEBUG1 ADDRESS 0x0120 R
RBCPR_DEBUG1 RESET_VALUE 0xA0FFF000
	DBG_END_OF_CHAIN_ENA BIT[31] R  
	DBG_VALID BIT[30] R  
	DBG_END_OF_CHAIN_MODE BIT[29] R  
	DBG_END_OF_CHAIN_DATA BIT[28:27] R  
	DBG_FSM_STATE BIT[26:24] R  
	QUOT_SLOW BIT[23:12] R  
	QUOT_FAST BIT[11:0] R  

RBCPR_DEBUG2 ADDRESS 0x0124 R
RBCPR_DEBUG2 RESET_VALUE 0x00000032
	DBG_SEL_DONE BIT[31] R  
	DBG_SENSOR_DONE BIT[30] R  
	DBG_SENSOR BIT[29:23] R  
	DBG_SEL BIT[22:20] R  
	DBG_QUOT BIT[19:8] R  
	DBG_STEP_QUOT BIT[7:0] R  

RBCPR_BIST_MINMAX ADDRESS 0x0128 RW
RBCPR_BIST_MINMAX RESET_VALUE 0x00000000
	BIST_QUOT_ABSMIN BIT[23:12] RW  
	BIST_QUOT_ABSMAX BIT[11:0] RW  

RBCPR_BIST_RESULT ADDRESS 0x012C R
RBCPR_BIST_RESULT RESET_VALUE 0x00000000
	SENSOR_ELAB_DONE BIT[16] R  
	BIST_FAIL BIT[15] R  
	BIST_FAIL_LASTSEL BIT[14:12] R  
	BIST_FAIL_LASTQUOT BIT[11:0] R  

RBCPR_BIST_FAIL_MAP0 ADDRESS 0x0130 R
RBCPR_BIST_FAIL_MAP0 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0] R  

RBCPR_BIST_FAIL_MAP1 ADDRESS 0x0134 R
RBCPR_BIST_FAIL_MAP1 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0] R  

RBCPR_BIST_FAIL_MAP2 ADDRESS 0x0138 R
RBCPR_BIST_FAIL_MAP2 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0] R  

RBCPR_BIST_FAIL_MAP3 ADDRESS 0x013C R
RBCPR_BIST_FAIL_MAP3 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0] R  

RBCPR_LOG_0 ADDRESS 0x0140 R
RBCPR_LOG_0 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18] R  
	MX_VLEVEL BIT[17:12] R  
	MAX_FLAG BIT[10] R  
	UP_FLAG BIT[9] R  
	MID_FLAG BIT[8] R  
	DOWN_FLAG BIT[7] R  
	MIN_FLAG BIT[6] R  
	VLEVEL BIT[5:0] R  

RBCPR_LOG_1 ADDRESS 0x0144 R
RBCPR_LOG_1 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18] R  
	MX_VLEVEL BIT[17:12] R  
	MAX_FLAG BIT[10] R  
	UP_FLAG BIT[9] R  
	MID_FLAG BIT[8] R  
	DOWN_FLAG BIT[7] R  
	MIN_FLAG BIT[6] R  
	VLEVEL BIT[5:0] R  

RBCPR_LOG_2 ADDRESS 0x0148 R
RBCPR_LOG_2 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18] R  
	MX_VLEVEL BIT[17:12] R  
	MAX_FLAG BIT[10] R  
	UP_FLAG BIT[9] R  
	MID_FLAG BIT[8] R  
	DOWN_FLAG BIT[7] R  
	MIN_FLAG BIT[6] R  
	VLEVEL BIT[5:0] R  

RBCPR_LOG_3 ADDRESS 0x014C R
RBCPR_LOG_3 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18] R  
	MX_VLEVEL BIT[17:12] R  
	MAX_FLAG BIT[10] R  
	UP_FLAG BIT[9] R  
	MID_FLAG BIT[8] R  
	DOWN_FLAG BIT[7] R  
	MIN_FLAG BIT[6] R  
	VLEVEL BIT[5:0] R  

RBCPR_LOG_4 ADDRESS 0x0150 R
RBCPR_LOG_4 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18] R  
	MX_VLEVEL BIT[17:12] R  
	MAX_FLAG BIT[10] R  
	UP_FLAG BIT[9] R  
	MID_FLAG BIT[8] R  
	DOWN_FLAG BIT[7] R  
	MIN_FLAG BIT[6] R  
	VLEVEL BIT[5:0] R  

RBCPR_LOG_5 ADDRESS 0x0154 R
RBCPR_LOG_5 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18] R  
	MX_VLEVEL BIT[17:12] R  
	MAX_FLAG BIT[10] R  
	UP_FLAG BIT[9] R  
	MID_FLAG BIT[8] R  
	DOWN_FLAG BIT[7] R  
	MIN_FLAG BIT[6] R  
	VLEVEL BIT[5:0] R  

RBCPR_LOG_6 ADDRESS 0x0158 R
RBCPR_LOG_6 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18] R  
	MX_VLEVEL BIT[17:12] R  
	MAX_FLAG BIT[10] R  
	UP_FLAG BIT[9] R  
	MID_FLAG BIT[8] R  
	DOWN_FLAG BIT[7] R  
	MIN_FLAG BIT[6] R  
	VLEVEL BIT[5:0] R  

RBCPR_LOG_7 ADDRESS 0x015C R
RBCPR_LOG_7 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18] R  
	MX_VLEVEL BIT[17:12] R  
	MAX_FLAG BIT[10] R  
	UP_FLAG BIT[9] R  
	MID_FLAG BIT[8] R  
	DOWN_FLAG BIT[7] R  
	MIN_FLAG BIT[6] R  
	VLEVEL BIT[5:0] R  

RBCPR_HTOL_AGE ADDRESS 0x0160 RW
RBCPR_HTOL_AGE RESET_VALUE 0x00000000
	CPR_AGE_DATA_STATUS BIT[2] R  
	AGE_PAGE BIT[1] RW  
	HTOL_MODE BIT[0] RW  

RBCPR_HW_STARVATION_THRESHOLD ADDRESS 0x0164 RW
RBCPR_HW_STARVATION_THRESHOLD RESET_VALUE 0x0000FFFF
	THRESHOLD BIT[31:0] RW  

RBCPR_SENSOR_MASK_BYPASS_READ0 ADDRESS 0x0168 R
RBCPR_SENSOR_MASK_BYPASS_READ0 RESET_VALUE 0x00000000
	MASK_BYPASS_READ BIT[31:0] R  

RBCPR_SENSOR_MASK_BYPASS_READ1 ADDRESS 0x016C R
RBCPR_SENSOR_MASK_BYPASS_READ1 RESET_VALUE 0x00000000
	MASK_BYPASS_READ BIT[31:0] R  

RBCPR_SENSOR_MASK_BYPASS_READ2 ADDRESS 0x0170 R
RBCPR_SENSOR_MASK_BYPASS_READ2 RESET_VALUE 0x00000000
	MASK_BYPASS_READ BIT[31:0] R  

RBCPR_SENSOR_MASK_BYPASS_READ3 ADDRESS 0x0174 R
RBCPR_SENSOR_MASK_BYPASS_READ3 RESET_VALUE 0x00000000
	MASK_BYPASS_READ BIT[31:0] R  

----------------------------------------------------------------------------------------
-- BASE TWIZY.RPM_MSG_RAM_BASE (level 1)
----------------------------------------------------------------------------------------
RPM_MSG_RAM_BASE BASE 0x00060000 SIZE=0x00003000 rpm_msg_ramaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.RPM_MSG_RAM_BASE.RPM_MSG_RAM (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TWIZY.RPM_MSG_RAM_BASE.RPM_MSG_RAM' does not contain any register.
----------------------------------------------------------------------------------------
rpm_msg_ram MODULE OFFSET=RPM_MSG_RAM_BASE+0x00000000 MAX=RPM_MSG_RAM_BASE+0x00002FFF APRE= SPRE=

----------------------------------------------------------------------------------------
-- BASE TWIZY.USB2_PHY_CM_DWC_USB2_SW_BASE (level 1)
----------------------------------------------------------------------------------------
USB2_PHY_CM_DWC_USB2_SW_BASE BASE 0x0006C000 SIZE=0x00000200 usb2_phy_cm_dwc_usb2_swaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.USB2_PHY_CM_DWC_USB2_SW_BASE.USB2_PHY_CM_DWC_USB2_SW (level 2)
----------------------------------------------------------------------------------------
usb2_phy_cm_dwc_usb2_sw MODULE OFFSET=USB2_PHY_CM_DWC_USB2_SW_BASE+0x00000000 MAX=USB2_PHY_CM_DWC_USB2_SW_BASE+0x000001FF APRE=USB2_PHY_ APOST= SPRE=USB2_PHY_ SPOST=

USB_PHY_REVISION_ID0 ADDRESS 0x0000 R
USB_PHY_REVISION_ID0 RESET_VALUE 0x00000000
	STEP_7_0 BIT[7:0] R  

USB_PHY_REVISION_ID1 ADDRESS 0x0004 R
USB_PHY_REVISION_ID1 RESET_VALUE 0x00000000
	STEP_15_8 BIT[7:0] R  

USB_PHY_REVISION_ID2 ADDRESS 0x0008 R
USB_PHY_REVISION_ID2 RESET_VALUE 0x00000002
	MINOR_7_0 BIT[7:0] R  

USB_PHY_REVISION_ID3 ADDRESS 0x000C R
USB_PHY_REVISION_ID3 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR_11_8 BIT[3:0] R  

USB_PHY_DEBUG_BUS_STAT0 ADDRESS 0x0010 R NO_CSR_TEST
USB_PHY_DEBUG_BUS_STAT0 RESET_VALUE 0x00000000
	DEBUG_BUS_7_0 BIT[7:0] R  

USB_PHY_DEBUG_BUS_STAT1 ADDRESS 0x0014 R NO_CSR_TEST
USB_PHY_DEBUG_BUS_STAT1 RESET_VALUE 0x00000000
	DEBUG_BUS_15_8 BIT[7:0] R  

USB_PHY_DEBUG_BUS_STAT2 ADDRESS 0x0018 R NO_CSR_TEST
USB_PHY_DEBUG_BUS_STAT2 RESET_VALUE 0x00000000
	DEBUG_BUS_23_16 BIT[7:0] R  

USB_PHY_DEBUG_BUS_STAT3 ADDRESS 0x001C R NO_CSR_TEST
USB_PHY_DEBUG_BUS_STAT3 RESET_VALUE 0x00000000
	DEBUG_BUS_31_24 BIT[7:0] R  

USB_PHY_HS_RX_TESTER_OUT_1 ADDRESS 0x0020 R NO_CSR_TEST
USB_PHY_HS_RX_TESTER_OUT_1 RESET_VALUE 0x00000003
	RSVD_7_6 BIT[7:6] R  
	PHY_RX_TESTER_STATUS BIT[5:2] R  
	RX_ALL_BAD BIT[1] R  
	RX_ALL_GOOD BIT[0] R  

USB_PHY_CHARGING_DET_OUTPUT ADDRESS 0x0024 R NO_CSR_TEST
USB_PHY_CHARGING_DET_OUTPUT RESET_VALUE 0x00000000
	RSVD_7_6 BIT[7:6] R  
	VDATDETENB0 BIT[5] R  
	VDATSRCENB0 BIT[4] R  
	RSVD_3 BIT[3] R  
	CHRGSEL0 BIT[2] R  
	DCDENB0 BIT[1] R  
	RSVD_0 BIT[0] R  

USB_PHY_HS_PHY_IRQ_STAT ADDRESS 0x0028 R
USB_PHY_HS_PHY_IRQ_STAT RESET_VALUE 0x00000000
	RSVD_7_5 BIT[7:5] R  
	CHGDETINTLCH BIT[4] R  
	DPINTLCH BIT[3] R  
	DCDINTLCH BIT[2] R  
	DMINTLCH BIT[1] R  

USB_PHY_HS_PHY_TEST_OUT_1 ADDRESS 0x002C R NO_CSR_TEST
USB_PHY_HS_PHY_TEST_OUT_1 RESET_VALUE 0x00000000
	RSVD_7_4 BIT[7:4] R  
	TESTDATAOUT BIT[3:0] R  

USB_PHY_UTMI_VEC4_STATUS ADDRESS 0x0030 R
USB_PHY_UTMI_VEC4_STATUS RESET_VALUE 0x00000000
	RSVD_7_0 BIT[7:0] R  

USB_PHY_ULPI_VEC0_STATUS ADDRESS 0x0034 R
USB_PHY_ULPI_VEC0_STATUS RESET_VALUE 0x00000000
	RSVD_7_4 BIT[7:4] R  
	USB2_BC_IRQ_CI BIT[3] R  
	RSVD_2_0 BIT[2:0] R  

USB_PHY_ULPI_VEC1_STATUS ADDRESS 0x0038 R
USB_PHY_ULPI_VEC1_STATUS RESET_VALUE 0x00000000
	RSVD_7_0 BIT[7:0] R  

USB_PHY_INTERRUPT_STATUS0 ADDRESS 0x003C R NO_CSR_TEST
USB_PHY_INTERRUPT_STATUS0 RESET_VALUE 0x00000000
	BC_IRQ_CI_IRQ_STAT BIT[7] R  
	DCDOUT_SET_DFT_IRQ_STAT BIT[6] R  
	DCDOUT_REG_IRQ_STAT BIT[5] R  
	FSVPLUS_TOG_IRQ_STAT_1_0 BIT[4] R  
	FSVPLUS_TOG_IRQ_STAT_0_1 BIT[3] R  
	FSVMINUS_TOG_IRQ_STAT_1_0 BIT[2] R  
	FSVMINUS_TOG_IRQ_STAT_0_1 BIT[1] R  
	CHGDET_IRQ_STAT BIT[0] R  

USB_PHY_INTERRUPT_STATUS1 ADDRESS 0x0040 R NO_CSR_TEST
USB_PHY_INTERRUPT_STATUS1 RESET_VALUE 0x00000000
	RSVD_7_4 BIT[7:4] R  
	OTGSESSVLD_FALL_IRQ_STAT BIT[3] R  
	OTGSESSVLD_RISE_IRQ_STAT BIT[2] R  
	IDDIG_FALL_IRQ_STAT BIT[1] R  
	IDDIG_RISE_IRQ_STAT BIT[0] R  

USB_PHY_RX_CHK_ERR_CNT1_STATUS ADDRESS 0x0044 R
USB_PHY_RX_CHK_ERR_CNT1_STATUS RESET_VALUE 0x00000000
	RSVD_7_0 BIT[7:0] R  

USB_PHY_RX_CHK_STATUS ADDRESS 0x0048 R
USB_PHY_RX_CHK_STATUS RESET_VALUE 0x00000000
	RSVD_7_0 BIT[7:0] R  

USB_PHY_REFCLK_RXTAP_TEST_STATUS ADDRESS 0x004C R NO_CSR_TEST
USB_PHY_REFCLK_RXTAP_TEST_STATUS RESET_VALUE 0x00000000
	RSVD_7_1 BIT[7:1] R  
	REFCLK_RXTAP_VOUTP_MON BIT[0] R  

USB_PHY_UTMI_RX_DATAL_STATUS ADDRESS 0x0050 R NO_CSR_TEST
USB_PHY_UTMI_RX_DATAL_STATUS RESET_VALUE 0x00000000
	RX_DATA BIT[7:0] R  

USB_PHY_UTMI_RX_DATAH_STATUS ADDRESS 0x0054 R NO_CSR_TEST
USB_PHY_UTMI_RX_DATAH_STATUS RESET_VALUE 0x00000000
	RX_DATA BIT[7:0] R  

USB_PHY_UTMI_RX_PORT_STATUS ADDRESS 0x0058 R NO_CSR_TEST
USB_PHY_UTMI_RX_PORT_STATUS RESET_VALUE 0x00000000
	RSVD_7 BIT[7] R  
	LINESTATE BIT[6:5] R  
	TX_READY BIT[4] R  
	RX_ERROR BIT[3] R  
	RX_ACTIVE BIT[2] R  
	RX_VALIDH BIT[1] R  
	RX_VALIDL BIT[0] R  

USB_PHY_INTERRUPT_SRC_STATUS ADDRESS 0x005C R NO_CSR_TEST
USB_PHY_INTERRUPT_SRC_STATUS RESET_VALUE 0x00000000
	IDDIG_1_0 BIT[7] R  
	OTGSESSVLD_1_0 BIT[6] R  
	OTGSESSVLD_0_1 BIT[5] R  
	FSVPLUS_TOG_1_0 BIT[4] R  
	FSVPLUS_TOG_0_1 BIT[3] R  
	FSVMINUS_TOG_1_0 BIT[2] R  
	FSVMINUS_TOG_0_1 BIT[1] R  
	IDDIG_0_1 BIT[0] R  

USB_PHY_UTMI_CTRL0 ADDRESS 0x0060 RW
USB_PHY_UTMI_CTRL0 RESET_VALUE 0x00000002
	USB_HS_RX_TEST_EN BIT[7] RW  
	TERMSEL BIT[6] RW  
	OPMODE BIT[5:4] RW  
	RX_TESTER_RESET BIT[3] RW  
	PORTRESET BIT[2] RW  
	SLEEPM BIT[1] RW  
	RSVD_0 BIT[0] RW  

USB_PHY_UTMI_CTRL1 ADDRESS 0x0064 RW
USB_PHY_UTMI_CTRL1 RESET_VALUE 0x00000000
	RSVD_7_4 BIT[7:4] RW  
	DMPULLDOWN BIT[3] RW  
	DPPULLDOWN BIT[2] RW  
	XCVRSEL BIT[1:0] RW  

USB_PHY_UTMI_CTRL2 ADDRESS 0x0068 RW
USB_PHY_UTMI_CTRL2 RESET_VALUE 0x00000000
	DATAIN_7_0 BIT[7:0] RW  

USB_PHY_UTMI_CTRL3 ADDRESS 0x006C RW
USB_PHY_UTMI_CTRL3 RESET_VALUE 0x00000000
	DATAIN_15_8 BIT[7:0] RW  

USB_PHY_UTMI_CTRL4 ADDRESS 0x0070 RW
USB_PHY_UTMI_CTRL4 RESET_VALUE 0x00000000
	RSVD_7_3 BIT[7:3] RW  
	IDPULLUP BIT[2] RW  
	TXVALIDH BIT[1] RW  
	TXVALID BIT[0] RW  

USB_PHY_UTMI_CTRL5 ADDRESS 0x0074 RW
USB_PHY_UTMI_CTRL5 RESET_VALUE 0x00000010
	HOSTDISCONNECT_ECO BIT[7] RW  
	RSVD_6_5 BIT[6:5] RW  
	PICOPHY_UTMI_CONTROL_OVERWRITE_EN BIT[4] RW  
	RSVD_3_2 BIT[3:2] RW  
	POR BIT[1] RW  
	ATERESET BIT[0] RW  

USB_PHY_HS_PHY_CTRL_COMMON0 ADDRESS 0x0078 RW
USB_PHY_HS_PHY_CTRL_COMMON0 RESET_VALUE 0x00000088
	COMMONONN BIT[7] RW  
	FSEL BIT[6:4] RW  
	RETENABLEN BIT[3] RW  
	SIDDQ BIT[2] RW  
	VATESTENB BIT[1:0] RW  

USB_PHY_HS_PHY_CTRL_COMMON1 ADDRESS 0x007C RW
USB_PHY_HS_PHY_CTRL_COMMON1 RESET_VALUE 0x000000DB
	PLLBTUNE BIT[7] RW  
	USE_CLKCORE BIT[6] RW  
	ACAENB0 BIT[5] RW  
	VBUSVLDEXTSEL0 BIT[4] RW  
	OTGDISABLE0 BIT[3] RW  
	OTGTUNE0 BIT[2:0] RW  

USB_PHY_HS_PHY_CTRL_COMMON2 ADDRESS 0x0080 RW
USB_PHY_HS_PHY_CTRL_COMMON2 RESET_VALUE 0x00000061
	CLK_REF_DIV2 BIT[7] RW  
	PLLPTUNE BIT[6:3] RW  
	PLLITUNE BIT[2:1] RW  
	VREGBYPASS BIT[0] RW  

USB_PHY_HS_PHY_CTRL_COMMON3 ADDRESS 0x0084 RW
USB_PHY_HS_PHY_CTRL_COMMON3 RESET_VALUE 0x00000000
	RSVD_7_0 BIT[7:0] RW  

USB_PHY_HS_PHY_CTRL0 ADDRESS 0x0088 RW
USB_PHY_HS_PHY_CTRL0 RESET_VALUE 0x00000000
	RSVD_7_0 BIT[7:0] RW  

USB_PHY_HS_PHY_CTRL1 ADDRESS 0x008C RW
USB_PHY_HS_PHY_CTRL1 RESET_VALUE 0x00000023
	RSVD_7_6 BIT[7:6] RW  
	VBUSVLDEXT0 BIT[5] RW  
	RSVD_4_3 BIT[4:3] RW  
	ULPIPOR BIT[2] RW  
	ID_HV_CLAMP_EN_N BIT[1] RW  
	ULPI_CLK_EN BIT[0] RW  

USB_PHY_HS_PHY_CTRL2 ADDRESS 0x0090 RW
USB_PHY_HS_PHY_CTRL2 RESET_VALUE 0x00000040
	USB2_SUSPEND_N_SEL BIT[7] RW  
	USB2_SUSPEND_N BIT[6] RW  
	USB2_UTMI_CLK_EN BIT[5] RW  
	AUTORESUME_LEGACY BIT[4] RW  
	AUTORESUME BIT[3] RW  
	RSVD_2_0 BIT[2:0] RW  

USB_PHY_HS_PHY_CTRL3 ADDRESS 0x0094 RW
USB_PHY_HS_PHY_CTRL3 RESET_VALUE 0x00000004
	RSVD_7_3 BIT[7:3] RW  
	CLAMP_MPM_DPSE_DMSE_EN_N BIT[2] RW  
	RSVD_1 BIT[1] RW  
	ANALOGTEST_EN BIT[0] RW  

USB_PHY_PARAMETER_OVERRIDE_X0 ADDRESS 0x0098 RW
USB_PHY_PARAMETER_OVERRIDE_X0 RESET_VALUE 0x00000063
	SQRXTUNE0 BIT[7:5] RW  
	RSVD_4_3 BIT[4:3] RW  
	COMPDISTUNE0 BIT[2:0] RW  

USB_PHY_PARAMETER_OVERRIDE_X1 ADDRESS 0x009C RW
USB_PHY_PARAMETER_OVERRIDE_X1 RESET_VALUE 0x00000003
	TXPREEMPAMPTUNE0 BIT[7:6] RW  
	TXPREEMPPULSETUNE0 BIT[5] RW  
	RSVD_4 BIT[4] RW  
	TXVREFTUNE0 BIT[3:0] RW  

USB_PHY_PARAMETER_OVERRIDE_X2 ADDRESS 0x00A0 RW
USB_PHY_PARAMETER_OVERRIDE_X2 RESET_VALUE 0x0000001D
	RSVD_7_6 BIT[7:6] RW  
	TXRESTUNE0 BIT[5:4] RW  
	TXHSXVTUNE0 BIT[3:2] RW  
	TXRISETUNE0 BIT[1:0] RW  

USB_PHY_PARAMETER_OVERRIDE_X3 ADDRESS 0x00A4 RW
USB_PHY_PARAMETER_OVERRIDE_X3 RESET_VALUE 0x00000003
	RSVD_7_4 BIT[7:4] RW  
	TXFSLSTUNE0 BIT[3:0] RW  

USB_PHY_CHARGING_DET_CTRL ADDRESS 0x00A8 RW
USB_PHY_CHARGING_DET_CTRL RESET_VALUE 0x00000040
	VDATREFTUNE0 BIT[7:6] RW  
	VDATDETENB0 BIT[5] RW  
	VDATSRCENB0 BIT[4] RW  
	RSVD_3 BIT[3] RW  
	CHRGSEL0 BIT[2] RW  
	DCDENB0 BIT[1] RW  
	RSVD_0 BIT[0] RW  

USB_PHY_HS_PHY_TEST0 ADDRESS 0x00AC RW
USB_PHY_HS_PHY_TEST0 RESET_VALUE 0x00000000
	TESTDATAIN BIT[7:0] RW  

USB_PHY_HS_PHY_TEST1 ADDRESS 0x00B0 RW
USB_PHY_HS_PHY_TEST1 RESET_VALUE 0x00000000
	TOGGLE_2WR BIT[7] RW  
	USB_HSPW_CLK_480M_TEST_EN BIT[6] RW  
	TEST_WRITE_EN BIT[5] RW  
	TESTDATAOUTSEL BIT[4] RW  
	TESTADDR BIT[3:0] RW  

USB_PHY_HS_RX_TESTER_1_REG0 ADDRESS 0x00B4 RW
USB_PHY_HS_RX_TESTER_1_REG0 RESET_VALUE 0x00000000
	RX_PKT_VALUE_7_0 BIT[7:0] RW  

USB_PHY_HS_RX_TESTER_1_REG1 ADDRESS 0x00B8 RW
USB_PHY_HS_RX_TESTER_1_REG1 RESET_VALUE 0x00000000
	RX_PKT_VALUE_15_8 BIT[7:0] RW  

USB_PHY_HS_RX_TESTER_1_REG3 ADDRESS 0x00BC RW
USB_PHY_HS_RX_TESTER_1_REG3 RESET_VALUE 0x00000000
	RX_PKT_VALUE_23_16 BIT[7:0] RW  

USB_PHY_TCSR_CTRL ADDRESS 0x00C0 RW
USB_PHY_TCSR_CTRL RESET_VALUE 0x00000000
	SNPS_CTRL_USB2_PHY BIT[0] RW  

USB_PHY_CFG0 ADDRESS 0x00C4 RW
USB_PHY_CFG0 RESET_VALUE 0x00000001
	RSVD_7_3 BIT[7:3] RW  
	UTMI_PHY_CMN_CTRL_OVERRIDE_EN BIT[2] RW  
	UTMI_PHY_DATAPATH_CTRL_OVERRIDE_EN BIT[1] RW  
	CTRL_VEC_IF_OVERRIDE_EN BIT[0] RW  

UTMI_PHY_CMN_CTRL0 ADDRESS 0x00C8 RW
UTMI_PHY_CMN_CTRL0 RESET_VALUE 0x00000000
	TESTBURNIN BIT[6] RW  
	LOOPBACKENB BIT[5] RW  
	BYPASSDPDATA BIT[4] RW  
	BYPASSSEL BIT[3] RW  
	BYPASSDMEN BIT[2] RW  
	BYPASSDPEN BIT[1] RW  
	BYPASSDMDATA BIT[0] RW  

UTMI_PHY_CMN_CTRL1 ADDRESS 0x00CC RW
UTMI_PHY_CMN_CTRL1 RESET_VALUE 0x00000040
	RSVD_7 BIT[7] RW  
	UTMI_TX_ENABLE_N BIT[6] RW  
	UTMI_TX_SE0 BIT[5] RW  
	UTMI_TX_DAT BIT[4] RW  
	RSVD_3 BIT[3] RW  
	TESTCLK_SEL BIT[2:1] RW  
	HSXCVREXTCTL0 BIT[0] RW  

USB_PHY_IRQ_CMD ADDRESS 0x00D0 RW
USB_PHY_IRQ_CMD RESET_VALUE 0x00000000
	RSVD_7_1 BIT[7:1] RW  
	IRQ_GLOBAL_CLEAR BIT[0] RW  

USB_PHY_INTERRUPT_MASK0 ADDRESS 0x00D4 RW
USB_PHY_INTERRUPT_MASK0 RESET_VALUE 0x00000000
	BC_IRQ_CI_MASK BIT[7] RW  
	DCDOUT_SET_DFT_MASK BIT[6] RW  
	DCDOUT_REG_MASK BIT[5] RW  
	FSVPLUS_TOG_MASK_1_0 BIT[4] RW  
	FSVPLUS_TOG_MASK_0_1 BIT[3] RW  
	FSVMINUS_TOG_MASK_1_0 BIT[2] RW  
	FSVMINUS_TOG_MASK_0_1 BIT[1] RW  
	CHGDET_MASK BIT[0] RW  

USB_PHY_INTERRUPT_MASK1 ADDRESS 0x00D8 RW
USB_PHY_INTERRUPT_MASK1 RESET_VALUE 0x00000000
	RSVD_7_4 BIT[7:4] RW  
	OTGSESSVLD_FALL_MASK BIT[3] RW  
	OTGSESSVLD_RISE_MASK BIT[2] RW  
	IDDIG_FALL_MASK BIT[1] RW  
	IDDIG_RISE_MASK BIT[0] RW  

USB_PHY_INTERRUPT_CLEAR0 ADDRESS 0x00DC RW
USB_PHY_INTERRUPT_CLEAR0 RESET_VALUE 0x00000000
	BC_IRQ_CI_CLEAR BIT[7] RW  
	DCDOUT_SET_DFT_CLEAR BIT[6] RW  
	DCDOUT_REG_CLEAR BIT[5] RW  
	FSVPLUS_TOG_CLEAR_1_0 BIT[4] RW  
	FSVPLUS_TOG_CLEAR_0_1 BIT[3] RW  
	FSVMINUS_TOG_CLEAR_1_0 BIT[2] RW  
	FSVMINUS_TOG_CLEAR_0_1 BIT[1] RW  
	CHGDET_CLEAR BIT[0] RW  

USB_PHY_INTERRUPT_CLEAR1 ADDRESS 0x00E0 RW
USB_PHY_INTERRUPT_CLEAR1 RESET_VALUE 0x00000000
	RSVD_7_4 BIT[7:4] RW  
	OTGSESSVLD_FALL_CLEAR BIT[3] RW  
	OTGSESSVLD_RISE_CLEAR BIT[2] RW  
	IDDIG_FALL_CLEAR BIT[1] RW  
	IDDIG_RISE_CLEAR BIT[0] RW  

USB_PHY_RESERVED_9 ADDRESS 0x00E4 RW
USB_PHY_RESERVED_9 RESET_VALUE 0x00000000
	RSVD_7_0 BIT[7:0] RW  

USB_PHY_REFCLK_CTRL ADDRESS 0x00E8 RW
USB_PHY_REFCLK_CTRL RESET_VALUE 0x0000000D
	RSVD_7_4 BIT[7:4] RW  
	REFCLK_SEL BIT[3:1] RW  
	REFCLK_RXTAP_EN BIT[0] RW  

USB_PHY_PWRDOWN_CTRL ADDRESS 0x00EC RW
USB_PHY_PWRDOWN_CTRL RESET_VALUE 0x00000001
	RSVD_7_1 BIT[7:1] RW  
	PWRDN_B BIT[0] RW  

USB_PHY_ULPI_OVERRIDE_7_0 ADDRESS 0x00F0 RW
USB_PHY_ULPI_OVERRIDE_7_0 RESET_VALUE 0x00000000
	TXHSXVTUNE BIT[7] RW  
	OTGTUNE BIT[6] RW  
	SQRXTUNE BIT[5] RW  
	COMPDISTUNE BIT[4] RW  
	VBUSVLDEXTSEL BIT[3] RW  
	VBUSVLDEXT BIT[2] RW  
	OTGDISABLE BIT[1] RW  
	COMMONONN BIT[0] RW  

USB_PHY_ULPI_OVERRIDE_15_8 ADDRESS 0x00F4 RW
USB_PHY_ULPI_OVERRIDE_15_8 RESET_VALUE 0x00000000
	ACAENB_CM BIT[7] RW  
	CHRGSEL BIT[6] RW  
	TXPREEMPPULSETUNE BIT[5] RW  
	TXPREEMPAMPTUNE BIT[4] RW  
	TXRESTUNE BIT[3] RW  
	TXRISETUNE BIT[2] RW  
	TXVREFTUNE BIT[1] RW  
	TXFSLSTUNE BIT[0] RW  

USB_PHY_ULPI_OVERRIDE_23_16 ADDRESS 0x00F8 RW
USB_PHY_ULPI_OVERRIDE_23_16 RESET_VALUE 0x00000000
	UTMI_TX_SE0 BIT[7] RW  
	UTMI_TX_DAT BIT[6] RW  
	QSCRATCH_TESTCLK BIT[5] RW  
	VATESTEN_CM BIT[4] RW  
	TESTADDR BIT[3] RW  
	TESTDATAIN BIT[2] RW  
	TESTDATAOUTSEL BIT[1] RW  
	DCDENB BIT[0] RW  

USB_PHY_ULPI_OVERRIDE_31_24 ADDRESS 0x00FC RW
USB_PHY_ULPI_OVERRIDE_31_24 RESET_VALUE 0x00000000
	RSVD_7_2 BIT[7:2] RW  
	AUTORESUME BIT[1] RW  
	UTMI_TX_ENABLE_N BIT[0] RW  

USB_PHY_RESERVED_E ADDRESS 0x0100 RW
USB_PHY_RESERVED_E RESET_VALUE 0x00000000
	RSVD_7_0 BIT[7:0] RW  

USB_PHY_TEST_DEBUG_CTRL ADDRESS 0x0104 RW
USB_PHY_TEST_DEBUG_CTRL RESET_VALUE 0x00000000
	DEBUG_BUS_SEL BIT[7:5] RW  
	DTESTMUX_SEL BIT[4:0] RW  

USB_PHY_RESET_CTRL ADDRESS 0x0108 RW
USB_PHY_RESET_CTRL RESET_VALUE 0x00000000
	RSVD_7_1 BIT[7:1] RW  
	SW_RESET BIT[0] RW  

USB_PHY_RESERVED_F ADDRESS 0x010C RW
USB_PHY_RESERVED_F RESET_VALUE 0x00000000
	RSVD_7_0 BIT[7:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.BIMC_MPU_MPU1132_32_M31L10_AHB_BASE (level 1)
----------------------------------------------------------------------------------------
BIMC_MPU_MPU1132_32_M31L10_AHB_BASE BASE 0x00031000 SIZE=0x00001200 bimc_mpu_mpu1132_32_m31l10_ahbaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.BIMC_MPU_MPU1132_32_M31L10_AHB_BASE.BIMC_MPU_MPU1132_32_M31L10_AHB (level 2)
----------------------------------------------------------------------------------------
bimc_mpu_mpu1132_32_m31l10_ahb MODULE OFFSET=BIMC_MPU_MPU1132_32_M31L10_AHB_BASE+0x00000000 MAX=BIMC_MPU_MPU1132_32_M31L10_AHB_BASE+0x000011FF APRE=BIMC_MPU_ SPRE=BIMC_MPU_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:10] RW  

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:10] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:10] RW  

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:10] RW  

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1] RW  
	MSACLRWE BIT[0] RW  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x1F0A2C1F
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	MSB BIT[29:24] R  
	LSB BIT[21:16] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0C0A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_PRTn_RACRm(n,m):(0,0)-(31,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTn_WACRm(n,m):(0,0)-(31,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTn_START0(n):(0)-(31) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFFC00
	ADDR BIT[31:10] RW  

XPU_PRTn_END0(n):(0)-(31) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFFC00
	ADDR BIT[31:10] RW  

XPU_PRTn_SCR(n):(0)-(31) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_PRTn_MCR(n):(0)-(31) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

XPU_PRTn_CNTL0(n):(0)-(31) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31] RW  

XPU_PRTn_CNTL1(n):(0)-(31) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W NO_CSR_TEST
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1] W  
	CSRC BIT[0] W  

----------------------------------------------------------------------------------------
-- BASE TWIZY.XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE (level 1)
----------------------------------------------------------------------------------------
XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE BASE 0x0002E000 SIZE=0x00000400 xpu_cfg_pcnoc_cfg_mpu1132_4_m19l12_ahbaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE.XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB (level 2)
----------------------------------------------------------------------------------------
xpu_cfg_pcnoc_cfg_mpu1132_4_m19l12_ahb MODULE OFFSET=XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE+0x00000000 MAX=XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE+0x000003FF APRE=XPU_CFG_PCNOC_CFG_ SPRE=XPU_CFG_PCNOC_CFG_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[19:12] RW  

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[19:12] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[19:12] RW  

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[19:12] RW  

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1] RW  
	MSACLRWE BIT[0] RW  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x130C2C03
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	MSB BIT[29:24] R  
	LSB BIT[21:16] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_PRTn_RACRm(n,m):(0,0)-(3,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTn_WACRm(n,m):(0,0)-(3,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTn_START0(n):(0)-(3) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x000FF000
	ADDR BIT[19:12] RW  

XPU_PRTn_END0(n):(0)-(3) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x000FF000
	ADDR BIT[19:12] RW  

XPU_PRTn_SCR(n):(0)-(3) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_PRTn_MCR(n):(0)-(3) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

XPU_PRTn_CNTL0(n):(0)-(3) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31] RW  

XPU_PRTn_CNTL1(n):(0)-(3) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W NO_CSR_TEST
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1] W  
	CSRC BIT[0] W  

----------------------------------------------------------------------------------------
-- BASE TWIZY.XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE (level 1)
----------------------------------------------------------------------------------------
XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE BASE 0x00033000 SIZE=0x00000300 xpu_cfg_rpm_cfg_mpu1132_2_m21l12_ahbaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE.XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB (level 2)
----------------------------------------------------------------------------------------
xpu_cfg_rpm_cfg_mpu1132_2_m21l12_ahb MODULE OFFSET=XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE+0x00000000 MAX=XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE+0x000002FF APRE=XPU_CFG_RPM_CFG_ SPRE=XPU_CFG_RPM_CFG_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[21:12] RW  

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[21:12] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[21:12] RW  

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[21:12] RW  

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1] RW  
	MSACLRWE BIT[0] RW  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x150C2C01
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	MSB BIT[29:24] R  
	LSB BIT[21:16] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_PRTn_RACRm(n,m):(0,0)-(1,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTn_WACRm(n,m):(0,0)-(1,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTn_START0(n):(0)-(1) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x003FF000
	ADDR BIT[21:12] RW  

XPU_PRTn_END0(n):(0)-(1) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x003FF000
	ADDR BIT[21:12] RW  

XPU_PRTn_SCR(n):(0)-(1) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_PRTn_MCR(n):(0)-(1) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

XPU_PRTn_CNTL0(n):(0)-(1) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31] RW  

XPU_PRTn_CNTL1(n):(0)-(1) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W NO_CSR_TEST
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1] W  
	CSRC BIT[0] W  

----------------------------------------------------------------------------------------
-- BASE TWIZY.MPU_MSS_Q6_CFG_MPU1132A_20_M31L12_AXI_BASE (level 1)
----------------------------------------------------------------------------------------
MPU_MSS_Q6_CFG_MPU1132A_20_M31L12_AXI_BASE BASE 0x0008E000 SIZE=0x00000C00 mpu_mss_q6_cfg_mpu1132a_20_m31l12_axiaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPU_MSS_Q6_CFG_MPU1132A_20_M31L12_AXI_BASE.MPU_MSS_Q6_CFG_MPU1132A_20_M31L12_AXI (level 2)
----------------------------------------------------------------------------------------
mpu_mss_q6_cfg_mpu1132a_20_m31l12_axi MODULE OFFSET=MPU_MSS_Q6_CFG_MPU1132A_20_M31L12_AXI_BASE+0x00000000 MAX=MPU_MSS_Q6_CFG_MPU1132A_20_M31L12_AXI_BASE+0x00000BFF APRE=MPU_MSS_Q6_CFG_ SPRE=MPU_MSS_Q6_CFG_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1] RW  
	MSACLRWE BIT[0] RW  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x1F0CAC13
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	MSB BIT[29:24] R  
	LSB BIT[21:16] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B4A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_PRTn_RACRm(n,m):(0,0)-(19,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTn_WACRm(n,m):(0,0)-(19,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTn_START0(n):(0)-(19) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12] RW  

XPU_PRTn_END0(n):(0)-(19) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12] RW  

XPU_PRTn_SCR(n):(0)-(19) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_PRTn_MCR(n):(0)-(19) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

XPU_PRTn_CNTL0(n):(0)-(19) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31] RW  

XPU_PRTn_CNTL1(n):(0)-(19) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W NO_CSR_TEST
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1] W  
	CSRC BIT[0] W  

----------------------------------------------------------------------------------------
-- BASE TWIZY.MPU_MSS_NAV_CE_CFG_MPU1132A_10_M31L12_AXI_BASE (level 1)
----------------------------------------------------------------------------------------
MPU_MSS_NAV_CE_CFG_MPU1132A_10_M31L12_AXI_BASE BASE 0x0008A000 SIZE=0x00000700 mpu_mss_nav_ce_cfg_mpu1132a_10_m31l12_axiaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPU_MSS_NAV_CE_CFG_MPU1132A_10_M31L12_AXI_BASE.MPU_MSS_NAV_CE_CFG_MPU1132A_10_M31L12_AXI (level 2)
----------------------------------------------------------------------------------------
mpu_mss_nav_ce_cfg_mpu1132a_10_m31l12_axi MODULE OFFSET=MPU_MSS_NAV_CE_CFG_MPU1132A_10_M31L12_AXI_BASE+0x00000000 MAX=MPU_MSS_NAV_CE_CFG_MPU1132A_10_M31L12_AXI_BASE+0x000006FF APRE=MPU_MSS_NAV_CE_CFG_ SPRE=MPU_MSS_NAV_CE_CFG_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1] RW  
	MSACLRWE BIT[0] RW  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x1F0CAC09
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	MSB BIT[29:24] R  
	LSB BIT[21:16] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A4A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_PRTn_RACRm(n,m):(0,0)-(9,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTn_WACRm(n,m):(0,0)-(9,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTn_START0(n):(0)-(9) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12] RW  

XPU_PRTn_END0(n):(0)-(9) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12] RW  

XPU_PRTn_SCR(n):(0)-(9) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_PRTn_MCR(n):(0)-(9) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

XPU_PRTn_CNTL0(n):(0)-(9) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31] RW  

XPU_PRTn_CNTL1(n):(0)-(9) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W NO_CSR_TEST
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1] W  
	CSRC BIT[0] W  

----------------------------------------------------------------------------------------
-- BASE TWIZY.MPU_BOOT_IMEM_CFG_MPU1132A_4_M31L12_AHB_BASE (level 1)
----------------------------------------------------------------------------------------
MPU_BOOT_IMEM_CFG_MPU1132A_4_M31L12_AHB_BASE BASE 0x00088000 SIZE=0x00000400 mpu_boot_imem_cfg_mpu1132a_4_m31l12_ahbaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.MPU_BOOT_IMEM_CFG_MPU1132A_4_M31L12_AHB_BASE.MPU_BOOT_IMEM_CFG_MPU1132A_4_M31L12_AHB (level 2)
----------------------------------------------------------------------------------------
mpu_boot_imem_cfg_mpu1132a_4_m31l12_ahb MODULE OFFSET=MPU_BOOT_IMEM_CFG_MPU1132A_4_M31L12_AHB_BASE+0x00000000 MAX=MPU_BOOT_IMEM_CFG_MPU1132A_4_M31L12_AHB_BASE+0x000003FF APRE=MPU_BOOT_IMEM_CFG_ SPRE=MPU_BOOT_IMEM_CFG_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10] RW  
	SCFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	NSRGCLEE BIT[6] RW  
	NSCFGE BIT[5] RW  
	SDCDEE BIT[4] RW  
	SEIE BIT[3] RW  
	SCLERE BIT[2] RW  
	SCFGERE BIT[1] RW  
	XPUNSE BIT[0] RW   NO_CSR_TEST

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0] RW  

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_SESR ADDRESS 0x0048 RW NO_CSR_TEST
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUMSAE BIT[0] RW   NO_CSR_TEST

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_MESR ADDRESS 0x0148 RW NO_CSR_TEST
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16] RW   NO_CSR_TEST
	CLEIE BIT[10] RW  
	CFGEIE BIT[9] RW  
	DYNAMIC_CLK_EN BIT[8] RW  
	DCDEE BIT[4] RW  
	EIE BIT[3] RW  
	CLERE BIT[2] RW  
	CFGERE BIT[1] RW  
	XPUVMIDE BIT[0] RW   NO_CSR_TEST

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12] RW  

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0] R  

XPU_ESR ADDRESS 0x00C8 RW NO_CSR_TEST
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31] RW  
	CLMULTI BIT[3] RW  
	CFGMULTI BIT[2] RW  
	CLIENT BIT[1] RW  
	CFG BIT[0] RW  

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24] R  
	AVMID BIT[23:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31] R  
	AC BIT[30] R  
	BURSTLEN BIT[29] R  
	ARDALLOCATE BIT[28] R  
	ABURST BIT[27] R  
	AEXCLUSIVE BIT[26] R  
	AWRITE BIT[25] R  
	AFULL BIT[24] R  
	ARDBEADNDXEN BIT[23] R  
	AOOO BIT[22] R  
	APREQPRIORITY BIT[21:19] R  
	ASIZE BIT[18:16] R  
	AMSSSELFAUTH BIT[15] R  
	ALEN BIT[14:8] R  
	AINST BIT[7] R  
	APROTNS BIT[6] R  
	APRIV BIT[5] R  
	AINNERSHARED BIT[4] R  
	ASHARED BIT[3] R  
	AMEMTYPE BIT[2:0] R  

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2] R  
	SECURE_PRT_HIT BIT[1] R  
	NONSECURE_PRT_HIT BIT[0] R  

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1] RW  
	MSACLRWE BIT[0] RW  

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x1F0C2C03
	CLIENTREQ_HALT_ACK_HW_EN BIT[31] R  
	SAVERESTORE_HW_EN BIT[30] R  
	MSB BIT[29:24] R  
	LSB BIT[21:16] R  
	BLED BIT[15] R  
	XPUT BIT[13:12] R  
	PT BIT[11] R  
	MV BIT[10] R  
	NRG BIT[9:0] R  

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B4A1F
	AMT_HW_ENABLE BIT[30] R  
	CLIENT_ADDR_WIDTH BIT[29:24] R  
	CONFIG_ADDR_WIDTH BIT[21:16] R  
	QRIB_EN BIT[15] R  
	ASYNC_MODE BIT[14] R  
	CONFIG_TYPE BIT[13] R  
	CLIENT_PIPELINE_ENABLED BIT[12] R  
	MSA_CHECK_HW_ENABLE BIT[11] R  
	XPU_SYND_REG_ABSENT BIT[10] R  
	TZXPU BIT[9] R  
	NVMID BIT[7:0] R  

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

XPU_PRTn_RACRm(n,m):(0,0)-(3,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0] RW  

XPU_PRTn_WACRm(n,m):(0,0)-(3,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0] RW  

XPU_PRTn_START0(n):(0)-(3) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12] RW  

XPU_PRTn_END0(n):(0)-(3) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12] RW  

XPU_PRTn_SCR(n):(0)-(3) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	MSACLROE BIT[3] RW  
	VMIDCLRWE BIT[2] RW  
	MSACLRWE BIT[1] RW  
	NS BIT[0] RW  

XPU_PRTn_MCR(n):(0)-(3) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW NO_CSR_TEST
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5] RW  
	VMIDCLROE BIT[4] RW  
	SCLROE BIT[3] RW  
	VMIDCLE BIT[2] RW  
	SCLE BIT[1] RW  
	MSAE BIT[0] RW  

XPU_PRTn_CNTL0(n):(0)-(3) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31] RW  

XPU_PRTn_CNTL1(n):(0)-(3) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W NO_CSR_TEST
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1] W  
	CSRC BIT[0] W  

----------------------------------------------------------------------------------------
-- BASE TWIZY.VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE (level 1)
----------------------------------------------------------------------------------------
VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE BASE 0x00094000 SIZE=0x00001000 vmidmt_pcnoc_snoc_1_cfg_vmidmt_smr_128_ssd7_sid7_ma128addr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE.VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128 (level 2)
----------------------------------------------------------------------------------------
vmidmt_pcnoc_snoc_1_cfg_vmidmt_smr_128_ssd7_sid7_ma128 MODULE OFFSET=VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE+0x00000000 MAX=VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE+0x00000FFF APRE=VMIDMT_PCNOC_SNOC_1_CFG_ SPRE=VMIDMT_PCNOC_SNOC_1_CFG_

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28] RW  
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_SCR1 ADDRESS 0x0004 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x0000FF00
	GASRAE BIT[24] RW  
	NSNUMSMRGO BIT[15:8] RW  

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000E80
	SES BIT[31] R  
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009700
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0080021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0] R  

VMIDMT_SGFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[30:24] R  
	SSDINDEX BIT[22:16] R  
	STREAMINDEX BIT[6:0] R  

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000E80
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0080021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_GFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[30:24] R  
	SSDINDEX BIT[22:16] R  
	STREAMINDEX BIT[6:0] R  

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_VMIDMTACR ADDRESS 0x009C RW NO_CSR_TEST
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_NSCR0 ADDRESS 0x0400 RW NO_CSR_TEST
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_NSCR2 ADDRESS 0x0408 RW NO_CSR_TEST
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_NSACR ADDRESS 0x0410 RW NO_CSR_TEST
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_NSGFAR0 ADDRESS 0x0440 R NO_CSR_TEST
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_NSGFSR ADDRESS 0x0448 RW NO_CSR_TEST
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW NO_CSR_TEST
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R NO_CSR_TEST
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R NO_CSR_TEST
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[30:24] R  
	SSDINDEX BIT[22:16] R  
	STREAMINDEX BIT[6:0] R  

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R NO_CSR_TEST
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW NO_CSR_TEST
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_SSDR1 ADDRESS 0x0084 RW
VMIDMT_SSDR1 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_SSDR2 ADDRESS 0x0088 RW
VMIDMT_SSDR2 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_SSDR3 ADDRESS 0x008C RW
VMIDMT_SSDR3 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MSDR1 ADDRESS 0x0484 RW
VMIDMT_MSDR1 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MSDR2 ADDRESS 0x0488 RW
VMIDMT_MSDR2 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MSDR3 ADDRESS 0x048C RW
VMIDMT_MSDR3 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2] RW  
	BPMSACFG BIT[1] RW  
	BPSMSACFG BIT[0] RW  

VMIDMT_S2VRn(n):(0)-(127) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28] RW  
	WACFG BIT[23:22] RW  
	RACFG BIT[21:20] RW  
	NSCFG BIT[19:18] RW  
	TYPE BIT[17:16] R  
	MEMATTR BIT[14:12] RW  
	MTCFG BIT[11] RW  
	SHCFG BIT[9:8] RW  
	VMID BIT[4:0] RW  

VMIDMT_AS2VRn(n):(0)-(127) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30] RW  
	RCISH BIT[29] RW  
	RCOSH BIT[28] RW  
	REQPRIORITYCFG BIT[4] RW  
	REQPRIORITY BIT[1:0] RW  

VMIDMT_SMRn(n):(0)-(127) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
	VALID BIT[31] RW  
	MASK BIT[22:16] RW  
	ID BIT[6:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE (level 1)
----------------------------------------------------------------------------------------
VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE BASE 0x00096000 SIZE=0x00001000 vmidmt_pcnoc_snoc_2_cfg_vmidmt_smr_128_ssd7_sid7_ma128addr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE.VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128 (level 2)
----------------------------------------------------------------------------------------
vmidmt_pcnoc_snoc_2_cfg_vmidmt_smr_128_ssd7_sid7_ma128 MODULE OFFSET=VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE+0x00000000 MAX=VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE+0x00000FFF APRE=VMIDMT_PCNOC_SNOC_2_CFG_ SPRE=VMIDMT_PCNOC_SNOC_2_CFG_

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28] RW  
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_SCR1 ADDRESS 0x0004 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x0000FF00
	GASRAE BIT[24] RW  
	NSNUMSMRGO BIT[15:8] RW  

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000E80
	SES BIT[31] R  
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009700
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0080021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0] R  

VMIDMT_SGFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[30:24] R  
	SSDINDEX BIT[22:16] R  
	STREAMINDEX BIT[6:0] R  

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000E80
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0080021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_GFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[30:24] R  
	SSDINDEX BIT[22:16] R  
	STREAMINDEX BIT[6:0] R  

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_VMIDMTACR ADDRESS 0x009C RW NO_CSR_TEST
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_NSCR0 ADDRESS 0x0400 RW NO_CSR_TEST
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_NSCR2 ADDRESS 0x0408 RW NO_CSR_TEST
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_NSACR ADDRESS 0x0410 RW NO_CSR_TEST
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_NSGFAR0 ADDRESS 0x0440 R NO_CSR_TEST
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_NSGFSR ADDRESS 0x0448 RW NO_CSR_TEST
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW NO_CSR_TEST
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R NO_CSR_TEST
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R NO_CSR_TEST
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[30:24] R  
	SSDINDEX BIT[22:16] R  
	STREAMINDEX BIT[6:0] R  

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R NO_CSR_TEST
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW NO_CSR_TEST
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_SSDR1 ADDRESS 0x0084 RW
VMIDMT_SSDR1 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_SSDR2 ADDRESS 0x0088 RW
VMIDMT_SSDR2 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_SSDR3 ADDRESS 0x008C RW
VMIDMT_SSDR3 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MSDR1 ADDRESS 0x0484 RW
VMIDMT_MSDR1 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MSDR2 ADDRESS 0x0488 RW
VMIDMT_MSDR2 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MSDR3 ADDRESS 0x048C RW
VMIDMT_MSDR3 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2] RW  
	BPMSACFG BIT[1] RW  
	BPSMSACFG BIT[0] RW  

VMIDMT_S2VRn(n):(0)-(127) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28] RW  
	WACFG BIT[23:22] RW  
	RACFG BIT[21:20] RW  
	NSCFG BIT[19:18] RW  
	TYPE BIT[17:16] R  
	MEMATTR BIT[14:12] RW  
	MTCFG BIT[11] RW  
	SHCFG BIT[9:8] RW  
	VMID BIT[4:0] RW  

VMIDMT_AS2VRn(n):(0)-(127) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30] RW  
	RCISH BIT[29] RW  
	RCOSH BIT[28] RW  
	REQPRIORITYCFG BIT[4] RW  
	REQPRIORITY BIT[1:0] RW  

VMIDMT_SMRn(n):(0)-(127) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
	VALID BIT[31] RW  
	MASK BIT[22:16] RW  
	ID BIT[6:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE (level 1)
----------------------------------------------------------------------------------------
VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE BASE 0x00098000 SIZE=0x00001000 vmidmt_pcnoc_snoc_3_cfg_vmidmt_smr_128_ssd7_sid7_ma128addr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE.VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128 (level 2)
----------------------------------------------------------------------------------------
vmidmt_pcnoc_snoc_3_cfg_vmidmt_smr_128_ssd7_sid7_ma128 MODULE OFFSET=VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE+0x00000000 MAX=VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE+0x00000FFF APRE=VMIDMT_PCNOC_SNOC_3_CFG_ SPRE=VMIDMT_PCNOC_SNOC_3_CFG_

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28] RW  
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_SCR1 ADDRESS 0x0004 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x0000FF00
	GASRAE BIT[24] RW  
	NSNUMSMRGO BIT[15:8] RW  

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000E80
	SES BIT[31] R  
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009700
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0080021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0] R  

VMIDMT_SGFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[30:24] R  
	SSDINDEX BIT[22:16] R  
	STREAMINDEX BIT[6:0] R  

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000E80
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0080021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_GFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[30:24] R  
	SSDINDEX BIT[22:16] R  
	STREAMINDEX BIT[6:0] R  

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_VMIDMTACR ADDRESS 0x009C RW NO_CSR_TEST
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_NSCR0 ADDRESS 0x0400 RW NO_CSR_TEST
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_NSCR2 ADDRESS 0x0408 RW NO_CSR_TEST
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_NSACR ADDRESS 0x0410 RW NO_CSR_TEST
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_NSGFAR0 ADDRESS 0x0440 R NO_CSR_TEST
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_NSGFSR ADDRESS 0x0448 RW NO_CSR_TEST
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW NO_CSR_TEST
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R NO_CSR_TEST
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R NO_CSR_TEST
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[30:24] R  
	SSDINDEX BIT[22:16] R  
	STREAMINDEX BIT[6:0] R  

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R NO_CSR_TEST
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW NO_CSR_TEST
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_SSDR1 ADDRESS 0x0084 RW
VMIDMT_SSDR1 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_SSDR2 ADDRESS 0x0088 RW
VMIDMT_SSDR2 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_SSDR3 ADDRESS 0x008C RW
VMIDMT_SSDR3 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MSDR1 ADDRESS 0x0484 RW
VMIDMT_MSDR1 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MSDR2 ADDRESS 0x0488 RW
VMIDMT_MSDR2 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MSDR3 ADDRESS 0x048C RW
VMIDMT_MSDR3 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2] RW  
	BPMSACFG BIT[1] RW  
	BPSMSACFG BIT[0] RW  

VMIDMT_S2VRn(n):(0)-(127) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28] RW  
	WACFG BIT[23:22] RW  
	RACFG BIT[21:20] RW  
	NSCFG BIT[19:18] RW  
	TYPE BIT[17:16] R  
	MEMATTR BIT[14:12] RW  
	MTCFG BIT[11] RW  
	SHCFG BIT[9:8] RW  
	VMID BIT[4:0] RW  

VMIDMT_AS2VRn(n):(0)-(127) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30] RW  
	RCISH BIT[29] RW  
	RCOSH BIT[28] RW  
	REQPRIORITYCFG BIT[4] RW  
	REQPRIORITY BIT[1:0] RW  

VMIDMT_SMRn(n):(0)-(127) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
	VALID BIT[31] RW  
	MASK BIT[22:16] RW  
	ID BIT[6:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE (level 1)
----------------------------------------------------------------------------------------
VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE BASE 0x0009A000 SIZE=0x00001000 vmidmt_pcnoc_snoc_4_cfg_vmidmt_smr_128_ssd7_sid7_ma128addr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE.VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128 (level 2)
----------------------------------------------------------------------------------------
vmidmt_pcnoc_snoc_4_cfg_vmidmt_smr_128_ssd7_sid7_ma128 MODULE OFFSET=VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE+0x00000000 MAX=VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE+0x00000FFF APRE=VMIDMT_PCNOC_SNOC_4_CFG_ SPRE=VMIDMT_PCNOC_SNOC_4_CFG_

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28] RW  
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_SCR1 ADDRESS 0x0004 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x0000FF00
	GASRAE BIT[24] RW  
	NSNUMSMRGO BIT[15:8] RW  

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000E80
	SES BIT[31] R  
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009700
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0080021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0] R  

VMIDMT_SGFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[30:24] R  
	SSDINDEX BIT[22:16] R  
	STREAMINDEX BIT[6:0] R  

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000E80
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0080021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_GFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[30:24] R  
	SSDINDEX BIT[22:16] R  
	STREAMINDEX BIT[6:0] R  

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_VMIDMTACR ADDRESS 0x009C RW NO_CSR_TEST
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_NSCR0 ADDRESS 0x0400 RW NO_CSR_TEST
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_NSCR2 ADDRESS 0x0408 RW NO_CSR_TEST
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_NSACR ADDRESS 0x0410 RW NO_CSR_TEST
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_NSGFAR0 ADDRESS 0x0440 R NO_CSR_TEST
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_NSGFSR ADDRESS 0x0448 RW NO_CSR_TEST
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW NO_CSR_TEST
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R NO_CSR_TEST
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R NO_CSR_TEST
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[30:24] R  
	SSDINDEX BIT[22:16] R  
	STREAMINDEX BIT[6:0] R  

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R NO_CSR_TEST
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW NO_CSR_TEST
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_SSDR1 ADDRESS 0x0084 RW
VMIDMT_SSDR1 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_SSDR2 ADDRESS 0x0088 RW
VMIDMT_SSDR2 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_SSDR3 ADDRESS 0x008C RW
VMIDMT_SSDR3 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MSDR1 ADDRESS 0x0484 RW
VMIDMT_MSDR1 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MSDR2 ADDRESS 0x0488 RW
VMIDMT_MSDR2 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MSDR3 ADDRESS 0x048C RW
VMIDMT_MSDR3 RESET_VALUE 0x00000000
	RWE BIT[31:0] RW  

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2] RW  
	BPMSACFG BIT[1] RW  
	BPSMSACFG BIT[0] RW  

VMIDMT_S2VRn(n):(0)-(127) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28] RW  
	WACFG BIT[23:22] RW  
	RACFG BIT[21:20] RW  
	NSCFG BIT[19:18] RW  
	TYPE BIT[17:16] R  
	MEMATTR BIT[14:12] RW  
	MTCFG BIT[11] RW  
	SHCFG BIT[9:8] RW  
	VMID BIT[4:0] RW  

VMIDMT_AS2VRn(n):(0)-(127) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30] RW  
	RCISH BIT[29] RW  
	RCOSH BIT[28] RW  
	REQPRIORITYCFG BIT[4] RW  
	REQPRIORITY BIT[1:0] RW  

VMIDMT_SMRn(n):(0)-(127) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
	VALID BIT[31] RW  
	MASK BIT[22:16] RW  
	ID BIT[6:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_BASE (level 1)
----------------------------------------------------------------------------------------
VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_BASE BASE 0x0008C000 SIZE=0x00001000 vmidmt_mss_nav_ce_cfg_vmidmt_smr_4_ssd3_sid3_ma8addr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_BASE.VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8 (level 2)
----------------------------------------------------------------------------------------
vmidmt_mss_nav_ce_cfg_vmidmt_smr_4_ssd3_sid3_ma8 MODULE OFFSET=VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_BASE+0x00000000 MAX=VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_BASE+0x00000FFF APRE=VMIDMT_MSS_NAV_CE_CFG_ SPRE=VMIDMT_MSS_NAV_CE_CFG_

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28] RW  
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_SCR1 ADDRESS 0x0004 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000700
	GASRAE BIT[24] RW  
	NSNUMSMRGO BIT[10:8] RW  

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000604
	SES BIT[31] R  
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009300
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0008021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0] R  

VMIDMT_SGFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[26:24] R  
	SSDINDEX BIT[18:16] R  
	STREAMINDEX BIT[2:0] R  

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000604
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0008021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_GFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[26:24] R  
	SSDINDEX BIT[18:16] R  
	STREAMINDEX BIT[2:0] R  

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_VMIDMTACR ADDRESS 0x009C RW NO_CSR_TEST
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_NSCR0 ADDRESS 0x0400 RW NO_CSR_TEST
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_NSCR2 ADDRESS 0x0408 RW NO_CSR_TEST
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_NSACR ADDRESS 0x0410 RW NO_CSR_TEST
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_NSGFAR0 ADDRESS 0x0440 R NO_CSR_TEST
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_NSGFSR ADDRESS 0x0448 RW NO_CSR_TEST
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW NO_CSR_TEST
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R NO_CSR_TEST
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R NO_CSR_TEST
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[26:24] R  
	SSDINDEX BIT[18:16] R  
	STREAMINDEX BIT[2:0] R  

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R NO_CSR_TEST
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW NO_CSR_TEST
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x000000FF
	RWE BIT[7:0] RW  

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[7:0] RW  

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2] RW  
	BPMSACFG BIT[1] RW  
	BPSMSACFG BIT[0] RW  

VMIDMT_S2VRn(n):(0)-(3) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28] RW  
	WACFG BIT[23:22] RW  
	RACFG BIT[21:20] RW  
	NSCFG BIT[19:18] RW  
	TYPE BIT[17:16] R  
	MEMATTR BIT[14:12] RW  
	MTCFG BIT[11] RW  
	SHCFG BIT[9:8] RW  
	VMID BIT[4:0] RW  

VMIDMT_AS2VRn(n):(0)-(3) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30] RW  
	RCISH BIT[29] RW  
	RCOSH BIT[28] RW  
	REQPRIORITYCFG BIT[4] RW  
	REQPRIORITY BIT[1:0] RW  

VMIDMT_SMRn(n):(0)-(3) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
	VALID BIT[31] RW  
	MASK BIT[18:16] RW  
	ID BIT[2:0] RW  

----------------------------------------------------------------------------------------
-- BASE TWIZY.VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_BASE (level 1)
----------------------------------------------------------------------------------------
VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_BASE BASE 0x00090000 SIZE=0x00001000 vmidmt_mss_q6_cfg_vmidmt_smr_4_ssd3_sid3_ma8addr 31:0

----------------------------------------------------------------------------------------
-- MODULE TWIZY.VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_BASE.VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8 (level 2)
----------------------------------------------------------------------------------------
vmidmt_mss_q6_cfg_vmidmt_smr_4_ssd3_sid3_ma8 MODULE OFFSET=VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_BASE+0x00000000 MAX=VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_BASE+0x00000FFF APRE=VMIDMT_MSS_Q6_CFG_ SPRE=VMIDMT_MSS_Q6_CFG_

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28] RW  
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_SCR1 ADDRESS 0x0004 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000700
	GASRAE BIT[24] RW  
	NSNUMSMRGO BIT[10:8] RW  

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000604
	SES BIT[31] R  
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009300
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0008021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0] R  

VMIDMT_SGFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[26:24] R  
	SSDINDEX BIT[18:16] R  
	STREAMINDEX BIT[2:0] R  

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000604
	SMS BIT[27] R  
	NUMSIDB BIT[12:9] R  
	NUMSMRG BIT[7:0] R  

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
	SMCD BIT[15] R  
	SSDTP BIT[12] R  
	NUMSSDNDX BIT[11:8] R  

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4] R  
	IAS BIT[3:0] R  

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28] R  
	MINOR BIT[27:16] R  
	STEP BIT[15:0] R  

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0008021F
	NUMMSDRB BIT[23:16] R  
	MSAE BIT[9] R  
	QRIBE BIT[8] R  
	NVMID BIT[7:0] R  

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4] R  
	MINOR BIT[3:0] R  

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_GFSR ADDRESS 0x0048 RW NO_CSR_TEST
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[26:24] R  
	SSDINDEX BIT[18:16] R  
	STREAMINDEX BIT[2:0] R  

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_VMIDMTACR ADDRESS 0x009C RW NO_CSR_TEST
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0] RW  

VMIDMT_NSCR0 ADDRESS 0x0400 RW NO_CSR_TEST
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26] RW  
	RACFG BIT[25:24] RW  
	SHCFG BIT[23:22] RW  
	SMCFCFG BIT[21] RW  
	MTCFG BIT[20] RW  
	MEMATTR BIT[18:16] RW  
	VMIDPNE BIT[11] RW  
	USFCFG BIT[10] RW  
	GSE BIT[9] R  
	STALLD BIT[8] R  
	TRANSIENTCFG BIT[7:6] RW  
	GCFGFIE BIT[5] RW  
	GCFGERE BIT[4] RW  
	GFIE BIT[2] RW  
	CLIENTPD BIT[0] RW  

VMIDMT_NSCR2 ADDRESS 0x0408 RW NO_CSR_TEST
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0] RW  

VMIDMT_NSACR ADDRESS 0x0410 RW NO_CSR_TEST
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30] RW  
	BPRCISH BIT[29] RW  
	BPRCOSH BIT[28] RW  
	BPREQPRIORITYCFG BIT[4] RW  
	BPREQPRIORITY BIT[1:0] RW  

VMIDMT_NSGFAR0 ADDRESS 0x0440 R NO_CSR_TEST
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0] R  

VMIDMT_NSGFSR ADDRESS 0x0448 RW NO_CSR_TEST
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW NO_CSR_TEST
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31] RW  
	MULTI_CFG BIT[30] RW  
	PF BIT[7] RW  
	CAF BIT[5] RW  
	SMCF BIT[2] RW  
	USF BIT[1] RW  

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R NO_CSR_TEST
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8] R  
	NSATTR BIT[5] R  
	NSSTATE BIT[4] R  
	WNR BIT[1] R  

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R NO_CSR_TEST
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[26:24] R  
	SSDINDEX BIT[18:16] R  
	STREAMINDEX BIT[2:0] R  

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R NO_CSR_TEST
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24] R  
	AVMID BIT[20:16] R  
	ABID BIT[15:13] R  
	APID BIT[12:8] R  
	AMID BIT[7:0] R  

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW NO_CSR_TEST
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0] RW  

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x000000FF
	RWE BIT[7:0] RW  

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[7:0] RW  

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2] RW  
	BPMSACFG BIT[1] RW  
	BPSMSACFG BIT[0] RW  

VMIDMT_S2VRn(n):(0)-(3) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28] RW  
	WACFG BIT[23:22] RW  
	RACFG BIT[21:20] RW  
	NSCFG BIT[19:18] RW  
	TYPE BIT[17:16] R  
	MEMATTR BIT[14:12] RW  
	MTCFG BIT[11] RW  
	SHCFG BIT[9:8] RW  
	VMID BIT[4:0] RW  

VMIDMT_AS2VRn(n):(0)-(3) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30] RW  
	RCISH BIT[29] RW  
	RCOSH BIT[28] RW  
	REQPRIORITYCFG BIT[4] RW  
	REQPRIORITY BIT[1:0] RW  

VMIDMT_SMRn(n):(0)-(3) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
	VALID BIT[31] RW  
	MASK BIT[18:16] RW  
	ID BIT[2:0] RW  

----------------------------------------------------------------------------------------
-- Memory: A7SS_L2
----------------------------------------------------------------------------------------
A7SS_L2 MEM START=0x08000000 END=0x0803FFFF 
----------------------------------------------------------------------------------------
-- Memory: IMEM
----------------------------------------------------------------------------------------
IMEM MEM START=0x08600000 END=0x08628FFF 
----------------------------------------------------------------------------------------
-- Memory: LPASS_LPM
----------------------------------------------------------------------------------------
LPASS_LPM MEM START=0x07718000 END=0x07718FFF 
----------------------------------------------------------------------------------------
-- Memory: MSS_TCM
----------------------------------------------------------------------------------------
MSS_TCM MEM START=0x04400000 END=0x047FFFFF 
----------------------------------------------------------------------------------------
-- Memory: BOOT_ROM
----------------------------------------------------------------------------------------
BOOT_ROM MEM START=0x00100000 END=0x0012BFFF 
----------------------------------------------------------------------------------------
-- Memory: DDR
----------------------------------------------------------------------------------------
DDR MEM START=0x40000000 END=0xFFFFFFFF 
----------------------------------------------------------------------------------------
-- Memory: QDSS_STM
----------------------------------------------------------------------------------------
QDSS_STM MEM START=0x09000000 END=0x09FFFFFF 
----------------------------------------------------------------------------------------
-- Memory: RPM_CODE_RAM
----------------------------------------------------------------------------------------
RPM_CODE_RAM MEM START=0x00200000 END=0x00223FFF 
----------------------------------------------------------------------------------------
-- Memory: RPM_SS_MSG_RAM
----------------------------------------------------------------------------------------
RPM_SS_MSG_RAM MEM START=0x00060000 END=0x00062FFF 
----------------------------------------------------------------------------------------
-- Memory: RPM_DATA_RAM
----------------------------------------------------------------------------------------
RPM_DATA_RAM MEM START=0x00290000 END=0x0029FFFF 
----------------------------------------------------------------------------------------
-- Memory: BOOT_IMEM
----------------------------------------------------------------------------------------
BOOT_IMEM MEM START=0x08C00000 END=0x08C7FFFF 
