{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1687910070669 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CEG3156Lab2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CEG3156Lab2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687910070671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687910070692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687910070693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687910070693 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687910070764 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687910070770 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687910071056 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687910071056 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687910071056 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687910071056 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687910071056 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687910071056 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687910071056 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687910071056 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687910071056 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1687910071056 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687910071060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687910071060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687910071060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687910071060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687910071060 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1687910071060 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687910071061 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_output\[0\] " "Pin PC_output\[0\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_output[0] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 10 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_output\[1\] " "Pin PC_output\[1\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_output[1] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 10 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_output\[2\] " "Pin PC_output\[2\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_output[2] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 10 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_output\[3\] " "Pin PC_output\[3\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_output[3] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 10 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_output\[4\] " "Pin PC_output\[4\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_output[4] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 10 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_output\[5\] " "Pin PC_output\[5\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_output[5] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 10 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_output\[6\] " "Pin PC_output\[6\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_output[6] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 10 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_output\[7\] " "Pin PC_output\[7\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_output[7] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 10 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_input\[0\] " "Pin PC_input\[0\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_input[0] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 9 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { clk } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 8 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { reset } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 7 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_input\[1\] " "Pin PC_input\[1\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_input[1] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 9 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_input\[2\] " "Pin PC_input\[2\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_input[2] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 9 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_input\[3\] " "Pin PC_input\[3\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_input[3] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 9 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_input\[4\] " "Pin PC_input\[4\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_input[4] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 9 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_input\[5\] " "Pin PC_input\[5\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_input[5] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 9 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_input\[6\] " "Pin PC_input\[6\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_input[6] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 9 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_input\[7\] " "Pin PC_input\[7\] not assigned to an exact location on the device" {  } { { "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kavin/altera/13.1/quartus/linux64/pin_planner.ppl" { PC_input[7] } } } { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 9 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687910071713 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1687910071713 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CEG3156Lab2.sdc " "Synopsys Design Constraints File file not found: 'CEG3156Lab2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687910071867 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687910071867 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687910071869 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1687910071869 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687910071869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687910071879 ""}  } { { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 8 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687910071879 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687910071879 ""}  } { { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 7 0 0 } } { "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kavin/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kavin/Github/CEG3156Lab2/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687910071879 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687910072018 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687910072018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687910072018 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687910072019 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687910072019 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687910072019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687910072019 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687910072019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687910072024 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1687910072025 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687910072025 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 8 8 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1687910072026 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1687910072026 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1687910072026 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687910072027 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687910072027 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687910072027 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687910072027 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687910072027 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687910072027 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687910072027 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!