#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Sep 06 18:11:23 2016
# Process ID: 12440
# Current directory: C:/Users/yu5866da-s/vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10448 C:\Users\yu5866da-s\vivado\project_1\project_1.xpr
# Log file: C:/Users/yu5866da-s/vivado/project_1/vivado.log
# Journal file: C:/Users/yu5866da-s/vivado/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yu5866da-s/vivado/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_runs synth_1
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
remove_files -fileset sim_1 //tiger.student.lth.se/yu5866da-s/Downloads/Lab_Files_2016/file_read.vhd
remove_files -fileset sim_1 //tiger.student.lth.se/yu5866da-s/Downloads/Lab_Files_2016/clockgenerator.vhd
remove_files -fileset sim_1 //tiger.student.lth.se/yu5866da-s/Downloads/Lab_Files_2016/FSM_test.vhd
update_compile_order -fileset sim_1
add_files -norecurse {//tiger.student.lth.se/yu5866da-s/Downloads/Lab_Files_2016/file_read.vhd //tiger.student.lth.se/yu5866da-s/Downloads/Lab_Files_2016/clockgenerator.vhd}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse //tiger.student.lth.se/yu5866da-s/Downloads/Lab_Files_2016/FSM_test.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
remove_files {//tiger.student.lth.se/yu5866da-s/Downloads/Lab_Files_2016/clockgenerator.vhd //tiger.student.lth.se/yu5866da-s/Downloads/Lab_Files_2016/file_read.vhd}
remove_files -fileset sim_1 //tiger.student.lth.se/yu5866da-s/Downloads/Lab_Files_2016/FSM_test.vhd
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse //tiger.student.lth.se/yu5866da-s/Downloads/Lab_Files_2016/FSM_test.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
import_files -norecurse {//tiger.student.lth.se/yu5866da-s/Downloads/Lab_Files_2016/file_read.vhd //tiger.student.lth.se/yu5866da-s/Downloads/Lab_Files_2016/clockgenerator.vhd}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
synth_design -rtl -name rtl_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
refresh_design
remove_files C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/imports/Lab_Files_2016/clockgenerator.vhd
remove_files C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/imports/Lab_Files_2016/file_read.vhd
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
refresh_design
refresh_design
refresh_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name synth_1
remove_files -fileset sim_1 C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/FSM_test.vhd
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
refresh_design
close_sim
