#[doc = r" Value read from the register"]
pub struct R {
    bits: u32,
}
#[doc = r" Value to write to the register"]
pub struct W {
    bits: u32,
}
impl super::LFBPRESC0 {
    #[doc = r" Modifies the contents of the register"]
    #[inline]
#[inline]     pub fn modify<F>(&self, f: F)
    where
        for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W,
    {
        let bits = self.register.get();
        let r = R { bits: bits };
        let mut w = W { bits: bits };
        f(&r, &mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Reads the contents of the register"]
    #[inline]
#[inline]     pub fn read(&self) -> R {
        R {
            bits: self.register.get(),
        }
    }
    #[doc = r" Writes to the register"]
    #[inline]
#[inline]     pub fn write<F>(&self, f: F)
    where
        F: FnOnce(&mut W) -> &mut W,
    {
        let mut w = W::reset_value();
        f(&mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Writes the reset value to the register"]
    #[inline]
#[inline]     pub fn reset(&self) {
        self.write(|w| w)
    }
}
#[doc = "Possible values of the field `LEUART0`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum LEUART0R {
    #[doc = "LFBCLKLEUART0 = LFBCLK"]
    DIV1,
    #[doc = "LFBCLKLEUART0 = LFBCLK/2"]
    DIV2,
    #[doc = "LFBCLKLEUART0 = LFBCLK/4"]
    DIV4,
    #[doc = "LFBCLKLEUART0 = LFBCLK/8"]
    DIV8,
}
impl LEUART0R {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
#[inline]     pub fn bits(&self) -> u8 {
        match *self {
            LEUART0R::DIV1 => 0,
            LEUART0R::DIV2 => 1,
            LEUART0R::DIV4 => 2,
            LEUART0R::DIV8 => 3,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
#[inline]     pub fn _from(value: u8) -> LEUART0R {
        match value {
            0 => LEUART0R::DIV1,
            1 => LEUART0R::DIV2,
            2 => LEUART0R::DIV4,
            3 => LEUART0R::DIV8,
            _ => unreachable!(),
        }
    }
    #[doc = "Checks if the value of the field is `DIV1`"]
    #[inline]
#[inline]     pub fn is_div1(&self) -> bool {
        *self == LEUART0R::DIV1
    }
    #[doc = "Checks if the value of the field is `DIV2`"]
    #[inline]
#[inline]     pub fn is_div2(&self) -> bool {
        *self == LEUART0R::DIV2
    }
    #[doc = "Checks if the value of the field is `DIV4`"]
    #[inline]
#[inline]     pub fn is_div4(&self) -> bool {
        *self == LEUART0R::DIV4
    }
    #[doc = "Checks if the value of the field is `DIV8`"]
    #[inline]
#[inline]     pub fn is_div8(&self) -> bool {
        *self == LEUART0R::DIV8
    }
}
#[doc = "Values that can be written to the field `LEUART0`"]
pub enum LEUART0W {
    #[doc = "LFBCLKLEUART0 = LFBCLK"]
    DIV1,
    #[doc = "LFBCLKLEUART0 = LFBCLK/2"]
    DIV2,
    #[doc = "LFBCLKLEUART0 = LFBCLK/4"]
    DIV4,
    #[doc = "LFBCLKLEUART0 = LFBCLK/8"]
    DIV8,
}
impl LEUART0W {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
#[inline]     pub fn _bits(&self) -> u8 {
        match *self {
            LEUART0W::DIV1 => 0,
            LEUART0W::DIV2 => 1,
            LEUART0W::DIV4 => 2,
            LEUART0W::DIV8 => 3,
        }
    }
}
#[doc = r" Proxy"]
pub struct _LEUART0W<'a> {
    w: &'a mut W,
}
impl<'a> _LEUART0W<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
#[inline]     pub fn variant(self, variant: LEUART0W) -> &'a mut W {
        {
            self.bits(variant._bits())
        }
    }
    #[doc = "LFBCLKLEUART0 = LFBCLK"]
    #[inline]
#[inline]     pub fn div1(self) -> &'a mut W {
        self.variant(LEUART0W::DIV1)
    }
    #[doc = "LFBCLKLEUART0 = LFBCLK/2"]
    #[inline]
#[inline]     pub fn div2(self) -> &'a mut W {
        self.variant(LEUART0W::DIV2)
    }
    #[doc = "LFBCLKLEUART0 = LFBCLK/4"]
    #[inline]
#[inline]     pub fn div4(self) -> &'a mut W {
        self.variant(LEUART0W::DIV4)
    }
    #[doc = "LFBCLKLEUART0 = LFBCLK/8"]
    #[inline]
#[inline]     pub fn div8(self) -> &'a mut W {
        self.variant(LEUART0W::DIV8)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
#[inline]     pub fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 3;
        const OFFSET: u8 = 0;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
impl R {
    #[doc = r" Value of the register as raw bits"]
    #[inline]
#[inline]     pub fn bits(&self) -> u32 {
        self.bits
    }
    #[doc = "Bits 0:1 - Low Energy UART 0 Prescaler"]
    #[inline]
#[inline]     pub fn leuart0(&self) -> LEUART0R {
        LEUART0R::_from({
            const MASK: u8 = 3;
            const OFFSET: u8 = 0;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        })
    }
}
impl W {
    #[doc = r" Reset value of the register"]
    #[inline]
#[inline]     pub fn reset_value() -> W {
        W { bits: 0 }
    }
    #[doc = r" Writes raw bits to the register"]
    #[inline]
#[inline]     pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
    #[doc = "Bits 0:1 - Low Energy UART 0 Prescaler"]
    #[inline]
#[inline]     pub fn leuart0(&mut self) -> _LEUART0W {
        _LEUART0W { w: self }
    }
}
