[{"DBLP title": "A Testable Random Bit Generator Based on a High Resolution Phase Noise Detection.", "DBLP authors": ["Marco Bucci", "Raimondo Luzzi"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295249", "OA papers": [{"PaperId": "https://openalex.org/W2123635656", "PaperTitle": "A Testable Random Bit Generator based on a High Resolution Phase Noise Detection", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Infineon Technologies (Austria)": 2.0}, "Authors": ["Marco Bucci", "Raimondo Luzzi"]}]}, {"DBLP title": "Test Pattern Compression Based on Pattern Overlapping.", "DBLP authors": ["Jiri Jen\u00edcek", "Ondrej Nov\u00e1k"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295250", "OA papers": [{"PaperId": "https://openalex.org/W2010806198", "PaperTitle": "Test Pattern Compression Based on Pattern Overlapping", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Technical University of Liberec": 2.0}, "Authors": ["Jiri Jenicek", "Ond\u0159ej Nov\u00e1k"]}]}, {"DBLP title": "Layout to Logic Defect Analysis for Hierarchical Test Generation.", "DBLP authors": ["Maksim Jenihhin", "Jaan Raik", "Raimund Ubar", "Witold A. Pleskacz", "Michal Rakowski"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295251", "OA papers": [{"PaperId": "https://openalex.org/W2133105507", "PaperTitle": "Layout to Logic Defect Analysis for Hierarchical Test Generation", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tallinn University of Technology": 3.0, "Warsaw University of Technology": 2.0}, "Authors": ["Maksim Jenihhin", "Jaan Raik", "Raimund Ubar", "Witold A. Pleskacz", "Mark Rakowski"]}]}, {"DBLP title": "Design Platform for Quick Integration of an Internet Connectivity into System-on-Chips.", "DBLP authors": ["Bartosz Wojciechowski", "Tomasz Kowalczyk", "Wojciech Sakowski"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295252", "OA papers": [{"PaperId": "https://openalex.org/W2165911946", "PaperTitle": "Design Platform for Quick Integration of an Internet Connectivity into System-on-Chips", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Virtual Component Lab, Gliwice": 2.0, "Silesian University of Technology": 1.0}, "Authors": ["B. Wojciechowski", "Tomasz Kowalczyk", "Wojciech Sakowski"]}]}, {"DBLP title": "Resource Constrained Co-synthesis of Self-reconfigurable SOPCs.", "DBLP authors": ["Radoslaw Czarnecki", "Stanislaw Deniziak"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295253", "OA papers": [{"PaperId": "https://openalex.org/W2135084309", "PaperTitle": "Resource Constrained Co-synthesis of Self-reconfigurable SOPCs", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Cracow University of Technology": 2.0}, "Authors": ["Czarnecki R", "Stanislaw Deniziak"]}]}, {"DBLP title": "Extended Fault Detection Techniques for Systems-on-Chip.", "DBLP authors": ["Paolo Bernardi", "Let\u00edcia Maria Veiras Bolzani", "Matteo Sonza Reorda"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295254", "OA papers": [{"PaperId": "https://openalex.org/W2107999109", "PaperTitle": "Extended Fault Detection Techniques for Systems-on-Chip", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Paolo Bernardi", "L. Bolzani", "M. Sonza Reorda"]}]}, {"DBLP title": "A Heuristic for Concurrent SOC Test Scheduling with Compression and Sharing.", "DBLP authors": ["Anders Larsson", "Erik Larsson", "Petru Eles", "Zebo Peng"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295255", "OA papers": [{"PaperId": "https://openalex.org/W2098135379", "PaperTitle": "A Heuristic for Concurrent SOC Test Scheduling with Compression and Sharing", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Link\u00f6ping University": 4.0}, "Authors": ["Anders Larsson", "Erik G. Larsson", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Memories in Scaled Technologies: A Review of Process Induced Failures, Test Methodologies, and Fault Tolerance.", "DBLP authors": ["Saibal Mukhopadhyay", "Qikai Chen", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295256", "OA papers": [{"PaperId": "https://openalex.org/W2150052650", "PaperTitle": "Memories in Scaled technologies: A Review of Process Induced Failures, Test methodologies, and Fault Tolerance", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Supratik Mukhopadhyay", "Qikai Chen", "Kaushik Roy"]}]}, {"DBLP title": "Architecture for Highly Reliable Embedded Flash Memories.", "DBLP authors": ["Beno\u00eet Godard", "Jean Michel Daga", "Lionel Torres", "Gilles Sassatelli"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295257", "OA papers": [{"PaperId": "https://openalex.org/W2168371228", "PaperTitle": "Architecture for Highly Reliable Embedded Flash Memories", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.5, "University of Montpellier": 1.5, "Atmel (France)": 1.0}, "Authors": ["Benjamin Godard", "J.-M. Daga", "Luis Torres", "Gilles Sassatelli"]}]}, {"DBLP title": "Analysis of Noise Margins Due to Device Parameter Variations in Sub-100nm CMOS Technology.", "DBLP authors": ["Zhicheng Liang", "Makoto Ikeda", "Kunihiro Asada"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295258", "OA papers": [{"PaperId": "https://openalex.org/W2017427446", "PaperTitle": "Analysis of Noise Margins Due to Device Parameter Variations in Sub-100nm CMOS Technology", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Tokyo Univ., Tokyo#TAB#": 3.0}, "Authors": ["Zhicheng Liang", "Masa-Aki Ikeda", "Kunihiro Asada"]}]}, {"DBLP title": "Accurately Determining Bridging Defects from Layout.", "DBLP authors": ["Maria Gkatziani", "Rohit Kapur", "Qing Su", "Ben Mathew", "Roberto Mattiuzzo", "Laura Tarantini", "Cy Hay", "Salvatore Talluto", "Thomas W. Williams"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295259", "OA papers": [{"PaperId": "https://openalex.org/W2097138414", "PaperTitle": "Accurately Determining Bridging Defects from Layout", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Synopsys (United States)": 6.0, "STMicroelectronics (Switzerland)": 2.0, "University of Calgary": 1.0}, "Authors": ["M. Gkatziani", "Rohit Kapur", "Qing Su", "B. Mathew", "R. Mattiuzzo", "Letizia Tarantini", "Charles R. M. Hay", "Salvatore Talluto", "Thomas N. Williams"]}]}, {"DBLP title": "FPGA Implementation of Strongly Parallel Histogram Equalization.", "DBLP authors": ["Ernest Jamro", "Maciej Wielgosz", "Kazimierz Wiatr"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295260", "OA papers": [{"PaperId": "https://openalex.org/W2124531694", "PaperTitle": "FPGA Implementaton of Strongly Parallel Histogram Equalization", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"AGH University of Science and Technology": 3.0}, "Authors": ["Ernest Jamro", "Maciej Wielgosz", "Kazimierz Wiatr"]}]}, {"DBLP title": "Cost-Efficient Synthesis for Sequential Circuits Implemented Using Embedded Memory Blocks of FPGAs.", "DBLP authors": ["Grzegorz Borowik", "Bogdan J. Falkowski", "Tadeusz Luba"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295261", "OA papers": [{"PaperId": "https://openalex.org/W2130471510", "PaperTitle": "Cost-Efficient Synthesis for Sequential Circuits Implemented Using Embedded Memory Blocks of FPGA's", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Warsaw University of Technology": 2.0, "Nanyang Technological University": 1.0}, "Authors": ["Grzegorz Borowik", "Bogdan J. Falkowski", "Tadeusz Luba"]}]}, {"DBLP title": "Instruction Memory Architecture Evaluation on Multiprocessor FPGA MPEG-4 Encoder.", "DBLP authors": ["Ari Kulmala", "Erno Salminen", "Timo D. H\u00e4m\u00e4l\u00e4inen"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295262", "OA papers": [{"PaperId": "https://openalex.org/W2134008116", "PaperTitle": "Instruction Memory Architecture Evaluation on Multiprocessor FPGA MPEG-4 Encoder", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Tampere University of Applied Sciences": 3.0}, "Authors": ["Ari Kulmala", "Eeva Salminen", "Timo H\u00e4m\u00e4l\u00e4inen"]}]}, {"DBLP title": "A Low Noise and Low Power CMOS Image Sensor with Pixel-level Correlated Double Sampling.", "DBLP authors": ["Dongsoo Kim", "Gunhee Han"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295263", "OA papers": [{"PaperId": "https://openalex.org/W2096254307", "PaperTitle": "A Low Noise and Low Power CMOS Image Sensor with Pixel-level Correlated Double Sampling", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Yonsei University": 2.0}, "Authors": ["Dong-Soo Kim", "Gunhee Han"]}]}, {"DBLP title": "A PMT Interface for the Optical Module Front-end of a Neutrino Underwater Telescope.", "DBLP authors": ["Valeria Sipala", "Domenico Lo Presti", "Nunzio Randazzo", "Luigi Caponetto"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295264", "OA papers": [{"PaperId": "https://openalex.org/W2127801058", "PaperTitle": "A PMT interface for the Optical Module front-end of a neutrino underwater telescope", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"INFN Sezione di Catania": 3.5, "University of Catania": 0.5}, "Authors": ["Valeria Sipala", "D. Lo Presti", "N. Randazzo", "L. Caponetto"]}]}, {"DBLP title": "A Proposal for ASM++ Diagrams.", "DBLP authors": ["Santiago De Pablo", "Santiago C\u00e1ceres", "Jes\u00fas A. Cebri\u00e1n", "Manuel Berrocal"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295265", "OA papers": [{"PaperId": "https://openalex.org/W2112697022", "PaperTitle": "A proposal for ASM++ diagrams", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Valladolid": 3.0, "eZono GmbH, Jena, Germany. Email: manuel@ezono.com": 1.0}, "Authors": ["S. de Pablo", "Sara Caceres", "J.A. Cebrian", "M. Berrocal"]}]}, {"DBLP title": "Lightweight Multi-threaded Network Processor Core in FPGA.", "DBLP authors": ["Piotr Buciak", "Jakub Botwicz"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295266", "OA papers": [{"PaperId": "https://openalex.org/W2140579965", "PaperTitle": "Lightweight Multi-threaded Network Processor Core in FPGA", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Warsaw University of Technology": 2.0}, "Authors": ["P. Buciak", "Jakub Botwicz"]}]}, {"DBLP title": "Parts Obsolescence Challenges for the Electronics Industry.", "DBLP authors": ["Jim T\u00f8rresen", "Thor Arne Lovland"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295267", "OA papers": [{"PaperId": "https://openalex.org/W2115494319", "PaperTitle": "Parts Obsolescence Challenges for the Electronics Industry", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Oslo": 2.0}, "Authors": ["Jim Torresen", "T.A. Lovland"]}]}, {"DBLP title": "Simulation and Characterization of Wireless Data Acquisition RF Systems for Medical Diagnostic Application.", "DBLP authors": ["Khalil Arshak", "Francis Adepoju", "Essa Jafer"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295268", "OA papers": [{"PaperId": "https://openalex.org/W2139077813", "PaperTitle": "Simulation and Characterization of Wireless Data Acquisition RF Systems for Medical Diagnostic Application", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Limerick": 3.0}, "Authors": ["Khalil Arshak", "F. Adepoju", "E. Jafer"]}]}, {"DBLP title": "Two-level Logic Synthesis for Low Power Based on New Model of Power Dissipation.", "DBLP authors": ["Ireneusz Brzozowski", "Andrzej Kos"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295269", "OA papers": [{"PaperId": "https://openalex.org/W2147127535", "PaperTitle": "Two-Level Logic Synthesis for Low Power Based on New Model of Power Dissipation", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"AGH University of Science and Technology": 2.0}, "Authors": ["Ireneusz Brzozowski", "Andrzej Kos"]}]}, {"DBLP title": "A March-based Fault Location Algorithm with Partial and Full Diagnosis for All Simple Static Faults in Random Access Memories.", "DBLP authors": ["Gurgen Harutunyan", "Valery A. Vardanian", "Yervant Zorian"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295270", "OA papers": [{"PaperId": "https://openalex.org/W2107784707", "PaperTitle": "A March-Based Fault Location Algorithm with Partial and Full Diagnosis for All Simple Static Faults in Random Access Memories", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Virage Logic, Yerevan": 2.0, "Virage Logic, 47100 Bayside Parkway, Fremont, CA, 94538": 1.0}, "Authors": ["G. Harutunyan", "V.A. Vardanian", "Yervant Zorian"]}]}, {"DBLP title": "Avoiding Crosstalk Influence on Interconnect Delay Fault Testing.", "DBLP authors": ["Tomasz Garbolino", "Krzysztof Gucwa", "Michal Kopec", "Andrzej Hlawiczka"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295271", "OA papers": [{"PaperId": "https://openalex.org/W2115647891", "PaperTitle": "Avoiding Crosstalk Influence on Interconnect Delay Fault Testing", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Silesian University of Technology": 4.0}, "Authors": ["T. Garbolino", "K. Gucwa", "Micha\u0142 Kope\u0107", "A. H\u0142awiczka"]}]}, {"DBLP title": "Instance Generation for SAT-based ATPG.", "DBLP authors": ["Daniel Tille", "G\u00f6rschwin Fey", "Rolf Drechsler"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295272", "OA papers": [{"PaperId": "https://openalex.org/W2127167802", "PaperTitle": "Instance Generation for SAT-based ATPG", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Daniel Tille", "G\u00f6rschwin Fey", "Rolf Drechsler"]}]}, {"DBLP title": "Power Testing of an FPGA-based System Using Modelsim Code Coverage Capability.", "DBLP authors": ["Khalil Arshak", "Essa Jafer", "Christian Ibala"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295273", "OA papers": [{"PaperId": "https://openalex.org/W2117278183", "PaperTitle": "Power Testing of an FPGA based System Using Modelsim Code Coverage capability", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Limerick": 2.0, "Xilinx (Ireland)": 1.0}, "Authors": ["Khalil Arshak", "E. Jafer", "Christian Ibala"]}]}, {"DBLP title": "XSIM: An Efficient Crosstalk Simulator for Analysis and Modeling of Signal Integrity Faults in Both Defective and Defect-free Interconnects.", "DBLP authors": ["Ajoy Kumar Palit", "Kishore K. Duganapalli", "Walter Anheier"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295274", "OA papers": [{"PaperId": "https://openalex.org/W2133239350", "PaperTitle": "XSIM: An Efficient Crosstalk Simulator for Analysis and Modeling of Signal Integrity Faults in both Defective and Defect-free Interconnects", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["A.K. Palit", "K.K. Duganapalli", "W. Arrheier"]}]}, {"DBLP title": "Built in Defect Prognosis for Embedded Memories.", "DBLP authors": ["Prashant Dubey", "Akhil Garg", "Sravan Kumar Bhaskarani"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295275", "OA papers": [{"PaperId": "https://openalex.org/W2134378671", "PaperTitle": "Built in Defect Prognosis for Embedded Memories", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"STMicroelectronics (India)": 3.0}, "Authors": ["P. K. Dubey", "A. N. Garg", "S.K. Bhaskarani"]}]}, {"DBLP title": "March CRF: an Efficient Test for Complex Read Faults in SRAM Memories.", "DBLP authors": ["Luigi Dilillo", "Bashir M. Al-Hashimi"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295276", "OA papers": [{"PaperId": "https://openalex.org/W2096814918", "PaperTitle": "March CRF: an Efficient Test for Complex Read Faults in SRAM Memories", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Southampton": 2.0}, "Authors": ["Luigi Dilillo", "Bashir M. Al-Hashimi"]}]}, {"DBLP title": "Manifestation of Precharge Faults in High Speed DRAM Devices.", "DBLP authors": ["Zaid Al-Ars", "Said Hamdioui", "Georgi Gaydadjiev"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295277", "OA papers": [{"PaperId": "https://openalex.org/W2162686669", "PaperTitle": "Manifestation of Precharge Faults in High Speed DRAM Devices", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Zaid Al-Ars", "Said Hamdioui", "Georgi Gaydadjiev"]}]}, {"DBLP title": "Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair.", "DBLP authors": ["Philipp \u00d6hler", "Sybille Hellebrand", "Hans-Joachim Wunderlich"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295278", "OA papers": [{"PaperId": "https://openalex.org/W2110559697", "PaperTitle": "Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Paderborn University": 2.0, "University of Stuttgart": 1.0}, "Authors": ["P. Ohler", "Sybille Hellebrand", "Heiko Wunderlich"]}]}, {"DBLP title": "An Improved MDCT IP Core Generator with Architectural Model Simulation.", "DBLP authors": ["Peter Mal\u00edk", "Marcel Bal\u00e1z", "Tom\u00e1s Pikula", "Martin Simlast\u00edk"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295279", "OA papers": [{"PaperId": "https://openalex.org/W2117723017", "PaperTitle": "An Improved MDCT IP Core Generator with Architectural Model Simulation", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Slovak Academy of Sciences": 4.0}, "Authors": ["Peter Malik", "Marcel Balaz", "T. Pikula", "Martin Simlastik"]}]}, {"DBLP title": "A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System.", "DBLP authors": ["Chiou-Kou Tung", "Yu-Cherng Hung", "Shao-Hui Shieh", "Guo-Shing Huang"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295280", "OA papers": [{"PaperId": "https://openalex.org/W2155132174", "PaperTitle": "A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System", "Year": 2007, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"National Chin-Yi University of Technology": 4.0}, "Authors": ["Chiou-Kou Tung", "Yu-Cherng Hung", "Shao-Hui Shieh", "Guo-Shing Huang"]}]}, {"DBLP title": "Automatic Generation of Circuits for Approximate String Matching.", "DBLP authors": ["Tom\u00e1s Mart\u00ednek", "Otto Fuc\u00edk", "Patrik Beck", "Matej Lexa"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295281", "OA papers": [{"PaperId": "https://openalex.org/W2135286138", "PaperTitle": "Automatic generation of circuits for approximate string matching", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brno University of Technology": 2.0, "Czech Education and Scientific Network": 1.0, "Masaryk University": 1.0}, "Authors": ["Tom\u00e1\u0161 Mart\u00ednek", "Otto Fucik", "Pierre Beck", "Matej Lexa"]}]}, {"DBLP title": "About the Efficiency of Real Time Sequences FFT Computing.", "DBLP authors": ["Costin Cepisca", "Sorin Dan Grigorescu", "Mircea Covrig", "Horia Andrei"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295282", "OA papers": [{"PaperId": "https://openalex.org/W2143624833", "PaperTitle": "About the Efficiency of Real Time Sequences FFT Computing", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Bucharest": 3.0, "Valahia University of Targoviste": 1.0}, "Authors": ["Costin Cepisca", "S. Grigorescu", "Mircea Covrig", "Horia Andrei"]}]}, {"DBLP title": "Clockless Implementation of LEON2 for Low-Power Applications.", "DBLP authors": ["Martin Simlast\u00edk", "Viera Stopjakov\u00e1", "Libor Majer", "Peter Mal\u00edk"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295283", "OA papers": [{"PaperId": "https://openalex.org/W2107255897", "PaperTitle": "Clockless Implementation of LEON2 for Low-Power Applications", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Slovak University of Technology in Bratislava": 3.0, "Institute of Informatics": 0.5, "Slovak Academy of Sciences": 0.5}, "Authors": ["Martin Simlastik", "Viera Stopjakova", "Libor Majer", "Pradeep Kumar Malik"]}]}, {"DBLP title": "Decomposition of Logic Functions in Reed-Muller Spectral Domain.", "DBLP authors": ["Edward Hrynkiewicz", "Stefan Kolodzinski"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295284", "OA papers": [{"PaperId": "https://openalex.org/W2167506420", "PaperTitle": "Decomposition of Logic Functions in Reed-Muller Spectral Domain", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Silesian University of Technology": 1.0, "Pratt & Whitney, Kalisz, Poland": 1.0}, "Authors": ["Edward Hrynkiewicz", "Stefan Kolodzinski"]}]}, {"DBLP title": "Design of Addition and Multiplication Units for High Performance Interval Arithmetic Processor.", "DBLP authors": ["Alexandru Amaricai", "Mircea Vladutiu", "Lucian Prodan", "Mihai Udrescu", "Oana Boncalo"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295285", "OA papers": [{"PaperId": "https://openalex.org/W2155733245", "PaperTitle": "Design of Addition and Multiplication Units for High Performance Interval Arithmetic Processor", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Polytechnic University of Timi\u015foara": 5.0}, "Authors": ["Alexandru Amaricai", "Mircea Vladutiu", "L. Prodan", "Mihai Udrescu", "Oana Boncalo"]}]}, {"DBLP title": "Establishing a New Course in Reconfigurable Logic System Design.", "DBLP authors": ["Jim T\u00f8rresen", "Jorgen Norendal", "Kyrre Glette"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295286", "OA papers": [{"PaperId": "https://openalex.org/W2128887285", "PaperTitle": "Establishing a New Course in Reconfigurable Logic System Design", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Oslo": 3.0}, "Authors": ["Jim Torresen", "J. Norendal", "Kyrre Glette"]}]}, {"DBLP title": "Power Dissipation in Basic Global Clock Distribution Networks.", "DBLP authors": ["Artur L. Sobczyk", "Arkadiusz W. Luczyk", "Witold A. Pleskacz"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295287", "OA papers": [{"PaperId": "https://openalex.org/W2097374231", "PaperTitle": "Power Dissipation in Basic Global Clock Distribution Networks", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Warsaw University of Technology": 3.0}, "Authors": ["A.L. Sobczyk", "Arkadiusz W. Luczyk", "Witold A. Pleskacz"]}]}, {"DBLP title": "Partitioning Optimization by Recursive Moves of Hierarchically Built Clusters.", "DBLP authors": ["Roman P. Bazylevych", "Ihor Podolskyy", "Lubov Bazylevych"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295288", "OA papers": [{"PaperId": "https://openalex.org/W2110760608", "PaperTitle": "Partitioning Optimization by Recursive Moves of Hierarchically Built Clusters", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Lviv Polytechnic National University": 3.0}, "Authors": ["Roman Bazylevych", "I. Podolskyy", "Lubov Bazylevych"]}]}, {"DBLP title": "A Mixed Approach for Unified Logic Diagnosis.", "DBLP authors": ["Alexandre Rousset", "Alberto Bosio", "Patrick Girard", "Christian Landrault", "Serge Pravossoudovitch", "Arnaud Virazel"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295289", "OA papers": [{"PaperId": "https://openalex.org/W2098026353", "PaperTitle": "A Mixed Approach for Unified Logic Diagnosis", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Montpellier": 6.0}, "Authors": ["Abel Rousset", "Alberto Bosio", "Patrick Girard", "Christian Landrault", "Serge Pravossoudovitch", "Arnaud Virazel"]}]}, {"DBLP title": "Design and Analysis of a New Self-Testing Adder which Utilizes Polymorphic Gates.", "DBLP authors": ["Luk\u00e1s Sekanina"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295290", "OA papers": [{"PaperId": "https://openalex.org/W2138686502", "PaperTitle": "Design and Analysis of a New Self-Testing Adder Which Utilizes Polymorphic Gates", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Brno University of Technology": 1.0}, "Authors": ["Lukas Sekanina"]}]}, {"DBLP title": "A HW/SW Architecture to Reduce the Effects of Soft-Errors in Real-Time Operating System Services.", "DBLP authors": ["Mohammad Hossein Neishaburi", "Mohammad Reza Kakoee", "Masoud Daneshtalab", "Saeed Safari", "Zainalabedin Navabi"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295291", "OA papers": [{"PaperId": "https://openalex.org/W2140077278", "PaperTitle": "A HW/SW Architecture to Reduce the Effects of Soft-Errors in Real-Time Operating System Services", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Tehran": 5.0}, "Authors": ["M.H. Neishaburi", "Mohammad Reza Kakoee", "Masoud Daneshtalab", "Saeed Safari", "Zainalabedin Navabi"]}]}, {"DBLP title": "Multiple Errors Detection Technique for RAM.", "DBLP authors": ["Sergei B. Musin", "Alexander A. Ivaniuk", "Vyacheslav N. Yarmolik"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295292", "OA papers": [{"PaperId": "https://openalex.org/W2058863291", "PaperTitle": "Multiple Errors Detection Technique for RAM", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Belarussian State Univ. of Inf. & Radioelectron., Minsk": 2.0, "Bialystok University of Technology": 1.0}, "Authors": ["S.B. Musin", "A.A. Ivaniuk", "Vyacheslav N. Yarmolik"]}]}, {"DBLP title": "Test Pattern Generator for Delay Faults.", "DBLP authors": ["Tomasz Rudnicki", "Andrzej Hlawiczka"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295293", "OA papers": [{"PaperId": "https://openalex.org/W2140141266", "PaperTitle": "Test Pattern Generator for Delay Faults", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Silesian University of Technology": 2.0}, "Authors": ["T. Rudnicki", "A. H\u0142awiczka"]}]}, {"DBLP title": "An Experimental Analysis of SEU Sensitiveness on System Knowledge-based Hardening Techniques.", "DBLP authors": ["Oscar Ruano", "Pilar Reyes", "Juan Antonio Maestro", "Luca Sterpone", "Pedro Reviriego"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295294", "OA papers": [{"PaperId": "https://openalex.org/W2101192422", "PaperTitle": "An Experimental Analysis of SEU Sensitiveness on System Knowledge-based Hardening Techniques", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Nebrija University": 3.0, "Polytechnic University of Turin": 1.0, "Carlos III University of Madrid": 1.0}, "Authors": ["Oscar Antonio Ruano", "Pablo Mej\u00eda Reyes", "Juan Antonio Maestro", "Luca Sterpone", "Pedro Reviriego"]}]}, {"DBLP title": "A Novel Parity Bit Scheme for SBox in AES Circuits.", "DBLP authors": ["Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295295", "OA papers": [{"PaperId": "https://openalex.org/W2053242837", "PaperTitle": "A Novel Parity Bit Scheme for SBox in AES Circuits", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Montpellier": 3.0}, "Authors": ["Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"]}]}, {"DBLP title": "Designing Time-to-Digital Converter for Asynchronous ADCs.", "DBLP authors": ["Dariusz Koscielnik", "Marek Miskowicz"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295296", "OA papers": [{"PaperId": "https://openalex.org/W1978791496", "PaperTitle": "Designing Time-to-Digital Converter for Asynchronous ADCs", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"AGH University of Science and Technology": 2.0}, "Authors": ["Dariusz Koscielnik", "Marek Miskowicz"]}]}, {"DBLP title": "Algorithm for DRM Signal Recognition in Time Domain and Hardware Realization.", "DBLP authors": ["Lukas Ruckay", "Jiri Nedved"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295297", "OA papers": [{"PaperId": "https://openalex.org/W1969397085", "PaperTitle": "Algorithm for DRM Signal Recognition in Time Domain and Hardware Realization", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ASICentrum (Czechia)": 2.0}, "Authors": ["L. Ruckay", "J. Nedved"]}]}, {"DBLP title": "RF Transformer Model Parameters Measurement.", "DBLP authors": ["Vytautas Dumbrava", "Linas Svilainis"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295298", "OA papers": [{"PaperId": "https://openalex.org/W2163484952", "PaperTitle": "RF Transformer Model Parameters Measurement", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kaunas University of Technology": 2.0}, "Authors": ["V. Dumbrava", "Linas Svilainis"]}]}, {"DBLP title": "Improving Tolerance to Power-Supply and Temperature Variations in Synchronous Circuits.", "DBLP authors": ["Jorge Semi\u00e3o", "Judit Freijedo", "Juan J. Rodr\u00edguez-Andina", "Fabian Vargas", "Marcelino B. Santos", "Isabel C. Teixeira", "Jo\u00e3o Paulo Teixeira"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295299", "OA papers": [{"PaperId": "https://openalex.org/W2146526395", "PaperTitle": "Improving Tolerance to Power-Supply and Temperature Variations in Synchronous Circuits", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Inst. Super. Tecnico, Lisbon": 5.0, "Universidade de Vigo": 1.0, "Pontifical Catholic University of Rio Grande do Sul": 1.0}, "Authors": ["Jorge Semi\u00e3o", "J. Freijedo", "Juan J. Rodriguez-Andina", "Fabian Vargas", "Maria Jos\u00e9 Santos", "Isabel C. Teixeira", "Jos\u00e9 A. Teixeira"]}]}, {"DBLP title": "A Framework for Self-Healing Radiation-Tolerant Implementations on Reconfigurable FPGAs.", "DBLP authors": ["Manuel G. Gericota", "Lu\u00eds F. Lemos", "Gustavo R. Alves", "Jos\u00e9 M. Ferreira"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295300", "OA papers": [{"PaperId": "https://openalex.org/W2150757728", "PaperTitle": "A Framework for Self-Healing Radiation-Tolerant Implementations on Reconfigurable FPGAs", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ISEP\\LABORIS, Porto": 3.0, "Dep. of Electrical and Computer Engineering \u00bf FEUP, Rua Dr. Roberto Frias, 4200-465 Porto - PORTUGAL. jmf@fe.up.pt": 1.0}, "Authors": ["Manuel Gericota", "L\u00edvia Lovato Pires de Lemos", "Gilvan Alves", "Jos\u00e9 M.F. Ferreira"]}]}, {"DBLP title": "Flip-Flops and Scan-Path Elements for Nanoelectronics.", "DBLP authors": ["Ren\u00e9 Kothe", "Heinrich Theodor Vierhaus"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295301", "OA papers": [{"PaperId": "https://openalex.org/W2110686291", "PaperTitle": "Flip-Flops and Scan-Path Elements for Nanoelectronics", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 2.0}, "Authors": ["Ralph Kothe", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "Proposal of VLIW Architecture for Application Specific Processors with Built-in-Self-Repair Facility via Variable Accuracy Arithmetic.", "DBLP authors": ["Pawel Pawlowski", "Adam Dabrowski", "Mario Sch\u00f6lzel"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295302", "OA papers": [{"PaperId": "https://openalex.org/W2125283141", "PaperTitle": "Proposal of VLIW Architecture for Application Specific Processors with Built-in-Self-Repair facility via Variable Accuracy Arithmetic", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pozna\u0144 University of Technology": 2.0, "Brandenburg University of Technology Cottbus-Senftenberg": 1.0}, "Authors": ["Piotr Paw\u0142owski", "Anne Dabrowski", "Mario Scholzel"]}]}, {"DBLP title": "Dedicated Architecture for Double Precision Matrix Multiplication in Supercomputing Environment.", "DBLP authors": ["Pawel Russek", "Kazimierz Wiatr"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295303", "OA papers": [{"PaperId": "https://openalex.org/W2004178261", "PaperTitle": "Dedicated architecture for double precision matrix multiplication in supercomputing environment", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"AGH University of Science and Technology": 2.0}, "Authors": ["Pawel Grzegorz Russek", "Kazimierz Wiatr"]}]}, {"DBLP title": "Design Issues of a Low Frequency Low-Pass Filter for Medical Applications Using CMOS Technology.", "DBLP authors": ["Andr\u00e1s Tim\u00e1r", "M\u00e1rta Rencz"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295304", "OA papers": [{"PaperId": "https://openalex.org/W2124798616", "PaperTitle": "Design issues of a low frequency low-pass filter for medical applications using CMOS technology", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Budapest University of Technology and Economics": 2.0}, "Authors": ["A. Timar", "Marta Rencz"]}]}, {"DBLP title": "Feasibility of Image Compression in FPGA-based Neural Networks.", "DBLP authors": ["Vladimir Havel", "Karel K. Vlcek"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295305", "OA papers": [{"PaperId": "https://openalex.org/W2169886663", "PaperTitle": "Feasibility of Image Compression in FPGA based Neural Networks", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Ostrava": 2.0}, "Authors": ["Vojtech Havel", "Kamil Vlcek"]}]}, {"DBLP title": "IP Integration Overhead Analysis in System-on-Chip Video Encoder.", "DBLP authors": ["Antti Rasmus", "Ari Kulmala", "Erno Salminen", "Timo D. H\u00e4m\u00e4l\u00e4inen"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295306", "OA papers": [{"PaperId": "https://openalex.org/W2140589989", "PaperTitle": "IP Integration Overhead Analysis in System-on-Chip Video Encoder", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tampere University of Applied Sciences": 4.0}, "Authors": ["A. Rasmus", "Ari Kulmala", "Eeva Salminen", "Timo H\u00e4m\u00e4l\u00e4inen"]}]}, {"DBLP title": "Quadrature-Phase Topology of a High Frequency Ring Oscillator.", "DBLP authors": ["\u00c1bel V\u00e1mos"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295307", "OA papers": [{"PaperId": "https://openalex.org/W2130012952", "PaperTitle": "Quadrature-Phase Topology of a High Frequency Ring Oscillator", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Budapest University of Technology and Economics": 1.0}, "Authors": ["A. Vamos"]}]}, {"DBLP title": "Reticle Exposure Plans for Multi-Project Wafers.", "DBLP authors": ["Rung-Bin Lin", "Da-Wei Hsu", "Ming-Hsine Kuo", "Meng-Chiou Wu"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295308", "OA papers": [{"PaperId": "https://openalex.org/W2167630859", "PaperTitle": "Reticle Exposure Plans for Multi-Project Wafers", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Yuan Ze University": 4.0}, "Authors": ["Rung-Bin Lin", "Da-Wei Hsu", "Ming-Hsine Kuo", "Meng-Chiou Wu"]}]}, {"DBLP title": "Low Cost, Low Power, Intelligent Brake Temperature Sensor System for Automotive Applications.", "DBLP authors": ["Gyula Bakonyi-Kiss", "Zolt\u00e1n Szucs"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295309", "OA papers": [{"PaperId": "https://openalex.org/W2144031528", "PaperTitle": "Low cost, low power, intelligent brake temperature sensor system for automotive applications", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Budapest University of Technology and Economics": 2.0}, "Authors": ["G. Bakonyi-Kiss", "Z Szucs"]}]}, {"DBLP title": "Determining MOSFET Parameters in Moderate Inversion.", "DBLP authors": ["Matthias Bucher", "Antonios Bazigos", "Wladyslaw Grabinski"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295310", "OA papers": [{"PaperId": "https://openalex.org/W2139076807", "PaperTitle": "Determining MOSFET Parameters in Moderate Inversion", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"First Technical University": 0.5, "Technical University of Crete": 0.5, "National Technical University of Athens": 1.0, "Institution de Lavigny": 1.0}, "Authors": ["Maxime Bucher", "Antonios Bazigos", "W. Grabinski"]}]}, {"DBLP title": "Evolutionary System for Analog Test Frequencies Selection with Fuzzy Initialization.", "DBLP authors": ["Tomasz Golonek", "Damian Grzechca", "Jerzy Rutkowski"], "year": 2007, "doi": "https://dblp.org/rec/conf/ddecs/GolonekGR07.html?view=bibtex", "OA papers": []}, {"DBLP title": "Fault Injection and Simulation for Fault Tolerant Reconfigurable Duplex System.", "DBLP authors": ["Pavel Kubal\u00edk", "Jir\u00ed Kvasnicka", "Hana Kub\u00e1tov\u00e1"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295312", "OA papers": [{"PaperId": "https://openalex.org/W2116536562", "PaperTitle": "Fault Injection and Simulation for Fault Tolerant Reconfigurable Duplex System", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Czech Technical University in Prague": 3.0}, "Authors": ["Pavel Kubalik", "Jan Kvasni\u010dka", "Hana Kubatova"]}]}, {"DBLP title": "Intrusion Detection System Intended for Multigigabit Networks.", "DBLP authors": ["Jan Korenek", "Petr Kobiersk\u00fd"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295313", "OA papers": [{"PaperId": "https://openalex.org/W2056947921", "PaperTitle": "Intrusion Detection System Intended for Multigigabit Networks", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Brno University of Technology": 1.0, "Czech Education and Scientific Network": 1.0}, "Authors": ["Jan Korenek", "P. Kobiersky"]}]}, {"DBLP title": "Open Defects Caused by Scratches and Yield Modelling in Deep Sub-micron Integrated Circuit.", "DBLP authors": ["Wlodzimierz Jonca"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295314", "OA papers": [{"PaperId": "https://openalex.org/W2102338734", "PaperTitle": "Open Defects Caused by Scratches and Yield Modelling in Deep Sub-Micron Integrated Circuit", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Microelectronics and Optoelectronics, Warsaw University of Technology, Poland. Email: wjonca@gmail.com": 1.0}, "Authors": ["Wlodzimierz Jonca"]}]}, {"DBLP title": "Transition Faults Testing Based on Functional Delay Tests.", "DBLP authors": ["Eduardas Bareisa", "Vacius Jusas", "Kestutis Motiejunas", "Rimantas Seinauskas"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295315", "OA papers": [{"PaperId": "https://openalex.org/W2081460007", "PaperTitle": "Transition Faults Testing Based on Functional Delay Tests", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kaunas University of Technology": 4.0}, "Authors": ["Eduardas Barei\u0161a", "Vacius Jusas", "K. Motiejunas", "Rimantas \u0160einauskas"]}]}, {"DBLP title": "Redundancy and Test-Pattern Generation for Asynchronous Quasi-Delay-Insensitive Combinational Circuits.", "DBLP authors": ["Aristides Efthymiou"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295316", "OA papers": [{"PaperId": "https://openalex.org/W2167840346", "PaperTitle": "Redundancy and Test-Pattern Generation for Asynchronous Quasi-Delay-Insensitive Combinational Circuits", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Edinburgh": 1.0}, "Authors": ["A. Efthymiou"]}]}, {"DBLP title": "Prototyping Generators for On-line Test Vector Generation Based on PSL Properties.", "DBLP authors": ["Yann Oddos", "Katell Morin-Allory", "Dominique Borrione"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295317", "OA papers": [{"PaperId": "https://openalex.org/W2122049891", "PaperTitle": "Prototyping Generators for on-line test vector generation based on PSL properties", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0}, "Authors": ["Yann Oddos", "Katell Morin-Allory", "Dominique Borrione"]}]}, {"DBLP title": "On Variable Selection in SAT-LP-based Bounded Model Checking of Linear Hybrid Automata.", "DBLP authors": ["Marc Herbstritt", "Bernd Becker", "Erika \u00c1brah\u00e1m", "Christian Herde"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295318", "OA papers": [{"PaperId": "https://openalex.org/W2102817144", "PaperTitle": "On Variable Selection in SAT-LP-based Bounded Model Checking of Linear Hybrid Automata", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Freiburg": 3.0, "Carl von Ossietzky University of Oldenburg": 1.0}, "Authors": ["Marc Herbstritt", "Bernd Becker", "Edward P. Abraham", "Christian Herde"]}]}, {"DBLP title": "SAT-Based Equivalence Checking Based on Circuit Partitioning and Special Approaches for Conflict Clause Reuse.", "DBLP authors": ["Fabr\u00edcio Vivas Andrade", "M\u00e1rcia C. M. Oliveira", "Ant\u00f4nio Ot\u00e1vio Fernandes", "Claudionor Jos\u00e9 Nunes Coelho Jr."], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295319", "OA papers": [{"PaperId": "https://openalex.org/W2156364258", "PaperTitle": "SAT-Based Equivalence Checking Based on Circuit Partitioning and Special Approaches for Conflict Clause Reuse", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universidade Federal de Minas Gerais": 3.5, "Federal Center for Technological Education of Minas Gerais": 0.5}, "Authors": ["Felipe Vaz Andrade", "M.C.M. Oliveira", "Auguste Fernandes", "Celeste Coelho"]}]}, {"DBLP title": "Debug Patterns for Efficient High-level SystemC Debugging.", "DBLP authors": ["Frank Rogin", "Erhard Fehlauer", "Christian Haufe", "Sebastian Ohnewald"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295320", "OA papers": [{"PaperId": "https://openalex.org/W2126750946", "PaperTitle": "Debug Patterns for Efficient High-level SystemC Debugging", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS": 2.0, "AMD Saxony LLC & Co. KG, 01109 Dresden, Germany. christian.haufe@amd.com": 1.0, "AMD Saxony LLC & Co. KG, 01109 Dresden, Germany. sebastian.ohnewald@amd.com": 1.0}, "Authors": ["Frank Rogin", "E. Fehlauer", "Christoph C. Haufe", "Sebastian Ohnewald"]}]}, {"DBLP title": "Memory Based Analogue Signal Generation Implementation Issues for BIST.", "DBLP authors": ["Thomas O. Shea", "Ian Andrew Grout", "Jeffrey Ryan"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295321", "OA papers": [{"PaperId": "https://openalex.org/W2169727526", "PaperTitle": "Memory Based Analogue Signal Generation Implementation Issues for BIST", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Limerick": 3.0}, "Authors": ["T.O. Shea", "Ian Grout", "James M. Ryan"]}]}, {"DBLP title": "Developing Virtual ADC Testing Environment in MAPLE.", "DBLP authors": ["Petr Struhovsk\u00fd", "Ondrej Subrt", "Jir\u00ed Hospodka", "Pravoslav Mart\u00ednek"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295322", "OA papers": [{"PaperId": "https://openalex.org/W2130843734", "PaperTitle": "Developing Virtual ADC Testing Environment in MAPLE", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"CTU Prague, Prague": 4.0}, "Authors": ["P. Struhovsky", "O. Subrt", "Jiri Hospodka", "Pravoslav Martinek"]}]}, {"DBLP title": "ESD Failures of Integrated Circuits and Their Diagnostics Using Transmission Line Pulsing.", "DBLP authors": ["Zbigniew Piatek", "Jerzy F. Kolodziejski", "Witold A. Pleskacz"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295323", "OA papers": [{"PaperId": "https://openalex.org/W2124421632", "PaperTitle": "ESD Failures of Integrated Circuits and Their Diagnostics Using Transmission Line Pulsing", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Warsaw University of Technology": 2.0, "Institute of Electron Technology": 1.0}, "Authors": ["Z. Piatek", "J.F. Kolodziejski", "Witold A. Pleskacz"]}]}, {"DBLP title": "MEMS Testing by Vibrating Capacitor.", "DBLP authors": ["J\u00e1nos Mizsei", "M. Reggente"], "year": 2007, "doi": "https://doi.org/10.1109/DDECS.2007.4295324", "OA papers": [{"PaperId": "https://openalex.org/W2148686519", "PaperTitle": "MEMS Testing by Vibrating Capacitor", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Budapest University of Technology and Economics": 2.0}, "Authors": ["J\u00e1nos Mizsei", "Melania Reggente"]}]}]