# 6T SRAM Design and Implementation

This project presents the design and analysis of a 6-Transistor Static Random-Access Memory (6T SRAM) cell using CMOS technology. The design includes schematic creation, layout design, Verilog implementation, and waveform simulation.

---

## ğŸ“ Project Contents

- âœ… Verilog Code for 6T SRAM
- âœ… Testbench for Functional Simulation
- âœ… DSCH2 Schematic Design
- âœ… Microwind Layout Design
- âœ… Waveform Output from Microwind
- âœ… 3D View of Fabrication Process
- âœ… Project Report (Word/PDF)

---

## ğŸ”§ Tools Used

- *DSCH2* â€“ for Schematic Design
- *Microwind* â€“ for Layout and CMOS simulation
- *Verilog HDL* â€“ for behavioral simulation
- *ModelSim / Vivado / GTKWave* â€“ for testbench verification

---

## ğŸ“ˆ Simulation Results

The SRAM cell design was simulated for:
- *Write and Read operations*
- *Timing Diagrams and Signal Integrity*
- *CMOS layout verification*
- *3D fabrication structure visualization*

---

## ğŸ“„ Report Summary

The detailed project report includes:
- Introduction to SRAM and CMOS design
- Design methodology
- Diagrams and layout images
- Waveform analysis
- Observations and conclusions

---

## ğŸ¤ Contributions

Designed and developed by:  
*Rakesh Suramoni*
*Kamalvignesh boina*
*Jaya krishna*

---

## ğŸ“Œ License

This project is open for educational use. Feel free to fork, explore, or modify it.
