@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4067:13:4067:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4098:13:4098:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4144:13:4144:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4255:13:4255:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4439:13:4439:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4480:13:4480:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4506:13:4506:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4523:13:4523:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4600:13:4600:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":5364:13:5364:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6174:13:6174:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6283:13:6283:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6321:13:6321:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6394:13:6394:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":7283:13:7283:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":8340:13:8340:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":9299:13:9299:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10035:13:10035:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10750:13:10750:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10784:13:10784:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10820:13:10820:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10867:13:10867:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10901:13:10901:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":11767:13:11767:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12810:13:12810:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12822:15:12822:27|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12833:13:12833:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12846:13:12846:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4067:13:4067:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4098:13:4098:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4144:13:4144:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4255:13:4255:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4439:13:4439:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4480:13:4480:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4506:13:4506:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4523:13:4523:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4600:13:4600:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":5364:13:5364:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6174:13:6174:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6283:13:6283:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6321:13:6321:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6394:13:6394:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":7283:13:7283:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":8340:13:8340:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":9299:13:9299:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10035:13:10035:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10750:13:10750:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10784:13:10784:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10820:13:10820:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10867:13:10867:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10901:13:10901:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":11767:13:11767:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12810:13:12810:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12822:15:12822:27|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12833:13:12833:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12846:13:12846:25|User defined pragma syn_black_box detected
@W: CG238 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmd_server.v":48:6:48:18|Instantiation will not be bound to the VHDL entity. For mixed HDL, only integer/real/string generics on the VHDL side are supported.  Change VHDL generic types to one of the supported types for mixed HDL usage.
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":93:4:93:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":110:1:110:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":127:1:127:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":140:1:140:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":169:1:169:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":185:1:185:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":198:1:198:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":128:1:128:6|Pruning register bit 4 of wgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":186:1:186:6|Pruning register bit 4 of rgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\CLK_GEN.v":152:1:152:6|Pruning unused register clk2meghz_div[15:0]. Make sure that there are no unused intermediate registers.
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":93:4:93:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":110:1:110:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":127:1:127:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":140:1:140:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":169:1:169:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":185:1:185:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":198:1:198:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":128:1:128:6|Pruning register bit 2 of wgray[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":186:1:186:6|Pruning register bit 2 of rgray[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":149:1:149:6|Pruning unused register startb_d1. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":124:4:124:9|Pruning unused bits 31 to 16 of sp[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Optimizing register bit OSC_CT_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":111:4:111:9|Pruning register bits 31 to 16 of OSC_CT_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Optimizing register bit OPB_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":336:1:336:6|Pruning register bits 30 to 16 of OPB_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":93:4:93:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":110:1:110:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":127:1:127:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":140:1:140:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":169:1:169:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":185:1:185:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":198:1:198:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":128:1:128:6|Pruning register bit 4 of wgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v":186:1:186:6|Pruning register bit 4 of rgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":522:4:522:9|Feedback mux created for signal GPIO_FREE_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":508:4:508:9|Feedback mux created for signal DEBUG_IF_REG[31:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":499:4:499:9|Feedback mux created for signal ADCSELMUX_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":499:4:499:9|Sharing sequential element ADCSELMUX_IF_REG and merging GPIO_FREE_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":484:4:484:9|Feedback mux created for signal CCHL_IF_REG[31:21]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":475:4:475:9|Feedback mux created for signal EXT_BRAKE_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":475:4:475:9|Sharing sequential element EXT_BRAKE_IF_REG and merging GPIO_FREE_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":464:4:464:9|Feedback mux created for signal MAINS_LEVEL_IF_REG[31:17]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":455:4:455:9|Feedback mux created for signal SERVICE_PENDANT_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":455:4:455:9|Sharing sequential element SERVICE_PENDANT_IF_REG and merging GPIO_FREE_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":443:4:443:9|Feedback mux created for signal STAND_IF_REG[31:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":424:4:424:9|Feedback mux created for signal LIFT_96V_IF_REG[30:21]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":410:4:410:9|Feedback mux created for signal LIFT_MOTOR_SENSOR_IF_REG[31:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":410:4:410:9|Sharing sequential element LIFT_MOTOR_SENSOR_IF_REG and merging DEBUG_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":392:4:392:9|Feedback mux created for signal SPD_EMOPS_IF_REG[31:24]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":376:4:376:9|Feedback mux created for signal SPD_DMD_IF_REG[31:22]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":362:4:362:9|Feedback mux created for signal GANTRY_BRAKE_IF_REG[31:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":362:4:362:9|Sharing sequential element GANTRY_BRAKE_IF_REG and merging DEBUG_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":306:4:306:9|Feedback mux created for signal GANTRY_96V_IF_REG[30:24]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":294:4:294:9|Feedback mux created for signal GANTRY_EMOPS_IF_REG[31:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":294:4:294:9|Sharing sequential element GANTRY_EMOPS_IF_REG and merging STAND_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":281:4:281:9|Feedback mux created for signal POWER_IF_REG[31:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":281:4:281:9|Sharing sequential element POWER_IF_REG and merging STAND_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":306:4:306:9|All reachable assignments to GANTRY_96V_IF_REG[30:24] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":376:4:376:9|All reachable assignments to SPD_DMD_IF_REG[31:22] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":392:4:392:9|All reachable assignments to SPD_EMOPS_IF_REG[31:24] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":424:4:424:9|All reachable assignments to LIFT_96V_IF_REG[30:21] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":443:4:443:9|All reachable assignments to STAND_IF_REG[31:18] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":464:4:464:9|All reachable assignments to MAINS_LEVEL_IF_REG[31:17] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":484:4:484:9|All reachable assignments to CCHL_IF_REG[31:21] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":508:4:508:9|All reachable assignments to DEBUG_IF_REG[31:20] assign 0, register removed by optimization
@W: CL250 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":522:4:522:9|All reachable assignments to GPIO_FREE_IF_REG[31:16] assign 0, register removed by optimization
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Optimizing register bit OPB_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Optimizing register bit OPB_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Optimizing register bit OPB_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Optimizing register bit OPB_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Optimizing register bit OPB_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Optimizing register bit OPB_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Optimizing register bit OPB_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\GPIO.v":540:4:540:9|Pruning register bits 30 to 24 of OPB_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG238 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":262:6:262:18|Instantiation will not be bound to the VHDL entity. For mixed HDL, only integer/real/string generics on the VHDL side are supported.  Change VHDL generic types to one of the supported types for mixed HDL usage.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Optimizing register bit mssb_status[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":210:4:210:9|Pruning register bits 31 to 2 of mssb_status[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Optimizing register bit pwm_status[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Pruning register bits 31 to 24 of pwm_status[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":262:4:262:9|Pruning register bits 7 to 2 of pwm_status[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":238:4:238:9|Optimizing register bit sync_cntr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":238:4:238:9|Optimizing register bit sync_cntr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":238:4:238:9|Optimizing register bit sync_cntr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":238:4:238:9|Optimizing register bit sync_cntr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":238:4:238:9|Optimizing register bit sync_cntr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":238:4:238:9|Optimizing register bit sync_cntr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":238:4:238:9|Pruning register bits 7 to 2 of sync_cntr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":200:4:200:9|Initial value is not supported on state machine state
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm_wrapper.v":33:28:33:35|Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\MSSB_IF.v":30:28:30:35|Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\FPGA_WD.v":31:1:31:6|Optimizing register bit watchdog_time_100us[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\FPGA_WD.v":31:1:31:6|Pruning register bit 4 of watchdog_time_100us[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\DAC_DACx0504_IF.v":19:24:19:31|Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\DAC_DACx0504_IF.v":20:24:20:29|Input port bits 31 to 16 of OPB_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":130:1:130:6|Optimizing register bit conv_count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":130:1:130:6|Optimizing register bit conv_count[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Pruning register bits 7 to 6 of time_out_count[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":130:1:130:6|Pruning register bits 7 to 6 of conv_count[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Initial value is not supported on state machine status
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Initial value is not supported on state machine state
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Optimizing register bit time_out_count[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":147:4:147:9|Pruning unused register time_out_count[5:0]. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":58:25:58:32|Input port bits 31 to 12 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADC_ADS8864_IF.v":60:25:60:30|Input port bits 31 to 16 of OPB_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\EEPROM_OPB_IF.v":7:24:7:29|Input port bits 27 to 24 of EEP_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\OSCILLATOR_COUNTER.v":29:24:29:32|Input port bits 31 to 16 of OSC_CT_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\CLK_GEN.v":34:17:34:26|Input port bits 31 to 16 of CLK_GEN_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\CLK_GEN.v":35:17:35:24|Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v":235:4:235:9|Optimizing register bit timeout_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v":235:4:235:9|Pruning register bits 15 to 8 of timeout_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_read.v":176:4:176:9|Pruning register bits 15 to 8 of timeout_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_read.v":74:4:74:9|Pruning register bits 7 to 3 of state[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CD326 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":236:23:236:33|Port half_period_strobe of entity work.ph_pwm is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":63:14:63:19|Signal enable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":64:14:64:24|Signal pd_pwm6_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":65:14:65:26|Signal pd_pwm6_out_n is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":66:14:66:27|Signal en_pd_pwm6_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":67:14:67:21|Signal not_used is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":195:9:195:10|Pruning unused register sync_mot_pwm_param45_3(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":195:9:195:10|Pruning unused register sync_mot_pwm_param23_3(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":195:9:195:10|Pruning unused register sync_mot_pwm_param01_3(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":167:9:167:10|Pruning unused register valid_mot_pwm_param45_4(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":167:9:167:10|Pruning unused register valid_mot_pwm_param23_4(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd":167:9:167:10|Pruning unused register valid_mot_pwm_param01_6(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":353:6:353:7|Pruning unused register uart_rx_stop_count_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":222:6:222:7|Pruning unused register uart_tx_stop_count_2(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":353:6:353:7|Pruning unused register uart_rx_stop_count_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":222:6:222:7|Pruning unused register uart_tx_stop_count_2(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":353:6:353:7|Initial value is not supported on state machine uart_rx_state
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":222:6:222:7|Initial value is not supported on state machine uart_tx_state
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd":100:10:100:11|Optimizing register bit bit_cntr(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd":100:10:100:11|Pruning register bit 4 of bit_cntr(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd":100:10:100:11|Initial value is not supported on state machine eeprom_cycle_state
@W: CL246 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd":40:10:40:20|Input port bits 3 to 2 of eeprom_inst(3 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":353:6:353:7|Initial value is not supported on state machine uart_rx_state
@W: CL249 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":222:6:222:7|Initial value is not supported on state machine uart_tx_state
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Optimizing register bit debounce_cntr(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Pruning register bit 31 of debounce_cntr(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Optimizing register bit debounce_cntr(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Pruning register bit 30 of debounce_cntr(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Optimizing register bit debounce_cntr(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Pruning register bit 29 of debounce_cntr(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Optimizing register bit debounce_cntr(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd":51:10:51:11|Pruning register bit 28 of debounce_cntr(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

