// Seed: 3663632677
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output tri1 id_2;
  output wire id_1;
  wire id_4;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd87,
    parameter id_6 = 32'd56
) (
    output supply0 id_0,
    input uwire id_1,
    output wand id_2,
    output wire id_3,
    output supply0 id_4,
    input tri0 _id_5,
    input uwire _id_6,
    input wire id_7,
    input wor id_8
);
  logic id_10;
  xnor primCall (id_2, id_7, id_8, id_10, id_11);
  wire [-1 : 1  +  -1  |  -1  ==  -1] id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10
  );
  wire [id_6 : id_5] id_12;
endmodule
