 
****************************************
Report : area
Design : TOP
Version: O-2018.06-SP4
Date   : Wed Oct 26 12:37:13 2022
****************************************

Library(s) Used:

    saed32rvt_ff1p16vn40c (File: /data/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff1p16vn40c.db)

Number of ports:                           36
Number of nets:                           114
Number of cells:                           81
Number of combinational cells:             36
Number of sequential cells:                43
Number of macros/black boxes:               0
Number of buf/inv:                          6
Number of references:                       1

Combinational area:                 94.287424
Buf/Inv area:                        9.149184
Noncombinational area:             284.133001
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   378.420426
Total area:                 undefined

Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                           Estimated  Perc. of
  Module   Implem.  Count       Area cell area
  -------- -------  ----- ---------- ---------
  DW01_add apparch      3    61.7570     16.3%
  -------- -------  ----- ---------- ---------
  Total:                3    61.7570     16.3%

Total synthetic cell area:              61.7570  16.3%  (estimated)

1
