;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; adc
adc_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
adc_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
adc_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
adc_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
adc_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
adc_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
adc_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
adc_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
adc_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
adc_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
adc_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
adc_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
adc_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
adc_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
adc_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
adc_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
adc_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
adc_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
adc_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
adc_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
adc_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
adc_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
adc_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
adc_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
adc_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
adc_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
adc_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
adc_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
adc_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
adc_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
adc_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
adc_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
adc_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
adc_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
adc_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
adc_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
adc_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
adc_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
adc_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
adc_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
adc_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
adc_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
adc_cy_psoc4_sar__SAR_NUMBER EQU 0
adc_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
adc_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
adc_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
adc_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
adc_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
adc_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
adc_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
adc_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
adc_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
adc_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
adc_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
adc_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
adc_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
adc_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
adc_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
adc_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
adc_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
adc_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
adc_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
adc_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
adc_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
adc_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
adc_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
adc_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
adc_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
adc_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
adc_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
adc_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
adc_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
adc_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
adc_cy_psoc4_sarmux_8__VNEG0 EQU 0
adc_intClock__DIVIDER_MASK EQU 0x0000FFFF
adc_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
adc_intClock__ENABLE_MASK EQU 0x80000000
adc_intClock__MASK EQU 0x80000000
adc_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00
adc_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
adc_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
adc_IRQ__INTC_MASK EQU 0x4000
adc_IRQ__INTC_NUMBER EQU 14
adc_IRQ__INTC_PRIOR_MASK EQU 0xC00000
adc_IRQ__INTC_PRIOR_NUM EQU 3
adc_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
adc_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
adc_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; uart
uart_rx__0__DM__MASK EQU 0x7000
uart_rx__0__DM__SHIFT EQU 12
uart_rx__0__DR EQU CYREG_PRT0_DR
uart_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
uart_rx__0__HSIOM_GPIO EQU 0
uart_rx__0__HSIOM_I2C EQU 14
uart_rx__0__HSIOM_I2C_SCL EQU 14
uart_rx__0__HSIOM_MASK EQU 0x000F0000
uart_rx__0__HSIOM_SHIFT EQU 16
uart_rx__0__HSIOM_SPI EQU 15
uart_rx__0__HSIOM_SPI_MOSI EQU 15
uart_rx__0__HSIOM_UART EQU 9
uart_rx__0__HSIOM_UART_RX EQU 9
uart_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
uart_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
uart_rx__0__MASK EQU 0x10
uart_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
uart_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
uart_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
uart_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
uart_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
uart_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
uart_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
uart_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
uart_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
uart_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
uart_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
uart_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
uart_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
uart_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
uart_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
uart_rx__0__PC EQU CYREG_PRT0_PC
uart_rx__0__PC2 EQU CYREG_PRT0_PC2
uart_rx__0__PORT EQU 0
uart_rx__0__PS EQU CYREG_PRT0_PS
uart_rx__0__SHIFT EQU 4
uart_rx__DR EQU CYREG_PRT0_DR
uart_rx__INTCFG EQU CYREG_PRT0_INTCFG
uart_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
uart_rx__MASK EQU 0x10
uart_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
uart_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
uart_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
uart_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
uart_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
uart_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
uart_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
uart_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
uart_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
uart_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
uart_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
uart_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
uart_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
uart_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
uart_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
uart_rx__PC EQU CYREG_PRT0_PC
uart_rx__PC2 EQU CYREG_PRT0_PC2
uart_rx__PORT EQU 0
uart_rx__PS EQU CYREG_PRT0_PS
uart_rx__SHIFT EQU 4
uart_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
uart_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
uart_SCB__CTRL EQU CYREG_SCB1_CTRL
uart_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
uart_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
uart_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
uart_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
uart_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
uart_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
uart_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
uart_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
uart_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
uart_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
uart_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
uart_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
uart_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
uart_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
uart_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
uart_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
uart_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
uart_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
uart_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
uart_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
uart_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
uart_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
uart_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
uart_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
uart_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
uart_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
uart_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
uart_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
uart_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
uart_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
uart_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
uart_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
uart_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
uart_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
uart_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
uart_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
uart_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
uart_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
uart_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
uart_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
uart_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
uart_SCB__INTR_M EQU CYREG_SCB1_INTR_M
uart_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
uart_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
uart_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
uart_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
uart_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
uart_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
uart_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
uart_SCB__INTR_S EQU CYREG_SCB1_INTR_S
uart_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
uart_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
uart_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
uart_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
uart_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
uart_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
uart_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
uart_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
uart_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
uart_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
uart_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
uart_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
uart_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
uart_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
uart_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
uart_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
uart_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
uart_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
uart_SCB__SS0_POSISTION EQU 0
uart_SCB__SS1_POSISTION EQU 1
uart_SCB__SS2_POSISTION EQU 2
uart_SCB__SS3_POSISTION EQU 3
uart_SCB__STATUS EQU CYREG_SCB1_STATUS
uart_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
uart_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
uart_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
uart_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
uart_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
uart_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
uart_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
uart_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
uart_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
uart_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
uart_SCBCLK__ENABLE_MASK EQU 0x80000000
uart_SCBCLK__MASK EQU 0x80000000
uart_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00
uart_tx__0__DM__MASK EQU 0x38000
uart_tx__0__DM__SHIFT EQU 15
uart_tx__0__DR EQU CYREG_PRT0_DR
uart_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
uart_tx__0__HSIOM_GPIO EQU 0
uart_tx__0__HSIOM_I2C EQU 14
uart_tx__0__HSIOM_I2C_SDA EQU 14
uart_tx__0__HSIOM_MASK EQU 0x00F00000
uart_tx__0__HSIOM_SHIFT EQU 20
uart_tx__0__HSIOM_SPI EQU 15
uart_tx__0__HSIOM_SPI_MISO EQU 15
uart_tx__0__HSIOM_UART EQU 9
uart_tx__0__HSIOM_UART_TX EQU 9
uart_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
uart_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
uart_tx__0__MASK EQU 0x20
uart_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
uart_tx__0__OUT_SEL_SHIFT EQU 10
uart_tx__0__OUT_SEL_VAL EQU -1
uart_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
uart_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
uart_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
uart_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
uart_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
uart_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
uart_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
uart_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
uart_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
uart_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
uart_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
uart_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
uart_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
uart_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
uart_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
uart_tx__0__PC EQU CYREG_PRT0_PC
uart_tx__0__PC2 EQU CYREG_PRT0_PC2
uart_tx__0__PORT EQU 0
uart_tx__0__PS EQU CYREG_PRT0_PS
uart_tx__0__SHIFT EQU 5
uart_tx__DR EQU CYREG_PRT0_DR
uart_tx__INTCFG EQU CYREG_PRT0_INTCFG
uart_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
uart_tx__MASK EQU 0x20
uart_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
uart_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
uart_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
uart_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
uart_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
uart_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
uart_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
uart_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
uart_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
uart_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
uart_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
uart_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
uart_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
uart_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
uart_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
uart_tx__PC EQU CYREG_PRT0_PC
uart_tx__PC2 EQU CYREG_PRT0_PC2
uart_tx__PORT EQU 0
uart_tx__PS EQU CYREG_PRT0_PS
uart_tx__SHIFT EQU 5

; Pin_Led
Pin_Led__0__DM__MASK EQU 0x07
Pin_Led__0__DM__SHIFT EQU 0
Pin_Led__0__DR EQU CYREG_PRT1_DR
Pin_Led__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Led__0__HSIOM_MASK EQU 0x0000000F
Pin_Led__0__HSIOM_SHIFT EQU 0
Pin_Led__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Led__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Led__0__MASK EQU 0x01
Pin_Led__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Led__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Led__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Led__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Led__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Led__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Led__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Led__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Led__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Led__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Led__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Led__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Led__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Led__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Led__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Led__0__PC EQU CYREG_PRT1_PC
Pin_Led__0__PC2 EQU CYREG_PRT1_PC2
Pin_Led__0__PORT EQU 1
Pin_Led__0__PS EQU CYREG_PRT1_PS
Pin_Led__0__SHIFT EQU 0
Pin_Led__DR EQU CYREG_PRT1_DR
Pin_Led__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Led__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Led__MASK EQU 0x01
Pin_Led__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Led__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Led__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Led__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Led__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Led__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Led__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Led__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Led__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Led__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Led__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Led__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Led__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Led__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Led__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Led__PC EQU CYREG_PRT1_PC
Pin_Led__PC2 EQU CYREG_PRT1_PC2
Pin_Led__PORT EQU 1
Pin_Led__PS EQU CYREG_PRT1_PS
Pin_Led__SHIFT EQU 0

; pin_input1
pin_input1__0__DM__MASK EQU 0x07
pin_input1__0__DM__SHIFT EQU 0
pin_input1__0__DR EQU CYREG_PRT2_DR
pin_input1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pin_input1__0__HSIOM_MASK EQU 0x0000000F
pin_input1__0__HSIOM_SHIFT EQU 0
pin_input1__0__INTCFG EQU CYREG_PRT2_INTCFG
pin_input1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pin_input1__0__MASK EQU 0x01
pin_input1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pin_input1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pin_input1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pin_input1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pin_input1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pin_input1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pin_input1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pin_input1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pin_input1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pin_input1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pin_input1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pin_input1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pin_input1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pin_input1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pin_input1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pin_input1__0__PC EQU CYREG_PRT2_PC
pin_input1__0__PC2 EQU CYREG_PRT2_PC2
pin_input1__0__PORT EQU 2
pin_input1__0__PS EQU CYREG_PRT2_PS
pin_input1__0__SHIFT EQU 0
pin_input1__DR EQU CYREG_PRT2_DR
pin_input1__INTCFG EQU CYREG_PRT2_INTCFG
pin_input1__INTSTAT EQU CYREG_PRT2_INTSTAT
pin_input1__MASK EQU 0x01
pin_input1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pin_input1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pin_input1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pin_input1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pin_input1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pin_input1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pin_input1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pin_input1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pin_input1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pin_input1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pin_input1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pin_input1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pin_input1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pin_input1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pin_input1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pin_input1__PC EQU CYREG_PRT2_PC
pin_input1__PC2 EQU CYREG_PRT2_PC2
pin_input1__PORT EQU 2
pin_input1__PS EQU CYREG_PRT2_PS
pin_input1__SHIFT EQU 0

; pin_input2
pin_input2__0__DM__MASK EQU 0x38
pin_input2__0__DM__SHIFT EQU 3
pin_input2__0__DR EQU CYREG_PRT2_DR
pin_input2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pin_input2__0__HSIOM_MASK EQU 0x000000F0
pin_input2__0__HSIOM_SHIFT EQU 4
pin_input2__0__INTCFG EQU CYREG_PRT2_INTCFG
pin_input2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pin_input2__0__MASK EQU 0x02
pin_input2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pin_input2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pin_input2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pin_input2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pin_input2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pin_input2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pin_input2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pin_input2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pin_input2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pin_input2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pin_input2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pin_input2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pin_input2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pin_input2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pin_input2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pin_input2__0__PC EQU CYREG_PRT2_PC
pin_input2__0__PC2 EQU CYREG_PRT2_PC2
pin_input2__0__PORT EQU 2
pin_input2__0__PS EQU CYREG_PRT2_PS
pin_input2__0__SHIFT EQU 1
pin_input2__DR EQU CYREG_PRT2_DR
pin_input2__INTCFG EQU CYREG_PRT2_INTCFG
pin_input2__INTSTAT EQU CYREG_PRT2_INTSTAT
pin_input2__MASK EQU 0x02
pin_input2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pin_input2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pin_input2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pin_input2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pin_input2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pin_input2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pin_input2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pin_input2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pin_input2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pin_input2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pin_input2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pin_input2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pin_input2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pin_input2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pin_input2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pin_input2__PC EQU CYREG_PRT2_PC
pin_input2__PC2 EQU CYREG_PRT2_PC2
pin_input2__PORT EQU 2
pin_input2__PS EQU CYREG_PRT2_PS
pin_input2__SHIFT EQU 1

; pin_input3
pin_input3__0__DM__MASK EQU 0x1C0
pin_input3__0__DM__SHIFT EQU 6
pin_input3__0__DR EQU CYREG_PRT2_DR
pin_input3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pin_input3__0__HSIOM_MASK EQU 0x00000F00
pin_input3__0__HSIOM_SHIFT EQU 8
pin_input3__0__INTCFG EQU CYREG_PRT2_INTCFG
pin_input3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pin_input3__0__MASK EQU 0x04
pin_input3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pin_input3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pin_input3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pin_input3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pin_input3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pin_input3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pin_input3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pin_input3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pin_input3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pin_input3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pin_input3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pin_input3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pin_input3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pin_input3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pin_input3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pin_input3__0__PC EQU CYREG_PRT2_PC
pin_input3__0__PC2 EQU CYREG_PRT2_PC2
pin_input3__0__PORT EQU 2
pin_input3__0__PS EQU CYREG_PRT2_PS
pin_input3__0__SHIFT EQU 2
pin_input3__DR EQU CYREG_PRT2_DR
pin_input3__INTCFG EQU CYREG_PRT2_INTCFG
pin_input3__INTSTAT EQU CYREG_PRT2_INTSTAT
pin_input3__MASK EQU 0x04
pin_input3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pin_input3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pin_input3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pin_input3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pin_input3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pin_input3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pin_input3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pin_input3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pin_input3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pin_input3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pin_input3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pin_input3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pin_input3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pin_input3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pin_input3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pin_input3__PC EQU CYREG_PRT2_PC
pin_input3__PC2 EQU CYREG_PRT2_PC2
pin_input3__PORT EQU 2
pin_input3__PS EQU CYREG_PRT2_PS
pin_input3__SHIFT EQU 2

; pin_input4
pin_input4__0__DM__MASK EQU 0xE00
pin_input4__0__DM__SHIFT EQU 9
pin_input4__0__DR EQU CYREG_PRT2_DR
pin_input4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pin_input4__0__HSIOM_MASK EQU 0x0000F000
pin_input4__0__HSIOM_SHIFT EQU 12
pin_input4__0__INTCFG EQU CYREG_PRT2_INTCFG
pin_input4__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pin_input4__0__MASK EQU 0x08
pin_input4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pin_input4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pin_input4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pin_input4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pin_input4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pin_input4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pin_input4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pin_input4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pin_input4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pin_input4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pin_input4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pin_input4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pin_input4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pin_input4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pin_input4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pin_input4__0__PC EQU CYREG_PRT2_PC
pin_input4__0__PC2 EQU CYREG_PRT2_PC2
pin_input4__0__PORT EQU 2
pin_input4__0__PS EQU CYREG_PRT2_PS
pin_input4__0__SHIFT EQU 3
pin_input4__DR EQU CYREG_PRT2_DR
pin_input4__INTCFG EQU CYREG_PRT2_INTCFG
pin_input4__INTSTAT EQU CYREG_PRT2_INTSTAT
pin_input4__MASK EQU 0x08
pin_input4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pin_input4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pin_input4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pin_input4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pin_input4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pin_input4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pin_input4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pin_input4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pin_input4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pin_input4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pin_input4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pin_input4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pin_input4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pin_input4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pin_input4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pin_input4__PC EQU CYREG_PRT2_PC
pin_input4__PC2 EQU CYREG_PRT2_PC2
pin_input4__PORT EQU 2
pin_input4__PS EQU CYREG_PRT2_PS
pin_input4__SHIFT EQU 3

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04161193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
