<?xml version="1.0" encoding="UTF-8"?>
<module id="SYS" HW_revision="" XML_version="1" description="System Module (ch5_Chip_Configuration_0p19.pdf)">
     <register id="PINMUX0" acronym="PINMUX0" offset="0x0000" width="32" description="PinMux0 Register">
<bitfield id="VBUSDIS" width="1" begin="31" end="31" resetval="0" description="Disable USB_DRVVBUS output 0 = USB_DRVVBUS function selected 1 = GP22 function selected" range="" rwaccess="RW">
<bitenum id="USB_DRVVBUS" value="0" token="USB_DRVVBUS" description="" />
<bitenum id="GP22" value="1" token="GP22" description="" />
</bitfield>
<bitfield id="STCCK" width="1" begin="30" end="30" resetval="0" description="Enable STC source clock input 0 = GP04_INT04 function selected 1 = STCSRC_CLKIN function selected" range="" rwaccess="RW">
<bitenum id="GP04_INT04" value="0" token="GP04_INT04" description="" />
<bitenum id="STCSRC_CLKIN" value="1" token="STCSRC_CLKIN" description="" />
</bitfield>
<bitfield id="AUDCK1" width="1" begin="29" end="29" resetval="0" description="Enable AUDIO_CLK1 output 0 = GP02_INT02 function selected 1 = AUDIO_CLK1 function selected" range="" rwaccess="RW">
<bitenum id="GP02_INT02" value="0" token="GP02_INT02" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="AUDCK0" width="1" begin="28" end="28" resetval="0" description="Enable AUDIO_CLK0 output 0 = GP03_INT03 function selected 1 = AUDIO_CLK0 function selected" range="" rwaccess="RW">
<bitenum id="GP03_INT03" value="0" token="GP03_INT03" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_5" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CRGMUX" width="3" begin="26" end="24" resetval="0" description="CRGEN pin mux control (See Section 5.2.9) 000 = No CRGEN signals enabled 001 = CRGEN1 selection enabled (mux'd with UART2 data) 010 = Reserved (no CRGEN signals enabled) 011 = Reserved (no CRGEN signals enabled) 100 = CRGEN0 selection enabled (mux'd with UART2_CTS &amp; PWM0) 101 = CRGEN0 &amp; CRGEN1 selection enabled 110 = CRGEN0 selection enabled (mux'd with UART2 data) 111 = Reserved (no CRGEN signals enabled)" range="" rwaccess="RW">
<bitenum id="NOCRGEN" value="0" token="NOCRGEN" description="" />
<bitenum id="CRGEN1_MUXWITH_UART2DATA" value="1" token="CRGEN1_MUXWITH_UART2DATA" description="" />
<bitenum id="CRGEN0_MUXWITH_PWM0" value="4" token="CRGEN0_MUXWITH_PWM0" description="" />
<bitenum id="CRGEN0_CRGEN1" value="5" token="CRGEN0_CRGEN1" description="" />
<bitenum id="CRGEN0_MUXWITH_UART2DATA" value="6" token="CRGEN0_MUXWITH_UART2DATA" description="" />
</bitfield>
<bitfield id="STSOMUX" width="2" begin="23" end="22" resetval="0" description="STSO pin mux control (See Section 5.2.8) 0x = No STSO signals enabled 10 = STSO selection enabled (mux'd on VPIF_DOUT pins) 11 = STSO selection enabled (mux'd on UART0_RIN, UART2_CTSn, PWM0, and PWM1 pins)" range="" rwaccess="RW">
<bitenum id="NOSTSO" value="0" token="NOSTSO" description="" />
<bitenum id="ENABLE_MUXWITH_VPIF_DOUT" value="2" token="ENABLE_MUXWITH_VPIF_DOUT" description="" />
<bitenum id="ENABLE_MUXWITH_UART_PWM" value="3" token="ENABLE_MUXWITH_UART_PWM" description="" />
</bitfield>
<bitfield id="STSIMUX" width="2" begin="21" end="20" resetval="0" description="STSI pin mux control (See Section 5.2.7) 00 = No STSI signals enabled 01 = STSI selection enabled (mux'd on UART0 pins) 10 = STSI selection enabled (mux'd on VPIF_DOUT pins) 11 = STSI selection enabled (mux'd on VPIF_DIN pins)" range="" rwaccess="RW">
<bitenum id="NOSTSI" value="0" token="NOSTSI" description="" />
<bitenum id="ENABLE_MUXWITH_UART0" value="1" token="ENABLE_MUXWITH_UART0" description="" />
<bitenum id="ENABLE_MUXWITH_VPIF_DOUT" value="2" token="ENABLE_MUXWITH_VPIF_DOUT" description="" />
<bitenum id="ENABLE_MUXWITH_VPIF_DIN" value="3" token="ENABLE_MUXWITH_VPIF_DIN" description="" />
</bitfield>
<bitfield id="PTSOMUX" width="2" begin="19" end="18" resetval="0" description="PTSO pin mux control 00 = No PTSO signals enabled 01 = No PTSO signals enabled 10 = PTSO parallel muxing enabled (mux w/ VPIF_DIN) 11 = PTSO serial muxing enabled (mux D w/ UART1)" range="" rwaccess="RW">
<bitenum id="NOPTSO" value="0" token="NOPTSO" description="" />
<bitenum id="NOPTSO1" value="1" token="NOPTSO1" description="" />
<bitenum id="ENABLE_MUX_VPIF_DIN" value="2" token="ENABLE_MUX_VPIF_DIN" description="" />
<bitenum id="ENABLE_MUX_UART1" value="3" token="ENABLE_MUX_UART1" description="" />
</bitfield>
<bitfield id="PTSIMUX" width="2" begin="17" end="16" resetval="0" description="PTSO pin mux control 00 = No PTSI signals enabled 01 = No PTSI signals enabled 10 = PTSI parallel muxing enabled (mux w/ VPIF_DIN) 11 = PTSI serial muxing enabled (mux D w/ UART1)" range="" rwaccess="RW">
<bitenum id="NOPTSI" value="0" token="NOPTSI" description="" />
<bitenum id="NOPTSI1" value="1" token="NOPTSI1" description="" />
<bitenum id="ENABLE_MUX_VPIF_DIN" value="2" token="ENABLE_MUX_VPIF_DIN" description="" />
<bitenum id="ENABLE_MUX_UART1" value="3" token="ENABLE_MUX_UART1" description="" />
</bitfield>
<bitfield id="_RESV_11" width="10" begin="15" end="6" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PINTD" width="1" begin="5" end="5" resetval="0" description="PCI INTD Function 0 = Pin functions as GP05_INT05 1 = Pin functions as PCI INTD input" range="" rwaccess="RW">
<bitenum id="GP05_INT05_FUN" value="0" token="GP05_INT05_FUN" description="" />
<bitenum id="PCI_INTD_FUN" value="1" token="PCI_INTD_FUN" description="" />
</bitfield>
<bitfield id="_RESV_13" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PCIEN" width="1" begin="2" end="2" resetval="0" description="PCI Function Enable" range="" rwaccess="RW"></bitfield>
<bitfield id="HPIEN" width="1" begin="1" end="1" resetval="0" description="UHPI Function Enable" range="" rwaccess="RW"></bitfield>
<bitfield id="ATAEN" width="1" begin="0" end="0" resetval="0" description="ATA Function Enable" range="" rwaccess="RW"></bitfield>
</register>
     <register id="PINMUX1" acronym="PINMUX1" offset="0x0004" width="32" description="PinMux1 Register">
<bitfield id="_RESV_1" width="26" begin="31" end="6" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="UART2CTL" width="2" begin="5" end="4" resetval="0" description="UART2 pin configuration 00 = UART function with flow control 01 = UART function without flow control 10 = IrDA/CIR function 11 = GPIO function (Individual pin functions may be overridden by PTSIMUX, CRGEN0 and CRGEN1 values)" range="" rwaccess="RW">
<bitenum id="UART_WITH_FLOW" value="0" token="UART_WITH_FLOW" description="" />
<bitenum id="UART_WITHOUT_FLOW" value="1" token="UART_WITHOUT_FLOW" description="" />
<bitenum id="IRDA_CIR" value="2" token="IRDA_CIR" description="" />
<bitenum id="GPIO" value="3" token="GPIO" description="" />
</bitfield>
<bitfield id="UART1CTL" width="2" begin="3" end="2" resetval="0" description="UART1 pin configuration 00 = UART function with flow control 01 = UART function without flow control 10 = IrDA/CIR function 11 = GPIO function (Individual pin functions may be overridden by PTSIMUX and PTSOMUX values)" range="" rwaccess="RW">
<bitenum id="UART_WITH_FLOW" value="0" token="UART_WITH_FLOW" description="" />
<bitenum id="UART_WITHOUT_FLOW" value="1" token="UART_WITHOUT_FLOW" description="" />
<bitenum id="IRDA_CIR" value="2" token="IRDA_CIR" description="" />
<bitenum id="GPIO" value="3" token="GPIO" description="" />
</bitfield>
<bitfield id="UART0CTL" width="2" begin="1" end="0" resetval="0" description="UART0 pin configuration (See Section 5.2.10) 00 = UART function with modem control 01 = UART function without modem control 1x = IrDA/CIR function (Individual pin functions may be overridden by PTSOMUX, value)" range="" rwaccess="RW">
<bitenum id="UART_WITH_MODEM" value="0" token="UART_WITH_MODEM" description="" />
<bitenum id="UART_WITHOUT_MODEM" value="1" token="UART_WITHOUT_MODEM" description="" />
<bitenum id="IRDA_CIR" value="2" token="IRDA_CIR" description="" />
</bitfield>
</register>
     <register id="DSPBOOTADDR" acronym="DSPBOOTADDR" offset="0x8" width="32" description="DSP Boot Address">
<bitfield id="BOOTADDR" width="32" begin="31" end="0" resetval="1109393408" description="\hDSP Boot Address \n \nUpper 22 bits of DSP reset vector are stored in upper 22 bits of the register and the 10 LSBs are ignored \n \nNote that this must point to an address range from which GEM can perform instruction fetches. Thus is limited to the following address ranges: \nL1P : 0x00E0:0000  0x00E0:7FFF \nAEMIF: 0x42xx:xxxx  0x49FF:FFFF \nDDR : 0x8000:0000  0x8FFF:FFFF" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SUSPSRC" acronym="SUSPSRC" offset="0xC" width="32" description="Determines which processor emulator (ARM or GEM) controls peripheral emulation suspend">
<bitfield id="CRGEN1SRC" width="1" begin="31" end="31" resetval="0" description="Clock Recovery Generator 1 emulation" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="CRGEN0SRC" width="1" begin="30" end="30" resetval="0" description="Clock Recovery Generator 0 emulation" range="" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="" />
</bitfield>
<bitfield id="TIMR2SRC" width="1" begin="29" end="29" resetval="0" description="EMU suspend source for TIMER2 (WDTIMER)" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="TIMR1SRC" width="1" begin="28" end="28" resetval="0" description="EMU suspend source for TIMER1" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="TIMR0SRC" width="1" begin="27" end="27" resetval="0" description="EMU suspend source for TIMER0" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="GPIOSRC" width="1" begin="26" end="26" resetval="0" description="EMU suspend source for GPIO" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="_RESV_7" width="1" begin="25" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PWM1SRC" width="1" begin="24" end="24" resetval="0" description="EMU suspend source for PWM1" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="PWM0SRC" width="1" begin="23" end="23" resetval="0" description="EMU suspend source for PWM0" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="SPISRC" width="1" begin="22" end="22" resetval="0" description="EMU suspend source for SPI" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="UART2SRC" width="1" begin="21" end="21" resetval="0" description="EMU suspend source for UART2" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="UART1SRC" width="1" begin="20" end="20" resetval="0" description="EMU suspend source for UART1" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="UART0SRC" width="1" begin="19" end="19" resetval="0" description="EMU suspend source for UART0" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="I2CSRC" width="1" begin="18" end="18" resetval="0" description="EMU suspend source for I2C" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="MCASP1SRC" width="1" begin="17" end="17" resetval="0" description="EMU suspend source for MCASP1" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="MCASP0SRC" width="1" begin="16" end="16" resetval="0" description="EMU suspend source for MCASP0" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="_RESV_17" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="UHPISRC" width="1" begin="12" end="12" resetval="0" description="EMU suspend source for UHPI" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="_RESV_19" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="GMACSRC" width="1" begin="10" end="10" resetval="0" description="Ethernet MAC emulation suspend source" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="USBSRC" width="1" begin="9" end="9" resetval="0" description="EMU suspend source for USB" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="GESRC" width="1" begin="8" end="8" resetval="0" description="Graphic Engine emulation suspend source" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="SPIO1SRC" width="1" begin="7" end="7" resetval="0" description="Stream I/O 1 emulation suspend source" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="SPIO0SRC" width="1" begin="6" end="6" resetval="0" description="Stream I/O 0 emulation suspend source" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="_RESV_25" width="1" begin="5" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VPIFSRC" width="1" begin="4" end="4" resetval="0" description="Video Port emulation suspend source" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="IMCOP1SRC" width="1" begin="3" end="3" resetval="0" description="HD-ImCOP1 emulation suspend source" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="IMCOP0SRC" width="1" begin="2" end="2" resetval="0" description="HD-ImCOP0 emulation suspend source" range="-" rwaccess="R/W">
<bitenum id="ARMEMU" value="0" token="ARMEMU" description="Receives EMU suspend on ARM suspend" />
<bitenum id="GEMEMU" value="1" token="GEMEMU" description="Receives EMU suspend on GEM suspend" />
</bitfield>
<bitfield id="_RESV_29" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="BOOTSTAT" acronym="BOOTSTAT" offset="0x10" width="32" description="Boot Status">
<bitfield id="WDRST" width="1" begin="31" end="31" resetval="0" description="Watchdog Timer Reset 0 = Device reset was not a result of timeout. 1 = Device was reset be a watchdog timer timeout. This is a &quot;sticky&quot; bit that can be used to debug WD timeout conditions. The bit is set when a WD timeout occurs (TOUT4). This bit is reset (to 0) by a PORn reset only. It is NOT cleared by a Warm Reset or soft reset. The bit may be cleared by writing a '1'." range="" rwaccess="RW">
<bitenum id="NOTIMEOUT" value="0" token="NOTIMEOUT" description="" />
<bitenum id="TIMEOUT" value="1" token="TIMEOUT" description="" />
</bitfield>
<bitfield id="_RESV_2" width="11" begin="30" end="20" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="BOOTERR" width="4" begin="19" end="16" resetval="0" description="Boot Error 0000 = No Boot Error Others = Bootloader detected boot error The exact meaning of the various error codes will be determined by the bootloader software." range="" rwaccess="RW">
<bitenum id="NOERROR" value="0" token="NOERROR" description="" />
</bitfield>
<bitfield id="_RESV_4" width="15" begin="15" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="BC" width="1" begin="0" end="0" resetval="0" description="Boot Complete 0 = Host has not complete its boot sequence 1 = Host boot sequence is complete This bit may be optionally set by a host boot device (such as PCI or UHPI) to indicate that it has finished loading code. The ARM926 can poll this bit to determine whether to continue the boot process." range="" rwaccess="RW">
<bitenum id="BOOT_NOTCOMPLETE" value="0" token="BOOT_NOTCOMPLETE" description="" />
<bitenum id="BOOT_COMPLETE" value="1" token="BOOT_COMPLETE" description="" />
</bitfield>
</register>
     <register id="BOOTCFG" acronym="BOOTCFG" offset="0x0014" width="32" description="BOOTCFG">
<bitfield id="SEC" width="1" begin="31" end="31" resetval="0" description="Secure Device 0 = Non-secure device 1 = Secure device This bit is not latched at the end of global hard reset." range="" rwaccess="R ">
<bitenum id="NON_SECURE_DEV" value="0" token="NON_SECURE_DEV" description="" />
<bitenum id="SECURE_DEV" value="1" token="SECURE_DEV" description="" />
</bitfield>
<bitfield id="_RESV_2" width="13" begin="30" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="DSP_BT" width="1" begin="17" end="17" resetval="0" description="DSP Boot 0 = ARM boots GEM 1 = GEM self-boots This bit has no meaning on GEM-only devices. For ARM/GEM devices, will cause the GEM to be released from reset automatically. GEM will boot from secure ROM on secure devices or from AEMIF on nonsecure devices. If BOOTMODE = 0001 or 0010, or PCIEN=1 on non-secure devices, then GEM self-boot will fail since the AEMIF will be disabled." range="" rwaccess="R ">
<bitenum id="ARM_BOOT" value="0" token="ARM_BOOT" description="" />
<bitenum id="GEM_SELF_BOOT" value="1" token="GEM_SELF_BOOT" description="" />
</bitfield>
<bitfield id="PCIEN" width="1" begin="16" end="16" resetval="0" description="PCI Enable 0 = PCI Disabled 1 = PCI Enabled Disables internal pullup and pulldown resistors on PCI pins and configures pin muxing for PCI." range="" rwaccess="R ">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_5" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VADJEN" width="1" begin="12" end="12" resetval="0" description="Voltage Adjust Enable 0 = SmartReflex outputs disabled 1 = SmartReflex outputs enabled Determines whether GP_INT[07:06] will function as GPIOs or SmartReflex control outputs." range="" rwaccess="R ">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_7" width="3" begin="11" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CS2_BW" width="1" begin="8" end="8" resetval="0" description="AEMIF CS2 Default Bus Width 0 = Default to 8-bit operation 1 = Default to 16-bit operation Determines the default bus width of the AEMIF CS2 memory space. This ensures that boot from AEMIF (ARM or GEM) will correctly read the attached memory." range="" rwaccess="R ">
<bitenum id="8BIT" value="0" token="8BIT" description="" />
<bitenum id="16BIT" value="1" token="16BIT" description="" />
</bitfield>
<bitfield id="_RESV_9" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="BOOTMODE" width="4" begin="3" end="0" resetval="0" description="Boot Mode 0000 = EMU Boot 0001 = Reserved 0010 = UHPI-16 (if PCIEN = 0) PCI w/o auto-init (if PCIEN = 1) 0011 = UHPI-32 (if PCIEN = 0) PCI w/ auto-init (if PCIEN = 1) 0100 = AEMIF direct (if SEC = 0),           AEMIF through ROM (if SEC = 1)           Error (if PCIEN = 1)  default to UART0 0101 = Reserved 0110 = I2C Boot 0111 = NAND Flash (if PCIEN = 0)            Error (if PCIEN = 1) 1000 = UART0 Boot 1001 = Emulation Boot 1010 = VLYNQ Boot 1011 = EMAC Boot 1110 = SPI Boot Others = Reserved" range="" rwaccess="R "></bitfield>
</register>
     <register id="SMTREFLEX" acronym="SMTREFLEX" offset="0x18" width="32" description="Smart Reflex control status Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SMTREFLEX" width="2" begin="1" end="0" resetval="0" description="eFuse programmed adjustment values for 1.2V core operation. Reflects the value output on the SMTREFLEX[1:0] pins." range="" rwaccess="R"></bitfield>
</register>
     <register id="DDR_SLEW" acronym="DDR_SLEW" offset="0x20" width="32" description="DDR Slew Rate">
<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="DDRDATA_SLEW" width="2" begin="3" end="2" resetval="0" description="DDR data" range="" rwaccess="R"></bitfield>
<bitfield id="DDRCMD_SLEW" width="2" begin="1" end="0" resetval="0" description="DDR command" range="" rwaccess="R"></bitfield>
</register>
     <register id="ARMBOOT" acronym="ARMBOOT" offset="0x24" width="32" description="ARM926 Boot Control">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ADDRMOD" width="1" begin="4" end="4" resetval="0" description="IAHB Address Modification 0 = No address modification 1 = Address bit 30 is tied high to modify IAHB fetch address to point to AEMIF" range="" rwaccess="RW">
<bitenum id="DISABLE_MODIFY" value="0" token="DISABLE_MODIFY" description="" />
<bitenum id="ENABLE_MODIFY" value="1" token="ENABLE_MODIFY" description="" />
</bitfield>
<bitfield id="_RESV_3" width="3" begin="3" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TRAMBOOT" width="1" begin="0" end="0" resetval="0" description="ARM TCM RAM Boot 0 = Use BTMODE selected bootmode 1 = Boot from ITCM RAM" range="" rwaccess="RW">
<bitenum id="USE_BTMODE" value="0" token="USE_BTMODE" description="" />
<bitenum id="RAM_BOOT" value="1" token="RAM_BOOT" description="" />
</bitfield>
</register>
     <register id="DEVICE_ID" acronym="DEVICE_ID" offset="0x28" width="32" description="Device Identification">
<bitfield id="DEVREV" width="4" begin="31" end="28" resetval="0" description="Device revision" range="" rwaccess="R"></bitfield>
<bitfield id="PARTNUM" width="16" begin="27" end="12" resetval="46960" description="Device part number (unique JTAG ID)" range="" rwaccess="R"></bitfield>
<bitfield id="MFCR" width="11" begin="11" end="1" resetval="23" description="Manufacturer's JTAG ID" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_4" width="1" begin="0" end="0" resetval="1" description="Reserved - always 1" range="" rwaccess="N"></bitfield>
</register>
     <register id="IMCOPBOOT" acronym="IMCOPBOOT" offset="0x2C" width="32" description="ImCOP Boot Control register">
<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INITRAM1" width="1" begin="20" end="20" resetval="0" description="ImCOP1 INITRAM Input 0 = Internal TCM disabled 1 = Internal TCM enabled This bit determines if ARM fetches its first instruction from TCM memory or external memory. The default value is 0 at reset. After TCM RAM is loaded, software may set the value to 1 to enable subsequent resets from TCM" range="" rwaccess="RW">
<bitenum id="TCM_DISABLE" value="0" token="TCM_DISABLE" description="" />
<bitenum id="TCM_ENABLE" value="1" token="TCM_ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_3" width="3" begin="19" end="17" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="COP1HLT" width="1" begin="16" end="16" resetval="1" description="ImCOP1 Fetch Halt 0 = IAHB fetch enabled 1 = IAHB fetch stalled This bit determines the value on the WAIT input of the ARM968 AHB bus. By pulling WAIT high, the instruction fetch is stalled. This allows the TCM RAM to be loaded by another device or EDMA. Afterwards, the ImCOP can be reset again with INITRAM enabled and COP1HLT disabled to execute from TCM" range="" rwaccess="RW">
<bitenum id="IAHB_FETCH_ENABLE" value="0" token="IAHB_FETCH_ENABLE" description="" />
<bitenum id="IAHB_FETCH_STALLED" value="1" token="IAHB_FETCH_STALLED" description="" />
</bitfield>
<bitfield id="_RESV_5" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INITRAM0" width="1" begin="4" end="4" resetval="0" description="ImCOP0 INITRAM Input 0 = Internal TCM disabled 1 = Internal TCM enabled This bit determines if ARM fetches its first instruction from TCM memory or external memory. The default value is 0 at reset. After TCM RAM is loaded, software may set the value to 1 to enable subsequent resets from TCM" range="" rwaccess="RW">
<bitenum id="TCM_DISABLE" value="0" token="TCM_DISABLE" description="" />
<bitenum id="TCM_ENABLE" value="1" token="TCM_ENABLE" description="" />
</bitfield>
<bitfield id="_RESV_7" width="3" begin="3" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="COP0HLT" width="1" begin="0" end="0" resetval="1" description="ImCOP0 Fetch Halt 0 = IAHB fetch enabled 1 = IAHB fetch stalled This bit determines the value on the WAIT input of the ARM968 AHB bus. By pulling WAIT high, the instruction fetch is stalled. This allows the TCM RAM to be loaded by another device or EDMA. Afterwards, the ImCOP can be reset again with INITRAM enabled and COP1HLT disabled to execute from TCM" range="" rwaccess="RW">
<bitenum id="IAHB_FETCH_ENABLE" value="0" token="IAHB_FETCH_ENABLE" description="" />
<bitenum id="IAHB_FETCH_STALLED" value="1" token="IAHB_FETCH_STALLED" description="" />
</bitfield>
</register>
     <register id="UHPI_CTRL" acronym="UHPI_CTRL" offset="0x30" width="32" description="UHPI Control">
<bitfield id="_RESV_1" width="14" begin="31" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HRDYMODE" width="2" begin="17" end="16" resetval="0" description="HRDY output mode 00 = HRDYn (active low) signal is output 01 = HRDY (active high) signal is output 10 = InternalHRDYn signal is output 11 = InternalHRDY signal is output" range="" rwaccess="RW">
<bitenum id="HRDYN_ACTIVE_LOW" value="0" token="HRDYN_ACTIVE_LOW" description="" />
<bitenum id="HRDY_ACTIVE_HIGH" value="1" token="HRDY_ACTIVE_HIGH" description="" />
<bitenum id="INTERNAL_HRDYN" value="2" token="INTERNAL_HRDYN" description="" />
<bitenum id="INTERNAL_HRDY" value="3" token="INTERNAL_HRDY" description="" />
</bitfield>
<bitfield id="WIDTH" width="1" begin="15" end="15" resetval="0" description="UHPI Data Width 0 = Half width (16-bit) data bus 1 = Full width (32-bit) data bus This bit value must be determined before releasing the UHPI from reset to ensure correct UHPI operation." range="" rwaccess="RW">
<bitenum id="16BIT" value="0" token="16BIT" description="" />
<bitenum id="32BIT" value="1" token="32BIT" description="" />
</bitfield>
<bitfield id="_RESV_4" width="5" begin="14" end="10" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CTLMODE" width="1" begin="9" end="9" resetval="0" description="HPIC register write access 0 = Host 1 = DaVinci-HD (if ADDMODE = 1)" range="" rwaccess="RW">
<bitenum id="HOST" value="0" token="HOST" description="" />
<bitenum id="DAVINCIHD" value="1" token="DAVINCIHD" description="" />
</bitfield>
<bitfield id="ADDMODE" width="1" begin="8" end="8" resetval="0" description="HPIA register write access 0 = Host 1 = DaVinci-HD" range="" rwaccess="RW">
<bitenum id="HOST" value="0" token="HOST" description="" />
<bitenum id="DAVINCIHD" value="1" token="DAVINCIHD" description="" />
</bitfield>
<bitfield id="TIMOUT" width="8" begin="7" end="0" resetval="128" description="Host burst write timeout value" range="" rwaccess="RW"></bitfield>
</register>
     <register id="USB_PHY_CTRL" acronym="USB_PHY_CTRL" offset="0x34" width="32" description="USB PHY Control">
<bitfield id="_RESV_1" width="13" begin="31" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="DATAPOL" width="1" begin="18" end="18" resetval="1" description="Determines UDB data polarity 0 = Inverted data 1 = Normal data polarity" range="" rwaccess="RW">
<bitenum id="INVERTED" value="0" token="INVERTED" description="" />
<bitenum id="NORMAL" value="1" token="NORMAL" description="" />
</bitfield>
<bitfield id="VBUSVAL" width="1" begin="17" end="17" resetval="0" description="VBUS sense control 0 = Disabled 1 = Session start" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="SESSION_START" value="1" token="SESSION_START" description="" />
</bitfield>
<bitfield id="USBID" width="1" begin="16" end="16" resetval="0" description="USB Mode 0 = Host 1 = Peripheral" range="" rwaccess="RW">
<bitenum id="HOST" value="0" token="HOST" description="" />
<bitenum id="PERIPHERAL" value="1" token="PERIPHERAL" description="" />
</bitfield>
<bitfield id="_RESV_5" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PHYCLKGD" width="1" begin="8" end="8" resetval="0" description="USB PHY Power and Clock Good 0 = Phy power not ramped or PLL not locked 1 = Phy power is good and PLL is locked" range="" rwaccess="R">
<bitenum id="NOT_GOOD" value="0" token="NOT_GOOD" description="" />
<bitenum id="GOOD" value="1" token="GOOD" description="" />
</bitfield>
<bitfield id="_RESV_7" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PHYPLLON" width="1" begin="4" end="4" resetval="0" description="USB PHY PLL suspend override 0 = Normal PLL operation 1 = Override PLL suspend state" range="" rwaccess="R/W">
<bitenum id="NORMAL_OPER" value="0" token="NORMAL_OPER" description="" />
<bitenum id="OVERRIDE_SUSP_STATE" value="1" token="OVERRIDE_SUSP_STATE" description="" />
</bitfield>
<bitfield id="_RESV_9" width="3" begin="3" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PHYPDWN" width="1" begin="0" end="0" resetval="1" description="USB PHY power down control 0 = PHY powered 1 = PHY power off" range="" rwaccess="R/W">
<bitenum id="PWRED" value="0" token="PWRED" description="" />
<bitenum id="PWROFF" value="1" token="PWROFF" description="" />
</bitfield>
</register>
     <register id="VIDCLKCTL" acronym="VIDCLKCTL" offset="0x38" width="32" description="Video Clock Control">
<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VCH3CLK" width="3" begin="14" end="12" resetval="7" description="Video Channel 3 Clock Source Selects the clock source for the Ch3 output source clock. 000 : CRG0_VCXI (external pin) 001 : CRG1_VCXI (external pin) 010 : Sysclk8 (PLLCTRL0) 011 : Auxclk (PLLCTRL0) 100 : VPIF_CLKIN0 (external pin) 101 : V27_PLLIN (external pin) 110 : VPIF_CLKIN2 (external pin) 111 : VPIF_CLKIN3 (external pin)" range="" rwaccess="R/W">
<bitenum id="CRG0_VCXI" value="0" token="CRG0_VCXI" description="" />
<bitenum id="CRG1_VCXI" value="1" token="CRG1_VCXI" description="" />
<bitenum id="Sysclk8" value="2" token="Sysclk8" description="" />
<bitenum id="Auxclk" value="3" token="Auxclk" description="" />
<bitenum id="VPIF_CLKIN0" value="4" token="VPIF_CLKIN0" description="" />
<bitenum id="V27_PLLIN" value="5" token="V27_PLLIN" description="" />
<bitenum id="VPIF_CLKIN2" value="6" token="VPIF_CLKIN2" description="" />
<bitenum id="VPIF_CLKIN3" value="7" token="VPIF_CLKIN3" description="" />
</bitfield>
<bitfield id="_RESV_3" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VCH2CLK" width="3" begin="10" end="8" resetval="6" description="Video Channel 2 Clock Source Selects the clock source for the Ch2 output source clock. 000 : CRG0_VCXI (external pin) 001 : CRG1_VCXI (external pin) 010 : Sysclk8 (PLLCTRL0) 011 : Auxclk (PLLCTRL0) 100 : VPIF_CLKIN0 (external pin) 101 : V27_PLLIN (external pin) 110 : VPIF_CLKIN2 (external pin) 111 : Reserved" range="" rwaccess="R/W">
<bitenum id="CRG0_VCXI" value="0" token="CRG0_VCXI" description="" />
<bitenum id="CRG1_VCXI" value="1" token="CRG1_VCXI" description="" />
<bitenum id="Sysclk8" value="2" token="Sysclk8" description="" />
<bitenum id="Auxclk" value="3" token="Auxclk" description="" />
<bitenum id="VPIF_CLKIN0" value="4" token="VPIF_CLKIN0" description="" />
<bitenum id="V27_PLLIN" value="5" token="V27_PLLIN" description="" />
<bitenum id="VPIF_CLKIN2" value="6" token="VPIF_CLKIN2" description="" />
</bitfield>
<bitfield id="_RESV_5" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VCH1CLK" width="1" begin="4" end="4" resetval="1" description="Video Channel 1 Clock Source Selects the clock source for the Ch1 input clock. 0 : VPIF_CLKIN0 (external pin) 1 : VPIF_CLKIN1 (external pin)" range="" rwaccess="R/W">
<bitenum id="VPIF_CLKIN0" value="0" token="VPIF_CLKIN0" description="" />
<bitenum id="VPIF_CLKIN1" value="1" token="VPIF_CLKIN1" description="" />
</bitfield>
<bitfield id="_RESV_7" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="MSTPRI0" acronym="MSTPRI0" offset="0x3C" width="32" description="Master Priorities Reg0">
<bitfield id="_RESV_1" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IMCOP1P" width="3" begin="22" end="20" resetval="3" description="ImCOP1 bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IMCOP0P" width="3" begin="18" end="16" resetval="3" description="ImCOP0 bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_5" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="GEMDMAP" width="3" begin="14" end="12" resetval="4" description="GEM DMA bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_7" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="GEMCFGP" width="3" begin="10" end="8" resetval="4" description="GEM CFG bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_9" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ARMDATAP" width="3" begin="6" end="4" resetval="4" description="ARM DATA bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_11" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ARMINSTP" width="3" begin="2" end="0" resetval="4" description="ARM INSTRUCTION bus priority" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="MSTPRI1" acronym="MSTPRI1" offset="0x40" width="32" description="Master Priorities Reg1">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="GRENGP" width="3" begin="30" end="28" resetval="4" description="UHPI bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PCIP" width="3" begin="26" end="24" resetval="6" description="PCI bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HPIP" width="3" begin="22" end="20" resetval="6" description="HPI bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VLYNQP" width="3" begin="18" end="16" resetval="5" description="VLYNQ bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ATAP" width="3" begin="14" end="12" resetval="5" description="ATA bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="USBP" width="3" begin="10" end="8" resetval="5" description="USB bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_13" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CPGMACP" width="3" begin="2" end="0" resetval="5" description="EMAC bus priority" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="MSTPRI2" acronym="MSTPRI2" offset="0x44" width="32" description="Master Priorities Reg2">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SPIO1P" width="3" begin="30" end="28" resetval="1" description="SPIO1 bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SPIO0P" width="3" begin="26" end="24" resetval="1" description="SPIO0 bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VP1P" width="3" begin="22" end="20" resetval="1" description="Video Port1 bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VP0P" width="3" begin="18" end="16" resetval="1" description="Video Port0 bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TPTC3P" width="3" begin="14" end="12" resetval="2" description="TPTC 3 bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TPTC2P" width="3" begin="10" end="8" resetval="2" description="TPTC 2 bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TPTC1P" width="3" begin="6" end="4" resetval="2" description="TPTC 1 bus priority" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TPTC0P" width="3" begin="2" end="0" resetval="2" description="TPTC 0 bus priority" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="VDD3P3VPWDN" acronym="VDD3P3VPWDN" offset="0x0048" width="32" description="VDD 3.3V I/O powerdown control">
<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="USBV" width="1" begin="28" end="28" resetval="1" description="USB_DRVBUS Powerdown Control: 0 = i/o cells powered up 1 = i/o cells powered down Controls USB_DRVVBUS pin." range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="CLKOUT" width="1" begin="27" end="27" resetval="0" description="CLKOUT Powerdown Control: 0 = i/o cells powered up 1 = i/o cells powered down Controls CLKOUT pin. Defaults to powered to facilitate debug." range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="_RESV_4" width="1" begin="26" end="26" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SPI" width="1" begin="25" end="25" resetval="1" description="SPI Powerdown Control Controls 6 SPI interface pins" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="VLYNQ" width="1" begin="24" end="24" resetval="1" description="VLYNQ Powerdown Control Controls 10 VLYNQ interface pins" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="_RESV_7" width="2" begin="23" end="22" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="GMII" width="1" begin="21" end="21" resetval="1" description="GMIII Powerdown Control Controls the 10 pins used by GMII (Gigibit) only. MII_RFTCLK, MII_GMTCLK, MII_MTXD[7:4] and MII_MRXD[7:4]" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="MII" width="1" begin="20" end="20" resetval="1" description="MIII Powerdown Control Controls the 17 pins used by (G)MII (10/100/Gig) and MDIO interfaces. MII_MTCLK, MII_MTXD[3:0], MII_MTXEN, MII_MCOL, MII_MCRS, MII_MRCLK, MII_MRXD[3:0], MII_MRXDV, MII_MRXER, MDIO_MDCLK, and MDIO_MDIO" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="MCASP1" width="1" begin="19" end="19" resetval="1" description="McASP1 Powerdown Control Controls the 3 McASP1 pins" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="MCASP0" width="1" begin="18" end="18" resetval="1" description="McASP0 Powerdown Control Controls the 12 McASP1 pins" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="PCIHPI1" width="1" begin="17" end="17" resetval="0" description="PCI / UHPI / AEMIF / ATA Powerdown Control Controls the 27 pins used by ATA or PCI, UHPI, or AEMIF. Defaults to powered up for NOR boot" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="PCIHPI0" width="1" begin="16" end="16" resetval="0" description="PCI / UHPI / AEMIF Powerdown Control Controls the 29 pins used by PCI, UHPI, or AEMIF but not shared with ATA. Does not include GP[7:5]_INT[7:5] Defaults to powered up for NOR boot" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="GPIO" width="1" begin="15" end="15" resetval="0" description="GPIO Powerdown Control Controls the 8 GP_INT[7:0] pins. Defaults to powered up." range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="WDTIM" width="1" begin="14" end="14" resetval="0" description="WD Timer Powerdown Control Controls the WD Timer pin TOUT4." range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="TIM23" width="1" begin="13" end="13" resetval="1" description="Timer1 Powerdown Control Controls the 3 Timer1 pins TIN2, TOUT2, TOUT3" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="TIM01" width="1" begin="12" end="12" resetval="1" description="Timer0 Powerdown Control Controls the 4 Timer0 pins TIN0, TOUT0. TIN1, TOUT1" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="PWM1" width="1" begin="11" end="11" resetval="1" description="PWM1 Powerdown Control Controls the PWM1 / GP36 pin" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="PWM0" width="1" begin="10" end="10" resetval="1" description="PWM0 Powerdown Control Controls the PWM0 / GP37 / CRG0_PWMO pin" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="UR2FC" width="1" begin="9" end="9" resetval="1" description="UART2 Flow Control Powerdown Control Controls the UART2_RTSn / PTSI_PSTART and UART2_CTSn / CRG0_PWMO pins" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="UR2DAT" width="1" begin="8" end="8" resetval="1" description="UART2 Data Powerdown Control Controls the UART2_RXD / CRG1_VCXI and UART2_TXD / CRG1_PWMO pins" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="UR1FC" width="1" begin="7" end="7" resetval="1" description="UART1 Flow Control Powerdown Control Controls the UART1_RTSn / PTSI_ERR and UART1_CTSn / PTSI_VALID pins" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="UR1DAT" width="1" begin="6" end="6" resetval="1" description="UART1 Data Powerdown Control Controls the UART1_RXD / PTSI_D7 and UART1_TXD / PTSO_D7 pins" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="UR0MDM" width="1" begin="5" end="5" resetval="1" description="UART0 Modem Control Powerdown Control Controls UART0_DTRn / PTSO_VALID, UART0_DSRn / PTSO_PSTART, UART0_DCDn / PTSO_ERR and UART0_RIN / GP08 pins" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="UR0DF" width="1" begin="4" end="4" resetval="1" description="UART0 Data and Flow Powerdown Control Controls UART0_RXD, UART0_TXD, UART0_RTSn, and UART0_CTSn pins" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="VPIF3" width="1" begin="3" end="3" resetval="1" description="VPIF MSB Output Powerdown Control Controls the VPIF_DOUT[15:8] / STSO / STSI, VPIF_CLKIN3 / STSO_CLK, and VPIF_CLKO3 / PTSO_CLK pins" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="VPIF2" width="1" begin="2" end="2" resetval="1" description="VPIF LSB Output Powerdown Control Controls the VPIF_DOUT[7:0], VPIF_CLKIN2, and VPIF_CLKO2 pins" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="VPIF1" width="1" begin="1" end="1" resetval="1" description="VPIF MSB Input Powerdown Control Controls the VPIF_DIN[15:8] / PTSI_D[7:0], and VPIF_CLKIN1 pins" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
<bitfield id="VPIF0" width="1" begin="0" end="0" resetval="1" description="VPIF LSB Input Powerdown Control Controls the VPIF_DIN[7:0] / PTSO_D[7:0] / STSI and VPIF_CLKIN0 pins" range="" rwaccess="RW">
<bitenum id="PWUP" value="0" token="PWUP" description="" />
<bitenum id="PWDOWN" value="1" token="PWDOWN" description="" />
</bitfield>
</register>
     <register id="DFTENABLE" acronym="DFTENABLE" offset="0x4C" width="32" description="Enable access to DFT MMRs">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="DFT_EN" width="1" begin="0" end="0" resetval="0" description="Setting the DFTEN bit allows program access to the DFT MMR registers (including the die ID register)." range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
</register>
     <register id="SPIOCTL" acronym="SPIOCTL" offset="0x50" width="32" description="SPIO Control Register">
<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SPIO1_CNTCLK" width="3" begin="14" end="12" resetval="0" description="SPIO1 Counter Clock Source Selects the clock source for Stream I/O 1 module's counter (m27_clk signal) 000 : CRG1_VCXI (external pin) 001 : STCSRC_CLKIN (external pin) 010 : AUXCLK (PLLCTL0 output  27 MHz) 011 : CRG0_VCXI (external pin) 100 : VPIF_CLKIN2 (external pin) 101 : VPIF_CLKIN3 (external pin) 110 : Reserved 111 : Reserved" range="" rwaccess="RW">
<bitenum id="CRG1_VCXI" value="0" token="CRG1_VCXI" description="" />
<bitenum id="STCSRC_CLKIN" value="1" token="STCSRC_CLKIN" description="" />
<bitenum id="AUXCLK" value="2" token="AUXCLK" description="" />
<bitenum id="CRG0_VCXI" value="3" token="CRG0_VCXI" description="" />
<bitenum id="VPIF_CLKIN2" value="4" token="VPIF_CLKIN2" description="" />
<bitenum id="VPIF_CLKIN3" value="5" token="VPIF_CLKIN3" description="" />
</bitfield>
<bitfield id="STSO_CLK" width="4" begin="11" end="8" resetval="0" description="SPIO1 STSO Output Clock Source Selects the clock source for Stream I/O 1 output source clock (str_tx_clk_i signal) 0000 : CRG1_VCXI (external pin) 0001 : STCSRC_CLKIN (external pin) 0010 : Sysclk6 (PLLCTL0) 0011 : Sysclkbp PLLCTL0) 0100 : VPIF_CLKIN0 (external pin) 0101 : STSI_CLK (external pin) 0110 : VPIF_CLKIN2 (external pin) 0111 : Reserved 1000 : CRG0_VCXI 1001 : Reserved 1xx1 : Reserved" range="" rwaccess="RW">
<bitenum id="CRG1_VCXI" value="0" token="CRG1_VCXI" description="" />
<bitenum id="STCSRC_CLKIN" value="1" token="STCSRC_CLKIN" description="" />
<bitenum id="Sysclk6" value="2" token="Sysclk6" description="" />
<bitenum id="Sysclkbp" value="3" token="Sysclkbp" description="" />
<bitenum id="VPIF_CLKIN0" value="4" token="VPIF_CLKIN0" description="" />
<bitenum id="STSI_CLK" value="5" token="STSI_CLK" description="" />
<bitenum id="VPIF_CLKIN2" value="6" token="VPIF_CLKIN2" description="" />
<bitenum id="CRG0_VCXI" value="8" token="CRG0_VCXI" description="" />
</bitfield>
<bitfield id="_RESV_4" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SPIO0_CNTCLK" width="3" begin="6" end="4" resetval="0" description="SPIO0 Counter Clock Source Selects the clock source for Stream I/O 0 module's counter (m27_clk signal) 000 : CRG0_VCXI (external pin) 001 : STCSRC_CLKIN (external pin) 010 : AUXCLK (PLLCTL0 output  27 MHz) 011 : CRG1_VCXI (external pin) 100 : VPIF_CLKIN0 (external pin) 101 : VPIF_CLKIN1 (external pin) 110 : Reserved 111 : Reserved" range="" rwaccess="RW">
<bitenum id="CRG0_VCXI" value="0" token="CRG0_VCXI" description="" />
<bitenum id="STCSRC_CLKIN" value="1" token="STCSRC_CLKIN" description="" />
<bitenum id="AUXCLK" value="2" token="AUXCLK" description="" />
<bitenum id="CRG1_VCXI" value="3" token="CRG1_VCXI" description="" />
<bitenum id="VPIF_CLKIN0" value="4" token="VPIF_CLKIN0" description="" />
<bitenum id="VPIF_CLKIN1" value="5" token="VPIF_CLKIN1" description="" />
</bitfield>
<bitfield id="_RESV_6" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PTSO_CLK" width="3" begin="2" end="0" resetval="0" description="SPIO0 PTSO Output Clock Source Selects the clock source for Stream I/O 0 output source clock (str_tx_clk_i signal) 000 : CRG0_VCXI (external pin) 001 : STCSRC_CLKIN (external pin) 010 : Sysclk5 (PLLCTL0) 011 : Sysclkbp PLLCTL0) 100 : VPIF_CLKIN0 (external pin) 101 : VPIF_CLKIN1 (external pin) 110 : PTSI_CLK (external pin) 111 : CRG1_VCXI (external pin)" range="" rwaccess="RW">
<bitenum id="CRG0_VCXI" value="0" token="CRG0_VCXI" description="" />
<bitenum id="STCSRC_CLKIN" value="1" token="STCSRC_CLKIN" description="" />
<bitenum id="Sysclk5" value="2" token="Sysclk5" description="" />
<bitenum id="Sysclkbp" value="3" token="Sysclkbp" description="" />
<bitenum id="VPIF_CLKIN0" value="4" token="VPIF_CLKIN0" description="" />
<bitenum id="VPIF_CLKIN1" value="5" token="VPIF_CLKIN1" description="" />
<bitenum id="PTSI_CLK" value="6" token="PTSI_CLK" description="" />
<bitenum id="CRG1_VCXI" value="7" token="CRG1_VCXI" description="" />
</bitfield>
</register>
     <register id="PWMCTL" acronym="PWMCTL" offset="0x54" width="32" description="PWM Control Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PWM1TRG" width="4" begin="7" end="4" resetval="15" description="PWM1 Trigger Source 0000 = GPIO0 1000 = VPIF Vert Int0 0001 = GPIO1 1001 = VPIF Vert Int1 0010 = GPIO2 1010 = VPIF Vert Int2 0011 = GPIO3 1011 = VPIF Vert Int3 0100 = GPIO4 1100 = Disabled 0101 = GPIO5 1101 = Disabled 0110 = GPIO6 1110 = Disabled 0111 = GPIO7 1111 = Disabled" range="" rwaccess="RW">
<bitenum id="GPIO0" value="11" token="GPIO0" description="" />
<bitenum id="GPIO1" value="27" token="GPIO1" description="" />
<bitenum id="GPIO2" value="267" token="GPIO2" description="" />
<bitenum id="GPIO3" value="283" token="GPIO3" description="" />
<bitenum id="GPIO4" value="4107" token="GPIO4" description="" />
<bitenum id="GPIO5" value="4123" token="GPIO5" description="" />
<bitenum id="GPIO6" value="4363" token="GPIO6" description="" />
<bitenum id="GPIO7" value="4379" token="GPIO7" description="" />
<bitenum id="VPIF_Vert_Int0" value="65547" token="VPIF_Vert_Int0" description="" />
<bitenum id="VPIF_Vert_Int1" value="65563" token="VPIF_Vert_Int1" description="" />
<bitenum id="VPIF_Vert_Int2" value="65803" token="VPIF_Vert_Int2" description="" />
<bitenum id="VPIF_Vert_Int3" value="65819" token="VPIF_Vert_Int3" description="" />
<bitenum id="Disabled" value="69643" token="Disabled" description="" />
</bitfield>
<bitfield id="PWM0TRG" width="4" begin="3" end="0" resetval="15" description="PWM0 Trigger Source 0000 = GPIO0 1000 = VPIF Vert Int0 0001 = GPIO1 1001 = VPIF Vert Int1 0010 = GPIO2 1010 = VPIF Vert Int2 0011 = GPIO3 1011 = VPIF Vert Int3 0100 = GPIO4 1100 = Disabled 0101 = GPIO5 1101 = Disabled 0110 = GPIO6 1110 = Disabled 0111 = GPIO7 1111 = Disabled" range="" rwaccess="RW">
<bitenum id="GPIO0" value="11" token="GPIO0" description="" />
<bitenum id="GPIO1" value="27" token="GPIO1" description="" />
<bitenum id="GPIO2" value="267" token="GPIO2" description="" />
<bitenum id="GPIO3" value="283" token="GPIO3" description="" />
<bitenum id="GPIO4" value="4107" token="GPIO4" description="" />
<bitenum id="GPIO5" value="4123" token="GPIO5" description="" />
<bitenum id="GPIO6" value="4363" token="GPIO6" description="" />
<bitenum id="GPIO7" value="4379" token="GPIO7" description="" />
<bitenum id="VPIF_Vert_Int0" value="65547" token="VPIF_Vert_Int0" description="" />
<bitenum id="VPIF_Vert_Int1" value="65563" token="VPIF_Vert_Int1" description="" />
<bitenum id="VPIF_Vert_Int2" value="65803" token="VPIF_Vert_Int2" description="" />
<bitenum id="VPIF_Vert_Int3" value="65819" token="VPIF_Vert_Int3" description="" />
<bitenum id="Disabled" value="69643" token="Disabled" description="" />
</bitfield>
</register>
     <register id="TPTCCFG" acronym="TPTCCFG" offset="0x58" width="32" description="TPTC Configuration">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TC3DBS" width="2" begin="7" end="6" resetval="1" description="TC3 Default Burst Size 00 = 16 byte 01 = 32 byte 10 = 64 byte 11 = reserved" range="" rwaccess="RW">
<bitenum id="16BYTE" value="0" token="16BYTE" description="" />
<bitenum id="32BYTE" value="1" token="32BYTE" description="" />
<bitenum id="64BYTE" value="2" token="64BYTE" description="" />
</bitfield>
<bitfield id="TC2DBS" width="2" begin="5" end="4" resetval="1" description="TC2 Default Burst Size 00 = 16 byte 01 = 32 byte 10 = 64 byte 11 = reserved" range="" rwaccess="RW">
<bitenum id="16BYTE" value="0" token="16BYTE" description="" />
<bitenum id="32BYTE" value="1" token="32BYTE" description="" />
<bitenum id="64BYTE" value="2" token="64BYTE" description="" />
</bitfield>
<bitfield id="TC1DBS" width="2" begin="3" end="2" resetval="1" description="TC1 Default Burst Size 00 = 16 byte 01 = 32 byte 10 = 64 byte 11 = reserved" range="" rwaccess="RW">
<bitenum id="16BYTE" value="0" token="16BYTE" description="" />
<bitenum id="32BYTE" value="1" token="32BYTE" description="" />
<bitenum id="64BYTE" value="2" token="64BYTE" description="" />
</bitfield>
<bitfield id="TC0DBS" width="2" begin="1" end="0" resetval="1" description="TC0 Default Burst Size 00 = 16 byte 01 = 32 byte 10 = 64 byte 11 = reserved" range="" rwaccess="RW">
<bitenum id="16BYTE" value="0" token="16BYTE" description="" />
<bitenum id="32BYTE" value="1" token="32BYTE" description="" />
<bitenum id="64BYTE" value="2" token="64BYTE" description="" />
</bitfield>
</register>
     <register id="CLKCTL" acronym="CLKCTL" offset="0x5C" width="32" description="Oscillator and output control">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OSCPWRDN" width="1" begin="25" end="25" resetval="0" description="Aux Oscillator Powerdown Controls internal bias resistor connection 0 = Internal bias resistor connected (normal operation) 1 = Internal bias resistor disconnected (external bias resistor required or clock input used)" range="" rwaccess="RW">
<bitenum id="BIAS_REG_CONNECTED" value="0" token="BIAS_REG_CONNECTED" description="" />
<bitenum id="BIAS_REG_DISCONNECTED" value="1" token="BIAS_REG_DISCONNECTED" description="" />
</bitfield>
<bitfield id="OSCDIS" width="1" begin="24" end="24" resetval="1" description="Aux Oscillator Disable Disables the oscillator 0 = Oscillator enabled (normal operation) 1 = Oscillator disabled (clock input used or not Aux clock required)" range="" rwaccess="RW">
<bitenum id="AUX_OSC_ENABLE" value="0" token="AUX_OSC_ENABLE" description="" />
<bitenum id="AUX_OSC_DISABLE" value="1" token="AUX_OSC_DISABLE" description="" />
</bitfield>
<bitfield id="_RESV_4" width="4" begin="23" end="20" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CLKOUT" width="4" begin="19" end="16" resetval="8" description="CLKOUT Source Selects the clock source for the CLKOUT output 0000 : Disabled 1000 : Sysclk8 0001 : Auxclk 1001 : Sysclk9 0010 : Obsclk 1010 : X1_AUX 0011 : Sysclk3 1011 : Reserved 0100 : Sysclk4 1100 : Reserved 0101 : Sysclk5 1101 : Reserved 0110 : Sysclk6 1110 : Reserved 0111 : Sysclk7 1111 : Reserved" range="" rwaccess="RW">
<bitenum id="Disabled" value="11" token="Disabled" description="" />
<bitenum id="Auxclk" value="27" token="Auxclk" description="" />
<bitenum id="Obsclk" value="267" token="Obsclk" description="" />
<bitenum id="Sysclk3" value="283" token="Sysclk3" description="" />
<bitenum id="Sysclk4" value="4107" token="Sysclk4" description="" />
<bitenum id="Sysclk5" value="4123" token="Sysclk5" description="" />
<bitenum id="Sysclk6" value="4363" token="Sysclk6" description="" />
<bitenum id="Sysclk7" value="4379" token="Sysclk7" description="" />
<bitenum id="Sysclk8" value="65547" token="Sysclk8" description="" />
<bitenum id="Sysclk9" value="65563" token="Sysclk9" description="" />
<bitenum id="X1_AUX" value="65803" token="X1_AUX" description="" />
</bitfield>
<bitfield id="_RESV_6" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AUD_CLK1" width="4" begin="11" end="8" resetval="0" description="AUDIO_CLK1 Source Selects the clock source for the AUDIO_CLK1 output 0000 : Disabled 1000 : X1_AUX 0001 : Auxclk 1001 : V27_PLLIN 0010 : CRG0_VCXI 1010 : Reserved 0011 : CRG1_VCXI 1011 : Reserved 0100 : VPIF_CLKIN0 1100 : Reserved 0101 : VPIF_CLKIN1 1101 : Reserved 0110 : VPIF_CLKIN2 1110 : Reserved 0111 : VPIF_CLKIN3 1111 : Reserved" range="" rwaccess="RW">
<bitenum id="Disabled" value="11" token="Disabled" description="" />
<bitenum id="Auxclk" value="27" token="Auxclk" description="" />
<bitenum id="CRG0_VCXI" value="267" token="CRG0_VCXI" description="" />
<bitenum id="CRG1_VCXI" value="283" token="CRG1_VCXI" description="" />
<bitenum id="VPIF_CLKIN0" value="4107" token="VPIF_CLKIN0" description="" />
<bitenum id="VPIF_CLKIN1" value="4123" token="VPIF_CLKIN1" description="" />
<bitenum id="VPIF_CLKIN2" value="4363" token="VPIF_CLKIN2" description="" />
<bitenum id="VPIF_CLKIN3" value="4379" token="VPIF_CLKIN3" description="" />
<bitenum id="X1_AUX" value="65547" token="X1_AUX" description="" />
<bitenum id="V27_PLLIN" value="65563" token="V27_PLLIN" description="" />
</bitfield>
<bitfield id="_RESV_8" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AUD_CLK0" width="4" begin="3" end="0" resetval="0" description="AUDIO_CLK0 Source Selects the clock source for the AUDIO_CLK0 output 0000 : Disabled 1000 : X1_AUX 0001 : Auxclk 1001 : V27_PLLIN 0010 : CRG0_VCXI 1010 : Reserved 0011 : CRG1_VCXI 1011 : Reserved 0100 : VPIF_CLKIN0 1100 : Reserved 0101 : VPIF_CLKIN1 1101 : Reserved 0110 : VPIF_CLKIN2 1110 : Reserved 0111 : VPIF_CLKIN3 1111 : Reserved" range="" rwaccess="RW">
<bitenum id="Disabled" value="11" token="Disabled" description="" />
<bitenum id="Auxclk" value="27" token="Auxclk" description="" />
<bitenum id="CRG0_VCXI" value="267" token="CRG0_VCXI" description="" />
<bitenum id="CRG1_VCXI" value="283" token="CRG1_VCXI" description="" />
<bitenum id="VPIF_CLKIN0" value="4107" token="VPIF_CLKIN0" description="" />
<bitenum id="VPIF_CLKIN1" value="4123" token="VPIF_CLKIN1" description="" />
<bitenum id="VPIF_CLKIN2" value="4363" token="VPIF_CLKIN2" description="" />
<bitenum id="VPIF_CLKIN3" value="4379" token="VPIF_CLKIN3" description="" />
<bitenum id="X1_AUX" value="65547" token="X1_AUX" description="" />
<bitenum id="V27_PLLIN" value="65563" token="V27_PLLIN" description="" />
</bitfield>
</register>
     <register id="DSPINT" acronym="DSPINT" offset="0x60" width="32" description="ARM to DSP Interrupt Status">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTNMI" width="1" begin="8" end="8" resetval="0" description="DSP NMI Status" range="" rwaccess="R ">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="ACTIVEINT" value="1" token="ACTIVEINT" description="" />
</bitfield>
<bitfield id="_RESV_3" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTDSP3" width="1" begin="3" end="3" resetval="0" description="ARM to DSP Int3 Status" range="" rwaccess="R ">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="ACTIVEINT" value="1" token="ACTIVEINT" description="" />
</bitfield>
<bitfield id="INTDSP2" width="1" begin="2" end="2" resetval="0" description="ARM to DSP Int2 Status" range="" rwaccess="R ">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="ACTIVEINT" value="1" token="ACTIVEINT" description="" />
</bitfield>
<bitfield id="INTDSP1" width="1" begin="1" end="1" resetval="0" description="ARM to DSP Int1 Status" range="" rwaccess="R ">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="ACTIVEINT" value="1" token="ACTIVEINT" description="" />
</bitfield>
<bitfield id="INTDSP0" width="1" begin="0" end="0" resetval="0" description="ARM to DSP Int0 Status" range="" rwaccess="R ">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="ACTIVEINT" value="1" token="ACTIVEINT" description="" />
</bitfield>
</register>
     <register id="DSPINTSET" acronym="DSPINTSET" offset="0x64" width="32" description="ARM to DSP Interrupt Set">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTNMI" width="1" begin="8" end="8" resetval="0" description="DSP NMI Set" range="" rwaccess="RW">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="SETINT" value="1" token="SETINT" description="" />
</bitfield>
<bitfield id="_RESV_3" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTDSP3" width="1" begin="3" end="3" resetval="0" description="ARM to DSP Int3 Set" range="" rwaccess="RW">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="SETINT" value="1" token="SETINT" description="" />
</bitfield>
<bitfield id="INTDSP2" width="1" begin="2" end="2" resetval="0" description="ARM to DSP Int2 Set" range="" rwaccess="RW">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="SETINT" value="1" token="SETINT" description="" />
</bitfield>
<bitfield id="INTDSP1" width="1" begin="1" end="1" resetval="0" description="ARM to DSP Int1 Set" range="" rwaccess="RW">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="SETINT" value="1" token="SETINT" description="" />
</bitfield>
<bitfield id="INTDSP0" width="1" begin="0" end="0" resetval="0" description="ARM to DSP Int0 Set" range="" rwaccess="RW">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="SETINT" value="1" token="SETINT" description="" />
</bitfield>
</register>
     <register id="DSPINTCLR" acronym="DSPINTCLR" offset="0x68" width="32" description="ARM to DSP Interrupt Clear">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTNMI" width="1" begin="8" end="8" resetval="0" description="DSP NMI Clear" range="" rwaccess="RW">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="CLRINT" value="1" token="CLRINT" description="" />
</bitfield>
<bitfield id="_RESV_3" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTDSP3" width="1" begin="3" end="3" resetval="0" description="ARM to DSP Int3 Clear" range="" rwaccess="RW">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="CLRINT" value="1" token="CLRINT" description="" />
</bitfield>
<bitfield id="INTDSP2" width="1" begin="2" end="2" resetval="0" description="ARM to DSP Int2 Clear" range="" rwaccess="RW">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="CLRINT" value="1" token="CLRINT" description="" />
</bitfield>
<bitfield id="INTDSP1" width="1" begin="1" end="1" resetval="0" description="ARM to DSP Int1 Clear" range="" rwaccess="RW">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="CLRINT" value="1" token="CLRINT" description="" />
</bitfield>
<bitfield id="INTDSP0" width="1" begin="0" end="0" resetval="0" description="ARM to DSP Int0 Clear" range="" rwaccess="RW">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="CLRINT" value="1" token="CLRINT" description="" />
</bitfield>
</register>
     <register id="VSCLKDIS" acronym="VSCLKDIS" offset="0x6C" width="32" description="Video and Stream I/O clock disable">
<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VID3" width="1" begin="11" end="11" resetval="1" description="VPIF Channel 3 Clock Disable 0 = clock enabled 1 = clock disabled" range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
</bitfield>
<bitfield id="VID2" width="1" begin="10" end="10" resetval="1" description="VPIF Channel 2 Clock Disable: 0 = clock enabled 1 = clock disabled" range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
</bitfield>
<bitfield id="VID1" width="1" begin="9" end="9" resetval="1" description="VPIF Channel 1 Clock Disable: 0 = clock enabled 1 = clock disabled" range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
</bitfield>
<bitfield id="VID0" width="1" begin="8" end="8" resetval="1" description="VPIF Channel 0 Clock Enable: 0 = clock enabled 1 = clock disabled" range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
</bitfield>
<bitfield id="SPIOCNT1" width="1" begin="7" end="7" resetval="1" description="Stream I/O 1 Counter Clock Disable" range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
</bitfield>
<bitfield id="SPIOCNT0" width="1" begin="6" end="6" resetval="1" description="Stream I/O 0 Counter Clock Disable" range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
</bitfield>
<bitfield id="SPIOTX1" width="1" begin="5" end="5" resetval="1" description="Stream I/O 1 Transmit Clock Disable" range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
</bitfield>
<bitfield id="SPIOTX0" width="1" begin="4" end="4" resetval="1" description="Stream I/O 0 Transmit Clock Disable" range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
</bitfield>
<bitfield id="SPIORX1" width="1" begin="3" end="3" resetval="1" description="Stream I/O 1 Receive Clock Disable" range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
</bitfield>
<bitfield id="SPIORX0" width="1" begin="2" end="2" resetval="1" description="Stream I/O 0 Receive Clock Disable" range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
</bitfield>
<bitfield id="CRG1" width="1" begin="1" end="1" resetval="1" description="CRGEN1 Clock Disable" range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
</bitfield>
<bitfield id="CRG0" width="1" begin="0" end="0" resetval="1" description="CRGEN0 Clock Disable" range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="" />
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
</bitfield>
</register>
     <register id="ARMINT" acronym="ARMINT" offset="0x70" width="32" description="DSP to ARM Interrupt Status">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTARM0" width="1" begin="0" end="0" resetval="0" description="DSP to ARM Int0 Status" range="" rwaccess="R ">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="ACTIVEINT" value="1" token="ACTIVEINT" description="" />
</bitfield>
</register>
     <register id="ARMINTSET" acronym="ARMINTSET" offset="0x74" width="32" description="DSP to ARM Interrupt Set">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTARM0" width="1" begin="0" end="0" resetval="0" description="DSP to ARM Int0 Set" range="" rwaccess="RW">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="SETINT" value="1" token="SETINT" description="" />
</bitfield>
</register>
     <register id="ARMINTCLR" acronym="ARMINTCLR" offset="0x78" width="32" description="DSP to ARM Interrupt Clear">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTARM0" width="1" begin="0" end="0" resetval="0" description="DSP to ARM Int0 Clear" range="" rwaccess="RW">
<bitenum id="NOINT" value="0" token="NOINT" description="" />
<bitenum id="CLRINT" value="1" token="CLRINT" description="" />
</bitfield>
</register>
     <register id="ARMWAIT" acronym="ARMWAIT" offset="0x7C" width="32" description="ARM memory wait state control">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ARMWAIT" width="1" begin="0" end="0" resetval="1" description="ARM TCM Ram wait state configuration 0 = TCM RAM wait state disabled 1 = TCM RAM wait state enabled" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
</register>
     <register id="SEC_PSEUDO0" acronym="SEC_PSEUDO0" offset="0x80" width="32" description="Secure ROM pseudo register 0">
<bitfield id="Reserved" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="N"></bitfield>
</register>
     <register id="SEC_PSEUDO1" acronym="SEC_PSEUDO1" offset="0x84" width="32" description="Secure ROM pseudo register 1">
<bitfield id="Reserved" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="N"></bitfield>
</register>
</module>
