INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:19:51 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 2.344ns (28.545%)  route 5.868ns (71.455%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1533, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X16Y164        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y164        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg/Q
                         net (fo=24, routed)          0.443     1.205    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q
    SLICE_X13Y163        LUT4 (Prop_lut4_I0_O)        0.043     1.248 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_5/O
                         net (fo=1, routed)           0.000     1.248    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_5_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     1.435 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.435    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.580 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/O[3]
                         net (fo=9, routed)           0.600     2.179    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_4
    SLICE_X16Y166        LUT3 (Prop_lut3_I1_O)        0.120     2.299 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_14/O
                         net (fo=34, routed)          0.654     2.954    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_14_n_0
    SLICE_X20Y173        LUT6 (Prop_lut6_I0_O)        0.126     3.080 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_2/O
                         net (fo=2, routed)           0.399     3.478    lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_2_n_0
    SLICE_X19Y170        LUT5 (Prop_lut5_I3_O)        0.043     3.521 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_12/O
                         net (fo=9, routed)           0.954     4.475    lsq1/handshake_lsq_lsq1_core/dataReg_reg[30]
    SLICE_X5Y153         LUT6 (Prop_lut6_I2_O)        0.043     4.518 r  lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3/O
                         net (fo=46, routed)          0.543     5.061    lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3_n_0
    SLICE_X3Y150         LUT3 (Prop_lut3_I1_O)        0.053     5.114 r  lsq1/handshake_lsq_lsq1_core/level4_c1[5]_i_3/O
                         net (fo=5, routed)           0.500     5.614    lsq1/handshake_lsq_lsq1_core/dataReg_reg[2]
    SLICE_X2Y149         LUT4 (Prop_lut4_I0_O)        0.131     5.745 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     5.745    addf0/operator/S[1]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.991 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001     5.991    addf0/operator/ltOp_carry_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.041 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.041    addf0/operator/ltOp_carry__0_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.091 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.091    addf0/operator/ltOp_carry__1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.141 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.141    addf0/operator/ltOp_carry__2_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     6.263 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.406     6.670    addf0/operator/CO[0]
    SLICE_X1Y152         LUT2 (Prop_lut2_I0_O)        0.133     6.803 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.803    addf0/operator/p_1_in[0]
    SLICE_X1Y152         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     7.030 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.030    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.134 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.294     7.427    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X0Y152         LUT4 (Prop_lut4_I2_O)        0.120     7.547 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.264     7.811    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X0Y151         LUT5 (Prop_lut5_I0_O)        0.043     7.854 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.424     8.278    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X3Y146         LUT3 (Prop_lut3_I1_O)        0.054     8.332 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.388     8.720    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X4Y146         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=1533, unset)         0.483    10.683    addf0/operator/RightShifterComponent/clk
    SLICE_X4Y146         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
    SLICE_X4Y146         FDRE (Setup_fdre_C_R)       -0.383    10.264    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  1.545    




