# Reading pref.tcl
# do vga_controller_run_msim_rtl_systemverilog.do
# if ![file isdirectory vga_controller_iputf_libs] {
# 	file mkdir vga_controller_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/vga_pll_sim/vga_pll.vo"    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:07 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/vga_pll_sim/vga_pll.vo 
# -- Compiling module vga_pll
# 
# Top level modules:
# 	vga_pll
# End time: 19:20:07 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo"  
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:07 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo 
# -- Compiling module pll_720p
# 
# Top level modules:
# 	pll_720p
# End time: 19:20:07 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_1080p_sim/pll_1080p.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:07 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_1080p_sim/pll_1080p.vo 
# -- Compiling module pll_1080p
# 
# Top level modules:
# 	pll_1080p
# End time: 19:20:07 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/image.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:07 on Mar 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/image.v 
# -- Compiling module image
# 
# Top level modules:
# 	image
# End time: 19:20:07 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:07 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 19:20:07 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_pixel_gen_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:07 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_pixel_gen_rom.sv 
# -- Compiling module vga_pixel_gen_rom
# 
# Top level modules:
# 	vga_pixel_gen_rom
# End time: 19:20:07 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:07 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 19:20:08 on Mar 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:08 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 19:20:08 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:08 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:20:08 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:08 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:20:08 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 19:20:08 on Mar 11,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.vga_controller
# Loading work.vga_clock
# Loading work.pll_720p
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.vga_pixel_gen_rom
# Loading work.image
# Loading altera_mf_ver.altsyncram
# Loading work.vga_reset
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_720p_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clock_gen/pll_gen/pll_720p_altera_pll_altera_pll_i_639 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo Line: 46
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 13469.464723 to 13469.387755
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 74.242 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 6734.693878
# Info: output_clock_low_period = 6734.693878
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../source/image.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/pixel_gen/get_image/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../source/image.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../source/image.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/pixel_gen/get_image/altsyncram_component/m_default/altsyncram_inst
# ** Note: $stop    : C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv(25)
#    Time: 0 ps  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv line 25
add wave -position insertpoint  \
sim:/tb/DUT/pixel_gen/address
add wave -position insertpoint  \
sim:/tb/DUT/pixel_gen/h_counter \
sim:/tb/DUT/pixel_gen/v_counter \
sim:/tb/DUT/pixel_gen/xpos \
sim:/tb/DUT/pixel_gen/ypos
run 1ms
# Warning : Address pointed at port A is out of bound!
# Time: 10000  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 17264284  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39488776  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 61713262  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 83937754  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 106162246  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 128386732  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 150611224  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 172835716  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 195060202  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 217284694  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 239509186  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 261733672  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 283958162  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 306182656  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 328407142  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 350631630  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 372856126  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 395080612  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 417305098  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 439529596  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 461754082  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 483978568  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 506203066  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 528427550  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 550652038  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 572876536  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 595101018  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 617325508  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 639550000  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 661774486  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 683998978  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 706223468  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 728447956  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 750672448  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 772896936  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 795121426  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 817345918  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 839570404  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 861794896  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 884019388  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 906243874  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 928468366  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 950692856  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 972917344  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 995141836  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
do vga_controller_run_msim_rtl_systemverilog.do
# if ![file isdirectory vga_controller_iputf_libs] {
# 	file mkdir vga_controller_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/vga_pll_sim/vga_pll.vo"    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:01 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/vga_pll_sim/vga_pll.vo 
# -- Compiling module vga_pll
# 
# Top level modules:
# 	vga_pll
# End time: 19:22:01 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo"  
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:01 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo 
# -- Compiling module pll_720p
# 
# Top level modules:
# 	pll_720p
# End time: 19:22:01 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_1080p_sim/pll_1080p.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:01 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_1080p_sim/pll_1080p.vo 
# -- Compiling module pll_1080p
# 
# Top level modules:
# 	pll_1080p
# End time: 19:22:01 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/image.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:01 on Mar 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/image.v 
# -- Compiling module image
# 
# Top level modules:
# 	image
# End time: 19:22:01 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:01 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 19:22:01 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_pixel_gen_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:01 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_pixel_gen_rom.sv 
# -- Compiling module vga_pixel_gen_rom
# 
# Top level modules:
# 	vga_pixel_gen_rom
# End time: 19:22:01 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:01 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 19:22:02 on Mar 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:02 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 19:22:02 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:02 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:22:02 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:02 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:22:02 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 19:22:04 on Mar 11,2021, Elapsed time: 0:01:56
# Errors: 0, Warnings: 24
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 19:22:04 on Mar 11,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.vga_controller
# Loading work.vga_clock
# Loading work.pll_720p
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.vga_pixel_gen_rom
# Loading work.image
# Loading altera_mf_ver.altsyncram
# Loading work.vga_reset
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_720p_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clock_gen/pll_gen/pll_720p_altera_pll_altera_pll_i_639 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo Line: 46
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 13469.464723 to 13469.387755
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 74.242 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 6734.693878
# Info: output_clock_low_period = 6734.693878
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../source/image.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/pixel_gen/get_image/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../source/image.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../source/image.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/pixel_gen/get_image/altsyncram_component/m_default/altsyncram_inst
# ** Note: $stop    : C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv(25)
#    Time: 0 ps  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv line 25
add wave -position insertpoint  \
sim:/tb/DUT/pixel_gen/h_counter \
sim:/tb/DUT/pixel_gen/v_counter \
sim:/tb/DUT/pixel_gen/xpos \
sim:/tb/DUT/pixel_gen/ypos
add wave -position insertpoint  \
sim:/tb/DUT/pixel_gen/address
run 1ms
do vga_controller_run_msim_rtl_systemverilog.do
# if ![file isdirectory vga_controller_iputf_libs] {
# 	file mkdir vga_controller_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/vga_pll_sim/vga_pll.vo"    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:42 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/vga_pll_sim/vga_pll.vo 
# -- Compiling module vga_pll
# 
# Top level modules:
# 	vga_pll
# End time: 19:24:42 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo"  
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:42 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo 
# -- Compiling module pll_720p
# 
# Top level modules:
# 	pll_720p
# End time: 19:24:42 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_1080p_sim/pll_1080p.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:42 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_1080p_sim/pll_1080p.vo 
# -- Compiling module pll_1080p
# 
# Top level modules:
# 	pll_1080p
# End time: 19:24:42 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/image.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:42 on Mar 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/image.v 
# -- Compiling module image
# 
# Top level modules:
# 	image
# End time: 19:24:43 on Mar 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:43 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 19:24:43 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_pixel_gen_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:43 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_pixel_gen_rom.sv 
# -- Compiling module vga_pixel_gen_rom
# 
# Top level modules:
# 	vga_pixel_gen_rom
# End time: 19:24:43 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:43 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 19:24:43 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:43 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 19:24:43 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:43 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:24:43 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:43 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:24:43 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 19:24:46 on Mar 11,2021, Elapsed time: 0:02:42
# Errors: 0, Warnings: 24
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 19:24:46 on Mar 11,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.vga_controller
# Loading work.vga_clock
# Loading work.pll_720p
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.vga_pixel_gen_rom
# Loading work.image
# Loading altera_mf_ver.altsyncram
# Loading work.vga_reset
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_720p_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clock_gen/pll_gen/pll_720p_altera_pll_altera_pll_i_639 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo Line: 46
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 13469.464723 to 13469.387755
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 74.242 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 6734.693878
# Info: output_clock_low_period = 6734.693878
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../source/image.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/pixel_gen/get_image/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../source/image.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../source/image.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/pixel_gen/get_image/altsyncram_component/m_default/altsyncram_inst
# ** Note: $stop    : C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv(25)
#    Time: 0 ps  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv line 25
add wave -position insertpoint  \
sim:/tb/DUT/pixel_gen/address
add wave -position insertpoint  \
sim:/tb/DUT/pixel_gen/h_counter \
sim:/tb/DUT/pixel_gen/v_counter \
sim:/tb/DUT/pixel_gen/xpos \
sim:/tb/DUT/pixel_gen/ypos
run 1ms
do vga_controller_run_msim_rtl_systemverilog.do
# if ![file isdirectory vga_controller_iputf_libs] {
# 	file mkdir vga_controller_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/vga_pll_sim/vga_pll.vo"    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:20 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/vga_pll_sim/vga_pll.vo 
# -- Compiling module vga_pll
# 
# Top level modules:
# 	vga_pll
# End time: 19:25:20 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo"  
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:20 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo 
# -- Compiling module pll_720p
# 
# Top level modules:
# 	pll_720p
# End time: 19:25:21 on Mar 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_1080p_sim/pll_1080p.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:21 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_1080p_sim/pll_1080p.vo 
# -- Compiling module pll_1080p
# 
# Top level modules:
# 	pll_1080p
# End time: 19:25:21 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/image.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:21 on Mar 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/image.v 
# -- Compiling module image
# 
# Top level modules:
# 	image
# End time: 19:25:21 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:21 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 19:25:21 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_pixel_gen_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:21 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_pixel_gen_rom.sv 
# -- Compiling module vga_pixel_gen_rom
# 
# Top level modules:
# 	vga_pixel_gen_rom
# End time: 19:25:21 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:21 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 19:25:21 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:21 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 19:25:21 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:21 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:25:22 on Mar 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:22 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:25:22 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 19:25:24 on Mar 11,2021, Elapsed time: 0:00:38
# Errors: 0, Warnings: 24
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 19:25:24 on Mar 11,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.vga_controller
# Loading work.vga_clock
# Loading work.pll_720p
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.vga_pixel_gen_rom
# Loading work.image
# Loading altera_mf_ver.altsyncram
# Loading work.vga_reset
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_720p_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clock_gen/pll_gen/pll_720p_altera_pll_altera_pll_i_639 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo Line: 46
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 13469.464723 to 13469.387755
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 74.242 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 6734.693878
# Info: output_clock_low_period = 6734.693878
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../source/image.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/pixel_gen/get_image/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../source/image.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../source/image.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/pixel_gen/get_image/altsyncram_component/m_default/altsyncram_inst
# ** Note: $stop    : C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv(25)
#    Time: 0 ps  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv line 25
add wave -position insertpoint  \
sim:/tb/DUT/pixel_gen/h_counter \
sim:/tb/DUT/pixel_gen/v_counter \
sim:/tb/DUT/pixel_gen/xpos \
sim:/tb/DUT/pixel_gen/ypos
run 1ms
# Warning : Address pointed at port A is out of bound!
# Time: 17250814  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39475306  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 61699792  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 83924284  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 106148776  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 128373262  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 150597754  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 172822246  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 195046732  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 217271224  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 239495716  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 261720202  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 283944694  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 306169186  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 328393672  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 350618162  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 372842656  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 395067142  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 417291630  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 439516126  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 461740612  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 483965098  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 506189596  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 528414082  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 550638568  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 572863066  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 595087550  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 617312038  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 639536536  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 661761018  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 683985508  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 706210000  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 728434486  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 750658978  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 772883468  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 795107956  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 817332448  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 839556936  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 861781426  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 884005918  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 906230404  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 928454896  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 950679388  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 972903874  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 995128366  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
do vga_controller_run_msim_rtl_systemverilog.do
# if ![file isdirectory vga_controller_iputf_libs] {
# 	file mkdir vga_controller_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/vga_pll_sim/vga_pll.vo"    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:53 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/vga_pll_sim/vga_pll.vo 
# -- Compiling module vga_pll
# 
# Top level modules:
# 	vga_pll
# End time: 19:25:53 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo"  
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:54 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo 
# -- Compiling module pll_720p
# 
# Top level modules:
# 	pll_720p
# End time: 19:25:54 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_1080p_sim/pll_1080p.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:54 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_1080p_sim/pll_1080p.vo 
# -- Compiling module pll_1080p
# 
# Top level modules:
# 	pll_1080p
# End time: 19:25:54 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/image.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:54 on Mar 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/image.v 
# -- Compiling module image
# 
# Top level modules:
# 	image
# End time: 19:25:54 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:54 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 19:25:54 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_pixel_gen_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:54 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_pixel_gen_rom.sv 
# -- Compiling module vga_pixel_gen_rom
# 
# Top level modules:
# 	vga_pixel_gen_rom
# End time: 19:25:54 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:54 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 19:25:54 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:54 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 19:25:54 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:54 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:25:55 on Mar 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:55 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:25:55 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 19:25:57 on Mar 11,2021, Elapsed time: 0:00:33
# Errors: 0, Warnings: 24
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 19:25:57 on Mar 11,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.vga_controller
# Loading work.vga_clock
# Loading work.pll_720p
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.vga_pixel_gen_rom
# Loading work.image
# Loading altera_mf_ver.altsyncram
# Loading work.vga_reset
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_720p_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clock_gen/pll_gen/pll_720p_altera_pll_altera_pll_i_639 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo Line: 46
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 13469.464723 to 13469.387755
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 74.242 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 6734.693878
# Info: output_clock_low_period = 6734.693878
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../source/image.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/pixel_gen/get_image/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../source/image.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../source/image.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/pixel_gen/get_image/altsyncram_component/m_default/altsyncram_inst
# ** Note: $stop    : C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv(25)
#    Time: 0 ps  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv line 25
run 1ms
# Warning : Address pointed at port A is out of bound!
# Time: 10000  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 17264284  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39488776  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 61713262  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 83937754  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 106162246  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 128386732  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 150611224  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 172835716  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 195060202  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 217284694  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 239509186  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 261733672  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 283958162  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 306182656  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 328407142  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 350631630  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 372856126  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 395080612  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 417305098  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 439529596  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 461754082  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 483978568  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 506203066  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 528427550  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 550652038  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 572876536  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 595101018  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 617325508  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 639550000  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 661774486  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 683998978  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 706223468  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 728447956  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 750672448  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 772896936  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 795121426  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 817345918  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 839570404  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 861794896  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 884019388  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 906243874  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 928468366  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 950692856  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 972917344  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 995141836  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
do vga_controller_run_msim_rtl_systemverilog.do
# if ![file isdirectory vga_controller_iputf_libs] {
# 	file mkdir vga_controller_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/vga_pll_sim/vga_pll.vo"    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:13 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/vga_pll_sim/vga_pll.vo 
# -- Compiling module vga_pll
# 
# Top level modules:
# 	vga_pll
# End time: 19:27:13 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo"  
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:13 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo 
# -- Compiling module pll_720p
# 
# Top level modules:
# 	pll_720p
# End time: 19:27:13 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_1080p_sim/pll_1080p.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:13 on Mar 11,2021
# vlog -reportprogress 300 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_1080p_sim/pll_1080p.vo 
# -- Compiling module pll_1080p
# 
# Top level modules:
# 	pll_1080p
# End time: 19:27:13 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/image.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:13 on Mar 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/image.v 
# -- Compiling module image
# 
# Top level modules:
# 	image
# End time: 19:27:13 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_reset.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:13 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_reset.sv 
# -- Compiling module vga_reset
# 
# Top level modules:
# 	vga_reset
# End time: 19:27:13 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_pixel_gen_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:13 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_pixel_gen_rom.sv 
# -- Compiling module vga_pixel_gen_rom
# 
# Top level modules:
# 	vga_pixel_gen_rom
# End time: 19:27:13 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:13 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_clock.sv 
# -- Compiling module vga_clock
# 
# Top level modules:
# 	vga_clock
# End time: 19:27:14 on Mar 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:14 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/vga_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 19:27:14 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:14 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:27:14 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source {C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:14 on Mar 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source" C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:27:14 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 19:27:17 on Mar 11,2021, Elapsed time: 0:01:20
# Errors: 0, Warnings: 24
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 19:27:17 on Mar 11,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.vga_controller
# Loading work.vga_clock
# Loading work.pll_720p
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.vga_pixel_gen_rom
# Loading work.image
# Loading altera_mf_ver.altsyncram
# Loading work.vga_reset
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_720p_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clock_gen/pll_gen/pll_720p_altera_pll_altera_pll_i_639 File: C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo Line: 46
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/pll_720p_sim/pll_720p.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 13469.464723 to 13469.387755
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clock_gen.pll_gen.pll_720p_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 74.242 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 6734.693878
# Info: output_clock_low_period = 6734.693878
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../source/image.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/pixel_gen/get_image/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../source/image.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../source/image.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/pixel_gen/get_image/altsyncram_component/m_default/altsyncram_inst
# ** Note: $stop    : C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv(25)
#    Time: 0 ps  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4b/quartus/../source/tb.sv line 25
run 1ms
# Warning : Address pointed at port A is out of bound!
# Time: 10000  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 17264284  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 39488776  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 61713262  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 83937754  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 106162246  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 128386732  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 150611224  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 172835716  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 195060202  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 217284694  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 239509186  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 261733672  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 283958162  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 306182656  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 328407142  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 350631630  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 372856126  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 395080612  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 417305098  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 439529596  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 461754082  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 483978568  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 506203066  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 528427550  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 550652038  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 572876536  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 595101018  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 617325508  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 639550000  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 661774486  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 683998978  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 706223468  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 728447956  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 750672448  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 772896936  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 795121426  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 817345918  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 839570404  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 861794896  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 884019388  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 906243874  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 928468366  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 950692856  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 972917344  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 995141836  Instance: tb.DUT.pixel_gen.get_image.altsyncram_component.m_default.altsyncram_inst
# End time: 19:32:27 on Mar 11,2021, Elapsed time: 0:05:10
# Errors: 0, Warnings: 24
