# intelunnati_BrightReds
Problem Statement- Design and Implimentation of ATM (FSM) Controller , Team Members - 20N31A6753,20N31A6744,21N35A6702
# (https://www.intel.in/content/www/in/en/products/details/fpga/development-tools/quartus-prime/resource.html)
Block Diagram
# ![image](https://github.com/ShaliniBairy8/intelunnati_BrightReds/assets/113230893/5413f46f-af16-45cb-8bb3-992d4681c820)
Transition Diagram
# ![image](https://github.com/ShaliniBairy8/intelunnati_BrightReds/assets/113230893/159731c6-4d53-4c0e-aae5-6c51cf2eea06)
Results and Output Screens    
Run Simulation Tool:
# ![image](https://github.com/ShaliniBairy8/intelunnati_BrightReds/assets/113230893/02146dac-2f56-4922-8f7e-dad9bad6c1e5)
RTL Viewer:
# ![image](https://github.com/ShaliniBairy8/intelunnati_BrightReds/assets/113230893/efbaa624-4077-435b-bbd5-b1f00168b982)
Technology Map Viewer (post-fitting):
# ![image](https://github.com/ShaliniBairy8/intelunnati_BrightReds/assets/113230893/9fa22705-2c0c-42c8-ac8b-cd22ae260c7d)
State Machine Viewer:
# ![image](https://github.com/ShaliniBairy8/intelunnati_BrightReds/assets/113230893/2b247e9e-7219-4225-b26d-9f1e1c40d97c)
