// Seed: 1156859785
module module_0;
  always #id_1 @(1 or posedge 1) id_1 <= 1;
  assign module_1.id_4 = 0;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  for (id_4 = id_2 || 1'd0; 1; id_4 = id_4) begin : LABEL_0
    wire id_5 = id_3[1];
  end
  always begin : LABEL_0
    id_3[1] = id_4++ + id_2;
  end
  assign id_1 = 1;
  always begin : LABEL_0
    id_1 <= 1;
  end
  assign id_1 = id_4;
  module_0 modCall_1 ();
  logic [7:0] id_6;
  assign id_1 = 1'b0;
  assign id_6 = id_3;
endmodule
