{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718068157771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718068157772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:09:17 2024 " "Processing started: Mon Jun 10 22:09:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718068157772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068157772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ERV24 -c ERV24 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ERV24 -c ERV24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068157772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718068157973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718068157973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "utils/DataMemory.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/DataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ERV24-nopipe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ERV24-nopipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ERV24-nopipe " "Found entity 1: ERV24-nopipe" {  } { { "ERV24-nopipe.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-nopipe.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "alu/alu.vhd" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/alu/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167795 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu/alu.vhd" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/alu/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank/regMux.v 1 1 " "Found 1 design units, including 1 entities, in source file regbank/regMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 regMux " "Found entity 1: regMux" {  } { { "regbank/regMux.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/regbank/regMux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank/regbank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regbank/regbank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regbank " "Found entity 1: regbank" {  } { { "regbank/regbank.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/regbank/regbank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank/dec_5_32.v 1 1 " "Found 1 design units, including 1 entities, in source file regbank/dec_5_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_5_32 " "Found entity 1: dec_5_32" {  } { { "regbank/dec_5_32.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/regbank/dec_5_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/ProgramMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/ProgramMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramMemory " "Found entity 1: ProgramMemory" {  } { { "utils/ProgramMemory.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/ProgramMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "utils/reg32.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_parsing/imm_builder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_parsing/imm_builder.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_builder " "Found entity 1: imm_builder" {  } { { "instruction_parsing/imm_builder.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/instruction_parsing/imm_builder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_parsing/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_parsing/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "instruction_parsing/decoder.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/instruction_parsing/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/IFU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ifu/IFU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IFU " "Found entity 1: IFU" {  } { { "ifu/IFU.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ifu/IFU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file ifu/fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "ifu/fetch.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/ifu/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_mapping/MemoryPeriphMux.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_mapping/MemoryPeriphMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryPeriphMux " "Found entity 1: MemoryPeriphMux" {  } { { "memory_mapping/MemoryPeriphMux.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mapping/MemoryPeriphMux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ERV24.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ERV24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ERV24 " "Found entity 1: ERV24" {  } { { "ERV24.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_peripherals/GPIO/GPIO.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_peripherals/GPIO/GPIO.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "custom_peripherals/GPIO/GPIO.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/custom_peripherals/GPIO/GPIO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/CSRCounters.v 1 1 " "Found 1 design units, including 1 entities, in source file core/CSRCounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSRCounters " "Found entity 1: CSRCounters" {  } { { "core/CSRCounters.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/core/CSRCounters.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_mapping/GPIO_address_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_mapping/GPIO_address_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO_address_decoder " "Found entity 1: GPIO_address_decoder" {  } { { "memory_mapping/GPIO_address_decoder.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mapping/GPIO_address_decoder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_mapping/peripheral_addr_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_mapping/peripheral_addr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 peripheral_addr_dec " "Found entity 1: peripheral_addr_dec" {  } { { "memory_mapping/peripheral_addr_dec.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mapping/peripheral_addr_dec.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_mapping/PeripheralAdressMatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_mapping/PeripheralAdressMatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 PeripheralAddressMatcher " "Found entity 1: PeripheralAddressMatcher" {  } { { "memory_mapping/PeripheralAdressMatcher.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mapping/PeripheralAdressMatcher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_mapping/peripheral_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_mapping/peripheral_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 peripheral_mux " "Found entity 1: peripheral_mux" {  } { { "memory_mapping/peripheral_mux.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mapping/peripheral_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_mutator/memory_mutator.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_mutator/memory_mutator.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_mutator " "Found entity 1: memory_mutator" {  } { { "memory_mutator/memory_mutator.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mutator/memory_mutator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "utils/bus_mux.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/bus_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripheral_and_memory_block_no borrar por favore.bdf 1 1 " "Found 1 design units, including 1 entities, in source file peripheral_and_memory_block_no borrar por favore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 peripheral_and_memory_block_no borrar por favore " "Found entity 1: peripheral_and_memory_block_no borrar por favore" {  } { { "peripheral_and_memory_block_no borrar por favore.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/peripheral_and_memory_block_no borrar por favore.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/decode_imm_stage_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/decode_imm_stage_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_imm_stage_latch " "Found entity 1: decode_imm_stage_latch" {  } { { "pipeline/decode_imm_stage_latch.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/pipeline/decode_imm_stage_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/op_read_stage_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/op_read_stage_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_read_stage_latch " "Found entity 1: op_read_stage_latch" {  } { { "pipeline/op_read_stage_latch.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/pipeline/op_read_stage_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/alu_stage_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/alu_stage_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_stage_latch " "Found entity 1: alu_stage_latch" {  } { { "pipeline/alu_stage_latch.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/pipeline/alu_stage_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipeline_halt_control.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipeline_halt_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_halt_control " "Found entity 1: pipeline_halt_control" {  } { { "pipeline/pipeline_halt_control.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/pipeline/pipeline_halt_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/sum_2x32b.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/sum_2x32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_2x32b " "Found entity 1: sum_2x32b" {  } { { "utils/sum_2x32b.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/sum_2x32b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/bit_scatterer.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/bit_scatterer.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_scatterer " "Found entity 1: bit_scatterer" {  } { { "utils/bit_scatterer.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/bit_scatterer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_control/jmp_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file jump_control/jmp_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 jmp_ctrl " "Found entity 1: jmp_ctrl" {  } { { "jump_control/jmp_ctrl.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/jump_control/jmp_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocking/pll_50_1.v 1 1 " "Found 1 design units, including 1 entities, in source file clocking/pll_50_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50_1 " "Found entity 1: pll_50_1" {  } { { "clocking/pll_50_1.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/clocking/pll_50_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_mutator/memory_mutator_IDA.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_mutator/memory_mutator_IDA.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_mutator_IDA " "Found entity 1: memory_mutator_IDA" {  } { { "memory_mutator/memory_mutator_IDA.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mutator/memory_mutator_IDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_mutator/memory_mutator_VUELTA.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_mutator/memory_mutator_VUELTA.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_mutator_VUELTA " "Found entity 1: memory_mutator_VUELTA" {  } { { "memory_mutator/memory_mutator_VUELTA.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mutator/memory_mutator_VUELTA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_mutator/IDA_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_mutator/IDA_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IDA_test " "Found entity 1: IDA_test" {  } { { "memory_mutator/IDA_test.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mutator/IDA_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_mutator/VUELTA_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_mutator/VUELTA_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VUELTA_test " "Found entity 1: VUELTA_test" {  } { { "memory_mutator/VUELTA_test.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mutator/VUELTA_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_mutator/dataMem_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_mutator/dataMem_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem_test " "Found entity 1: dataMem_test" {  } { { "memory_mutator/dataMem_test.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mutator/dataMem_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/reg_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/reg_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "utils/reg_generic.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/reg_generic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_mutator/memory_mutator_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_mutator/memory_mutator_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_mutator_latch " "Found entity 1: memory_mutator_latch" {  } { { "memory_mutator/memory_mutator_latch.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mutator/memory_mutator_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167826 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GPIO8b.v(46) " "Verilog HDL information at GPIO8b.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "custom_peripherals/GPIO/GPIO8b.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/custom_peripherals/GPIO/GPIO8b.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718068167827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_peripherals/GPIO/GPIO8b.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_peripherals/GPIO/GPIO8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO_8bit " "Found entity 1: GPIO_8bit" {  } { { "custom_peripherals/GPIO/GPIO8b.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/custom_peripherals/GPIO/GPIO8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ERV24-toProgram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ERV24-toProgram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ERV24-toProgram " "Found entity 1: ERV24-toProgram" {  } { { "ERV24-toProgram.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068167828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068167828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ERV24-toProgram " "Elaborating entity \"ERV24-toProgram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718068167905 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk jmp_ctrl inst11 " "Port \"clk\" of type jmp_ctrl and instance \"inst11\" is missing source signal" {  } { { "ERV24-toProgram.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -384 -104 128 -144 "inst11" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1718068167908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO_8bit GPIO_8bit:inst85 " "Elaborating entity \"GPIO_8bit\" for hierarchy \"GPIO_8bit:inst85\"" {  } { { "ERV24-toProgram.bdf" "inst85" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { 1240 2248 2440 1416 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068167911 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PSOR GPIO8b.v(15) " "Verilog HDL or VHDL warning at GPIO8b.v(15): object \"PSOR\" assigned a value but never read" {  } { { "custom_peripherals/GPIO/GPIO8b.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/custom_peripherals/GPIO/GPIO8b.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718068167913 "|ERV24|GPIO_8bit:inst85"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCOR GPIO8b.v(16) " "Verilog HDL or VHDL warning at GPIO8b.v(16): object \"PCOR\" assigned a value but never read" {  } { { "custom_peripherals/GPIO/GPIO8b.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/custom_peripherals/GPIO/GPIO8b.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718068167913 "|ERV24|GPIO_8bit:inst85"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PTOR GPIO8b.v(17) " "Verilog HDL or VHDL warning at GPIO8b.v(17): object \"PTOR\" assigned a value but never read" {  } { { "custom_peripherals/GPIO/GPIO8b.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/custom_peripherals/GPIO/GPIO8b.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718068167913 "|ERV24|GPIO_8bit:inst85"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_mutator_IDA memory_mutator_IDA:inst8 " "Elaborating entity \"memory_mutator_IDA\" for hierarchy \"memory_mutator_IDA:inst8\"" {  } { { "ERV24-toProgram.bdf" "inst8" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { 896 2032 2264 1040 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068167914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_read_stage_latch op_read_stage_latch:inst5 " "Elaborating entity \"op_read_stage_latch\" for hierarchy \"op_read_stage_latch:inst5\"" {  } { { "ERV24-toProgram.bdf" "inst5" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -224 2304 2544 48 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068167915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50_1 pll_50_1:inst18 " "Elaborating entity \"pll_50_1\" for hierarchy \"pll_50_1:inst18\"" {  } { { "ERV24-toProgram.bdf" "inst18" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -16 408 648 136 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068167926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_50_1:inst18\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_50_1:inst18\|altpll:altpll_component\"" {  } { { "clocking/pll_50_1.v" "altpll_component" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/clocking/pll_50_1.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068167971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_50_1:inst18\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_50_1:inst18\|altpll:altpll_component\"" {  } { { "clocking/pll_50_1.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/clocking/pll_50_1.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068167975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_50_1:inst18\|altpll:altpll_component " "Instantiated megafunction \"pll_50_1:inst18\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_50_1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_50_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_USED " "Parameter \"port_pfdena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068167976 ""}  } { { "clocking/pll_50_1.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/clocking/pll_50_1.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718068167976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_50_1_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_50_1_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50_1_altpll1 " "Found entity 1: pll_50_1_altpll1" {  } { { "db/pll_50_1_altpll1.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/db/pll_50_1_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068168027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068168027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50_1_altpll1 pll_50_1:inst18\|altpll:altpll_component\|pll_50_1_altpll1:auto_generated " "Elaborating entity \"pll_50_1_altpll1\" for hierarchy \"pll_50_1:inst18\|altpll:altpll_component\|pll_50_1_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_halt_control pipeline_halt_control:inst1 " "Elaborating entity \"pipeline_halt_control\" for hierarchy \"pipeline_halt_control:inst1\"" {  } { { "ERV24-toProgram.bdf" "inst1" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { 264 1248 1528 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFU IFU:inst2 " "Elaborating entity \"IFU\" for hierarchy \"IFU:inst2\"" {  } { { "ERV24-toProgram.bdf" "inst2" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -400 440 664 -240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux IFU:inst2\|bus_mux:inst5 " "Elaborating entity \"bus_mux\" for hierarchy \"IFU:inst2\|bus_mux:inst5\"" {  } { { "ifu/IFU.bdf" "inst5" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ifu/IFU.bdf" { { 584 1248 1392 664 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux IFU:inst2\|bus_mux:inst5\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"IFU:inst2\|bus_mux:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "utils/bus_mux.v" "LPM_MUX_component" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/bus_mux.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IFU:inst2\|bus_mux:inst5\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"IFU:inst2\|bus_mux:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "utils/bus_mux.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/bus_mux.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IFU:inst2\|bus_mux:inst5\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"IFU:inst2\|bus_mux:inst5\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168051 ""}  } { { "utils/bus_mux.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/bus_mux.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718068168051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068168097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068168097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc IFU:inst2\|bus_mux:inst5\|lpm_mux:LPM_MUX_component\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"IFU:inst2\|bus_mux:inst5\|lpm_mux:LPM_MUX_component\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramMemory IFU:inst2\|ProgramMemory:inst4 " "Elaborating entity \"ProgramMemory\" for hierarchy \"IFU:inst2\|ProgramMemory:inst4\"" {  } { { "ifu/IFU.bdf" "inst4" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ifu/IFU.bdf" { { 608 952 1168 752 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IFU:inst2\|ProgramMemory:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IFU:inst2\|ProgramMemory:inst4\|altsyncram:altsyncram_component\"" {  } { { "utils/ProgramMemory.v" "altsyncram_component" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/ProgramMemory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IFU:inst2\|ProgramMemory:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IFU:inst2\|ProgramMemory:inst4\|altsyncram:altsyncram_component\"" {  } { { "utils/ProgramMemory.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/ProgramMemory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IFU:inst2\|ProgramMemory:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"IFU:inst2\|ProgramMemory:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program.hex " "Parameter \"init_file\" = \"program.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168126 ""}  } { { "utils/ProgramMemory.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/ProgramMemory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718068168126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40b1 " "Found entity 1: altsyncram_40b1" {  } { { "db/altsyncram_40b1.tdf" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/db/altsyncram_40b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068168178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068168178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40b1 IFU:inst2\|ProgramMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_40b1:auto_generated " "Elaborating entity \"altsyncram_40b1\" for hierarchy \"IFU:inst2\|ProgramMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_40b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168179 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 259 /home/aheir/Documents/alheir/E5-ERV24/project/program.hex " "Memory depth (2048) in the design file differs from memory depth (259) in the Memory Initialization File \"/home/aheir/Documents/alheir/E5-ERV24/project/program.hex\" -- setting initial value for remaining addresses to 0" {  } { { "utils/ProgramMemory.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/ProgramMemory.v" 85 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1718068168187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 IFU:inst2\|reg32:PCreg " "Elaborating entity \"reg32\" for hierarchy \"IFU:inst2\|reg32:PCreg\"" {  } { { "ifu/IFU.bdf" "PCreg" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ifu/IFU.bdf" { { 848 504 664 960 "PCreg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch IFU:inst2\|fetch:inst " "Elaborating entity \"fetch\" for hierarchy \"IFU:inst2\|fetch:inst\"" {  } { { "ifu/IFU.bdf" "inst" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ifu/IFU.bdf" { { 40 1000 1208 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_2x32b IFU:inst2\|sum_2x32b:inst10 " "Elaborating entity \"sum_2x32b\" for hierarchy \"IFU:inst2\|sum_2x32b:inst10\"" {  } { { "ifu/IFU.bdf" "inst10" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ifu/IFU.bdf" { { 16 160 432 128 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add IFU:inst2\|sum_2x32b:inst10\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"IFU:inst2\|sum_2x32b:inst10\|parallel_add:parallel_add_component\"" {  } { { "utils/sum_2x32b.v" "parallel_add_component" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/sum_2x32b.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IFU:inst2\|sum_2x32b:inst10\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"IFU:inst2\|sum_2x32b:inst10\|parallel_add:parallel_add_component\"" {  } { { "utils/sum_2x32b.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/sum_2x32b.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IFU:inst2\|sum_2x32b:inst10\|parallel_add:parallel_add_component " "Instantiated megafunction \"IFU:inst2\|sum_2x32b:inst10\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 32 " "Parameter \"widthr\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168262 ""}  } { { "utils/sum_2x32b.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/sum_2x32b.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718068168262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_bve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_bve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_bve " "Found entity 1: par_add_bve" {  } { { "db/par_add_bve.tdf" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/db/par_add_bve.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068168316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068168316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_bve IFU:inst2\|sum_2x32b:inst10\|parallel_add:parallel_add_component\|par_add_bve:auto_generated " "Elaborating entity \"par_add_bve\" for hierarchy \"IFU:inst2\|sum_2x32b:inst10\|parallel_add:parallel_add_component\|par_add_bve:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT IFU:inst2\|LPM_CONSTANT:inst14 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"IFU:inst2\|LPM_CONSTANT:inst14\"" {  } { { "ifu/IFU.bdf" "inst14" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ifu/IFU.bdf" { { 688 288 400 736 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IFU:inst2\|LPM_CONSTANT:inst14 " "Elaborated megafunction instantiation \"IFU:inst2\|LPM_CONSTANT:inst14\"" {  } { { "ifu/IFU.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ifu/IFU.bdf" { { 688 288 400 736 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IFU:inst2\|LPM_CONSTANT:inst14 " "Instantiated megafunction \"IFU:inst2\|LPM_CONSTANT:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 13 " "Parameter \"LPM_CVALUE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168330 ""}  } { { "ifu/IFU.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ifu/IFU.bdf" { { 688 288 400 736 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718068168330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_4j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_4j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_4j4 " "Found entity 1: lpm_constant_4j4" {  } { { "db/lpm_constant_4j4.tdf" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/db/lpm_constant_4j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068168335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068168335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_4j4 IFU:inst2\|LPM_CONSTANT:inst14\|lpm_constant_4j4:ag " "Elaborating entity \"lpm_constant_4j4\" for hierarchy \"IFU:inst2\|LPM_CONSTANT:inst14\|lpm_constant_4j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jmp_ctrl jmp_ctrl:inst11 " "Elaborating entity \"jmp_ctrl\" for hierarchy \"jmp_ctrl:inst11\"" {  } { { "ERV24-toProgram.bdf" "inst11" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -384 -104 128 -144 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst9 " "Elaborating entity \"alu\" for hierarchy \"alu:inst9\"" {  } { { "ERV24-toProgram.bdf" "inst9" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -208 3144 3320 -32 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_imm_stage_latch decode_imm_stage_latch:inst4 " "Elaborating entity \"decode_imm_stage_latch\" for hierarchy \"decode_imm_stage_latch:inst4\"" {  } { { "ERV24-toProgram.bdf" "inst4" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -344 1512 1736 -104 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst7 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst7\"" {  } { { "ERV24-toProgram.bdf" "inst7" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -344 1072 1280 56 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 decoder.v(37) " "Verilog HDL assignment warning at decoder.v(37): truncated value with size 32 to match size of target (2)" {  } { { "instruction_parsing/decoder.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/instruction_parsing/decoder.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718068168366 "|ERV24|decoder:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 decoder.v(131) " "Verilog HDL Always Construct warning at decoder.v(131): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instruction_parsing/decoder.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/instruction_parsing/decoder.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718068168366 "|ERV24|decoder:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inst decoder.v(133) " "Verilog HDL Always Construct warning at decoder.v(133): variable \"inst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instruction_parsing/decoder.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/instruction_parsing/decoder.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718068168366 "|ERV24|decoder:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inst decoder.v(136) " "Verilog HDL Always Construct warning at decoder.v(136): variable \"inst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instruction_parsing/decoder.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/instruction_parsing/decoder.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718068168366 "|ERV24|decoder:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inst decoder.v(149) " "Verilog HDL Always Construct warning at decoder.v(149): variable \"inst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instruction_parsing/decoder.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/instruction_parsing/decoder.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718068168367 "|ERV24|decoder:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_builder imm_builder:inst6 " "Elaborating entity \"imm_builder\" for hierarchy \"imm_builder:inst6\"" {  } { { "ERV24-toProgram.bdf" "inst6" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -456 1112 1288 -376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbank regbank:inst3 " "Elaborating entity \"regbank\" for hierarchy \"regbank:inst3\"" {  } { { "ERV24-toProgram.bdf" "inst3" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -552 2000 2216 -392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMux regbank:inst3\|regMux:inst11 " "Elaborating entity \"regMux\" for hierarchy \"regbank:inst3\|regMux:inst11\"" {  } { { "regbank/regbank.bdf" "inst11" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/regbank/regbank.bdf" { { 1520 1008 1152 2080 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux regbank:inst3\|regMux:inst11\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"regbank:inst3\|regMux:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "regbank/regMux.v" "LPM_MUX_component" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/regbank/regMux.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regbank:inst3\|regMux:inst11\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"regbank:inst3\|regMux:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "regbank/regMux.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/regbank/regMux.v" 157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regbank:inst3\|regMux:inst11\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"regbank:inst3\|regMux:inst11\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 32 " "Parameter \"lpm_size\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168381 ""}  } { { "regbank/regMux.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/regbank/regMux.v" 157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718068168381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iuc " "Found entity 1: mux_iuc" {  } { { "db/mux_iuc.tdf" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/db/mux_iuc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068168467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068168467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iuc regbank:inst3\|regMux:inst11\|lpm_mux:LPM_MUX_component\|mux_iuc:auto_generated " "Elaborating entity \"mux_iuc\" for hierarchy \"regbank:inst3\|regMux:inst11\|lpm_mux:LPM_MUX_component\|mux_iuc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_5_32 regbank:inst3\|dec_5_32:inst " "Elaborating entity \"dec_5_32\" for hierarchy \"regbank:inst3\|dec_5_32:inst\"" {  } { { "regbank/regbank.bdf" "inst" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/regbank/regbank.bdf" { { 1520 560 688 2080 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode regbank:inst3\|dec_5_32:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"regbank:inst3\|dec_5_32:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "regbank/dec_5_32.v" "LPM_DECODE_component" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/regbank/dec_5_32.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regbank:inst3\|dec_5_32:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"regbank:inst3\|dec_5_32:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "regbank/dec_5_32.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/regbank/dec_5_32.v" 187 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regbank:inst3\|dec_5_32:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"regbank:inst3\|dec_5_32:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168500 ""}  } { { "regbank/dec_5_32.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/regbank/dec_5_32.v" 187 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718068168500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_41g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_41g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_41g " "Found entity 1: decode_41g" {  } { { "db/decode_41g.tdf" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/db/decode_41g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068168544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068168544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_41g regbank:inst3\|dec_5_32:inst\|lpm_decode:LPM_DECODE_component\|decode_41g:auto_generated " "Elaborating entity \"decode_41g\" for hierarchy \"regbank:inst3\|dec_5_32:inst\|lpm_decode:LPM_DECODE_component\|decode_41g:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_stage_latch alu_stage_latch:inst12 " "Elaborating entity \"alu_stage_latch\" for hierarchy \"alu_stage_latch:inst12\"" {  } { { "ERV24-toProgram.bdf" "inst12" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -208 3464 3672 -64 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_mutator_VUELTA memory_mutator_VUELTA:inst13 " "Elaborating entity \"memory_mutator_VUELTA\" for hierarchy \"memory_mutator_VUELTA:inst13\"" {  } { { "ERV24-toProgram.bdf" "inst13" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { 840 2976 3224 984 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168583 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memory_mutator_VUELTA.v(21) " "Verilog HDL Case Statement information at memory_mutator_VUELTA.v(21): all case item expressions in this case statement are onehot" {  } { { "memory_mutator/memory_mutator_VUELTA.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mutator/memory_mutator_VUELTA.v" 21 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1718068168584 "|ERV24|memory_mutator_VUELTA:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_mutator_latch memory_mutator_latch:inst29 " "Elaborating entity \"memory_mutator_latch\" for hierarchy \"memory_mutator_latch:inst29\"" {  } { { "ERV24-toProgram.bdf" "inst29" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { 552 2456 2712 728 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryPeriphMux MemoryPeriphMux:inst20 " "Elaborating entity \"MemoryPeriphMux\" for hierarchy \"MemoryPeriphMux:inst20\"" {  } { { "ERV24-toProgram.bdf" "inst20" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { 1096 2752 2896 1176 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:inst17 " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:inst17\"" {  } { { "ERV24-toProgram.bdf" "inst17" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { 888 2472 2688 1032 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory:inst17\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory:inst17\|altsyncram:altsyncram_component\"" {  } { { "utils/DataMemory.v" "altsyncram_component" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/DataMemory.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:inst17\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory:inst17\|altsyncram:altsyncram_component\"" {  } { { "utils/DataMemory.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/DataMemory.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:inst17\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory:inst17\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168619 ""}  } { { "utils/DataMemory.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/utils/DataMemory.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718068168619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_evi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_evi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_evi1 " "Found entity 1: altsyncram_evi1" {  } { { "db/altsyncram_evi1.tdf" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/db/altsyncram_evi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068168670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068168670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_evi1 DataMemory:inst17\|altsyncram:altsyncram_component\|altsyncram_evi1:auto_generated " "Elaborating entity \"altsyncram_evi1\" for hierarchy \"DataMemory:inst17\|altsyncram:altsyncram_component\|altsyncram_evi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_mux peripheral_mux:inst321 " "Elaborating entity \"peripheral_mux\" for hierarchy \"peripheral_mux:inst321\"" {  } { { "ERV24-toProgram.bdf" "inst321" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { 1208 2528 2672 1384 "inst321" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux peripheral_mux:inst321\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"peripheral_mux:inst321\|lpm_mux:LPM_MUX_component\"" {  } { { "memory_mapping/peripheral_mux.v" "LPM_MUX_component" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mapping/peripheral_mux.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "peripheral_mux:inst321\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"peripheral_mux:inst321\|lpm_mux:LPM_MUX_component\"" {  } { { "memory_mapping/peripheral_mux.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mapping/peripheral_mux.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "peripheral_mux:inst321\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"peripheral_mux:inst321\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168688 ""}  } { { "memory_mapping/peripheral_mux.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mapping/peripheral_mux.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718068168688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3tc " "Found entity 1: mux_3tc" {  } { { "db/mux_3tc.tdf" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/db/mux_3tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068168741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068168741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3tc peripheral_mux:inst321\|lpm_mux:LPM_MUX_component\|mux_3tc:auto_generated " "Elaborating entity \"mux_3tc\" for hierarchy \"peripheral_mux:inst321\|lpm_mux:LPM_MUX_component\|mux_3tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_addr_dec peripheral_addr_dec:inst21 " "Elaborating entity \"peripheral_addr_dec\" for hierarchy \"peripheral_addr_dec:inst21\"" {  } { { "ERV24-toProgram.bdf" "inst21" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { 1216 1680 1808 1392 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode peripheral_addr_dec:inst21\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"peripheral_addr_dec:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "memory_mapping/peripheral_addr_dec.v" "LPM_DECODE_component" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mapping/peripheral_addr_dec.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "peripheral_addr_dec:inst21\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"peripheral_addr_dec:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "memory_mapping/peripheral_addr_dec.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mapping/peripheral_addr_dec.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "peripheral_addr_dec:inst21\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"peripheral_addr_dec:inst21\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718068168771 ""}  } { { "memory_mapping/peripheral_addr_dec.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/memory_mapping/peripheral_addr_dec.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718068168771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lvf " "Found entity 1: decode_lvf" {  } { { "db/decode_lvf.tdf" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/db/decode_lvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718068168822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068168822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lvf peripheral_addr_dec:inst21\|lpm_decode:LPM_DECODE_component\|decode_lvf:auto_generated " "Elaborating entity \"decode_lvf\" for hierarchy \"peripheral_addr_dec:inst21\|lpm_decode:LPM_DECODE_component\|decode_lvf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068168823 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "179 " "Ignored 179 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "179 " "Ignored 179 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1718068170320 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1718068170320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718068181498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aheir/Documents/alheir/E5-ERV24/project/output_files/ERV24.map.smsg " "Generated suppressed messages file /home/aheir/Documents/alheir/E5-ERV24/project/output_files/ERV24.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068197050 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718068197331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718068197331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4684 " "Implemented 4684 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718068197679 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718068197679 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1718068197679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4610 " "Implemented 4610 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718068197679 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718068197679 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1718068197679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718068197679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718068197703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:09:57 2024 " "Processing ended: Mon Jun 10 22:09:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718068197703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718068197703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718068197703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718068197703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1718068199091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718068199091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:09:58 2024 " "Processing started: Mon Jun 10 22:09:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718068199091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1718068199091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ERV24 -c ERV24 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ERV24 -c ERV24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1718068199091 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1718068199129 ""}
{ "Info" "0" "" "Project  = ERV24" {  } {  } 0 0 "Project  = ERV24" 0 0 "Fitter" 0 0 1718068199130 ""}
{ "Info" "0" "" "Revision = ERV24" {  } {  } 0 0 "Revision = ERV24" 0 0 "Fitter" 0 0 1718068199130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1718068199223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1718068199223 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ERV24 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ERV24\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718068199249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718068199293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718068199293 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_50_1:inst18\|altpll:altpll_component\|pll_50_1_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_50_1:inst18\|altpll:altpll_component\|pll_50_1_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_50_1:inst18\|altpll:altpll_component\|pll_50_1_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_50_1:inst18\|altpll:altpll_component\|pll_50_1_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_50_1_altpll1.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/db/pll_50_1_altpll1.v" 50 -1 0 } } { "" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718068199354 ""}  } { { "db/pll_50_1_altpll1.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/db/pll_50_1_altpll1.v" 50 -1 0 } } { "" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1718068199354 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1718068199506 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1718068199511 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718068199617 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718068199617 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718068199617 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1718068199617 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 7216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718068199631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 7218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718068199631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 7220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718068199631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 7222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718068199631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 7224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718068199631 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1718068199631 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1718068199633 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1718068199903 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_50_1:inst18\|altpll:altpll_component\|pll_50_1_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_50_1:inst18\|altpll:altpll_component\|pll_50_1_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718068200418 ""}  } { { "db/pll_50_1_altpll1.v" "" { Text "/home/aheir/Documents/alheir/E5-ERV24/project/db/pll_50_1_altpll1.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718068200418 ""}
{ "Info" "ISTA_SDC_FOUND" "ERV24-toProgram.sdc " "Reading SDC File: 'ERV24-toProgram.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718068200808 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst18\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst18\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1718068200823 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1718068200823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1718068200823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1718068200851 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1718068200852 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718068200852 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718068200852 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718068200852 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718068200852 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1718068200852 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1718068200947 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718068200955 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718068200956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718068200969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718068200982 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1718068201002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1718068201002 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1718068201010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1718068201239 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1718068201247 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718068201247 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718068201575 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1718068201584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718068202541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718068203404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718068203451 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718068208160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718068208160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718068209049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1718068211788 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718068211788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1718068212739 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1718068212739 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1718068212739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718068212741 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.55 " "Total time spent on timing analysis during the Fitter is 1.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1718068212960 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718068213001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718068213520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718068213523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718068214179 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718068215382 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1718068215844 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVCMOS L3 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVCMOS at L3" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "ERV24-toProgram.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -112 496 672 -96 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718068215857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVCMOS B1 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVCMOS at B1" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "ERV24-toProgram.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -112 496 672 -96 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718068215857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVCMOS F3 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVCMOS at F3" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "ERV24-toProgram.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -112 496 672 -96 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718068215857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVCMOS D1 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVCMOS at D1" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "ERV24-toProgram.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -112 496 672 -96 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718068215857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVCMOS A11 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVCMOS at A11" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "ERV24-toProgram.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -112 496 672 -96 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718068215857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVCMOS B13 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVCMOS at B13" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "ERV24-toProgram.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -112 496 672 -96 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718068215857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVCMOS A13 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVCMOS at A13" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "ERV24-toProgram.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -112 496 672 -96 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718068215857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVCMOS A15 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVCMOS at A15" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "ERV24-toProgram.bdf" "" { Schematic "/home/aheir/Documents/alheir/E5-ERV24/project/ERV24-toProgram.bdf" { { -112 496 672 -96 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "/home/aheir/Documents/alheir/E5-ERV24/project/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718068215857 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1718068215857 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aheir/Documents/alheir/E5-ERV24/project/output_files/ERV24.fit.smsg " "Generated suppressed messages file /home/aheir/Documents/alheir/E5-ERV24/project/output_files/ERV24.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1718068216152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1337 " "Peak virtual memory: 1337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718068216877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:10:16 2024 " "Processing ended: Mon Jun 10 22:10:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718068216877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718068216877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718068216877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718068216877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1718068218313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718068218313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:10:18 2024 " "Processing started: Mon Jun 10 22:10:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718068218313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1718068218313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ERV24 -c ERV24 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ERV24 -c ERV24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1718068218313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1718068218541 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1718068219252 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1718068219281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718068219387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:10:19 2024 " "Processing ended: Mon Jun 10 22:10:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718068219387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718068219387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718068219387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1718068219387 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1718068220112 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1718068220750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718068220750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:10:20 2024 " "Processing started: Mon Jun 10 22:10:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718068220750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1718068220750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ERV24 -c ERV24 " "Command: quartus_sta ERV24 -c ERV24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718068220750 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1718068220792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1718068220949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1718068220949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718068220996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718068220997 ""}
{ "Info" "ISTA_SDC_FOUND" "ERV24-toProgram.sdc " "Reading SDC File: 'ERV24-toProgram.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718068221412 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst18\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst18\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1718068221430 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718068221430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1718068221430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718068221455 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1718068221457 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1718068221465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.100 " "Worst-case setup slack is 2.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068221625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068221625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.100               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.100               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068221625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718068221625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.370 " "Worst-case hold slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068221661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068221661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.370               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068221661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718068221661 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718068221663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718068221664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.835 " "Worst-case minimum pulse width slack is 9.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068221667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068221667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 CLOCK_50  " "    9.835               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068221667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.739               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.739               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068221667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718068221667 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718068221966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718068221995 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718068222681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718068222892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.751 " "Worst-case setup slack is 3.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068222979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068222979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.751               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.751               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068222979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718068222979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.336 " "Worst-case hold slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.336               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718068223005 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718068223006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718068223007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.818 " "Worst-case minimum pulse width slack is 9.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.818               0.000 CLOCK_50  " "    9.818               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.743               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.743               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718068223010 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718068223277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718068223436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.695 " "Worst-case setup slack is 9.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.695               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.695               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718068223467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.192               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718068223494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718068223496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718068223498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.587 " "Worst-case minimum pulse width slack is 9.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 CLOCK_50  " "    9.587               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.749               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.749               0.000 inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718068223501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718068223501 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718068223977 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718068223977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718068224032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:10:24 2024 " "Processing ended: Mon Jun 10 22:10:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718068224032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718068224032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718068224032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718068224032 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1718068225352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718068225352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:10:25 2024 " "Processing started: Mon Jun 10 22:10:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718068225352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1718068225352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ERV24 -c ERV24 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ERV24 -c ERV24" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1718068225352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1718068225606 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ERV24.vo /home/aheir/Documents/alheir/E5-ERV24/project/simulation/questa/ simulation " "Generated file ERV24.vo in folder \"/home/aheir/Documents/alheir/E5-ERV24/project/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718068226311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "603 " "Peak virtual memory: 603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718068226354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:10:26 2024 " "Processing ended: Mon Jun 10 22:10:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718068226354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718068226354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718068226354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1718068226354 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1718068227015 ""}
