<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 1.5.00.05.39.l1 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2011, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  mach64_verilog_project
Project Path         :  C:\Users\tmcphillips\Designs\Projects\MACH64\VerilogHDL\19_HD4478LcdDemo
Project Fitted on    :  Wed Feb 08 16:19:01 2012

Device               :  M4064_32
Package              :  48
GLB Input Mux Size   :  10
Available Blocks     :  4
Speed                :  -7.5
Part Number          :  LC4064V-75T48I
Source Format        :  Pure_Verilog_HDL


<font color=green size=4><span class=blink><strong><B>Project 'mach64_verilog_project' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.05 secs
Partition Time                  0.11 secs
Place Time                      0.01 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                3
Total Logic Functions           61
  Total Output Pins             5
  Total Bidir I/O Pins          8
  Total Buried Nodes            48
Total Flip-Flops                57
  Total D Flip-Flops            57
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             218

Total Reserved Pins             0
Total Locked Pins               16
Total Locked Nodes              0

Total Unique Output Enables     8
Total Unique Clocks             1
Total Unique Clock Enables      5
Total Unique Resets             1
Total Unique Presets            1

Fmax Logic Levels               2


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        1      3    -->    25
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           30       15     15    -->    50
Logic Functions                    64       61      3    -->    95
  Input Registers                  32        0     32    -->     0

GLB Inputs                        144       85     59    -->    59
Logical Product Terms             320      119    201    -->    37
Occupied GLBs                       4        4      0    -->   100
Macrocells                         64       61      3    -->    95

Control Product Terms:
  GLB Clock/Clock Enables           4        4      0    -->   100
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64        0     64    -->     0
  Macrocell Clock Enables          64        5     59    -->     7
  Macrocell Enables                64        4     60    -->     6
  Macrocell Resets                 64        2     62    -->     3
  Macrocell Presets                64        0     64    -->     0

Global Routing Pool               100       63     37    -->    63
  GRP from IFB                     ..        3     ..    -->    ..
    (from input signals)           ..        2     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        1     ..    -->    ..
  GRP from MFB                     ..       60     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      7    15    22      3/8      0   16      0              0       34       15
  GLB    B      4    16    20      0/8      0   15      0              1       24       15
  GLB    C      9    12    21      5/8      0   15      0              1       29       15
  GLB    D     14     8    22      7/8      0   15      0              1       32       15
-------------------------------------------------------------------------------------------
TOTALS:        34    51    85     15/32     0   61      0              3      119       60

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   1      0         0      3      1      0      0
  GLB    B   1      0         0      1      0      0      0
  GLB    C   1      0         0      1      0      0      0
  GLB    D   1      0         0      0      3      2      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              No
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
</B>--------------------------------------------------------------------------------------
1     | TDI   |   -  |    |        |                 |       |
2     |  I_O  |   0  |A10 |        |                 |       |
3     |  I_O  |   0  |A12 |        |                 |       |
4     |  I_O  |   0  |A14 |        |                 |       |
5     |GNDIO0 |   -  |    |        |                 |       |
6     |VCCIO0 |   -  |    |        |                 |       |
7     |  I_O  |   0  |B0  |        |                 |       |
8     |  I_O  |   0  |B2  |        |                 |       |
9     |  I_O  |   0  |B4  |        |                 |       |
10    |  I_O  |   0  |B6  |        |                 |       |
11    | TCK   |   -  |    |        |                 |       |
12    | VCC   |   -  |    |        |                 |       |
13    | GND   |   -  |    |        |                 |       |
14    |  I_O  |   0  |B8  |        |                 |       |
15    |  I_O  |   0  |B10 |        |                 |       |
16    |  I_O  |   0  |B12 |        |                 |       |
17    |  I_O  |   0  |B14 |        |                 |       |
18    |INCLK1 |   0  |    |        |                 |       |
19    |INCLK2 |   1  |    |        |                 |       |
20    |  I_O  |   1  |C0  |    *   |LVCMOS18         | Input |<A href=#6>reset_n</A>
21    |  I_O  |   1  |C2  |    *   |LVCMOS18         | Input |<A href=#7>start_n</A>
22    |  I_O  |   1  |C4  |        |                 |       |
23    |  I_O  |   1  |C6  |        |                 |       |
24    |  I_O  |   1  |C8  |        |                 |       |
25    | TMS   |   -  |    |        |                 |       |
26    |  I_O  |   1  |C10 |    *   |LVCMOS18         | Output|<A href=#14>rs</A>
27    |  I_O  |   1  |C12 |    *   |LVCMOS18         | Output|<A href=#13>rw</A>
28    |  I_O  |   1  |C14 |    *   |LVCMOS18         | Output|<A href=#12>e</A>
29    |GNDIO1 |   -  |    |        |                 |       |
30    |VCCIO1 |   -  |    |        |                 |       |
31    |  I_O  |   1  |D0  |    *   |LVCMOS18         |Tri-Out|<A href=#21>data_0_</A>
32    |  I_O  |   1  |D2  |    *   |LVCMOS18         |Tri-Out|<A href=#20>data_1_</A>
33    |  I_O  |   1  |D4  |    *   |LVCMOS18         |Tri-Out|<A href=#19>data_2_</A>
34    |  I_O  |   1  |D6  |    *   |LVCMOS18         |Tri-Out|<A href=#18>data_3_</A>
35    | TDO   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    |  I_O  |   1  |D8  |    *   |LVCMOS18         |Tri-Out|<A href=#10>data_4_</A>
39    |  I_O  |   1  |D10 |    *   |LVCMOS18         |Tri-Out|<A href=#9>data_5_</A>
40    |  I_O  |   1  |D12 |    *   |LVCMOS18         |Tri-Out|<A href=#17>data_6_</A>
41    | I_O/OE|   1  |D14 |        |                 |       |
42    |INCLK3 |   1  |    |        |                 |       |
43    |INCLK0 |   0  |    |    *   |LVCMOS18         | Input |<A href=#8>clock</A>
44    | I_O/OE|   0  |A0  |        |                 |       |
45    |  I_O  |   0  |A2  |    *   |LVCMOS18         | Bidir |<A href=#11>data_7_</A>
46    |  I_O  |   0  |A4  |    *   |LVCMOS18         | Output|<A href=#15>wack</A>
47    |  I_O  |   0  |A6  |    *   |LVCMOS18         | Output|<A href=#16>wreq</A>
48    |  I_O  |   0  |A8  |        |                 |       |
--------------------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
</B>--------------------------------------
  43  -- INCLK    ----      Up <A name=8>clock</A>
  20   C  I/O   4 ABCD      Up <A name=6>reset_n</A>
  21   C  I/O   2 AB--      Up <A name=7>start_n</A>
--------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
</B>--------------------------------------------------------------------
  31   D  4  1   2  1 DFF      R * *       ----  Fast     Up <A href=#21>data_0_</A>
  32   D  4  1   2  1 DFF      R * *       ----  Fast     Up <A href=#20>data_1_</A>
  33   D  4  1   2  1 DFF      R * *       ----  Fast     Up <A href=#19>data_2_</A>
  34   D  4  1   2  1 DFF      R * *       ----  Fast     Up <A href=#18>data_3_</A>
  38   D  2  -   2  1 COM          *       ----  Fast     Up <A href=#10>data_4_</A>
  39   D  5  1   3  1 DFF      R * *       ----  Fast     Up <A href=#9>data_5_</A>
  40   D  5  1   3  1 DFF      R * *       ----  Fast     Up <A href=#17>data_6_</A>
  28   C  7  1   4  1 DFF      R *       1 --C-  Fast     Up <A href=#12>e</A>
  26   C  6  1   3  1 DFF      R *       1 --C-  Fast     Up <A href=#14>rs</A>
  27   C  4  1   3  1 DFF      R *       1 --C-  Fast     Up <A href=#13>rw</A>
  46   A  4  1   4  1 DFF      R *       2 AB--  Fast     Up <A href=#15>wack</A>
  47   A  9  1   2  1 DFF    * R *       1 A---  Fast     Up <A href=#16>wreq</A>
--------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
</B>--------------------------------------------------------------------
  45   A  4  1   4  1 DFF      R * *     1 --C-  Fast     Up <A href=#11>data_7_</A>
--------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P         Signal
</B>--------------------------------------------------------------------
 3   C  3  -   3  1 DFF      R *     1 --C-  <A href=#60>II_0_busyFlag</A>
14   D  5  1   2  1 DFF      R *     2 A--D  <A href=#54>II_0_outData_cl_0_</A>
13   D  5  1   2  1 DFF      R *     1 ---D  <A href=#53>II_0_outData_cl_1_0_reg</A>
12   D  5  1   2  1 DFF      R *     1 ---D  <A href=#52>II_0_outData_cl_2_0_reg</A>
11   D  5  1   2  1 DFF      R *     1 ---D  <A href=#51>II_0_outData_cl_3_0_reg</A>
10   D  5  1   2  1 DFF      R *     1 ---D  <A href=#50>II_0_outData_cl_4_0_reg</A>
 9   D  5  1   2  1 DFF      R *     2 A--D  <A href=#49>II_0_outData_cl_5_0_reg</A>
 5   C  5  1   3  1 DFF      R *     2 -BC-  <A href=#48>II_0_outData_cl_6_0_reg</A>
 4   C  5  1   3  1 DFF      R *     1 --C-  <A href=#47>II_0_outData_cl_7_0_reg</A>
10   A  4  1   2  1 DFF  *   S       3 A-CD  <A href=#44>II_0_state_0_</A>
 9   C  2  1   1  1 DFF    * R       1 --C-  <A href=#59>II_0_state_10_</A>
13   C  2  1   1  1 DFF    * R       1 --C-  <A href=#64>II_0_state_11_</A>
14   C  3  1   1  1 DFF    * R       1 A---  <A href=#65>II_0_state_12_</A>
 7   D  2  1   2  1 DFF    * R       1 --C-  <A href=#66>II_0_state_13_</A>
14   A  3  1   1  1 DFF    * R       3 A-CD  <A href=#46>II_0_state_1_</A>
 5   D  2  1   2  1 DFF    * R       1 --C-  <A href=#56>II_0_state_2_</A>
15   A  2  1   1  1 DFF    * R       1 --C-  <A href=#57>II_0_state_3_</A>
 7   C  2  1   1  1 DFF    * R       2 --CD  <A href=#45>II_0_state_4_</A>
10   C  2  1   1  1 DFF    * R       1 A---  <A href=#61>II_0_state_5_</A>
11   C  2  1   1  1 DFF    * R       1 --C-  <A href=#62>II_0_state_6_</A>
 6   C  4  1   2  1 DFF    * R       1 --C-  <A href=#58>II_0_state_7_</A>
12   C  2  1   1  1 DFF    * R       1 --C-  <A href=#63>II_0_state_8_</A>
 8   C  2  1   1  1 DFF    * R       1 --C-  <A href=#55>II_0_state_9_</A>
 0   B  9  1   2  1 DFF    * R *     1 --C-  <A href=#22>inst_register</A>
12   A  8  -   2  1 COM              1 -B--  <A href=#69>inst_register_0</A>
 9   B 15  1   1  1 DFF  *   S       1 A---  <A href=#30>state_0_</A>
13   B  3  1   1  1 DFF    * R       2 AB--  <A href=#40>state_10_</A>
 7   B  4  1   2  1 DFF    * R       1 -B--  <A href=#41>state_11_</A>
14   B  3  1   1  1 DFF    * R       2 AB--  <A href=#42>state_12_</A>
 8   B  4  1   2  1 DFF    * R       1 -B--  <A href=#43>state_13_</A>
 2   B  5  1   2  1 DFF    * R       2 AB--  <A href=#29>state_14_</A>
 9   A  5  1   2  1 DFF    * R       2 AB--  <A href=#31>state_1_</A>
13   A  3  1   1  1 DFF    * R       2 AB--  <A href=#32>state_2_</A>
 3   B  4  1   2  1 DFF    * R       1 -B--  <A href=#33>state_3_</A>
10   B  3  1   1  1 DFF    * R       2 AB--  <A href=#34>state_4_</A>
 4   B  4  1   2  1 DFF    * R       1 -B--  <A href=#35>state_5_</A>
11   B  3  1   1  1 DFF    * R       2 AB--  <A href=#36>state_6_</A>
 5   B  4  1   2  1 DFF    * R       1 -B--  <A href=#37>state_7_</A>
12   B  3  1   1  1 DFF    * R       2 AB--  <A href=#38>state_8_</A>
 6   B  4  1   2  1 DFF    * R       1 -B--  <A href=#39>state_9_</A>
 0   A  9  -   3  1 COM              2 AB--  <A href=#67>un1_state40_i</A>
11   A  3  -   2  1 COM              1 A---  <A href=#68>wreq_0</A>
 1   A  4  1   2  1 DFF      R *     1 ---D  <A href=#23>writeValue_0_</A>
 3   A  2  1   2  1 DFF      R *     1 ---D  <A href=#24>writeValue_1_</A>
 5   A  5  1   2  1 DFF      R *     1 ---D  <A href=#25>writeValue_2_</A>
 7   A  4  1   2  1 DFF      R *     1 ---D  <A href=#26>writeValue_3_</A>
 8   A  2  1   2  1 DFF      R *     1 ---D  <A href=#27>writeValue_4_</A>
 1   B  8  1   2  1 DFF      R *     1 ---D  <A href=#28>writeValue_6_</A>
--   D  1   1  0 PTOE             ----     <A href=#74>data_3_.OE</A>
--   A  1   1  0 PTOE             ----     <A href=#75>data_2_.OE</A>
--   B  1   1  0 PTOE             ----     <A href=#76>data_1_.OE</A>
--   C  1   1  0 PTOE             ----     <A href=#77>data_0_.OE</A>
--------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>
<A name=60>II_0_busyFlag.D</A> = <A href=#11>data_7_.PIN</A> ; (1 pterm, 1 signal)
II_0_busyFlag.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_busyFlag.CE = <A href=#6>reset_n</A> & <A href=#55>II_0_state_9_.Q</A> ; (1 pterm, 2 signals)

<A name=54>II_0_outData_cl_0_.D</A> = !<A href=#44>II_0_state_0_.Q</A> & !<A href=#45>II_0_state_4_.Q</A> & <A href=#46>II_0_state_1_.Q</A>
    # !II_0_state_0_.Q & !II_0_state_4_.Q & <A href=#54>II_0_outData_cl_0_.Q</A> ; (2 pterms, 4 signals)
II_0_outData_cl_0_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_outData_cl_0_.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=53>II_0_outData_cl_1_0_reg.D</A> = !<A href=#44>II_0_state_0_.Q</A> & !<A href=#45>II_0_state_4_.Q</A>
       & <A href=#46>II_0_state_1_.Q</A>
    # !II_0_state_0_.Q & !II_0_state_4_.Q & <A href=#53>II_0_outData_cl_1_0_reg.Q</A> ; (2 pterms, 4 signals)
II_0_outData_cl_1_0_reg.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_outData_cl_1_0_reg.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=52>II_0_outData_cl_2_0_reg.D</A> = !<A href=#44>II_0_state_0_.Q</A> & !<A href=#45>II_0_state_4_.Q</A>
       & <A href=#46>II_0_state_1_.Q</A>
    # !II_0_state_0_.Q & !II_0_state_4_.Q & <A href=#52>II_0_outData_cl_2_0_reg.Q</A> ; (2 pterms, 4 signals)
II_0_outData_cl_2_0_reg.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_outData_cl_2_0_reg.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=51>II_0_outData_cl_3_0_reg.D</A> = !<A href=#44>II_0_state_0_.Q</A> & !<A href=#45>II_0_state_4_.Q</A>
       & <A href=#46>II_0_state_1_.Q</A>
    # !II_0_state_0_.Q & !II_0_state_4_.Q & <A href=#51>II_0_outData_cl_3_0_reg.Q</A> ; (2 pterms, 4 signals)
II_0_outData_cl_3_0_reg.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_outData_cl_3_0_reg.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=50>II_0_outData_cl_4_0_reg.D</A> = !<A href=#44>II_0_state_0_.Q</A> & !<A href=#45>II_0_state_4_.Q</A>
       & <A href=#46>II_0_state_1_.Q</A>
    # !II_0_state_0_.Q & !II_0_state_4_.Q & <A href=#50>II_0_outData_cl_4_0_reg.Q</A> ; (2 pterms, 4 signals)
II_0_outData_cl_4_0_reg.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_outData_cl_4_0_reg.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=49>II_0_outData_cl_5_0_reg.D</A> = !<A href=#44>II_0_state_0_.Q</A> & !<A href=#45>II_0_state_4_.Q</A>
       & <A href=#46>II_0_state_1_.Q</A>
    # !II_0_state_0_.Q & !II_0_state_4_.Q & <A href=#49>II_0_outData_cl_5_0_reg.Q</A> ; (2 pterms, 4 signals)
II_0_outData_cl_5_0_reg.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_outData_cl_5_0_reg.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=48>II_0_outData_cl_6_0_reg.D</A> = !<A href=#44>II_0_state_0_.Q</A> & !<A href=#45>II_0_state_4_.Q</A>
       & <A href=#46>II_0_state_1_.Q</A>
    # !II_0_state_0_.Q & !II_0_state_4_.Q & <A href=#48>II_0_outData_cl_6_0_reg.Q</A> ; (2 pterms, 4 signals)
II_0_outData_cl_6_0_reg.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_outData_cl_6_0_reg.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=47>II_0_outData_cl_7_0_reg.D</A> = !<A href=#44>II_0_state_0_.Q</A> & !<A href=#45>II_0_state_4_.Q</A>
       & <A href=#46>II_0_state_1_.Q</A>
    # !II_0_state_0_.Q & !II_0_state_4_.Q & <A href=#47>II_0_outData_cl_7_0_reg.Q</A> ; (2 pterms, 4 signals)
II_0_outData_cl_7_0_reg.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_outData_cl_7_0_reg.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=44>II_0_state_0_.D</A> = !<A href=#16>wreq.Q</A> & <A href=#44>II_0_state_0_.Q</A>
    # <A href=#65>II_0_state_12_.Q</A> ; (2 pterms, 3 signals)
II_0_state_0_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_state_0_.AP = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=59>II_0_state_10_.D</A> = <A href=#55>II_0_state_9_.Q</A> ; (1 pterm, 1 signal)
II_0_state_10_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_state_10_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=64>II_0_state_11_.D</A> = <A href=#59>II_0_state_10_.Q</A> ; (1 pterm, 1 signal)
II_0_state_11_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_state_11_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=65>II_0_state_12_.D</A> = !<A href=#60>II_0_busyFlag.Q</A> & <A href=#64>II_0_state_11_.Q</A> ; (1 pterm, 2 signals)
II_0_state_12_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_state_12_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=66>II_0_state_13_.D</A> = <A href=#45>II_0_state_4_.Q</A> ; (1 pterm, 1 signal)
II_0_state_13_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_state_13_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=46>II_0_state_1_.D</A> = <A href=#16>wreq.Q</A> & <A href=#44>II_0_state_0_.Q</A> ; (1 pterm, 2 signals)
II_0_state_1_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_state_1_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=56>II_0_state_2_.D</A> = <A href=#46>II_0_state_1_.Q</A> ; (1 pterm, 1 signal)
II_0_state_2_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_state_2_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=57>II_0_state_3_.D</A> = <A href=#61>II_0_state_5_.Q</A> ; (1 pterm, 1 signal)
II_0_state_3_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_state_3_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=45>II_0_state_4_.D</A> = <A href=#57>II_0_state_3_.Q</A> ; (1 pterm, 1 signal)
II_0_state_4_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_state_4_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=61>II_0_state_5_.D</A> = <A href=#56>II_0_state_2_.Q</A> ; (1 pterm, 1 signal)
II_0_state_5_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_state_5_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=62>II_0_state_6_.D</A> = <A href=#66>II_0_state_13_.Q</A> ; (1 pterm, 1 signal)
II_0_state_6_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_state_6_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=58>II_0_state_7_.D</A> = <A href=#62>II_0_state_6_.Q</A>
    # <A href=#60>II_0_busyFlag.Q</A> & <A href=#64>II_0_state_11_.Q</A> ; (2 pterms, 3 signals)
II_0_state_7_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_state_7_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=63>II_0_state_8_.D</A> = <A href=#58>II_0_state_7_.Q</A> ; (1 pterm, 1 signal)
II_0_state_8_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_state_8_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=55>II_0_state_9_.D</A> = <A href=#63>II_0_state_8_.Q</A> ; (1 pterm, 1 signal)
II_0_state_9_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
II_0_state_9_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=21>data_0_.D</A> = <A href=#21>data_0_.Q</A> & !<A href=#46>II_0_state_1_.Q</A>
    # <A href=#23>writeValue_0_.Q</A> & II_0_state_1_.Q ; (2 pterms, 3 signals)
data_0_.OE = <A href=#47>II_0_outData_cl_7_0_reg.Q</A> ; (1 pterm, 1 signal)
data_0_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
data_0_.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=20>data_1_.D</A> = <A href=#24>writeValue_1_.Q</A> & <A href=#46>II_0_state_1_.Q</A>
    # <A href=#20>data_1_.Q</A> & !II_0_state_1_.Q ; (2 pterms, 3 signals)
data_1_.OE = <A href=#48>II_0_outData_cl_6_0_reg.Q</A> ; (1 pterm, 1 signal)
data_1_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
data_1_.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=19>data_2_.D</A> = <A href=#25>writeValue_2_.Q</A> & <A href=#46>II_0_state_1_.Q</A>
    # <A href=#19>data_2_.Q</A> & !II_0_state_1_.Q ; (2 pterms, 3 signals)
data_2_.OE = <A href=#49>II_0_outData_cl_5_0_reg.Q</A> ; (1 pterm, 1 signal)
data_2_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
data_2_.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=18>data_3_.D</A> = <A href=#26>writeValue_3_.Q</A> & <A href=#46>II_0_state_1_.Q</A>
    # <A href=#18>data_3_.Q</A> & !II_0_state_1_.Q ; (2 pterms, 3 signals)
data_3_.OE = <A href=#50>II_0_outData_cl_4_0_reg.Q</A> ; (1 pterm, 1 signal)
data_3_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
data_3_.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=10>data_4_</A> = <A href=#9>data_5_.Q</A> ; (1 pterm, 1 signal)
data_4_.OE = <A href=#51>II_0_outData_cl_3_0_reg.Q</A> ; (1 pterm, 1 signal)

<A name=9>data_5_.D</A> = <A href=#27>writeValue_4_.Q</A> & <A href=#46>II_0_state_1_.Q</A>
    # <A href=#9>data_5_.Q</A> & !II_0_state_1_.Q ; (2 pterms, 3 signals)
data_5_.OE = <A href=#52>II_0_outData_cl_2_0_reg.Q</A> ; (1 pterm, 1 signal)
data_5_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
data_5_.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=17>data_6_.D</A> = <A href=#28>writeValue_6_.Q</A> & <A href=#46>II_0_state_1_.Q</A>
    # <A href=#17>data_6_.Q</A> & !II_0_state_1_.Q ; (2 pterms, 3 signals)
data_6_.OE = <A href=#53>II_0_outData_cl_1_0_reg.Q</A> ; (1 pterm, 1 signal)
data_6_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
data_6_.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=11>data_7_.D</A> = <A href=#11>data_7_.Q</A> & !<A href=#46>II_0_state_1_.Q</A> ; (1 pterm, 2 signals)
data_7_.OE = <A href=#54>II_0_outData_cl_0_.Q</A> ; (1 pterm, 1 signal)
data_7_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
data_7_.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=12>e.D</A> = !<A href=#44>II_0_state_0_.Q</A> & !<A href=#57>II_0_state_3_.Q</A> & <A href=#58>II_0_state_7_.Q</A>
       & !<A href=#59>II_0_state_10_.Q</A>
    # !II_0_state_0_.Q & <A href=#56>II_0_state_2_.Q</A> & !II_0_state_3_.Q
       & !II_0_state_10_.Q
    # <A href=#12>e.Q</A> & !II_0_state_0_.Q & !II_0_state_3_.Q & !II_0_state_10_.Q ; (3 pterms, 6 signals)
e.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
e.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=22>inst_register.D</A> = !( !<A href=#29>state_14_.Q</A> & !<A href=#38>state_8_.Q</A> & !<A href=#39>state_9_.Q</A> & !<A href=#40>state_10_.Q</A>
       & !<A href=#41>state_11_.Q</A> & !<A href=#42>state_12_.Q</A> & !<A href=#43>state_13_.Q</A> ) ; (1 pterm, 7 signals)
inst_register.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
inst_register.CE = !( <A href=#69>inst_register_0</A> ) ; (1 pterm, 1 signal)
inst_register.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=69>inst_register_0</A> = <A href=#7>start_n</A> & !<A href=#32>state_2_.Q</A> & !<A href=#34>state_4_.Q</A> & !<A href=#36>state_6_.Q</A>
       & !<A href=#38>state_8_.Q</A> & !<A href=#40>state_10_.Q</A> & !<A href=#42>state_12_.Q</A>
    # !<A href=#30>state_0_.Q</A> & !state_2_.Q & !state_4_.Q & !state_6_.Q & !state_8_.Q
       & !state_10_.Q & !state_12_.Q ; (2 pterms, 8 signals)

<A name=14>rs.D</A> = <A href=#14>rs.Q</A> & !<A href=#44>II_0_state_0_.Q</A> & !<A href=#46>II_0_state_1_.Q</A> & !<A href=#62>II_0_state_6_.Q</A>
    # <A href=#22>inst_register.Q</A> & II_0_state_1_.Q ; (2 pterms, 5 signals)
rs.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
rs.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=13>rw.D</A> = !<A href=#44>II_0_state_0_.Q</A> & <A href=#62>II_0_state_6_.Q</A>
    # <A href=#13>rw.Q</A> & !II_0_state_0_.Q ; (2 pterms, 3 signals)
rw.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
rw.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=30>state_0_.D</A> = <A href=#7>start_n</A> & !<A href=#31>state_1_.Q</A> & !<A href=#32>state_2_.Q</A> & !<A href=#33>state_3_.Q</A> & !<A href=#34>state_4_.Q</A>
       & !<A href=#35>state_5_.Q</A> & !<A href=#36>state_6_.Q</A> & !<A href=#37>state_7_.Q</A> & !<A href=#38>state_8_.Q</A> & !<A href=#39>state_9_.Q</A>
       & !<A href=#40>state_10_.Q</A> & !<A href=#41>state_11_.Q</A> & !<A href=#42>state_12_.Q</A> & !<A href=#43>state_13_.Q</A> ; (1 pterm, 14 signals)
state_0_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_0_.AP = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=40>state_10_.D</A> = <A href=#15>wack.Q</A> & <A href=#39>state_9_.Q</A> ; (1 pterm, 2 signals)
state_10_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_10_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=41>state_11_.D</A> = !<A href=#15>wack.Q</A> & <A href=#41>state_11_.Q</A>
    # <A href=#40>state_10_.Q</A> ; (2 pterms, 3 signals)
state_11_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_11_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=42>state_12_.D</A> = <A href=#15>wack.Q</A> & <A href=#41>state_11_.Q</A> ; (1 pterm, 2 signals)
state_12_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_12_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=43>state_13_.D</A> = !<A href=#15>wack.Q</A> & <A href=#43>state_13_.Q</A>
    # <A href=#42>state_12_.Q</A> ; (2 pterms, 3 signals)
state_13_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_13_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=29>state_14_.D</A> = !<A href=#7>start_n</A> & <A href=#29>state_14_.Q</A>
    # <A href=#15>wack.Q</A> & <A href=#43>state_13_.Q</A> ; (2 pterms, 4 signals)
state_14_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_14_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=31>state_1_.D</A> = !<A href=#7>start_n</A> & <A href=#30>state_0_.Q</A>
    # !<A href=#15>wack.Q</A> & <A href=#31>state_1_.Q</A> ; (2 pterms, 4 signals)
state_1_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_1_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=32>state_2_.D</A> = <A href=#15>wack.Q</A> & <A href=#31>state_1_.Q</A> ; (1 pterm, 2 signals)
state_2_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_2_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=33>state_3_.D</A> = !<A href=#15>wack.Q</A> & <A href=#33>state_3_.Q</A>
    # <A href=#32>state_2_.Q</A> ; (2 pterms, 3 signals)
state_3_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_3_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=34>state_4_.D</A> = <A href=#15>wack.Q</A> & <A href=#33>state_3_.Q</A> ; (1 pterm, 2 signals)
state_4_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_4_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=35>state_5_.D</A> = !<A href=#15>wack.Q</A> & <A href=#35>state_5_.Q</A>
    # <A href=#34>state_4_.Q</A> ; (2 pterms, 3 signals)
state_5_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_5_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=36>state_6_.D</A> = <A href=#15>wack.Q</A> & <A href=#35>state_5_.Q</A> ; (1 pterm, 2 signals)
state_6_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_6_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=37>state_7_.D</A> = !<A href=#15>wack.Q</A> & <A href=#37>state_7_.Q</A>
    # <A href=#36>state_6_.Q</A> ; (2 pterms, 3 signals)
state_7_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_7_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=38>state_8_.D</A> = <A href=#15>wack.Q</A> & <A href=#37>state_7_.Q</A> ; (1 pterm, 2 signals)
state_8_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_8_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=39>state_9_.D</A> = !<A href=#15>wack.Q</A> & <A href=#39>state_9_.Q</A>
    # <A href=#38>state_8_.Q</A> ; (2 pterms, 3 signals)
state_9_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
state_9_.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=67>un1_state40_i</A> = !( !<A href=#30>state_0_.Q</A> & !<A href=#32>state_2_.Q</A> & !<A href=#34>state_4_.Q</A> & !<A href=#36>state_6_.Q</A>
       & !<A href=#38>state_8_.Q</A> & !<A href=#40>state_10_.Q</A> & !<A href=#42>state_12_.Q</A>
    # <A href=#7>start_n</A> & state_0_.Q
    # !<A href=#6>reset_n</A> ) ; (3 pterms, 9 signals)

<A name=15>wack.D</A> = !<A href=#44>II_0_state_0_.Q</A> & <A href=#65>II_0_state_12_.Q</A>
    # <A href=#15>wack.Q</A> & !II_0_state_0_.Q ; (2 pterms, 3 signals)
wack.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
wack.CE = <A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=16>wreq.D</A> = !( !<A href=#30>state_0_.Q</A> & !<A href=#32>state_2_.Q</A> & !<A href=#34>state_4_.Q</A> & !<A href=#36>state_6_.Q</A>
       & !<A href=#38>state_8_.Q</A> & !<A href=#40>state_10_.Q</A> & !<A href=#42>state_12_.Q</A> ) ; (1 pterm, 7 signals)
wreq.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
wreq.CE = <A href=#68>wreq_0</A> ; (1 pterm, 1 signal)
wreq.AR = !<A href=#6>reset_n</A> ; (1 pterm, 1 signal)

<A name=68>wreq_0</A> = !<A href=#29>state_14_.Q</A> & !<A href=#30>state_0_.Q</A>
    # !<A href=#7>start_n</A> & !state_14_.Q ; (2 pterms, 3 signals)

<A name=23>writeValue_0_.D</A> = !( !<A href=#34>state_4_.Q</A> & !<A href=#36>state_6_.Q</A> & !<A href=#40>state_10_.Q</A> ) ; (1 pterm, 3 signals)
writeValue_0_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
writeValue_0_.CE = <A href=#67>un1_state40_i</A> ; (1 pterm, 1 signal)

<A name=24>writeValue_1_.D</A> = <A href=#34>state_4_.Q</A> ; (1 pterm, 1 signal)
writeValue_1_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
writeValue_1_.CE = <A href=#67>un1_state40_i</A> ; (1 pterm, 1 signal)

<A name=25>writeValue_2_.D</A> = !( !<A href=#32>state_2_.Q</A> & !<A href=#34>state_4_.Q</A> & !<A href=#40>state_10_.Q</A> & !<A href=#42>state_12_.Q</A> ) ; (1 pterm, 4 signals)
writeValue_2_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
writeValue_2_.CE = <A href=#67>un1_state40_i</A> ; (1 pterm, 1 signal)

<A name=26>writeValue_3_.D</A> = !<A href=#32>state_2_.Q</A> & !<A href=#36>state_6_.Q</A> & !<A href=#40>state_10_.Q</A> ; (1 pterm, 3 signals)
writeValue_3_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
writeValue_3_.CE = <A href=#67>un1_state40_i</A> ; (1 pterm, 1 signal)

<A name=27>writeValue_4_.D</A> = <A href=#30>state_0_.Q</A> ; (1 pterm, 1 signal)
writeValue_4_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
writeValue_4_.CE = <A href=#67>un1_state40_i</A> ; (1 pterm, 1 signal)

<A name=28>writeValue_6_.D</A> = !( !<A href=#29>state_14_.Q</A> & !<A href=#38>state_8_.Q</A> & !<A href=#39>state_9_.Q</A> & !<A href=#40>state_10_.Q</A>
       & !<A href=#41>state_11_.Q</A> & !<A href=#42>state_12_.Q</A> & !<A href=#43>state_13_.Q</A> ) ; (1 pterm, 7 signals)
writeValue_6_.C = <A href=#8>clock</A> ; (1 pterm, 1 signal)
writeValue_6_.CE = <A href=#67>un1_state40_i</A> ; (1 pterm, 1 signal)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


